// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="loop_uhat_sparse_loop_uhat_sparse,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007s-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.786500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=764,HLS_SYN_DSP=0,HLS_SYN_FF=18313,HLS_SYN_LUT=18500,HLS_VERSION=2023_2}" *)

module loop_uhat_sparse (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TLAST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TLAST,
        s_axi_CTRL_BUS_AWVALID,
        s_axi_CTRL_BUS_AWREADY,
        s_axi_CTRL_BUS_AWADDR,
        s_axi_CTRL_BUS_WVALID,
        s_axi_CTRL_BUS_WREADY,
        s_axi_CTRL_BUS_WDATA,
        s_axi_CTRL_BUS_WSTRB,
        s_axi_CTRL_BUS_ARVALID,
        s_axi_CTRL_BUS_ARREADY,
        s_axi_CTRL_BUS_ARADDR,
        s_axi_CTRL_BUS_RVALID,
        s_axi_CTRL_BUS_RREADY,
        s_axi_CTRL_BUS_RDATA,
        s_axi_CTRL_BUS_RRESP,
        s_axi_CTRL_BUS_BVALID,
        s_axi_CTRL_BUS_BREADY,
        s_axi_CTRL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 133'd1;
parameter    ap_ST_fsm_state2 = 133'd2;
parameter    ap_ST_fsm_state3 = 133'd4;
parameter    ap_ST_fsm_state4 = 133'd8;
parameter    ap_ST_fsm_state5 = 133'd16;
parameter    ap_ST_fsm_state6 = 133'd32;
parameter    ap_ST_fsm_state7 = 133'd64;
parameter    ap_ST_fsm_state8 = 133'd128;
parameter    ap_ST_fsm_state9 = 133'd256;
parameter    ap_ST_fsm_state10 = 133'd512;
parameter    ap_ST_fsm_state11 = 133'd1024;
parameter    ap_ST_fsm_state12 = 133'd2048;
parameter    ap_ST_fsm_state13 = 133'd4096;
parameter    ap_ST_fsm_state14 = 133'd8192;
parameter    ap_ST_fsm_state15 = 133'd16384;
parameter    ap_ST_fsm_state16 = 133'd32768;
parameter    ap_ST_fsm_state17 = 133'd65536;
parameter    ap_ST_fsm_state18 = 133'd131072;
parameter    ap_ST_fsm_state19 = 133'd262144;
parameter    ap_ST_fsm_state20 = 133'd524288;
parameter    ap_ST_fsm_state21 = 133'd1048576;
parameter    ap_ST_fsm_state22 = 133'd2097152;
parameter    ap_ST_fsm_state23 = 133'd4194304;
parameter    ap_ST_fsm_state24 = 133'd8388608;
parameter    ap_ST_fsm_state25 = 133'd16777216;
parameter    ap_ST_fsm_state26 = 133'd33554432;
parameter    ap_ST_fsm_state27 = 133'd67108864;
parameter    ap_ST_fsm_state28 = 133'd134217728;
parameter    ap_ST_fsm_state29 = 133'd268435456;
parameter    ap_ST_fsm_state30 = 133'd536870912;
parameter    ap_ST_fsm_state31 = 133'd1073741824;
parameter    ap_ST_fsm_state32 = 133'd2147483648;
parameter    ap_ST_fsm_state33 = 133'd4294967296;
parameter    ap_ST_fsm_state34 = 133'd8589934592;
parameter    ap_ST_fsm_state35 = 133'd17179869184;
parameter    ap_ST_fsm_state36 = 133'd34359738368;
parameter    ap_ST_fsm_state37 = 133'd68719476736;
parameter    ap_ST_fsm_state38 = 133'd137438953472;
parameter    ap_ST_fsm_state39 = 133'd274877906944;
parameter    ap_ST_fsm_state40 = 133'd549755813888;
parameter    ap_ST_fsm_state41 = 133'd1099511627776;
parameter    ap_ST_fsm_state42 = 133'd2199023255552;
parameter    ap_ST_fsm_state43 = 133'd4398046511104;
parameter    ap_ST_fsm_state44 = 133'd8796093022208;
parameter    ap_ST_fsm_state45 = 133'd17592186044416;
parameter    ap_ST_fsm_state46 = 133'd35184372088832;
parameter    ap_ST_fsm_state47 = 133'd70368744177664;
parameter    ap_ST_fsm_state48 = 133'd140737488355328;
parameter    ap_ST_fsm_state49 = 133'd281474976710656;
parameter    ap_ST_fsm_state50 = 133'd562949953421312;
parameter    ap_ST_fsm_state51 = 133'd1125899906842624;
parameter    ap_ST_fsm_state52 = 133'd2251799813685248;
parameter    ap_ST_fsm_state53 = 133'd4503599627370496;
parameter    ap_ST_fsm_state54 = 133'd9007199254740992;
parameter    ap_ST_fsm_state55 = 133'd18014398509481984;
parameter    ap_ST_fsm_state56 = 133'd36028797018963968;
parameter    ap_ST_fsm_state57 = 133'd72057594037927936;
parameter    ap_ST_fsm_state58 = 133'd144115188075855872;
parameter    ap_ST_fsm_state59 = 133'd288230376151711744;
parameter    ap_ST_fsm_state60 = 133'd576460752303423488;
parameter    ap_ST_fsm_state61 = 133'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 133'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 133'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 133'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 133'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 133'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 133'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 133'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 133'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 133'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 133'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 133'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 133'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 133'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 133'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 133'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 133'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 133'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 133'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 133'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 133'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 133'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 133'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 133'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 133'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 133'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 133'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 133'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 133'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 133'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 133'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 133'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 133'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 133'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 133'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 133'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 133'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 133'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 133'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 133'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 133'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 133'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 133'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 133'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 133'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 133'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 133'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 133'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 133'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 133'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 133'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 133'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 133'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 133'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 133'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 133'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 133'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 133'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 133'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 133'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 133'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 133'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 133'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 133'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 133'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 133'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 133'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 133'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 133'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 133'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 133'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 133'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 133'd5444517870735015415413993718908291383296;
parameter    C_S_AXI_CTRL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [7:0] inStream_TKEEP;
input  [7:0] inStream_TSTRB;
input  [0:0] inStream_TLAST;
output  [63:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [7:0] outStream_TKEEP;
output  [7:0] outStream_TSTRB;
output  [0:0] outStream_TLAST;
input   s_axi_CTRL_BUS_AWVALID;
output   s_axi_CTRL_BUS_AWREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_BUS_AWADDR;
input   s_axi_CTRL_BUS_WVALID;
output   s_axi_CTRL_BUS_WREADY;
input  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_BUS_WDATA;
input  [C_S_AXI_CTRL_BUS_WSTRB_WIDTH - 1:0] s_axi_CTRL_BUS_WSTRB;
input   s_axi_CTRL_BUS_ARVALID;
output   s_axi_CTRL_BUS_ARREADY;
input  [C_S_AXI_CTRL_BUS_ADDR_WIDTH - 1:0] s_axi_CTRL_BUS_ARADDR;
output   s_axi_CTRL_BUS_RVALID;
input   s_axi_CTRL_BUS_RREADY;
output  [C_S_AXI_CTRL_BUS_DATA_WIDTH - 1:0] s_axi_CTRL_BUS_RDATA;
output  [1:0] s_axi_CTRL_BUS_RRESP;
output   s_axi_CTRL_BUS_BVALID;
input   s_axi_CTRL_BUS_BREADY;
output  [1:0] s_axi_CTRL_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [132:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] ELEMENTS;
wire   [63:0] tol;
wire   [63:0] L_exp;
wire   [63:0] R_exp;
wire   [63:0] grp_fu_374_p2;
reg   [63:0] reg_388;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state117;
wire   [63:0] grp_fu_380_p2;
reg   [63:0] reg_394;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state124;
reg   [63:0] R_exp_read_reg_540;
reg   [63:0] L_exp_read_reg_545;
reg   [63:0] tol_read_reg_550;
reg   [31:0] ELEMENTS_read_reg_557;
wire   [0:0] or_ln66_1_fu_429_p2;
reg   [0:0] or_ln66_1_reg_568;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln66_fu_462_p2;
reg   [0:0] icmp_ln66_reg_576;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln66_1_fu_468_p2;
reg   [0:0] icmp_ln66_1_reg_581;
wire   [14:0] add_ln78_fu_495_p2;
reg   [14:0] add_ln78_reg_592;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln74_fu_501_p1;
reg   [63:0] zext_ln74_reg_597;
wire   [0:0] icmp_ln77_fu_506_p2;
reg   [0:0] icmp_ln77_reg_603;
wire   [31:0] e_max_1_fu_522_p3;
reg   [31:0] e_max_1_reg_618;
wire    ap_CS_fsm_state14;
wire   [31:0] input_data_rowStart_q0;
reg   [31:0] e_reg_623;
wire    ap_CS_fsm_state102;
reg   [14:0] output_data_addr_reg_633;
wire   [63:0] input_data_L_q0;
reg   [63:0] input_data_L_load_reg_638;
wire    ap_CS_fsm_state103;
wire   [63:0] grp_pow_generic_double_s_fu_344_ap_return;
reg   [63:0] tmp_7_reg_643;
wire   [63:0] output_data_q0;
reg   [63:0] output_data_load_reg_648;
wire    ap_CS_fsm_state131;
reg   [14:0] input_data_rowStart_address0;
reg    input_data_rowStart_ce0;
reg    input_data_rowStart_we0;
wire   [14:0] input_data_rowStart_address1;
reg    input_data_rowStart_ce1;
wire   [31:0] input_data_rowStart_q1;
reg   [14:0] input_data_colIndex_address0;
reg    input_data_colIndex_ce0;
reg    input_data_colIndex_we0;
wire   [14:0] input_data_colIndex_q0;
reg   [14:0] input_data_value_address0;
reg    input_data_value_ce0;
reg    input_data_value_we0;
wire   [63:0] input_data_value_q0;
reg   [14:0] input_data_L_address0;
reg    input_data_L_ce0;
reg    input_data_L_we0;
reg   [14:0] input_data_R_address0;
reg    input_data_R_ce0;
reg    input_data_R_we0;
wire   [63:0] input_data_R_q0;
reg   [14:0] output_data_address0;
reg    output_data_ce0;
reg    output_data_we0;
reg   [14:0] integral_address0;
reg    integral_ce0;
reg    integral_we0;
wire   [63:0] integral_q0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_done;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_idle;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_ready;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_inStream_TREADY;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_we0;
wire   [31:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_d0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_we0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_d0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_we0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_d0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_we0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_d0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_we0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_d0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_idle;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_ready;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_ce0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_ce0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_ce0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_we0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_d0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din1;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_ce;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din1;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din2;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_start;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_done;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_idle;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_ready;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_ce0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TDATA;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID;
wire   [7:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TKEEP;
wire   [7:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TSTRB;
wire   [0:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TLAST;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_done;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_idle;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_ready;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_ce0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_ce0;
wire   [14:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_address0;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_ce0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_rhs_out;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_rhs_out_ap_vld;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din1;
wire   [0:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_opcode;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_ce;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din0;
wire   [63:0] grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din1;
wire    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_ce;
reg    grp_pow_generic_double_s_fu_344_ap_start;
wire    grp_pow_generic_double_s_fu_344_ap_done;
wire    grp_pow_generic_double_s_fu_344_ap_idle;
wire    grp_pow_generic_double_s_fu_344_ap_ready;
reg   [63:0] grp_pow_generic_double_s_fu_344_base_r;
reg   [63:0] grp_pow_generic_double_s_fu_344_exp;
reg   [14:0] i_3_reg_248;
wire    ap_CS_fsm_state12;
reg   [63:0] error_2_reg_259;
reg    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg;
wire    ap_CS_fsm_state11;
wire   [0:0] and_ln66_1_fu_483_p2;
reg    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg;
wire    ap_CS_fsm_state132;
reg    grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_pow_generic_double_s_fu_344_ap_start_reg;
reg   [132:0] ap_NS_fsm;
wire    ap_NS_fsm_state16;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln78_fu_512_p1;
wire   [0:0] icmp_ln74_fu_489_p2;
reg   [63:0] error_1_fu_142;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state111;
reg   [63:0] grp_fu_374_p0;
reg   [63:0] grp_fu_374_p1;
wire    ap_CS_fsm_state125;
reg   [63:0] grp_fu_380_p0;
reg   [63:0] grp_fu_380_p1;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state118;
wire   [63:0] bitcast_ln66_1_fu_400_p1;
wire   [10:0] tmp_4_fu_403_p4;
wire   [51:0] trunc_ln66_fu_413_p1;
wire   [0:0] icmp_ln66_3_fu_423_p2;
wire   [0:0] icmp_ln66_2_fu_417_p2;
wire   [63:0] bitcast_ln66_fu_444_p1;
wire   [10:0] tmp_3_fu_448_p4;
wire   [51:0] trunc_ln66_1_fu_458_p1;
wire   [0:0] or_ln66_fu_474_p2;
wire   [0:0] and_ln66_fu_478_p2;
wire   [0:0] grp_fu_384_p2;
reg   [1:0] grp_fu_374_opcode;
reg    grp_fu_374_ce;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state128;
wire    ap_CS_fsm_state129;
wire    ap_CS_fsm_state130;
reg    grp_fu_380_ce;
wire    ap_CS_fsm_state133;
wire    regslice_both_outStream_V_data_V_U_apdone_blk;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
reg    ap_ST_fsm_state132_blk;
reg    ap_ST_fsm_state133_blk;
wire    regslice_both_inStream_V_data_V_U_apdone_blk;
wire   [63:0] inStream_TDATA_int_regslice;
wire    inStream_TVALID_int_regslice;
reg    inStream_TREADY_int_regslice;
wire    regslice_both_inStream_V_data_V_U_ack_in;
wire    regslice_both_inStream_V_keep_V_U_apdone_blk;
wire   [7:0] inStream_TKEEP_int_regslice;
wire    regslice_both_inStream_V_keep_V_U_vld_out;
wire    regslice_both_inStream_V_keep_V_U_ack_in;
wire    regslice_both_inStream_V_strb_V_U_apdone_blk;
wire   [7:0] inStream_TSTRB_int_regslice;
wire    regslice_both_inStream_V_strb_V_U_vld_out;
wire    regslice_both_inStream_V_strb_V_U_ack_in;
wire    regslice_both_inStream_V_last_V_U_apdone_blk;
wire   [0:0] inStream_TLAST_int_regslice;
wire    regslice_both_inStream_V_last_V_U_vld_out;
wire    regslice_both_inStream_V_last_V_U_ack_in;
wire    outStream_TVALID_int_regslice;
wire    outStream_TREADY_int_regslice;
wire    regslice_both_outStream_V_data_V_U_vld_out;
wire    regslice_both_outStream_V_keep_V_U_apdone_blk;
wire    regslice_both_outStream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_keep_V_U_vld_out;
wire    regslice_both_outStream_V_strb_V_U_apdone_blk;
wire    regslice_both_outStream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_strb_V_U_vld_out;
wire    regslice_both_outStream_V_last_V_U_apdone_blk;
wire    regslice_both_outStream_V_last_V_U_ack_in_dummy;
wire    regslice_both_outStream_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 133'd1;
#0 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg = 1'b0;
#0 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg = 1'b0;
#0 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg = 1'b0;
#0 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg = 1'b0;
#0 grp_pow_generic_double_s_fu_344_ap_start_reg = 1'b0;
#0 error_1_fu_142 = 64'd0;
end

loop_uhat_sparse_input_data_rowStart_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
input_data_rowStart_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_data_rowStart_address0),
    .ce0(input_data_rowStart_ce0),
    .we0(input_data_rowStart_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_d0),
    .q0(input_data_rowStart_q0),
    .address1(input_data_rowStart_address1),
    .ce1(input_data_rowStart_ce1),
    .q1(input_data_rowStart_q1)
);

loop_uhat_sparse_input_data_colIndex_RAM_AUTO_1R1W #(
    .DataWidth( 15 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
input_data_colIndex_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_data_colIndex_address0),
    .ce0(input_data_colIndex_ce0),
    .we0(input_data_colIndex_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_d0),
    .q0(input_data_colIndex_q0)
);

loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
input_data_value_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_data_value_address0),
    .ce0(input_data_value_ce0),
    .we0(input_data_value_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_d0),
    .q0(input_data_value_q0)
);

loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
input_data_L_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_data_L_address0),
    .ce0(input_data_L_ce0),
    .we0(input_data_L_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_d0),
    .q0(input_data_L_q0)
);

loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
input_data_R_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(input_data_R_address0),
    .ce0(input_data_R_ce0),
    .we0(input_data_R_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_d0),
    .q0(input_data_R_q0)
);

loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
output_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_data_address0),
    .ce0(output_data_ce0),
    .we0(output_data_we0),
    .d0(reg_394),
    .q0(output_data_q0)
);

loop_uhat_sparse_input_data_value_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 17048 ),
    .AddressWidth( 15 ))
integral_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(integral_address0),
    .ce0(integral_ce0),
    .we0(integral_we0),
    .d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_d0),
    .q0(integral_q0)
);

loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start),
    .ap_done(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_done),
    .ap_idle(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_idle),
    .ap_ready(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_ready),
    .inStream_TVALID(inStream_TVALID_int_regslice),
    .inStream_TDATA(inStream_TDATA_int_regslice),
    .inStream_TREADY(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_inStream_TREADY),
    .inStream_TKEEP(inStream_TKEEP_int_regslice),
    .inStream_TSTRB(inStream_TSTRB_int_regslice),
    .inStream_TLAST(inStream_TLAST_int_regslice),
    .input_data_rowStart_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_address0),
    .input_data_rowStart_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_ce0),
    .input_data_rowStart_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_we0),
    .input_data_rowStart_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_d0),
    .input_data_colIndex_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_address0),
    .input_data_colIndex_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_ce0),
    .input_data_colIndex_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_we0),
    .input_data_colIndex_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_d0),
    .input_data_value_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_address0),
    .input_data_value_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_ce0),
    .input_data_value_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_we0),
    .input_data_value_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_d0),
    .input_data_L_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_address0),
    .input_data_L_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_ce0),
    .input_data_L_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_we0),
    .input_data_L_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_d0),
    .input_data_R_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_address0),
    .input_data_R_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_ce0),
    .input_data_R_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_we0),
    .input_data_R_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_d0)
);

loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start),
    .ap_done(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done),
    .ap_idle(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_idle),
    .ap_ready(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_ready),
    .input_data_R_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_address0),
    .input_data_R_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_ce0),
    .input_data_R_q0(input_data_R_q0),
    .output_data_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_address0),
    .output_data_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_ce0),
    .output_data_q0(output_data_q0),
    .R_exp(R_exp_read_reg_540),
    .integral_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_address0),
    .integral_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_ce0),
    .integral_we0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_we0),
    .integral_d0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_d0),
    .grp_fu_380_p_din0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din0),
    .grp_fu_380_p_din1(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din1),
    .grp_fu_380_p_dout0(grp_fu_380_p2),
    .grp_fu_380_p_ce(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_ce),
    .grp_pow_generic_double_s_fu_344_p_din1(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din1),
    .grp_pow_generic_double_s_fu_344_p_din2(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din2),
    .grp_pow_generic_double_s_fu_344_p_dout0(grp_pow_generic_double_s_fu_344_ap_return),
    .grp_pow_generic_double_s_fu_344_p_start(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_start),
    .grp_pow_generic_double_s_fu_344_p_ready(grp_pow_generic_double_s_fu_344_ap_ready),
    .grp_pow_generic_double_s_fu_344_p_done(grp_pow_generic_double_s_fu_344_ap_done),
    .grp_pow_generic_double_s_fu_344_p_idle(grp_pow_generic_double_s_fu_344_ap_idle)
);

loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start),
    .ap_done(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_done),
    .ap_idle(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_idle),
    .ap_ready(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_ready),
    .outStream_TREADY(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY),
    .output_data_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_address0),
    .output_data_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_ce0),
    .output_data_q0(output_data_q0),
    .outStream_TDATA(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TDATA),
    .outStream_TVALID(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID),
    .outStream_TKEEP(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TKEEP),
    .outStream_TSTRB(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TSTRB),
    .outStream_TLAST(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TLAST)
);

loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5 grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start),
    .ap_done(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_done),
    .ap_idle(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_idle),
    .ap_ready(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_ready),
    .sext_ln83(e_reg_623),
    .wide_trip_count(e_max_1_reg_618),
    .input_data_value_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_address0),
    .input_data_value_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_ce0),
    .input_data_value_q0(input_data_value_q0),
    .input_data_colIndex_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_address0),
    .input_data_colIndex_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_ce0),
    .input_data_colIndex_q0(input_data_colIndex_q0),
    .integral_address0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_address0),
    .integral_ce0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_ce0),
    .integral_q0(integral_q0),
    .rhs_out(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_rhs_out),
    .rhs_out_ap_vld(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_rhs_out_ap_vld),
    .grp_fu_374_p_din0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din0),
    .grp_fu_374_p_din1(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din1),
    .grp_fu_374_p_opcode(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_opcode),
    .grp_fu_374_p_dout0(grp_fu_374_p2),
    .grp_fu_374_p_ce(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_ce),
    .grp_fu_380_p_din0(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din0),
    .grp_fu_380_p_din1(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din1),
    .grp_fu_380_p_dout0(grp_fu_380_p2),
    .grp_fu_380_p_ce(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_ce)
);

loop_uhat_sparse_pow_generic_double_s grp_pow_generic_double_s_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_pow_generic_double_s_fu_344_ap_start),
    .ap_done(grp_pow_generic_double_s_fu_344_ap_done),
    .ap_idle(grp_pow_generic_double_s_fu_344_ap_idle),
    .ap_ready(grp_pow_generic_double_s_fu_344_ap_ready),
    .base_r(grp_pow_generic_double_s_fu_344_base_r),
    .exp(grp_pow_generic_double_s_fu_344_exp),
    .ap_return(grp_pow_generic_double_s_fu_344_ap_return)
);

loop_uhat_sparse_CTRL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_BUS_DATA_WIDTH ))
CTRL_BUS_s_axi_U(
    .AWVALID(s_axi_CTRL_BUS_AWVALID),
    .AWREADY(s_axi_CTRL_BUS_AWREADY),
    .AWADDR(s_axi_CTRL_BUS_AWADDR),
    .WVALID(s_axi_CTRL_BUS_WVALID),
    .WREADY(s_axi_CTRL_BUS_WREADY),
    .WDATA(s_axi_CTRL_BUS_WDATA),
    .WSTRB(s_axi_CTRL_BUS_WSTRB),
    .ARVALID(s_axi_CTRL_BUS_ARVALID),
    .ARREADY(s_axi_CTRL_BUS_ARREADY),
    .ARADDR(s_axi_CTRL_BUS_ARADDR),
    .RVALID(s_axi_CTRL_BUS_RVALID),
    .RREADY(s_axi_CTRL_BUS_RREADY),
    .RDATA(s_axi_CTRL_BUS_RDATA),
    .RRESP(s_axi_CTRL_BUS_RRESP),
    .BVALID(s_axi_CTRL_BUS_BVALID),
    .BREADY(s_axi_CTRL_BUS_BREADY),
    .BRESP(s_axi_CTRL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ELEMENTS(ELEMENTS),
    .tol(tol),
    .L_exp(L_exp),
    .R_exp(R_exp),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_7_full_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_374_p0),
    .din1(grp_fu_374_p1),
    .opcode(grp_fu_374_opcode),
    .ce(grp_fu_374_ce),
    .dout(grp_fu_374_p2)
);

loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_380_p0),
    .din1(grp_fu_380_p1),
    .ce(grp_fu_380_ce),
    .dout(grp_fu_380_p2)
);

loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(error_1_fu_142),
    .din1(tol_read_reg_550),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_384_p2)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 64 ))
regslice_both_inStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(inStream_TDATA),
    .vld_in(inStream_TVALID),
    .ack_in(regslice_both_inStream_V_data_V_U_ack_in),
    .data_out(inStream_TDATA_int_regslice),
    .vld_out(inStream_TVALID_int_regslice),
    .ack_out(inStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStream_V_data_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 8 ))
regslice_both_inStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(inStream_TKEEP),
    .vld_in(inStream_TVALID),
    .ack_in(regslice_both_inStream_V_keep_V_U_ack_in),
    .data_out(inStream_TKEEP_int_regslice),
    .vld_out(regslice_both_inStream_V_keep_V_U_vld_out),
    .ack_out(inStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStream_V_keep_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 8 ))
regslice_both_inStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(inStream_TSTRB),
    .vld_in(inStream_TVALID),
    .ack_in(regslice_both_inStream_V_strb_V_U_ack_in),
    .data_out(inStream_TSTRB_int_regslice),
    .vld_out(regslice_both_inStream_V_strb_V_U_vld_out),
    .ack_out(inStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStream_V_strb_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 1 ))
regslice_both_inStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(inStream_TLAST),
    .vld_in(inStream_TVALID),
    .ack_in(regslice_both_inStream_V_last_V_U_ack_in),
    .data_out(inStream_TLAST_int_regslice),
    .vld_out(regslice_both_inStream_V_last_V_U_vld_out),
    .ack_out(inStream_TREADY_int_regslice),
    .apdone_blk(regslice_both_inStream_V_last_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 64 ))
regslice_both_outStream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TDATA),
    .vld_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID),
    .ack_in(outStream_TREADY_int_regslice),
    .data_out(outStream_TDATA),
    .vld_out(regslice_both_outStream_V_data_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_data_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outStream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TKEEP),
    .vld_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID),
    .ack_in(regslice_both_outStream_V_keep_V_U_ack_in_dummy),
    .data_out(outStream_TKEEP),
    .vld_out(regslice_both_outStream_V_keep_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_keep_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outStream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TSTRB),
    .vld_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID),
    .ack_in(regslice_both_outStream_V_strb_V_U_ack_in_dummy),
    .data_out(outStream_TSTRB),
    .vld_out(regslice_both_outStream_V_strb_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_strb_V_U_apdone_blk)
);

loop_uhat_sparse_regslice_both #(
    .DataWidth( 1 ))
regslice_both_outStream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TLAST),
    .vld_in(grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID),
    .ack_in(regslice_both_outStream_V_last_V_U_ack_in_dummy),
    .data_out(outStream_TLAST),
    .vld_out(regslice_both_outStream_V_last_V_U_vld_out),
    .ack_out(outStream_TREADY),
    .apdone_blk(regslice_both_outStream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_ready == 1'b1)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln66_1_fu_483_p2) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_ready == 1'b1)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg <= 1'b1;
        end else if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_ready == 1'b1)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd0 == and_ln66_1_fu_483_p2) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_ready == 1'b1)) begin
            grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_pow_generic_double_s_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state16) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_pow_generic_double_s_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_double_s_fu_344_ap_ready == 1'b1)) begin
            grp_pow_generic_double_s_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        error_1_fu_142 <= reg_388;
    end else if (((icmp_ln74_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        error_1_fu_142 <= error_2_reg_259;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        error_2_reg_259 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        error_2_reg_259 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_3_reg_248 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        i_3_reg_248 <= add_ln78_reg_592;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ELEMENTS_read_reg_557 <= ELEMENTS;
        L_exp_read_reg_545 <= L_exp;
        R_exp_read_reg_540 <= R_exp;
        tol_read_reg_550 <= tol;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln78_reg_592 <= add_ln78_fu_495_p2;
        icmp_ln77_reg_603 <= icmp_ln77_fu_506_p2;
        zext_ln74_reg_597[14 : 0] <= zext_ln74_fu_501_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        e_max_1_reg_618 <= e_max_1_fu_522_p3;
        e_reg_623 <= input_data_rowStart_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln66_1_reg_581 <= icmp_ln66_1_fu_468_p2;
        icmp_ln66_reg_576 <= icmp_ln66_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        input_data_L_load_reg_638 <= input_data_L_q0;
        tmp_7_reg_643 <= grp_pow_generic_double_s_fu_344_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        or_ln66_1_reg_568 <= or_ln66_1_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        output_data_addr_reg_633 <= zext_ln74_reg_597;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state110)) begin
        output_data_load_reg_648 <= output_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_388 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state110))) begin
        reg_394 <= grp_fu_380_p2;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

always @ (*) begin
    if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

always @ (*) begin
    if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_done == 1'b0)) begin
        ap_ST_fsm_state132_blk = 1'b1;
    end else begin
        ap_ST_fsm_state132_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state133_blk = 1'b1;
    end else begin
        ap_ST_fsm_state133_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state133))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state133))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_374_ce = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state129) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state8) | ((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_fu_374_ce = 1'b1;
    end else begin
        grp_fu_374_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_374_opcode = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_374_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_374_opcode = 2'd0;
    end else begin
        grp_fu_374_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_374_p0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        grp_fu_374_p0 = error_2_reg_259;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        grp_fu_374_p0 = output_data_load_reg_648;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_374_p0 = tol_read_reg_550;
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_374_p1 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_374_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state111))) begin
        grp_fu_374_p1 = reg_394;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_374_p1 = 64'd4607182418800017408;
    end else begin
        grp_fu_374_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_380_ce = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_380_ce = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_ce;
    end else begin
        grp_fu_380_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_380_p0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_380_p0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_fu_380_p0 = reg_388;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_fu_380_p0 = input_data_L_load_reg_638;
    end else begin
        grp_fu_380_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_380_p1 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_grp_fu_380_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_380_p1 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_fu_380_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        grp_fu_380_p1 = reg_388;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_fu_380_p1 = tmp_7_reg_643;
    end else begin
        grp_fu_380_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_pow_generic_double_s_fu_344_ap_start = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_start;
    end else begin
        grp_pow_generic_double_s_fu_344_ap_start = grp_pow_generic_double_s_fu_344_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_pow_generic_double_s_fu_344_base_r = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_pow_generic_double_s_fu_344_base_r = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_rhs_out;
    end else begin
        grp_pow_generic_double_s_fu_344_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_pow_generic_double_s_fu_344_exp = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_grp_pow_generic_double_s_fu_344_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_pow_generic_double_s_fu_344_exp = L_exp_read_reg_545;
    end else begin
        grp_pow_generic_double_s_fu_344_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inStream_TREADY_int_regslice = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_inStream_TREADY;
    end else begin
        inStream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        input_data_L_address0 = zext_ln74_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_L_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_address0;
    end else begin
        input_data_L_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        input_data_L_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_L_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_ce0;
    end else begin
        input_data_L_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_L_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_L_we0;
    end else begin
        input_data_L_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        input_data_R_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_R_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_address0;
    end else begin
        input_data_R_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        input_data_R_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_input_data_R_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_R_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_ce0;
    end else begin
        input_data_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_R_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_R_we0;
    end else begin
        input_data_R_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_data_colIndex_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_colIndex_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_address0;
    end else begin
        input_data_colIndex_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_data_colIndex_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_colIndex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_colIndex_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_ce0;
    end else begin
        input_data_colIndex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_colIndex_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_colIndex_we0;
    end else begin
        input_data_colIndex_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        input_data_rowStart_address0 = zext_ln74_fu_501_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_rowStart_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_address0;
    end else begin
        input_data_rowStart_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        input_data_rowStart_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_rowStart_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_ce0;
    end else begin
        input_data_rowStart_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        input_data_rowStart_ce1 = 1'b1;
    end else begin
        input_data_rowStart_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_rowStart_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_rowStart_we0;
    end else begin
        input_data_rowStart_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_data_value_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_value_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_address0;
    end else begin
        input_data_value_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_data_value_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_input_data_value_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_value_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_ce0;
    end else begin
        input_data_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data_value_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_input_data_value_we0;
    end else begin
        input_data_value_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        integral_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        integral_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_address0;
    end else begin
        integral_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        integral_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_integral_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        integral_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_ce0;
    end else begin
        integral_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        integral_we0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_integral_we0;
    end else begin
        integral_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state109))) begin
        output_data_address0 = output_data_addr_reg_633;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        output_data_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        output_data_address0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_address0;
    end else begin
        output_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state109))) begin
        output_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        output_data_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_output_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        output_data_ce0 = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_output_data_ce0;
    end else begin
        output_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        output_data_we0 = 1'b1;
    end else begin
        output_data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'd0 == and_ln66_1_fu_483_p2) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln74_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state132 : begin
            if (((grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state132))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state133 : begin
            if (((regslice_both_outStream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state133))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_495_p2 = (i_3_reg_248 + 15'd1);

assign and_ln66_1_fu_483_p2 = (grp_fu_384_p2 & and_ln66_fu_478_p2);

assign and_ln66_fu_478_p2 = (or_ln66_fu_474_p2 & or_ln66_1_reg_568);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state16 = ap_NS_fsm[32'd15];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln66_1_fu_400_p1 = tol_read_reg_550;

assign bitcast_ln66_fu_444_p1 = error_1_fu_142;

assign e_max_1_fu_522_p3 = ((icmp_ln77_reg_603[0:0] == 1'b1) ? input_data_rowStart_q1 : ELEMENTS_read_reg_557);

assign grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg;

assign grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg;

assign grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg;

assign grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg;

assign grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY = (outStream_TREADY_int_regslice & ap_CS_fsm_state132);

assign icmp_ln66_1_fu_468_p2 = ((trunc_ln66_1_fu_458_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_2_fu_417_p2 = ((tmp_4_fu_403_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln66_3_fu_423_p2 = ((trunc_ln66_fu_413_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_462_p2 = ((tmp_3_fu_448_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_489_p2 = ((i_3_reg_248 == 15'd17048) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_506_p2 = ((i_3_reg_248 < 15'd17047) ? 1'b1 : 1'b0);

assign inStream_TREADY = regslice_both_inStream_V_data_V_U_ack_in;

assign input_data_rowStart_address1 = zext_ln78_fu_512_p1;

assign or_ln66_1_fu_429_p2 = (icmp_ln66_3_fu_423_p2 | icmp_ln66_2_fu_417_p2);

assign or_ln66_fu_474_p2 = (icmp_ln66_reg_576 | icmp_ln66_1_reg_581);

assign outStream_TVALID = regslice_both_outStream_V_data_V_U_vld_out;

assign outStream_TVALID_int_regslice = grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TVALID;

assign tmp_3_fu_448_p4 = {{bitcast_ln66_fu_444_p1[62:52]}};

assign tmp_4_fu_403_p4 = {{bitcast_ln66_1_fu_400_p1[62:52]}};

assign trunc_ln66_1_fu_458_p1 = bitcast_ln66_fu_444_p1[51:0];

assign trunc_ln66_fu_413_p1 = bitcast_ln66_1_fu_400_p1[51:0];

assign zext_ln74_fu_501_p1 = i_3_reg_248;

assign zext_ln78_fu_512_p1 = add_ln78_fu_495_p2;

always @ (posedge ap_clk) begin
    zext_ln74_reg_597[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "loop_uhat_sparse_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //loop_uhat_sparse

