vga_mem.v,verilog,xil_defaultlib,../../../../project_6.gen/sources_1/ip/vga_mem/sim/vga_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
