// Seed: 2987845371
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  always @(posedge id_2 or negedge -1) id_1 = 1 == -1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4
    , id_11,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri1 id_9
);
  logic id_12;
  ;
  bit  id_13;
  tri0 id_14;
  ;
  assign id_14 = 1;
  logic [7:0] id_15;
  assign id_14 = id_8;
  localparam id_16 = 1;
  always @(posedge id_11) begin : LABEL_0
    id_13 <= id_1;
    wait (id_11);
  end
  assign id_12 = -1;
  assign id_15[1] = id_13++;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_13,
      id_11
  );
endmodule
