

================================================================
== Vitis HLS Report for 'switch_2stage'
================================================================
* Date:           Sat Sep  4 22:06:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        switch_buffered_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.478 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    148|    -|
|Register         |        -|    -|     187|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     187|    518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln42_1_fu_434_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_2_fu_440_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_416_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln45_1_fu_470_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln45_2_fu_482_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln45_fu_464_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln62_fu_331_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_387_p2       |       and|   0|  0|   2|           1|           1|
    |grnt_p2xEv_fu_206_p2     |       and|   0|  0|   2|           1|           1|
    |grnt_p2xOd_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |or_ln45_fu_452_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_318_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln74_fu_352_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_368_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln78_fu_400_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln30_fu_276_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln33_fu_302_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln62_1_fu_310_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln62_2_fu_338_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln62_fu_268_p3    |    select|   0|  0|  64|           1|          64|
    |xor_ln30_fu_188_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln33_fu_200_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln42_fu_428_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln45_1_fu_476_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln45_fu_446_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_fu_458_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln62_fu_325_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_fu_346_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln77_fu_381_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln78_fu_394_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 370|          37|         348|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_I1_d_in_in_phi_fu_124_p4          |  14|          3|   32|         96|
    |ap_phi_mux_I1_v_8_phi_fu_114_p4              |  14|          3|    1|          3|
    |ap_phi_mux_I2_d_in_in_phi_fu_165_p4          |  14|          3|   32|         96|
    |ap_phi_mux_I2_v_10_phi_fu_155_p4             |  14|          3|    1|          3|
    |ap_phi_mux_L1_v_flag_1_phi_fu_93_p4          |  14|          3|    1|          3|
    |ap_phi_mux_L2_v_flag_1_phi_fu_134_p4         |  14|          3|    1|          3|
    |ap_phi_mux_acpt1_write_assign_phi_fu_103_p4  |  14|          3|    1|          3|
    |ap_phi_mux_acpt2_write_assign_phi_fu_144_p4  |  14|          3|    1|          3|
    |ap_return_0                                  |   9|          2|   57|        114|
    |ap_return_1                                  |   9|          2|    1|          2|
    |ap_return_2                                  |   9|          2|    1|          2|
    |ap_return_3                                  |   9|          2|   57|        114|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 148|         32|  186|        442|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |L1_d              |  32|   0|   32|          0|
    |L1_v              |   1|   0|    1|          0|
    |L2_d              |  32|   0|   32|          0|
    |L2_v              |   1|   0|    1|          0|
    |Lreq_p1xEv        |   1|   0|    1|          0|
    |Lreq_p1xOd        |   1|   0|    1|          0|
    |Lreq_p2xEv        |   1|   0|    1|          0|
    |Lreq_p2xOd        |   1|   0|    1|          0|
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_return_0_preg  |  57|   0|   64|          7|
    |ap_return_1_preg  |   1|   0|    1|          0|
    |ap_return_2_preg  |   1|   0|    1|          0|
    |ap_return_3_preg  |  57|   0|   64|          7|
    +------------------+----+----+-----+-----------+
    |Total             | 187|   0|  201|         14|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_return_1  |  out|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|  switch_2stage|  return value|
|ap_return_3  |  out|   64|  ap_ctrl_hs|  switch_2stage|  return value|
|Odd_read     |   in|   64|     ap_none|       Odd_read|        scalar|
|Even_read    |   in|   64|     ap_none|      Even_read|        scalar|
|I1_v         |   in|    1|     ap_none|           I1_v|        scalar|
|I1_d         |   in|   32|     ap_none|           I1_d|        scalar|
|I2_v         |   in|    1|     ap_none|           I2_v|        scalar|
|I2_d         |   in|   32|     ap_none|           I2_d|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

