<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_grn_5pe_naive_eq_1t_1b">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="in_s0" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out_s0" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="in0" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out0" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_grn_5pe_naive_eq_1t_1b">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="in_s0" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out_s0" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="in0" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out0" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="shell-v04261818" xd:componentRef="shell-v04261818" xd:clockId="0"/>
  <cf:comp cf:name="grn_5pe_naive_eq_1t_1b_1" xd:componentRef="grn_5pe_naive_eq_1t_1b" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:blockName="hwblk_grn_5pe_naive_eq_1t_1b" cf:compName="grn_5pe_naive_eq_1t_1b_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="in_s0" cf:compPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="out_s0" cf:compPort="s_axi_control" xd:register="0x18"/>
    <cf:portMap cf:blockPort="in0" cf:compPort="m00_axi" cf:ctrlPort="s_axi_control" xd:register="0x20"/>
    <cf:portMap cf:blockPort="out0" cf:compPort="m00_axi" cf:ctrlPort="s_axi_control" xd:register="0x2c"/>
  </cf:instance>
  <cf:instance cf:name="swinst_grn_5pe_naive_eq_1t_1b_1" cf:blockName="swblk_grn_5pe_naive_eq_1t_1b" cf:compName="shell-v04261818">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr0/interconnect_axilite_user_0_M01_AXI"/>
    <cf:portMap cf:blockPort="in_s0" cf:compPort="slr0/interconnect_axilite_user_0_M01_AXI"/>
    <cf:portMap cf:blockPort="out_s0" cf:compPort="slr0/interconnect_axilite_user_0_M01_AXI"/>
    <cf:portMap cf:blockPort="in0" cf:compPort="memory_subsystem" cf:ctrlPort="slr0/interconnect_axilite_user_0_M01_AXI" cf:sptag="DDR[0]"/>
    <cf:portMap cf:blockPort="out0" cf:compPort="memory_subsystem" cf:ctrlPort="slr0/interconnect_axilite_user_0_M01_AXI" cf:sptag="DDR[0]"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_grn_5pe_naive_eq_1t_1b_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="shell-v04261818" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_grn_5pe_naive_eq_1t_1b_1" cf:srcPort="in_s0" cf:dstInst="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:dstPort="in_s0">
    <cf:dataMover cf:compName="shell-v04261818" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_grn_5pe_naive_eq_1t_1b_1" cf:srcPort="out_s0" cf:dstInst="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:dstPort="out_s0">
    <cf:dataMover cf:compName="shell-v04261818" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_grn_5pe_naive_eq_1t_1b_1" cf:srcPort="in0" cf:dstInst="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:dstPort="in0">
    <cf:dataMover cf:compName="grn_5pe_naive_eq_1t_1b_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_grn_5pe_naive_eq_1t_1b_1" cf:srcPort="out0" cf:dstInst="hwinst_grn_5pe_naive_eq_1t_1b_1" cf:dstPort="out0">
    <cf:dataMover cf:compName="grn_5pe_naive_eq_1t_1b_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
