
*** Running vivado
    with args -log design_1_auto_ss_k_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_ss_k_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Lawrence Carslake/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_auto_ss_k_1.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:Xilinxivado-boards-master
ewoard_files}' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 338.156 ; gain = 84.164
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Lenovo Share'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Projects/FPGA_ADC_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 368.637 ; gain = 30.480
Command: synth_design -top design_1_auto_ss_k_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 488.691 ; gain = 103.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/synth/design_1_auto_ss_k_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/top_design_1_auto_ss_k_1.v:60]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_18_core' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ipshared/33dd/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000010011 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000001000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000001000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_18_core' (1#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ipshared/33dd/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdata_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_auto_ss_k_1' (2#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdata_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tuser_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_auto_ss_k_1' (3#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tuser_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tid_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tid_design_1_auto_ss_k_1' (4#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tid_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdest_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdest_design_1_auto_ss_k_1' (5#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tdest_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tstrb_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tstrb_design_1_auto_ss_k_1' (6#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tstrb_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tkeep_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tkeep_design_1_auto_ss_k_1' (7#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tkeep_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_design_1_auto_ss_k_1' [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tlast_design_1_auto_ss_k_1.v:48]
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tlast_design_1_auto_ss_k_1' (8#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/tlast_design_1_auto_ss_k_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_auto_ss_k_1' (9#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/hdl/top_design_1_auto_ss_k_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ss_k_1' (10#1) [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/synth/design_1_auto_ss_k_1.v:58]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tkeep[3]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tkeep[2]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tkeep[1]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tkeep[0]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tlast_design_1_auto_ss_k_1 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[19]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[18]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[17]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[16]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[15]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[14]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[13]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[12]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[11]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[10]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[9]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[8]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[7]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[6]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[5]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[4]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[3]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[2]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[1]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdata[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tid[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tdest[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tkeep[3]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tkeep[2]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tkeep[1]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tkeep[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tstrb[3]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tstrb[2]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tstrb[1]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tstrb[0]
WARNING: [Synth 8-3331] design tkeep_design_1_auto_ss_k_1 has unconnected port tlast
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[31]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[30]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[29]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[28]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[27]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[26]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[25]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[24]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[23]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[22]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[21]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[20]
WARNING: [Synth 8-3331] design tstrb_design_1_auto_ss_k_1 has unconnected port tdata[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 545.168 ; gain = 160.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 545.168 ; gain = 160.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 545.168 ; gain = 160.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/design_1_auto_ss_k_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_k_1/design_1_auto_ss_k_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_auto_ss_k_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_auto_ss_k_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.805 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 790.992 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 790.992 ; gain = 405.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 790.992 ; gain = 405.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_auto_ss_k_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 790.992 ; gain = 405.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 790.992 ; gain = 405.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 790.992 ; gain = 405.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 844.777 ; gain = 459.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 844.777 ; gain = 459.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:30 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------------+------+
|      |Instance                               |Module                             |Cells |
+------+---------------------------------------+-----------------------------------+------+
|1     |top                                    |                                   |     1|
|2     |  inst                                 |top_design_1_auto_ss_k_1           |     1|
|3     |    axis_subset_converter_v1_1_18_core |axis_subset_converter_v1_1_18_core |     1|
+------+---------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:08 . Memory (MB): peak = 854.309 ; gain = 223.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:34 . Memory (MB): peak = 854.309 ; gain = 469.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:41 . Memory (MB): peak = 868.445 ; gain = 494.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_auto_ss_k_1_synth_1/design_1_auto_ss_k_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_ss_k_1, cache-ID = 48e07427303fc0b3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_auto_ss_k_1_synth_1/design_1_auto_ss_k_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_ss_k_1_utilization_synth.rpt -pb design_1_auto_ss_k_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 09:49:50 2019...
