==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
Tool Version Limit: 2023.06
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] Analyzing design file './rpn_top2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'bboxes' (./rpn_top.cpp:94:10)
WARNING: [HLS 207-5292] unused parameter 'dets' (./rpn_top.cpp:95:10)
INFO: [HLS 200-10] Analyzing design file './rpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './rpn_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_top2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_3.cpp' ... 
WARNING: [HLS 207-4072] using directive refers to implicitly-defined namespace 'std' (./fpn_tiled_conv_lateral_3.cpp:1:17)
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_lateral_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_tiled_conv_fpn_0.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_3x3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file './fpn_conv_1x1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 111.39 seconds. CPU system time: 27.98 seconds. Elapsed time: 142.55 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,146 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,670 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,195 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,073 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_3x3<256, 256>(float (*) [3][3], float (*) [256][3][3], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<256>(float*, float*, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>(float (*) [256][3][3], float*, bool)' (./rpn_util.h:292:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<3, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<3>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_input_fm_tile<256, 46, 80, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_weights_1x1<12, 256>(float (*) [1][1], float (*) [256][1][1], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_1x1(float (*) [46][40], float (*) [51][45], float (*) [1][1], int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int) (.33)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_load_bias_params<12>(float*, float*, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'rpn_conv_bias_add(float (*) [46][40], float*, bool) (.34)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
INFO: [HLS 214-178] Inlining function 'void rpn_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>(float (*) [256][1][1], float*, bool)' (./rpn_util.h:230:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:173:32)
WARNING: [HLS 214-167] The program may have out of bound array access (./rpn_util.h:48:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.88 seconds. CPU system time: 1.53 seconds. Elapsed time: 10.17 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1525.04 seconds. CPU system time: 1.68 seconds. Elapsed time: 1534.15 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1523.73 seconds. CPU system time: 1.57 seconds. Elapsed time: 1532.58 seconds; current allocated memory: 1.939 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (./rpn_conv_3x3.cpp:34) in function 'rpn_conv_3x3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (./rpn_util.h:154) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_3' (./rpn_util.h:90) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_1' (./rpn_util.h:171) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_3' (./rpn_util.h:188) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_1' (./rpn_util.h:46) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./rpn_util.h:62) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_3' (./rpn_util.h:214) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_3' (./rpn_top.cpp:105) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_6' (./rpn_top.cpp:125) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_9' (./rpn_top.cpp:141) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_12' (./rpn_top.cpp:159) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_15' (./rpn_top.cpp:177) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_18' (./rpn_top.cpp:195) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_21' (./rpn_top.cpp:291) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_24' (./rpn_top.cpp:311) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_27' (./rpn_top.cpp:331) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_30' (./rpn_top.cpp:348) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_33' (./rpn_top.cpp:364) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_381_36' (./rpn_top.cpp:381) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_482_39' (./rpn_top.cpp:482) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_42' (./rpn_top.cpp:500) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_519_45' (./rpn_top.cpp:519) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_537_48' (./rpn_top.cpp:537) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_556_51' (./rpn_top.cpp:556) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_574_54' (./rpn_top.cpp:574) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-20' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_689_56' (./rpn_top.cpp:689) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-22' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_712_58' (./rpn_top.cpp:712) in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-24' in function 'rpn_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_735_60' (./rpn_top.cpp:735) in function 'rpn_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_2' (./rpn_conv_1x1.cpp:20) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_3' (./rpn_conv_1x1.cpp:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' completely with a factor of 64.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_cls_bias' in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rpn_reg_bias' in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' (./rpn_util.h:48:24).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:687:14) to (./rpn_top.cpp:689:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:710:14) to (./rpn_top.cpp:712:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_top.cpp:733:14) to (./rpn_top.cpp:735:28) in function 'rpn_top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:90:38) to (./rpn_util.h:90:30) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./rpn_util.h:188:39) to (./rpn_util.h:188:31) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' (./rpn_util.h:46:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.939 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (./rpn_top.cpp:103:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_1' (./rpn_top.cpp:101:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_5' (./rpn_top.cpp:123:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_4' (./rpn_top.cpp:121:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_8' (./rpn_top.cpp:139:27) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_7' (./rpn_top.cpp:137:23) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_11' (./rpn_top.cpp:157:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_10' (./rpn_top.cpp:155:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_175_14' (./rpn_top.cpp:175:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_13' (./rpn_top.cpp:173:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_17' (./rpn_top.cpp:193:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_16' (./rpn_top.cpp:191:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_289_20' (./rpn_top.cpp:289:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_287_19' (./rpn_top.cpp:287:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_309_23' (./rpn_top.cpp:309:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_22' (./rpn_top.cpp:307:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_26' (./rpn_top.cpp:329:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_25' (./rpn_top.cpp:327:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_29' (./rpn_top.cpp:346:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_344_28' (./rpn_top.cpp:344:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_32' (./rpn_top.cpp:362:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_360_31' (./rpn_top.cpp:360:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_379_35' (./rpn_top.cpp:379:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_377_34' (./rpn_top.cpp:377:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_480_38' (./rpn_top.cpp:480:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_478_37' (./rpn_top.cpp:478:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_498_41' (./rpn_top.cpp:498:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_496_40' (./rpn_top.cpp:496:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_517_44' (./rpn_top.cpp:517:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_43' (./rpn_top.cpp:515:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_535_47' (./rpn_top.cpp:535:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_533_46' (./rpn_top.cpp:533:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_554_50' (./rpn_top.cpp:554:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_552_49' (./rpn_top.cpp:552:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_572_53' (./rpn_top.cpp:572:28) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_570_52' (./rpn_top.cpp:570:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_685_55' (./rpn_top.cpp:685:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_708_57' (./rpn_top.cpp:708:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_731_59' (./rpn_top.cpp:731:24) in function 'rpn_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_4' (./rpn_conv_3x3.cpp:32:34) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_3' (./rpn_conv_3x3.cpp:29:27) in function 'rpn_conv_3x3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_2' (./rpn_conv_3x3.cpp:21:26) in function 'rpn_conv_3x3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (./rpn_conv_3x3.cpp:18:19) in function 'rpn_conv_3x3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:297:12) in function 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_2' (./rpn_util.h:152:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_1' (./rpn_util.h:150:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_316_4' (./rpn_util.h:316:36) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_306_3' (./rpn_util.h:306:35) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_304_2' (./rpn_util.h:304:31) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (./rpn_util.h:299:27) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (./rpn_util.h:297:12) in function 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_2' (./rpn_util.h:88:26) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (./rpn_util.h:86:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./rpn_conv_1x1.cpp:17:22) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_259_5' (./rpn_util.h:259:36) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_2' (./rpn_util.h:186:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_1' (./rpn_util.h:184:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_249_4' (./rpn_util.h:249:35) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./rpn_util.h:60:25) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./rpn_util.h:58:21) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_2' (./rpn_util.h:212:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_1' (./rpn_util.h:210:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_242_2' (./rpn_util.h:242:27) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_1' (./rpn_util.h:240:23) in function 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 25.03 seconds. CPU system time: 0.39 seconds. Elapsed time: 26.21 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rpn_top' ...
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 184, 320, 256, 184, 320, 1, 0, 0>' to 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 92, 160, 256, 92, 160, 1, 0, 0>' to 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_3x3_conv<256, 46, 80, 256, 46, 80, 1, 0, 0>' to 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 3, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 3, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_171_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 3, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.4' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.5' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 184, 320, 12, 184, 320, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.1' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 92, 160, 12, 92, 160, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1.2' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>_Pipeline_VITIS_LOOP_46_1' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3.3' to 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'rpn_1x1_conv<256, 46, 80, 12, 46, 80, 1, 0, 0, 0, 1, 0>' to 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln107) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add441516_write_ln34', ./rpn_conv_3x3.cpp:34) of variable 'add', ./rpn_conv_3x3.cpp:36 on local variable 'add441516' and 'load' operation ('add441516_load', ./rpn_conv_3x3.cpp:36) on local variable 'add441516'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.3 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.34 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.43 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln162) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.48 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.27 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.43 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.22 seconds; current allocated memory: 2.525 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.527 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln315) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.36 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.3 seconds; current allocated memory: 2.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.57 seconds; current allocated memory: 2.538 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.1 seconds; current allocated memory: 2.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.540 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln352) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.08 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln366_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln366) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.543 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.75 seconds; current allocated memory: 2.549 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.36 seconds; current allocated memory: 2.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.45 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.4 seconds; current allocated memory: 2.551 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.553 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.554 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln385) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.41 seconds; current allocated memory: 2.555 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln484) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.557 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.5 seconds; current allocated memory: 2.562 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.33 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.39 seconds; current allocated memory: 2.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.33 seconds; current allocated memory: 2.565 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln504) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln521) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_9) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.73 seconds; current allocated memory: 2.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.58 seconds; current allocated memory: 2.576 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.577 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.579 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln541) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln558) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.580 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_171_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.582 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_1', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_3', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_5', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_7', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_37', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_53', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation ('rpn_in_fm_buf_1_load_61', ./rpn_conv_1x1.cpp:30->./rpn_util.h:266) on array 'rpn_in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'rpn_in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 265, loop 'VITIS_LOOP_17_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.67 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.14 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.36 seconds; current allocated memory: 2.589 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.64 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.590 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.591 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln578) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' (loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag0_addr_1_write_ln700', ./rpn_top.cpp:700) of constant 1 on array 'flag0' and 'load' operation ('flag0_load', ./rpn_top.cpp:691) on array 'flag0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_685_55_VITIS_LOOP_689_56'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' (loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag1_addr_1_write_ln722', ./rpn_top.cpp:722) of constant 1 on array 'flag1' and 'load' operation ('flag1_load', ./rpn_top.cpp:714) on array 'flag1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_708_57_VITIS_LOOP_712_58'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.593 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'.
WARNING: [HLS 200-880] The II Violation in module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' (loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('flag2_addr_1_write_ln746', ./rpn_top.cpp:746) of constant 1 on array 'flag2' and 'load' operation ('flag2_load', ./rpn_top.cpp:737) on array 'flag2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_731_59_VITIS_LOOP_735_60'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.595 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline 'VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_101_1_VITIS_LOOP_103_2_VITIS_LOOP_105_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.84 seconds; current allocated memory: 2.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_9s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_32_4_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_conv_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_conv_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_184_320_256_184_320_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_121_4_VITIS_LOOP_123_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' pipeline 'VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_137_7_VITIS_LOOP_139_8_VITIS_LOOP_141_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_92_160_256_92_160_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' pipeline 'VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_155_10_VITIS_LOOP_157_11_VITIS_LOOP_159_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' pipeline 'VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_173_13_VITIS_LOOP_175_14_VITIS_LOOP_177_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1' pipeline 'VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_152_2_VITIS_LOOP_154_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s/grp_fu_563_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_3x3_conv_256_46_80_256_46_80_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' pipeline 'VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_191_16_VITIS_LOOP_193_17_VITIS_LOOP_195_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' pipeline 'VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_287_19_VITIS_LOOP_289_20_VITIS_LOOP_291_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_3_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' pipeline 'VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_307_22_VITIS_LOOP_309_23_VITIS_LOOP_311_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' pipeline 'VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_327_25_VITIS_LOOP_329_26_VITIS_LOOP_331_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_3_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' pipeline 'VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_344_28_VITIS_LOOP_346_29_VITIS_LOOP_348_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' pipeline 'VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_360_31_VITIS_LOOP_362_32_VITIS_LOOP_364_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.6 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_3_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' pipeline 'VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_6ns_6ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_8ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_377_34_VITIS_LOOP_379_35_VITIS_LOOP_381_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' pipeline 'VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_478_37_VITIS_LOOP_480_38_VITIS_LOOP_482_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_184_320_12_184_320_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' pipeline 'VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_496_40_VITIS_LOOP_498_41_VITIS_LOOP_500_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' pipeline 'VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_515_43_VITIS_LOOP_517_44_VITIS_LOOP_519_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.34 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.84 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_46_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_92_160_12_92_160_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' pipeline 'VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_533_46_VITIS_LOOP_535_47_VITIS_LOOP_537_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 2.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' pipeline 'VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_6ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_552_49_VITIS_LOOP_554_50_VITIS_LOOP_556_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2' pipeline 'VITIS_LOOP_171_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_171_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_20_2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3' pipeline 'VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_186_2_VITIS_LOOP_188_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.65 seconds; current allocated memory: 2.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3' pipeline 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3' pipeline 'VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_6ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_Pipeline_VITIS_LOOP_210_1_VITIS_LOOP_212_2_VITIS_LOOP_214_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_563_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s/grp_fu_571_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_1x1_conv_256_46_80_12_46_80_1_0_0_0_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' pipeline 'VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_570_52_VITIS_LOOP_572_53_VITIS_LOOP_574_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.38 seconds; current allocated memory: 2.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_685_55_VITIS_LOOP_689_56' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56' pipeline 'VITIS_LOOP_685_55_VITIS_LOOP_689_56' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_685_55_VITIS_LOOP_689_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_708_57_VITIS_LOOP_712_58' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58' pipeline 'VITIS_LOOP_708_57_VITIS_LOOP_712_58' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_708_57_VITIS_LOOP_712_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_731_59_VITIS_LOOP_735_60' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60' pipeline 'VITIS_LOOP_731_59_VITIS_LOOP_735_60' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top_Pipeline_VITIS_LOOP_731_59_VITIS_LOOP_735_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rpn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_input2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_conv_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_cls_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_reg_bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_cls_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_reg_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output0_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output1_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/rpn_output2_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/bboxes' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rpn_top/dets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rpn_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_address0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_we0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_d0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_address1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_we1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/bboxes_d1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/bboxes_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_address0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_we0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_d0' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_address1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_we1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'rpn_top/dets_d1' to 0.
WARNING: [RTGEN 206-101] Port 'rpn_top/dets_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rpn_top'.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor0_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor1_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_rpn_anchor2_cls_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rpn_top_flag2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.08 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.19 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.5 seconds. CPU system time: 1.55 seconds. Elapsed time: 18.17 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.06 seconds; current allocated memory: 2.915 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rpn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rpn_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3591.14 seconds. CPU system time: 41.96 seconds. Elapsed time: 3696.37 seconds; current allocated memory: 1.438 GB.
