{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745456611853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745456611853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 22:03:31 2025 " "Processing started: Wed Apr 23 22:03:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745456611853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745456611853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745456611853 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1745456612118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab04.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab04 " "Found entity 1: Lab04" {  } { { "Lab04.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/Lab04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745456612154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab04 " "Elaborating entity \"Lab04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745456612173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8bit " "Found entity 1: MUX8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8bit MUX8bit:inst4 " "Elaborating entity \"MUX8bit\" for hierarchy \"MUX8bit:inst4\"" {  } { { "Lab04.bdf" "inst4" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/Lab04.bdf" { { 400 952 1080 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612183 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.bdf " "Entity \"MUX\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1745456612193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.bdf 1 1 " "Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX8bit:inst4\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"MUX8bit:inst4\|MUX:inst\"" {  } { { "mux8bit.bdf" "inst" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/mux8bit.bdf" { { 192 720 816 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rca.bdf 1 1 " "Using design file rca.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "rca.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/rca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA RCA:inst " "Elaborating entity \"RCA\" for hierarchy \"RCA:inst\"" {  } { { "Lab04.bdf" "inst" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/Lab04.bdf" { { 224 496 624 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA RCA:inst\|FA:inst5 " "Elaborating entity \"FA\" for hierarchy \"RCA:inst\|FA:inst5\"" {  } { { "rca.bdf" "inst5" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/rca.bdf" { { 200 1088 1184 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ha.bdf 1 1 " "Using design file ha.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "ha.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/ha.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA RCA:inst\|HA:inst " "Elaborating entity \"HA\" for hierarchy \"RCA:inst\|HA:inst\"" {  } { { "rca.bdf" "inst" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/rca.bdf" { { 248 544 640 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cla.bdf 1 1 " "Using design file cla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "cla.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/cla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla cla:inst1 " "Elaborating entity \"cla\" for hierarchy \"cla:inst1\"" {  } { { "Lab04.bdf" "inst1" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/Lab04.bdf" { { 328 496 624 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cfa.bdf 1 1 " "Using design file cfa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cfa " "Found entity 1: cfa" {  } { { "cfa.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/cfa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cfa cla:inst1\|cfa:inst10 " "Elaborating entity \"cfa\" for hierarchy \"cla:inst1\|cfa:inst10\"" {  } { { "cla.bdf" "inst10" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/cla.bdf" { { 544 376 472 640 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult.bdf 1 1 " "Using design file mult.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "mult.bdf" "" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/mult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745456612265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1745456612265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:inst2 " "Elaborating entity \"Mult\" for hierarchy \"Mult:inst2\"" {  } { { "Lab04.bdf" "inst2" { Schematic "C:/Users/ralex/Documents/GitHub/CircuitosDigitais/Lab04/Lab04.bdf" { { 432 496 624 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745456612265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1745456612738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745456612971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745456612971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745456612993 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745456612993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745456612993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745456612993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745456613027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 22:03:33 2025 " "Processing ended: Wed Apr 23 22:03:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745456613027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745456613027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745456613027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745456613027 ""}
