Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c408f0eb67f24c04b8175ff367881e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tb_behav xil_defaultlib.tb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'addr' [D:/FPGA_RISC/teamPrj_CPU/teamPrj_CPU.srcs/sources_1/imports/new/RV32I.sv:84]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 32 for port 'i_digit' [D:/FPGA_RISC/teamPrj_CPU/teamPrj_CPU.srcs/sources_1/imports/new/fndController.sv:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'addr' [D:/FPGA_RISC/teamPrj_CPU/teamPrj_CPU.srcs/sources_1/imports/new/RV32I.sv:164]
WARNING: [VRFC 10-5021] port 'inPort' is not connected on this instance [D:/FPGA_RISC/teamPrj_CPU/teamPrj_CPU.srcs/sim_1/new/tb_tb.sv:9]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
