(S (NP (DT A) (NML (NN machine) (NN learning) (PRN (-LRB- -LRB-) (NP (NN ML)) (-RRB- -RRB-))) (NN design) (NN framework)) (VP (VBZ is) (VP (VBN proposed) (PP (IN for) (S (ADVP (RB dynamically)) (VP (VBG adjusting) (NP (NN clock) (NN frequency)) (PP (VBN based) (PP (IN on) (NP (NP (NN propagation) (NN delay)) (PP (IN of) (NP (JJ individual) (NNS instructions))))))))))) (. .))
(S (NP (DT A) (NML (NNP Random) (NNP Forest)) (NN model)) (VP (VBZ is) (VP (VBN trained) (S (VP (TO to) (VP (VB classify) (NP (NN propagation) (NNS delays)) (PP (IN in) (NP (JJ real) (HYPH -) (NN time)))))) (, ,) (S (VP (VBG utilizing) (NP (NP (JJ current) (NN operation) (NN type)) (, ,) (NP (JJ current) (NNS operands)) (, ,) (CC and) (NP (NP (NN computation) (NN history)) (PP (IN as) (NP (NN ML) (NNS features))))))))) (. .))
(S (NP (DT The) (VBN trained) (NN model)) (VP (VBZ is) (VP (VBN implemented) (PP (IN in) (NP (NNP Verilog))) (PP (IN as) (NP (NP (DT an) (JJ additional) (NN pipeline) (NN stage)) (PP (IN within) (NP (DT a) (NN baseline) (NN processor))))))) (. .))
(S (NP (DT The) (VBN modified) (NN system)) (VP (VBZ is) (VP (VBN simulated) (PP (IN at) (NP (NP (DT the) (NN gate) (HYPH -) (NN level)) (PP (IN in) (NP (NML (CD 45) (NN nm)) (NN CMOS) (NN technology))))) (, ,) (S (VP (VBG exhibiting) (NP (NP (DT a) (NML (NML (NML (NN speed) (HYPH -) (NN up)) (PP (IN of) (NP (CD 68) (NN %)))) (CC and) (NML (NN energy))) (NN reduction)) (PP (IN of) (NP (NP (CD 37) (NN %)) (PP (IN with) (NP (ADJP (NP (JJ coarse)) (HYPH -) (JJ grained)) (NN ML) (NN classification)))))))))) (. .))
(S (NP (NP (DT A) (NN speed) (HYPH -) (NN up)) (PP (IN of) (NP (CD 95) (NN %)))) (VP (VBZ is) (VP (VBN demonstrated) (PP (IN with) (NP (NP (JJR finer) (NNS granularities)) (PP (IN at) (NP (JJ additional) (NN energy) (NNS costs))))))) (. .))
