GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fa6cd500000,16384
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1374
gpu_sim_insn = 77824
gpu_ipc =      56.6405
gpu_tot_sim_cycle = 1374
gpu_tot_sim_insn = 77824
gpu_tot_ipc =      56.6405
gpu_tot_issued_cta = 16
gpu_occupancy = 12.1904% 
gpu_tot_occupancy = 12.1904% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1016
partiton_level_parallism =       0.3959
partiton_level_parallism_total  =       0.3959
partiton_level_parallism_util =       3.1086
partiton_level_parallism_util_total  =       3.1086
L2_BW  =      37.5273 GB/Sec
L2_BW_total  =      37.5273 GB/Sec
gpu_total_sim_rate=77824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 77824
gpgpu_n_tot_w_icount = 2432
gpgpu_n_stall_shd_mem = 256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8	W0_Idle:27944	W0_Scoreboard:9980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2432
single_issue_nums: WS0:1088	WS1:1088	
dual_issue_nums: WS0:64	WS1:64	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 416 
max_icnt2mem_latency = 20 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 280 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 23 
mrq_lat_table:79 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	480 	59 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	275 	37 	187 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 514/18 = 28.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1032
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:         94       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         98       106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         94       102    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         94       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         96       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         96       100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         96       101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         95       103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2144 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1702
n_activity=697 dram_eff=0.5739
bk0: 68a 1906i bk1: 68a 1827i bk2: 0a 2348i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.170213 
total_CMD = 2350 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 1712 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2350 
n_nop = 2144 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.002553 
CoL_Bus_Util = 0.085106 
Either_Row_CoL_Bus_Util = 0.087660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.987234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.98723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=605 dram_eff=0.6347
bk0: 64a 1939i bk1: 64a 1858i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 1764 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.917447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.91745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=605 dram_eff=0.6347
bk0: 64a 1939i bk1: 64a 1858i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 1764 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.355745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=2.35574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=605 dram_eff=0.6347
bk0: 64a 1940i bk1: 64a 1858i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 1764 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.373192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=2.37319
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=593 dram_eff=0.6476
bk0: 64a 1915i bk1: 64a 1868i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 1776 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.644255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.64426
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=594 dram_eff=0.6465
bk0: 64a 1915i bk1: 64a 1868i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 1775 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.639575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.63957
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=594 dram_eff=0.6465
bk0: 64a 1917i bk1: 64a 1869i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 1775 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.647234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=2.64723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2350 n_nop=2156 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1634
n_activity=606 dram_eff=0.6337
bk0: 64a 1939i bk1: 64a 1857i bk2: 0a 2350i bk3: 0a 2350i bk4: 0a 2350i bk5: 0a 2350i bk6: 0a 2350i bk7: 0a 2350i bk8: 0a 2350i bk9: 0a 2350i bk10: 0a 2350i bk11: 0a 2350i bk12: 0a 2350i bk13: 0a 2350i bk14: 0a 2350i bk15: 0a 2350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.163404 
total_CMD = 2350 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 1763 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2350 
n_nop = 2156 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.081702 
Either_Row_CoL_Bus_Util = 0.082553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.689362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.68936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 17, Miss_rate = 0.354, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 544
L2_total_cache_misses = 258
L2_total_cache_miss_rate = 0.4743
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=1184
icnt_total_pkts_simt_to_mem=1056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7978
	minimum = 6
	maximum = 70
Network latency average = 12.1002
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 12.4424
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00859739
	minimum = 0 (at node 16)
	maximum = 0.0189648 (at node 20)
Accepted packet rate average = 0.00859739
	minimum = 0 (at node 16)
	maximum = 0.0189648 (at node 20)
Injected flit rate average = 0.0177005
	minimum = 0 (at node 16)
	maximum = 0.0568945 (at node 20)
Accepted flit rate average= 0.0177005
	minimum = 0 (at node 16)
	maximum = 0.0316081 (at node 20)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7978 (1 samples)
	minimum = 6 (1 samples)
	maximum = 70 (1 samples)
Network latency average = 12.1002 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Flit latency average = 12.4424 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00859739 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0189648 (1 samples)
Accepted packet rate average = 0.00859739 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0189648 (1 samples)
Injected flit rate average = 0.0177005 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0568945 (1 samples)
Accepted flit rate average = 0.0177005 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0316081 (1 samples)
Injected packet size average = 2.05882 (1 samples)
Accepted packet size average = 2.05882 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 77824 (inst/sec)
gpgpu_simulation_rate = 1374 (cycle/sec)
gpgpu_silicon_slowdown = 1169577x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 664
gpu_sim_insn = 77824
gpu_ipc =     117.2048
gpu_tot_sim_cycle = 2038
gpu_tot_sim_insn = 155648
gpu_tot_ipc =      76.3729
gpu_tot_issued_cta = 32
gpu_occupancy = 12.0474% 
gpu_tot_occupancy = 12.1519% 
max_total_param_size = 0
gpu_stall_dramfull = 8
gpu_stall_icnt2sh    = 1109
partiton_level_parallism =       0.7831
partiton_level_parallism_total  =       0.5221
partiton_level_parallism_util =       3.7681
partiton_level_parallism_util_total  =       3.3994
L2_BW  =      74.2284 GB/Sec
L2_BW_total  =      49.4849 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2560
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 155648
gpgpu_n_tot_w_icount = 4864
gpgpu_n_stall_shd_mem = 520
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19	W0_Idle:34744	W0_Scoreboard:15685	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4864
single_issue_nums: WS0:2176	WS1:2176	
dual_issue_nums: WS0:128	WS1:128	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 416 
max_icnt2mem_latency = 20 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 226 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 10 
mrq_lat_table:79 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	544 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	769 	289 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	591 	152 	268 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 514/18 = 28.555555
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1032
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        139       148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        145       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        140       148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        139       148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        142       147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        142       146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        143       148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        141       149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3280 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1147
n_activity=697 dram_eff=0.5739
bk0: 68a 3042i bk1: 68a 2963i bk2: 0a 3484i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.114745 
total_CMD = 3486 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 2848 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3486 
n_nop = 3280 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001721 
CoL_Bus_Util = 0.057372 
Either_Row_CoL_Bus_Util = 0.059094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.013769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.01377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=605 dram_eff=0.6347
bk0: 64a 3075i bk1: 64a 2994i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 2900 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.966724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.96672
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=605 dram_eff=0.6347
bk0: 64a 3075i bk1: 64a 2994i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 2900 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.588067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.58807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=605 dram_eff=0.6347
bk0: 64a 3076i bk1: 64a 2994i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 2900 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.599828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.59983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=593 dram_eff=0.6476
bk0: 64a 3051i bk1: 64a 3004i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 2912 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.782559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.78256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=594 dram_eff=0.6465
bk0: 64a 3051i bk1: 64a 3004i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 2911 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.779403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.7794
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=594 dram_eff=0.6465
bk0: 64a 3053i bk1: 64a 3005i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 2911 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.784567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.78457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3486 n_nop=3292 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1102
n_activity=606 dram_eff=0.6337
bk0: 64a 3075i bk1: 64a 2993i bk2: 0a 3486i bk3: 0a 3486i bk4: 0a 3486i bk5: 0a 3486i bk6: 0a 3486i bk7: 0a 3486i bk8: 0a 3486i bk9: 0a 3486i bk10: 0a 3486i bk11: 0a 3486i bk12: 0a 3486i bk13: 0a 3486i bk14: 0a 3486i bk15: 0a 3486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.110155 
total_CMD = 3486 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 2899 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3486 
n_nop = 3292 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000574 
CoL_Bus_Util = 0.055077 
Either_Row_CoL_Bus_Util = 0.055651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.812966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.81297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 17, Miss_rate = 0.202, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 17, Miss_rate = 0.202, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 1064
L2_total_cache_misses = 258
L2_total_cache_miss_rate = 0.2425
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2248
icnt_total_pkts_simt_to_mem=2088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9352
	minimum = 6
	maximum = 70
Network latency average = 11.899
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.9571
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113342
	minimum = 0 (at node 36)
	maximum = 0.0223702 (at node 20)
Accepted packet rate average = 0.0113342
	minimum = 0 (at node 36)
	maximum = 0.0223702 (at node 20)
Injected flit rate average = 0.0230945
	minimum = 0 (at node 36)
	maximum = 0.060719 (at node 20)
Accepted flit rate average= 0.0230945
	minimum = 0 (at node 36)
	maximum = 0.0394141 (at node 20)
Injected packet length average = 2.03759
Accepted packet length average = 2.03759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3665 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Network latency average = 11.9996 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Flit latency average = 12.1998 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00996581 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0206675 (2 samples)
Accepted packet rate average = 0.00996581 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0206675 (2 samples)
Injected flit rate average = 0.0203975 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0588068 (2 samples)
Accepted flit rate average = 0.0203975 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0355111 (2 samples)
Injected packet size average = 2.04675 (2 samples)
Accepted packet size average = 2.04675 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 2038 (cycle/sec)
gpgpu_silicon_slowdown = 788518x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 779
gpu_sim_insn = 143360
gpu_ipc =     184.0308
gpu_tot_sim_cycle = 2817
gpu_tot_sim_insn = 299008
gpu_tot_ipc =     106.1441
gpu_tot_issued_cta = 48
gpu_occupancy = 12.2140% 
gpu_tot_occupancy = 12.1709% 
max_total_param_size = 0
gpu_stall_dramfull = 54
gpu_stall_icnt2sh    = 1407
partiton_level_parallism =       0.6778
partiton_level_parallism_total  =       0.5651
partiton_level_parallism_util =       4.3636
partiton_level_parallism_util_total  =       3.6682
L2_BW  =      64.2438 GB/Sec
L2_BW_total  =      53.5663 GB/Sec
gpu_total_sim_rate=299008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4864
	L1I_total_cache_misses = 448
	L1I_total_cache_miss_rate = 0.0921
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 392
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4864

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
79, 79, 79, 79, 79, 79, 79, 80, 
gpgpu_n_tot_thrd_icount = 303104
gpgpu_n_tot_w_icount = 9472
gpgpu_n_stall_shd_mem = 974
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:311	W0_Idle:48767	W0_Scoreboard:21456	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9344
single_issue_nums: WS0:4076	WS1:4084	
dual_issue_nums: WS0:330	WS1:326	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55296 {72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmflatency = 416 
max_icnt2mem_latency = 27 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 204 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 11 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1056 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1013 	558 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	894 	292 	336 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        185       193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        186       198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        188       196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        186       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        190       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        188       192    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        191       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        187       196    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4613 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.083
n_activity=697 dram_eff=0.5739
bk0: 68a 4375i bk1: 68a 4296i bk2: 0a 4817i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.083005 
total_CMD = 4819 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 4181 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 4819 
n_nop = 4613 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001245 
CoL_Bus_Util = 0.041502 
Either_Row_CoL_Bus_Util = 0.042747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.456734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.45673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4619 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.08134
n_activity=657 dram_eff=0.5967
bk0: 68a 4378i bk1: 64a 4327i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.081345 
total_CMD = 4819 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 4201 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 4819 
n_nop = 4619 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000830 
CoL_Bus_Util = 0.040672 
Either_Row_CoL_Bus_Util = 0.041502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.422702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.4227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=605 dram_eff=0.6347
bk0: 64a 4408i bk1: 64a 4327i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 4233 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.148786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.14879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=605 dram_eff=0.6347
bk0: 64a 4409i bk1: 64a 4327i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 4233 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.157294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.15729
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=593 dram_eff=0.6476
bk0: 64a 4384i bk1: 64a 4337i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 4245 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.289479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.28948
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=594 dram_eff=0.6465
bk0: 64a 4384i bk1: 64a 4337i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 4244 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.287197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.2872
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=594 dram_eff=0.6465
bk0: 64a 4386i bk1: 64a 4338i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 4244 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.290932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.29093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4819 n_nop=4625 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07968
n_activity=606 dram_eff=0.6337
bk0: 64a 4408i bk1: 64a 4326i bk2: 0a 4819i bk3: 0a 4819i bk4: 0a 4819i bk5: 0a 4819i bk6: 0a 4819i bk7: 0a 4819i bk8: 0a 4819i bk9: 0a 4819i bk10: 0a 4819i bk11: 0a 4819i bk12: 0a 4819i bk13: 0a 4819i bk14: 0a 4819i bk15: 0a 4819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.079685 
total_CMD = 4819 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 4232 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 4819 
n_nop = 4625 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.039842 
Either_Row_CoL_Bus_Util = 0.040257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.311475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.31148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116, Miss = 17, Miss_rate = 0.147, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 116, Miss = 17, Miss_rate = 0.147, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 17, Miss_rate = 0.152, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 1592
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.1627
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3352
icnt_total_pkts_simt_to_mem=3128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1526
	minimum = 6
	maximum = 70
Network latency average = 11.8882
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.8878
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0122674
	minimum = 0 (at node 36)
	maximum = 0.0223464 (at node 20)
Accepted packet rate average = 0.0122674
	minimum = 0 (at node 36)
	maximum = 0.0223464 (at node 20)
Injected flit rate average = 0.0249663
	minimum = 0 (at node 36)
	maximum = 0.0562512 (at node 20)
Accepted flit rate average= 0.0249663
	minimum = 0 (at node 36)
	maximum = 0.0408399 (at node 20)
Injected packet length average = 2.03518
Accepted packet length average = 2.03518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2952 (3 samples)
	minimum = 6 (3 samples)
	maximum = 70 (3 samples)
Network latency average = 11.9624 (3 samples)
	minimum = 6 (3 samples)
	maximum = 62 (3 samples)
Flit latency average = 12.0958 (3 samples)
	minimum = 6 (3 samples)
	maximum = 60 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.010733 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0212271 (3 samples)
Accepted packet rate average = 0.010733 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0212271 (3 samples)
Injected flit rate average = 0.0219204 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0579549 (3 samples)
Accepted flit rate average = 0.0219204 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0372874 (3 samples)
Injected packet size average = 2.04234 (3 samples)
Accepted packet size average = 2.04234 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 299008 (inst/sec)
gpgpu_simulation_rate = 2817 (cycle/sec)
gpgpu_silicon_slowdown = 570465x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 623
gpu_sim_insn = 143360
gpu_ipc =     230.1124
gpu_tot_sim_cycle = 3440
gpu_tot_sim_insn = 442368
gpu_tot_ipc =     128.5954
gpu_tot_issued_cta = 64
gpu_occupancy = 12.0748% 
gpu_tot_occupancy = 12.1543% 
max_total_param_size = 0
gpu_stall_dramfull = 72
gpu_stall_icnt2sh    = 1810
partiton_level_parallism =       0.8283
partiton_level_parallism_total  =       0.6128
partiton_level_parallism_util =       4.0000
partiton_level_parallism_util_total  =       3.7442
L2_BW  =      78.5049 GB/Sec
L2_BW_total  =      58.0828 GB/Sec
gpu_total_sim_rate=442368

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7168
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0670
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7168

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
118, 117, 118, 118, 118, 119, 118, 119, 
gpgpu_n_tot_thrd_icount = 450560
gpgpu_n_tot_w_icount = 14080
gpgpu_n_stall_shd_mem = 1340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536	W0_Idle:54875	W0_Scoreboard:27527	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13824
single_issue_nums: WS0:5992	WS1:5980	
dual_issue_nums: WS0:524	WS1:530	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 27 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 181 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 9 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1568 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1294 	766 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1197 	395 	440 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        231       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        230       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        237       245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        232       242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        237       242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        235       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        238       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        234       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5680 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06796
n_activity=697 dram_eff=0.5739
bk0: 68a 5442i bk1: 68a 5363i bk2: 0a 5884i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.067958 
total_CMD = 5886 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 5248 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5886 
n_nop = 5680 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001019 
CoL_Bus_Util = 0.033979 
Either_Row_CoL_Bus_Util = 0.034998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.192661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.19266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5686 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0666
n_activity=657 dram_eff=0.5967
bk0: 68a 5445i bk1: 64a 5394i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066599 
total_CMD = 5886 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 5268 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5886 
n_nop = 5686 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000680 
CoL_Bus_Util = 0.033299 
Either_Row_CoL_Bus_Util = 0.033979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.164798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.1648
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=605 dram_eff=0.6347
bk0: 64a 5475i bk1: 64a 5394i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 5300 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.940537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.940537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=605 dram_eff=0.6347
bk0: 64a 5476i bk1: 64a 5394i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 5300 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.947503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.947503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=593 dram_eff=0.6476
bk0: 64a 5451i bk1: 64a 5404i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 5312 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.055725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.05573
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=594 dram_eff=0.6465
bk0: 64a 5451i bk1: 64a 5404i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 5311 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.053857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.05386
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=594 dram_eff=0.6465
bk0: 64a 5453i bk1: 64a 5405i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 5311 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.056915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.05691
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5886 n_nop=5692 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06524
n_activity=606 dram_eff=0.6337
bk0: 64a 5475i bk1: 64a 5393i bk2: 0a 5886i bk3: 0a 5886i bk4: 0a 5886i bk5: 0a 5886i bk6: 0a 5886i bk7: 0a 5886i bk8: 0a 5886i bk9: 0a 5886i bk10: 0a 5886i bk11: 0a 5886i bk12: 0a 5886i bk13: 0a 5886i bk14: 0a 5886i bk15: 0a 5886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.065240 
total_CMD = 5886 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 5299 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5886 
n_nop = 5692 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000340 
CoL_Bus_Util = 0.032620 
Either_Row_CoL_Bus_Util = 0.032960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.073734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.07373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 148, Miss = 17, Miss_rate = 0.115, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 16, Miss_rate = 0.125, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 2108
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.1229
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=4396
icnt_total_pkts_simt_to_mem=4156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.2071
	minimum = 6
	maximum = 70
Network latency average = 11.8335
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.8817
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0133018
	minimum = 0 (at node 36)
	maximum = 0.0233475 (at node 20)
Accepted packet rate average = 0.0133018
	minimum = 0 (at node 36)
	maximum = 0.0233475 (at node 20)
Injected flit rate average = 0.0269822
	minimum = 0 (at node 36)
	maximum = 0.0561603 (at node 20)
Accepted flit rate average= 0.0269822
	minimum = 0 (at node 36)
	maximum = 0.04354 (at node 20)
Injected packet length average = 2.02846
Accepted packet length average = 2.02846
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2732 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70 (4 samples)
Network latency average = 11.9302 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62 (4 samples)
Flit latency average = 12.0422 (4 samples)
	minimum = 6 (4 samples)
	maximum = 60 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0113752 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0217572 (4 samples)
Accepted packet rate average = 0.0113752 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0217572 (4 samples)
Injected flit rate average = 0.0231859 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0575063 (4 samples)
Accepted flit rate average = 0.0231859 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0388505 (4 samples)
Injected packet size average = 2.03828 (4 samples)
Accepted packet size average = 2.03828 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 442368 (inst/sec)
gpgpu_simulation_rate = 3440 (cycle/sec)
gpgpu_silicon_slowdown = 467151x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 568
gpu_sim_insn = 90112
gpu_ipc =     158.6479
gpu_tot_sim_cycle = 4008
gpu_tot_sim_insn = 532480
gpu_tot_ipc =     132.8543
gpu_tot_issued_cta = 80
gpu_occupancy = 10.4672% 
gpu_tot_occupancy = 11.8879% 
max_total_param_size = 0
gpu_stall_dramfull = 146
gpu_stall_icnt2sh    = 2009
partiton_level_parallism =       4.0563
partiton_level_parallism_total  =       1.1008
partiton_level_parallism_util =       9.6000
partiton_level_parallism_util_total  =       5.4944
L2_BW  =     384.4759 GB/Sec
L2_BW_total  =     104.3381 GB/Sec
gpu_total_sim_rate=266240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8576
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0560
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
118, 117, 118, 118, 118, 119, 118, 119, 
gpgpu_n_tot_thrd_icount = 540672
gpgpu_n_tot_w_icount = 16896
gpgpu_n_stall_shd_mem = 4542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536	W0_Idle:64839	W0_Scoreboard:32894	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16640
single_issue_nums: WS0:7212	WS1:7198	
dual_issue_nums: WS0:618	WS1:625	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 27 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 162 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 8 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3872 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1481 	2874 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3069 	782 	485 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        434       442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        432       453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        448       460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        443       452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        449       456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        446       448    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        448       467    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        445       459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6652 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05833
n_activity=697 dram_eff=0.5739
bk0: 68a 6414i bk1: 68a 6335i bk2: 0a 6856i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058326 
total_CMD = 6858 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 6220 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6858 
n_nop = 6652 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.029163 
Either_Row_CoL_Bus_Util = 0.030038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.023622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.02362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6658 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05716
n_activity=657 dram_eff=0.5967
bk0: 68a 6417i bk1: 64a 6366i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057160 
total_CMD = 6858 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 6240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6858 
n_nop = 6658 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.028580 
Either_Row_CoL_Bus_Util = 0.029163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.999708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.999708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=605 dram_eff=0.6347
bk0: 64a 6447i bk1: 64a 6366i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 6272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.807232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.807232
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=605 dram_eff=0.6347
bk0: 64a 6448i bk1: 64a 6366i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 6272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.813211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.813211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=593 dram_eff=0.6476
bk0: 64a 6423i bk1: 64a 6376i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 6284 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.906095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.906095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=594 dram_eff=0.6465
bk0: 64a 6423i bk1: 64a 6376i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 6283 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.904491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.904491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=594 dram_eff=0.6465
bk0: 64a 6425i bk1: 64a 6377i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 6283 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.907116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.907116
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6858 n_nop=6664 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05599
n_activity=606 dram_eff=0.6337
bk0: 64a 6447i bk1: 64a 6365i bk2: 0a 6858i bk3: 0a 6858i bk4: 0a 6858i bk5: 0a 6858i bk6: 0a 6858i bk7: 0a 6858i bk8: 0a 6858i bk9: 0a 6858i bk10: 0a 6858i bk11: 0a 6858i bk12: 0a 6858i bk13: 0a 6858i bk14: 0a 6858i bk15: 0a 6858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055993 
total_CMD = 6858 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 6271 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6858 
n_nop = 6664 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.027997 
Either_Row_CoL_Bus_Util = 0.028288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.921551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.921551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 292, Miss = 17, Miss_rate = 0.058, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 16, Miss_rate = 0.059, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 4412
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0587
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=7212
icnt_total_pkts_simt_to_mem=8508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1845
	minimum = 6
	maximum = 70
Network latency average = 11.6349
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.7634
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238939
	minimum = 0 (at node 36)
	maximum = 0.0395343 (at node 20)
Accepted packet rate average = 0.0238939
	minimum = 0 (at node 36)
	maximum = 0.0395343 (at node 20)
Injected flit rate average = 0.042567
	minimum = 0 (at node 36)
	maximum = 0.0720282 (at node 20)
Accepted flit rate average= 0.042567
	minimum = 0 (at node 36)
	maximum = 0.0741944 (at node 20)
Injected packet length average = 1.7815
Accepted packet length average = 1.7815
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4554 (5 samples)
	minimum = 6 (5 samples)
	maximum = 70 (5 samples)
Network latency average = 11.8711 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62 (5 samples)
Flit latency average = 11.9865 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0138789 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0253126 (5 samples)
Accepted packet rate average = 0.0138789 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0253126 (5 samples)
Injected flit rate average = 0.0270621 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0604106 (5 samples)
Accepted flit rate average = 0.0270621 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0459193 (5 samples)
Injected packet size average = 1.94987 (5 samples)
Accepted packet size average = 1.94987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 266240 (inst/sec)
gpgpu_simulation_rate = 2004 (cycle/sec)
gpgpu_silicon_slowdown = 801896x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 568
gpu_sim_insn = 90112
gpu_ipc =     158.6479
gpu_tot_sim_cycle = 4576
gpu_tot_sim_insn = 622592
gpu_tot_ipc =     136.0559
gpu_tot_issued_cta = 96
gpu_occupancy = 10.4635% 
gpu_tot_occupancy = 11.6938% 
max_total_param_size = 0
gpu_stall_dramfull = 221
gpu_stall_icnt2sh    = 2215
partiton_level_parallism =       4.0563
partiton_level_parallism_total  =       1.4677
partiton_level_parallism_util =       9.6000
partiton_level_parallism_util_total  =       6.4391
L2_BW  =     384.4759 GB/Sec
L2_BW_total  =     139.1104 GB/Sec
gpu_total_sim_rate=311296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9984
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0481
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9984

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
141, 140, 141, 141, 142, 142, 142, 143, 
gpgpu_n_tot_thrd_icount = 630784
gpgpu_n_tot_w_icount = 19712
gpgpu_n_stall_shd_mem = 7744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 5120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:537	W0_Idle:74757	W0_Scoreboard:38287	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8424	WS1:8422	
dual_issue_nums: WS0:716	WS1:717	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 237568 {40:4096,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40960 {8:5120,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 27 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 154 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6176 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1625 	5030 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5168 	927 	545 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        636       644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        635       664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        659       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        654       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        661       671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        658       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        658       678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        655       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7624 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05109
n_activity=697 dram_eff=0.5739
bk0: 68a 7386i bk1: 68a 7307i bk2: 0a 7828i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.051086 
total_CMD = 7830 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 7192 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 7830 
n_nop = 7624 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.025543 
Either_Row_CoL_Bus_Util = 0.026309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.896552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.896552
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7630 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05006
n_activity=657 dram_eff=0.5967
bk0: 68a 7389i bk1: 64a 7338i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050064 
total_CMD = 7830 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 7212 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 7830 
n_nop = 7630 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000511 
CoL_Bus_Util = 0.025032 
Either_Row_CoL_Bus_Util = 0.025543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.875607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.875607
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=605 dram_eff=0.6347
bk0: 64a 7419i bk1: 64a 7338i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 7244 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.707024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.707024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=605 dram_eff=0.6347
bk0: 64a 7420i bk1: 64a 7338i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 7244 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.712261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.712261
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=593 dram_eff=0.6476
bk0: 64a 7395i bk1: 64a 7348i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 7256 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.793614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.793614
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=594 dram_eff=0.6465
bk0: 64a 7395i bk1: 64a 7348i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 7255 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.792209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.792209
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=594 dram_eff=0.6465
bk0: 64a 7397i bk1: 64a 7349i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 7255 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.794508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.794508
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7830 n_nop=7636 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04904
n_activity=606 dram_eff=0.6337
bk0: 64a 7419i bk1: 64a 7337i bk2: 0a 7830i bk3: 0a 7830i bk4: 0a 7830i bk5: 0a 7830i bk6: 0a 7830i bk7: 0a 7830i bk8: 0a 7830i bk9: 0a 7830i bk10: 0a 7830i bk11: 0a 7830i bk12: 0a 7830i bk13: 0a 7830i bk14: 0a 7830i bk15: 0a 7830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.049042 
total_CMD = 7830 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 7243 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 7830 
n_nop = 7636 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000255 
CoL_Bus_Util = 0.024521 
Either_Row_CoL_Bus_Util = 0.024776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.807152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.807152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 436, Miss = 17, Miss_rate = 0.039, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 16, Miss_rate = 0.038, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 6716
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0386
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=10028
icnt_total_pkts_simt_to_mem=12860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2923
	minimum = 6
	maximum = 70
Network latency average = 11.3653
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.6133
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0318558
	minimum = 0 (at node 36)
	maximum = 0.0517016 (at node 20)
Accepted packet rate average = 0.0318558
	minimum = 0 (at node 36)
	maximum = 0.0517016 (at node 20)
Injected flit rate average = 0.054282
	minimum = 0 (at node 36)
	maximum = 0.0876319 (at node 4)
Accepted flit rate average= 0.054282
	minimum = 0 (at node 36)
	maximum = 0.097237 (at node 20)
Injected packet length average = 1.70399
Accepted packet length average = 1.70399
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5949 (6 samples)
	minimum = 6 (6 samples)
	maximum = 70 (6 samples)
Network latency average = 11.7868 (6 samples)
	minimum = 6 (6 samples)
	maximum = 62 (6 samples)
Flit latency average = 11.9243 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0168751 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0297108 (6 samples)
Accepted packet rate average = 0.0168751 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0297108 (6 samples)
Injected flit rate average = 0.0315988 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0649475 (6 samples)
Accepted flit rate average = 0.0315988 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0544723 (6 samples)
Injected packet size average = 1.87251 (6 samples)
Accepted packet size average = 1.87251 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 311296 (inst/sec)
gpgpu_simulation_rate = 2288 (cycle/sec)
gpgpu_silicon_slowdown = 702360x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 516
gpu_sim_insn = 139264
gpu_ipc =     269.8915
gpu_tot_sim_cycle = 5092
gpu_tot_sim_insn = 761856
gpu_tot_ipc =     149.6182
gpu_tot_issued_cta = 112
gpu_occupancy = 12.0009% 
gpu_tot_occupancy = 11.7270% 
max_total_param_size = 0
gpu_stall_dramfull = 276
gpu_stall_icnt2sh    = 2418
partiton_level_parallism =       0.9922
partiton_level_parallism_total  =       1.4195
partiton_level_parallism_util =       6.1687
partiton_level_parallism_util_total  =       6.4192
L2_BW  =      94.0492 GB/Sec
L2_BW_total  =     134.5441 GB/Sec
gpu_total_sim_rate=380928

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12160
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0395
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12160

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
178, 176, 177, 178, 179, 179, 179, 180, 
gpgpu_n_tot_thrd_icount = 770048
gpgpu_n_tot_w_icount = 24064
gpgpu_n_stall_shd_mem = 9057
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1408	W0_Idle:80177	W0_Scoreboard:43925	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23808
single_issue_nums: WS0:10272	WS1:10300	
dual_issue_nums: WS0:880	WS1:866	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 256000 {40:4096,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 152 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 6 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6688 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1848 	5269 	110 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5491 	1066 	595 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        682       690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        679       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        707       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        701       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        708       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        705       706    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        705       725    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        702       720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8507 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04591
n_activity=697 dram_eff=0.5739
bk0: 68a 8269i bk1: 68a 8190i bk2: 0a 8711i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045908 
total_CMD = 8713 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 8075 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8713 
n_nop = 8507 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000689 
CoL_Bus_Util = 0.022954 
Either_Row_CoL_Bus_Util = 0.023643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.805693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.805693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8513 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04499
n_activity=657 dram_eff=0.5967
bk0: 68a 8272i bk1: 64a 8221i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044990 
total_CMD = 8713 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 8095 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8713 
n_nop = 8513 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000459 
CoL_Bus_Util = 0.022495 
Either_Row_CoL_Bus_Util = 0.022954 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.786870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.78687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=605 dram_eff=0.6347
bk0: 64a 8302i bk1: 64a 8221i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 8127 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.635372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.635372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=605 dram_eff=0.6347
bk0: 64a 8303i bk1: 64a 8221i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 8127 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.640078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.640078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=593 dram_eff=0.6476
bk0: 64a 8278i bk1: 64a 8231i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 8139 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.713187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.713187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=594 dram_eff=0.6465
bk0: 64a 8278i bk1: 64a 8231i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 8138 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.711925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.711925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=594 dram_eff=0.6465
bk0: 64a 8280i bk1: 64a 8232i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 8138 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.713991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.713991
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8713 n_nop=8519 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04407
n_activity=606 dram_eff=0.6337
bk0: 64a 8302i bk1: 64a 8220i bk2: 0a 8713i bk3: 0a 8713i bk4: 0a 8713i bk5: 0a 8713i bk6: 0a 8713i bk7: 0a 8713i bk8: 0a 8713i bk9: 0a 8713i bk10: 0a 8713i bk11: 0a 8713i bk12: 0a 8713i bk13: 0a 8713i bk14: 0a 8713i bk15: 0a 8713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044072 
total_CMD = 8713 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 8126 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8713 
n_nop = 8519 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.022036 
Either_Row_CoL_Bus_Util = 0.022266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.725353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.725353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 468, Miss = 17, Miss_rate = 0.036, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 16, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7228
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0358
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=11052
icnt_total_pkts_simt_to_mem=13884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2353
	minimum = 6
	maximum = 70
Network latency average = 11.4097
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.6432
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0308099
	minimum = 0 (at node 36)
	maximum = 0.0498721 (at node 20)
Accepted packet rate average = 0.0308099
	minimum = 0 (at node 36)
	maximum = 0.0498721 (at node 20)
Injected flit rate average = 0.0531458
	minimum = 0 (at node 36)
	maximum = 0.0855712 (at node 4)
Accepted flit rate average= 0.0531458
	minimum = 0 (at node 36)
	maximum = 0.0942029 (at node 20)
Injected packet length average = 1.72496
Accepted packet length average = 1.72496
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6864 (7 samples)
	minimum = 6 (7 samples)
	maximum = 70 (7 samples)
Network latency average = 11.733 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62 (7 samples)
Flit latency average = 11.8841 (7 samples)
	minimum = 6 (7 samples)
	maximum = 60 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0188658 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.032591 (7 samples)
Accepted packet rate average = 0.0188658 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.032591 (7 samples)
Injected flit rate average = 0.0346769 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0678938 (7 samples)
Accepted flit rate average = 0.0346769 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0601481 (7 samples)
Injected packet size average = 1.83809 (7 samples)
Accepted packet size average = 1.83809 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 380928 (inst/sec)
gpgpu_simulation_rate = 2546 (cycle/sec)
gpgpu_silicon_slowdown = 631186x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 522
gpu_sim_insn = 139264
gpu_ipc =     266.7893
gpu_tot_sim_cycle = 5614
gpu_tot_sim_insn = 901120
gpu_tot_ipc =     160.5130
gpu_tot_issued_cta = 128
gpu_occupancy = 12.0288% 
gpu_tot_occupancy = 11.7568% 
max_total_param_size = 0
gpu_stall_dramfull = 303
gpu_stall_icnt2sh    = 2710
partiton_level_parallism =       0.9808
partiton_level_parallism_total  =       1.3787
partiton_level_parallism_util =       6.0952
partiton_level_parallism_util_total  =       6.3967
L2_BW  =      92.9682 GB/Sec
L2_BW_total  =     130.6783 GB/Sec
gpu_total_sim_rate=450560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14336
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0335
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14336

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
215, 212, 214, 214, 215, 215, 216, 217, 
gpgpu_n_tot_thrd_icount = 909312
gpgpu_n_tot_w_icount = 28416
gpgpu_n_stall_shd_mem = 10401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 5632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2280	W0_Idle:85678	W0_Scoreboard:49664	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:12132	WS1:12176	
dual_issue_nums: WS0:1038	WS1:1016	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274432 {40:4096,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45056 {8:5632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 151 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 6 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7200 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2113 	5450 	176 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5800 	1212 	652 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        727       736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        724       757    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        755       767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        747       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        755       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        753       753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        753       774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        749       767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9400 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04164
n_activity=697 dram_eff=0.5739
bk0: 68a 9162i bk1: 68a 9083i bk2: 0a 9604i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.041641 
total_CMD = 9606 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 8968 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9606 
n_nop = 9400 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.020820 
Either_Row_CoL_Bus_Util = 0.021445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.730793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.730793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9406 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04081
n_activity=657 dram_eff=0.5967
bk0: 68a 9165i bk1: 64a 9114i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040808 
total_CMD = 9606 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 8988 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9606 
n_nop = 9406 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.020404 
Either_Row_CoL_Bus_Util = 0.020820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.713721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.713721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=605 dram_eff=0.6347
bk0: 64a 9195i bk1: 64a 9114i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 9020 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.576306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.576306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=605 dram_eff=0.6347
bk0: 64a 9196i bk1: 64a 9114i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 9020 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.580575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.580575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=593 dram_eff=0.6476
bk0: 64a 9171i bk1: 64a 9124i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 9032 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.646887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.646887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=594 dram_eff=0.6465
bk0: 64a 9171i bk1: 64a 9124i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 9031 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.645742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.645742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=594 dram_eff=0.6465
bk0: 64a 9173i bk1: 64a 9125i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 9031 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.647616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.647616
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9606 n_nop=9412 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03998
n_activity=606 dram_eff=0.6337
bk0: 64a 9195i bk1: 64a 9113i bk2: 0a 9606i bk3: 0a 9606i bk4: 0a 9606i bk5: 0a 9606i bk6: 0a 9606i bk7: 0a 9606i bk8: 0a 9606i bk9: 0a 9606i bk10: 0a 9606i bk11: 0a 9606i bk12: 0a 9606i bk13: 0a 9606i bk14: 0a 9606i bk15: 0a 9606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039975 
total_CMD = 9606 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 9019 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9606 
n_nop = 9412 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.019988 
Either_Row_CoL_Bus_Util = 0.020196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.657922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.657922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 500, Miss = 17, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 16, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 7740
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=12076
icnt_total_pkts_simt_to_mem=14908
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1926
	minimum = 6
	maximum = 70
Network latency average = 11.4382
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.6773
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0299246
	minimum = 0 (at node 36)
	maximum = 0.0483279 (at node 20)
Accepted packet rate average = 0.0299246
	minimum = 0 (at node 36)
	maximum = 0.0483279 (at node 20)
Injected flit rate average = 0.0521632
	minimum = 0 (at node 36)
	maximum = 0.0838005 (at node 4)
Accepted flit rate average= 0.0521632
	minimum = 0 (at node 36)
	maximum = 0.0916296 (at node 20)
Injected packet length average = 1.74315
Accepted packet length average = 1.74315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7497 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70 (8 samples)
Network latency average = 11.6961 (8 samples)
	minimum = 6 (8 samples)
	maximum = 62 (8 samples)
Flit latency average = 11.8583 (8 samples)
	minimum = 6 (8 samples)
	maximum = 60 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0202481 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0345581 (8 samples)
Accepted packet rate average = 0.0202481 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0345581 (8 samples)
Injected flit rate average = 0.0368627 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0698821 (8 samples)
Accepted flit rate average = 0.0368627 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0640833 (8 samples)
Injected packet size average = 1.82055 (8 samples)
Accepted packet size average = 1.82055 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 450560 (inst/sec)
gpgpu_simulation_rate = 2807 (cycle/sec)
gpgpu_silicon_slowdown = 572497x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 467
gpu_sim_insn = 147456
gpu_ipc =     315.7516
gpu_tot_sim_cycle = 6081
gpu_tot_sim_insn = 1048576
gpu_tot_ipc =     172.4348
gpu_tot_issued_cta = 144
gpu_occupancy = 11.9846% 
gpu_tot_occupancy = 11.7753% 
max_total_param_size = 0
gpu_stall_dramfull = 350
gpu_stall_icnt2sh    = 2839
partiton_level_parallism =       1.0964
partiton_level_parallism_total  =       1.3570
partiton_level_parallism_util =       7.2113
partiton_level_parallism_util_total  =       6.4418
L2_BW  =     103.9174 GB/Sec
L2_BW_total  =     128.6232 GB/Sec
gpu_total_sim_rate=524288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16640
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0288
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16160
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16640

Total_core_cache_fail_stats:
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
253, 250, 252, 252, 254, 253, 254, 255, 
gpgpu_n_tot_thrd_icount = 1056768
gpgpu_n_tot_w_icount = 33024
gpgpu_n_stall_shd_mem = 11162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2304
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2580	W0_Idle:91170	W0_Scoreboard:54116	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32768
single_issue_nums: WS0:14110	WS1:14170	
dual_issue_nums: WS0:1201	WS1:1171	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18432 {8:2304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 292864 {40:4096,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165888 {72:2304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47104 {8:5888,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 151 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7712 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2359 	5656 	236 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6125 	1364 	687 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        772       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        769       804    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        804       814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        795       802    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        803       812    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        800       801    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       821    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        796       815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10199 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03844
n_activity=697 dram_eff=0.5739
bk0: 68a 9961i bk1: 68a 9882i bk2: 0a 10403i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.038443 
total_CMD = 10405 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 9767 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10405 
n_nop = 10199 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000577 
CoL_Bus_Util = 0.019222 
Either_Row_CoL_Bus_Util = 0.019798 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.674676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.674676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10205 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03767
n_activity=657 dram_eff=0.5967
bk0: 68a 9964i bk1: 64a 9913i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037674 
total_CMD = 10405 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 9787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10405 
n_nop = 10205 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000384 
CoL_Bus_Util = 0.018837 
Either_Row_CoL_Bus_Util = 0.019222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.658914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.658914
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=605 dram_eff=0.6347
bk0: 64a 9994i bk1: 64a 9913i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 9819 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.532052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.532052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=605 dram_eff=0.6347
bk0: 64a 9995i bk1: 64a 9913i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 9819 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.535992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.535992
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=593 dram_eff=0.6476
bk0: 64a 9970i bk1: 64a 9923i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 9831 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.597213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.597213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=594 dram_eff=0.6465
bk0: 64a 9970i bk1: 64a 9923i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 9830 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.596156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.596156
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=594 dram_eff=0.6465
bk0: 64a 9972i bk1: 64a 9924i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 9830 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.597886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.597886
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10405 n_nop=10211 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03691
n_activity=606 dram_eff=0.6337
bk0: 64a 9994i bk1: 64a 9912i bk2: 0a 10405i bk3: 0a 10405i bk4: 0a 10405i bk5: 0a 10405i bk6: 0a 10405i bk7: 0a 10405i bk8: 0a 10405i bk9: 0a 10405i bk10: 0a 10405i bk11: 0a 10405i bk12: 0a 10405i bk13: 0a 10405i bk14: 0a 10405i bk15: 0a 10405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.036905 
total_CMD = 10405 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 9818 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 10405 
n_nop = 10211 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000192 
CoL_Bus_Util = 0.018453 
Either_Row_CoL_Bus_Util = 0.018645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.607400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.6074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 532, Miss = 17, Miss_rate = 0.032, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 16, Miss_rate = 0.031, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 8252
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0314
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=13100
icnt_total_pkts_simt_to_mem=15932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1318
	minimum = 6
	maximum = 70
Network latency average = 11.4522
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.679
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.029453
	minimum = 0 (at node 36)
	maximum = 0.0474703 (at node 20)
Accepted packet rate average = 0.029453
	minimum = 0 (at node 36)
	maximum = 0.0474703 (at node 20)
Injected flit rate average = 0.0518105
	minimum = 0 (at node 36)
	maximum = 0.080307 (at node 20)
Accepted flit rate average= 0.0518105
	minimum = 0 (at node 36)
	maximum = 0.0903007 (at node 20)
Injected packet length average = 1.75909
Accepted packet length average = 1.75909
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7921 (9 samples)
	minimum = 6 (9 samples)
	maximum = 70 (9 samples)
Network latency average = 11.669 (9 samples)
	minimum = 6 (9 samples)
	maximum = 62 (9 samples)
Flit latency average = 11.8384 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0212709 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0359928 (9 samples)
Accepted packet rate average = 0.0212709 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0359928 (9 samples)
Injected flit rate average = 0.0385235 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0710404 (9 samples)
Accepted flit rate average = 0.0385235 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0669963 (9 samples)
Injected packet size average = 1.81109 (9 samples)
Accepted packet size average = 1.81109 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 524288 (inst/sec)
gpgpu_simulation_rate = 3040 (cycle/sec)
gpgpu_silicon_slowdown = 528618x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 475
gpu_sim_insn = 147456
gpu_ipc =     310.4337
gpu_tot_sim_cycle = 6556
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =     182.4332
gpu_tot_issued_cta = 160
gpu_occupancy = 12.0038% 
gpu_tot_occupancy = 11.7927% 
max_total_param_size = 0
gpu_stall_dramfull = 417
gpu_stall_icnt2sh    = 3120
partiton_level_parallism =       1.0779
partiton_level_parallism_total  =       1.3368
partiton_level_parallism_util =       7.1111
partiton_level_parallism_util_total  =       6.4775
L2_BW  =     102.1672 GB/Sec
L2_BW_total  =     126.7064 GB/Sec
gpu_total_sim_rate=398677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18944
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18944

Total_core_cache_fail_stats:
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
253, 250, 252, 252, 254, 253, 254, 255, 
gpgpu_n_tot_thrd_icount = 1204224
gpgpu_n_tot_w_icount = 37632
gpgpu_n_stall_shd_mem = 11906
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2875	W0_Idle:96668	W0_Scoreboard:58714	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:16092	WS1:16170	
dual_issue_nums: WS0:1362	WS1:1323	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 311296 {40:4096,72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {72:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 151 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8224 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2581 	5913 	269 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6421 	1527 	740 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        818       826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        814       851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        852       862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        842       849    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        850       861    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        847       847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        847       868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        844       863    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11012 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03566
n_activity=697 dram_eff=0.5739
bk0: 68a 10774i bk1: 68a 10695i bk2: 0a 11216i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035657 
total_CMD = 11218 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 10580 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11218 
n_nop = 11012 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000535 
CoL_Bus_Util = 0.017828 
Either_Row_CoL_Bus_Util = 0.018363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.625780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.62578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11018 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03494
n_activity=657 dram_eff=0.5967
bk0: 68a 10777i bk1: 64a 10726i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034944 
total_CMD = 11218 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 10600 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11218 
n_nop = 11018 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000357 
CoL_Bus_Util = 0.017472 
Either_Row_CoL_Bus_Util = 0.017828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.611161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.611161
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=605 dram_eff=0.6347
bk0: 64a 10807i bk1: 64a 10726i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 10632 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.493493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.493493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=605 dram_eff=0.6347
bk0: 64a 10808i bk1: 64a 10726i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 10632 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.497147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.497147
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=593 dram_eff=0.6476
bk0: 64a 10783i bk1: 64a 10736i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 10644 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.553931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.553931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=594 dram_eff=0.6465
bk0: 64a 10783i bk1: 64a 10736i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 10643 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.552951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.552951
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=594 dram_eff=0.6465
bk0: 64a 10785i bk1: 64a 10737i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 10643 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.554555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.554555
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11218 n_nop=11024 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03423
n_activity=606 dram_eff=0.6337
bk0: 64a 10807i bk1: 64a 10725i bk2: 0a 11218i bk3: 0a 11218i bk4: 0a 11218i bk5: 0a 11218i bk6: 0a 11218i bk7: 0a 11218i bk8: 0a 11218i bk9: 0a 11218i bk10: 0a 11218i bk11: 0a 11218i bk12: 0a 11218i bk13: 0a 11218i bk14: 0a 11218i bk15: 0a 11218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034231 
total_CMD = 11218 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 10631 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11218 
n_nop = 11024 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.017115 
Either_Row_CoL_Bus_Util = 0.017294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.563380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.56338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 564, Miss = 17, Miss_rate = 0.030, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 16, Miss_rate = 0.029, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 8764
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=14124
icnt_total_pkts_simt_to_mem=16956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1233
	minimum = 6
	maximum = 70
Network latency average = 11.4885
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.7051
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0290127
	minimum = 0 (at node 36)
	maximum = 0.0466771 (at node 20)
Accepted packet rate average = 0.0290127
	minimum = 0 (at node 36)
	maximum = 0.0466771 (at node 20)
Injected flit rate average = 0.0514442
	minimum = 0 (at node 36)
	maximum = 0.0797815 (at node 20)
Accepted flit rate average= 0.0514442
	minimum = 0 (at node 36)
	maximum = 0.0890507 (at node 20)
Injected packet length average = 1.77316
Accepted packet length average = 1.77316
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8252 (10 samples)
	minimum = 6 (10 samples)
	maximum = 70 (10 samples)
Network latency average = 11.651 (10 samples)
	minimum = 6 (10 samples)
	maximum = 62 (10 samples)
Flit latency average = 11.825 (10 samples)
	minimum = 6 (10 samples)
	maximum = 60 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0220451 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0370612 (10 samples)
Accepted packet rate average = 0.0220451 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0370612 (10 samples)
Injected flit rate average = 0.0398156 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0719145 (10 samples)
Accepted flit rate average = 0.0398156 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0692017 (10 samples)
Injected packet size average = 1.8061 (10 samples)
Accepted packet size average = 1.8061 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 398677 (inst/sec)
gpgpu_simulation_rate = 2185 (cycle/sec)
gpgpu_silicon_slowdown = 735469x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 491
gpu_sim_insn = 135168
gpu_ipc =     275.2912
gpu_tot_sim_cycle = 7047
gpu_tot_sim_insn = 1331200
gpu_tot_ipc =     188.9031
gpu_tot_issued_cta = 176
gpu_occupancy = 11.9853% 
gpu_tot_occupancy = 11.8064% 
max_total_param_size = 0
gpu_stall_dramfull = 462
gpu_stall_icnt2sh    = 3364
partiton_level_parallism =       1.0428
partiton_level_parallism_total  =       1.3163
partiton_level_parallism_util =       6.0952
partiton_level_parallism_util_total  =       6.4551
L2_BW  =      98.8379 GB/Sec
L2_BW_total  =     124.7646 GB/Sec
gpu_total_sim_rate=443733

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21120
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21120

Total_core_cache_fail_stats:
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
286, 283, 285, 286, 287, 288, 288, 289, 
gpgpu_n_tot_thrd_icount = 1339392
gpgpu_n_tot_w_icount = 41856
gpgpu_n_stall_shd_mem = 12646
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2816
gpgpu_n_mem_write_global = 6400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3121	W0_Idle:102124	W0_Scoreboard:63599	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41600
single_issue_nums: WS0:18134	WS1:18202	
dual_issue_nums: WS0:1397	WS1:1363	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22528 {8:2816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 329728 {40:4096,72:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 202752 {72:2816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51200 {8:6400,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 150 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8736 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2796 	6154 	325 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6736 	1654 	810 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        863       872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        860       897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        900       911    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        889       896    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        897       909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        895       894    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        896       916    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        893       909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11852 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03317
n_activity=697 dram_eff=0.5739
bk0: 68a 11614i bk1: 68a 11535i bk2: 0a 12056i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033173 
total_CMD = 12058 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 11420 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12058 
n_nop = 11852 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.016586 
Either_Row_CoL_Bus_Util = 0.017084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.582186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.582186
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11858 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03251
n_activity=657 dram_eff=0.5967
bk0: 68a 11617i bk1: 64a 11566i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032510 
total_CMD = 12058 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 11440 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12058 
n_nop = 11858 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000332 
CoL_Bus_Util = 0.016255 
Either_Row_CoL_Bus_Util = 0.016586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.568585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.568585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=605 dram_eff=0.6347
bk0: 64a 11647i bk1: 64a 11566i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 11472 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.459114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.459114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=605 dram_eff=0.6347
bk0: 64a 11648i bk1: 64a 11566i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 11472 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.462515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.462515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=593 dram_eff=0.6476
bk0: 64a 11623i bk1: 64a 11576i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 11484 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.515343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.515343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=594 dram_eff=0.6465
bk0: 64a 11623i bk1: 64a 11576i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 11483 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.514430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.51443
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=594 dram_eff=0.6465
bk0: 64a 11625i bk1: 64a 11577i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 11483 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.515923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.515923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12058 n_nop=11864 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03185
n_activity=606 dram_eff=0.6337
bk0: 64a 11647i bk1: 64a 11565i bk2: 0a 12058i bk3: 0a 12058i bk4: 0a 12058i bk5: 0a 12058i bk6: 0a 12058i bk7: 0a 12058i bk8: 0a 12058i bk9: 0a 12058i bk10: 0a 12058i bk11: 0a 12058i bk12: 0a 12058i bk13: 0a 12058i bk14: 0a 12058i bk15: 0a 12058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031846 
total_CMD = 12058 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 11471 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12058 
n_nop = 11864 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.015923 
Either_Row_CoL_Bus_Util = 0.016089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.524133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.524133

========= L2 cache stats =========
L2_cache_bank[0]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 596, Miss = 17, Miss_rate = 0.029, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 16, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 9276
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0279
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=15148
icnt_total_pkts_simt_to_mem=17980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.124
	minimum = 6
	maximum = 70
Network latency average = 11.538
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.7387
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0285679
	minimum = 0 (at node 36)
	maximum = 0.0458885 (at node 20)
Accepted packet rate average = 0.0285679
	minimum = 0 (at node 36)
	maximum = 0.0458885 (at node 20)
Injected flit rate average = 0.0510132
	minimum = 0 (at node 36)
	maximum = 0.07915 (at node 20)
Accepted flit rate average= 0.0510132
	minimum = 0 (at node 36)
	maximum = 0.0877733 (at node 20)
Injected packet length average = 1.78568
Accepted packet length average = 1.78568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8524 (11 samples)
	minimum = 6 (11 samples)
	maximum = 70 (11 samples)
Network latency average = 11.6407 (11 samples)
	minimum = 6 (11 samples)
	maximum = 62 (11 samples)
Flit latency average = 11.8172 (11 samples)
	minimum = 6 (11 samples)
	maximum = 60 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.022638 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0378637 (11 samples)
Accepted packet rate average = 0.022638 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0378637 (11 samples)
Injected flit rate average = 0.0408336 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0725723 (11 samples)
Accepted flit rate average = 0.0408336 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0708901 (11 samples)
Injected packet size average = 1.80376 (11 samples)
Accepted packet size average = 1.80376 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 443733 (inst/sec)
gpgpu_simulation_rate = 2349 (cycle/sec)
gpgpu_silicon_slowdown = 684120x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 475
gpu_sim_insn = 135168
gpu_ipc =     284.5642
gpu_tot_sim_cycle = 7522
gpu_tot_sim_insn = 1466368
gpu_tot_ipc =     194.9439
gpu_tot_issued_cta = 192
gpu_occupancy = 12.0113% 
gpu_tot_occupancy = 11.8199% 
max_total_param_size = 0
gpu_stall_dramfull = 482
gpu_stall_icnt2sh    = 3686
partiton_level_parallism =       1.0779
partiton_level_parallism_total  =       1.3012
partiton_level_parallism_util =       5.6264
partiton_level_parallism_util_total  =       6.4058
L2_BW  =     102.1672 GB/Sec
L2_BW_total  =     123.3376 GB/Sec
gpu_total_sim_rate=488789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23296
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0206
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23296

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
319, 316, 319, 320, 321, 321, 321, 322, 
gpgpu_n_tot_thrd_icount = 1474560
gpgpu_n_tot_w_icount = 46080
gpgpu_n_stall_shd_mem = 13324
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3365	W0_Idle:107471	W0_Scoreboard:68536	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45824
single_issue_nums: WS0:20182	WS1:20238	
dual_issue_nums: WS0:1429	WS1:1401	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:4096,72:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 150 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9248 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2969 	6441 	377 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7038 	1802 	871 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        910       918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        905       945    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        946       960    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        936       943    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        946       958    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        942       942    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        945       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        940       957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12665 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03108
n_activity=697 dram_eff=0.5739
bk0: 68a 12427i bk1: 68a 12348i bk2: 0a 12869i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031078 
total_CMD = 12871 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 12233 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12871 
n_nop = 12665 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000466 
CoL_Bus_Util = 0.015539 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.545412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.545412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12671 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03046
n_activity=657 dram_eff=0.5967
bk0: 68a 12430i bk1: 64a 12379i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030456 
total_CMD = 12871 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 12253 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12871 
n_nop = 12671 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000311 
CoL_Bus_Util = 0.015228 
Either_Row_CoL_Bus_Util = 0.015539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.532670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.53267
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=605 dram_eff=0.6347
bk0: 64a 12460i bk1: 64a 12379i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 12285 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.430114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.430114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=605 dram_eff=0.6347
bk0: 64a 12461i bk1: 64a 12379i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 12285 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.433300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.4333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=593 dram_eff=0.6476
bk0: 64a 12436i bk1: 64a 12389i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 12297 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.482791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.482791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=594 dram_eff=0.6465
bk0: 64a 12436i bk1: 64a 12389i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 12296 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.481936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.481936
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=594 dram_eff=0.6465
bk0: 64a 12438i bk1: 64a 12390i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 12296 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.483335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.483335
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12871 n_nop=12677 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02983
n_activity=606 dram_eff=0.6337
bk0: 64a 12460i bk1: 64a 12378i bk2: 0a 12871i bk3: 0a 12871i bk4: 0a 12871i bk5: 0a 12871i bk6: 0a 12871i bk7: 0a 12871i bk8: 0a 12871i bk9: 0a 12871i bk10: 0a 12871i bk11: 0a 12871i bk12: 0a 12871i bk13: 0a 12871i bk14: 0a 12871i bk15: 0a 12871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029835 
total_CMD = 12871 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 12284 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 12871 
n_nop = 12677 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.014917 
Either_Row_CoL_Bus_Util = 0.015073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.491026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.491026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 628, Miss = 17, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 608, Miss = 16, Miss_rate = 0.026, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 9788
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0265
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=16172
icnt_total_pkts_simt_to_mem=19004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1395
	minimum = 6
	maximum = 70
Network latency average = 11.5974
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.7702
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0282421
	minimum = 0 (at node 36)
	maximum = 0.0453004 (at node 20)
Accepted packet rate average = 0.0282421
	minimum = 0 (at node 36)
	maximum = 0.0453004 (at node 20)
Injected flit rate average = 0.050748
	minimum = 0 (at node 36)
	maximum = 0.0787708 (at node 20)
Accepted flit rate average= 0.050748
	minimum = 0 (at node 36)
	maximum = 0.0868499 (at node 20)
Injected packet length average = 1.79689
Accepted packet length average = 1.79689
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8763 (12 samples)
	minimum = 6 (12 samples)
	maximum = 70 (12 samples)
Network latency average = 11.6371 (12 samples)
	minimum = 6 (12 samples)
	maximum = 62 (12 samples)
Flit latency average = 11.8133 (12 samples)
	minimum = 6 (12 samples)
	maximum = 60 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0231051 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0384834 (12 samples)
Accepted packet rate average = 0.0231051 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0384834 (12 samples)
Injected flit rate average = 0.0416598 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0730888 (12 samples)
Accepted flit rate average = 0.0416598 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0722201 (12 samples)
Injected packet size average = 1.80306 (12 samples)
Accepted packet size average = 1.80306 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 488789 (inst/sec)
gpgpu_simulation_rate = 2507 (cycle/sec)
gpgpu_silicon_slowdown = 641005x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 479
gpu_sim_insn = 126976
gpu_ipc =     265.0856
gpu_tot_sim_cycle = 8001
gpu_tot_sim_insn = 1593344
gpu_tot_ipc =     199.1431
gpu_tot_issued_cta = 208
gpu_occupancy = 11.9779% 
gpu_tot_occupancy = 11.8298% 
max_total_param_size = 0
gpu_stall_dramfull = 565
gpu_stall_icnt2sh    = 3818
partiton_level_parallism =       1.0689
partiton_level_parallism_total  =       1.2873
partiton_level_parallism_util =       5.5054
partiton_level_parallism_util_total  =       6.3541
L2_BW  =     101.3140 GB/Sec
L2_BW_total  =     122.0191 GB/Sec
gpu_total_sim_rate=531114

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25344
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0189
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24864
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25344

Total_core_cache_fail_stats:
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
351, 348, 351, 352, 353, 353, 353, 355, 
gpgpu_n_tot_thrd_icount = 1601536
gpgpu_n_tot_w_icount = 50048
gpgpu_n_stall_shd_mem = 14069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3328
gpgpu_n_mem_write_global = 6912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3637	W0_Idle:112898	W0_Scoreboard:73931	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49792
single_issue_nums: WS0:22022	WS1:22078	
dual_issue_nums: WS0:1501	WS1:1473	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26624 {8:3328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 366592 {40:4096,72:2816,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239616 {72:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55296 {8:6912,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 149 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9760 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3200 	6635 	464 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7363 	1937 	923 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        956       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        950       992    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        994      1008    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        983       990    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        993      1005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        988       989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        992      1010    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        988      1004    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13485 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02922
n_activity=697 dram_eff=0.5739
bk0: 68a 13247i bk1: 68a 13168i bk2: 0a 13689i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029216 
total_CMD = 13691 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 13053 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13691 
n_nop = 13485 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000438 
CoL_Bus_Util = 0.014608 
Either_Row_CoL_Bus_Util = 0.015046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.512746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.512746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13491 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02863
n_activity=657 dram_eff=0.5967
bk0: 68a 13250i bk1: 64a 13199i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028632 
total_CMD = 13691 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 13073 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13691 
n_nop = 13491 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.014316 
Either_Row_CoL_Bus_Util = 0.014608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.500767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.500767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=605 dram_eff=0.6347
bk0: 64a 13280i bk1: 64a 13199i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 13105 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.404353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.404353
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=605 dram_eff=0.6347
bk0: 64a 13281i bk1: 64a 13199i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 13105 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.407348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.407348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=593 dram_eff=0.6476
bk0: 64a 13256i bk1: 64a 13209i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 13117 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.453875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.453875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=594 dram_eff=0.6465
bk0: 64a 13256i bk1: 64a 13209i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 13116 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.453071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.453071
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=594 dram_eff=0.6465
bk0: 64a 13258i bk1: 64a 13210i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 13116 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.454386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.454386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13691 n_nop=13497 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02805
n_activity=606 dram_eff=0.6337
bk0: 64a 13280i bk1: 64a 13198i bk2: 0a 13691i bk3: 0a 13691i bk4: 0a 13691i bk5: 0a 13691i bk6: 0a 13691i bk7: 0a 13691i bk8: 0a 13691i bk9: 0a 13691i bk10: 0a 13691i bk11: 0a 13691i bk12: 0a 13691i bk13: 0a 13691i bk14: 0a 13691i bk15: 0a 13691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028048 
total_CMD = 13691 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 13104 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13691 
n_nop = 13497 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.014024 
Either_Row_CoL_Bus_Util = 0.014170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.461617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.461617

========= L2 cache stats =========
L2_cache_bank[0]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 660, Miss = 17, Miss_rate = 0.026, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 640, Miss = 16, Miss_rate = 0.025, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 10300
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0251
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6912
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=17196
icnt_total_pkts_simt_to_mem=20028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1113
	minimum = 6
	maximum = 70
Network latency average = 11.6159
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.7811
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0279398
	minimum = 0 (at node 36)
	maximum = 0.0447579 (at node 20)
Accepted packet rate average = 0.0279398
	minimum = 0 (at node 36)
	maximum = 0.0447579 (at node 20)
Injected flit rate average = 0.0504869
	minimum = 0 (at node 36)
	maximum = 0.0783941 (at node 20)
Accepted flit rate average= 0.0504869
	minimum = 0 (at node 36)
	maximum = 0.0859894 (at node 20)
Injected packet length average = 1.80699
Accepted packet length average = 1.80699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8944 (13 samples)
	minimum = 6 (13 samples)
	maximum = 70 (13 samples)
Network latency average = 11.6355 (13 samples)
	minimum = 6 (13 samples)
	maximum = 62 (13 samples)
Flit latency average = 11.8108 (13 samples)
	minimum = 6 (13 samples)
	maximum = 60 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.023477 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0389661 (13 samples)
Accepted packet rate average = 0.023477 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0389661 (13 samples)
Injected flit rate average = 0.0423388 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0734969 (13 samples)
Accepted flit rate average = 0.0423388 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0732792 (13 samples)
Injected packet size average = 1.80342 (13 samples)
Accepted packet size average = 1.80342 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 531114 (inst/sec)
gpgpu_simulation_rate = 2667 (cycle/sec)
gpgpu_silicon_slowdown = 602549x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 490
gpu_sim_insn = 126976
gpu_ipc =     259.1347
gpu_tot_sim_cycle = 8491
gpu_tot_sim_insn = 1720320
gpu_tot_ipc =     202.6051
gpu_tot_issued_cta = 224
gpu_occupancy = 11.9395% 
gpu_tot_occupancy = 11.8364% 
max_total_param_size = 0
gpu_stall_dramfull = 613
gpu_stall_icnt2sh    = 4167
partiton_level_parallism =       1.0449
partiton_level_parallism_total  =       1.2733
partiton_level_parallism_util =       6.0952
partiton_level_parallism_util_total  =       6.3413
L2_BW  =      99.0396 GB/Sec
L2_BW_total  =     120.6930 GB/Sec
gpu_total_sim_rate=573440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27392
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 26912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27392

Total_core_cache_fail_stats:
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 380, 383, 384, 385, 386, 385, 387, 
gpgpu_n_tot_thrd_icount = 1728512
gpgpu_n_tot_w_icount = 54016
gpgpu_n_stall_shd_mem = 14845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3886	W0_Idle:118368	W0_Scoreboard:79584	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53760
single_issue_nums: WS0:23874	WS1:23906	
dual_issue_nums: WS0:1567	WS1:1551	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385024 {40:4096,72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258048 {72:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 39 
averagemflatency = 149 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:80 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10272 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3411 	6836 	564 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7665 	2060 	1010 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 515/19 = 27.105263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1036
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1001      1009    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        996      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1043      1056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1031      1036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1040      1053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1036      1037    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1040      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1037      1053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14323 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02753
n_activity=697 dram_eff=0.5739
bk0: 68a 14085i bk1: 68a 14006i bk2: 0a 14527i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027531 
total_CMD = 14529 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 13891 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14529 
n_nop = 14323 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.013766 
Either_Row_CoL_Bus_Util = 0.014179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.483172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.483172
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14329 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02698
n_activity=657 dram_eff=0.5967
bk0: 68a 14088i bk1: 64a 14037i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.622764
Bank_Level_Parallism_Col = 1.633943
Bank_Level_Parallism_Ready = 1.387755
write_to_read_ratio_blp_rw_average = 0.386855
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026981 
total_CMD = 14529 
util_bw = 392 
Wasted_Col = 214 
Wasted_Row = 12 
Idle = 13911 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14529 
n_nop = 14329 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000275 
CoL_Bus_Util = 0.013490 
Either_Row_CoL_Bus_Util = 0.013766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.471884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.471884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=605 dram_eff=0.6347
bk0: 64a 14118i bk1: 64a 14037i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.655822
Bank_Level_Parallism_Col = 1.653516
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 13943 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.381031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.381031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=605 dram_eff=0.6347
bk0: 64a 14119i bk1: 64a 14037i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654110
Bank_Level_Parallism_Col = 1.651801
Bank_Level_Parallism_Ready = 1.395833
write_to_read_ratio_blp_rw_average = 0.398799
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 13943 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.383853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.383853
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=593 dram_eff=0.6476
bk0: 64a 14094i bk1: 64a 14047i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.715035
Bank_Level_Parallism_Col = 1.712785
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.386165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 13955 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.427696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.427696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=594 dram_eff=0.6465
bk0: 64a 14094i bk1: 64a 14047i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 13954 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.426939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.426939
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=594 dram_eff=0.6465
bk0: 64a 14096i bk1: 64a 14048i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 13954 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.428178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.428178
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14529 n_nop=14335 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02643
n_activity=606 dram_eff=0.6337
bk0: 64a 14118i bk1: 64a 14036i bk2: 0a 14529i bk3: 0a 14529i bk4: 0a 14529i bk5: 0a 14529i bk6: 0a 14529i bk7: 0a 14529i bk8: 0a 14529i bk9: 0a 14529i bk10: 0a 14529i bk11: 0a 14529i bk12: 0a 14529i bk13: 0a 14529i bk14: 0a 14529i bk15: 0a 14529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026430 
total_CMD = 14529 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 13942 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 14529 
n_nop = 14335 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.013215 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.434992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.434992

========= L2 cache stats =========
L2_cache_bank[0]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 692, Miss = 17, Miss_rate = 0.025, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[4]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 672, Miss = 16, Miss_rate = 0.024, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 10812
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0240
L2_total_cache_pending_hits = 301
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=18220
icnt_total_pkts_simt_to_mem=21052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1613
	minimum = 6
	maximum = 70
Network latency average = 11.682
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.8552
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0276363
	minimum = 0 (at node 36)
	maximum = 0.0442201 (at node 20)
Accepted packet rate average = 0.0276363
	minimum = 0 (at node 36)
	maximum = 0.0442201 (at node 20)
Injected flit rate average = 0.0501911
	minimum = 0 (at node 36)
	maximum = 0.0779603 (at node 20)
Accepted flit rate average= 0.0501911
	minimum = 0 (at node 36)
	maximum = 0.0851173 (at node 20)
Injected packet length average = 1.81613
Accepted packet length average = 1.81613
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9135 (14 samples)
	minimum = 6 (14 samples)
	maximum = 70 (14 samples)
Network latency average = 11.6388 (14 samples)
	minimum = 6 (14 samples)
	maximum = 62 (14 samples)
Flit latency average = 11.814 (14 samples)
	minimum = 6 (14 samples)
	maximum = 60 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.023774 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0393414 (14 samples)
Accepted packet rate average = 0.023774 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0393414 (14 samples)
Injected flit rate average = 0.0428997 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0738157 (14 samples)
Accepted flit rate average = 0.0428997 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0741248 (14 samples)
Injected packet size average = 1.80447 (14 samples)
Accepted packet size average = 1.80447 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 573440 (inst/sec)
gpgpu_simulation_rate = 2830 (cycle/sec)
gpgpu_silicon_slowdown = 567844x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 2137
gpu_sim_insn = 271104
gpu_ipc =     126.8620
gpu_tot_sim_cycle = 10628
gpu_tot_sim_insn = 1991424
gpu_tot_ipc =     187.3752
gpu_tot_issued_cta = 240
gpu_occupancy = 12.3977% 
gpu_tot_occupancy = 11.9550% 
max_total_param_size = 0
gpu_stall_dramfull = 613
gpu_stall_icnt2sh    = 5213
partiton_level_parallism =       0.2845
partiton_level_parallism_total  =       1.0745
partiton_level_parallism_util =       2.7022
partiton_level_parallism_util_total  =       5.9171
L2_BW  =      26.9671 GB/Sec
L2_BW_total  =     101.8473 GB/Sec
gpu_total_sim_rate=497856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31872
	L1I_total_cache_misses = 1248
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31872

Total_core_cache_fail_stats:
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 380, 383, 384, 385, 386, 385, 387, 
gpgpu_n_tot_thrd_icount = 2011136
gpgpu_n_tot_w_icount = 62848
gpgpu_n_stall_shd_mem = 15577
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 7424
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4473	W0_Idle:173165	W0_Scoreboard:83533	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62232
single_issue_nums: WS0:28038	WS1:28056	
dual_issue_nums: WS0:1693	WS1:1684	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403456 {40:4096,72:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1248 {8:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276480 {72:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 59392 {8:7424,}
traffic_breakdown_memtocore[INST_ACC_R] = 21216 {136:156,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 42 
averagemflatency = 149 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 7 
mrq_lat_table:86 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10784 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3794 	7017 	608 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7947 	2105 	1165 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1013       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 521/25 = 20.840000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1060
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1046      1054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1041      1042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1048      1059    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1036      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1045      1101    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1085      1084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1091      1108    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1085      1103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17980 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02199
n_activity=697 dram_eff=0.5739
bk0: 68a 17742i bk1: 68a 17663i bk2: 0a 18184i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021995 
total_CMD = 18186 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 17548 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18186 
n_nop = 17980 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.010997 
Either_Row_CoL_Bus_Util = 0.011327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.386011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.386011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17980 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02199
n_activity=709 dram_eff=0.5642
bk0: 68a 17745i bk1: 68a 17664i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.592879
Bank_Level_Parallism_Col = 1.615509
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021995 
total_CMD = 18186 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 17536 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18186 
n_nop = 17980 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.010997 
Either_Row_CoL_Bus_Util = 0.011327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.376993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.376993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17980 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02199
n_activity=709 dram_eff=0.5642
bk0: 68a 17745i bk1: 68a 17664i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.592879
Bank_Level_Parallism_Col = 1.615509
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021995 
total_CMD = 18186 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 17536 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18186 
n_nop = 17980 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.010997 
Either_Row_CoL_Bus_Util = 0.011327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.304410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.30441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17980 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02199
n_activity=709 dram_eff=0.5642
bk0: 68a 17746i bk1: 68a 17664i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.591331
Bank_Level_Parallism_Col = 1.613893
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021995 
total_CMD = 18186 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 17536 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18186 
n_nop = 17980 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.010997 
Either_Row_CoL_Bus_Util = 0.011327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.306664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.306664
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17986 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02156
n_activity=645 dram_eff=0.6078
bk0: 68a 17721i bk1: 64a 17704i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678275
Bank_Level_Parallism_Col = 1.691002
Bank_Level_Parallism_Ready = 1.413265
write_to_read_ratio_blp_rw_average = 0.374363
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021555 
total_CMD = 18186 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 17580 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18186 
n_nop = 17986 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000220 
CoL_Bus_Util = 0.010778 
Either_Row_CoL_Bus_Util = 0.010997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.341691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.341691
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17992 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02112
n_activity=594 dram_eff=0.6465
bk0: 64a 17751i bk1: 64a 17704i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021115 
total_CMD = 18186 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 17611 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18186 
n_nop = 17992 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.010558 
Either_Row_CoL_Bus_Util = 0.010668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.341087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.341087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17992 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02112
n_activity=594 dram_eff=0.6465
bk0: 64a 17753i bk1: 64a 17705i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021115 
total_CMD = 18186 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 17611 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18186 
n_nop = 17992 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.010558 
Either_Row_CoL_Bus_Util = 0.010668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.342076
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18186 n_nop=17992 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02112
n_activity=606 dram_eff=0.6337
bk0: 64a 17775i bk1: 64a 17693i bk2: 0a 18186i bk3: 0a 18186i bk4: 0a 18186i bk5: 0a 18186i bk6: 0a 18186i bk7: 0a 18186i bk8: 0a 18186i bk9: 0a 18186i bk10: 0a 18186i bk11: 0a 18186i bk12: 0a 18186i bk13: 0a 18186i bk14: 0a 18186i bk15: 0a 18186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021115 
total_CMD = 18186 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 17599 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18186 
n_nop = 17992 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000110 
CoL_Bus_Util = 0.010558 
Either_Row_CoL_Bus_Util = 0.010668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.347520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.34752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 724, Miss = 17, Miss_rate = 0.023, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[5]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[7]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 720, Miss = 17, Miss_rate = 0.024, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 704, Miss = 16, Miss_rate = 0.023, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 11420
L2_total_cache_misses = 265
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 391
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 135
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=19724
icnt_total_pkts_simt_to_mem=22172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2515
	minimum = 6
	maximum = 74
Network latency average = 11.7606
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.9652
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0233204
	minimum = 0 (at node 36)
	maximum = 0.0369614 (at node 20)
Accepted packet rate average = 0.0233204
	minimum = 0 (at node 36)
	maximum = 0.0369614 (at node 20)
Injected flit rate average = 0.0427772
	minimum = 0 (at node 36)
	maximum = 0.0655503 (at node 20)
Accepted flit rate average= 0.0427772
	minimum = 0 (at node 36)
	maximum = 0.0712681 (at node 20)
Injected packet length average = 1.83433
Accepted packet length average = 1.83433
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.936 (15 samples)
	minimum = 6 (15 samples)
	maximum = 70.2667 (15 samples)
Network latency average = 11.6469 (15 samples)
	minimum = 6 (15 samples)
	maximum = 62 (15 samples)
Flit latency average = 11.8241 (15 samples)
	minimum = 6 (15 samples)
	maximum = 60 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0237438 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0391827 (15 samples)
Accepted packet rate average = 0.0237438 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0391827 (15 samples)
Injected flit rate average = 0.0428915 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0732647 (15 samples)
Accepted flit rate average = 0.0428915 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0739344 (15 samples)
Injected packet size average = 1.80643 (15 samples)
Accepted packet size average = 1.80643 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 497856 (inst/sec)
gpgpu_simulation_rate = 2657 (cycle/sec)
gpgpu_silicon_slowdown = 604817x
Processing kernel /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (4,4,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007fa6fb000000
-local mem base_addr = 0x00007fa6f9000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda10-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1332
gpu_sim_insn = 271104
gpu_ipc =     203.5315
gpu_tot_sim_cycle = 11960
gpu_tot_sim_insn = 2262528
gpu_tot_ipc =     189.1746
gpu_tot_issued_cta = 256
gpu_occupancy = 12.2521% 
gpu_tot_occupancy = 11.9778% 
max_total_param_size = 0
gpu_stall_dramfull = 613
gpu_stall_icnt2sh    = 5305
partiton_level_parallism =       0.4024
partiton_level_parallism_total  =       0.9997
partiton_level_parallism_util =       2.8663
partiton_level_parallism_util_total  =       5.6476
L2_BW  =      38.1413 GB/Sec
L2_BW_total  =      94.7523 GB/Sec
gpu_total_sim_rate=452505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36352
	L1I_total_cache_misses = 1440
	L1I_total_cache_miss_rate = 0.0396
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 36352

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
454, 451, 454, 455, 455, 457, 456, 459, 
gpgpu_n_tot_thrd_icount = 2293760
gpgpu_n_tot_w_icount = 71680
gpgpu_n_stall_shd_mem = 16258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5077	W0_Idle:184505	W0_Scoreboard:89831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70704
single_issue_nums: WS0:32276	WS1:32302	
dual_issue_nums: WS0:1782	WS1:1769	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 421888 {40:4096,72:3584,}
traffic_breakdown_coretomem[INST_ACC_R] = 1440 {8:180,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 24480 {136:180,}
maxmflatency = 416 
max_icnt2mem_latency = 36 
maxmrqlatency = 170 
max_icnt2sh_latency = 42 
averagemflatency = 148 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 7 
mrq_lat_table:86 	16 	14 	18 	84 	104 	136 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11296 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4120 	7207 	628 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8281 	2219 	1229 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       591       540         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       819       826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       812       819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1013       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       813       820         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       816       824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       815       822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.500000 16.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 521/25 = 20.840000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        68        68         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        68        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1060
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1090      1098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1085      1086    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1092      1103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1080      1084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1091      1148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1131      1129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1138      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1130      1149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        396       416         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        394       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        384       382         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        383       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        397       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        399       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        383       408         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20259 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01955
n_activity=697 dram_eff=0.5739
bk0: 68a 20021i bk1: 68a 19942i bk2: 0a 20463i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.627760
Bank_Level_Parallism_Col = 1.620355
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019546 
total_CMD = 20465 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 12 
Idle = 19827 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20465 
n_nop = 20259 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.009773 
Either_Row_CoL_Bus_Util = 0.010066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.343025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.343025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20259 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01955
n_activity=709 dram_eff=0.5642
bk0: 68a 20024i bk1: 68a 19943i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.592879
Bank_Level_Parallism_Col = 1.615509
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019546 
total_CMD = 20465 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 19815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20465 
n_nop = 20259 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.009773 
Either_Row_CoL_Bus_Util = 0.010066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.335011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.335011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20259 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01955
n_activity=709 dram_eff=0.5642
bk0: 68a 20024i bk1: 68a 19943i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.592879
Bank_Level_Parallism_Col = 1.615509
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019546 
total_CMD = 20465 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 19815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20465 
n_nop = 20259 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.009773 
Either_Row_CoL_Bus_Util = 0.010066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.270511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.270511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20259 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=72 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01955
n_activity=709 dram_eff=0.5642
bk0: 68a 20025i bk1: 68a 19943i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.591331
Bank_Level_Parallism_Col = 1.613893
Bank_Level_Parallism_Ready = 1.380000
write_to_read_ratio_blp_rw_average = 0.375606
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019546 
total_CMD = 20465 
util_bw = 400 
Wasted_Col = 226 
Wasted_Row = 24 
Idle = 19815 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20465 
n_nop = 20259 
Read = 72 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000293 
CoL_Bus_Util = 0.009773 
Either_Row_CoL_Bus_Util = 0.010066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.272514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.272514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20265 n_act=3 n_pre=1 n_ref_event=0 n_req=65 n_rd=68 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01915
n_activity=645 dram_eff=0.6078
bk0: 68a 20000i bk1: 64a 19983i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953846
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.678275
Bank_Level_Parallism_Col = 1.691002
Bank_Level_Parallism_Ready = 1.413265
write_to_read_ratio_blp_rw_average = 0.374363
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019155 
total_CMD = 20465 
util_bw = 392 
Wasted_Col = 202 
Wasted_Row = 12 
Idle = 19859 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20465 
n_nop = 20265 
Read = 68 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 65 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.009577 
Either_Row_CoL_Bus_Util = 0.009773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.30364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20271 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01876
n_activity=594 dram_eff=0.6465
bk0: 64a 20030i bk1: 64a 19983i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.712042
Bank_Level_Parallism_Col = 1.709790
Bank_Level_Parallism_Ready = 1.427083
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018764 
total_CMD = 20465 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 19890 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20465 
n_nop = 20271 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000098 
CoL_Bus_Util = 0.009382 
Either_Row_CoL_Bus_Util = 0.009480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.303103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20271 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01876
n_activity=594 dram_eff=0.6465
bk0: 64a 20032i bk1: 64a 19984i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.706806
Bank_Level_Parallism_Col = 1.704545
Bank_Level_Parallism_Ready = 1.421875
write_to_read_ratio_blp_rw_average = 0.385490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018764 
total_CMD = 20465 
util_bw = 384 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 19890 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 151 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 151 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20465 
n_nop = 20271 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000098 
CoL_Bus_Util = 0.009382 
Either_Row_CoL_Bus_Util = 0.009480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.303982
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20465 n_nop=20271 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01876
n_activity=606 dram_eff=0.6337
bk0: 64a 20054i bk1: 64a 19972i bk2: 0a 20465i bk3: 0a 20465i bk4: 0a 20465i bk5: 0a 20465i bk6: 0a 20465i bk7: 0a 20465i bk8: 0a 20465i bk9: 0a 20465i bk10: 0a 20465i bk11: 0a 20465i bk12: 0a 20465i bk13: 0a 20465i bk14: 0a 20465i bk15: 0a 20465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.654701
Bank_Level_Parallism_Col = 1.652397
Bank_Level_Parallism_Ready = 1.401042
write_to_read_ratio_blp_rw_average = 0.398116
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018764 
total_CMD = 20465 
util_bw = 384 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 19878 

BW Util Bottlenecks: 
RCDc_limit = 13 
RCDWRc_limit = 0 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20465 
n_nop = 20271 
Read = 64 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000098 
CoL_Bus_Util = 0.009382 
Either_Row_CoL_Bus_Util = 0.009480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.308820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.30882

========= L2 cache stats =========
L2_cache_bank[0]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[2]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[3]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[5]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[7]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 756, Miss = 17, Miss_rate = 0.022, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[10]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[12]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[13]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[15]: Access = 736, Miss = 16, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 11956
L2_total_cache_misses = 265
L2_total_cache_miss_rate = 0.0222
L2_total_cache_pending_hits = 391
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 135
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=20868
icnt_total_pkts_simt_to_mem=23220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1436
	minimum = 6
	maximum = 74
Network latency average = 11.7281
	minimum = 6
	maximum = 62
Slowest packet = 366
Flit latency average = 11.9352
	minimum = 6
	maximum = 60
Slowest flit = 586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216958
	minimum = 0 (at node 36)
	maximum = 0.0342966 (at node 20)
Accepted packet rate average = 0.0216958
	minimum = 0 (at node 36)
	maximum = 0.0342966 (at node 20)
Injected flit rate average = 0.0400018
	minimum = 0 (at node 36)
	maximum = 0.0611532 (at node 20)
Accepted flit rate average= 0.0400018
	minimum = 0 (at node 36)
	maximum = 0.0662342 (at node 20)
Injected packet length average = 1.84376
Accepted packet length average = 1.84376
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.949 (16 samples)
	minimum = 6 (16 samples)
	maximum = 70.5 (16 samples)
Network latency average = 11.652 (16 samples)
	minimum = 6 (16 samples)
	maximum = 62 (16 samples)
Flit latency average = 11.831 (16 samples)
	minimum = 6 (16 samples)
	maximum = 60 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0236158 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0388773 (16 samples)
Accepted packet rate average = 0.0236158 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0388773 (16 samples)
Injected flit rate average = 0.0427109 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0725078 (16 samples)
Accepted flit rate average = 0.0427109 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0734531 (16 samples)
Injected packet size average = 1.80857 (16 samples)
Accepted packet size average = 1.80857 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 452505 (inst/sec)
gpgpu_simulation_rate = 2392 (cycle/sec)
gpgpu_silicon_slowdown = 671822x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
