{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1353279222603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1353279222603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 17:53:42 2012 " "Processing started: Sun Nov 18 17:53:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1353279222603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1353279222603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1353279222603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1353279222884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/testhw6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/testhw6.v" { { "Info" "ISGN_ENTITY_NAME" "1 testHW6 " "Found entity 1: testHW6" {  } { { "../testHW6.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/reg3232.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/reg3232.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg3232 " "Found entity 1: reg3232" {  } { { "../reg3232.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/reg3232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../reg32.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222946 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux.v " "Entity \"mux\" obtained from \"../mux.v\" instead of from Quartus II megafunction library" {  } { { "../mux.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1353279222946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../mux.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../ctrl.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/dropbox/arch project/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/dropbox/arch project/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1353279222962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1353279222962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testHW6 " "Elaborating entity \"testHW6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1353279222993 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testHW6.v(58) " "Verilog HDL warning at testHW6.v(58): assignments to clk create a combinational loop" {  } { { "../testHW6.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 58 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "" 0 -1 1353279222993 "|testHW6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:uut1 " "Elaborating entity \"mux\" for hierarchy \"mux:uut1\"" {  } { { "../testHW6.v" "uut1" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353279222993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:uut2 " "Elaborating entity \"reg32\" for hierarchy \"reg32:uut2\"" {  } { { "../testHW6.v" "uut2" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353279222993 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "reg32.v(8) " "Verilog HDL warning at reg32.v(8): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../reg32.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/reg32.v" 8 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1353279222993 "|testHW6|reg32:uut2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3232 reg3232:uut3 " "Elaborating entity \"reg3232\" for hierarchy \"reg3232:uut3\"" {  } { { "../testHW6.v" "uut3" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353279222993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:uut4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:uut4\"" {  } { { "../testHW6.v" "uut4" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1353279223009 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "alu.v(7) " "Verilog HDL warning at alu.v(7): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../alu.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/alu.v" 7 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1353279223009 "|testHW6|ALU:uut4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(9) " "Verilog HDL Case Statement warning at alu.v(9): incomplete case statement has no default case item" {  } { { "../alu.v" "" { Text "C:/Users/matt/Dropbox/Arch Project/alu.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1353279223009 "|testHW6|ALU:uut4"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "../testHW6.v" "clk" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "../testHW6.v" "rst" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "../testHW6.v" "clk" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "../testHW6.v" "rst" { Text "C:/Users/matt/Dropbox/Arch Project/testHW6.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1353279223134 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1 1353279223414 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1353279223414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1353279223492 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 18 17:53:43 2012 " "Processing ended: Sun Nov 18 17:53:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1353279223492 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1353279223492 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1353279223492 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1353279223492 ""}
