Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.71 secs
 
--> Reading design: DRAP_REGFILE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DRAP_REGFILE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DRAP_REGFILE"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : DRAP_REGFILE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "DRAP_REGFILE.v" in library work
Module <DRAP_REGFILE> compiled
No errors in compilation
Analysis of file <"DRAP_REGFILE.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <DRAP_REGFILE> in library <work> with parameters.
	B = "00000000000000000000000000100000"
	W = "00000000000000000000000000000101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <DRAP_REGFILE>.
	B = 32'sb00000000000000000000000000100000
	W = 32'sb00000000000000000000000000000101
Module <DRAP_REGFILE> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DRAP_REGFILE>.
    Related source file is "DRAP_REGFILE.v".
    Found 32-bit 32-to-1 multiplexer for signal <r_data1>.
    Found 32-bit 32-to-1 multiplexer for signal <r_data2>.
    Found 1024-bit register for signal <array_reg>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <array_reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <DRAP_REGFILE> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DRAP_REGFILE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DRAP_REGFILE, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DRAP_REGFILE.ngr
Top Level Output File Name         : DRAP_REGFILE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 114

Cell Usage :
# BELS                             : 2028
#      BUF                         : 4
#      LUT3                        : 1056
#      LUT4                        : 8
#      MUXF5                       : 512
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 1024
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1104  out of   4656    23%  
 Number of Slice Flip Flops:           1024  out of   9312    10%  
 Number of 4 input LUTs:               1064  out of   9312    11%  
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of    232    49%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_IBUF_1(rst_IBUF_1:O)           | NONE(array_reg_29_18)  | 342   |
rst_IBUF_2(rst_IBUF_2:O)           | NONE(array_reg_19_27)  | 342   |
rst                                | IBUF                   | 340   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 6.137ns
   Maximum output required time after clock: 7.397ns
   Maximum combinational path delay: 11.043ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7168 / 2048
-------------------------------------------------------------------------
Offset:              6.137ns (Levels of Logic = 3)
  Source:            w_addr<3> (PAD)
  Destination:       array_reg_14_0 (FF)
  Destination Clock: clk rising

  Data Path: w_addr<3> to array_reg_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  w_addr_3_IBUF (w_addr_3_IBUF)
     LUT4:I0->O            4   0.704   0.762  array_reg_10_not000131 (N14)
     LUT3:I0->O           32   0.704   1.262  array_reg_14_not00011 (array_reg_14_not0001)
     FDCE:CE                   0.555          array_reg_14_0
    ----------------------------------------
    Total                      6.137ns (3.181ns logic, 2.956ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              7.397ns (Levels of Logic = 6)
  Source:            array_reg_0_31 (FF)
  Destination:       r_data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: array_reg_0_31 to r_data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.526  array_reg_0_31 (array_reg_0_31)
     LUT3:I1->O            1   0.704   0.000  mux24_10 (mux24_10)
     MUXF5:I0->O           1   0.321   0.000  mux24_8_f5 (mux24_8_f5)
     MUXF6:I0->O           1   0.521   0.000  mux24_6_f6 (mux24_6_f6)
     MUXF7:I0->O           1   0.521   0.000  mux24_4_f7 (mux24_4_f7)
     MUXF8:I0->O           1   0.521   0.420  mux24_2_f8 (r_data1_31_OBUF)
     OBUF:I->O                 3.272          r_data1_31_OBUF (r_data1<31>)
    ----------------------------------------
    Total                      7.397ns (6.451ns logic, 0.946ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Delay:               11.043ns (Levels of Logic = 8)
  Source:            r_addr1<0> (PAD)
  Destination:       r_data1<31> (PAD)

  Data Path: r_addr1<0> to r_data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.218   1.333  r_addr1_0_IBUF (r_addr1_0_IBUF)
     BUF:I->O            257   0.704   1.508  r_addr1_0_IBUF_1 (r_addr1_0_IBUF_1)
     LUT3:I0->O            1   0.704   0.000  mux_93 (mux_93)
     MUXF5:I1->O           1   0.321   0.000  mux_8_f5 (mux_8_f5)
     MUXF6:I0->O           1   0.521   0.000  mux_6_f6 (mux_6_f6)
     MUXF7:I0->O           1   0.521   0.000  mux_4_f7 (mux_4_f7)
     MUXF8:I0->O           1   0.521   0.420  mux_2_f8 (r_data1_0_OBUF)
     OBUF:I->O                 3.272          r_data1_0_OBUF (r_data1<0>)
    ----------------------------------------
    Total                     11.043ns (7.782ns logic, 3.261ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 52.55 secs
 
--> 

Total memory usage is 382172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

