Q. Write VHDL code for a full adder using two half adders and one OR gate.
