<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p237" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_237{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_237{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_237{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_237{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t5_237{left:143px;bottom:979px;letter-spacing:-0.18px;}
#t6_237{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_237{left:437px;bottom:979px;letter-spacing:-0.14px;}
#t8_237{left:514px;bottom:979px;letter-spacing:-0.12px;}
#t9_237{left:514px;bottom:958px;letter-spacing:-0.13px;}
#ta_237{left:514px;bottom:936px;letter-spacing:-0.13px;}
#tb_237{left:190px;bottom:912px;letter-spacing:-0.11px;}
#tc_237{left:437px;bottom:912px;letter-spacing:-0.14px;}
#td_237{left:514px;bottom:912px;letter-spacing:-0.12px;}
#te_237{left:514px;bottom:891px;letter-spacing:-0.11px;}
#tf_237{left:190px;bottom:866px;letter-spacing:-0.13px;}
#tg_237{left:437px;bottom:866px;letter-spacing:-0.14px;}
#th_237{left:514px;bottom:866px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_237{left:514px;bottom:845px;letter-spacing:-0.11px;}
#tj_237{left:190px;bottom:820px;letter-spacing:-0.13px;}
#tk_237{left:437px;bottom:820px;letter-spacing:-0.14px;}
#tl_237{left:514px;bottom:820px;letter-spacing:-0.12px;}
#tm_237{left:514px;bottom:799px;letter-spacing:-0.11px;}
#tn_237{left:190px;bottom:774px;letter-spacing:-0.13px;}
#to_237{left:437px;bottom:774px;letter-spacing:-0.14px;}
#tp_237{left:514px;bottom:774px;letter-spacing:-0.12px;}
#tq_237{left:514px;bottom:753px;letter-spacing:-0.11px;}
#tr_237{left:190px;bottom:729px;letter-spacing:-0.13px;}
#ts_237{left:437px;bottom:729px;letter-spacing:-0.14px;}
#tt_237{left:514px;bottom:729px;letter-spacing:-0.12px;}
#tu_237{left:514px;bottom:707px;letter-spacing:-0.11px;}
#tv_237{left:190px;bottom:683px;letter-spacing:-0.13px;}
#tw_237{left:437px;bottom:683px;letter-spacing:-0.14px;}
#tx_237{left:514px;bottom:683px;letter-spacing:-0.12px;}
#ty_237{left:514px;bottom:661px;letter-spacing:-0.11px;}
#tz_237{left:190px;bottom:637px;letter-spacing:-0.13px;}
#t10_237{left:437px;bottom:637px;letter-spacing:-0.14px;}
#t11_237{left:514px;bottom:637px;letter-spacing:-0.12px;}
#t12_237{left:514px;bottom:616px;letter-spacing:-0.11px;}
#t13_237{left:190px;bottom:591px;letter-spacing:-0.14px;}
#t14_237{left:514px;bottom:591px;letter-spacing:-0.14px;}
#t15_237{left:190px;bottom:567px;letter-spacing:-0.17px;}
#t16_237{left:437px;bottom:567px;letter-spacing:-0.14px;}
#t17_237{left:514px;bottom:567px;letter-spacing:-0.12px;}
#t18_237{left:514px;bottom:545px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t19_237{left:781px;bottom:552px;}
#t1a_237{left:791px;bottom:545px;letter-spacing:-0.1px;}
#t1b_237{left:514px;bottom:529px;letter-spacing:-0.13px;}
#t1c_237{left:514px;bottom:512px;letter-spacing:-0.14px;}
#t1d_237{left:514px;bottom:490px;letter-spacing:-0.11px;}
#t1e_237{left:514px;bottom:474px;letter-spacing:-0.1px;}
#t1f_237{left:82px;bottom:449px;letter-spacing:-0.16px;}
#t1g_237{left:143px;bottom:449px;letter-spacing:-0.17px;}
#t1h_237{left:190px;bottom:449px;letter-spacing:-0.14px;}
#t1i_237{left:437px;bottom:449px;letter-spacing:-0.12px;}
#t1j_237{left:514px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_237{left:83px;bottom:425px;letter-spacing:-0.15px;}
#t1l_237{left:143px;bottom:425px;letter-spacing:-0.17px;}
#t1m_237{left:190px;bottom:425px;letter-spacing:-0.14px;}
#t1n_237{left:437px;bottom:425px;letter-spacing:-0.12px;}
#t1o_237{left:514px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_237{left:83px;bottom:400px;letter-spacing:-0.15px;}
#t1q_237{left:143px;bottom:400px;letter-spacing:-0.17px;}
#t1r_237{left:190px;bottom:400px;letter-spacing:-0.14px;}
#t1s_237{left:437px;bottom:400px;letter-spacing:-0.12px;}
#t1t_237{left:514px;bottom:400px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_237{left:83px;bottom:376px;letter-spacing:-0.16px;}
#t1v_237{left:139px;bottom:376px;letter-spacing:-0.16px;}
#t1w_237{left:190px;bottom:376px;letter-spacing:-0.14px;}
#t1x_237{left:190px;bottom:354px;letter-spacing:-0.14px;}
#t1y_237{left:437px;bottom:376px;letter-spacing:-0.14px;}
#t1z_237{left:514px;bottom:376px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t20_237{left:514px;bottom:359px;letter-spacing:-0.1px;}
#t21_237{left:190px;bottom:330px;}
#t22_237{left:197px;bottom:330px;letter-spacing:-0.11px;}
#t23_237{left:514px;bottom:330px;letter-spacing:-0.13px;}
#t24_237{left:190px;bottom:305px;letter-spacing:-0.14px;}
#t25_237{left:209px;bottom:305px;}
#t26_237{left:216px;bottom:305px;letter-spacing:-0.17px;}
#t27_237{left:514px;bottom:305px;letter-spacing:-0.14px;}
#t28_237{left:190px;bottom:281px;letter-spacing:-0.17px;}
#t29_237{left:214px;bottom:281px;}
#t2a_237{left:225px;bottom:281px;letter-spacing:-0.13px;}
#t2b_237{left:514px;bottom:281px;letter-spacing:-0.12px;}
#t2c_237{left:190px;bottom:257px;letter-spacing:-0.13px;}
#t2d_237{left:233px;bottom:257px;}
#t2e_237{left:514px;bottom:257px;letter-spacing:-0.14px;}
#t2f_237{left:82px;bottom:232px;letter-spacing:-0.16px;}
#t2g_237{left:139px;bottom:232px;letter-spacing:-0.16px;}
#t2h_237{left:190px;bottom:232px;letter-spacing:-0.14px;}
#t2i_237{left:437px;bottom:232px;letter-spacing:-0.12px;}
#t2j_237{left:514px;bottom:232px;letter-spacing:-0.11px;}
#t2k_237{left:514px;bottom:211px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2l_237{left:190px;bottom:186px;letter-spacing:-0.11px;}
#t2m_237{left:514px;bottom:186px;letter-spacing:-0.13px;}
#t2n_237{left:190px;bottom:162px;letter-spacing:-0.11px;}
#t2o_237{left:514px;bottom:162px;letter-spacing:-0.13px;}
#t2p_237{left:190px;bottom:137px;letter-spacing:-0.14px;}
#t2q_237{left:514px;bottom:137px;letter-spacing:-0.14px;}
#t2r_237{left:190px;bottom:113px;letter-spacing:-0.13px;}
#t2s_237{left:514px;bottom:113px;letter-spacing:-0.12px;}
#t2t_237{left:94px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2u_237{left:180px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2v_237{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2w_237{left:595px;bottom:1068px;letter-spacing:0.12px;}
#t2x_237{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2y_237{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2z_237{left:227px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t30_237{left:451px;bottom:1028px;letter-spacing:-0.15px;}
#t31_237{left:634px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t32_237{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t33_237{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_237{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_237{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_237{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_237{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_237{font-size:14px;font-family:NeoSansIntel-Italic_1aa4;color:#000;}
.s6_237{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_237{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts237" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1aa4;
	src: url("fonts/NeoSansIntel-Italic_1aa4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg237Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg237" style="-webkit-user-select: none;"><object width="935" height="1210" data="237/237.svg" type="image/svg+xml" id="pdf237" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_237" class="t s1_237">Vol. 4 </span><span id="t2_237" class="t s1_237">2-221 </span>
<span id="t3_237" class="t s2_237">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_237" class="t s3_237">1AEH </span><span id="t5_237" class="t s3_237">430 </span><span id="t6_237" class="t s3_237">MSR_TURBO_RATIO_LIMIT1 </span><span id="t7_237" class="t s3_237">Package </span><span id="t8_237" class="t s3_237">Maximum Ratio Limit of Turbo Mode </span>
<span id="t9_237" class="t s3_237">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="ta_237" class="t s3_237">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="tb_237" class="t s3_237">7:0 </span><span id="tc_237" class="t s3_237">Package </span><span id="td_237" class="t s3_237">Maximum Ratio Limit for 9C </span>
<span id="te_237" class="t s3_237">Maximum turbo ratio limit of 9 core active. </span>
<span id="tf_237" class="t s3_237">15:8 </span><span id="tg_237" class="t s3_237">Package </span><span id="th_237" class="t s3_237">Maximum Ratio Limit for 10C </span>
<span id="ti_237" class="t s3_237">Maximum turbo ratio limit of 10core active. </span>
<span id="tj_237" class="t s3_237">23:16 </span><span id="tk_237" class="t s3_237">Package </span><span id="tl_237" class="t s3_237">Maximum Ratio Limit for 11C </span>
<span id="tm_237" class="t s3_237">Maximum turbo ratio limit of 11 core active. </span>
<span id="tn_237" class="t s3_237">31:24 </span><span id="to_237" class="t s3_237">Package </span><span id="tp_237" class="t s3_237">Maximum Ratio Limit for 12C </span>
<span id="tq_237" class="t s3_237">Maximum turbo ratio limit of 12 core active. </span>
<span id="tr_237" class="t s3_237">39:32 </span><span id="ts_237" class="t s3_237">Package </span><span id="tt_237" class="t s3_237">Maximum Ratio Limit for 13C </span>
<span id="tu_237" class="t s3_237">Maximum turbo ratio limit of 13 core active. </span>
<span id="tv_237" class="t s3_237">47:40 </span><span id="tw_237" class="t s3_237">Package </span><span id="tx_237" class="t s3_237">Maximum Ratio Limit for 14C </span>
<span id="ty_237" class="t s3_237">Maximum turbo ratio limit of 14 core active. </span>
<span id="tz_237" class="t s3_237">55:48 </span><span id="t10_237" class="t s3_237">Package </span><span id="t11_237" class="t s3_237">Maximum Ratio Limit for 15C </span>
<span id="t12_237" class="t s3_237">Maximum turbo ratio limit of 15 core active. </span>
<span id="t13_237" class="t s3_237">62:56 </span><span id="t14_237" class="t s3_237">Reserved </span>
<span id="t15_237" class="t s3_237">63 </span><span id="t16_237" class="t s3_237">Package </span><span id="t17_237" class="t s3_237">Semaphore for Turbo Ratio Limit Configuration </span>
<span id="t18_237" class="t s3_237">If 1, the processor uses override configuration </span>
<span id="t19_237" class="t s4_237">1 </span>
<span id="t1a_237" class="t s3_237">specified </span>
<span id="t1b_237" class="t s3_237">in MSR_TURBO_RATIO_LIMIT and </span>
<span id="t1c_237" class="t s3_237">MSR_TURBO_RATIO_LIMIT1. </span>
<span id="t1d_237" class="t s3_237">If 0, the processor uses factory-set configuration </span>
<span id="t1e_237" class="t s3_237">(Default). </span>
<span id="t1f_237" class="t s3_237">29DH </span><span id="t1g_237" class="t s3_237">669 </span><span id="t1h_237" class="t s3_237">IA32_MC29_CTL2 </span><span id="t1i_237" class="t s3_237">Package </span><span id="t1j_237" class="t s3_237">See Table 2-2. </span>
<span id="t1k_237" class="t s3_237">29EH </span><span id="t1l_237" class="t s3_237">670 </span><span id="t1m_237" class="t s3_237">IA32_MC30_CTL2 </span><span id="t1n_237" class="t s3_237">Package </span><span id="t1o_237" class="t s3_237">See Table 2-2. </span>
<span id="t1p_237" class="t s3_237">29FH </span><span id="t1q_237" class="t s3_237">671 </span><span id="t1r_237" class="t s3_237">IA32_MC31_CTL2 </span><span id="t1s_237" class="t s3_237">Package </span><span id="t1t_237" class="t s3_237">See Table 2-2. </span>
<span id="t1u_237" class="t s3_237">3F1H </span><span id="t1v_237" class="t s3_237">1009 </span><span id="t1w_237" class="t s3_237">IA32_PEBS_ENABLE </span>
<span id="t1x_237" class="t s3_237">(MSR_PEBS_ENABLE) </span>
<span id="t1y_237" class="t s3_237">Thread </span><span id="t1z_237" class="t s3_237">See Section 20.3.1.1.1, “Processor Event Based Sampling </span>
<span id="t20_237" class="t s3_237">(PEBS).” </span>
<span id="t21_237" class="t s5_237">n</span><span id="t22_237" class="t s3_237">:0 </span><span id="t23_237" class="t s3_237">Enable PEBS on IA32_PMCx. (R/W) </span>
<span id="t24_237" class="t s3_237">31:</span><span id="t25_237" class="t s5_237">n</span><span id="t26_237" class="t s3_237">+1 </span><span id="t27_237" class="t s3_237">Reserved </span>
<span id="t28_237" class="t s3_237">32+</span><span id="t29_237" class="t s5_237">m</span><span id="t2a_237" class="t s3_237">:32 </span><span id="t2b_237" class="t s3_237">Enable Load Latency on IA32_PMCx. (R/W) </span>
<span id="t2c_237" class="t s3_237">63:33+</span><span id="t2d_237" class="t s5_237">m </span><span id="t2e_237" class="t s3_237">Reserved </span>
<span id="t2f_237" class="t s3_237">41BH </span><span id="t2g_237" class="t s3_237">1051 </span><span id="t2h_237" class="t s3_237">IA32_MC6_MISC </span><span id="t2i_237" class="t s3_237">Package </span><span id="t2j_237" class="t s3_237">Misc MAC Information of Integrated I/O (R/O) </span>
<span id="t2k_237" class="t s3_237">See Section 16.3.2.4. </span>
<span id="t2l_237" class="t s3_237">5:0 </span><span id="t2m_237" class="t s3_237">Recoverable Address LSB </span>
<span id="t2n_237" class="t s3_237">8:6 </span><span id="t2o_237" class="t s3_237">Address Mode </span>
<span id="t2p_237" class="t s3_237">15:9 </span><span id="t2q_237" class="t s3_237">Reserved </span>
<span id="t2r_237" class="t s3_237">31:16 </span><span id="t2s_237" class="t s3_237">PCI Express Requestor ID </span>
<span id="t2t_237" class="t s6_237">Table 2-27. </span><span id="t2u_237" class="t s6_237">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature </span>
<span id="t2v_237" class="t s6_237">DisplayFamily_DisplayModel Value of 06_3EH </span><span id="t2w_237" class="t s6_237">(Contd.) </span>
<span id="t2x_237" class="t s7_237">Register </span>
<span id="t2y_237" class="t s7_237">Address </span><span id="t2z_237" class="t s7_237">Register Name / Bit Fields </span><span id="t30_237" class="t s7_237">Scope </span><span id="t31_237" class="t s7_237">Bit Description </span>
<span id="t32_237" class="t s7_237">Hex </span><span id="t33_237" class="t s7_237">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
