
Tx-Thermo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004adc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08004be8  08004be8  00005be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e30  08004e30  00006064  2**0
                  CONTENTS
  4 .ARM          00000008  08004e30  08004e30  00005e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e38  08004e38  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e38  08004e38  00005e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e3c  08004e3c  00005e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004e40  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000064  08004ea4  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  08004ea4  00006290  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081cb  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000201d  00000000  00000000  0000e258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  00010278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000069c  00000000  00000000  00010b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c37  00000000  00000000  0001120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b469  00000000  00000000  00028e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827cd  00000000  00000000  000342ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6a79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002874  00000000  00000000  000b6abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000b9330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004bd0 	.word	0x08004bd0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004bd0 	.word	0x08004bd0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__aeabi_d2iz>:
 80008f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000900:	d215      	bcs.n	800092e <__aeabi_d2iz+0x36>
 8000902:	d511      	bpl.n	8000928 <__aeabi_d2iz+0x30>
 8000904:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000908:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800090c:	d912      	bls.n	8000934 <__aeabi_d2iz+0x3c>
 800090e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000912:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000916:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	bf18      	it	ne
 8000924:	4240      	negne	r0, r0
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d105      	bne.n	8000940 <__aeabi_d2iz+0x48>
 8000934:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000938:	bf08      	it	eq
 800093a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093e:	4770      	bx	lr
 8000940:	f04f 0000 	mov.w	r0, #0
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08e      	sub	sp, #56	@ 0x38
 800094c:	af0a      	add	r7, sp, #40	@ 0x28
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	4608      	mov	r0, r1
 8000952:	4611      	mov	r1, r2
 8000954:	461a      	mov	r2, r3
 8000956:	4603      	mov	r3, r0
 8000958:	817b      	strh	r3, [r7, #10]
 800095a:	460b      	mov	r3, r1
 800095c:	813b      	strh	r3, [r7, #8]
 800095e:	4613      	mov	r3, r2
 8000960:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8000962:	4b1d      	ldr	r3, [pc, #116]	@ (80009d8 <LiquidCrystal+0x90>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d019      	beq.n	800099e <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 800096a:	8939      	ldrh	r1, [r7, #8]
 800096c:	897a      	ldrh	r2, [r7, #10]
 800096e:	2300      	movs	r3, #0
 8000970:	9308      	str	r3, [sp, #32]
 8000972:	2300      	movs	r3, #0
 8000974:	9307      	str	r3, [sp, #28]
 8000976:	2300      	movs	r3, #0
 8000978:	9306      	str	r3, [sp, #24]
 800097a:	2300      	movs	r3, #0
 800097c:	9305      	str	r3, [sp, #20]
 800097e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000980:	9304      	str	r3, [sp, #16]
 8000982:	8c3b      	ldrh	r3, [r7, #32]
 8000984:	9303      	str	r3, [sp, #12]
 8000986:	8bbb      	ldrh	r3, [r7, #28]
 8000988:	9302      	str	r3, [sp, #8]
 800098a:	8b3b      	ldrh	r3, [r7, #24]
 800098c:	9301      	str	r3, [sp, #4]
 800098e:	88fb      	ldrh	r3, [r7, #6]
 8000990:	9300      	str	r3, [sp, #0]
 8000992:	460b      	mov	r3, r1
 8000994:	68f9      	ldr	r1, [r7, #12]
 8000996:	2001      	movs	r0, #1
 8000998:	f000 f820 	bl	80009dc <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 800099c:	e018      	b.n	80009d0 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 800099e:	8939      	ldrh	r1, [r7, #8]
 80009a0:	897a      	ldrh	r2, [r7, #10]
 80009a2:	2300      	movs	r3, #0
 80009a4:	9308      	str	r3, [sp, #32]
 80009a6:	2300      	movs	r3, #0
 80009a8:	9307      	str	r3, [sp, #28]
 80009aa:	2300      	movs	r3, #0
 80009ac:	9306      	str	r3, [sp, #24]
 80009ae:	2300      	movs	r3, #0
 80009b0:	9305      	str	r3, [sp, #20]
 80009b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80009b4:	9304      	str	r3, [sp, #16]
 80009b6:	8c3b      	ldrh	r3, [r7, #32]
 80009b8:	9303      	str	r3, [sp, #12]
 80009ba:	8bbb      	ldrh	r3, [r7, #28]
 80009bc:	9302      	str	r3, [sp, #8]
 80009be:	8b3b      	ldrh	r3, [r7, #24]
 80009c0:	9301      	str	r3, [sp, #4]
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	460b      	mov	r3, r1
 80009c8:	68f9      	ldr	r1, [r7, #12]
 80009ca:	2000      	movs	r0, #0
 80009cc:	f000 f806 	bl	80009dc <init>
}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000000 	.word	0x20000000

080009dc <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60b9      	str	r1, [r7, #8]
 80009e4:	4611      	mov	r1, r2
 80009e6:	461a      	mov	r2, r3
 80009e8:	4603      	mov	r3, r0
 80009ea:	73fb      	strb	r3, [r7, #15]
 80009ec:	460b      	mov	r3, r1
 80009ee:	81bb      	strh	r3, [r7, #12]
 80009f0:	4613      	mov	r3, r2
 80009f2:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 80009f4:	4a1a      	ldr	r2, [pc, #104]	@ (8000a60 <init+0x84>)
 80009f6:	89bb      	ldrh	r3, [r7, #12]
 80009f8:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 80009fa:	4a1a      	ldr	r2, [pc, #104]	@ (8000a64 <init+0x88>)
 80009fc:	88fb      	ldrh	r3, [r7, #6]
 80009fe:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000a00:	4a19      	ldr	r2, [pc, #100]	@ (8000a68 <init+0x8c>)
 8000a02:	8b3b      	ldrh	r3, [r7, #24]
 8000a04:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 8000a06:	4a19      	ldr	r2, [pc, #100]	@ (8000a6c <init+0x90>)
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8000a0c:	4a18      	ldr	r2, [pc, #96]	@ (8000a70 <init+0x94>)
 8000a0e:	8bbb      	ldrh	r3, [r7, #28]
 8000a10:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 8000a12:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <init+0x94>)
 8000a14:	8c3b      	ldrh	r3, [r7, #32]
 8000a16:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000a18:	4a15      	ldr	r2, [pc, #84]	@ (8000a70 <init+0x94>)
 8000a1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a1c:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8000a1e:	4a14      	ldr	r2, [pc, #80]	@ (8000a70 <init+0x94>)
 8000a20:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a22:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 8000a24:	4a12      	ldr	r2, [pc, #72]	@ (8000a70 <init+0x94>)
 8000a26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a28:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000a2a:	4a11      	ldr	r2, [pc, #68]	@ (8000a70 <init+0x94>)
 8000a2c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000a2e:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000a30:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <init+0x94>)
 8000a32:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000a34:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 8000a36:	4a0e      	ldr	r2, [pc, #56]	@ (8000a70 <init+0x94>)
 8000a38:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000a3a:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000a3c:	7bfb      	ldrb	r3, [r7, #15]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000a42:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <init+0x98>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	e002      	b.n	8000a50 <init+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a74 <init+0x98>)
 8000a4c:	2210      	movs	r2, #16
 8000a4e:	701a      	strb	r2, [r3, #0]

  begin(20, 4);
 8000a50:	2104      	movs	r1, #4
 8000a52:	2014      	movs	r0, #20
 8000a54:	f000 f810 	bl	8000a78 <begin>
}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000082 	.word	0x20000082
 8000a64:	20000084 	.word	0x20000084
 8000a68:	20000086 	.word	0x20000086
 8000a6c:	20000098 	.word	0x20000098
 8000a70:	20000088 	.word	0x20000088
 8000a74:	2000009c 	.word	0x2000009c

08000a78 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	71fb      	strb	r3, [r7, #7]
 8000a84:	4613      	mov	r3, r2
 8000a86:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8000a88:	79bb      	ldrb	r3, [r7, #6]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d906      	bls.n	8000a9c <begin+0x24>
    _displayfunction |= LCD_2LINE;
 8000a8e:	4b77      	ldr	r3, [pc, #476]	@ (8000c6c <begin+0x1f4>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	f043 0308 	orr.w	r3, r3, #8
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	4b74      	ldr	r3, [pc, #464]	@ (8000c6c <begin+0x1f4>)
 8000a9a:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8000a9c:	4a74      	ldr	r2, [pc, #464]	@ (8000c70 <begin+0x1f8>)
 8000a9e:	79bb      	ldrb	r3, [r7, #6]
 8000aa0:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000aa2:	79fa      	ldrb	r2, [r7, #7]
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	3340      	adds	r3, #64	@ 0x40
 8000aa8:	2140      	movs	r1, #64	@ 0x40
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f000 f964 	bl	8000d78 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000ab0:	4b70      	ldr	r3, [pc, #448]	@ (8000c74 <begin+0x1fc>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d009      	beq.n	8000acc <begin+0x54>
 8000ab8:	79bb      	ldrb	r3, [r7, #6]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d106      	bne.n	8000acc <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8000abe:	4b6b      	ldr	r3, [pc, #428]	@ (8000c6c <begin+0x1f4>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	4b68      	ldr	r3, [pc, #416]	@ (8000c6c <begin+0x1f4>)
 8000aca:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8000acc:	f000 f8e4 	bl	8000c98 <enableClock>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	617b      	str	r3, [r7, #20]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]

  if(_fourbit_mode)
 8000ad8:	4b67      	ldr	r3, [pc, #412]	@ (8000c78 <begin+0x200>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d01b      	beq.n	8000b18 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8000ae0:	4b66      	ldr	r3, [pc, #408]	@ (8000c7c <begin+0x204>)
 8000ae2:	881a      	ldrh	r2, [r3, #0]
 8000ae4:	4b66      	ldr	r3, [pc, #408]	@ (8000c80 <begin+0x208>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	b29a      	uxth	r2, r3
 8000aec:	4b65      	ldr	r3, [pc, #404]	@ (8000c84 <begin+0x20c>)
 8000aee:	881b      	ldrh	r3, [r3, #0]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	b29a      	uxth	r2, r3
 8000af4:	4b64      	ldr	r3, [pc, #400]	@ (8000c88 <begin+0x210>)
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	b29a      	uxth	r2, r3
 8000afc:	4b62      	ldr	r3, [pc, #392]	@ (8000c88 <begin+0x210>)
 8000afe:	885b      	ldrh	r3, [r3, #2]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	4b60      	ldr	r3, [pc, #384]	@ (8000c88 <begin+0x210>)
 8000b06:	889b      	ldrh	r3, [r3, #4]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	4b5e      	ldr	r3, [pc, #376]	@ (8000c88 <begin+0x210>)
 8000b0e:	88db      	ldrh	r3, [r3, #6]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	e02a      	b.n	8000b6e <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000b18:	4b58      	ldr	r3, [pc, #352]	@ (8000c7c <begin+0x204>)
 8000b1a:	881a      	ldrh	r2, [r3, #0]
 8000b1c:	4b58      	ldr	r3, [pc, #352]	@ (8000c80 <begin+0x208>)
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	b29a      	uxth	r2, r3
 8000b24:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <begin+0x20c>)
 8000b26:	881b      	ldrh	r3, [r3, #0]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000b2c:	4b56      	ldr	r3, [pc, #344]	@ (8000c88 <begin+0x210>)
 8000b2e:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000b30:	4313      	orrs	r3, r2
 8000b32:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000b34:	4b54      	ldr	r3, [pc, #336]	@ (8000c88 <begin+0x210>)
 8000b36:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000b3c:	4b52      	ldr	r3, [pc, #328]	@ (8000c88 <begin+0x210>)
 8000b3e:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000b40:	4313      	orrs	r3, r2
 8000b42:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000b44:	4b50      	ldr	r3, [pc, #320]	@ (8000c88 <begin+0x210>)
 8000b46:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c88 <begin+0x210>)
 8000b4e:	891b      	ldrh	r3, [r3, #8]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	b29a      	uxth	r2, r3
 8000b54:	4b4c      	ldr	r3, [pc, #304]	@ (8000c88 <begin+0x210>)
 8000b56:	895b      	ldrh	r3, [r3, #10]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	4b4a      	ldr	r3, [pc, #296]	@ (8000c88 <begin+0x210>)
 8000b5e:	899b      	ldrh	r3, [r3, #12]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	4b48      	ldr	r3, [pc, #288]	@ (8000c88 <begin+0x210>)
 8000b66:	89db      	ldrh	r3, [r3, #14]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8000b6c:	60bb      	str	r3, [r7, #8]

  HAL_GPIO_Init(_port, &gpio_init);
 8000b6e:	4b47      	ldr	r3, [pc, #284]	@ (8000c8c <begin+0x214>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f107 0208 	add.w	r2, r7, #8
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 fa7f 	bl	800207c <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 8000b7e:	2032      	movs	r0, #50	@ 0x32
 8000b80:	f001 f8d2 	bl	8001d28 <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 8000b84:	4b41      	ldr	r3, [pc, #260]	@ (8000c8c <begin+0x214>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a3c      	ldr	r2, [pc, #240]	@ (8000c7c <begin+0x204>)
 8000b8a:	8811      	ldrh	r1, [r2, #0]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 fc0f 	bl	80023b2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000b94:	4b3d      	ldr	r3, [pc, #244]	@ (8000c8c <begin+0x214>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a3a      	ldr	r2, [pc, #232]	@ (8000c84 <begin+0x20c>)
 8000b9a:	8811      	ldrh	r1, [r2, #0]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 fc07 	bl	80023b2 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 8000ba4:	4b36      	ldr	r3, [pc, #216]	@ (8000c80 <begin+0x208>)
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	2bff      	cmp	r3, #255	@ 0xff
 8000baa:	d007      	beq.n	8000bbc <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000bac:	4b37      	ldr	r3, [pc, #220]	@ (8000c8c <begin+0x214>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a33      	ldr	r2, [pc, #204]	@ (8000c80 <begin+0x208>)
 8000bb2:	8811      	ldrh	r1, [r2, #0]
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f001 fbfb 	bl	80023b2 <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8000bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8000c6c <begin+0x1f4>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	f003 0310 	and.w	r3, r3, #16
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d115      	bne.n	8000bf4 <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000bc8:	2003      	movs	r0, #3
 8000bca:	f000 f9f5 	bl	8000fb8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000bce:	2005      	movs	r0, #5
 8000bd0:	f001 f8aa 	bl	8001d28 <HAL_Delay>

    // second try
    write4bits(0x03);
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f000 f9ef 	bl	8000fb8 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8000bda:	2005      	movs	r0, #5
 8000bdc:	f001 f8a4 	bl	8001d28 <HAL_Delay>

    // third go!
    write4bits(0x03);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 f9e9 	bl	8000fb8 <write4bits>
    HAL_Delay(1);
 8000be6:	2001      	movs	r0, #1
 8000be8:	f001 f89e 	bl	8001d28 <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8000bec:	2002      	movs	r0, #2
 8000bee:	f000 f9e3 	bl	8000fb8 <write4bits>
 8000bf2:	e01d      	b.n	8000c30 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 8000bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c6c <begin+0x1f4>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	f043 0320 	orr.w	r3, r3, #32
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f955 	bl	8000eae <command>
    HAL_Delay(5);  // wait more than 4.1ms
 8000c04:	2005      	movs	r0, #5
 8000c06:	f001 f88f 	bl	8001d28 <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000c0a:	4b18      	ldr	r3, [pc, #96]	@ (8000c6c <begin+0x1f4>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	f043 0320 	orr.w	r3, r3, #32
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 f94a 	bl	8000eae <command>
    HAL_Delay(1);
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	f001 f884 	bl	8001d28 <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000c20:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <begin+0x1f4>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	f043 0320 	orr.w	r3, r3, #32
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f000 f93f 	bl	8000eae <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8000c30:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <begin+0x1f4>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	f043 0320 	orr.w	r3, r3, #32
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 f937 	bl	8000eae <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <begin+0x218>)
 8000c42:	2204      	movs	r2, #4
 8000c44:	701a      	strb	r2, [r3, #0]
  display();
 8000c46:	f000 f8f1 	bl	8000e2c <display>

  // clear it off
  clear();
 8000c4a:	f000 f8b3 	bl	8000db4 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <begin+0x21c>)
 8000c50:	2202      	movs	r2, #2
 8000c52:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <begin+0x21c>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	f043 0304 	orr.w	r3, r3, #4
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f925 	bl	8000eae <command>

}
 8000c64:	bf00      	nop
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	2000009c 	.word	0x2000009c
 8000c70:	2000009f 	.word	0x2000009f
 8000c74:	20000080 	.word	0x20000080
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	20000082 	.word	0x20000082
 8000c80:	20000084 	.word	0x20000084
 8000c84:	20000086 	.word	0x20000086
 8000c88:	20000088 	.word	0x20000088
 8000c8c:	20000098 	.word	0x20000098
 8000c90:	2000009d 	.word	0x2000009d
 8000c94:	2000009e 	.word	0x2000009e

08000c98 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b087      	sub	sp, #28
 8000c9c:	af00      	add	r7, sp, #0
    if(_port == GPIOA)
 8000c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d5c <enableClock+0xc4>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a2f      	ldr	r2, [pc, #188]	@ (8000d60 <enableClock+0xc8>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d10c      	bne.n	8000cc2 <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d64 <enableClock+0xcc>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	4a2d      	ldr	r2, [pc, #180]	@ (8000d64 <enableClock+0xcc>)
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	6193      	str	r3, [r2, #24]
 8000cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d64 <enableClock+0xcc>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	617b      	str	r3, [r7, #20]
 8000cbe:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOD_CLK_ENABLE();
	else if(_port == GPIOE)
		__HAL_RCC_GPIOE_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8000cc0:	e046      	b.n	8000d50 <enableClock+0xb8>
    else if(_port == GPIOB)
 8000cc2:	4b26      	ldr	r3, [pc, #152]	@ (8000d5c <enableClock+0xc4>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a28      	ldr	r2, [pc, #160]	@ (8000d68 <enableClock+0xd0>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d10c      	bne.n	8000ce6 <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ccc:	4b25      	ldr	r3, [pc, #148]	@ (8000d64 <enableClock+0xcc>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	4a24      	ldr	r2, [pc, #144]	@ (8000d64 <enableClock+0xcc>)
 8000cd2:	f043 0308 	orr.w	r3, r3, #8
 8000cd6:	6193      	str	r3, [r2, #24]
 8000cd8:	4b22      	ldr	r3, [pc, #136]	@ (8000d64 <enableClock+0xcc>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	f003 0308 	and.w	r3, r3, #8
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	693b      	ldr	r3, [r7, #16]
}
 8000ce4:	e034      	b.n	8000d50 <enableClock+0xb8>
	else if(_port == GPIOC)
 8000ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d5c <enableClock+0xc4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a20      	ldr	r2, [pc, #128]	@ (8000d6c <enableClock+0xd4>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d10c      	bne.n	8000d0a <enableClock+0x72>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d64 <enableClock+0xcc>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d64 <enableClock+0xcc>)
 8000cf6:	f043 0310 	orr.w	r3, r3, #16
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <enableClock+0xcc>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0310 	and.w	r3, r3, #16
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]
}
 8000d08:	e022      	b.n	8000d50 <enableClock+0xb8>
	else if(_port == GPIOD)
 8000d0a:	4b14      	ldr	r3, [pc, #80]	@ (8000d5c <enableClock+0xc4>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a18      	ldr	r2, [pc, #96]	@ (8000d70 <enableClock+0xd8>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d10c      	bne.n	8000d2e <enableClock+0x96>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <enableClock+0xcc>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	4a12      	ldr	r2, [pc, #72]	@ (8000d64 <enableClock+0xcc>)
 8000d1a:	f043 0320 	orr.w	r3, r3, #32
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b10      	ldr	r3, [pc, #64]	@ (8000d64 <enableClock+0xcc>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f003 0320 	and.w	r3, r3, #32
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
}
 8000d2c:	e010      	b.n	8000d50 <enableClock+0xb8>
	else if(_port == GPIOE)
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <enableClock+0xc4>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <enableClock+0xdc>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d10b      	bne.n	8000d50 <enableClock+0xb8>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8000d38:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <enableClock+0xcc>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	4a09      	ldr	r2, [pc, #36]	@ (8000d64 <enableClock+0xcc>)
 8000d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d42:	6193      	str	r3, [r2, #24]
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <enableClock+0xcc>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]
}
 8000d50:	bf00      	nop
 8000d52:	371c      	adds	r7, #28
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20000098 	.word	0x20000098
 8000d60:	40010800 	.word	0x40010800
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010c00 	.word	0x40010c00
 8000d6c:	40011000 	.word	0x40011000
 8000d70:	40011400 	.word	0x40011400
 8000d74:	40011800 	.word	0x40011800

08000d78 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
 8000d84:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <setRowOffsets+0x38>)
 8000d8c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <setRowOffsets+0x38>)
 8000d94:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <setRowOffsets+0x38>)
 8000d9c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	b2da      	uxtb	r2, r3
 8000da2:	4b03      	ldr	r3, [pc, #12]	@ (8000db0 <setRowOffsets+0x38>)
 8000da4:	70da      	strb	r2, [r3, #3]
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	200000a0 	.word	0x200000a0

08000db4 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8000db8:	2001      	movs	r0, #1
 8000dba:	f000 f878 	bl	8000eae <command>
  HAL_Delay(2);  // this command takes a long time!
 8000dbe:	2002      	movs	r0, #2
 8000dc0:	f000 ffb2 	bl	8001d28 <HAL_Delay>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	460a      	mov	r2, r1
 8000dd2:	71fb      	strb	r3, [r7, #7]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 8000dd8:	2304      	movs	r3, #4
 8000dda:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000ddc:	79bb      	ldrb	r3, [r7, #6]
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d803      	bhi.n	8000dec <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	3b01      	subs	r3, #1
 8000dea:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000dec:	4b0d      	ldr	r3, [pc, #52]	@ (8000e24 <setCursor+0x5c>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	79ba      	ldrb	r2, [r7, #6]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d303      	bcc.n	8000dfe <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 8000df6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <setCursor+0x5c>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000dfe:	79bb      	ldrb	r3, [r7, #6]
 8000e00:	4a09      	ldr	r2, [pc, #36]	@ (8000e28 <setCursor+0x60>)
 8000e02:	5cd2      	ldrb	r2, [r2, r3]
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	4413      	add	r3, r2
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	b25b      	sxtb	r3, r3
 8000e0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	4618      	mov	r0, r3
 8000e16:	f000 f84a 	bl	8000eae <command>
}
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	2000009f 	.word	0x2000009f
 8000e28:	200000a0 	.word	0x200000a0

08000e2c <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 8000e30:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <display+0x28>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	f043 0304 	orr.w	r3, r3, #4
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <display+0x28>)
 8000e3c:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <display+0x28>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 f830 	bl	8000eae <command>
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	2000009d 	.word	0x2000009d

08000e58 <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <print+0x12>
 8000e66:	2300      	movs	r3, #0
 8000e68:	e01d      	b.n	8000ea6 <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff f96c 	bl	800014c <strlen>
 8000e74:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]

  while (size--) {
 8000e7a:	e00c      	b.n	8000e96 <print+0x3e>
    if (write(*buffer++)) n++;
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	1c5a      	adds	r2, r3, #1
 8000e80:	617a      	str	r2, [r7, #20]
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 f820 	bl	8000eca <write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d008      	beq.n	8000ea2 <print+0x4a>
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	3301      	adds	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
  while (size--) {
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	1e5a      	subs	r2, r3, #1
 8000e9a:	613a      	str	r2, [r7, #16]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1ed      	bne.n	8000e7c <print+0x24>
 8000ea0:	e000      	b.n	8000ea4 <print+0x4c>
    else break;
 8000ea2:	bf00      	nop
  }
  return n;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3718      	adds	r7, #24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <command>:
  }
}

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 f813 	bl	8000ee8 <send>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <write>:

inline size_t write(uint8_t value) {
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f000 f805 	bl	8000ee8 <send>
  return 1; // assume sucess
 8000ede:	2301      	movs	r3, #1
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	460a      	mov	r2, r1
 8000ef2:	71fb      	strb	r3, [r7, #7]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8000ef8:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <send+0x6c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a16      	ldr	r2, [pc, #88]	@ (8000f58 <send+0x70>)
 8000efe:	8811      	ldrh	r1, [r2, #0]
 8000f00:	79ba      	ldrb	r2, [r7, #6]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f001 fa55 	bl	80023b2 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <send+0x74>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	2bff      	cmp	r3, #255	@ 0xff
 8000f0e:	d007      	beq.n	8000f20 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8000f10:	4b10      	ldr	r3, [pc, #64]	@ (8000f54 <send+0x6c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a11      	ldr	r2, [pc, #68]	@ (8000f5c <send+0x74>)
 8000f16:	8811      	ldrh	r1, [r2, #0]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f001 fa49 	bl	80023b2 <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 8000f20:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <send+0x78>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	f003 0310 	and.w	r3, r3, #16
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d004      	beq.n	8000f36 <send+0x4e>
    write8bits(value);
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 f86c 	bl	800100c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 8000f34:	e009      	b.n	8000f4a <send+0x62>
    write4bits(value>>4);
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	091b      	lsrs	r3, r3, #4
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 f83b 	bl	8000fb8 <write4bits>
    write4bits(value);
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 f837 	bl	8000fb8 <write4bits>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	20000098 	.word	0x20000098
 8000f58:	20000082 	.word	0x20000082
 8000f5c:	20000084 	.word	0x20000084
 8000f60:	2000009c 	.word	0x2000009c

08000f64 <pulseEnable>:

void pulseEnable(void) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <pulseEnable+0x4c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a11      	ldr	r2, [pc, #68]	@ (8000fb4 <pulseEnable+0x50>)
 8000f6e:	8811      	ldrh	r1, [r2, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fa1d 	bl	80023b2 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f000 fed5 	bl	8001d28 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8000f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <pulseEnable+0x4c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb4 <pulseEnable+0x50>)
 8000f84:	8811      	ldrh	r1, [r2, #0]
 8000f86:	2201      	movs	r2, #1
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f001 fa12 	bl	80023b2 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f000 feca 	bl	8001d28 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <pulseEnable+0x4c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a06      	ldr	r2, [pc, #24]	@ (8000fb4 <pulseEnable+0x50>)
 8000f9a:	8811      	ldrh	r1, [r2, #0]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f001 fa07 	bl	80023b2 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f000 febf 	bl	8001d28 <HAL_Delay>
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000098 	.word	0x20000098
 8000fb4:	20000086 	.word	0x20000086

08000fb8 <write4bits>:

void write4bits(uint8_t value) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	e013      	b.n	8000ff0 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <write4bits+0x4c>)
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8001008 <write4bits+0x50>)
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000fd4:	79fa      	ldrb	r2, [r7, #7]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	fa42 f303 	asr.w	r3, r2, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f001 f9e4 	bl	80023b2 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3301      	adds	r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	dde8      	ble.n	8000fc8 <write4bits+0x10>
  }

  pulseEnable();
 8000ff6:	f7ff ffb5 	bl	8000f64 <pulseEnable>
}
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000098 	.word	0x20000098
 8001008:	20000088 	.word	0x20000088

0800100c <write8bits>:

void write8bits(uint8_t value) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e013      	b.n	8001044 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800101c:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <write8bits+0x4c>)
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	4a0e      	ldr	r2, [pc, #56]	@ (800105c <write8bits+0x50>)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001028:	79fa      	ldrb	r2, [r7, #7]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	fa42 f303 	asr.w	r3, r2, r3
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	b2db      	uxtb	r3, r3
 8001038:	461a      	mov	r2, r3
 800103a:	f001 f9ba 	bl	80023b2 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	3301      	adds	r3, #1
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b07      	cmp	r3, #7
 8001048:	dde8      	ble.n	800101c <write8bits+0x10>
  }

  pulseEnable();
 800104a:	f7ff ff8b 	bl	8000f64 <pulseEnable>
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000098 	.word	0x20000098
 800105c:	20000088 	.word	0x20000088

08001060 <TransmitHEATCommand>:
#include <LiquidCrystal.h>
#include "Tx-Commands.h"



uint8_t TransmitHEATCommand(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b088      	sub	sp, #32
 8001064:	af00      	add	r7, sp, #0
	const char* msg = "HEAT";
 8001066:	4b11      	ldr	r3, [pc, #68]	@ (80010ac <TransmitHEATCommand+0x4c>)
 8001068:	61fb      	str	r3, [r7, #28]
	uint8_t packet[16];
	size_t len = strlen(msg);
 800106a:	69f8      	ldr	r0, [r7, #28]
 800106c:	f7ff f86e 	bl	800014c <strlen>
 8001070:	61b8      	str	r0, [r7, #24]
	size_t plen = len; /* Checksum + len */
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	617b      	str	r3, [r7, #20]
	GeneratePacketMsg(msg, packet, len);
 8001076:	463b      	mov	r3, r7
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4619      	mov	r1, r3
 800107c:	69f8      	ldr	r0, [r7, #28]
 800107e:	f000 f8d9 	bl	8001234 <GeneratePacketMsg>

	int8_t success = LoRa_transmit(&myLoRa, packet, plen + 2, 2000);
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	b2db      	uxtb	r3, r3
 8001086:	3302      	adds	r3, #2
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4639      	mov	r1, r7
 800108c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001090:	4807      	ldr	r0, [pc, #28]	@ (80010b0 <TransmitHEATCommand+0x50>)
 8001092:	f002 fef2 	bl	8003e7a <LoRa_transmit>
 8001096:	4603      	mov	r3, r0
 8001098:	74fb      	strb	r3, [r7, #19]
	LCD_UpdateAirMode(HEAT);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f9ac 	bl	80013f8 <LCD_UpdateAirMode>

	return success;
 80010a0:	7cfb      	ldrb	r3, [r7, #19]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	08004be8 	.word	0x08004be8
 80010b0:	200000a4 	.word	0x200000a4

080010b4 <TransmitACCommand>:

uint8_t TransmitACCommand(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
	const char* msg = "AC";
 80010ba:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <TransmitACCommand+0x4c>)
 80010bc:	61fb      	str	r3, [r7, #28]
	uint8_t packet[16];
	size_t len = strlen(msg);
 80010be:	69f8      	ldr	r0, [r7, #28]
 80010c0:	f7ff f844 	bl	800014c <strlen>
 80010c4:	61b8      	str	r0, [r7, #24]
	size_t plen = len; /* Checksum + len */
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	617b      	str	r3, [r7, #20]
	GeneratePacketMsg(msg, packet, len);
 80010ca:	463b      	mov	r3, r7
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4619      	mov	r1, r3
 80010d0:	69f8      	ldr	r0, [r7, #28]
 80010d2:	f000 f8af 	bl	8001234 <GeneratePacketMsg>

	int8_t success = LoRa_transmit(&myLoRa, packet, plen + 2, 2000);
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	3302      	adds	r3, #2
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4639      	mov	r1, r7
 80010e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80010e4:	4807      	ldr	r0, [pc, #28]	@ (8001104 <TransmitACCommand+0x50>)
 80010e6:	f002 fec8 	bl	8003e7a <LoRa_transmit>
 80010ea:	4603      	mov	r3, r0
 80010ec:	74fb      	strb	r3, [r7, #19]
	LCD_UpdateAirMode(AC);
 80010ee:	2001      	movs	r0, #1
 80010f0:	f000 f982 	bl	80013f8 <LCD_UpdateAirMode>

	return success;
 80010f4:	7cfb      	ldrb	r3, [r7, #19]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3720      	adds	r7, #32
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	08004bf0 	.word	0x08004bf0
 8001104:	200000a4 	.word	0x200000a4

08001108 <TransmitTEMPUPCommand>:

uint8_t TransmitTEMPUPCommand(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af00      	add	r7, sp, #0
	if (temp_setpt >= 35) return 0;
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <TransmitTEMPUPCommand+0x60>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b22      	cmp	r3, #34	@ 0x22
 8001114:	d901      	bls.n	800111a <TransmitTEMPUPCommand+0x12>
 8001116:	2300      	movs	r3, #0
 8001118:	e022      	b.n	8001160 <TransmitTEMPUPCommand+0x58>
	const char* msg = "TEMP_UP";
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <TransmitTEMPUPCommand+0x64>)
 800111c:	61fb      	str	r3, [r7, #28]
	uint8_t packet[16];
	size_t len = strlen(msg);
 800111e:	69f8      	ldr	r0, [r7, #28]
 8001120:	f7ff f814 	bl	800014c <strlen>
 8001124:	61b8      	str	r0, [r7, #24]
	size_t plen = len; /* Checksum + len */
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	617b      	str	r3, [r7, #20]
	GeneratePacketMsg(msg, packet, len);
 800112a:	463b      	mov	r3, r7
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4619      	mov	r1, r3
 8001130:	69f8      	ldr	r0, [r7, #28]
 8001132:	f000 f87f 	bl	8001234 <GeneratePacketMsg>
	temp_setpt++;
 8001136:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <TransmitTEMPUPCommand+0x60>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <TransmitTEMPUPCommand+0x60>)
 8001140:	701a      	strb	r2, [r3, #0]

	int8_t success = LoRa_transmit(&myLoRa, packet, plen + 2, 2000);
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	3302      	adds	r3, #2
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4639      	mov	r1, r7
 800114c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001150:	4807      	ldr	r0, [pc, #28]	@ (8001170 <TransmitTEMPUPCommand+0x68>)
 8001152:	f002 fe92 	bl	8003e7a <LoRa_transmit>
 8001156:	4603      	mov	r3, r0
 8001158:	74fb      	strb	r3, [r7, #19]
	LCD_UpdateSetpt();
 800115a:	f000 f91b 	bl	8001394 <LCD_UpdateSetpt>

	return success;
 800115e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200000e5 	.word	0x200000e5
 800116c:	08004bf4 	.word	0x08004bf4
 8001170:	200000a4 	.word	0x200000a4

08001174 <TransmitTEMPDOWNCommand>:

uint8_t TransmitTEMPDOWNCommand(void) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
	if (temp_setpt <= 5) return 0;
 800117a:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <TransmitTEMPDOWNCommand+0x60>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b05      	cmp	r3, #5
 8001180:	d801      	bhi.n	8001186 <TransmitTEMPDOWNCommand+0x12>
 8001182:	2300      	movs	r3, #0
 8001184:	e022      	b.n	80011cc <TransmitTEMPDOWNCommand+0x58>
	const char* msg = "TEMP_DOWN";
 8001186:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <TransmitTEMPDOWNCommand+0x64>)
 8001188:	61fb      	str	r3, [r7, #28]
	uint8_t packet[16];
	size_t len = strlen(msg);
 800118a:	69f8      	ldr	r0, [r7, #28]
 800118c:	f7fe ffde 	bl	800014c <strlen>
 8001190:	61b8      	str	r0, [r7, #24]
	size_t plen = len; /* Checksum + len */
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	617b      	str	r3, [r7, #20]
	GeneratePacketMsg(msg, packet, len);
 8001196:	463b      	mov	r3, r7
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	4619      	mov	r1, r3
 800119c:	69f8      	ldr	r0, [r7, #28]
 800119e:	f000 f849 	bl	8001234 <GeneratePacketMsg>
	temp_setpt--;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <TransmitTEMPDOWNCommand+0x60>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <TransmitTEMPDOWNCommand+0x60>)
 80011ac:	701a      	strb	r2, [r3, #0]

	int8_t success = LoRa_transmit(&myLoRa, packet, plen + 2, 2000);
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	3302      	adds	r3, #2
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	4639      	mov	r1, r7
 80011b8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011bc:	4807      	ldr	r0, [pc, #28]	@ (80011dc <TransmitTEMPDOWNCommand+0x68>)
 80011be:	f002 fe5c 	bl	8003e7a <LoRa_transmit>
 80011c2:	4603      	mov	r3, r0
 80011c4:	74fb      	strb	r3, [r7, #19]
	LCD_UpdateSetpt();
 80011c6:	f000 f8e5 	bl	8001394 <LCD_UpdateSetpt>

	return success;
 80011ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200000e5 	.word	0x200000e5
 80011d8:	08004bfc 	.word	0x08004bfc
 80011dc:	200000a4 	.word	0x200000a4

080011e0 <TransmitOFFCommand>:

uint8_t TransmitOFFCommand(void) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
	const char* msg = "OFF";
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <TransmitOFFCommand+0x4c>)
 80011e8:	61fb      	str	r3, [r7, #28]
	uint8_t packet[16];
	size_t len = strlen(msg);
 80011ea:	69f8      	ldr	r0, [r7, #28]
 80011ec:	f7fe ffae 	bl	800014c <strlen>
 80011f0:	61b8      	str	r0, [r7, #24]
	size_t plen = len; /* Checksum + len */
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	617b      	str	r3, [r7, #20]
	GeneratePacketMsg(msg, packet, len);
 80011f6:	463b      	mov	r3, r7
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4619      	mov	r1, r3
 80011fc:	69f8      	ldr	r0, [r7, #28]
 80011fe:	f000 f819 	bl	8001234 <GeneratePacketMsg>

	uint8_t success = LoRa_transmit(&myLoRa, packet, plen + 2, 2000);
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	3302      	adds	r3, #2
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4639      	mov	r1, r7
 800120c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001210:	4807      	ldr	r0, [pc, #28]	@ (8001230 <TransmitOFFCommand+0x50>)
 8001212:	f002 fe32 	bl	8003e7a <LoRa_transmit>
 8001216:	4603      	mov	r3, r0
 8001218:	74fb      	strb	r3, [r7, #19]
	LCD_UpdateAirMode(OFF);
 800121a:	f04f 30ff 	mov.w	r0, #4294967295
 800121e:	f000 f8eb 	bl	80013f8 <LCD_UpdateAirMode>

	return success;
 8001222:	7cfb      	ldrb	r3, [r7, #19]
}
 8001224:	4618      	mov	r0, r3
 8001226:	3720      	adds	r7, #32
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	08004c08 	.word	0x08004c08
 8001230:	200000a4 	.word	0x200000a4

08001234 <GeneratePacketMsg>:

void GeneratePacketMsg(const char* msg, uint8_t* buf, size_t len) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
	/* [0] = len
	 * [..] = data
	 * [len + 1] = checksum
	 */
	size_t i;
	uint8_t checksum = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	74fb      	strb	r3, [r7, #19]

	buf[0] = (uint8_t)len;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	b2da      	uxtb	r2, r3
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	701a      	strb	r2, [r3, #0]

	memcpy(&buf[1], msg, len);
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	3301      	adds	r3, #1
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68f9      	ldr	r1, [r7, #12]
 8001254:	4618      	mov	r0, r3
 8001256:	f003 f85f 	bl	8004318 <memcpy>

	for(i = 0; i < len; i++)
 800125a:	2300      	movs	r3, #0
 800125c:	617b      	str	r3, [r7, #20]
 800125e:	e009      	b.n	8001274 <GeneratePacketMsg+0x40>
		checksum ^= msg[i];
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	4413      	add	r3, r2
 8001266:	781a      	ldrb	r2, [r3, #0]
 8001268:	7cfb      	ldrb	r3, [r7, #19]
 800126a:	4053      	eors	r3, r2
 800126c:	74fb      	strb	r3, [r7, #19]
	for(i = 0; i < len; i++)
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	429a      	cmp	r2, r3
 800127a:	d3f1      	bcc.n	8001260 <GeneratePacketMsg+0x2c>
	buf[len + 1] = checksum;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3301      	adds	r3, #1
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	4413      	add	r3, r2
 8001284:	7cfa      	ldrb	r2, [r7, #19]
 8001286:	701a      	strb	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <LCD_StrInit>:


/* Communicating with our LCD */
void LCD_StrInit(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
    char setpt_str[] = "Setpt:";
 8001296:	4a22      	ldr	r2, [pc, #136]	@ (8001320 <LCD_StrInit+0x90>)
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012a0:	6018      	str	r0, [r3, #0]
 80012a2:	3304      	adds	r3, #4
 80012a4:	8019      	strh	r1, [r3, #0]
 80012a6:	3302      	adds	r3, #2
 80012a8:	0c0a      	lsrs	r2, r1, #16
 80012aa:	701a      	strb	r2, [r3, #0]
    char temp_str[] = "T:";
 80012ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001324 <LCD_StrInit+0x94>)
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	6812      	ldr	r2, [r2, #0]
 80012b2:	4611      	mov	r1, r2
 80012b4:	8019      	strh	r1, [r3, #0]
 80012b6:	3302      	adds	r3, #2
 80012b8:	0c12      	lsrs	r2, r2, #16
 80012ba:	701a      	strb	r2, [r3, #0]
    char off_str[] = "Off";
 80012bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <LCD_StrInit+0x98>)
 80012be:	603b      	str	r3, [r7, #0]

    // Setpt
    setCursor(0, 0);
 80012c0:	2100      	movs	r1, #0
 80012c2:	2000      	movs	r0, #0
 80012c4:	f7ff fd80 	bl	8000dc8 <setCursor>
    print(setpt_str);
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fdc3 	bl	8000e58 <print>

    // Temp
    setCursor(14, 0);
 80012d2:	2100      	movs	r1, #0
 80012d4:	200e      	movs	r0, #14
 80012d6:	f7ff fd77 	bl	8000dc8 <setCursor>
    print(temp_str);
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fdbb 	bl	8000e58 <print>

    // Air mode
    setCursor((LCD_COLS / 2) - strlen(off_str) / 2, 3);
 80012e2:	463b      	mov	r3, r7
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7fe ff31 	bl	800014c <strlen>
 80012ea:	4603      	mov	r3, r0
 80012ec:	085b      	lsrs	r3, r3, #1
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	f1c3 030a 	rsb	r3, r3, #10
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2103      	movs	r1, #3
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fd65 	bl	8000dc8 <setCursor>
    print(off_str);
 80012fe:	463b      	mov	r3, r7
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fda9 	bl	8000e58 <print>

    LCD_UpdateTemp();
 8001306:	f000 f813 	bl	8001330 <LCD_UpdateTemp>
    LCD_UpdateSetpt();
 800130a:	f000 f843 	bl	8001394 <LCD_UpdateSetpt>
    LCD_UpdateAirMode(air_mode);
 800130e:	4b07      	ldr	r3, [pc, #28]	@ (800132c <LCD_StrInit+0x9c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4618      	mov	r0, r3
 8001314:	f000 f870 	bl	80013f8 <LCD_UpdateAirMode>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	08004c0c 	.word	0x08004c0c
 8001324:	08004c14 	.word	0x08004c14
 8001328:	0066664f 	.word	0x0066664f
 800132c:	20000004 	.word	0x20000004

08001330 <LCD_UpdateTemp>:

void LCD_UpdateTemp() {
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
    char num_str[10];
    setCursor(16, 0);
 8001336:	2100      	movs	r1, #0
 8001338:	2010      	movs	r0, #16
 800133a:	f7ff fd45 	bl	8000dc8 <setCursor>

    if (temperature < 10) {
 800133e:	4b11      	ldr	r3, [pc, #68]	@ (8001384 <LCD_UpdateTemp+0x54>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b09      	cmp	r3, #9
 8001344:	d808      	bhi.n	8001358 <LCD_UpdateTemp+0x28>
        sprintf(num_str, " %d", temperature);
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <LCD_UpdateTemp+0x54>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	490e      	ldr	r1, [pc, #56]	@ (8001388 <LCD_UpdateTemp+0x58>)
 8001350:	4618      	mov	r0, r3
 8001352:	f002 ff8d 	bl	8004270 <siprintf>
 8001356:	e007      	b.n	8001368 <LCD_UpdateTemp+0x38>
    } else {
        sprintf(num_str, "%d", temperature);
 8001358:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <LCD_UpdateTemp+0x54>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	490a      	ldr	r1, [pc, #40]	@ (800138c <LCD_UpdateTemp+0x5c>)
 8001362:	4618      	mov	r0, r3
 8001364:	f002 ff84 	bl	8004270 <siprintf>
    }

    print(num_str);
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fd74 	bl	8000e58 <print>
    write(0xDF);  // Degree symbol
 8001370:	20df      	movs	r0, #223	@ 0xdf
 8001372:	f7ff fdaa 	bl	8000eca <write>
    print("C");
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <LCD_UpdateTemp+0x60>)
 8001378:	f7ff fd6e 	bl	8000e58 <print>
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200000e4 	.word	0x200000e4
 8001388:	08004c18 	.word	0x08004c18
 800138c:	08004c1c 	.word	0x08004c1c
 8001390:	08004c20 	.word	0x08004c20

08001394 <LCD_UpdateSetpt>:

void LCD_UpdateSetpt() {
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
    char num_str[10];
    setCursor(6, 0);
 800139a:	2100      	movs	r1, #0
 800139c:	2006      	movs	r0, #6
 800139e:	f7ff fd13 	bl	8000dc8 <setCursor>

    if (temp_setpt < 10) {
 80013a2:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <LCD_UpdateSetpt+0x54>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b09      	cmp	r3, #9
 80013a8:	d808      	bhi.n	80013bc <LCD_UpdateSetpt+0x28>
        sprintf(num_str, " %d", temp_setpt);
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <LCD_UpdateSetpt+0x54>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	490e      	ldr	r1, [pc, #56]	@ (80013ec <LCD_UpdateSetpt+0x58>)
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 ff5b 	bl	8004270 <siprintf>
 80013ba:	e007      	b.n	80013cc <LCD_UpdateSetpt+0x38>
    } else {
        sprintf(num_str, "%d", temp_setpt);
 80013bc:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <LCD_UpdateSetpt+0x54>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	490a      	ldr	r1, [pc, #40]	@ (80013f0 <LCD_UpdateSetpt+0x5c>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 ff52 	bl	8004270 <siprintf>
    }

    print(num_str);
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fd42 	bl	8000e58 <print>
    write(0xDF);  // Degree symbol
 80013d4:	20df      	movs	r0, #223	@ 0xdf
 80013d6:	f7ff fd78 	bl	8000eca <write>
    print("C");
 80013da:	4806      	ldr	r0, [pc, #24]	@ (80013f4 <LCD_UpdateSetpt+0x60>)
 80013dc:	f7ff fd3c 	bl	8000e58 <print>
}
 80013e0:	bf00      	nop
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	200000e5 	.word	0x200000e5
 80013ec:	08004c18 	.word	0x08004c18
 80013f0:	08004c1c 	.word	0x08004c1c
 80013f4:	08004c20 	.word	0x08004c20

080013f8 <LCD_UpdateAirMode>:

void LCD_UpdateAirMode(size_t new_air_mode) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
    char heat_str[] = "Heat On";
 8001400:	4a35      	ldr	r2, [pc, #212]	@ (80014d8 <LCD_UpdateAirMode+0xe0>)
 8001402:	f107 0318 	add.w	r3, r7, #24
 8001406:	e892 0003 	ldmia.w	r2, {r0, r1}
 800140a:	e883 0003 	stmia.w	r3, {r0, r1}
    char ac_str[] = "Cool On";
 800140e:	4a33      	ldr	r2, [pc, #204]	@ (80014dc <LCD_UpdateAirMode+0xe4>)
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001418:	e883 0003 	stmia.w	r3, {r0, r1}
    char off_str[] = "  Off  ";
 800141c:	4a30      	ldr	r2, [pc, #192]	@ (80014e0 <LCD_UpdateAirMode+0xe8>)
 800141e:	f107 0308 	add.w	r3, r7, #8
 8001422:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001426:	e883 0003 	stmia.w	r3, {r0, r1}

    if (new_air_mode == HEAT) {
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d117      	bne.n	8001460 <LCD_UpdateAirMode+0x68>
        setCursor((LCD_COLS / 2) - strlen(heat_str) / 2,3);
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	4618      	mov	r0, r3
 8001436:	f7fe fe89 	bl	800014c <strlen>
 800143a:	4603      	mov	r3, r0
 800143c:	085b      	lsrs	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	f1c3 030a 	rsb	r3, r3, #10
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2103      	movs	r1, #3
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff fcbd 	bl	8000dc8 <setCursor>
        air_mode = HEAT;
 800144e:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <LCD_UpdateAirMode+0xec>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
        print(heat_str);
 8001454:	f107 0318 	add.w	r3, r7, #24
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fcfd 	bl	8000e58 <print>
    } else if (new_air_mode == OFF) {
        setCursor((LCD_COLS / 2) - strlen(off_str) / 2,3);
        air_mode = OFF;
        print(off_str);
    }
}
 800145e:	e036      	b.n	80014ce <LCD_UpdateAirMode+0xd6>
    } else if (new_air_mode == AC) {
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d117      	bne.n	8001496 <LCD_UpdateAirMode+0x9e>
        setCursor((LCD_COLS / 2) - strlen(ac_str) / 2,3);
 8001466:	f107 0310 	add.w	r3, r7, #16
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe fe6e 	bl	800014c <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	085b      	lsrs	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	f1c3 030a 	rsb	r3, r3, #10
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2103      	movs	r1, #3
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fca2 	bl	8000dc8 <setCursor>
        air_mode = AC;
 8001484:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <LCD_UpdateAirMode+0xec>)
 8001486:	2201      	movs	r2, #1
 8001488:	601a      	str	r2, [r3, #0]
        print(ac_str);
 800148a:	f107 0310 	add.w	r3, r7, #16
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fce2 	bl	8000e58 <print>
}
 8001494:	e01b      	b.n	80014ce <LCD_UpdateAirMode+0xd6>
    } else if (new_air_mode == OFF) {
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800149c:	d117      	bne.n	80014ce <LCD_UpdateAirMode+0xd6>
        setCursor((LCD_COLS / 2) - strlen(off_str) / 2,3);
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7fe fe52 	bl	800014c <strlen>
 80014a8:	4603      	mov	r3, r0
 80014aa:	085b      	lsrs	r3, r3, #1
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	f1c3 030a 	rsb	r3, r3, #10
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2103      	movs	r1, #3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fc86 	bl	8000dc8 <setCursor>
        air_mode = OFF;
 80014bc:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <LCD_UpdateAirMode+0xec>)
 80014be:	f04f 32ff 	mov.w	r2, #4294967295
 80014c2:	601a      	str	r2, [r3, #0]
        print(off_str);
 80014c4:	f107 0308 	add.w	r3, r7, #8
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fcc5 	bl	8000e58 <print>
}
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	08004c24 	.word	0x08004c24
 80014dc:	08004c2c 	.word	0x08004c2c
 80014e0:	08004c34 	.word	0x08004c34
 80014e4:	20000004 	.word	0x20000004

080014e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fc:	4b3a      	ldr	r3, [pc, #232]	@ (80015e8 <MX_GPIO_Init+0x100>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a39      	ldr	r2, [pc, #228]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001502:	f043 0310 	orr.w	r3, r3, #16
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b37      	ldr	r3, [pc, #220]	@ (80015e8 <MX_GPIO_Init+0x100>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f003 0310 	and.w	r3, r3, #16
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001514:	4b34      	ldr	r3, [pc, #208]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a33      	ldr	r2, [pc, #204]	@ (80015e8 <MX_GPIO_Init+0x100>)
 800151a:	f043 0320 	orr.w	r3, r3, #32
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b31      	ldr	r3, [pc, #196]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0320 	and.w	r3, r3, #32
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152c:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <MX_GPIO_Init+0x100>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a2d      	ldr	r2, [pc, #180]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001532:	f043 0304 	orr.w	r3, r3, #4
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b2b      	ldr	r3, [pc, #172]	@ (80015e8 <MX_GPIO_Init+0x100>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f003 0304 	and.w	r3, r3, #4
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001544:	4b28      	ldr	r3, [pc, #160]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a27      	ldr	r2, [pc, #156]	@ (80015e8 <MX_GPIO_Init+0x100>)
 800154a:	f043 0308 	orr.w	r3, r3, #8
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b25      	ldr	r3, [pc, #148]	@ (80015e8 <MX_GPIO_Init+0x100>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001562:	4822      	ldr	r0, [pc, #136]	@ (80015ec <MX_GPIO_Init+0x104>)
 8001564:	f000 ff25 	bl	80023b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001568:	2201      	movs	r2, #1
 800156a:	2103      	movs	r1, #3
 800156c:	4820      	ldr	r0, [pc, #128]	@ (80015f0 <MX_GPIO_Init+0x108>)
 800156e:	f000 ff20 	bl	80023b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001572:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001576:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2302      	movs	r3, #2
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 0310 	add.w	r3, r7, #16
 8001588:	4619      	mov	r1, r3
 800158a:	4818      	ldr	r0, [pc, #96]	@ (80015ec <MX_GPIO_Init+0x104>)
 800158c:	f000 fd76 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = Heat_On_Pin|Cool_On_Pin|Off_State_Pin|Temp_Up_Pin
 8001590:	f240 6307 	movw	r3, #1543	@ 0x607
 8001594:	613b      	str	r3, [r7, #16]
                          |Temp_Down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800159a:	2301      	movs	r3, #1
 800159c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f107 0310 	add.w	r3, r7, #16
 80015a2:	4619      	mov	r1, r3
 80015a4:	4813      	ldr	r0, [pc, #76]	@ (80015f4 <MX_GPIO_Init+0x10c>)
 80015a6:	f000 fd69 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 80015aa:	2303      	movs	r3, #3
 80015ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b6:	2302      	movs	r3, #2
 80015b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	4619      	mov	r1, r3
 80015c0:	480b      	ldr	r0, [pc, #44]	@ (80015f0 <MX_GPIO_Init+0x108>)
 80015c2:	f000 fd5b 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80015c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015cc:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <MX_GPIO_Init+0x110>)
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015d0:	2302      	movs	r3, #2
 80015d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4619      	mov	r1, r3
 80015da:	4805      	ldr	r0, [pc, #20]	@ (80015f0 <MX_GPIO_Init+0x108>)
 80015dc:	f000 fd4e 	bl	800207c <HAL_GPIO_Init>

}
 80015e0:	bf00      	nop
 80015e2:	3720      	adds	r7, #32
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40011000 	.word	0x40011000
 80015f0:	40010c00 	.word	0x40010c00
 80015f4:	40010800 	.word	0x40010800
 80015f8:	10110000 	.word	0x10110000

080015fc <Get_TempUpButtonState>:
uint8_t TransmitACCommand(void);
uint8_t TransmitTEMPUPCommand(void);
uint8_t TransmitTEMPDOWNCommand(void);
uint8_t TransmitOFFCommand(void);

__STATIC_INLINE uint8_t Get_TempUpButtonState(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	return (air_mode == HEAT || air_mode == AC)
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <Get_TempUpButtonState+0x28>)
 8001602:	681b      	ldr	r3, [r3, #0]
			? HAL_GPIO_ReadPin(TEMP_PORT, Temp_Up_Pin) : BUSY;
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <Get_TempUpButtonState+0x14>
	return (air_mode == HEAT || air_mode == AC)
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <Get_TempUpButtonState+0x28>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d106      	bne.n	800161e <Get_TempUpButtonState+0x22>
			? HAL_GPIO_ReadPin(TEMP_PORT, Temp_Up_Pin) : BUSY;
 8001610:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001614:	4804      	ldr	r0, [pc, #16]	@ (8001628 <Get_TempUpButtonState+0x2c>)
 8001616:	f000 feb5 	bl	8002384 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	e000      	b.n	8001620 <Get_TempUpButtonState+0x24>
 800161e:	2301      	movs	r3, #1
}
 8001620:	4618      	mov	r0, r3
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000004 	.word	0x20000004
 8001628:	40010800 	.word	0x40010800

0800162c <Get_TempDownButtonState>:

__STATIC_INLINE uint8_t Get_TempDownButtonState(void) {
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	return (air_mode == HEAT || air_mode == AC)
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <Get_TempDownButtonState+0x28>)
 8001632:	681b      	ldr	r3, [r3, #0]
			? HAL_GPIO_ReadPin(TEMP_PORT, Temp_Down_Pin) : BUSY;
 8001634:	2b00      	cmp	r3, #0
 8001636:	d003      	beq.n	8001640 <Get_TempDownButtonState+0x14>
	return (air_mode == HEAT || air_mode == AC)
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <Get_TempDownButtonState+0x28>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d106      	bne.n	800164e <Get_TempDownButtonState+0x22>
			? HAL_GPIO_ReadPin(TEMP_PORT, Temp_Down_Pin) : BUSY;
 8001640:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001644:	4804      	ldr	r0, [pc, #16]	@ (8001658 <Get_TempDownButtonState+0x2c>)
 8001646:	f000 fe9d 	bl	8002384 <HAL_GPIO_ReadPin>
 800164a:	4603      	mov	r3, r0
 800164c:	e000      	b.n	8001650 <Get_TempDownButtonState+0x24>
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000004 	.word	0x20000004
 8001658:	40010800 	.word	0x40010800

0800165c <Get_HeatButtonState>:

__STATIC_INLINE uint8_t Get_HeatButtonState(void) {
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	return air_mode != HEAT
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <Get_HeatButtonState+0x20>)
 8001662:	681b      	ldr	r3, [r3, #0]
			? HAL_GPIO_ReadPin(TEMP_PORT, Heat_On_Pin) : BUSY;
 8001664:	2b00      	cmp	r3, #0
 8001666:	d005      	beq.n	8001674 <Get_HeatButtonState+0x18>
 8001668:	2101      	movs	r1, #1
 800166a:	4805      	ldr	r0, [pc, #20]	@ (8001680 <Get_HeatButtonState+0x24>)
 800166c:	f000 fe8a 	bl	8002384 <HAL_GPIO_ReadPin>
 8001670:	4603      	mov	r3, r0
 8001672:	e000      	b.n	8001676 <Get_HeatButtonState+0x1a>
 8001674:	2301      	movs	r3, #1
}
 8001676:	4618      	mov	r0, r3
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000004 	.word	0x20000004
 8001680:	40010800 	.word	0x40010800

08001684 <Get_ACButtonState>:

__STATIC_INLINE uint8_t Get_ACButtonState(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	return air_mode != AC
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <Get_ACButtonState+0x20>)
 800168a:	681b      	ldr	r3, [r3, #0]
			? HAL_GPIO_ReadPin(TEMP_PORT, Cool_On_Pin) : BUSY;
 800168c:	2b01      	cmp	r3, #1
 800168e:	d005      	beq.n	800169c <Get_ACButtonState+0x18>
 8001690:	2102      	movs	r1, #2
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <Get_ACButtonState+0x24>)
 8001694:	f000 fe76 	bl	8002384 <HAL_GPIO_ReadPin>
 8001698:	4603      	mov	r3, r0
 800169a:	e000      	b.n	800169e <Get_ACButtonState+0x1a>
 800169c:	2301      	movs	r3, #1
}
 800169e:	4618      	mov	r0, r3
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000004 	.word	0x20000004
 80016a8:	40010800 	.word	0x40010800

080016ac <Get_OffButtonState>:

__STATIC_INLINE uint8_t Get_OffButtonState(void) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(TEMP_PORT, Off_State_Pin);
 80016b0:	2104      	movs	r1, #4
 80016b2:	4803      	ldr	r0, [pc, #12]	@ (80016c0 <Get_OffButtonState+0x14>)
 80016b4:	f000 fe66 	bl	8002384 <HAL_GPIO_ReadPin>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40010800 	.word	0x40010800

080016c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c4:	b5b0      	push	{r4, r5, r7, lr}
 80016c6:	b0a2      	sub	sp, #136	@ 0x88
 80016c8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ca:	f000 facb 	bl	8001c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ce:	f000 f8fb 	bl	80018c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d2:	f7ff ff09 	bl	80014e8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016d6:	f000 f973 	bl	80019c0 <MX_SPI1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80016da:	f000 f93a 	bl	8001952 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */



  myLoRa = newLoRa();
 80016de:	4c6f      	ldr	r4, [pc, #444]	@ (800189c <main+0x1d8>)
 80016e0:	463b      	mov	r3, r7
 80016e2:	4618      	mov	r0, r3
 80016e4:	f002 f911 	bl	800390a <newLoRa>
 80016e8:	4625      	mov	r5, r4
 80016ea:	463c      	mov	r4, r7
 80016ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016f4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016f8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  myLoRa.hSPIx = &hspi1;
 80016fc:	4b67      	ldr	r3, [pc, #412]	@ (800189c <main+0x1d8>)
 80016fe:	4a68      	ldr	r2, [pc, #416]	@ (80018a0 <main+0x1dc>)
 8001700:	619a      	str	r2, [r3, #24]
  myLoRa.CS_port = GPIOB;
 8001702:	4b66      	ldr	r3, [pc, #408]	@ (800189c <main+0x1d8>)
 8001704:	4a67      	ldr	r2, [pc, #412]	@ (80018a4 <main+0x1e0>)
 8001706:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin = GPIO_PIN_0;
 8001708:	4b64      	ldr	r3, [pc, #400]	@ (800189c <main+0x1d8>)
 800170a:	2201      	movs	r2, #1
 800170c:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port = GPIOB;
 800170e:	4b63      	ldr	r3, [pc, #396]	@ (800189c <main+0x1d8>)
 8001710:	4a64      	ldr	r2, [pc, #400]	@ (80018a4 <main+0x1e0>)
 8001712:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin = GPIO_PIN_1;
 8001714:	4b61      	ldr	r3, [pc, #388]	@ (800189c <main+0x1d8>)
 8001716:	2202      	movs	r2, #2
 8001718:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port = GPIOB;
 800171a:	4b60      	ldr	r3, [pc, #384]	@ (800189c <main+0x1d8>)
 800171c:	4a61      	ldr	r2, [pc, #388]	@ (80018a4 <main+0x1e0>)
 800171e:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin = GPIO_PIN_10;
 8001720:	4b5e      	ldr	r3, [pc, #376]	@ (800189c <main+0x1d8>)
 8001722:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001726:	829a      	strh	r2, [r3, #20]

  if (LoRa_init(&myLoRa) != LORA_OK) {
 8001728:	485c      	ldr	r0, [pc, #368]	@ (800189c <main+0x1d8>)
 800172a:	f002 fc72 	bl	8004012 <LoRa_init>
 800172e:	4603      	mov	r3, r0
 8001730:	2bc8      	cmp	r3, #200	@ 0xc8
 8001732:	d002      	beq.n	800173a <main+0x76>
	  print("LoRa Failed!");
 8001734:	485c      	ldr	r0, [pc, #368]	@ (80018a8 <main+0x1e4>)
 8001736:	f7ff fb8f 	bl	8000e58 <print>
  }
  LoRa_stat = 1;
 800173a:	4b5c      	ldr	r3, [pc, #368]	@ (80018ac <main+0x1e8>)
 800173c:	2201      	movs	r2, #1
 800173e:	801a      	strh	r2, [r3, #0]

  LiquidCrystal(GPIOB, LCD_RS_Pin, 255, LCD_E_Pin,
 8001740:	2380      	movs	r3, #128	@ 0x80
 8001742:	9303      	str	r3, [sp, #12]
 8001744:	2340      	movs	r3, #64	@ 0x40
 8001746:	9302      	str	r3, [sp, #8]
 8001748:	2320      	movs	r3, #32
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	2310      	movs	r3, #16
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001754:	22ff      	movs	r2, #255	@ 0xff
 8001756:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800175a:	4852      	ldr	r0, [pc, #328]	@ (80018a4 <main+0x1e0>)
 800175c:	f7ff f8f4 	bl	8000948 <LiquidCrystal>
		  LCD_D7_Pin, LCD_D6_Pin, LCD_D5_Pin, LCD_D4_Pin);
  Buttons button[] = {
 8001760:	4b53      	ldr	r3, [pc, #332]	@ (80018b0 <main+0x1ec>)
 8001762:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001766:	461d      	mov	r5, r3
 8001768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800176a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800176e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001774:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001778:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		  {FREE, Get_TempDownButtonState, TransmitTEMPDOWNCommand},
		  {FREE, Get_HeatButtonState, TransmitHEATCommand},
		  {FREE, Get_ACButtonState, TransmitACCommand},
		  {FREE, Get_OffButtonState, TransmitOFFCommand}
  };
  air_mode = OFF;
 800177c:	4b4d      	ldr	r3, [pc, #308]	@ (80018b4 <main+0x1f0>)
 800177e:	f04f 32ff 	mov.w	r2, #4294967295
 8001782:	601a      	str	r2, [r3, #0]
  char* command;
  LCD_StrInit();
 8001784:	f7ff fd84 	bl	8001290 <LCD_StrInit>
  LoRa_startReceiving(&myLoRa);
 8001788:	4844      	ldr	r0, [pc, #272]	@ (800189c <main+0x1d8>)
 800178a:	f002 fbce 	bl	8003f2a <LoRa_startReceiving>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  size_t i;
	  if (rx_ready) {
 800178e:	4b4a      	ldr	r3, [pc, #296]	@ (80018b8 <main+0x1f4>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	d020      	beq.n	80017da <main+0x116>
		  command = (char*) RxBuffer;
 8001798:	4b48      	ldr	r3, [pc, #288]	@ (80018bc <main+0x1f8>)
 800179a:	673b      	str	r3, [r7, #112]	@ 0x70
		  rx_ready = 0;
 800179c:	4b46      	ldr	r3, [pc, #280]	@ (80018b8 <main+0x1f4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
		  if (atoi(command) != 0) {
 80017a2:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80017a4:	f002 fcdc 	bl	8004160 <atoi>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d015      	beq.n	80017da <main+0x116>
			  uint16_t tmp = atoi(command);
 80017ae:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80017b0:	f002 fcd6 	bl	8004160 <atoi>
 80017b4:	4603      	mov	r3, r0
 80017b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
			  /* We receive 16 bits, upper 8 bits hold temp, lower 8 bits hold setpoint*/
			  temp_setpt = tmp & 0xFF;
 80017ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	4b3f      	ldr	r3, [pc, #252]	@ (80018c0 <main+0x1fc>)
 80017c2:	701a      	strb	r2, [r3, #0]
			  temperature = (tmp >> 8) & 0xFF;
 80017c4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4b3d      	ldr	r3, [pc, #244]	@ (80018c4 <main+0x200>)
 80017d0:	701a      	strb	r2, [r3, #0]
			  LCD_UpdateSetpt();
 80017d2:	f7ff fddf 	bl	8001394 <LCD_UpdateSetpt>
			  LCD_UpdateTemp();
 80017d6:	f7ff fdab 	bl	8001330 <LCD_UpdateTemp>
		  }
	  }

	  for (i = 0; i < MAX_BUTTONS; i++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80017de:	e058      	b.n	8001892 <main+0x1ce>
		  if (button[i].GetPinState() == FREE && button[i].state == FREE) {
 80017e0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80017e2:	4613      	mov	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4413      	add	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	3378      	adds	r3, #120	@ 0x78
 80017ec:	443b      	add	r3, r7
 80017ee:	3b44      	subs	r3, #68	@ 0x44
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4798      	blx	r3
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d11e      	bne.n	8001838 <main+0x174>
 80017fa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80017fc:	4613      	mov	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	3378      	adds	r3, #120	@ 0x78
 8001806:	443b      	add	r3, r7
 8001808:	3b48      	subs	r3, #72	@ 0x48
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d113      	bne.n	8001838 <main+0x174>
			  button[i].state = BUSY;
 8001810:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001812:	4613      	mov	r3, r2
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	3378      	adds	r3, #120	@ 0x78
 800181c:	443b      	add	r3, r7
 800181e:	3b48      	subs	r3, #72	@ 0x48
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]
			  if (button[i].TransmitMessage()) {
 8001824:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	3378      	adds	r3, #120	@ 0x78
 8001830:	443b      	add	r3, r7
 8001832:	3b40      	subs	r3, #64	@ 0x40
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4798      	blx	r3
			  else {
				  /* some failure message */
			  }
		  }

		  if (button[i].GetPinState() == BUSY && button[i].state == BUSY) {
 8001838:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800183a:	4613      	mov	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	3378      	adds	r3, #120	@ 0x78
 8001844:	443b      	add	r3, r7
 8001846:	3b44      	subs	r3, #68	@ 0x44
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4798      	blx	r3
 800184c:	4603      	mov	r3, r0
 800184e:	2b01      	cmp	r3, #1
 8001850:	d114      	bne.n	800187c <main+0x1b8>
 8001852:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001854:	4613      	mov	r3, r2
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	4413      	add	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	3378      	adds	r3, #120	@ 0x78
 800185e:	443b      	add	r3, r7
 8001860:	3b48      	subs	r3, #72	@ 0x48
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d109      	bne.n	800187c <main+0x1b8>
			  button[i].state = FREE;
 8001868:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	3378      	adds	r3, #120	@ 0x78
 8001874:	443b      	add	r3, r7
 8001876:	3b48      	subs	r3, #72	@ 0x48
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
		  }
		  memset(RxBuffer, 0, sizeof(RxBuffer));
 800187c:	2210      	movs	r2, #16
 800187e:	2100      	movs	r1, #0
 8001880:	480e      	ldr	r0, [pc, #56]	@ (80018bc <main+0x1f8>)
 8001882:	f002 fd15 	bl	80042b0 <memset>
		  HAL_Delay(10); /* Debouncing */
 8001886:	200a      	movs	r0, #10
 8001888:	f000 fa4e 	bl	8001d28 <HAL_Delay>
	  for (i = 0; i < MAX_BUTTONS; i++) {
 800188c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800188e:	3301      	adds	r3, #1
 8001890:	677b      	str	r3, [r7, #116]	@ 0x74
 8001892:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001894:	2b04      	cmp	r3, #4
 8001896:	d9a3      	bls.n	80017e0 <main+0x11c>
  {
 8001898:	e779      	b.n	800178e <main+0xca>
 800189a:	bf00      	nop
 800189c:	200000a4 	.word	0x200000a4
 80018a0:	200000e8 	.word	0x200000e8
 80018a4:	40010c00 	.word	0x40010c00
 80018a8:	08004c3c 	.word	0x08004c3c
 80018ac:	200000d0 	.word	0x200000d0
 80018b0:	08004c4c 	.word	0x08004c4c
 80018b4:	20000004 	.word	0x20000004
 80018b8:	200000e6 	.word	0x200000e6
 80018bc:	200000d4 	.word	0x200000d4
 80018c0:	200000e5 	.word	0x200000e5
 80018c4:	200000e4 	.word	0x200000e4

080018c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b090      	sub	sp, #64	@ 0x40
 80018cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ce:	f107 0318 	add.w	r3, r7, #24
 80018d2:	2228      	movs	r2, #40	@ 0x28
 80018d4:	2100      	movs	r1, #0
 80018d6:	4618      	mov	r0, r3
 80018d8:	f002 fcea 	bl	80042b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f8:	2301      	movs	r3, #1
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fc:	2302      	movs	r3, #2
 80018fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001900:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001904:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001906:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800190a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800190c:	f107 0318 	add.w	r3, r7, #24
 8001910:	4618      	mov	r0, r3
 8001912:	f000 fd7f 	bl	8002414 <HAL_RCC_OscConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800191c:	f000 f84a 	bl	80019b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001920:	230f      	movs	r3, #15
 8001922:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001924:	2302      	movs	r3, #2
 8001926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800192c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001930:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	2102      	movs	r1, #2
 800193a:	4618      	mov	r0, r3
 800193c:	f000 ffec 	bl	8002918 <HAL_RCC_ClockConfig>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001946:	f000 f835 	bl	80019b4 <Error_Handler>
  }
}
 800194a:	bf00      	nop
 800194c:	3740      	adds	r7, #64	@ 0x40
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	af00      	add	r7, sp, #0
  /* SPI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2100      	movs	r1, #0
 800195a:	2023      	movs	r0, #35	@ 0x23
 800195c:	f000 fadf 	bl	8001f1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001960:	2023      	movs	r0, #35	@ 0x23
 8001962:	f000 faf8 	bl	8001f56 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	2028      	movs	r0, #40	@ 0x28
 800196c:	f000 fad7 	bl	8001f1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001970:	2028      	movs	r0, #40	@ 0x28
 8001972:	f000 faf0 	bl	8001f56 <HAL_NVIC_EnableIRQ>
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == DIO0_Pin) {
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800198c:	d107      	bne.n	800199e <HAL_GPIO_EXTI_Callback+0x22>
		LoRa_receive(&myLoRa, RxBuffer, 16);
 800198e:	2210      	movs	r2, #16
 8001990:	4905      	ldr	r1, [pc, #20]	@ (80019a8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001992:	4806      	ldr	r0, [pc, #24]	@ (80019ac <HAL_GPIO_EXTI_Callback+0x30>)
 8001994:	f002 fad5 	bl	8003f42 <LoRa_receive>
		rx_ready = 1;
 8001998:	4b05      	ldr	r3, [pc, #20]	@ (80019b0 <HAL_GPIO_EXTI_Callback+0x34>)
 800199a:	2201      	movs	r2, #1
 800199c:	701a      	strb	r2, [r3, #0]
	}
}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200000d4 	.word	0x200000d4
 80019ac:	200000a4 	.word	0x200000a4
 80019b0:	200000e6 	.word	0x200000e6

080019b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b8:	b672      	cpsid	i
}
 80019ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <Error_Handler+0x8>

080019c0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019c4:	4b17      	ldr	r3, [pc, #92]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019c6:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <MX_SPI1_Init+0x68>)
 80019c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ca:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019d2:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019f4:	2210      	movs	r2, #16
 80019f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a0c:	220a      	movs	r2, #10
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a12:	f001 f8dd 	bl	8002bd0 <HAL_SPI_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a1c:	f7ff ffca 	bl	80019b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200000e8 	.word	0x200000e8
 8001a28:	40013000 	.word	0x40013000

08001a2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 0310 	add.w	r3, r7, #16
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <HAL_SPI_MspInit+0x88>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d12f      	bne.n	8001aac <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a19      	ldr	r2, [pc, #100]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a52:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b17      	ldr	r3, [pc, #92]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	4a13      	ldr	r2, [pc, #76]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a6a:	f043 0304 	orr.w	r3, r3, #4
 8001a6e:	6193      	str	r3, [r2, #24]
 8001a70:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <HAL_SPI_MspInit+0x8c>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a7c:	23a0      	movs	r3, #160	@ 0xa0
 8001a7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a88:	f107 0310 	add.w	r3, r7, #16
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	480b      	ldr	r0, [pc, #44]	@ (8001abc <HAL_SPI_MspInit+0x90>)
 8001a90:	f000 faf4 	bl	800207c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a94:	2340      	movs	r3, #64	@ 0x40
 8001a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4805      	ldr	r0, [pc, #20]	@ (8001abc <HAL_SPI_MspInit+0x90>)
 8001aa8:	f000 fae8 	bl	800207c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001aac:	bf00      	nop
 8001aae:	3720      	adds	r7, #32
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40013000 	.word	0x40013000
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010800 	.word	0x40010800

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6193      	str	r3, [r2, #24]
 8001ad2:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	61d3      	str	r3, [r2, #28]
 8001aea:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <HAL_MspInit+0x5c>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <HAL_MspInit+0x60>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_MspInit+0x60>)
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b12:	bf00      	nop
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010000 	.word	0x40010000

08001b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <NMI_Handler+0x4>

08001b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b30:	bf00      	nop
 8001b32:	e7fd      	b.n	8001b30 <HardFault_Handler+0x4>

08001b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b38:	bf00      	nop
 8001b3a:	e7fd      	b.n	8001b38 <MemManage_Handler+0x4>

08001b3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b40:	bf00      	nop
 8001b42:	e7fd      	b.n	8001b40 <BusFault_Handler+0x4>

08001b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <UsageFault_Handler+0x4>

08001b4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b50:	bf00      	nop
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr

08001b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b74:	f000 f8bc 	bl	8001cf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b80:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <SPI1_IRQHandler+0x10>)
 8001b82:	f001 fcaf 	bl	80034e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200000e8 	.word	0x200000e8

08001b90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001b94:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001b98:	f000 fc24 	bl	80023e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba8:	4a14      	ldr	r2, [pc, #80]	@ (8001bfc <_sbrk+0x5c>)
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <_sbrk+0x60>)
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb4:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d102      	bne.n	8001bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <_sbrk+0x64>)
 8001bbe:	4a12      	ldr	r2, [pc, #72]	@ (8001c08 <_sbrk+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc2:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d207      	bcs.n	8001be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd0:	f002 fb76 	bl	80042c0 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e009      	b.n	8001bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be6:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <_sbrk+0x64>)
 8001bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20005000 	.word	0x20005000
 8001c00:	00000400 	.word	0x00000400
 8001c04:	20000140 	.word	0x20000140
 8001c08:	20000290 	.word	0x20000290

08001c0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c18:	f7ff fff8 	bl	8001c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c1c:	480b      	ldr	r0, [pc, #44]	@ (8001c4c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c1e:	490c      	ldr	r1, [pc, #48]	@ (8001c50 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c20:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c24:	e002      	b.n	8001c2c <LoopCopyDataInit>

08001c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c2a:	3304      	adds	r3, #4

08001c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c30:	d3f9      	bcc.n	8001c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c32:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c34:	4c09      	ldr	r4, [pc, #36]	@ (8001c5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c38:	e001      	b.n	8001c3e <LoopFillZerobss>

08001c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c3c:	3204      	adds	r2, #4

08001c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c40:	d3fb      	bcc.n	8001c3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c42:	f002 fb43 	bl	80042cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c46:	f7ff fd3d 	bl	80016c4 <main>
  bx lr
 8001c4a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001c54:	08004e40 	.word	0x08004e40
  ldr r2, =_sbss
 8001c58:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001c5c:	20000290 	.word	0x20000290

08001c60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC1_2_IRQHandler>
	...

08001c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <HAL_Init+0x28>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a07      	ldr	r2, [pc, #28]	@ (8001c8c <HAL_Init+0x28>)
 8001c6e:	f043 0310 	orr.w	r3, r3, #16
 8001c72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c74:	2003      	movs	r0, #3
 8001c76:	f000 f947 	bl	8001f08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c7a:	200f      	movs	r0, #15
 8001c7c:	f000 f808 	bl	8001c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c80:	f7ff ff1e 	bl	8001ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40022000 	.word	0x40022000

08001c90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c98:	4b12      	ldr	r3, [pc, #72]	@ (8001ce4 <HAL_InitTick+0x54>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ce8 <HAL_InitTick+0x58>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ca6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f95f 	bl	8001f72 <HAL_SYSTICK_Config>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e00e      	b.n	8001cdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b0f      	cmp	r3, #15
 8001cc2:	d80a      	bhi.n	8001cda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	6879      	ldr	r1, [r7, #4]
 8001cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ccc:	f000 f927 	bl	8001f1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cd0:	4a06      	ldr	r2, [pc, #24]	@ (8001cec <HAL_InitTick+0x5c>)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	e000      	b.n	8001cdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000008 	.word	0x20000008
 8001ce8:	20000010 	.word	0x20000010
 8001cec:	2000000c 	.word	0x2000000c

08001cf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf4:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <HAL_IncTick+0x1c>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <HAL_IncTick+0x20>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4413      	add	r3, r2
 8001d00:	4a03      	ldr	r2, [pc, #12]	@ (8001d10 <HAL_IncTick+0x20>)
 8001d02:	6013      	str	r3, [r2, #0]
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	20000010 	.word	0x20000010
 8001d10:	20000144 	.word	0x20000144

08001d14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return uwTick;
 8001d18:	4b02      	ldr	r3, [pc, #8]	@ (8001d24 <HAL_GetTick+0x10>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	20000144 	.word	0x20000144

08001d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d30:	f7ff fff0 	bl	8001d14 <HAL_GetTick>
 8001d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d005      	beq.n	8001d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d42:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <HAL_Delay+0x44>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d4e:	bf00      	nop
 8001d50:	f7ff ffe0 	bl	8001d14 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d8f7      	bhi.n	8001d50 <HAL_Delay+0x28>
  {
  }
}
 8001d60:	bf00      	nop
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000010 	.word	0x20000010

08001d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	@ (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	@ (8001dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	f003 0307 	and.w	r3, r3, #7
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db0b      	blt.n	8001dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4906      	ldr	r1, [pc, #24]	@ (8001e08 <__NVIC_EnableIRQ+0x34>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2001      	movs	r0, #1
 8001df6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	e000e100 	.word	0xe000e100

08001e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	6039      	str	r1, [r7, #0]
 8001e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	db0a      	blt.n	8001e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	490c      	ldr	r1, [pc, #48]	@ (8001e58 <__NVIC_SetPriority+0x4c>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	0112      	lsls	r2, r2, #4
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	440b      	add	r3, r1
 8001e30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e34:	e00a      	b.n	8001e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4908      	ldr	r1, [pc, #32]	@ (8001e5c <__NVIC_SetPriority+0x50>)
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	3b04      	subs	r3, #4
 8001e44:	0112      	lsls	r2, r2, #4
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	440b      	add	r3, r1
 8001e4a:	761a      	strb	r2, [r3, #24]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000e100 	.word	0xe000e100
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	@ 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f1c3 0307 	rsb	r3, r3, #7
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	bf28      	it	cs
 8001e7e:	2304      	movcs	r3, #4
 8001e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	3304      	adds	r3, #4
 8001e86:	2b06      	cmp	r3, #6
 8001e88:	d902      	bls.n	8001e90 <NVIC_EncodePriority+0x30>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3b03      	subs	r3, #3
 8001e8e:	e000      	b.n	8001e92 <NVIC_EncodePriority+0x32>
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	f04f 32ff 	mov.w	r2, #4294967295
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb8:	4313      	orrs	r3, r2
         );
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3724      	adds	r7, #36	@ 0x24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ed4:	d301      	bcc.n	8001eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e00f      	b.n	8001efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eda:	4a0a      	ldr	r2, [pc, #40]	@ (8001f04 <SysTick_Config+0x40>)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ee2:	210f      	movs	r1, #15
 8001ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee8:	f7ff ff90 	bl	8001e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eec:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <SysTick_Config+0x40>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ef2:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <SysTick_Config+0x40>)
 8001ef4:	2207      	movs	r2, #7
 8001ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	e000e010 	.word	0xe000e010

08001f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ff2d 	bl	8001d70 <__NVIC_SetPriorityGrouping>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b086      	sub	sp, #24
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	4603      	mov	r3, r0
 8001f26:	60b9      	str	r1, [r7, #8]
 8001f28:	607a      	str	r2, [r7, #4]
 8001f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f30:	f7ff ff42 	bl	8001db8 <__NVIC_GetPriorityGrouping>
 8001f34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	68b9      	ldr	r1, [r7, #8]
 8001f3a:	6978      	ldr	r0, [r7, #20]
 8001f3c:	f7ff ff90 	bl	8001e60 <NVIC_EncodePriority>
 8001f40:	4602      	mov	r2, r0
 8001f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f46:	4611      	mov	r1, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff5f 	bl	8001e0c <__NVIC_SetPriority>
}
 8001f4e:	bf00      	nop
 8001f50:	3718      	adds	r7, #24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff ff35 	bl	8001dd4 <__NVIC_EnableIRQ>
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b082      	sub	sp, #8
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ffa2 	bl	8001ec4 <SysTick_Config>
 8001f80:	4603      	mov	r3, r0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d005      	beq.n	8001fb0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
 8001fae:	e051      	b.n	8002054 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 020e 	bic.w	r2, r2, #14
 8001fbe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 0201 	bic.w	r2, r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a22      	ldr	r2, [pc, #136]	@ (8002060 <HAL_DMA_Abort_IT+0xd4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d029      	beq.n	800202e <HAL_DMA_Abort_IT+0xa2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a21      	ldr	r2, [pc, #132]	@ (8002064 <HAL_DMA_Abort_IT+0xd8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d022      	beq.n	800202a <HAL_DMA_Abort_IT+0x9e>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1f      	ldr	r2, [pc, #124]	@ (8002068 <HAL_DMA_Abort_IT+0xdc>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d01a      	beq.n	8002024 <HAL_DMA_Abort_IT+0x98>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1e      	ldr	r2, [pc, #120]	@ (800206c <HAL_DMA_Abort_IT+0xe0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d012      	beq.n	800201e <HAL_DMA_Abort_IT+0x92>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1c      	ldr	r2, [pc, #112]	@ (8002070 <HAL_DMA_Abort_IT+0xe4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00a      	beq.n	8002018 <HAL_DMA_Abort_IT+0x8c>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1b      	ldr	r2, [pc, #108]	@ (8002074 <HAL_DMA_Abort_IT+0xe8>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d102      	bne.n	8002012 <HAL_DMA_Abort_IT+0x86>
 800200c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002010:	e00e      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 8002012:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002016:	e00b      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 8002018:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800201c:	e008      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 800201e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002022:	e005      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 8002024:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002028:	e002      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 800202a:	2310      	movs	r3, #16
 800202c:	e000      	b.n	8002030 <HAL_DMA_Abort_IT+0xa4>
 800202e:	2301      	movs	r3, #1
 8002030:	4a11      	ldr	r2, [pc, #68]	@ (8002078 <HAL_DMA_Abort_IT+0xec>)
 8002032:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	4798      	blx	r3
    } 
  }
  return status;
 8002054:	7bfb      	ldrb	r3, [r7, #15]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40020008 	.word	0x40020008
 8002064:	4002001c 	.word	0x4002001c
 8002068:	40020030 	.word	0x40020030
 800206c:	40020044 	.word	0x40020044
 8002070:	40020058 	.word	0x40020058
 8002074:	4002006c 	.word	0x4002006c
 8002078:	40020000 	.word	0x40020000

0800207c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800207c:	b480      	push	{r7}
 800207e:	b08b      	sub	sp, #44	@ 0x2c
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800208a:	2300      	movs	r3, #0
 800208c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800208e:	e169      	b.n	8002364 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002090:	2201      	movs	r2, #1
 8002092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	f040 8158 	bne.w	800235e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	4a9a      	ldr	r2, [pc, #616]	@ (800231c <HAL_GPIO_Init+0x2a0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d05e      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
 80020b8:	4a98      	ldr	r2, [pc, #608]	@ (800231c <HAL_GPIO_Init+0x2a0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d875      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020be:	4a98      	ldr	r2, [pc, #608]	@ (8002320 <HAL_GPIO_Init+0x2a4>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d058      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
 80020c4:	4a96      	ldr	r2, [pc, #600]	@ (8002320 <HAL_GPIO_Init+0x2a4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d86f      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020ca:	4a96      	ldr	r2, [pc, #600]	@ (8002324 <HAL_GPIO_Init+0x2a8>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d052      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
 80020d0:	4a94      	ldr	r2, [pc, #592]	@ (8002324 <HAL_GPIO_Init+0x2a8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d869      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020d6:	4a94      	ldr	r2, [pc, #592]	@ (8002328 <HAL_GPIO_Init+0x2ac>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d04c      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
 80020dc:	4a92      	ldr	r2, [pc, #584]	@ (8002328 <HAL_GPIO_Init+0x2ac>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d863      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020e2:	4a92      	ldr	r2, [pc, #584]	@ (800232c <HAL_GPIO_Init+0x2b0>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d046      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
 80020e8:	4a90      	ldr	r2, [pc, #576]	@ (800232c <HAL_GPIO_Init+0x2b0>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d85d      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020ee:	2b12      	cmp	r3, #18
 80020f0:	d82a      	bhi.n	8002148 <HAL_GPIO_Init+0xcc>
 80020f2:	2b12      	cmp	r3, #18
 80020f4:	d859      	bhi.n	80021aa <HAL_GPIO_Init+0x12e>
 80020f6:	a201      	add	r2, pc, #4	@ (adr r2, 80020fc <HAL_GPIO_Init+0x80>)
 80020f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fc:	08002177 	.word	0x08002177
 8002100:	08002151 	.word	0x08002151
 8002104:	08002163 	.word	0x08002163
 8002108:	080021a5 	.word	0x080021a5
 800210c:	080021ab 	.word	0x080021ab
 8002110:	080021ab 	.word	0x080021ab
 8002114:	080021ab 	.word	0x080021ab
 8002118:	080021ab 	.word	0x080021ab
 800211c:	080021ab 	.word	0x080021ab
 8002120:	080021ab 	.word	0x080021ab
 8002124:	080021ab 	.word	0x080021ab
 8002128:	080021ab 	.word	0x080021ab
 800212c:	080021ab 	.word	0x080021ab
 8002130:	080021ab 	.word	0x080021ab
 8002134:	080021ab 	.word	0x080021ab
 8002138:	080021ab 	.word	0x080021ab
 800213c:	080021ab 	.word	0x080021ab
 8002140:	08002159 	.word	0x08002159
 8002144:	0800216d 	.word	0x0800216d
 8002148:	4a79      	ldr	r2, [pc, #484]	@ (8002330 <HAL_GPIO_Init+0x2b4>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d013      	beq.n	8002176 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800214e:	e02c      	b.n	80021aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	623b      	str	r3, [r7, #32]
          break;
 8002156:	e029      	b.n	80021ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	3304      	adds	r3, #4
 800215e:	623b      	str	r3, [r7, #32]
          break;
 8002160:	e024      	b.n	80021ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	3308      	adds	r3, #8
 8002168:	623b      	str	r3, [r7, #32]
          break;
 800216a:	e01f      	b.n	80021ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	330c      	adds	r3, #12
 8002172:	623b      	str	r3, [r7, #32]
          break;
 8002174:	e01a      	b.n	80021ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d102      	bne.n	8002184 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800217e:	2304      	movs	r3, #4
 8002180:	623b      	str	r3, [r7, #32]
          break;
 8002182:	e013      	b.n	80021ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d105      	bne.n	8002198 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800218c:	2308      	movs	r3, #8
 800218e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	611a      	str	r2, [r3, #16]
          break;
 8002196:	e009      	b.n	80021ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002198:	2308      	movs	r3, #8
 800219a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	615a      	str	r2, [r3, #20]
          break;
 80021a2:	e003      	b.n	80021ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021a4:	2300      	movs	r3, #0
 80021a6:	623b      	str	r3, [r7, #32]
          break;
 80021a8:	e000      	b.n	80021ac <HAL_GPIO_Init+0x130>
          break;
 80021aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	2bff      	cmp	r3, #255	@ 0xff
 80021b0:	d801      	bhi.n	80021b6 <HAL_GPIO_Init+0x13a>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	e001      	b.n	80021ba <HAL_GPIO_Init+0x13e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3304      	adds	r3, #4
 80021ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	2bff      	cmp	r3, #255	@ 0xff
 80021c0:	d802      	bhi.n	80021c8 <HAL_GPIO_Init+0x14c>
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	e002      	b.n	80021ce <HAL_GPIO_Init+0x152>
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	3b08      	subs	r3, #8
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	210f      	movs	r1, #15
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	fa01 f303 	lsl.w	r3, r1, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	401a      	ands	r2, r3
 80021e0:	6a39      	ldr	r1, [r7, #32]
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	431a      	orrs	r2, r3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 80b1 	beq.w	800235e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002334 <HAL_GPIO_Init+0x2b8>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	4a4c      	ldr	r2, [pc, #304]	@ (8002334 <HAL_GPIO_Init+0x2b8>)
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	6193      	str	r3, [r2, #24]
 8002208:	4b4a      	ldr	r3, [pc, #296]	@ (8002334 <HAL_GPIO_Init+0x2b8>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002214:	4a48      	ldr	r2, [pc, #288]	@ (8002338 <HAL_GPIO_Init+0x2bc>)
 8002216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	3302      	adds	r3, #2
 800221c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002220:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	220f      	movs	r2, #15
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4013      	ands	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a40      	ldr	r2, [pc, #256]	@ (800233c <HAL_GPIO_Init+0x2c0>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d013      	beq.n	8002268 <HAL_GPIO_Init+0x1ec>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a3f      	ldr	r2, [pc, #252]	@ (8002340 <HAL_GPIO_Init+0x2c4>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d00d      	beq.n	8002264 <HAL_GPIO_Init+0x1e8>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a3e      	ldr	r2, [pc, #248]	@ (8002344 <HAL_GPIO_Init+0x2c8>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d007      	beq.n	8002260 <HAL_GPIO_Init+0x1e4>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a3d      	ldr	r2, [pc, #244]	@ (8002348 <HAL_GPIO_Init+0x2cc>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d101      	bne.n	800225c <HAL_GPIO_Init+0x1e0>
 8002258:	2303      	movs	r3, #3
 800225a:	e006      	b.n	800226a <HAL_GPIO_Init+0x1ee>
 800225c:	2304      	movs	r3, #4
 800225e:	e004      	b.n	800226a <HAL_GPIO_Init+0x1ee>
 8002260:	2302      	movs	r3, #2
 8002262:	e002      	b.n	800226a <HAL_GPIO_Init+0x1ee>
 8002264:	2301      	movs	r3, #1
 8002266:	e000      	b.n	800226a <HAL_GPIO_Init+0x1ee>
 8002268:	2300      	movs	r3, #0
 800226a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800226c:	f002 0203 	and.w	r2, r2, #3
 8002270:	0092      	lsls	r2, r2, #2
 8002272:	4093      	lsls	r3, r2
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	4313      	orrs	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800227a:	492f      	ldr	r1, [pc, #188]	@ (8002338 <HAL_GPIO_Init+0x2bc>)
 800227c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800227e:	089b      	lsrs	r3, r3, #2
 8002280:	3302      	adds	r3, #2
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d006      	beq.n	80022a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002294:	4b2d      	ldr	r3, [pc, #180]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	492c      	ldr	r1, [pc, #176]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	4313      	orrs	r3, r2
 800229e:	608b      	str	r3, [r1, #8]
 80022a0:	e006      	b.n	80022b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022a2:	4b2a      	ldr	r3, [pc, #168]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	4928      	ldr	r1, [pc, #160]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d006      	beq.n	80022ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022bc:	4b23      	ldr	r3, [pc, #140]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022be:	68da      	ldr	r2, [r3, #12]
 80022c0:	4922      	ldr	r1, [pc, #136]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	60cb      	str	r3, [r1, #12]
 80022c8:	e006      	b.n	80022d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022ca:	4b20      	ldr	r3, [pc, #128]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	491e      	ldr	r1, [pc, #120]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d006      	beq.n	80022f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022e4:	4b19      	ldr	r3, [pc, #100]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	4918      	ldr	r1, [pc, #96]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]
 80022f0:	e006      	b.n	8002300 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022f2:	4b16      	ldr	r3, [pc, #88]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	4914      	ldr	r1, [pc, #80]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d021      	beq.n	8002350 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800230c:	4b0f      	ldr	r3, [pc, #60]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	490e      	ldr	r1, [pc, #56]	@ (800234c <HAL_GPIO_Init+0x2d0>)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	4313      	orrs	r3, r2
 8002316:	600b      	str	r3, [r1, #0]
 8002318:	e021      	b.n	800235e <HAL_GPIO_Init+0x2e2>
 800231a:	bf00      	nop
 800231c:	10320000 	.word	0x10320000
 8002320:	10310000 	.word	0x10310000
 8002324:	10220000 	.word	0x10220000
 8002328:	10210000 	.word	0x10210000
 800232c:	10120000 	.word	0x10120000
 8002330:	10110000 	.word	0x10110000
 8002334:	40021000 	.word	0x40021000
 8002338:	40010000 	.word	0x40010000
 800233c:	40010800 	.word	0x40010800
 8002340:	40010c00 	.word	0x40010c00
 8002344:	40011000 	.word	0x40011000
 8002348:	40011400 	.word	0x40011400
 800234c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <HAL_GPIO_Init+0x304>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	43db      	mvns	r3, r3
 8002358:	4909      	ldr	r1, [pc, #36]	@ (8002380 <HAL_GPIO_Init+0x304>)
 800235a:	4013      	ands	r3, r2
 800235c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	3301      	adds	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236a:	fa22 f303 	lsr.w	r3, r2, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	f47f ae8e 	bne.w	8002090 <HAL_GPIO_Init+0x14>
  }
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	372c      	adds	r7, #44	@ 0x2c
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr
 8002380:	40010400 	.word	0x40010400

08002384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	887b      	ldrh	r3, [r7, #2]
 8002396:	4013      	ands	r3, r2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d002      	beq.n	80023a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800239c:	2301      	movs	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
 80023a0:	e001      	b.n	80023a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023a2:	2300      	movs	r3, #0
 80023a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr

080023b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
 80023ba:	460b      	mov	r3, r1
 80023bc:	807b      	strh	r3, [r7, #2]
 80023be:	4613      	mov	r3, r2
 80023c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023c2:	787b      	ldrb	r3, [r7, #1]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023c8:	887a      	ldrh	r2, [r7, #2]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023ce:	e003      	b.n	80023d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023d0:	887b      	ldrh	r3, [r7, #2]
 80023d2:	041a      	lsls	r2, r3, #16
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	611a      	str	r2, [r3, #16]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
	...

080023e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023ee:	4b08      	ldr	r3, [pc, #32]	@ (8002410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023f0:	695a      	ldr	r2, [r3, #20]
 80023f2:	88fb      	ldrh	r3, [r7, #6]
 80023f4:	4013      	ands	r3, r2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d006      	beq.n	8002408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023fa:	4a05      	ldr	r2, [pc, #20]	@ (8002410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff faba 	bl	800197c <HAL_GPIO_EXTI_Callback>
  }
}
 8002408:	bf00      	nop
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40010400 	.word	0x40010400

08002414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e272      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 8087 	beq.w	8002542 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002434:	4b92      	ldr	r3, [pc, #584]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 030c 	and.w	r3, r3, #12
 800243c:	2b04      	cmp	r3, #4
 800243e:	d00c      	beq.n	800245a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002440:	4b8f      	ldr	r3, [pc, #572]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b08      	cmp	r3, #8
 800244a:	d112      	bne.n	8002472 <HAL_RCC_OscConfig+0x5e>
 800244c:	4b8c      	ldr	r3, [pc, #560]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002458:	d10b      	bne.n	8002472 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800245a:	4b89      	ldr	r3, [pc, #548]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d06c      	beq.n	8002540 <HAL_RCC_OscConfig+0x12c>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d168      	bne.n	8002540 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e24c      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800247a:	d106      	bne.n	800248a <HAL_RCC_OscConfig+0x76>
 800247c:	4b80      	ldr	r3, [pc, #512]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a7f      	ldr	r2, [pc, #508]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002486:	6013      	str	r3, [r2, #0]
 8002488:	e02e      	b.n	80024e8 <HAL_RCC_OscConfig+0xd4>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0x98>
 8002492:	4b7b      	ldr	r3, [pc, #492]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a7a      	ldr	r2, [pc, #488]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	4b78      	ldr	r3, [pc, #480]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a77      	ldr	r2, [pc, #476]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e01d      	b.n	80024e8 <HAL_RCC_OscConfig+0xd4>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b4:	d10c      	bne.n	80024d0 <HAL_RCC_OscConfig+0xbc>
 80024b6:	4b72      	ldr	r3, [pc, #456]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a71      	ldr	r2, [pc, #452]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	4b6f      	ldr	r3, [pc, #444]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	e00b      	b.n	80024e8 <HAL_RCC_OscConfig+0xd4>
 80024d0:	4b6b      	ldr	r3, [pc, #428]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	4b68      	ldr	r3, [pc, #416]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a67      	ldr	r2, [pc, #412]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80024e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d013      	beq.n	8002518 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f0:	f7ff fc10 	bl	8001d14 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f8:	f7ff fc0c 	bl	8001d14 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b64      	cmp	r3, #100	@ 0x64
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e200      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250a:	4b5d      	ldr	r3, [pc, #372]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0f0      	beq.n	80024f8 <HAL_RCC_OscConfig+0xe4>
 8002516:	e014      	b.n	8002542 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002518:	f7ff fbfc 	bl	8001d14 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002520:	f7ff fbf8 	bl	8001d14 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	@ 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e1ec      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002532:	4b53      	ldr	r3, [pc, #332]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x10c>
 800253e:	e000      	b.n	8002542 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d063      	beq.n	8002616 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800254e:	4b4c      	ldr	r3, [pc, #304]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00b      	beq.n	8002572 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800255a:	4b49      	ldr	r3, [pc, #292]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f003 030c 	and.w	r3, r3, #12
 8002562:	2b08      	cmp	r3, #8
 8002564:	d11c      	bne.n	80025a0 <HAL_RCC_OscConfig+0x18c>
 8002566:	4b46      	ldr	r3, [pc, #280]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d116      	bne.n	80025a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002572:	4b43      	ldr	r3, [pc, #268]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d005      	beq.n	800258a <HAL_RCC_OscConfig+0x176>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d001      	beq.n	800258a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e1c0      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258a:	4b3d      	ldr	r3, [pc, #244]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4939      	ldr	r1, [pc, #228]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800259a:	4313      	orrs	r3, r2
 800259c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259e:	e03a      	b.n	8002616 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d020      	beq.n	80025ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a8:	4b36      	ldr	r3, [pc, #216]	@ (8002684 <HAL_RCC_OscConfig+0x270>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ae:	f7ff fbb1 	bl	8001d14 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b6:	f7ff fbad 	bl	8001d14 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e1a1      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	4927      	ldr	r1, [pc, #156]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	600b      	str	r3, [r1, #0]
 80025e8:	e015      	b.n	8002616 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ea:	4b26      	ldr	r3, [pc, #152]	@ (8002684 <HAL_RCC_OscConfig+0x270>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f0:	f7ff fb90 	bl	8001d14 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f8:	f7ff fb8c 	bl	8001d14 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e180      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1f0      	bne.n	80025f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0308 	and.w	r3, r3, #8
 800261e:	2b00      	cmp	r3, #0
 8002620:	d03a      	beq.n	8002698 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d019      	beq.n	800265e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262a:	4b17      	ldr	r3, [pc, #92]	@ (8002688 <HAL_RCC_OscConfig+0x274>)
 800262c:	2201      	movs	r2, #1
 800262e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002630:	f7ff fb70 	bl	8001d14 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002638:	f7ff fb6c 	bl	8001d14 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e160      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264a:	4b0d      	ldr	r3, [pc, #52]	@ (8002680 <HAL_RCC_OscConfig+0x26c>)
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0f0      	beq.n	8002638 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002656:	2001      	movs	r0, #1
 8002658:	f000 fa9c 	bl	8002b94 <RCC_Delay>
 800265c:	e01c      	b.n	8002698 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265e:	4b0a      	ldr	r3, [pc, #40]	@ (8002688 <HAL_RCC_OscConfig+0x274>)
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002664:	f7ff fb56 	bl	8001d14 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800266a:	e00f      	b.n	800268c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800266c:	f7ff fb52 	bl	8001d14 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d908      	bls.n	800268c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e146      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
 800267e:	bf00      	nop
 8002680:	40021000 	.word	0x40021000
 8002684:	42420000 	.word	0x42420000
 8002688:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268c:	4b92      	ldr	r3, [pc, #584]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800268e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1e9      	bne.n	800266c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0304 	and.w	r3, r3, #4
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 80a6 	beq.w	80027f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a6:	2300      	movs	r3, #0
 80026a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026aa:	4b8b      	ldr	r3, [pc, #556]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10d      	bne.n	80026d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b6:	4b88      	ldr	r3, [pc, #544]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	4a87      	ldr	r2, [pc, #540]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80026bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	61d3      	str	r3, [r2, #28]
 80026c2:	4b85      	ldr	r3, [pc, #532]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	60bb      	str	r3, [r7, #8]
 80026cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ce:	2301      	movs	r3, #1
 80026d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d2:	4b82      	ldr	r3, [pc, #520]	@ (80028dc <HAL_RCC_OscConfig+0x4c8>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d118      	bne.n	8002710 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026de:	4b7f      	ldr	r3, [pc, #508]	@ (80028dc <HAL_RCC_OscConfig+0x4c8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a7e      	ldr	r2, [pc, #504]	@ (80028dc <HAL_RCC_OscConfig+0x4c8>)
 80026e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ea:	f7ff fb13 	bl	8001d14 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f2:	f7ff fb0f 	bl	8001d14 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b64      	cmp	r3, #100	@ 0x64
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e103      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002704:	4b75      	ldr	r3, [pc, #468]	@ (80028dc <HAL_RCC_OscConfig+0x4c8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d106      	bne.n	8002726 <HAL_RCC_OscConfig+0x312>
 8002718:	4b6f      	ldr	r3, [pc, #444]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	4a6e      	ldr	r2, [pc, #440]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6213      	str	r3, [r2, #32]
 8002724:	e02d      	b.n	8002782 <HAL_RCC_OscConfig+0x36e>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0x334>
 800272e:	4b6a      	ldr	r3, [pc, #424]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	4a69      	ldr	r2, [pc, #420]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	f023 0301 	bic.w	r3, r3, #1
 8002738:	6213      	str	r3, [r2, #32]
 800273a:	4b67      	ldr	r3, [pc, #412]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4a66      	ldr	r2, [pc, #408]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	f023 0304 	bic.w	r3, r3, #4
 8002744:	6213      	str	r3, [r2, #32]
 8002746:	e01c      	b.n	8002782 <HAL_RCC_OscConfig+0x36e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b05      	cmp	r3, #5
 800274e:	d10c      	bne.n	800276a <HAL_RCC_OscConfig+0x356>
 8002750:	4b61      	ldr	r3, [pc, #388]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4a60      	ldr	r2, [pc, #384]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002756:	f043 0304 	orr.w	r3, r3, #4
 800275a:	6213      	str	r3, [r2, #32]
 800275c:	4b5e      	ldr	r3, [pc, #376]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4a5d      	ldr	r2, [pc, #372]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6213      	str	r3, [r2, #32]
 8002768:	e00b      	b.n	8002782 <HAL_RCC_OscConfig+0x36e>
 800276a:	4b5b      	ldr	r3, [pc, #364]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	4a5a      	ldr	r2, [pc, #360]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	6213      	str	r3, [r2, #32]
 8002776:	4b58      	ldr	r3, [pc, #352]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	4a57      	ldr	r2, [pc, #348]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800277c:	f023 0304 	bic.w	r3, r3, #4
 8002780:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d015      	beq.n	80027b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278a:	f7ff fac3 	bl	8001d14 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002790:	e00a      	b.n	80027a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002792:	f7ff fabf 	bl	8001d14 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e0b1      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027a8:	4b4b      	ldr	r3, [pc, #300]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0ee      	beq.n	8002792 <HAL_RCC_OscConfig+0x37e>
 80027b4:	e014      	b.n	80027e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b6:	f7ff faad 	bl	8001d14 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027bc:	e00a      	b.n	80027d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027be:	f7ff faa9 	bl	8001d14 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e09b      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d4:	4b40      	ldr	r3, [pc, #256]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d1ee      	bne.n	80027be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027e0:	7dfb      	ldrb	r3, [r7, #23]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d105      	bne.n	80027f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e6:	4b3c      	ldr	r3, [pc, #240]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4a3b      	ldr	r2, [pc, #236]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80027ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8087 	beq.w	800290a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027fc:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 030c 	and.w	r3, r3, #12
 8002804:	2b08      	cmp	r3, #8
 8002806:	d061      	beq.n	80028cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	69db      	ldr	r3, [r3, #28]
 800280c:	2b02      	cmp	r3, #2
 800280e:	d146      	bne.n	800289e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002810:	4b33      	ldr	r3, [pc, #204]	@ (80028e0 <HAL_RCC_OscConfig+0x4cc>)
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002816:	f7ff fa7d 	bl	8001d14 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281e:	f7ff fa79 	bl	8001d14 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e06d      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002830:	4b29      	ldr	r3, [pc, #164]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f0      	bne.n	800281e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002844:	d108      	bne.n	8002858 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002846:	4b24      	ldr	r3, [pc, #144]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	4921      	ldr	r1, [pc, #132]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002854:	4313      	orrs	r3, r2
 8002856:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002858:	4b1f      	ldr	r3, [pc, #124]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a19      	ldr	r1, [r3, #32]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	430b      	orrs	r3, r1
 800286a:	491b      	ldr	r1, [pc, #108]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	4313      	orrs	r3, r2
 800286e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002870:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <HAL_RCC_OscConfig+0x4cc>)
 8002872:	2201      	movs	r2, #1
 8002874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002876:	f7ff fa4d 	bl	8001d14 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287e:	f7ff fa49 	bl	8001d14 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e03d      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002890:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0x46a>
 800289c:	e035      	b.n	800290a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_RCC_OscConfig+0x4cc>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a4:	f7ff fa36 	bl	8001d14 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ac:	f7ff fa32 	bl	8001d14 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e026      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028be:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1f0      	bne.n	80028ac <HAL_RCC_OscConfig+0x498>
 80028ca:	e01e      	b.n	800290a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d107      	bne.n	80028e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e019      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40007000 	.word	0x40007000
 80028e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_RCC_OscConfig+0x500>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d106      	bne.n	8002906 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002902:	429a      	cmp	r2, r3
 8002904:	d001      	beq.n	800290a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e000      	b.n	800290c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3718      	adds	r7, #24
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40021000 	.word	0x40021000

08002918 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e0d0      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800292c:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0307 	and.w	r3, r3, #7
 8002934:	683a      	ldr	r2, [r7, #0]
 8002936:	429a      	cmp	r2, r3
 8002938:	d910      	bls.n	800295c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293a:	4b67      	ldr	r3, [pc, #412]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 0207 	bic.w	r2, r3, #7
 8002942:	4965      	ldr	r1, [pc, #404]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	4313      	orrs	r3, r2
 8002948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800294a:	4b63      	ldr	r3, [pc, #396]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d001      	beq.n	800295c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0b8      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d020      	beq.n	80029aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0304 	and.w	r3, r3, #4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002974:	4b59      	ldr	r3, [pc, #356]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	4a58      	ldr	r2, [pc, #352]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 800297a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800297e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800298c:	4b53      	ldr	r3, [pc, #332]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4a52      	ldr	r2, [pc, #328]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002992:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002996:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002998:	4b50      	ldr	r3, [pc, #320]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	494d      	ldr	r1, [pc, #308]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d040      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d107      	bne.n	80029ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029be:	4b47      	ldr	r3, [pc, #284]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d115      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e07f      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d107      	bne.n	80029e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d6:	4b41      	ldr	r3, [pc, #260]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d109      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e073      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e6:	4b3d      	ldr	r3, [pc, #244]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e06b      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f6:	4b39      	ldr	r3, [pc, #228]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f023 0203 	bic.w	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	4936      	ldr	r1, [pc, #216]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a08:	f7ff f984 	bl	8001d14 <HAL_GetTick>
 8002a0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0e:	e00a      	b.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a10:	f7ff f980 	bl	8001d14 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e053      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a26:	4b2d      	ldr	r3, [pc, #180]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 020c 	and.w	r2, r3, #12
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d1eb      	bne.n	8002a10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a38:	4b27      	ldr	r3, [pc, #156]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d210      	bcs.n	8002a68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b24      	ldr	r3, [pc, #144]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 0207 	bic.w	r2, r3, #7
 8002a4e:	4922      	ldr	r1, [pc, #136]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b20      	ldr	r3, [pc, #128]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e032      	b.n	8002ace <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a74:	4b19      	ldr	r3, [pc, #100]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	4916      	ldr	r1, [pc, #88]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a92:	4b12      	ldr	r3, [pc, #72]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	490e      	ldr	r1, [pc, #56]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aa6:	f000 f821 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <HAL_RCC_ClockConfig+0x1c4>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	490a      	ldr	r1, [pc, #40]	@ (8002ae0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab8:	5ccb      	ldrb	r3, [r1, r3]
 8002aba:	fa22 f303 	lsr.w	r3, r2, r3
 8002abe:	4a09      	ldr	r2, [pc, #36]	@ (8002ae4 <HAL_RCC_ClockConfig+0x1cc>)
 8002ac0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ac2:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <HAL_RCC_ClockConfig+0x1d0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff f8e2 	bl	8001c90 <HAL_InitTick>

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40022000 	.word	0x40022000
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	08004cd8 	.word	0x08004cd8
 8002ae4:	20000008 	.word	0x20000008
 8002ae8:	2000000c 	.word	0x2000000c

08002aec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b087      	sub	sp, #28
 8002af0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	2300      	movs	r3, #0
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	2300      	movs	r3, #0
 8002b00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b06:	4b1e      	ldr	r3, [pc, #120]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d002      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0x30>
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d003      	beq.n	8002b22 <HAL_RCC_GetSysClockFreq+0x36>
 8002b1a:	e027      	b.n	8002b6c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b1c:	4b19      	ldr	r3, [pc, #100]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b1e:	613b      	str	r3, [r7, #16]
      break;
 8002b20:	e027      	b.n	8002b72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	0c9b      	lsrs	r3, r3, #18
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	4a17      	ldr	r2, [pc, #92]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b2c:	5cd3      	ldrb	r3, [r2, r3]
 8002b2e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d010      	beq.n	8002b5c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b3a:	4b11      	ldr	r3, [pc, #68]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	0c5b      	lsrs	r3, r3, #17
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	4a11      	ldr	r2, [pc, #68]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b46:	5cd3      	ldrb	r3, [r2, r3]
 8002b48:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b4e:	fb03 f202 	mul.w	r2, r3, r2
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	e004      	b.n	8002b66 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b60:	fb02 f303 	mul.w	r3, r2, r3
 8002b64:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	613b      	str	r3, [r7, #16]
      break;
 8002b6a:	e002      	b.n	8002b72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b6e:	613b      	str	r3, [r7, #16]
      break;
 8002b70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b72:	693b      	ldr	r3, [r7, #16]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	371c      	adds	r7, #28
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40021000 	.word	0x40021000
 8002b84:	007a1200 	.word	0x007a1200
 8002b88:	08004ce8 	.word	0x08004ce8
 8002b8c:	08004cf8 	.word	0x08004cf8
 8002b90:	003d0900 	.word	0x003d0900

08002b94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc8 <RCC_Delay+0x34>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <RCC_Delay+0x38>)
 8002ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba6:	0a5b      	lsrs	r3, r3, #9
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002bb0:	bf00      	nop
  }
  while (Delay --);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1e5a      	subs	r2, r3, #1
 8002bb6:	60fa      	str	r2, [r7, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f9      	bne.n	8002bb0 <RCC_Delay+0x1c>
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	20000008 	.word	0x20000008
 8002bcc:	10624dd3 	.word	0x10624dd3

08002bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e076      	b.n	8002cd0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d108      	bne.n	8002bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bf2:	d009      	beq.n	8002c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	61da      	str	r2, [r3, #28]
 8002bfa:	e005      	b.n	8002c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fe ff02 	bl	8001a2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c8c:	ea42 0103 	orr.w	r1, r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c94:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	0c1a      	lsrs	r2, r3, #16
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f002 0204 	and.w	r2, r2, #4
 8002cae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cbe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	603b      	str	r3, [r7, #0]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ce8:	f7ff f814 	bl	8001d14 <HAL_GetTick>
 8002cec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d001      	beq.n	8002d02 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e12a      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d002      	beq.n	8002d0e <HAL_SPI_Transmit+0x36>
 8002d08:	88fb      	ldrh	r3, [r7, #6]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e122      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d101      	bne.n	8002d20 <HAL_SPI_Transmit+0x48>
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e11b      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	68ba      	ldr	r2, [r7, #8]
 8002d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	88fa      	ldrh	r2, [r7, #6]
 8002d46:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d6e:	d10f      	bne.n	8002d90 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d8e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9a:	2b40      	cmp	r3, #64	@ 0x40
 8002d9c:	d007      	beq.n	8002dae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002db6:	d152      	bne.n	8002e5e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d002      	beq.n	8002dc6 <HAL_SPI_Transmit+0xee>
 8002dc0:	8b7b      	ldrh	r3, [r7, #26]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d145      	bne.n	8002e52 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	881a      	ldrh	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd6:	1c9a      	adds	r2, r3, #2
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002dea:	e032      	b.n	8002e52 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d112      	bne.n	8002e20 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfe:	881a      	ldrh	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	1c9a      	adds	r2, r3, #2
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002e1e:	e018      	b.n	8002e52 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e20:	f7fe ff78 	bl	8001d14 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d803      	bhi.n	8002e38 <HAL_SPI_Transmit+0x160>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e36:	d102      	bne.n	8002e3e <HAL_SPI_Transmit+0x166>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d109      	bne.n	8002e52 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e082      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1c7      	bne.n	8002dec <HAL_SPI_Transmit+0x114>
 8002e5c:	e053      	b.n	8002f06 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d002      	beq.n	8002e6c <HAL_SPI_Transmit+0x194>
 8002e66:	8b7b      	ldrh	r3, [r7, #26]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d147      	bne.n	8002efc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	330c      	adds	r3, #12
 8002e76:	7812      	ldrb	r2, [r2, #0]
 8002e78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7e:	1c5a      	adds	r2, r3, #1
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002e92:	e033      	b.n	8002efc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d113      	bne.n	8002eca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	330c      	adds	r3, #12
 8002eac:	7812      	ldrb	r2, [r2, #0]
 8002eae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ec8:	e018      	b.n	8002efc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eca:	f7fe ff23 	bl	8001d14 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d803      	bhi.n	8002ee2 <HAL_SPI_Transmit+0x20a>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee0:	d102      	bne.n	8002ee8 <HAL_SPI_Transmit+0x210>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d109      	bne.n	8002efc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e02d      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1c6      	bne.n	8002e94 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	6839      	ldr	r1, [r7, #0]
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 fccc 	bl	80038a8 <SPI_EndRxTxTransaction>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10a      	bne.n	8002f3a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	617b      	str	r3, [r7, #20]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e000      	b.n	8002f58 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002f56:	2300      	movs	r3, #0
  }
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3720      	adds	r7, #32
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b088      	sub	sp, #32
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d001      	beq.n	8002f80 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e104      	b.n	800318a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f88:	d112      	bne.n	8002fb0 <HAL_SPI_Receive+0x50>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10e      	bne.n	8002fb0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2204      	movs	r2, #4
 8002f96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002f9a:	88fa      	ldrh	r2, [r7, #6]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	68b9      	ldr	r1, [r7, #8]
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f000 f8f3 	bl	8003192 <HAL_SPI_TransmitReceive>
 8002fac:	4603      	mov	r3, r0
 8002fae:	e0ec      	b.n	800318a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fb0:	f7fe feb0 	bl	8001d14 <HAL_GetTick>
 8002fb4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_SPI_Receive+0x62>
 8002fbc:	88fb      	ldrh	r3, [r7, #6]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e0e1      	b.n	800318a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_SPI_Receive+0x74>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e0da      	b.n	800318a <HAL_SPI_Receive+0x22a>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2204      	movs	r2, #4
 8002fe0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	88fa      	ldrh	r2, [r7, #6]
 8002ff4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	88fa      	ldrh	r2, [r7, #6]
 8002ffa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003022:	d10f      	bne.n	8003044 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003032:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003042:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304e:	2b40      	cmp	r3, #64	@ 0x40
 8003050:	d007      	beq.n	8003062 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d170      	bne.n	800314c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800306a:	e035      	b.n	80030d8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b01      	cmp	r3, #1
 8003078:	d115      	bne.n	80030a6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f103 020c 	add.w	r2, r3, #12
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003086:	7812      	ldrb	r2, [r2, #0]
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030a4:	e018      	b.n	80030d8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030a6:	f7fe fe35 	bl	8001d14 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d803      	bhi.n	80030be <HAL_SPI_Receive+0x15e>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030bc:	d102      	bne.n	80030c4 <HAL_SPI_Receive+0x164>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d109      	bne.n	80030d8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e058      	b.n	800318a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030dc:	b29b      	uxth	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1c4      	bne.n	800306c <HAL_SPI_Receive+0x10c>
 80030e2:	e038      	b.n	8003156 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d113      	bne.n	800311a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	b292      	uxth	r2, r2
 80030fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003104:	1c9a      	adds	r2, r3, #2
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800310e:	b29b      	uxth	r3, r3
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003118:	e018      	b.n	800314c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800311a:	f7fe fdfb 	bl	8001d14 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	429a      	cmp	r2, r3
 8003128:	d803      	bhi.n	8003132 <HAL_SPI_Receive+0x1d2>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003130:	d102      	bne.n	8003138 <HAL_SPI_Receive+0x1d8>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d109      	bne.n	800314c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003148:	2303      	movs	r3, #3
 800314a:	e01e      	b.n	800318a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1c6      	bne.n	80030e4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	6839      	ldr	r1, [r7, #0]
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 fb52 	bl	8003804 <SPI_EndRxTransaction>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d002      	beq.n	800316c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2220      	movs	r2, #32
 800316a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003188:	2300      	movs	r3, #0
  }
}
 800318a:	4618      	mov	r0, r3
 800318c:	3718      	adds	r7, #24
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b08a      	sub	sp, #40	@ 0x28
 8003196:	af00      	add	r7, sp, #0
 8003198:	60f8      	str	r0, [r7, #12]
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
 800319e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031a0:	2301      	movs	r3, #1
 80031a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031a4:	f7fe fdb6 	bl	8001d14 <HAL_GetTick>
 80031a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80031b8:	887b      	ldrh	r3, [r7, #2]
 80031ba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031bc:	7ffb      	ldrb	r3, [r7, #31]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d00c      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x4a>
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031c8:	d106      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d102      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x46>
 80031d2:	7ffb      	ldrb	r3, [r7, #31]
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d001      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80031d8:	2302      	movs	r3, #2
 80031da:	e17f      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x5c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d002      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x5c>
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e174      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_SPI_TransmitReceive+0x6e>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e16d      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b04      	cmp	r3, #4
 8003212:	d003      	beq.n	800321c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2205      	movs	r2, #5
 8003218:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	887a      	ldrh	r2, [r7, #2]
 800322c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	887a      	ldrh	r2, [r7, #2]
 8003232:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	887a      	ldrh	r2, [r7, #2]
 800323e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	887a      	ldrh	r2, [r7, #2]
 8003244:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325c:	2b40      	cmp	r3, #64	@ 0x40
 800325e:	d007      	beq.n	8003270 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800326e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003278:	d17e      	bne.n	8003378 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d002      	beq.n	8003288 <HAL_SPI_TransmitReceive+0xf6>
 8003282:	8afb      	ldrh	r3, [r7, #22]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d16c      	bne.n	8003362 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800328c:	881a      	ldrh	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003298:	1c9a      	adds	r2, r3, #2
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ac:	e059      	b.n	8003362 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d11b      	bne.n	80032f4 <HAL_SPI_TransmitReceive+0x162>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d016      	beq.n	80032f4 <HAL_SPI_TransmitReceive+0x162>
 80032c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d113      	bne.n	80032f4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d0:	881a      	ldrh	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032dc:	1c9a      	adds	r2, r3, #2
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d119      	bne.n	8003336 <HAL_SPI_TransmitReceive+0x1a4>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003306:	b29b      	uxth	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d014      	beq.n	8003336 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68da      	ldr	r2, [r3, #12]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	b292      	uxth	r2, r2
 8003318:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331e:	1c9a      	adds	r2, r3, #2
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003328:	b29b      	uxth	r3, r3
 800332a:	3b01      	subs	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003332:	2301      	movs	r3, #1
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003336:	f7fe fced 	bl	8001d14 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003342:	429a      	cmp	r2, r3
 8003344:	d80d      	bhi.n	8003362 <HAL_SPI_TransmitReceive+0x1d0>
 8003346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334c:	d009      	beq.n	8003362 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e0bc      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003366:	b29b      	uxth	r3, r3
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1a0      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x11c>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003370:	b29b      	uxth	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d19b      	bne.n	80032ae <HAL_SPI_TransmitReceive+0x11c>
 8003376:	e082      	b.n	800347e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d002      	beq.n	8003386 <HAL_SPI_TransmitReceive+0x1f4>
 8003380:	8afb      	ldrh	r3, [r7, #22]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d171      	bne.n	800346a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	330c      	adds	r3, #12
 8003390:	7812      	ldrb	r2, [r2, #0]
 8003392:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033ac:	e05d      	b.n	800346a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d11c      	bne.n	80033f6 <HAL_SPI_TransmitReceive+0x264>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d017      	beq.n	80033f6 <HAL_SPI_TransmitReceive+0x264>
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d114      	bne.n	80033f6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	330c      	adds	r3, #12
 80033d6:	7812      	ldrb	r2, [r2, #0]
 80033d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b01      	cmp	r3, #1
 8003402:	d119      	bne.n	8003438 <HAL_SPI_TransmitReceive+0x2a6>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003408:	b29b      	uxth	r3, r3
 800340a:	2b00      	cmp	r3, #0
 800340c:	d014      	beq.n	8003438 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003434:	2301      	movs	r3, #1
 8003436:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003438:	f7fe fc6c 	bl	8001d14 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003444:	429a      	cmp	r2, r3
 8003446:	d803      	bhi.n	8003450 <HAL_SPI_TransmitReceive+0x2be>
 8003448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800344a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344e:	d102      	bne.n	8003456 <HAL_SPI_TransmitReceive+0x2c4>
 8003450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003452:	2b00      	cmp	r3, #0
 8003454:	d109      	bne.n	800346a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e038      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800346e:	b29b      	uxth	r3, r3
 8003470:	2b00      	cmp	r3, #0
 8003472:	d19c      	bne.n	80033ae <HAL_SPI_TransmitReceive+0x21c>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d197      	bne.n	80033ae <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800347e:	6a3a      	ldr	r2, [r7, #32]
 8003480:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fa10 	bl	80038a8 <SPI_EndRxTxTransaction>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d008      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2220      	movs	r2, #32
 8003492:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e01d      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10a      	bne.n	80034be <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034a8:	2300      	movs	r3, #0
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	613b      	str	r3, [r7, #16]
 80034bc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80034da:	2300      	movs	r3, #0
  }
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3728      	adds	r7, #40	@ 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10e      	bne.n	8003524 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800350c:	2b00      	cmp	r3, #0
 800350e:	d009      	beq.n	8003524 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003516:	2b00      	cmp	r3, #0
 8003518:	d004      	beq.n	8003524 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	4798      	blx	r3
    return;
 8003522:	e0b7      	b.n	8003694 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d009      	beq.n	8003542 <HAL_SPI_IRQHandler+0x5e>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003534:	2b00      	cmp	r3, #0
 8003536:	d004      	beq.n	8003542 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4798      	blx	r3
    return;
 8003540:	e0a8      	b.n	8003694 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	f003 0320 	and.w	r3, r3, #32
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_SPI_IRQHandler+0x74>
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 809e 	beq.w	8003694 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 8098 	beq.w	8003694 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d023      	beq.n	80035b6 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b03      	cmp	r3, #3
 8003578:	d011      	beq.n	800359e <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357e:	f043 0204 	orr.w	r2, r3, #4
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	617b      	str	r3, [r7, #20]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	e00b      	b.n	80035b6 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	693b      	ldr	r3, [r7, #16]
        return;
 80035b4:	e06e      	b.n	8003694 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	f003 0320 	and.w	r3, r3, #32
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d014      	beq.n	80035ea <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c4:	f043 0201 	orr.w	r2, r3, #1
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80035cc:	2300      	movs	r3, #0
 80035ce:	60fb      	str	r3, [r7, #12]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	60fb      	str	r3, [r7, #12]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d04f      	beq.n	8003692 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003600:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d104      	bne.n	800361e <HAL_SPI_IRQHandler+0x13a>
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d034      	beq.n	8003688 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0203 	bic.w	r2, r2, #3
 800362c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003632:	2b00      	cmp	r3, #0
 8003634:	d011      	beq.n	800365a <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363a:	4a18      	ldr	r2, [pc, #96]	@ (800369c <HAL_SPI_IRQHandler+0x1b8>)
 800363c:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe fca2 	bl	8001f8c <HAL_DMA_Abort_IT>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800365e:	2b00      	cmp	r3, #0
 8003660:	d016      	beq.n	8003690 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003666:	4a0d      	ldr	r2, [pc, #52]	@ (800369c <HAL_SPI_IRQHandler+0x1b8>)
 8003668:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366e:	4618      	mov	r0, r3
 8003670:	f7fe fc8c 	bl	8001f8c <HAL_DMA_Abort_IT>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003686:	e003      	b.n	8003690 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 f809 	bl	80036a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800368e:	e000      	b.n	8003692 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8003690:	bf00      	nop
    return;
 8003692:	bf00      	nop
  }
}
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	080036cd 	.word	0x080036cd

080036a0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr

080036b2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036c0:	b2db      	uxtb	r3, r3
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f7ff ffda 	bl	80036a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80036ec:	bf00      	nop
 80036ee:	3710      	adds	r7, #16
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	4613      	mov	r3, r2
 8003702:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003704:	f7fe fb06 	bl	8001d14 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	4413      	add	r3, r2
 8003712:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003714:	f7fe fafe 	bl	8001d14 <HAL_GetTick>
 8003718:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800371a:	4b39      	ldr	r3, [pc, #228]	@ (8003800 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	015b      	lsls	r3, r3, #5
 8003720:	0d1b      	lsrs	r3, r3, #20
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800372a:	e054      	b.n	80037d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003732:	d050      	beq.n	80037d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003734:	f7fe faee 	bl	8001d14 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	69fa      	ldr	r2, [r7, #28]
 8003740:	429a      	cmp	r2, r3
 8003742:	d902      	bls.n	800374a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d13d      	bne.n	80037c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003758:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003762:	d111      	bne.n	8003788 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800376c:	d004      	beq.n	8003778 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003776:	d107      	bne.n	8003788 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003786:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800378c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003790:	d10f      	bne.n	80037b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e017      	b.n	80037f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	3b01      	subs	r3, #1
 80037d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4013      	ands	r3, r2
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	bf0c      	ite	eq
 80037e6:	2301      	moveq	r3, #1
 80037e8:	2300      	movne	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	79fb      	ldrb	r3, [r7, #7]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d19b      	bne.n	800372c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20000008 	.word	0x20000008

08003804 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003818:	d111      	bne.n	800383e <SPI_EndRxTransaction+0x3a>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003822:	d004      	beq.n	800382e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800382c:	d107      	bne.n	800383e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800383c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003846:	d117      	bne.n	8003878 <SPI_EndRxTransaction+0x74>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003850:	d112      	bne.n	8003878 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2200      	movs	r2, #0
 800385a:	2101      	movs	r1, #1
 800385c:	68f8      	ldr	r0, [r7, #12]
 800385e:	f7ff ff49 	bl	80036f4 <SPI_WaitFlagStateUntilTimeout>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01a      	beq.n	800389e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	f043 0220 	orr.w	r2, r3, #32
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e013      	b.n	80038a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2200      	movs	r2, #0
 8003880:	2180      	movs	r1, #128	@ 0x80
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f7ff ff36 	bl	80036f4 <SPI_WaitFlagStateUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003892:	f043 0220 	orr.w	r2, r3, #32
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e000      	b.n	80038a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af02      	add	r7, sp, #8
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	2201      	movs	r2, #1
 80038bc:	2102      	movs	r1, #2
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f7ff ff18 	bl	80036f4 <SPI_WaitFlagStateUntilTimeout>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d007      	beq.n	80038da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ce:	f043 0220 	orr.w	r2, r3, #32
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e013      	b.n	8003902 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2200      	movs	r2, #0
 80038e2:	2180      	movs	r1, #128	@ 0x80
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f7ff ff05 	bl	80036f4 <SPI_WaitFlagStateUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f4:	f043 0220 	orr.w	r2, r3, #32
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e000      	b.n	8003902 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800390a:	b4b0      	push	{r4, r5, r7}
 800390c:	b08f      	sub	sp, #60	@ 0x3c
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8003912:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8003916:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8003918:	2307      	movs	r3, #7
 800391a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 800391e:	2307      	movs	r3, #7
 8003920:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8003924:	2301      	movs	r3, #1
 8003926:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 800392a:	23ff      	movs	r3, #255	@ 0xff
 800392c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8003930:	2364      	movs	r3, #100	@ 0x64
 8003932:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8003936:	2308      	movs	r3, #8
 8003938:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	461d      	mov	r5, r3
 800393e:	f107 040c 	add.w	r4, r7, #12
 8003942:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003944:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003946:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003948:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800394a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800394e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	373c      	adds	r7, #60	@ 0x3c
 8003956:	46bd      	mov	sp, r7
 8003958:	bcb0      	pop	{r4, r5, r7}
 800395a:	4770      	bx	lr

0800395c <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8003966:	2101      	movs	r1, #1
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f9fe 	bl	8003d6a <LoRa_read>
 800396e:	4603      	mov	r3, r0
 8003970:	73bb      	strb	r3, [r7, #14]
	data = read;
 8003972:	7bbb      	ldrb	r3, [r7, #14]
 8003974:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d107      	bne.n	800398c <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 800397c:	7bbb      	ldrb	r3, [r7, #14]
 800397e:	f023 0307 	bic.w	r3, r3, #7
 8003982:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	61da      	str	r2, [r3, #28]
 800398a:	e03e      	b.n	8003a0a <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d10c      	bne.n	80039ac <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8003992:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003996:	f023 0307 	bic.w	r3, r3, #7
 800399a:	b25b      	sxtb	r3, r3
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	b25b      	sxtb	r3, r3
 80039a2:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	61da      	str	r2, [r3, #28]
 80039aa:	e02e      	b.n	8003a0a <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d10c      	bne.n	80039cc <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 80039b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80039b6:	f023 0307 	bic.w	r3, r3, #7
 80039ba:	b25b      	sxtb	r3, r3
 80039bc:	f043 0303 	orr.w	r3, r3, #3
 80039c0:	b25b      	sxtb	r3, r3
 80039c2:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2203      	movs	r2, #3
 80039c8:	61da      	str	r2, [r3, #28]
 80039ca:	e01e      	b.n	8003a0a <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b05      	cmp	r3, #5
 80039d0:	d10c      	bne.n	80039ec <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 80039d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80039d6:	f023 0307 	bic.w	r3, r3, #7
 80039da:	b25b      	sxtb	r3, r3
 80039dc:	f043 0305 	orr.w	r3, r3, #5
 80039e0:	b25b      	sxtb	r3, r3
 80039e2:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2205      	movs	r2, #5
 80039e8:	61da      	str	r2, [r3, #28]
 80039ea:	e00e      	b.n	8003a0a <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	2b06      	cmp	r3, #6
 80039f0:	d10b      	bne.n	8003a0a <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 80039f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80039f6:	f023 0307 	bic.w	r3, r3, #7
 80039fa:	b25b      	sxtb	r3, r3
 80039fc:	f043 0306 	orr.w	r3, r3, #6
 8003a00:	b25b      	sxtb	r3, r3
 8003a02:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2206      	movs	r2, #6
 8003a08:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	2101      	movs	r1, #1
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f9c4 	bl	8003d9e <LoRa_write>
	//HAL_Delay(10);
}
 8003a16:	bf00      	nop
 8003a18:	3710      	adds	r7, #16
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b084      	sub	sp, #16
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	60f8      	str	r0, [r7, #12]
 8003a26:	60b9      	str	r1, [r7, #8]
 8003a28:	603b      	str	r3, [r7, #0]
 8003a2a:	4613      	mov	r3, r2
 8003a2c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	889b      	ldrh	r3, [r3, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f7fe fcba 	bl	80023b2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6998      	ldr	r0, [r3, #24]
 8003a42:	88fa      	ldrh	r2, [r7, #6]
 8003a44:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003a48:	68b9      	ldr	r1, [r7, #8]
 8003a4a:	f7ff f945 	bl	8002cd8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003a4e:	bf00      	nop
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff fe2c 	bl	80036b2 <HAL_SPI_GetState>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d1f7      	bne.n	8003a50 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6998      	ldr	r0, [r3, #24]
 8003a64:	8b3a      	ldrh	r2, [r7, #24]
 8003a66:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003a6a:	6839      	ldr	r1, [r7, #0]
 8003a6c:	f7ff fa78 	bl	8002f60 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003a70:	bf00      	nop
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7ff fe1b 	bl	80036b2 <HAL_SPI_GetState>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d1f7      	bne.n	8003a72 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	889b      	ldrh	r3, [r3, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	f7fe fc90 	bl	80023b2 <HAL_GPIO_WritePin>
}
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	603b      	str	r3, [r7, #0]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	889b      	ldrh	r3, [r3, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	f7fe fc7c 	bl	80023b2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6998      	ldr	r0, [r3, #24]
 8003abe:	88fa      	ldrh	r2, [r7, #6]
 8003ac0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	f7ff f907 	bl	8002cd8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003aca:	bf00      	nop
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff fdee 	bl	80036b2 <HAL_SPI_GetState>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d1f7      	bne.n	8003acc <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6998      	ldr	r0, [r3, #24]
 8003ae0:	8b3a      	ldrh	r2, [r7, #24]
 8003ae2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003ae6:	6839      	ldr	r1, [r7, #0]
 8003ae8:	f7ff f8f6 	bl	8002cd8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003aec:	bf00      	nop
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff fddd 	bl	80036b2 <HAL_SPI_GetState>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d1f7      	bne.n	8003aee <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	889b      	ldrh	r3, [r3, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	4619      	mov	r1, r3
 8003b0a:	f7fe fc52 	bl	80023b2 <HAL_GPIO_WritePin>
}
 8003b0e:	bf00      	nop
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
 8003b1e:	460b      	mov	r3, r1
 8003b20:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8003b22:	2126      	movs	r1, #38	@ 0x26
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 f920 	bl	8003d6a <LoRa_read>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8003b2e:	78fb      	ldrb	r3, [r7, #3]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d004      	beq.n	8003b3e <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8003b34:	7bbb      	ldrb	r3, [r7, #14]
 8003b36:	f043 0308 	orr.w	r3, r3, #8
 8003b3a:	73fb      	strb	r3, [r7, #15]
 8003b3c:	e003      	b.n	8003b46 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8003b3e:	7bbb      	ldrb	r3, [r7, #14]
 8003b40:	f023 0308 	bic.w	r3, r3, #8
 8003b44:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	2126      	movs	r1, #38	@ 0x26
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f926 	bl	8003d9e <LoRa_write>
	HAL_Delay(10);
 8003b52:	200a      	movs	r0, #10
 8003b54:	f7fe f8e8 	bl	8001d28 <HAL_Delay>
}
 8003b58:	bf00      	nop
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b096      	sub	sp, #88	@ 0x58
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8003b68:	4a17      	ldr	r2, [pc, #92]	@ (8003bc8 <LoRa_setAutoLDO+0x68>)
 8003b6a:	f107 0308 	add.w	r3, r7, #8
 8003b6e:	4611      	mov	r1, r2
 8003b70:	2250      	movs	r2, #80	@ 0x50
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 fbd0 	bl	8004318 <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b7e:	461a      	mov	r2, r3
 8003b80:	2301      	movs	r3, #1
 8003b82:	4093      	lsls	r3, r2
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fc fc3b 	bl	8000400 <__aeabi_i2d>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	3358      	adds	r3, #88	@ 0x58
 8003b94:	443b      	add	r3, r7
 8003b96:	3b50      	subs	r3, #80	@ 0x50
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	f7fc fdc4 	bl	8000728 <__aeabi_ddiv>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4610      	mov	r0, r2
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	f7fc fea6 	bl	80008f8 <__aeabi_d2iz>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b10      	cmp	r3, #16
 8003bb0:	bfcc      	ite	gt
 8003bb2:	2301      	movgt	r3, #1
 8003bb4:	2300      	movle	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	4619      	mov	r1, r3
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f7ff ffab 	bl	8003b16 <LoRa_setLowDaraRateOptimization>
}
 8003bc0:	bf00      	nop
 8003bc2:	3758      	adds	r7, #88	@ 0x58
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	08004c88 	.word	0x08004c88

08003bcc <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	04db      	lsls	r3, r3, #19
 8003bda:	115b      	asrs	r3, r3, #5
 8003bdc:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	0c1b      	lsrs	r3, r3, #16
 8003be2:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8003be4:	7afb      	ldrb	r3, [r7, #11]
 8003be6:	461a      	mov	r2, r3
 8003be8:	2106      	movs	r1, #6
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f8d7 	bl	8003d9e <LoRa_write>
	HAL_Delay(5);
 8003bf0:	2005      	movs	r0, #5
 8003bf2:	f7fe f899 	bl	8001d28 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8003bfc:	7afb      	ldrb	r3, [r7, #11]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	2107      	movs	r1, #7
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f8cb 	bl	8003d9e <LoRa_write>
	HAL_Delay(5);
 8003c08:	2005      	movs	r0, #5
 8003c0a:	f7fe f88d 	bl	8001d28 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8003c12:	7afb      	ldrb	r3, [r7, #11]
 8003c14:	461a      	mov	r2, r3
 8003c16:	2108      	movs	r1, #8
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f8c0 	bl	8003d9e <LoRa_write>
	HAL_Delay(5);
 8003c1e:	2005      	movs	r0, #5
 8003c20:	f7fe f882 	bl	8001d28 <HAL_Delay>
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	2b0c      	cmp	r3, #12
 8003c3a:	dd01      	ble.n	8003c40 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8003c3c:	230c      	movs	r3, #12
 8003c3e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2b06      	cmp	r3, #6
 8003c44:	dc01      	bgt.n	8003c4a <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8003c46:	2307      	movs	r3, #7
 8003c48:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8003c4a:	211e      	movs	r1, #30
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 f88c 	bl	8003d6a <LoRa_read>
 8003c52:	4603      	mov	r3, r0
 8003c54:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8003c56:	200a      	movs	r0, #10
 8003c58:	f7fe f866 	bl	8001d28 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	7bfb      	ldrb	r3, [r7, #15]
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	4413      	add	r3, r2
 8003c6e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8003c70:	7bbb      	ldrb	r3, [r7, #14]
 8003c72:	461a      	mov	r2, r3
 8003c74:	211e      	movs	r1, #30
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f891 	bl	8003d9e <LoRa_write>
	HAL_Delay(10);
 8003c7c:	200a      	movs	r0, #10
 8003c7e:	f7fe f853 	bl	8001d28 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7ff ff6c 	bl	8003b60 <LoRa_setAutoLDO>
}
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8003c9c:	78fb      	ldrb	r3, [r7, #3]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	2109      	movs	r1, #9
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f87b 	bl	8003d9e <LoRa_write>
	HAL_Delay(10);
 8003ca8:	200a      	movs	r0, #10
 8003caa:	f7fe f83d 	bl	8001d28 <HAL_Delay>
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8003cc8:	78fb      	ldrb	r3, [r7, #3]
 8003cca:	2b2c      	cmp	r3, #44	@ 0x2c
 8003ccc:	d801      	bhi.n	8003cd2 <LoRa_setOCP+0x1a>
		current = 45;
 8003cce:	232d      	movs	r3, #45	@ 0x2d
 8003cd0:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8003cd2:	78fb      	ldrb	r3, [r7, #3]
 8003cd4:	2bf0      	cmp	r3, #240	@ 0xf0
 8003cd6:	d901      	bls.n	8003cdc <LoRa_setOCP+0x24>
		current = 240;
 8003cd8:	23f0      	movs	r3, #240	@ 0xf0
 8003cda:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8003cdc:	78fb      	ldrb	r3, [r7, #3]
 8003cde:	2b78      	cmp	r3, #120	@ 0x78
 8003ce0:	d809      	bhi.n	8003cf6 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8003ce2:	78fb      	ldrb	r3, [r7, #3]
 8003ce4:	3b2d      	subs	r3, #45	@ 0x2d
 8003ce6:	4a12      	ldr	r2, [pc, #72]	@ (8003d30 <LoRa_setOCP+0x78>)
 8003ce8:	fb82 1203 	smull	r1, r2, r2, r3
 8003cec:	1052      	asrs	r2, r2, #1
 8003cee:	17db      	asrs	r3, r3, #31
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	73fb      	strb	r3, [r7, #15]
 8003cf4:	e00b      	b.n	8003d0e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8003cf6:	78fb      	ldrb	r3, [r7, #3]
 8003cf8:	2bf0      	cmp	r3, #240	@ 0xf0
 8003cfa:	d808      	bhi.n	8003d0e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8003cfc:	78fb      	ldrb	r3, [r7, #3]
 8003cfe:	331e      	adds	r3, #30
 8003d00:	4a0b      	ldr	r2, [pc, #44]	@ (8003d30 <LoRa_setOCP+0x78>)
 8003d02:	fb82 1203 	smull	r1, r2, r2, r3
 8003d06:	1092      	asrs	r2, r2, #2
 8003d08:	17db      	asrs	r3, r3, #31
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8003d0e:	7bfb      	ldrb	r3, [r7, #15]
 8003d10:	3320      	adds	r3, #32
 8003d12:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
 8003d16:	461a      	mov	r2, r3
 8003d18:	210b      	movs	r1, #11
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f83f 	bl	8003d9e <LoRa_write>
	HAL_Delay(10);
 8003d20:	200a      	movs	r0, #10
 8003d22:	f7fe f801 	bl	8001d28 <HAL_Delay>
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	66666667 	.word	0x66666667

08003d34 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8003d3c:	211e      	movs	r1, #30
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f813 	bl	8003d6a <LoRa_read>
 8003d44:	4603      	mov	r3, r0
 8003d46:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	f043 0307 	orr.w	r3, r3, #7
 8003d4e:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8003d50:	7bbb      	ldrb	r3, [r7, #14]
 8003d52:	461a      	mov	r2, r3
 8003d54:	211e      	movs	r1, #30
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f821 	bl	8003d9e <LoRa_write>
	HAL_Delay(10);
 8003d5c:	200a      	movs	r0, #10
 8003d5e:	f7fd ffe3 	bl	8001d28 <HAL_Delay>
}
 8003d62:	bf00      	nop
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af02      	add	r7, sp, #8
 8003d70:	6078      	str	r0, [r7, #4]
 8003d72:	460b      	mov	r3, r1
 8003d74:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8003d80:	f107 030f 	add.w	r3, r7, #15
 8003d84:	f107 010e 	add.w	r1, r7, #14
 8003d88:	2201      	movs	r2, #1
 8003d8a:	9200      	str	r2, [sp, #0]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7ff fe45 	bl	8003a1e <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8003d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b086      	sub	sp, #24
 8003da2:	af02      	add	r7, sp, #8
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	460b      	mov	r3, r1
 8003da8:	70fb      	strb	r3, [r7, #3]
 8003daa:	4613      	mov	r3, r2
 8003dac:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8003dae:	78fb      	ldrb	r3, [r7, #3]
 8003db0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	73bb      	strb	r3, [r7, #14]
	data = value;
 8003db8:	78bb      	ldrb	r3, [r7, #2]
 8003dba:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8003dbc:	f107 030f 	add.w	r3, r7, #15
 8003dc0:	f107 010e 	add.w	r1, r7, #14
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	9200      	str	r2, [sp, #0]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff fe65 	bl	8003a9a <LoRa_writeReg>
	//HAL_Delay(5);
}
 8003dd0:	bf00      	nop
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	607a      	str	r2, [r7, #4]
 8003de2:	461a      	mov	r2, r3
 8003de4:	460b      	mov	r3, r1
 8003de6:	72fb      	strb	r3, [r7, #11]
 8003de8:	4613      	mov	r3, r2
 8003dea:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8003dec:	7afb      	ldrb	r3, [r7, #11]
 8003dee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6818      	ldr	r0, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	889b      	ldrh	r3, [r3, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	4619      	mov	r1, r3
 8003e02:	f7fe fad6 	bl	80023b2 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6998      	ldr	r0, [r3, #24]
 8003e0a:	f107 0117 	add.w	r1, r7, #23
 8003e0e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003e12:	2201      	movs	r2, #1
 8003e14:	f7fe ff60 	bl	8002cd8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003e18:	bf00      	nop
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fc47 	bl	80036b2 <HAL_SPI_GetState>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d1f7      	bne.n	8003e1a <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6998      	ldr	r0, [r3, #24]
 8003e2e:	7abb      	ldrb	r3, [r7, #10]
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003e36:	6879      	ldr	r1, [r7, #4]
 8003e38:	f7fe ff4e 	bl	8002cd8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8003e3c:	bf00      	nop
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7ff fc35 	bl	80036b2 <HAL_SPI_GetState>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d1f7      	bne.n	8003e3e <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	889b      	ldrh	r3, [r3, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f7fe faaa 	bl	80023b2 <HAL_GPIO_WritePin>
}
 8003e5e:	bf00      	nop
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]

	return 1;
 8003e6e:	2301      	movs	r3, #1
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr

08003e7a <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	4611      	mov	r1, r2
 8003e86:	461a      	mov	r2, r3
 8003e88:	460b      	mov	r3, r1
 8003e8a:	71fb      	strb	r3, [r7, #7]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8003e96:	2101      	movs	r1, #1
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f7ff fd5f 	bl	800395c <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8003e9e:	210e      	movs	r1, #14
 8003ea0:	68f8      	ldr	r0, [r7, #12]
 8003ea2:	f7ff ff62 	bl	8003d6a <LoRa_read>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8003eaa:	7cfb      	ldrb	r3, [r7, #19]
 8003eac:	461a      	mov	r2, r3
 8003eae:	210d      	movs	r1, #13
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f7ff ff74 	bl	8003d9e <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	2122      	movs	r1, #34	@ 0x22
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff ff6e 	bl	8003d9e <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8003ec2:	79fb      	ldrb	r3, [r7, #7]
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f7ff ff85 	bl	8003dd8 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8003ece:	2103      	movs	r1, #3
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f7ff fd43 	bl	800395c <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8003ed6:	2112      	movs	r1, #18
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f7ff ff46 	bl	8003d6a <LoRa_read>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8003ee2:	7cfb      	ldrb	r3, [r7, #19]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0x08);
 8003eec:	2208      	movs	r2, #8
 8003eee:	2112      	movs	r1, #18
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff ff54 	bl	8003d9e <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8003ef6:	6979      	ldr	r1, [r7, #20]
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f7ff fd2f 	bl	800395c <LoRa_gotoMode>
			return 1;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e00f      	b.n	8003f22 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8003f02:	88bb      	ldrh	r3, [r7, #4]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	80bb      	strh	r3, [r7, #4]
 8003f08:	88bb      	ldrh	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d105      	bne.n	8003f1a <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8003f0e:	6979      	ldr	r1, [r7, #20]
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7ff fd23 	bl	800395c <LoRa_gotoMode>
				return 0;
 8003f16:	2300      	movs	r3, #0
 8003f18:	e003      	b.n	8003f22 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 8003f1a:	2001      	movs	r0, #1
 8003f1c:	f7fd ff04 	bl	8001d28 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8003f20:	e7d9      	b.n	8003ed6 <LoRa_transmit+0x5c>
	}
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b082      	sub	sp, #8
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8003f32:	2105      	movs	r1, #5
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f7ff fd11 	bl	800395c <LoRa_gotoMode>
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8003f42:	b590      	push	{r4, r7, lr}
 8003f44:	b089      	sub	sp, #36	@ 0x24
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8003f50:	2300      	movs	r3, #0
 8003f52:	75fb      	strb	r3, [r7, #23]

	for(int i = 0; i < length; i++)
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]
 8003f58:	e007      	b.n	8003f6a <LoRa_receive+0x28>
		data[i] = 0;
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	68ba      	ldr	r2, [r7, #8]
 8003f5e:	4413      	add	r3, r2
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < length; i++)
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	3301      	adds	r3, #1
 8003f68:	61fb      	str	r3, [r7, #28]
 8003f6a:	79fb      	ldrb	r3, [r7, #7]
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	dbf3      	blt.n	8003f5a <LoRa_receive+0x18>

	LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8003f72:	22ff      	movs	r2, #255	@ 0xff
 8003f74:	2112      	movs	r1, #18
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f7ff ff11 	bl	8003d9e <LoRa_write>

	LoRa_gotoMode(_LoRa, STNBY_MODE);  // Set to standby mode
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f7ff fcec 	bl	800395c <LoRa_gotoMode>

	// Attempt to read the number of bytes available in the FIFO
	number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8003f84:	2113      	movs	r1, #19
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f7ff feef 	bl	8003d6a <LoRa_read>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	75bb      	strb	r3, [r7, #22]
	read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8003f90:	2110      	movs	r1, #16
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f7ff fee9 	bl	8003d6a <LoRa_read>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	757b      	strb	r3, [r7, #21]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8003f9c:	7d7b      	ldrb	r3, [r7, #21]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	210d      	movs	r1, #13
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f7ff fefb 	bl	8003d9e <LoRa_write>

	if (number_of_bytes == 0) {
 8003fa8:	7dbb      	ldrb	r3, [r7, #22]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d105      	bne.n	8003fba <LoRa_receive+0x78>
		LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8003fae:	2105      	movs	r1, #5
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f7ff fcd3 	bl	800395c <LoRa_gotoMode>
		return 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	e027      	b.n	800400a <LoRa_receive+0xc8>
	}

	min = (number_of_bytes < length) ? number_of_bytes : length;
 8003fba:	79fa      	ldrb	r2, [r7, #7]
 8003fbc:	7dbb      	ldrb	r3, [r7, #22]
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	bf28      	it	cs
 8003fc2:	4613      	movcs	r3, r2
 8003fc4:	75fb      	strb	r3, [r7, #23]

	for (int i = 0; i < min; i++) {
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61bb      	str	r3, [r7, #24]
 8003fca:	e00b      	b.n	8003fe4 <LoRa_receive+0xa2>
		data[i] = LoRa_read(_LoRa, RegFiFo);  // Read each byte from the FIFO
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	18d4      	adds	r4, r2, r3
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f7ff fec8 	bl	8003d6a <LoRa_read>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < min; i++) {
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	61bb      	str	r3, [r7, #24]
 8003fe4:	7dfb      	ldrb	r3, [r7, #23]
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	dbef      	blt.n	8003fcc <LoRa_receive+0x8a>
	}

	data[min] = '\0';
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]


	LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8003ff6:	22ff      	movs	r2, #255	@ 0xff
 8003ff8:	2112      	movs	r1, #18
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f7ff fecf 	bl	8003d9e <LoRa_write>
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);  // Return to continuous receive mode
 8004000:	2105      	movs	r1, #5
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f7ff fcaa 	bl	800395c <LoRa_gotoMode>

	return min;
 8004008:	7dfb      	ldrb	r3, [r7, #23]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3724      	adds	r7, #36	@ 0x24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd90      	pop	{r4, r7, pc}

08004012 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8004012:	b580      	push	{r7, lr}
 8004014:	b084      	sub	sp, #16
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7ff ff23 	bl	8003e66 <LoRa_isvalid>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 8096 	beq.w	8004154 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8004028:	2100      	movs	r1, #0
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff fc96 	bl	800395c <LoRa_gotoMode>
			HAL_Delay(10);
 8004030:	200a      	movs	r0, #10
 8004032:	f7fd fe79 	bl	8001d28 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8004036:	2101      	movs	r1, #1
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f7ff fe96 	bl	8003d6a <LoRa_read>
 800403e:	4603      	mov	r3, r0
 8004040:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8004042:	200a      	movs	r0, #10
 8004044:	f7fd fe70 	bl	8001d28 <HAL_Delay>
			data = read | 0x80;
 8004048:	7bfb      	ldrb	r3, [r7, #15]
 800404a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800404e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8004050:	7bbb      	ldrb	r3, [r7, #14]
 8004052:	461a      	mov	r2, r3
 8004054:	2101      	movs	r1, #1
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff fea1 	bl	8003d9e <LoRa_write>
			HAL_Delay(100);
 800405c:	2064      	movs	r0, #100	@ 0x64
 800405e:	f7fd fe63 	bl	8001d28 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	4619      	mov	r1, r3
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff fdaf 	bl	8003bcc <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004074:	4619      	mov	r1, r3
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7ff fe0a 	bl	8003c90 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004082:	4619      	mov	r1, r3
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff fe17 	bl	8003cb8 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 800408a:	2223      	movs	r2, #35	@ 0x23
 800408c:	210c      	movs	r1, #12
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7ff fe85 	bl	8003d9e <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff fe4d 	bl	8003d34 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80040a0:	4619      	mov	r1, r3
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff fdc2 	bl	8003c2c <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80040a8:	22ff      	movs	r2, #255	@ 0xff
 80040aa:	211f      	movs	r1, #31
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7ff fe76 	bl	8003d9e <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 80040b2:	2300      	movs	r3, #0
 80040b4:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80040c6:	005b      	lsls	r3, r3, #1
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	4413      	add	r3, r2
 80040cc:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 80040ce:	7bbb      	ldrb	r3, [r7, #14]
 80040d0:	461a      	mov	r2, r3
 80040d2:	211d      	movs	r1, #29
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f7ff fe62 	bl	8003d9e <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fd40 	bl	8003b60 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	461a      	mov	r2, r3
 80040ec:	2120      	movs	r1, #32
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7ff fe55 	bl	8003d9e <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	461a      	mov	r2, r3
 80040fc:	2121      	movs	r1, #33	@ 0x21
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7ff fe4d 	bl	8003d9e <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8004104:	2140      	movs	r1, #64	@ 0x40
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff fe2f 	bl	8003d6a <LoRa_read>
 800410c:	4603      	mov	r3, r0
 800410e:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8004110:	7bfb      	ldrb	r3, [r7, #15]
 8004112:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8004116:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8004118:	7bbb      	ldrb	r3, [r7, #14]
 800411a:	461a      	mov	r2, r3
 800411c:	2140      	movs	r1, #64	@ 0x40
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7ff fe3d 	bl	8003d9e <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8004124:	2101      	movs	r1, #1
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f7ff fc18 	bl	800395c <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8004132:	200a      	movs	r0, #10
 8004134:	f7fd fdf8 	bl	8001d28 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8004138:	2142      	movs	r1, #66	@ 0x42
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff fe15 	bl	8003d6a <LoRa_read>
 8004140:	4603      	mov	r3, r0
 8004142:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8004144:	7bfb      	ldrb	r3, [r7, #15]
 8004146:	2b12      	cmp	r3, #18
 8004148:	d101      	bne.n	800414e <LoRa_init+0x13c>
				return LORA_OK;
 800414a:	23c8      	movs	r3, #200	@ 0xc8
 800414c:	e004      	b.n	8004158 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 800414e:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8004152:	e001      	b.n	8004158 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8004154:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <atoi>:
 8004160:	220a      	movs	r2, #10
 8004162:	2100      	movs	r1, #0
 8004164:	f000 b87a 	b.w	800425c <strtol>

08004168 <_strtol_l.constprop.0>:
 8004168:	2b24      	cmp	r3, #36	@ 0x24
 800416a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416e:	4686      	mov	lr, r0
 8004170:	4690      	mov	r8, r2
 8004172:	d801      	bhi.n	8004178 <_strtol_l.constprop.0+0x10>
 8004174:	2b01      	cmp	r3, #1
 8004176:	d106      	bne.n	8004186 <_strtol_l.constprop.0+0x1e>
 8004178:	f000 f8a2 	bl	80042c0 <__errno>
 800417c:	2316      	movs	r3, #22
 800417e:	6003      	str	r3, [r0, #0]
 8004180:	2000      	movs	r0, #0
 8004182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004186:	460d      	mov	r5, r1
 8004188:	4833      	ldr	r0, [pc, #204]	@ (8004258 <_strtol_l.constprop.0+0xf0>)
 800418a:	462a      	mov	r2, r5
 800418c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004190:	5d06      	ldrb	r6, [r0, r4]
 8004192:	f016 0608 	ands.w	r6, r6, #8
 8004196:	d1f8      	bne.n	800418a <_strtol_l.constprop.0+0x22>
 8004198:	2c2d      	cmp	r4, #45	@ 0x2d
 800419a:	d12d      	bne.n	80041f8 <_strtol_l.constprop.0+0x90>
 800419c:	2601      	movs	r6, #1
 800419e:	782c      	ldrb	r4, [r5, #0]
 80041a0:	1c95      	adds	r5, r2, #2
 80041a2:	f033 0210 	bics.w	r2, r3, #16
 80041a6:	d109      	bne.n	80041bc <_strtol_l.constprop.0+0x54>
 80041a8:	2c30      	cmp	r4, #48	@ 0x30
 80041aa:	d12a      	bne.n	8004202 <_strtol_l.constprop.0+0x9a>
 80041ac:	782a      	ldrb	r2, [r5, #0]
 80041ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80041b2:	2a58      	cmp	r2, #88	@ 0x58
 80041b4:	d125      	bne.n	8004202 <_strtol_l.constprop.0+0x9a>
 80041b6:	2310      	movs	r3, #16
 80041b8:	786c      	ldrb	r4, [r5, #1]
 80041ba:	3502      	adds	r5, #2
 80041bc:	2200      	movs	r2, #0
 80041be:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80041c2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80041c6:	fbbc f9f3 	udiv	r9, ip, r3
 80041ca:	4610      	mov	r0, r2
 80041cc:	fb03 ca19 	mls	sl, r3, r9, ip
 80041d0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80041d4:	2f09      	cmp	r7, #9
 80041d6:	d81b      	bhi.n	8004210 <_strtol_l.constprop.0+0xa8>
 80041d8:	463c      	mov	r4, r7
 80041da:	42a3      	cmp	r3, r4
 80041dc:	dd27      	ble.n	800422e <_strtol_l.constprop.0+0xc6>
 80041de:	1c57      	adds	r7, r2, #1
 80041e0:	d007      	beq.n	80041f2 <_strtol_l.constprop.0+0x8a>
 80041e2:	4581      	cmp	r9, r0
 80041e4:	d320      	bcc.n	8004228 <_strtol_l.constprop.0+0xc0>
 80041e6:	d101      	bne.n	80041ec <_strtol_l.constprop.0+0x84>
 80041e8:	45a2      	cmp	sl, r4
 80041ea:	db1d      	blt.n	8004228 <_strtol_l.constprop.0+0xc0>
 80041ec:	2201      	movs	r2, #1
 80041ee:	fb00 4003 	mla	r0, r0, r3, r4
 80041f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041f6:	e7eb      	b.n	80041d0 <_strtol_l.constprop.0+0x68>
 80041f8:	2c2b      	cmp	r4, #43	@ 0x2b
 80041fa:	bf04      	itt	eq
 80041fc:	782c      	ldrbeq	r4, [r5, #0]
 80041fe:	1c95      	addeq	r5, r2, #2
 8004200:	e7cf      	b.n	80041a2 <_strtol_l.constprop.0+0x3a>
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1da      	bne.n	80041bc <_strtol_l.constprop.0+0x54>
 8004206:	2c30      	cmp	r4, #48	@ 0x30
 8004208:	bf0c      	ite	eq
 800420a:	2308      	moveq	r3, #8
 800420c:	230a      	movne	r3, #10
 800420e:	e7d5      	b.n	80041bc <_strtol_l.constprop.0+0x54>
 8004210:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004214:	2f19      	cmp	r7, #25
 8004216:	d801      	bhi.n	800421c <_strtol_l.constprop.0+0xb4>
 8004218:	3c37      	subs	r4, #55	@ 0x37
 800421a:	e7de      	b.n	80041da <_strtol_l.constprop.0+0x72>
 800421c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004220:	2f19      	cmp	r7, #25
 8004222:	d804      	bhi.n	800422e <_strtol_l.constprop.0+0xc6>
 8004224:	3c57      	subs	r4, #87	@ 0x57
 8004226:	e7d8      	b.n	80041da <_strtol_l.constprop.0+0x72>
 8004228:	f04f 32ff 	mov.w	r2, #4294967295
 800422c:	e7e1      	b.n	80041f2 <_strtol_l.constprop.0+0x8a>
 800422e:	1c53      	adds	r3, r2, #1
 8004230:	d108      	bne.n	8004244 <_strtol_l.constprop.0+0xdc>
 8004232:	2322      	movs	r3, #34	@ 0x22
 8004234:	4660      	mov	r0, ip
 8004236:	f8ce 3000 	str.w	r3, [lr]
 800423a:	f1b8 0f00 	cmp.w	r8, #0
 800423e:	d0a0      	beq.n	8004182 <_strtol_l.constprop.0+0x1a>
 8004240:	1e69      	subs	r1, r5, #1
 8004242:	e006      	b.n	8004252 <_strtol_l.constprop.0+0xea>
 8004244:	b106      	cbz	r6, 8004248 <_strtol_l.constprop.0+0xe0>
 8004246:	4240      	negs	r0, r0
 8004248:	f1b8 0f00 	cmp.w	r8, #0
 800424c:	d099      	beq.n	8004182 <_strtol_l.constprop.0+0x1a>
 800424e:	2a00      	cmp	r2, #0
 8004250:	d1f6      	bne.n	8004240 <_strtol_l.constprop.0+0xd8>
 8004252:	f8c8 1000 	str.w	r1, [r8]
 8004256:	e794      	b.n	8004182 <_strtol_l.constprop.0+0x1a>
 8004258:	08004cfb 	.word	0x08004cfb

0800425c <strtol>:
 800425c:	4613      	mov	r3, r2
 800425e:	460a      	mov	r2, r1
 8004260:	4601      	mov	r1, r0
 8004262:	4802      	ldr	r0, [pc, #8]	@ (800426c <strtol+0x10>)
 8004264:	6800      	ldr	r0, [r0, #0]
 8004266:	f7ff bf7f 	b.w	8004168 <_strtol_l.constprop.0>
 800426a:	bf00      	nop
 800426c:	20000014 	.word	0x20000014

08004270 <siprintf>:
 8004270:	b40e      	push	{r1, r2, r3}
 8004272:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004276:	b500      	push	{lr}
 8004278:	b09c      	sub	sp, #112	@ 0x70
 800427a:	ab1d      	add	r3, sp, #116	@ 0x74
 800427c:	9002      	str	r0, [sp, #8]
 800427e:	9006      	str	r0, [sp, #24]
 8004280:	9107      	str	r1, [sp, #28]
 8004282:	9104      	str	r1, [sp, #16]
 8004284:	4808      	ldr	r0, [pc, #32]	@ (80042a8 <siprintf+0x38>)
 8004286:	4909      	ldr	r1, [pc, #36]	@ (80042ac <siprintf+0x3c>)
 8004288:	f853 2b04 	ldr.w	r2, [r3], #4
 800428c:	9105      	str	r1, [sp, #20]
 800428e:	6800      	ldr	r0, [r0, #0]
 8004290:	a902      	add	r1, sp, #8
 8004292:	9301      	str	r3, [sp, #4]
 8004294:	f000 f9a0 	bl	80045d8 <_svfiprintf_r>
 8004298:	2200      	movs	r2, #0
 800429a:	9b02      	ldr	r3, [sp, #8]
 800429c:	701a      	strb	r2, [r3, #0]
 800429e:	b01c      	add	sp, #112	@ 0x70
 80042a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042a4:	b003      	add	sp, #12
 80042a6:	4770      	bx	lr
 80042a8:	20000014 	.word	0x20000014
 80042ac:	ffff0208 	.word	0xffff0208

080042b0 <memset>:
 80042b0:	4603      	mov	r3, r0
 80042b2:	4402      	add	r2, r0
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d100      	bne.n	80042ba <memset+0xa>
 80042b8:	4770      	bx	lr
 80042ba:	f803 1b01 	strb.w	r1, [r3], #1
 80042be:	e7f9      	b.n	80042b4 <memset+0x4>

080042c0 <__errno>:
 80042c0:	4b01      	ldr	r3, [pc, #4]	@ (80042c8 <__errno+0x8>)
 80042c2:	6818      	ldr	r0, [r3, #0]
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	20000014 	.word	0x20000014

080042cc <__libc_init_array>:
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	2600      	movs	r6, #0
 80042d0:	4d0c      	ldr	r5, [pc, #48]	@ (8004304 <__libc_init_array+0x38>)
 80042d2:	4c0d      	ldr	r4, [pc, #52]	@ (8004308 <__libc_init_array+0x3c>)
 80042d4:	1b64      	subs	r4, r4, r5
 80042d6:	10a4      	asrs	r4, r4, #2
 80042d8:	42a6      	cmp	r6, r4
 80042da:	d109      	bne.n	80042f0 <__libc_init_array+0x24>
 80042dc:	f000 fc78 	bl	8004bd0 <_init>
 80042e0:	2600      	movs	r6, #0
 80042e2:	4d0a      	ldr	r5, [pc, #40]	@ (800430c <__libc_init_array+0x40>)
 80042e4:	4c0a      	ldr	r4, [pc, #40]	@ (8004310 <__libc_init_array+0x44>)
 80042e6:	1b64      	subs	r4, r4, r5
 80042e8:	10a4      	asrs	r4, r4, #2
 80042ea:	42a6      	cmp	r6, r4
 80042ec:	d105      	bne.n	80042fa <__libc_init_array+0x2e>
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80042f4:	4798      	blx	r3
 80042f6:	3601      	adds	r6, #1
 80042f8:	e7ee      	b.n	80042d8 <__libc_init_array+0xc>
 80042fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80042fe:	4798      	blx	r3
 8004300:	3601      	adds	r6, #1
 8004302:	e7f2      	b.n	80042ea <__libc_init_array+0x1e>
 8004304:	08004e38 	.word	0x08004e38
 8004308:	08004e38 	.word	0x08004e38
 800430c:	08004e38 	.word	0x08004e38
 8004310:	08004e3c 	.word	0x08004e3c

08004314 <__retarget_lock_acquire_recursive>:
 8004314:	4770      	bx	lr

08004316 <__retarget_lock_release_recursive>:
 8004316:	4770      	bx	lr

08004318 <memcpy>:
 8004318:	440a      	add	r2, r1
 800431a:	4291      	cmp	r1, r2
 800431c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004320:	d100      	bne.n	8004324 <memcpy+0xc>
 8004322:	4770      	bx	lr
 8004324:	b510      	push	{r4, lr}
 8004326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800432a:	4291      	cmp	r1, r2
 800432c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004330:	d1f9      	bne.n	8004326 <memcpy+0xe>
 8004332:	bd10      	pop	{r4, pc}

08004334 <_free_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	4605      	mov	r5, r0
 8004338:	2900      	cmp	r1, #0
 800433a:	d040      	beq.n	80043be <_free_r+0x8a>
 800433c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004340:	1f0c      	subs	r4, r1, #4
 8004342:	2b00      	cmp	r3, #0
 8004344:	bfb8      	it	lt
 8004346:	18e4      	addlt	r4, r4, r3
 8004348:	f000 f8de 	bl	8004508 <__malloc_lock>
 800434c:	4a1c      	ldr	r2, [pc, #112]	@ (80043c0 <_free_r+0x8c>)
 800434e:	6813      	ldr	r3, [r2, #0]
 8004350:	b933      	cbnz	r3, 8004360 <_free_r+0x2c>
 8004352:	6063      	str	r3, [r4, #4]
 8004354:	6014      	str	r4, [r2, #0]
 8004356:	4628      	mov	r0, r5
 8004358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800435c:	f000 b8da 	b.w	8004514 <__malloc_unlock>
 8004360:	42a3      	cmp	r3, r4
 8004362:	d908      	bls.n	8004376 <_free_r+0x42>
 8004364:	6820      	ldr	r0, [r4, #0]
 8004366:	1821      	adds	r1, r4, r0
 8004368:	428b      	cmp	r3, r1
 800436a:	bf01      	itttt	eq
 800436c:	6819      	ldreq	r1, [r3, #0]
 800436e:	685b      	ldreq	r3, [r3, #4]
 8004370:	1809      	addeq	r1, r1, r0
 8004372:	6021      	streq	r1, [r4, #0]
 8004374:	e7ed      	b.n	8004352 <_free_r+0x1e>
 8004376:	461a      	mov	r2, r3
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	b10b      	cbz	r3, 8004380 <_free_r+0x4c>
 800437c:	42a3      	cmp	r3, r4
 800437e:	d9fa      	bls.n	8004376 <_free_r+0x42>
 8004380:	6811      	ldr	r1, [r2, #0]
 8004382:	1850      	adds	r0, r2, r1
 8004384:	42a0      	cmp	r0, r4
 8004386:	d10b      	bne.n	80043a0 <_free_r+0x6c>
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	4401      	add	r1, r0
 800438c:	1850      	adds	r0, r2, r1
 800438e:	4283      	cmp	r3, r0
 8004390:	6011      	str	r1, [r2, #0]
 8004392:	d1e0      	bne.n	8004356 <_free_r+0x22>
 8004394:	6818      	ldr	r0, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	4408      	add	r0, r1
 800439a:	6010      	str	r0, [r2, #0]
 800439c:	6053      	str	r3, [r2, #4]
 800439e:	e7da      	b.n	8004356 <_free_r+0x22>
 80043a0:	d902      	bls.n	80043a8 <_free_r+0x74>
 80043a2:	230c      	movs	r3, #12
 80043a4:	602b      	str	r3, [r5, #0]
 80043a6:	e7d6      	b.n	8004356 <_free_r+0x22>
 80043a8:	6820      	ldr	r0, [r4, #0]
 80043aa:	1821      	adds	r1, r4, r0
 80043ac:	428b      	cmp	r3, r1
 80043ae:	bf01      	itttt	eq
 80043b0:	6819      	ldreq	r1, [r3, #0]
 80043b2:	685b      	ldreq	r3, [r3, #4]
 80043b4:	1809      	addeq	r1, r1, r0
 80043b6:	6021      	streq	r1, [r4, #0]
 80043b8:	6063      	str	r3, [r4, #4]
 80043ba:	6054      	str	r4, [r2, #4]
 80043bc:	e7cb      	b.n	8004356 <_free_r+0x22>
 80043be:	bd38      	pop	{r3, r4, r5, pc}
 80043c0:	2000028c 	.word	0x2000028c

080043c4 <sbrk_aligned>:
 80043c4:	b570      	push	{r4, r5, r6, lr}
 80043c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004404 <sbrk_aligned+0x40>)
 80043c8:	460c      	mov	r4, r1
 80043ca:	6831      	ldr	r1, [r6, #0]
 80043cc:	4605      	mov	r5, r0
 80043ce:	b911      	cbnz	r1, 80043d6 <sbrk_aligned+0x12>
 80043d0:	f000 fbaa 	bl	8004b28 <_sbrk_r>
 80043d4:	6030      	str	r0, [r6, #0]
 80043d6:	4621      	mov	r1, r4
 80043d8:	4628      	mov	r0, r5
 80043da:	f000 fba5 	bl	8004b28 <_sbrk_r>
 80043de:	1c43      	adds	r3, r0, #1
 80043e0:	d103      	bne.n	80043ea <sbrk_aligned+0x26>
 80043e2:	f04f 34ff 	mov.w	r4, #4294967295
 80043e6:	4620      	mov	r0, r4
 80043e8:	bd70      	pop	{r4, r5, r6, pc}
 80043ea:	1cc4      	adds	r4, r0, #3
 80043ec:	f024 0403 	bic.w	r4, r4, #3
 80043f0:	42a0      	cmp	r0, r4
 80043f2:	d0f8      	beq.n	80043e6 <sbrk_aligned+0x22>
 80043f4:	1a21      	subs	r1, r4, r0
 80043f6:	4628      	mov	r0, r5
 80043f8:	f000 fb96 	bl	8004b28 <_sbrk_r>
 80043fc:	3001      	adds	r0, #1
 80043fe:	d1f2      	bne.n	80043e6 <sbrk_aligned+0x22>
 8004400:	e7ef      	b.n	80043e2 <sbrk_aligned+0x1e>
 8004402:	bf00      	nop
 8004404:	20000288 	.word	0x20000288

08004408 <_malloc_r>:
 8004408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800440c:	1ccd      	adds	r5, r1, #3
 800440e:	f025 0503 	bic.w	r5, r5, #3
 8004412:	3508      	adds	r5, #8
 8004414:	2d0c      	cmp	r5, #12
 8004416:	bf38      	it	cc
 8004418:	250c      	movcc	r5, #12
 800441a:	2d00      	cmp	r5, #0
 800441c:	4606      	mov	r6, r0
 800441e:	db01      	blt.n	8004424 <_malloc_r+0x1c>
 8004420:	42a9      	cmp	r1, r5
 8004422:	d904      	bls.n	800442e <_malloc_r+0x26>
 8004424:	230c      	movs	r3, #12
 8004426:	6033      	str	r3, [r6, #0]
 8004428:	2000      	movs	r0, #0
 800442a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800442e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004504 <_malloc_r+0xfc>
 8004432:	f000 f869 	bl	8004508 <__malloc_lock>
 8004436:	f8d8 3000 	ldr.w	r3, [r8]
 800443a:	461c      	mov	r4, r3
 800443c:	bb44      	cbnz	r4, 8004490 <_malloc_r+0x88>
 800443e:	4629      	mov	r1, r5
 8004440:	4630      	mov	r0, r6
 8004442:	f7ff ffbf 	bl	80043c4 <sbrk_aligned>
 8004446:	1c43      	adds	r3, r0, #1
 8004448:	4604      	mov	r4, r0
 800444a:	d158      	bne.n	80044fe <_malloc_r+0xf6>
 800444c:	f8d8 4000 	ldr.w	r4, [r8]
 8004450:	4627      	mov	r7, r4
 8004452:	2f00      	cmp	r7, #0
 8004454:	d143      	bne.n	80044de <_malloc_r+0xd6>
 8004456:	2c00      	cmp	r4, #0
 8004458:	d04b      	beq.n	80044f2 <_malloc_r+0xea>
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	4639      	mov	r1, r7
 800445e:	4630      	mov	r0, r6
 8004460:	eb04 0903 	add.w	r9, r4, r3
 8004464:	f000 fb60 	bl	8004b28 <_sbrk_r>
 8004468:	4581      	cmp	r9, r0
 800446a:	d142      	bne.n	80044f2 <_malloc_r+0xea>
 800446c:	6821      	ldr	r1, [r4, #0]
 800446e:	4630      	mov	r0, r6
 8004470:	1a6d      	subs	r5, r5, r1
 8004472:	4629      	mov	r1, r5
 8004474:	f7ff ffa6 	bl	80043c4 <sbrk_aligned>
 8004478:	3001      	adds	r0, #1
 800447a:	d03a      	beq.n	80044f2 <_malloc_r+0xea>
 800447c:	6823      	ldr	r3, [r4, #0]
 800447e:	442b      	add	r3, r5
 8004480:	6023      	str	r3, [r4, #0]
 8004482:	f8d8 3000 	ldr.w	r3, [r8]
 8004486:	685a      	ldr	r2, [r3, #4]
 8004488:	bb62      	cbnz	r2, 80044e4 <_malloc_r+0xdc>
 800448a:	f8c8 7000 	str.w	r7, [r8]
 800448e:	e00f      	b.n	80044b0 <_malloc_r+0xa8>
 8004490:	6822      	ldr	r2, [r4, #0]
 8004492:	1b52      	subs	r2, r2, r5
 8004494:	d420      	bmi.n	80044d8 <_malloc_r+0xd0>
 8004496:	2a0b      	cmp	r2, #11
 8004498:	d917      	bls.n	80044ca <_malloc_r+0xc2>
 800449a:	1961      	adds	r1, r4, r5
 800449c:	42a3      	cmp	r3, r4
 800449e:	6025      	str	r5, [r4, #0]
 80044a0:	bf18      	it	ne
 80044a2:	6059      	strne	r1, [r3, #4]
 80044a4:	6863      	ldr	r3, [r4, #4]
 80044a6:	bf08      	it	eq
 80044a8:	f8c8 1000 	streq.w	r1, [r8]
 80044ac:	5162      	str	r2, [r4, r5]
 80044ae:	604b      	str	r3, [r1, #4]
 80044b0:	4630      	mov	r0, r6
 80044b2:	f000 f82f 	bl	8004514 <__malloc_unlock>
 80044b6:	f104 000b 	add.w	r0, r4, #11
 80044ba:	1d23      	adds	r3, r4, #4
 80044bc:	f020 0007 	bic.w	r0, r0, #7
 80044c0:	1ac2      	subs	r2, r0, r3
 80044c2:	bf1c      	itt	ne
 80044c4:	1a1b      	subne	r3, r3, r0
 80044c6:	50a3      	strne	r3, [r4, r2]
 80044c8:	e7af      	b.n	800442a <_malloc_r+0x22>
 80044ca:	6862      	ldr	r2, [r4, #4]
 80044cc:	42a3      	cmp	r3, r4
 80044ce:	bf0c      	ite	eq
 80044d0:	f8c8 2000 	streq.w	r2, [r8]
 80044d4:	605a      	strne	r2, [r3, #4]
 80044d6:	e7eb      	b.n	80044b0 <_malloc_r+0xa8>
 80044d8:	4623      	mov	r3, r4
 80044da:	6864      	ldr	r4, [r4, #4]
 80044dc:	e7ae      	b.n	800443c <_malloc_r+0x34>
 80044de:	463c      	mov	r4, r7
 80044e0:	687f      	ldr	r7, [r7, #4]
 80044e2:	e7b6      	b.n	8004452 <_malloc_r+0x4a>
 80044e4:	461a      	mov	r2, r3
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	42a3      	cmp	r3, r4
 80044ea:	d1fb      	bne.n	80044e4 <_malloc_r+0xdc>
 80044ec:	2300      	movs	r3, #0
 80044ee:	6053      	str	r3, [r2, #4]
 80044f0:	e7de      	b.n	80044b0 <_malloc_r+0xa8>
 80044f2:	230c      	movs	r3, #12
 80044f4:	4630      	mov	r0, r6
 80044f6:	6033      	str	r3, [r6, #0]
 80044f8:	f000 f80c 	bl	8004514 <__malloc_unlock>
 80044fc:	e794      	b.n	8004428 <_malloc_r+0x20>
 80044fe:	6005      	str	r5, [r0, #0]
 8004500:	e7d6      	b.n	80044b0 <_malloc_r+0xa8>
 8004502:	bf00      	nop
 8004504:	2000028c 	.word	0x2000028c

08004508 <__malloc_lock>:
 8004508:	4801      	ldr	r0, [pc, #4]	@ (8004510 <__malloc_lock+0x8>)
 800450a:	f7ff bf03 	b.w	8004314 <__retarget_lock_acquire_recursive>
 800450e:	bf00      	nop
 8004510:	20000284 	.word	0x20000284

08004514 <__malloc_unlock>:
 8004514:	4801      	ldr	r0, [pc, #4]	@ (800451c <__malloc_unlock+0x8>)
 8004516:	f7ff befe 	b.w	8004316 <__retarget_lock_release_recursive>
 800451a:	bf00      	nop
 800451c:	20000284 	.word	0x20000284

08004520 <__ssputs_r>:
 8004520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004524:	461f      	mov	r7, r3
 8004526:	688e      	ldr	r6, [r1, #8]
 8004528:	4682      	mov	sl, r0
 800452a:	42be      	cmp	r6, r7
 800452c:	460c      	mov	r4, r1
 800452e:	4690      	mov	r8, r2
 8004530:	680b      	ldr	r3, [r1, #0]
 8004532:	d82d      	bhi.n	8004590 <__ssputs_r+0x70>
 8004534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800453c:	d026      	beq.n	800458c <__ssputs_r+0x6c>
 800453e:	6965      	ldr	r5, [r4, #20]
 8004540:	6909      	ldr	r1, [r1, #16]
 8004542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004546:	eba3 0901 	sub.w	r9, r3, r1
 800454a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800454e:	1c7b      	adds	r3, r7, #1
 8004550:	444b      	add	r3, r9
 8004552:	106d      	asrs	r5, r5, #1
 8004554:	429d      	cmp	r5, r3
 8004556:	bf38      	it	cc
 8004558:	461d      	movcc	r5, r3
 800455a:	0553      	lsls	r3, r2, #21
 800455c:	d527      	bpl.n	80045ae <__ssputs_r+0x8e>
 800455e:	4629      	mov	r1, r5
 8004560:	f7ff ff52 	bl	8004408 <_malloc_r>
 8004564:	4606      	mov	r6, r0
 8004566:	b360      	cbz	r0, 80045c2 <__ssputs_r+0xa2>
 8004568:	464a      	mov	r2, r9
 800456a:	6921      	ldr	r1, [r4, #16]
 800456c:	f7ff fed4 	bl	8004318 <memcpy>
 8004570:	89a3      	ldrh	r3, [r4, #12]
 8004572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800457a:	81a3      	strh	r3, [r4, #12]
 800457c:	6126      	str	r6, [r4, #16]
 800457e:	444e      	add	r6, r9
 8004580:	6026      	str	r6, [r4, #0]
 8004582:	463e      	mov	r6, r7
 8004584:	6165      	str	r5, [r4, #20]
 8004586:	eba5 0509 	sub.w	r5, r5, r9
 800458a:	60a5      	str	r5, [r4, #8]
 800458c:	42be      	cmp	r6, r7
 800458e:	d900      	bls.n	8004592 <__ssputs_r+0x72>
 8004590:	463e      	mov	r6, r7
 8004592:	4632      	mov	r2, r6
 8004594:	4641      	mov	r1, r8
 8004596:	6820      	ldr	r0, [r4, #0]
 8004598:	f000 faac 	bl	8004af4 <memmove>
 800459c:	2000      	movs	r0, #0
 800459e:	68a3      	ldr	r3, [r4, #8]
 80045a0:	1b9b      	subs	r3, r3, r6
 80045a2:	60a3      	str	r3, [r4, #8]
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	4433      	add	r3, r6
 80045a8:	6023      	str	r3, [r4, #0]
 80045aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ae:	462a      	mov	r2, r5
 80045b0:	f000 fad8 	bl	8004b64 <_realloc_r>
 80045b4:	4606      	mov	r6, r0
 80045b6:	2800      	cmp	r0, #0
 80045b8:	d1e0      	bne.n	800457c <__ssputs_r+0x5c>
 80045ba:	4650      	mov	r0, sl
 80045bc:	6921      	ldr	r1, [r4, #16]
 80045be:	f7ff feb9 	bl	8004334 <_free_r>
 80045c2:	230c      	movs	r3, #12
 80045c4:	f8ca 3000 	str.w	r3, [sl]
 80045c8:	89a3      	ldrh	r3, [r4, #12]
 80045ca:	f04f 30ff 	mov.w	r0, #4294967295
 80045ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045d2:	81a3      	strh	r3, [r4, #12]
 80045d4:	e7e9      	b.n	80045aa <__ssputs_r+0x8a>
	...

080045d8 <_svfiprintf_r>:
 80045d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045dc:	4698      	mov	r8, r3
 80045de:	898b      	ldrh	r3, [r1, #12]
 80045e0:	4607      	mov	r7, r0
 80045e2:	061b      	lsls	r3, r3, #24
 80045e4:	460d      	mov	r5, r1
 80045e6:	4614      	mov	r4, r2
 80045e8:	b09d      	sub	sp, #116	@ 0x74
 80045ea:	d510      	bpl.n	800460e <_svfiprintf_r+0x36>
 80045ec:	690b      	ldr	r3, [r1, #16]
 80045ee:	b973      	cbnz	r3, 800460e <_svfiprintf_r+0x36>
 80045f0:	2140      	movs	r1, #64	@ 0x40
 80045f2:	f7ff ff09 	bl	8004408 <_malloc_r>
 80045f6:	6028      	str	r0, [r5, #0]
 80045f8:	6128      	str	r0, [r5, #16]
 80045fa:	b930      	cbnz	r0, 800460a <_svfiprintf_r+0x32>
 80045fc:	230c      	movs	r3, #12
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	f04f 30ff 	mov.w	r0, #4294967295
 8004604:	b01d      	add	sp, #116	@ 0x74
 8004606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800460a:	2340      	movs	r3, #64	@ 0x40
 800460c:	616b      	str	r3, [r5, #20]
 800460e:	2300      	movs	r3, #0
 8004610:	9309      	str	r3, [sp, #36]	@ 0x24
 8004612:	2320      	movs	r3, #32
 8004614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004618:	2330      	movs	r3, #48	@ 0x30
 800461a:	f04f 0901 	mov.w	r9, #1
 800461e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004622:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80047bc <_svfiprintf_r+0x1e4>
 8004626:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800462a:	4623      	mov	r3, r4
 800462c:	469a      	mov	sl, r3
 800462e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004632:	b10a      	cbz	r2, 8004638 <_svfiprintf_r+0x60>
 8004634:	2a25      	cmp	r2, #37	@ 0x25
 8004636:	d1f9      	bne.n	800462c <_svfiprintf_r+0x54>
 8004638:	ebba 0b04 	subs.w	fp, sl, r4
 800463c:	d00b      	beq.n	8004656 <_svfiprintf_r+0x7e>
 800463e:	465b      	mov	r3, fp
 8004640:	4622      	mov	r2, r4
 8004642:	4629      	mov	r1, r5
 8004644:	4638      	mov	r0, r7
 8004646:	f7ff ff6b 	bl	8004520 <__ssputs_r>
 800464a:	3001      	adds	r0, #1
 800464c:	f000 80a7 	beq.w	800479e <_svfiprintf_r+0x1c6>
 8004650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004652:	445a      	add	r2, fp
 8004654:	9209      	str	r2, [sp, #36]	@ 0x24
 8004656:	f89a 3000 	ldrb.w	r3, [sl]
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 809f 	beq.w	800479e <_svfiprintf_r+0x1c6>
 8004660:	2300      	movs	r3, #0
 8004662:	f04f 32ff 	mov.w	r2, #4294967295
 8004666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800466a:	f10a 0a01 	add.w	sl, sl, #1
 800466e:	9304      	str	r3, [sp, #16]
 8004670:	9307      	str	r3, [sp, #28]
 8004672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004676:	931a      	str	r3, [sp, #104]	@ 0x68
 8004678:	4654      	mov	r4, sl
 800467a:	2205      	movs	r2, #5
 800467c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004680:	484e      	ldr	r0, [pc, #312]	@ (80047bc <_svfiprintf_r+0x1e4>)
 8004682:	f000 fa61 	bl	8004b48 <memchr>
 8004686:	9a04      	ldr	r2, [sp, #16]
 8004688:	b9d8      	cbnz	r0, 80046c2 <_svfiprintf_r+0xea>
 800468a:	06d0      	lsls	r0, r2, #27
 800468c:	bf44      	itt	mi
 800468e:	2320      	movmi	r3, #32
 8004690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004694:	0711      	lsls	r1, r2, #28
 8004696:	bf44      	itt	mi
 8004698:	232b      	movmi	r3, #43	@ 0x2b
 800469a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800469e:	f89a 3000 	ldrb.w	r3, [sl]
 80046a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80046a4:	d015      	beq.n	80046d2 <_svfiprintf_r+0xfa>
 80046a6:	4654      	mov	r4, sl
 80046a8:	2000      	movs	r0, #0
 80046aa:	f04f 0c0a 	mov.w	ip, #10
 80046ae:	9a07      	ldr	r2, [sp, #28]
 80046b0:	4621      	mov	r1, r4
 80046b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046b6:	3b30      	subs	r3, #48	@ 0x30
 80046b8:	2b09      	cmp	r3, #9
 80046ba:	d94b      	bls.n	8004754 <_svfiprintf_r+0x17c>
 80046bc:	b1b0      	cbz	r0, 80046ec <_svfiprintf_r+0x114>
 80046be:	9207      	str	r2, [sp, #28]
 80046c0:	e014      	b.n	80046ec <_svfiprintf_r+0x114>
 80046c2:	eba0 0308 	sub.w	r3, r0, r8
 80046c6:	fa09 f303 	lsl.w	r3, r9, r3
 80046ca:	4313      	orrs	r3, r2
 80046cc:	46a2      	mov	sl, r4
 80046ce:	9304      	str	r3, [sp, #16]
 80046d0:	e7d2      	b.n	8004678 <_svfiprintf_r+0xa0>
 80046d2:	9b03      	ldr	r3, [sp, #12]
 80046d4:	1d19      	adds	r1, r3, #4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	9103      	str	r1, [sp, #12]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	bfbb      	ittet	lt
 80046de:	425b      	neglt	r3, r3
 80046e0:	f042 0202 	orrlt.w	r2, r2, #2
 80046e4:	9307      	strge	r3, [sp, #28]
 80046e6:	9307      	strlt	r3, [sp, #28]
 80046e8:	bfb8      	it	lt
 80046ea:	9204      	strlt	r2, [sp, #16]
 80046ec:	7823      	ldrb	r3, [r4, #0]
 80046ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80046f0:	d10a      	bne.n	8004708 <_svfiprintf_r+0x130>
 80046f2:	7863      	ldrb	r3, [r4, #1]
 80046f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80046f6:	d132      	bne.n	800475e <_svfiprintf_r+0x186>
 80046f8:	9b03      	ldr	r3, [sp, #12]
 80046fa:	3402      	adds	r4, #2
 80046fc:	1d1a      	adds	r2, r3, #4
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	9203      	str	r2, [sp, #12]
 8004702:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004706:	9305      	str	r3, [sp, #20]
 8004708:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80047c0 <_svfiprintf_r+0x1e8>
 800470c:	2203      	movs	r2, #3
 800470e:	4650      	mov	r0, sl
 8004710:	7821      	ldrb	r1, [r4, #0]
 8004712:	f000 fa19 	bl	8004b48 <memchr>
 8004716:	b138      	cbz	r0, 8004728 <_svfiprintf_r+0x150>
 8004718:	2240      	movs	r2, #64	@ 0x40
 800471a:	9b04      	ldr	r3, [sp, #16]
 800471c:	eba0 000a 	sub.w	r0, r0, sl
 8004720:	4082      	lsls	r2, r0
 8004722:	4313      	orrs	r3, r2
 8004724:	3401      	adds	r4, #1
 8004726:	9304      	str	r3, [sp, #16]
 8004728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800472c:	2206      	movs	r2, #6
 800472e:	4825      	ldr	r0, [pc, #148]	@ (80047c4 <_svfiprintf_r+0x1ec>)
 8004730:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004734:	f000 fa08 	bl	8004b48 <memchr>
 8004738:	2800      	cmp	r0, #0
 800473a:	d036      	beq.n	80047aa <_svfiprintf_r+0x1d2>
 800473c:	4b22      	ldr	r3, [pc, #136]	@ (80047c8 <_svfiprintf_r+0x1f0>)
 800473e:	bb1b      	cbnz	r3, 8004788 <_svfiprintf_r+0x1b0>
 8004740:	9b03      	ldr	r3, [sp, #12]
 8004742:	3307      	adds	r3, #7
 8004744:	f023 0307 	bic.w	r3, r3, #7
 8004748:	3308      	adds	r3, #8
 800474a:	9303      	str	r3, [sp, #12]
 800474c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800474e:	4433      	add	r3, r6
 8004750:	9309      	str	r3, [sp, #36]	@ 0x24
 8004752:	e76a      	b.n	800462a <_svfiprintf_r+0x52>
 8004754:	460c      	mov	r4, r1
 8004756:	2001      	movs	r0, #1
 8004758:	fb0c 3202 	mla	r2, ip, r2, r3
 800475c:	e7a8      	b.n	80046b0 <_svfiprintf_r+0xd8>
 800475e:	2300      	movs	r3, #0
 8004760:	f04f 0c0a 	mov.w	ip, #10
 8004764:	4619      	mov	r1, r3
 8004766:	3401      	adds	r4, #1
 8004768:	9305      	str	r3, [sp, #20]
 800476a:	4620      	mov	r0, r4
 800476c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004770:	3a30      	subs	r2, #48	@ 0x30
 8004772:	2a09      	cmp	r2, #9
 8004774:	d903      	bls.n	800477e <_svfiprintf_r+0x1a6>
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0c6      	beq.n	8004708 <_svfiprintf_r+0x130>
 800477a:	9105      	str	r1, [sp, #20]
 800477c:	e7c4      	b.n	8004708 <_svfiprintf_r+0x130>
 800477e:	4604      	mov	r4, r0
 8004780:	2301      	movs	r3, #1
 8004782:	fb0c 2101 	mla	r1, ip, r1, r2
 8004786:	e7f0      	b.n	800476a <_svfiprintf_r+0x192>
 8004788:	ab03      	add	r3, sp, #12
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	462a      	mov	r2, r5
 800478e:	4638      	mov	r0, r7
 8004790:	4b0e      	ldr	r3, [pc, #56]	@ (80047cc <_svfiprintf_r+0x1f4>)
 8004792:	a904      	add	r1, sp, #16
 8004794:	f3af 8000 	nop.w
 8004798:	1c42      	adds	r2, r0, #1
 800479a:	4606      	mov	r6, r0
 800479c:	d1d6      	bne.n	800474c <_svfiprintf_r+0x174>
 800479e:	89ab      	ldrh	r3, [r5, #12]
 80047a0:	065b      	lsls	r3, r3, #25
 80047a2:	f53f af2d 	bmi.w	8004600 <_svfiprintf_r+0x28>
 80047a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047a8:	e72c      	b.n	8004604 <_svfiprintf_r+0x2c>
 80047aa:	ab03      	add	r3, sp, #12
 80047ac:	9300      	str	r3, [sp, #0]
 80047ae:	462a      	mov	r2, r5
 80047b0:	4638      	mov	r0, r7
 80047b2:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <_svfiprintf_r+0x1f4>)
 80047b4:	a904      	add	r1, sp, #16
 80047b6:	f000 f87d 	bl	80048b4 <_printf_i>
 80047ba:	e7ed      	b.n	8004798 <_svfiprintf_r+0x1c0>
 80047bc:	08004dfb 	.word	0x08004dfb
 80047c0:	08004e01 	.word	0x08004e01
 80047c4:	08004e05 	.word	0x08004e05
 80047c8:	00000000 	.word	0x00000000
 80047cc:	08004521 	.word	0x08004521

080047d0 <_printf_common>:
 80047d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047d4:	4616      	mov	r6, r2
 80047d6:	4698      	mov	r8, r3
 80047d8:	688a      	ldr	r2, [r1, #8]
 80047da:	690b      	ldr	r3, [r1, #16]
 80047dc:	4607      	mov	r7, r0
 80047de:	4293      	cmp	r3, r2
 80047e0:	bfb8      	it	lt
 80047e2:	4613      	movlt	r3, r2
 80047e4:	6033      	str	r3, [r6, #0]
 80047e6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047ea:	460c      	mov	r4, r1
 80047ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047f0:	b10a      	cbz	r2, 80047f6 <_printf_common+0x26>
 80047f2:	3301      	adds	r3, #1
 80047f4:	6033      	str	r3, [r6, #0]
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	0699      	lsls	r1, r3, #26
 80047fa:	bf42      	ittt	mi
 80047fc:	6833      	ldrmi	r3, [r6, #0]
 80047fe:	3302      	addmi	r3, #2
 8004800:	6033      	strmi	r3, [r6, #0]
 8004802:	6825      	ldr	r5, [r4, #0]
 8004804:	f015 0506 	ands.w	r5, r5, #6
 8004808:	d106      	bne.n	8004818 <_printf_common+0x48>
 800480a:	f104 0a19 	add.w	sl, r4, #25
 800480e:	68e3      	ldr	r3, [r4, #12]
 8004810:	6832      	ldr	r2, [r6, #0]
 8004812:	1a9b      	subs	r3, r3, r2
 8004814:	42ab      	cmp	r3, r5
 8004816:	dc2b      	bgt.n	8004870 <_printf_common+0xa0>
 8004818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800481c:	6822      	ldr	r2, [r4, #0]
 800481e:	3b00      	subs	r3, #0
 8004820:	bf18      	it	ne
 8004822:	2301      	movne	r3, #1
 8004824:	0692      	lsls	r2, r2, #26
 8004826:	d430      	bmi.n	800488a <_printf_common+0xba>
 8004828:	4641      	mov	r1, r8
 800482a:	4638      	mov	r0, r7
 800482c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004830:	47c8      	blx	r9
 8004832:	3001      	adds	r0, #1
 8004834:	d023      	beq.n	800487e <_printf_common+0xae>
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	6922      	ldr	r2, [r4, #16]
 800483a:	f003 0306 	and.w	r3, r3, #6
 800483e:	2b04      	cmp	r3, #4
 8004840:	bf14      	ite	ne
 8004842:	2500      	movne	r5, #0
 8004844:	6833      	ldreq	r3, [r6, #0]
 8004846:	f04f 0600 	mov.w	r6, #0
 800484a:	bf08      	it	eq
 800484c:	68e5      	ldreq	r5, [r4, #12]
 800484e:	f104 041a 	add.w	r4, r4, #26
 8004852:	bf08      	it	eq
 8004854:	1aed      	subeq	r5, r5, r3
 8004856:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800485a:	bf08      	it	eq
 800485c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004860:	4293      	cmp	r3, r2
 8004862:	bfc4      	itt	gt
 8004864:	1a9b      	subgt	r3, r3, r2
 8004866:	18ed      	addgt	r5, r5, r3
 8004868:	42b5      	cmp	r5, r6
 800486a:	d11a      	bne.n	80048a2 <_printf_common+0xd2>
 800486c:	2000      	movs	r0, #0
 800486e:	e008      	b.n	8004882 <_printf_common+0xb2>
 8004870:	2301      	movs	r3, #1
 8004872:	4652      	mov	r2, sl
 8004874:	4641      	mov	r1, r8
 8004876:	4638      	mov	r0, r7
 8004878:	47c8      	blx	r9
 800487a:	3001      	adds	r0, #1
 800487c:	d103      	bne.n	8004886 <_printf_common+0xb6>
 800487e:	f04f 30ff 	mov.w	r0, #4294967295
 8004882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004886:	3501      	adds	r5, #1
 8004888:	e7c1      	b.n	800480e <_printf_common+0x3e>
 800488a:	2030      	movs	r0, #48	@ 0x30
 800488c:	18e1      	adds	r1, r4, r3
 800488e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004898:	4422      	add	r2, r4
 800489a:	3302      	adds	r3, #2
 800489c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048a0:	e7c2      	b.n	8004828 <_printf_common+0x58>
 80048a2:	2301      	movs	r3, #1
 80048a4:	4622      	mov	r2, r4
 80048a6:	4641      	mov	r1, r8
 80048a8:	4638      	mov	r0, r7
 80048aa:	47c8      	blx	r9
 80048ac:	3001      	adds	r0, #1
 80048ae:	d0e6      	beq.n	800487e <_printf_common+0xae>
 80048b0:	3601      	adds	r6, #1
 80048b2:	e7d9      	b.n	8004868 <_printf_common+0x98>

080048b4 <_printf_i>:
 80048b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	7e0f      	ldrb	r7, [r1, #24]
 80048ba:	4691      	mov	r9, r2
 80048bc:	2f78      	cmp	r7, #120	@ 0x78
 80048be:	4680      	mov	r8, r0
 80048c0:	460c      	mov	r4, r1
 80048c2:	469a      	mov	sl, r3
 80048c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048ca:	d807      	bhi.n	80048dc <_printf_i+0x28>
 80048cc:	2f62      	cmp	r7, #98	@ 0x62
 80048ce:	d80a      	bhi.n	80048e6 <_printf_i+0x32>
 80048d0:	2f00      	cmp	r7, #0
 80048d2:	f000 80d3 	beq.w	8004a7c <_printf_i+0x1c8>
 80048d6:	2f58      	cmp	r7, #88	@ 0x58
 80048d8:	f000 80ba 	beq.w	8004a50 <_printf_i+0x19c>
 80048dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048e4:	e03a      	b.n	800495c <_printf_i+0xa8>
 80048e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048ea:	2b15      	cmp	r3, #21
 80048ec:	d8f6      	bhi.n	80048dc <_printf_i+0x28>
 80048ee:	a101      	add	r1, pc, #4	@ (adr r1, 80048f4 <_printf_i+0x40>)
 80048f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048f4:	0800494d 	.word	0x0800494d
 80048f8:	08004961 	.word	0x08004961
 80048fc:	080048dd 	.word	0x080048dd
 8004900:	080048dd 	.word	0x080048dd
 8004904:	080048dd 	.word	0x080048dd
 8004908:	080048dd 	.word	0x080048dd
 800490c:	08004961 	.word	0x08004961
 8004910:	080048dd 	.word	0x080048dd
 8004914:	080048dd 	.word	0x080048dd
 8004918:	080048dd 	.word	0x080048dd
 800491c:	080048dd 	.word	0x080048dd
 8004920:	08004a63 	.word	0x08004a63
 8004924:	0800498b 	.word	0x0800498b
 8004928:	08004a1d 	.word	0x08004a1d
 800492c:	080048dd 	.word	0x080048dd
 8004930:	080048dd 	.word	0x080048dd
 8004934:	08004a85 	.word	0x08004a85
 8004938:	080048dd 	.word	0x080048dd
 800493c:	0800498b 	.word	0x0800498b
 8004940:	080048dd 	.word	0x080048dd
 8004944:	080048dd 	.word	0x080048dd
 8004948:	08004a25 	.word	0x08004a25
 800494c:	6833      	ldr	r3, [r6, #0]
 800494e:	1d1a      	adds	r2, r3, #4
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6032      	str	r2, [r6, #0]
 8004954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004958:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800495c:	2301      	movs	r3, #1
 800495e:	e09e      	b.n	8004a9e <_printf_i+0x1ea>
 8004960:	6833      	ldr	r3, [r6, #0]
 8004962:	6820      	ldr	r0, [r4, #0]
 8004964:	1d19      	adds	r1, r3, #4
 8004966:	6031      	str	r1, [r6, #0]
 8004968:	0606      	lsls	r6, r0, #24
 800496a:	d501      	bpl.n	8004970 <_printf_i+0xbc>
 800496c:	681d      	ldr	r5, [r3, #0]
 800496e:	e003      	b.n	8004978 <_printf_i+0xc4>
 8004970:	0645      	lsls	r5, r0, #25
 8004972:	d5fb      	bpl.n	800496c <_printf_i+0xb8>
 8004974:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004978:	2d00      	cmp	r5, #0
 800497a:	da03      	bge.n	8004984 <_printf_i+0xd0>
 800497c:	232d      	movs	r3, #45	@ 0x2d
 800497e:	426d      	negs	r5, r5
 8004980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004984:	230a      	movs	r3, #10
 8004986:	4859      	ldr	r0, [pc, #356]	@ (8004aec <_printf_i+0x238>)
 8004988:	e011      	b.n	80049ae <_printf_i+0xfa>
 800498a:	6821      	ldr	r1, [r4, #0]
 800498c:	6833      	ldr	r3, [r6, #0]
 800498e:	0608      	lsls	r0, r1, #24
 8004990:	f853 5b04 	ldr.w	r5, [r3], #4
 8004994:	d402      	bmi.n	800499c <_printf_i+0xe8>
 8004996:	0649      	lsls	r1, r1, #25
 8004998:	bf48      	it	mi
 800499a:	b2ad      	uxthmi	r5, r5
 800499c:	2f6f      	cmp	r7, #111	@ 0x6f
 800499e:	6033      	str	r3, [r6, #0]
 80049a0:	bf14      	ite	ne
 80049a2:	230a      	movne	r3, #10
 80049a4:	2308      	moveq	r3, #8
 80049a6:	4851      	ldr	r0, [pc, #324]	@ (8004aec <_printf_i+0x238>)
 80049a8:	2100      	movs	r1, #0
 80049aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049ae:	6866      	ldr	r6, [r4, #4]
 80049b0:	2e00      	cmp	r6, #0
 80049b2:	bfa8      	it	ge
 80049b4:	6821      	ldrge	r1, [r4, #0]
 80049b6:	60a6      	str	r6, [r4, #8]
 80049b8:	bfa4      	itt	ge
 80049ba:	f021 0104 	bicge.w	r1, r1, #4
 80049be:	6021      	strge	r1, [r4, #0]
 80049c0:	b90d      	cbnz	r5, 80049c6 <_printf_i+0x112>
 80049c2:	2e00      	cmp	r6, #0
 80049c4:	d04b      	beq.n	8004a5e <_printf_i+0x1aa>
 80049c6:	4616      	mov	r6, r2
 80049c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80049cc:	fb03 5711 	mls	r7, r3, r1, r5
 80049d0:	5dc7      	ldrb	r7, [r0, r7]
 80049d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049d6:	462f      	mov	r7, r5
 80049d8:	42bb      	cmp	r3, r7
 80049da:	460d      	mov	r5, r1
 80049dc:	d9f4      	bls.n	80049c8 <_printf_i+0x114>
 80049de:	2b08      	cmp	r3, #8
 80049e0:	d10b      	bne.n	80049fa <_printf_i+0x146>
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	07df      	lsls	r7, r3, #31
 80049e6:	d508      	bpl.n	80049fa <_printf_i+0x146>
 80049e8:	6923      	ldr	r3, [r4, #16]
 80049ea:	6861      	ldr	r1, [r4, #4]
 80049ec:	4299      	cmp	r1, r3
 80049ee:	bfde      	ittt	le
 80049f0:	2330      	movle	r3, #48	@ 0x30
 80049f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049fa:	1b92      	subs	r2, r2, r6
 80049fc:	6122      	str	r2, [r4, #16]
 80049fe:	464b      	mov	r3, r9
 8004a00:	4621      	mov	r1, r4
 8004a02:	4640      	mov	r0, r8
 8004a04:	f8cd a000 	str.w	sl, [sp]
 8004a08:	aa03      	add	r2, sp, #12
 8004a0a:	f7ff fee1 	bl	80047d0 <_printf_common>
 8004a0e:	3001      	adds	r0, #1
 8004a10:	d14a      	bne.n	8004aa8 <_printf_i+0x1f4>
 8004a12:	f04f 30ff 	mov.w	r0, #4294967295
 8004a16:	b004      	add	sp, #16
 8004a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1c:	6823      	ldr	r3, [r4, #0]
 8004a1e:	f043 0320 	orr.w	r3, r3, #32
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	2778      	movs	r7, #120	@ 0x78
 8004a26:	4832      	ldr	r0, [pc, #200]	@ (8004af0 <_printf_i+0x23c>)
 8004a28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	6831      	ldr	r1, [r6, #0]
 8004a30:	061f      	lsls	r7, r3, #24
 8004a32:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a36:	d402      	bmi.n	8004a3e <_printf_i+0x18a>
 8004a38:	065f      	lsls	r7, r3, #25
 8004a3a:	bf48      	it	mi
 8004a3c:	b2ad      	uxthmi	r5, r5
 8004a3e:	6031      	str	r1, [r6, #0]
 8004a40:	07d9      	lsls	r1, r3, #31
 8004a42:	bf44      	itt	mi
 8004a44:	f043 0320 	orrmi.w	r3, r3, #32
 8004a48:	6023      	strmi	r3, [r4, #0]
 8004a4a:	b11d      	cbz	r5, 8004a54 <_printf_i+0x1a0>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	e7ab      	b.n	80049a8 <_printf_i+0xf4>
 8004a50:	4826      	ldr	r0, [pc, #152]	@ (8004aec <_printf_i+0x238>)
 8004a52:	e7e9      	b.n	8004a28 <_printf_i+0x174>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	f023 0320 	bic.w	r3, r3, #32
 8004a5a:	6023      	str	r3, [r4, #0]
 8004a5c:	e7f6      	b.n	8004a4c <_printf_i+0x198>
 8004a5e:	4616      	mov	r6, r2
 8004a60:	e7bd      	b.n	80049de <_printf_i+0x12a>
 8004a62:	6833      	ldr	r3, [r6, #0]
 8004a64:	6825      	ldr	r5, [r4, #0]
 8004a66:	1d18      	adds	r0, r3, #4
 8004a68:	6961      	ldr	r1, [r4, #20]
 8004a6a:	6030      	str	r0, [r6, #0]
 8004a6c:	062e      	lsls	r6, r5, #24
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	d501      	bpl.n	8004a76 <_printf_i+0x1c2>
 8004a72:	6019      	str	r1, [r3, #0]
 8004a74:	e002      	b.n	8004a7c <_printf_i+0x1c8>
 8004a76:	0668      	lsls	r0, r5, #25
 8004a78:	d5fb      	bpl.n	8004a72 <_printf_i+0x1be>
 8004a7a:	8019      	strh	r1, [r3, #0]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	4616      	mov	r6, r2
 8004a80:	6123      	str	r3, [r4, #16]
 8004a82:	e7bc      	b.n	80049fe <_printf_i+0x14a>
 8004a84:	6833      	ldr	r3, [r6, #0]
 8004a86:	2100      	movs	r1, #0
 8004a88:	1d1a      	adds	r2, r3, #4
 8004a8a:	6032      	str	r2, [r6, #0]
 8004a8c:	681e      	ldr	r6, [r3, #0]
 8004a8e:	6862      	ldr	r2, [r4, #4]
 8004a90:	4630      	mov	r0, r6
 8004a92:	f000 f859 	bl	8004b48 <memchr>
 8004a96:	b108      	cbz	r0, 8004a9c <_printf_i+0x1e8>
 8004a98:	1b80      	subs	r0, r0, r6
 8004a9a:	6060      	str	r0, [r4, #4]
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	6123      	str	r3, [r4, #16]
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aa6:	e7aa      	b.n	80049fe <_printf_i+0x14a>
 8004aa8:	4632      	mov	r2, r6
 8004aaa:	4649      	mov	r1, r9
 8004aac:	4640      	mov	r0, r8
 8004aae:	6923      	ldr	r3, [r4, #16]
 8004ab0:	47d0      	blx	sl
 8004ab2:	3001      	adds	r0, #1
 8004ab4:	d0ad      	beq.n	8004a12 <_printf_i+0x15e>
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	079b      	lsls	r3, r3, #30
 8004aba:	d413      	bmi.n	8004ae4 <_printf_i+0x230>
 8004abc:	68e0      	ldr	r0, [r4, #12]
 8004abe:	9b03      	ldr	r3, [sp, #12]
 8004ac0:	4298      	cmp	r0, r3
 8004ac2:	bfb8      	it	lt
 8004ac4:	4618      	movlt	r0, r3
 8004ac6:	e7a6      	b.n	8004a16 <_printf_i+0x162>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4632      	mov	r2, r6
 8004acc:	4649      	mov	r1, r9
 8004ace:	4640      	mov	r0, r8
 8004ad0:	47d0      	blx	sl
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d09d      	beq.n	8004a12 <_printf_i+0x15e>
 8004ad6:	3501      	adds	r5, #1
 8004ad8:	68e3      	ldr	r3, [r4, #12]
 8004ada:	9903      	ldr	r1, [sp, #12]
 8004adc:	1a5b      	subs	r3, r3, r1
 8004ade:	42ab      	cmp	r3, r5
 8004ae0:	dcf2      	bgt.n	8004ac8 <_printf_i+0x214>
 8004ae2:	e7eb      	b.n	8004abc <_printf_i+0x208>
 8004ae4:	2500      	movs	r5, #0
 8004ae6:	f104 0619 	add.w	r6, r4, #25
 8004aea:	e7f5      	b.n	8004ad8 <_printf_i+0x224>
 8004aec:	08004e0c 	.word	0x08004e0c
 8004af0:	08004e1d 	.word	0x08004e1d

08004af4 <memmove>:
 8004af4:	4288      	cmp	r0, r1
 8004af6:	b510      	push	{r4, lr}
 8004af8:	eb01 0402 	add.w	r4, r1, r2
 8004afc:	d902      	bls.n	8004b04 <memmove+0x10>
 8004afe:	4284      	cmp	r4, r0
 8004b00:	4623      	mov	r3, r4
 8004b02:	d807      	bhi.n	8004b14 <memmove+0x20>
 8004b04:	1e43      	subs	r3, r0, #1
 8004b06:	42a1      	cmp	r1, r4
 8004b08:	d008      	beq.n	8004b1c <memmove+0x28>
 8004b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b12:	e7f8      	b.n	8004b06 <memmove+0x12>
 8004b14:	4601      	mov	r1, r0
 8004b16:	4402      	add	r2, r0
 8004b18:	428a      	cmp	r2, r1
 8004b1a:	d100      	bne.n	8004b1e <memmove+0x2a>
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b26:	e7f7      	b.n	8004b18 <memmove+0x24>

08004b28 <_sbrk_r>:
 8004b28:	b538      	push	{r3, r4, r5, lr}
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	4d05      	ldr	r5, [pc, #20]	@ (8004b44 <_sbrk_r+0x1c>)
 8004b2e:	4604      	mov	r4, r0
 8004b30:	4608      	mov	r0, r1
 8004b32:	602b      	str	r3, [r5, #0]
 8004b34:	f7fd f834 	bl	8001ba0 <_sbrk>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d102      	bne.n	8004b42 <_sbrk_r+0x1a>
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	b103      	cbz	r3, 8004b42 <_sbrk_r+0x1a>
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
 8004b44:	20000280 	.word	0x20000280

08004b48 <memchr>:
 8004b48:	4603      	mov	r3, r0
 8004b4a:	b510      	push	{r4, lr}
 8004b4c:	b2c9      	uxtb	r1, r1
 8004b4e:	4402      	add	r2, r0
 8004b50:	4293      	cmp	r3, r2
 8004b52:	4618      	mov	r0, r3
 8004b54:	d101      	bne.n	8004b5a <memchr+0x12>
 8004b56:	2000      	movs	r0, #0
 8004b58:	e003      	b.n	8004b62 <memchr+0x1a>
 8004b5a:	7804      	ldrb	r4, [r0, #0]
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	428c      	cmp	r4, r1
 8004b60:	d1f6      	bne.n	8004b50 <memchr+0x8>
 8004b62:	bd10      	pop	{r4, pc}

08004b64 <_realloc_r>:
 8004b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b68:	4680      	mov	r8, r0
 8004b6a:	4615      	mov	r5, r2
 8004b6c:	460c      	mov	r4, r1
 8004b6e:	b921      	cbnz	r1, 8004b7a <_realloc_r+0x16>
 8004b70:	4611      	mov	r1, r2
 8004b72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b76:	f7ff bc47 	b.w	8004408 <_malloc_r>
 8004b7a:	b92a      	cbnz	r2, 8004b88 <_realloc_r+0x24>
 8004b7c:	f7ff fbda 	bl	8004334 <_free_r>
 8004b80:	2400      	movs	r4, #0
 8004b82:	4620      	mov	r0, r4
 8004b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b88:	f000 f81a 	bl	8004bc0 <_malloc_usable_size_r>
 8004b8c:	4285      	cmp	r5, r0
 8004b8e:	4606      	mov	r6, r0
 8004b90:	d802      	bhi.n	8004b98 <_realloc_r+0x34>
 8004b92:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b96:	d8f4      	bhi.n	8004b82 <_realloc_r+0x1e>
 8004b98:	4629      	mov	r1, r5
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	f7ff fc34 	bl	8004408 <_malloc_r>
 8004ba0:	4607      	mov	r7, r0
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	d0ec      	beq.n	8004b80 <_realloc_r+0x1c>
 8004ba6:	42b5      	cmp	r5, r6
 8004ba8:	462a      	mov	r2, r5
 8004baa:	4621      	mov	r1, r4
 8004bac:	bf28      	it	cs
 8004bae:	4632      	movcs	r2, r6
 8004bb0:	f7ff fbb2 	bl	8004318 <memcpy>
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	4640      	mov	r0, r8
 8004bb8:	f7ff fbbc 	bl	8004334 <_free_r>
 8004bbc:	463c      	mov	r4, r7
 8004bbe:	e7e0      	b.n	8004b82 <_realloc_r+0x1e>

08004bc0 <_malloc_usable_size_r>:
 8004bc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bc4:	1f18      	subs	r0, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	bfbc      	itt	lt
 8004bca:	580b      	ldrlt	r3, [r1, r0]
 8004bcc:	18c0      	addlt	r0, r0, r3
 8004bce:	4770      	bx	lr

08004bd0 <_init>:
 8004bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd2:	bf00      	nop
 8004bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bd6:	bc08      	pop	{r3}
 8004bd8:	469e      	mov	lr, r3
 8004bda:	4770      	bx	lr

08004bdc <_fini>:
 8004bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bde:	bf00      	nop
 8004be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be2:	bc08      	pop	{r3}
 8004be4:	469e      	mov	lr, r3
 8004be6:	4770      	bx	lr
