

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Sun Jul 21 20:36:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  2073606|  2073606|  20.736 ms|  20.736 ms|  2073607|  2073607|  dataflow|
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |  2073606|  2073606|  20.736 ms|  20.736 ms|  2073606|  2073606|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     167|    664|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    664|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        0|   0|  167|  664|    0|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                     |                         |        0|   0|  167|  664|    0|
    +--------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|imgOutput_data_dout     |   in|   24|     ap_fifo|  imgOutput_data|       pointer|
|imgOutput_data_empty_n  |   in|    1|     ap_fifo|  imgOutput_data|       pointer|
|imgOutput_data_read     |  out|    1|     ap_fifo|  imgOutput_data|       pointer|
|ldata_din               |  out|   32|     ap_fifo|           ldata|       pointer|
|ldata_full_n            |   in|    1|     ap_fifo|           ldata|       pointer|
|ldata_write             |  out|    1|     ap_fifo|           ldata|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|   Mat2AxiStream|  return value|
+------------------------+-----+-----+------------+----------------+--------------+

