
---------- Begin Simulation Statistics ----------
final_tick                                13970918500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252596                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436624                       # Number of bytes of host memory used
host_op_rate                                   424504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.48                       # Real time elapsed on the host
host_tick_rate                              243058235                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14519144                       # Number of instructions simulated
sim_ops                                      24400393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013971                       # Number of seconds simulated
sim_ticks                                 13970918500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4519144                       # Number of instructions committed
system.cpu0.committedOps                      7472462                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.182979                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2206710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     780483                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2428                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     356523                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           90                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       13692190                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.161734                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2013859                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.numCycles                        27941773                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               6408      0.09%      0.09% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6184187     82.76%     82.85% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.08%     82.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1571      0.02%     82.95% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.87%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     84.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.02%     84.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     84.84% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.02%     84.85% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     84.85% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     84.88% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.24%     85.11% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     85.11% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     85.11% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.01%     85.12% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     85.12% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     85.12% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     85.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.38%     85.50% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     85.50% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     85.50% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.47%     85.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     85.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     85.97% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.66%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     86.63% # Class of committed instruction
system.cpu0.op_class_0::MemRead                576339      7.71%     94.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               296739      3.97%     98.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      1.08%     99.39% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.61%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7472462                       # Class of committed instruction
system.cpu0.tickCycles                       14249583                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.794184                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872039                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2427                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003193                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1716                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5013660                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357886                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443242                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          211                       # TLB misses on write requests
system.cpu1.numCycles                        27941837                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22928177                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        99953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        200932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       421365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       842795                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            376                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              85871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42690                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57263                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15107                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85872                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       301910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       301910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 301910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100979                       # Request fanout histogram
system.membus.reqLayer4.occupancy           407194500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          534009250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1948547                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1948547                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1948547                       # number of overall hits
system.cpu0.icache.overall_hits::total        1948547                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        65248                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         65248                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        65248                       # number of overall misses
system.cpu0.icache.overall_misses::total        65248                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1274623500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1274623500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1274623500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1274623500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2013795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2013795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2013795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2013795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.032401                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.032401                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.032401                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032401                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19535.058546                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19535.058546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19535.058546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19535.058546                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        65232                       # number of writebacks
system.cpu0.icache.writebacks::total            65232                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        65248                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        65248                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        65248                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        65248                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1209375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1209375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1209375500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1209375500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.032401                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.032401                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.032401                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.032401                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 18535.058546                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 18535.058546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 18535.058546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18535.058546                       # average overall mshr miss latency
system.cpu0.icache.replacements                 65232                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1948547                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1948547                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        65248                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        65248                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1274623500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1274623500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2013795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2013795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.032401                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.032401                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19535.058546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19535.058546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        65248                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        65248                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1209375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1209375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.032401                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.032401                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 18535.058546                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 18535.058546                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999015                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2013795                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            65248                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            30.863705                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999015                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16175608                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16175608                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       986030                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          986030                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       986087                       # number of overall hits
system.cpu0.dcache.overall_hits::total         986087                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       130515                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        130515                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       130572                       # number of overall misses
system.cpu0.dcache.overall_misses::total       130572                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7388717000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7388717000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7388717000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7388717000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1116545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1116545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1116659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1116659                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.116892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.116892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.116931                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.116931                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56612.013945                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56612.013945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56587.300493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56587.300493                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        70872                       # number of writebacks
system.cpu0.dcache.writebacks::total            70872                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9624                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       120891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       120891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       120948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       120948                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6673784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6673784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6675055500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6675055500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108272                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108272                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108312                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108312                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55204.973902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55204.973902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55189.465721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55189.465721                       # average overall mshr miss latency
system.cpu0.dcache.replacements                120931                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       662709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         662709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       111640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       111640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6213891000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6213891000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       774349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       774349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.144173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.144173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 55660.077033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55660.077033                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       110180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       110180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6028679500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6028679500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.142287                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142287                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 54716.640951                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54716.640951                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       323321                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        323321                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        18875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1174826000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1174826000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       342196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       342196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055158                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055158                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62242.437086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62242.437086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8164                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8164                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        10711                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10711                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    645105000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    645105000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.031301                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031301                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60228.270003                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60228.270003                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1271000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1271000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 22298.245614                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22298.245614                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1107034                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           120947                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.153051                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9054219                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9054219                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429344                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429344                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429344                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429344                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13851                       # number of overall misses
system.cpu1.icache.overall_misses::total        13851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    320225500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    320225500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    320225500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    320225500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443195                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443195                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443195                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443195                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005669                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005669                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23119.305465                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23119.305465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23119.305465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23119.305465                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13835                       # number of writebacks
system.cpu1.icache.writebacks::total            13835                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13851                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13851                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13851                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13851                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    306374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    306374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    306374500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    306374500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005669                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005669                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005669                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005669                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22119.305465                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22119.305465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22119.305465                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22119.305465                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13835                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429344                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429344                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    320225500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    320225500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005669                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005669                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23119.305465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23119.305465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13851                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13851                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    306374500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    306374500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005669                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22119.305465                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22119.305465                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998969                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443195                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13851                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.391235                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998969                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559411                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559411                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861716                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233628                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233628                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4050019495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4050019495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4050019495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4050019495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095344                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037213                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037213                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038329                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17876.855520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17876.855520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17335.334356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17335.334356                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2422                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.550000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61015                       # number of writebacks
system.cpu1.dcache.writebacks::total            61015                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8911                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8911                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217640                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221383                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3601668500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3601668500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3895956500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3895956500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16548.743338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16548.743338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17598.264094                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17598.264094                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221367                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163126                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2417850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2417850500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146264                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14821.981168                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14821.981168                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          491                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2233039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2233039500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13730.374766                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13730.374766                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1632168995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1632168995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032665                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25733.843043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25733.843043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8420                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1368629000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1368629000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028328                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24881.901645                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24881.901645                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          314                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          314                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7077                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7077                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.957516                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.957516                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    294288000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    294288000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78623.563986                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78623.563986                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083099                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221383                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.477715                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984135                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984135                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               60053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               42040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206428                       # number of demand (read+write) hits
system.l2.demand_hits::total                   320451                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              60053                       # number of overall hits
system.l2.overall_hits::.cpu0.data              42040                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11930                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206428                       # number of overall hits
system.l2.overall_hits::total                  320451                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             78908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1921                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14955                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100979                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5195                       # number of overall misses
system.l2.overall_misses::.cpu0.data            78908                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1921                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14955                       # number of overall misses
system.l2.overall_misses::total                100979                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    422420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6043582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    155503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1246908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7868414000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    422420500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6043582500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    155503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1246908000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7868414000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           65248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          120948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13851                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               421430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          65248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         120948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13851                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              421430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.079619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.652413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.138690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067553                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239610                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.079619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.652413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.138690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067553                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239610                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81312.897016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76590.237999                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80948.984904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83377.331996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77921.290565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81312.897016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76590.237999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80948.984904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83377.331996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77921.290565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42690                       # number of writebacks
system.l2.writebacks::total                     42690                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        78908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100979                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        78908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100979                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    370470500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5254512500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    136293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1097358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6858634000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    370470500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5254512500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    136293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1097358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6858634000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.079619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.652413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.138690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.079619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.652413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.138690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71312.897016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66590.364729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70948.984904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73377.331996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67921.389596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71312.897016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66590.364729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70948.984904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73377.331996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67921.389596                       # average overall mshr miss latency
system.l2.replacements                         100302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       131887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       131887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79067                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79067                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79067                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79067                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             3068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50609                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    595001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    640213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1235214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.713565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.229883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77849.143007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85773.445874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81764.347653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    518571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    565573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1084144000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.713565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67849.143007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75773.445874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71764.347653                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         60053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5195                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    422420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    155503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    577923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        65248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.079619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.138690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.089963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81312.897016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80948.984904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81214.657111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    370470500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    136293000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    506763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.079619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.138690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.089963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71312.897016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70948.984904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71214.657111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        38972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            197859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        71265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           78756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5448581500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    606695000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6055276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       110237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        276615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.646471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.045024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.284713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76455.223462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80989.854492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76886.541978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        71265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        78756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   4735941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    531785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5267726500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.646471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.045024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.284713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66455.363783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70989.854492                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66886.668952                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.333524                       # Cycle average of tags in use
system.l2.tags.total_refs                      842766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.317372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.391608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       30.144182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      342.234796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       84.382670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      536.180268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.334214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.082405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.523614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6843678                       # Number of tag accesses
system.l2.tags.data_accesses                  6843678                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        332480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5050112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        957120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6462656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       332480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        455424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2732160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2732160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          78908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        42690                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42690                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         23798006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        361473156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8799994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68508023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             462579178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     23798006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8799994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32598000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195560514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195560514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195560514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        23798006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       361473156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8799994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68508023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658139692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     77589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000498732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              242098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40100                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100979                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42690                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42690                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    57                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1372                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    847683500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  498105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2715577250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8509.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27259.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    84635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100979                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42690                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.877720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.339011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.406322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4667     23.84%     23.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4393     22.44%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1429      7.30%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          976      4.99%     58.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1146      5.85%     64.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          640      3.27%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          568      2.90%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          520      2.66%     73.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5239     26.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.986693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.483636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.992298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2144     83.91%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           215      8.41%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            48      1.88%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           28      1.10%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.39%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           16      0.63%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.23%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.27%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.35%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.23%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      0.31%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           16      0.63%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.35%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.20%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.08%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.08%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.04%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.08%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.16%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            6      0.23%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.08%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            3      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.675930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.649464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1667     65.24%     65.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      3.44%     68.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              764     29.90%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      1.29%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6375744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   86912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2726848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6462656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2732160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    462.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13970882000                       # Total gap between requests
system.mem_ctrls.avgGap                      97243.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       332480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4965696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       122944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       954624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2726848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 23798005.836194664240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 355430890.245333552361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8799994.073403261602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68329365.746425330639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195180295.411500692368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        78908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        42690                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    157476250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2017976750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     57548500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    482575750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 335491317750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30313.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25573.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29957.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32268.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7858779.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             73991820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             39316200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           414655500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          125494020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5346720270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        862331520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7965173490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.125256                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2184662500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11319816000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65823660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34982310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           296638440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           96914520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4999984710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1154319360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7751327160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.818723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2948689250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10555789250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            355713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       174577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        79067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          268023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       276615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       195728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       362826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1264224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8350720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     12276416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1771904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18073472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40472512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          100302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2732160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           521732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026871                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 521355     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    377      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             521732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          632351500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332143362                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20789474                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         181734370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          97909924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13970918500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
