<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"preccrep.github.io","root":"/","scheme":"Mist","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="基于SystemVerilog的测试程序电路验证是确认所设计的电路功能正确性的过程，而仿真(simulation)是进行电路验证的主要手段，它可以及早发现所存在的设计问题，降低设计风险，节约设计成本。通常，仿真是通过编写测试程序(testbench)完成的。 测试程序也称为测试台，它是用于测试待测模块(Device Under Test, DUT)功能是否正确的一段SystemVerilog HD">
<meta property="og:type" content="article">
<meta property="og:title" content="SystemVerilog">
<meta property="og:url" content="https://preccrep.github.io/2021/04/01/SystemVerilog/index.html">
<meta property="og:site_name" content="Serial">
<meta property="og:description" content="基于SystemVerilog的测试程序电路验证是确认所设计的电路功能正确性的过程，而仿真(simulation)是进行电路验证的主要手段，它可以及早发现所存在的设计问题，降低设计风险，节约设计成本。通常，仿真是通过编写测试程序(testbench)完成的。 测试程序也称为测试台，它是用于测试待测模块(Device Under Test, DUT)功能是否正确的一段SystemVerilog HD">
<meta property="og:locale" content="en_US">
<meta property="article:published_time" content="2021-04-01T12:01:54.000Z">
<meta property="article:modified_time" content="2021-04-03T03:43:21.592Z">
<meta property="article:author" content="preccrep">
<meta property="article:tag" content="SystemVerilog">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://preccrep.github.io/2021/04/01/SystemVerilog/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'en'
  };
</script>

  <title>SystemVerilog | Serial</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<link rel="alternate" href="/atom.xml" title="Serial" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Serial</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">of or relating to the sequential performance of multiple operations</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags<span class="badge">35</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories<span class="badge">35</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives<span class="badge">85</span></a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="en">
    <link itemprop="mainEntityOfPage" href="https://preccrep.github.io/2021/04/01/SystemVerilog/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="preccrep">
      <meta itemprop="description" content="serial processing">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Serial">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          SystemVerilog
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2021-04-01 20:01:54" itemprop="dateCreated datePublished" datetime="2021-04-01T20:01:54+08:00">2021-04-01</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2021-04-03 11:43:21" itemprop="dateModified" datetime="2021-04-03T11:43:21+08:00">2021-04-03</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/HDL/" itemprop="url" rel="index"><span itemprop="name">HDL</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="基于SystemVerilog的测试程序"><a href="#基于SystemVerilog的测试程序" class="headerlink" title="基于SystemVerilog的测试程序"></a>基于SystemVerilog的测试程序</h1><p>电路验证是确认所设计的电路功能正确性的过程，而仿真(simulation)是进行电路验证的主要手段，它可以及早发现所存在的设计问题，降低设计风险，节约设计成本。通常，仿真是通过编写测试程序(testbench)完成的。</p>
<p>测试程序也称为测试台，它是用于测试待测模块(Device Under Test, DUT)功能是否正确的一段SystemVerilog HDL代码，是不可综合的，由激励信号、DUT和输出响应三部分组成。</p>
<p>待测模块DUT：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sillyfunction(<span class="keyword">input</span> <span class="keyword">logic</span> a, b, c,</span><br><span class="line">                     <span class="keyword">output</span> <span class="keyword">logic</span> y);</span><br><span class="line">  <span class="keyword">assign</span> y= ~b &amp; ~c | a &amp; ~b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>测试程序示例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/1ns          //预编译指令，定义时间单位和时间精度</span></span><br><span class="line"><span class="keyword">module</span> sillyfunction_tb();  <span class="comment">//测试程序没有输入/输出端口</span></span><br><span class="line">  <span class="keyword">logic</span> a, b, c, y;</span><br><span class="line">  sillyfunction dut(<span class="variable">.a</span>(a), <span class="variable">.b</span>(b), <span class="variable">.c</span>(c), <span class="variable">.y</span>(y)); <span class="comment">//实例化待测模块</span></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span>   <span class="comment">//给出激励信号</span></span><br><span class="line">    a = <span class="number">0</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;   <span class="comment">//000</span></span><br><span class="line">    c = <span class="number">1</span>; #<span class="number">10</span>;                 <span class="comment">//001</span></span><br><span class="line">    b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;          <span class="comment">//010</span></span><br><span class="line">    c = <span class="number">1</span>; #<span class="number">10</span>;                 <span class="comment">//011</span></span><br><span class="line">    a = <span class="number">1</span>; b = <span class="number">0</span>; c = <span class="number">0</span>; #<span class="number">10</span>;   <span class="comment">//100</span></span><br><span class="line">    c = <span class="number">1</span>; #<span class="number">10</span>;                 <span class="comment">//101</span></span><br><span class="line">    b = <span class="number">1</span>; c = <span class="number">0</span>; #<span class="number">10</span>;          <span class="comment">//110</span></span><br><span class="line">    c = <span class="number">1</span>; #<span class="number">50</span>;                 <span class="comment">//111</span></span><br><span class="line">    <span class="built_in">$finish</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span>    <span class="comment">//输出结果，否则只产生波形</span></span><br><span class="line">    <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, <span class="string">&quot;a = %b, b = %b, c = %b, y = %b&quot;</span>, a, b, c, y);</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1 id="10-表示延迟10个时间单位，-monitor-time表示系统任务，"><a href="#10-表示延迟10个时间单位，-monitor-time表示系统任务，" class="headerlink" title="10 表示延迟10个时间单位，$monitor, $time表示系统任务，"></a>10 表示延迟10个时间单位，$monitor, $time表示系统任务，</h1><p>测试程序的模板如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> testbench_name();  <span class="comment">//testbench为顶层模块，不会被其他模块实例化，因此不需要任何端口</span></span><br><span class="line">  <span class="comment">//信号定义</span></span><br><span class="line">  <span class="comment">//模块实例化</span></span><br><span class="line">  <span class="comment">//添加激励信号</span></span><br><span class="line">  <span class="comment">//显示输出结果（可以不添加任何显示打印语句，只生成波形图即可）</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在SystemVerilog中，施加激励就是向DUT添加输入信号（即测试向量），主要有三种方法：</p>
<ol>
<li>通过initial过程块施加（线性）激励；</li>
<li>通过always过程块施加（循环）激励，主要用于产生时钟信号；</li>
<li>通过文件施加激励。</li>
</ol>
<h2 id="通过initial过程块施加激励"><a href="#通过initial过程块施加激励" class="headerlink" title="通过initial过程块施加激励"></a>通过initial过程块施加激励</h2><p>在initial块中施加激励，每个仿真时刻只用列出<strong>值需要改变的信号</strong>。initial块只执行一次。</p>
<p>在一个测试程序中可以包含多个initial块，并且它们都是<strong>同时并行执行</strong>，因此需要特别注意，不要在多个initial块中，在同一个仿真时刻对同一个信号赋值，否则将产生冲突。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="comment">//时刻0发生赋值</span></span><br><span class="line">  data_bus = <span class="number">8&#x27;h00</span>; addr = <span class="number">8&#x27;h3f</span>;</span><br><span class="line">  #<span class="number">10</span> data_bus = <span class="number">8&#x27;h45</span>; <span class="comment">//时刻10发生赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  #<span class="number">15</span> data_bus = <span class="number">8&#x27;hff</span>; <span class="comment">//时刻15发生赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="comment">//时刻0发生赋值</span></span><br><span class="line">  data_bus = <span class="number">8&#x27;h00</span>; addr = <span class="number">8&#x27;h3f</span>;</span><br><span class="line">  #<span class="number">10</span> data_bus = <span class="number">8&#x27;h45</span>; <span class="comment">//时刻10发生赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  #<span class="number">10</span> data_bus = <span class="number">8&#x27;hff</span>; <span class="comment">//错误，发送冲突</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h2 id="通过文件施加激励"><a href="#通过文件施加激励" class="headerlink" title="通过文件施加激励"></a>通过文件施加激励</h2><p>将激励（测试向量）存放在一个文本文件中，测试程序从文件中读取激励，对DUT进行测试。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sillyfunction_tb();</span><br><span class="line">  <span class="keyword">logic</span> a,b,c,y;</span><br><span class="line">  <span class="keyword">logic</span> [<span class="number">2</span>:<span class="number">0</span>] stim [<span class="number">7</span>:<span class="number">0</span>];  <span class="comment">//声明一个logic类型的数组stim</span></span><br><span class="line">  <span class="keyword">int</span> i;</span><br><span class="line">  sillyfunction dut(<span class="variable">.a</span>(a),<span class="variable">.b</span>(b),<span class="variable">.c</span>(c),<span class="variable">.y</span>(y));</span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$readmemb</span>(<span class="string">&quot;testvector.txt&quot;</span>,stim); <span class="comment">//将所有激励读入数组</span></span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">8</span>;i=i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">      &#123;a,b,c&#125;=stim[i]; #<span class="number">10</span>;  <span class="comment">//依次测试各个激励</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$monitor</span>(<span class="built_in">$time</span>, <span class="string">&quot;a = %b, b = %b, c = %b, y = %b&quot;</span>, a, b, c, y);</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight stylus"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">testvector.txt</span><br><span class="line"><span class="number">000</span></span><br><span class="line"><span class="number">001</span></span><br><span class="line"><span class="number">010</span></span><br><span class="line"><span class="number">011</span></span><br><span class="line"><span class="number">100</span></span><br><span class="line"><span class="number">101</span></span><br><span class="line"><span class="number">110</span></span><br><span class="line"><span class="number">111</span></span><br></pre></td></tr></table></figure>
<h2 id="输出响应"><a href="#输出响应" class="headerlink" title="输出响应"></a>输出响应</h2><p>在SystemVerilog中，输出响应是指在向DUT的输入端施加激励后，通过观察DUT输出的结果，并与预期结果进行比较，以验证电路功能是否正确。这一过程可通过观测波形图或借助SystemVerilog HDL提供的一系列<strong>系统任务</strong>显示输出结果来实现。</p>
<p>SystemVerilog HDL中常用的系统任务包括：</p>
<p>获取仿真时间：$time</p>
<p>显示信号值：$display, $monitor</p>
<p>结束/中断仿真：$finish, $stop</p>
<p>文件输入：$readmemb, $readmmemh</p>
<p>文件输出：$fopen, $fclose, $fdisplay, $fmonitor</p>
<h3 id="获取仿真时间"><a href="#获取仿真时间" class="headerlink" title="获取仿真时间"></a>获取仿真时间</h3><p>获取仿真时间的系统任务的返回值使用由<code>`timescale</code>定义的时间单位。如：</p>
<p><code>`timescale 1ns/1ps</code></p>
<p><code>`timescale 1ns/1ns</code></p>
<p>$time返回一个64位的整数时间值</p>
<p>$stime返回一个32位的整数时间值</p>
<p>$realtime返回一个实数时间值</p>
<p>如：<code>$monitor($time,&quot;a=%b b=%b c=%b y=%b&quot;,a,b,c,y)</code></p>
<h2 id="显示信号值"><a href="#显示信号值" class="headerlink" title="显示信号值"></a>显示信号值</h2><p>显示信号值的系统任务包括：$display和$monitor</p>
<p><code>$display($time,&quot;a=%b&quot;,a);</code></p>
<p><code>$monitor($time,&quot;a=%b&quot;,a);</code></p>
<p>$display和$monitor的区别在于前者只有执行到该语句时才会进行显示操作，而后者是一个监视器，只要输出变量列表中的某个变量发生变化，就执行一次显示操作。后者使用更方便。</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>%h</th>
<th>%o</th>
<th>%d</th>
<th>%b</th>
<th>%c</th>
<th>%s</th>
<th>%t</th>
<th>%m</th>
</tr>
</thead>
<tbody>
<tr>
<td>hexadecimal</td>
<td>octonary</td>
<td>decimal</td>
<td>binary</td>
<td>ASCII</td>
<td>字符串</td>
<td>时间</td>
<td>模块名</td>
</tr>
</tbody>
</table>
</div>
<h2 id="结束-中断仿真"><a href="#结束-中断仿真" class="headerlink" title="结束/中断仿真"></a>结束/中断仿真</h2><p>结束/中断仿真的系统任务包括：$finish和$stop，用于对仿真过程进行控制。</p>
<p>$finish;</p>
<p>$finish(n);</p>
<p>$stop;</p>
<p>$stop(n);</p>
<p>参数n可以取0, 1等值，”0”表示不输出任何信息，”1”表示给出仿真时间。</p>
<h2 id="文件输入"><a href="#文件输入" class="headerlink" title="文件输入"></a>文件输入</h2><p>在SystemVerilog HDL中文件输入不需要打开文件操作，直接读取文件即可，相关的系统任务包括：$readmemb和$readmemh，前者读取2进制数据，后者读取16进制数据。</p>
<p>$readmemb(“数据文件名”, 数组(存储器)名, &lt;起始地址&gt;, &lt;结束地址&gt;);<br>$readmemh(“数据文件名”, 数组(存储器)名, &lt;起始地址&gt;, &lt;结束地址&gt;);</p>
<p>起始地址和结束地址均可缺省。</p>
<p>文件格式：</p>
<ul>
<li><p>可用”_”提高数据可读性</p>
</li>
<li><p>可包含单行或多行注释</p>
</li>
<li><p>可用<strong>空格</strong>或<strong>换行</strong>来区分单个数据</p>
</li>
<li><p>可以设定一个特定地址，规定其后的数据从该地址开始存储，格式如下：</p>
<p><code>@hex_addr</code></p>
<p>地址必须是16进制，且大小写不敏感，并且@和地址之间不允许有空格。</p>
</li>
</ul>
<p>例如：</p>
<p><strong>testmem.txt:</strong></p>
<p>0000_0000<br>0110_0001 0011_0010<br>//地址3-255没有定义<br>@100     //hex, 256<br>1111_1100<br>//地址257-1022没有定义<br>@3FF<br>1100_0010</p>
<p><strong>数组stim:</strong><br>0    00000000<br>1    01100001<br>2    00110010<br>3<br>4<br>…<br>255<br>256    11111100<br>257<br>…<br>1022<br>1023    11000010</p>
<p><strong>code:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">logic</span> [<span class="number">7</span>:<span class="number">0</span>] stim [<span class="number">1023</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  <span class="comment">//$readmemb(&quot;testmem.txt&quot;,stim);</span></span><br><span class="line">  <span class="built_in">$readmemb</span>(<span class="string">&quot;testmem.txt&quot;</span>,stim,<span class="number">0</span>,<span class="number">1023</span>);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h2 id="文件输出"><a href="#文件输出" class="headerlink" title="文件输出"></a>文件输出</h2><p>在SystemVerilog HDL中文件输出需要先打开文件，相应的系统任务为$fopen，然后可以通过系统任务$fdisplay或$fmonitor将需要保存的信息输入到指定文件中。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">int</span> MCD;</span><br><span class="line">MCD = <span class="built_in">$fopen</span>(<span class="string">&quot;文件名&quot;</span>, <span class="string">&quot;操作模式&quot;</span>);</span><br><span class="line"><span class="built_in">$fdisplay</span>(MCD, <span class="string">&quot;显示格式控制符&quot;</span>, &lt;输出变量(信号)列表&gt;);</span><br><span class="line"><span class="built_in">$fmonitor</span>(MCD, <span class="string">&quot;显示格式控制符&quot;</span>, &lt;输出变量(信号)列表&gt;);</span><br><span class="line"><span class="built_in">$fclose</span>(MCD);</span><br></pre></td></tr></table></figure>
<p>$fopen打开指定文件并返回一个32位整数，若打开失败，则返回0。操作模式为w, w+, a, a+.</p>
<p>$fclose关闭打开的文件。</p>
<p>$fdisplay和$fmonitor的用法与$display和$monitor的用法一致。</p>
<h2 id="自动化测试"><a href="#自动化测试" class="headerlink" title="自动化测试"></a>自动化测试</h2><p>示例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sillyfunction_tb();</span><br><span class="line">  <span class="keyword">logic</span> a,b,c,y,yexpected;</span><br><span class="line">  <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] stim [<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">int</span> i;</span><br><span class="line">  sillyfunction dut(<span class="variable">.a</span>(a),<span class="variable">.b</span>(b),<span class="variable">.c</span>(c),<span class="variable">.y</span>(y));</span><br><span class="line">  </span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$readmemb</span>(<span class="string">&quot;at_vec.txt&quot;</span>,stim);</span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;<span class="number">8</span>; i=i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">      &#123;a,b,c,yexpected&#125;=stim[i]; #<span class="number">10</span>;</span><br><span class="line">      <span class="keyword">if</span>(y==yexpected)</span><br><span class="line">        <span class="built_in">$display</span>(<span class="built_in">$time</span>,<span class="string">&quot;test pass!&quot;</span>);</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="built_in">$time</span>,<span class="string">&quot;Error: inputs=%b,%b,%b&quot;</span>,&#123;a,b,c&#125;);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">at_vec.txt</span><br><span class="line"></span><br><span class="line">000_1</span><br><span class="line">001_0</span><br><span class="line">010_0</span><br><span class="line">...</span><br><span class="line">111_0</span><br></pre></td></tr></table></figure>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/SystemVerilog/" rel="tag"># SystemVerilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2021/03/18/pthread%E5%A4%9A%E7%BA%BF%E7%A8%8B%E7%BC%96%E7%A8%8B/" rel="prev" title="pthread多线程编程">
      <i class="fa fa-chevron-left"></i> pthread多线程编程
    </a></div>
      <div class="post-nav-item">
    <a href="/2021/04/07/%E6%95%B0%E6%8D%AE%E5%BA%93%E5%A4%8D%E4%B9%A0/" rel="next" title="数据库复习">
      数据库复习 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%9F%BA%E4%BA%8ESystemVerilog%E7%9A%84%E6%B5%8B%E8%AF%95%E7%A8%8B%E5%BA%8F"><span class="nav-number">1.</span> <span class="nav-text">基于SystemVerilog的测试程序</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#10-%E8%A1%A8%E7%A4%BA%E5%BB%B6%E8%BF%9F10%E4%B8%AA%E6%97%B6%E9%97%B4%E5%8D%95%E4%BD%8D%EF%BC%8C-monitor-time%E8%A1%A8%E7%A4%BA%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1%EF%BC%8C"><span class="nav-number">2.</span> <span class="nav-text">10 表示延迟10个时间单位，$monitor, $time表示系统任务，</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%9A%E8%BF%87initial%E8%BF%87%E7%A8%8B%E5%9D%97%E6%96%BD%E5%8A%A0%E6%BF%80%E5%8A%B1"><span class="nav-number">2.1.</span> <span class="nav-text">通过initial过程块施加激励</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%9A%E8%BF%87%E6%96%87%E4%BB%B6%E6%96%BD%E5%8A%A0%E6%BF%80%E5%8A%B1"><span class="nav-number">2.2.</span> <span class="nav-text">通过文件施加激励</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BE%93%E5%87%BA%E5%93%8D%E5%BA%94"><span class="nav-number">2.3.</span> <span class="nav-text">输出响应</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%8E%B7%E5%8F%96%E4%BB%BF%E7%9C%9F%E6%97%B6%E9%97%B4"><span class="nav-number">2.3.1.</span> <span class="nav-text">获取仿真时间</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%98%BE%E7%A4%BA%E4%BF%A1%E5%8F%B7%E5%80%BC"><span class="nav-number">2.4.</span> <span class="nav-text">显示信号值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9D%9F-%E4%B8%AD%E6%96%AD%E4%BB%BF%E7%9C%9F"><span class="nav-number">2.5.</span> <span class="nav-text">结束&#x2F;中断仿真</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%96%87%E4%BB%B6%E8%BE%93%E5%85%A5"><span class="nav-number">2.6.</span> <span class="nav-text">文件输入</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%96%87%E4%BB%B6%E8%BE%93%E5%87%BA"><span class="nav-number">2.7.</span> <span class="nav-text">文件输出</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%87%AA%E5%8A%A8%E5%8C%96%E6%B5%8B%E8%AF%95"><span class="nav-number">2.8.</span> <span class="nav-text">自动化测试</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">preccrep</p>
  <div class="site-description" itemprop="description">serial processing</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">85</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">35</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">35</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">preccrep</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://mist.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a>
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

  

</body>
</html>
