
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_2_provided/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/utils_1/imports/synth_1/mb_intro_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32908
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10180] variable 'curr_x' must explicitly be declared as automatic or static [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:273]
WARNING: [Synth 8-10180] variable 'curr_y' must explicitly be declared as automatic or static [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:274]
WARNING: [Synth 8-10180] variable 'temp_victory' must explicitly be declared as automatic or static [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:371]
INFO: [Synth 8-11241] undeclared symbol 'current_score', assumed default net type 'wire' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:149]
INFO: [Synth 8-11241] undeclared symbol 'high_score', assumed default net type 'wire' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:150]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.738 ; gain = 406.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/srcs/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_block' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_uartlite_0_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_uartlite_0_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_clk_wiz_1_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_clk_wiz_1_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_3' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_3' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_4' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_4' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_gpio_0_2' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_gpio_0_2' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_mdm_1_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_mdm_1_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_intc_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_intc_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_microblaze_0_axi_periph_0' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TK4492' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TK4492' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_UT2LJ' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_UT2LJ' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1ST4AV9' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1ST4AV9' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1VI1NO' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1VI1NO' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SCR8U8' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SCR8U8' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_2FAMHT' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_2FAMHT' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1QRRYF7' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1QRRYF7' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5YIJ0K' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5YIJ0K' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xbar_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xbar_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_xbar_0' is unconnected for instance 'xbar' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_xbar_0' has 40 connections declared, but only 38 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_microblaze_0_axi_periph_0' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_dlmb_v10_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_dlmb_v10_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_ilmb_v10_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_ilmb_v10_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_lmb_bram_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_lmb_bram_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_G5BFEQ' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_quad_spi_0_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_quad_spi_0_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_block_axi_timer_0_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_axi_timer_0_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/mb_block_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_block_xlconcat_0_0' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_xlconcat_0_0' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xlconcat_0_0/synth/mb_block_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_block' (0#1) [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/synth/mb_block.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:105]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:105]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'minesweeper' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:184]
INFO: [Synth 8-226] default block is never used [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'minesweeper' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'current_score' does not match port width (16) of module 'minesweeper' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:149]
WARNING: [Synth 8-689] width (1) of port connection 'high_score' does not match port width (16) of module 'minesweeper' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:150]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/color_mapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_controller' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/sprite_controller.sv:22]
INFO: [Synth 8-6157] synthesizing module 'sprite_rom' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/sprite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_rom' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/sprite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_controller' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/sprite_controller.sv:22]
INFO: [Synth 8-6157] synthesizing module 'title_rom' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/title_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'title_rom' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/title_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'text_rom' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/text_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'text_rom' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/text_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'score_controller' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/score_controller.sv:45]
INFO: [Synth 8-6157] synthesizing module 'score_rom' [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/score_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'score_rom' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/.Xil/Vivado-40956-DESKTOP-3OBC3CP/realtime/score_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'score_controller' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/score_controller.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/color_mapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:1]
WARNING: [Synth 8-6014] Unused sequential element cells_to_score_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:105]
WARNING: [Synth 8-6014] Unused sequential element dx_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:320]
WARNING: [Synth 8-6014] Unused sequential element dy_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:320]
WARNING: [Synth 8-6014] Unused sequential element valid_direction_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:331]
WARNING: [Synth 8-6014] Unused sequential element next_x_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:339]
WARNING: [Synth 8-6014] Unused sequential element next_y_reg was removed.  [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/sources_1/new/minesweeper.sv:340]
WARNING: [Synth 8-7129] Port clk in module score_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sprite_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1862.719 ; gain = 1053.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.719 ; gain = 1053.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1862.719 ; gain = 1053.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1862.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/score_rom/score_rom/dist_mem_gen_0_in_context.xdc] for cell 'color_instance/score_display/rom_inst'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/score_rom/score_rom/dist_mem_gen_0_in_context.xdc] for cell 'color_instance/score_display/rom_inst'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/sprite_rom_1/sprite_rom/sprite_rom_in_context.xdc] for cell 'color_instance/sprite_ctrl/rom_inst'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/sprite_rom_1/sprite_rom/sprite_rom_in_context.xdc] for cell 'color_instance/sprite_ctrl/rom_inst'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0/mb_block_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0/mb_block_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0/mb_block_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0/mb_block_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_2/mb_block_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3/mb_block_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4/mb_block_axi_gpio_0_4_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/title_rom/title_rom/title_rom_in_context.xdc] for cell 'color_instance/title_rom_inst'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/title_rom/title_rom/title_rom_in_context.xdc] for cell 'color_instance/title_rom_inst'
Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/text_rom/text_rom/text_rom_in_context.xdc] for cell 'color_instance/text_rom_inst'
Finished Parsing XDC File [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/text_rom/text_rom/text_rom_in_context.xdc] for cell 'color_instance/text_rom_inst'
Parsing XDC File [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1893.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1893.547 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
mb_usb_hdmi_top__GC0minesweeper__GB4minesweeper__GB3minesweeper__GB2minesweeper__GB1minesweeper__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 118682
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.srcs/utils_1/imports/synth_1/mb_intro_top.dcp |
+------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |minesweeper__GB0_#REUSE#     |           1|         0|
|2     |minesweeper__GB1_#REUSE#     |           1|         0|
|3     |minesweeper__GB2_#REUSE#     |           1|         0|
|4     |minesweeper__GB3_#REUSE#     |           1|         0|
|5     |minesweeper__GB4_#REUSE#     |           1|         0|
|6     |mb_usb_hdmi_top__GC0_#REUSE# |           1|         0|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | D+A*B       | 30     | 9      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|color_mapper | PCIN+A:B+C  | 0      | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | D+A*B       | 30     | 9      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|color_mapper | PCIN+A:B+C  | 0      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |mb_block_xbar_0                  |         1|
|2     |mb_block_axi_uartlite_0_0        |         1|
|3     |mb_block_clk_wiz_1_0             |         1|
|4     |mb_block_axi_gpio_0_3            |         1|
|5     |mb_block_axi_gpio_0_4            |         1|
|6     |mb_block_axi_gpio_0_2            |         1|
|7     |mb_block_mdm_1_0                 |         1|
|8     |mb_block_microblaze_0_0          |         1|
|9     |mb_block_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_axi_quad_spi_0_0        |         1|
|12    |mb_block_axi_timer_0_0           |         1|
|13    |mb_block_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_dlmb_v10_0              |         1|
|15    |mb_block_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_ilmb_v10_0              |         1|
|17    |mb_block_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
|20    |title_rom                        |         1|
|21    |text_rom                         |         1|
|22    |score_rom                        |         1|
|23    |sprite_rom                       |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |hdmi_tx                        |     1|
|3     |mb_block_axi_gpio_0            |     3|
|6     |mb_block_axi_quad_spi_0        |     1|
|7     |mb_block_axi_timer_0           |     1|
|8     |mb_block_axi_uartlite_0        |     1|
|9     |mb_block_clk_wiz_1             |     1|
|10    |mb_block_dlmb_bram_if_cntlr    |     1|
|11    |mb_block_dlmb_v10              |     1|
|12    |mb_block_ilmb_bram_if_cntlr    |     1|
|13    |mb_block_ilmb_v10              |     1|
|14    |mb_block_lmb_bram              |     1|
|15    |mb_block_mdm_1                 |     1|
|16    |mb_block_microblaze_0          |     1|
|17    |mb_block_microblaze_0_axi_intc |     1|
|18    |mb_block_rst_clk_wiz_1_100M    |     1|
|19    |mb_block_xbar                  |     1|
|20    |score_rom                      |     1|
|21    |sprite_rom                     |     1|
|22    |text_rom                       |     1|
|23    |title_rom                      |     1|
|24    |BUFG                           |     1|
|25    |CARRY4                         |    90|
|26    |DSP48E1                        |     4|
|27    |LUT1                           |    86|
|28    |LUT2                           |   659|
|29    |LUT3                           |   388|
|30    |LUT4                           |  2563|
|31    |LUT5                           |  1243|
|32    |LUT6                           |  8800|
|33    |MUXF7                          |  2229|
|34    |MUXF8                          |  1058|
|35    |FDCE                           |    22|
|36    |FDRE                           |  6390|
|37    |FDSE                           |    21|
|38    |IBUF                           |     4|
|39    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1893.711 ; gain = 1084.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1893.711 ; gain = 1053.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1893.711 ; gain = 1084.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1893.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mb_usb_hdmi_top' is not ideal for floorplanning, since the cellview 'minesweeper' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1893.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c20a45ee
INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 145 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 1893.711 ; gain = 1477.289
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/dant0/Desktop/lab_7_2/lab6/lab6_1/lab6_1.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 12:17:36 2024...
