// Seed: 297784443
module module_0;
  always @(1) id_1 = id_1 - 1;
  initial begin
    while (id_1) begin
      id_1 = id_1;
      id_1 <= 1'b0;
    end
    if ({id_1 - 1, 1}) if (1) $display(1);
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output wor id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    input wor id_14,
    output uwire id_15,
    input wire id_16,
    input tri id_17,
    input tri id_18,
    input supply1 id_19,
    input uwire id_20,
    output wor id_21,
    input tri1 id_22
);
  wire id_24;
  module_0();
  assign id_7 = id_16;
endmodule
