-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Tue Jul 16 12:27:14 2024
-- Host        : Thorntanker running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ zynq_bd_C2C1B_0_sim_netlist.vhdl
-- Design      : zynq_bd_C2C1B_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-fbvb900-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair222";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair214";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair184";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair191";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair152";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair159";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair217";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair188";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair156";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair223";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair317";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair253";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair261";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair192";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair160";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair309";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair257";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair313";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair262";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair318";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair6";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair27";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair30";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair3";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair5";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair29";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair7";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair31";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696A9999"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9855"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AAAAAA6A666A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_21 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_21 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair2";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair2";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_29 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_29 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair1";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696A9999"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9855"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AAAAAA6A666A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair230";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair233";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_30\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_33\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair202";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair167";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair170";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair231";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair236";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_31\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair200";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_34\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_34\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_34\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair205";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair168";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair173";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair238";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_35\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_35\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair207";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair175";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \reg_out_i_reg[7]\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_16_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_17_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair328";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \count_value_i[9]_i_2__0_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ram_rd_en_i\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      O => src_in_bin(8)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[7]\(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      O => \count_value_i_reg[7]_0\(7)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      O => \reg_out_i_reg[7]\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I4 => \^q\(5),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \grdc.rd_data_count_i[7]_i_10_n_0\
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \grdc.rd_data_count_i[7]_i_11_n_0\
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_12_n_0\
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_13_n_0\
    );
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_15_n_0\
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[7]_i_16_n_0\
    );
\grdc.rd_data_count_i[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(0),
      O => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(8),
      O => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \grdc.rd_data_count_i[7]_i_10_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_11_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_12_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_13_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_15_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_16_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \grdc.rd_data_count_i_reg[9]\(0),
      O(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \reg_out_i_reg[7]\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_16_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_17_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair272";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \count_value_i[9]_i_2__0_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ram_rd_en_i\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      O => src_in_bin(8)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[7]\(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      O => \count_value_i_reg[7]_0\(7)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      O => \reg_out_i_reg[7]\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I4 => \^q\(5),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \grdc.rd_data_count_i[7]_i_10_n_0\
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \grdc.rd_data_count_i[7]_i_11_n_0\
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_12_n_0\
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_13_n_0\
    );
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_15_n_0\
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[7]_i_16_n_0\
    );
\grdc.rd_data_count_i[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(0),
      O => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(8),
      O => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \grdc.rd_data_count_i[7]_i_10_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_11_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_12_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_13_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_15_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_16_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \grdc.rd_data_count_i_reg[9]\(0),
      O(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair276";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[9]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair332";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[9]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair329";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__2_n_0\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => E(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(8),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair273";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__2_n_0\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => E(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(8),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair279";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair335";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair338";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair282";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair37";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair41";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair13";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair17";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair39";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\ : label is "soft_lutpair43";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I4 => \^q\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\ : label is "soft_lutpair19";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wr_pntr_plus1_pf(4),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I4 => \^q\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair45";
begin
  \count_value_i_reg[2]_0\(2 downto 0) <= \^count_value_i_reg[2]_0\(2 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      I2 => \^count_value_i_reg[2]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(1),
      I1 => \^count_value_i_reg[2]_0\(0),
      I2 => \^count_value_i_reg[2]_0\(2),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair21";
begin
  \count_value_i_reg[2]_0\(2 downto 0) <= \^count_value_i_reg[2]_0\(2 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(0),
      I1 => \^count_value_i_reg[2]_0\(1),
      I2 => \^count_value_i_reg[2]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[2]_0\(1),
      I1 => \^count_value_i_reg[2]_0\(0),
      I2 => \^count_value_i_reg[2]_0\(2),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[2]_0\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair331";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => \^clr_full\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(6),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I2 => Q(7),
      I3 => \^clr_full\,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12 is
  signal \^clr_full\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair275";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => \^clr_full\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(6),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I2 => Q(7),
      I3 => \^clr_full\,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22 is
  signal clr_full : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair232";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => Q(6),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_32 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_32 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_32 is
  signal clr_full : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair201";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => Q(6),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43 is
  signal clr_full : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair169";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => Q(6),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => Q(3),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51 is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair40";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gof.overflow_i_reg\,
      I4 => prog_full,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61 is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair16";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF1010EF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\(0),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3A200A2"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => \^rst_d1\,
      I2 => rst,
      I3 => \gof.overflow_i_reg\,
      I4 => prog_full,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_19 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_19 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_19 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_27 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_27 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_27 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36 is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[0]_0\ : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clr_full : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => going_full,
      I4 => clr_full,
      O => \reg_out_i_reg[0]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I3 => wr_pntr_plus1_pf_carry,
      O => going_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    \reg_out_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^reg_out_i_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_out_i_reg[8]_0\(8 downto 0) <= \^reg_out_i_reg[8]_0\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[8]_0\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^reg_out_i_reg[8]_0\(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^reg_out_i_reg[8]_0\(7 downto 1),
      DI(0) => p_1_in,
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^reg_out_i_reg[8]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^reg_out_i_reg[8]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^reg_out_i_reg[8]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^reg_out_i_reg[8]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^reg_out_i_reg[8]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^reg_out_i_reg[8]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^reg_out_i_reg[8]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^reg_out_i_reg[8]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^reg_out_i_reg[8]_0\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_20\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_28\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[0]_0\ : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clr_full : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => going_full,
      I4 => clr_full,
      O => \reg_out_i_reg[0]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I3 => wr_pntr_plus1_pf_carry,
      O => going_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  port (
    \reg_out_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^reg_out_i_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_out_i_reg[8]_0\(8 downto 0) <= \^reg_out_i_reg[8]_0\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[8]_0\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^reg_out_i_reg[8]_0\(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^reg_out_i_reg[8]_0\(7 downto 1),
      DI(0) => p_1_in,
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^reg_out_i_reg[8]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^reg_out_i_reg[8]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^reg_out_i_reg[8]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^reg_out_i_reg[8]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^reg_out_i_reg[8]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^reg_out_i_reg[8]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^reg_out_i_reg[8]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^reg_out_i_reg[8]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^reg_out_i_reg[8]_0\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => DI(5)
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => DI(4)
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => DI(3)
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => DI(2)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \reg_out_i_reg[7]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => DI(5)
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => DI(4)
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => DI(3)
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => DI(2)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \reg_out_i_reg[7]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I4 => E(0),
      I5 => clr_full,
      O => \count_value_i_reg[3]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \^q\(1),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(2),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\,
      I4 => E(0),
      I5 => clr_full,
      O => \count_value_i_reg[3]\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \^q\(1),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(2),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair33";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair9";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 12800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 18) => B"11111111111111",
      DINBDIN(17 downto 0) => dina(49 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 18) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 18),
      DOUTBDOUT(17 downto 0) => doutb(49 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 12800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 18) => B"11111111111111",
      DINBDIN(17 downto 0) => dina(49 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 18) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 18),
      DOUTBDOUT(17 downto 0) => doutb(49 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 40 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 40 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 20992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 41;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 44;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d41";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d41";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 20992;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 9) => B"11111111111111111111111",
      DINBDIN(8 downto 0) => dina(40 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 9) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 9),
      DOUTBDOUT(8 downto 0) => doutb(40 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 40 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 40 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 40 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 20992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 41;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ : entity is 44;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d41";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d41";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 20992;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 40;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 9) => B"11111111111111111111111",
      DINBDIN(8 downto 0) => dina(40 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 9) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 9),
      DOUTBDOUT(8 downto 0) => doutb(40 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 8;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\ : STD_LOGIC;
  signal select_piped_1_reg_pipe_5_reg_n_0 : STD_LOGIC;
  signal select_piped_3_reg_pipe_6_reg_n_0 : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\,
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(6),
      I1 => addra(7),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(7),
      I1 => addra(6),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
select_piped_1_reg_pipe_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => select_piped_1_reg_pipe_5_reg_n_0,
      R => '0'
    );
select_piped_3_reg_pipe_6_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(7),
      Q => select_piped_3_reg_pipe_6_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 20;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 19;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(14),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(16),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(18),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19 downto 18),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ : entity is 20;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 320;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\ : label is 19;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(14),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(16),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(18),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19 downto 18),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dheoa7qy6GoRk6iGRBTcCyKnJw4WEJjXQUofGqUCrTBz9TXbAVyuWPyJ2ZLFLnPZAmbZZC1Jttgt
3sdvH+vCSqcQNzzuIgzkA1hvpVV9ZOAXL5oM3VuRUrz7hnAt3lSLNEpBE6p/6gtJ+w+92f2WwwUC
21rbkp5TyIfkzW065sE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KFbn7tTAdJt5tIuHXM4J1CV/u5oPGCBiZ99rYke40eWUgexxUrV+t0ZAJs8vm2t/6KyPrJ6RzNhd
85vFYVJRpJtzZLGB+iYTXXU42O2ooQreJllQFZGb/aUh+DngKaiR53d7RC3eR62md7GC7YA7Kg2/
koMLbR7YrRJko0/wcNvftUR+doOj512xDuEaJrIAWsviMj/F2TO9fxXGe0HanjHaC/Eij3g5E3d8
q2lVpHFwah8hb0TD12rpE7vS6ZPp/W2GX2uhCE4AHfzii4uEkYoDCmSRTxo27ruqoJLDBK0u997A
Y7PEwQUPVSHwpqHqjexjrUauUjh6XI5w9/nkCg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ENaxhv/CPhmdw9dS/ZCpvmkAQ75sW2WjIDmxy3qcEQq9fZ+/Pqca+zGebtobkKK0blL2RH7StPik
kJrfpJ2fwBCZMHHvziLC7t8YGcyF+wXLzOHrc0PGSnvzCEnebbJ9d9qiIr8/QmIa+RNYtdWNne9X
ND0P3GzcTYgNiYsQG/w=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
syfsvQAbWS4UqtSx023kV/BtyZAf0ag5qNRKpm858vck3W+vsN2lhK0cxVuyDeNlmMl7oy0/W3Af
jU/lbPHSWbIr2sAhtmIPobNuMnEc89wXsVmtKIahmtBvE/q4buiuN/U1miRDpjCYM69XJDFHTjnu
9l9PNIo8Y9f0j+LzFrnJilWXBEnhNNw/EdjUE7WtVrQ5NDnPMveWrbWZYVQb9xPX+kw/RARam6Ar
rWYa1Wk6ZpFazf9y4jKW6Nx5LzWpKhtc0PR5EEiyDOcxSSQz7BjQGBeWjhp9ewNVJRZFg0Ih9/2L
64RbYKHxA86Qe/ffHFYW40e5BCR6+Zy4Oc073A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AmVDziCOCiswI//oMKbTwV9Y4cyhGqEhT1JnUisd+4dqLyq1TUFpOLn9mF7li+RfW9W1m4jKYulD
kJA5b4eFJOO/cpHbqrV6KfIF/IkppLiGJ7oNvZ29e8H8LVUigdaawOL7IrW8uXFDn3td4VZ7l/0J
enSZ1q0r/gNcCRQRz80QSsxyjtFvgfK20VeSyoWLHSexf7L+rfes9Phl0ijrOnYt543aCo0gu3AM
GLApxcdXgU4TCuDhraNXQM3zRgNiv4ixC/332IXO05SOkgJve1s0vrAcM5sr63Z04a5ISE0KH8Vk
0UDsukCNzKhC45Qcts/BGTHwSugPzGqfdpfUWQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iF1nQIMjUmtQOIrD8A87pTN+7ZsiWnz9Xj+r6hwpM6UwgAecu2jUCfftCYO/LLpDtsnrmiy1lg+W
PUXfnW1liM3UzmeeeTZ787pEdodOHGHIFjqahII6nAliVZteg4pXjco+ZZ/Yua0D+E/qX7hXtZ+X
wsXt38YVsjpzpcy+apfzIOfut7McxcGx3nreYhFCJK8isYHJfWlB1OqOYLLcH/pGb4s1f440XSZR
8PsGKoUQWWoucw1zcGD3Ye9Lg1a/Hblay/0LKoYXgoBmBXdjuRUZKj2yB/c1q8uQ2uatHOy03kKp
4LYjRJWz54HZYCv7uv4xitpIi5vgN/YiPqKB5Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XGpd/hDywwUv3qEUIpSpFU/aGAqGAolbfoqID7yTM63Aw0gYlvUK/0UJU5x/lboCkdq6HcDUvSfM
EtLfDZ8/XxBxevgokJwml+QniFy7PDMvjE0eJeqcG70FZeirS40Zl2KrUA3CjGMj9N34nXLFVVZI
67050hdyYTwKO8KpfxKOF2yDpNYzUZs5HA0dpSkO6mSufNtthQLI1JOXRRvEIuEs0yjOUHxI+Mg0
s2QNxvyBgOqrtiEUWSW2P6GyBgb2KS6CimKcv3HQqmHmD+LSYXyHjnRdZj1nsfvdeuZTprGw8cQA
3eNDO2XG76mTmc1pvu4zd2SKBW8reuxARL7DOQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
txIYBGYclM3WJyFO/GAY6iTCGrnUvaBWMRrewSXZS2VCcKdaSGkooZc1KcOMcdAxduXl2PR88DEi
oA4lOnikzd6dZKQunJbA7p+ze4GUE7VLY2+Ol5+Ts1AmgGAGn8XYwaw+trP4hoeD+VdKRRZCenNU
4/7UnBms41jy1M0TkThv1lqzFnPu4tOX1sUOKas07WQ/6k3CLqv6TQma+HQo1mG/OA1SpsiOQxms
vKoPd7g2sBzHbXc8w2xrvNgMvt97kNSOxS6fWeod/8O+5UYSlU7OCt6ponbgPXJa365II61l3/4a
3sqnka/RMhjkinMs0HpR48Wh1uDgPFzwmI9aHUsvKtP14DDdz+TPqojEgT8pdTCOdoc9H0DnAQN6
9ft2KqjfUJ5YZACEDZ+izfLWob3iuuBJ8YmOjGV/ZMulzINgefeD5awRSjwzx0z4Iy4lLxoC5t65
bnWFxnX10h4H0isknHNdxJ1RPesYSLpI360LHACanMI59GUZ2vApLAtQ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H/C+3tbi1GTKqCxcSXccD8ddO7CbBTWKEaKQsuXAyRh0UO88wtwBzQOlYtOrF51zB85n6YhsaDcS
J25DMNfjhsnDtTzED+dirm+l1FNsykm8KfwtoQfLSgYZ3onOaOpzSaVy4kMEeTUhTozpWODl32K7
+r62PPCBtKKnaszI26TxhTdfv6oh29UtSy58AAmQXv13nMnFvDMfo3w18e2bzT0+Tw3Mzwe6mrRw
LVkRxSo6Esg8aIpqLuvsEg4xtaSfxrcfPLzcvd6iNkPpw3mzzSpJoQm6ABjBA3DM6RTaghMuDcGg
fM9t2RmTFaJZ5TXN0GGYtNkKAexEtliN/lKhOQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 499520)
`protect data_block
mtLwEPzzo81EJYPz0W1mMqVdWOkjeYZ0srJ2TfYOk6od8t+rrf0CZ3tC4RNfSY3Ogg/8qrmJ7gWf
x/GtfkWq1En5arZohjbdwAozIiWzRQVKx7o5D96OPsVFOwj6SjyHyCP8w10AEfYvwIAXP2tbB+Kf
1ck6LahDr9P+m6iaYQ25nRlbZFkw54VBrgLyfPN3rsgbfvwY6lHwo56giM54BtbT+S+DRLPIyNST
LlLOlS07382ySirY18VsSH53fhq1N4QQcmtfDyLFSVCqpr0Iwo/DRzXskREdLoZVfYq7yD4b6RqJ
+pG9cnHXjm+Wylk4ODkhLs5pvn61yH7vnyYwbmgeTygbCDyVcapZVGg2PlGu3jGgHNVdZf2uqoDq
FyCPMk5eEpZy1c9D02Ix5Jy4r3FPZoio4WOCDdtNZNKSXRRl0OmXL9qKZQshxGq4ulF6GP0esDqS
sDDiFMsDVgYvMHNXbKwBzWUo0KaqWuTO1pdkR10/CcYITzvPMeo74771DnJFGh905F/LOCpKT54r
kaQ6E7kGGusM1AnQ+VE3nR9IIRH7MHKu3GtNB9c4rkFTZ2wnO610Rnm9UpehdGciNaAe3GT+GG9I
ao2yCDCqSnZDhLf9yUroXvCLkqw2bKzXvgEx74hdkMaRWK/FDCBlcbQF7tbwsAi4kEFhSjtqwfLq
FylfTfZm3UnwT38yzgWMmUhoGArTVyusudGW6MUD8BdwSavzCrwLlXFBYIMNj/UfEToBa3yjlpIL
e3d4muMxZ4vhTBA8WEWEz2gsXBNhipTPRD0CVdqnmRBiMbyV4KOcqUaCL0wnRu6MFxQt6d17krhz
ZKTkp2YKdeM71uD+xg9x6ZELxepLLCNDgN8bKAeSYChRTRHjA4iOlFftOiIFHGHHumOA9sN8ts0X
LTBofacN0LnMPdZwOH84dmsP2+GsCH5Z0okNdbqZAWTVTkR91i2kwyT0KVfI9nrzXapO4m8bjhum
xJUeFdxrMliBFGG6R91MiOGVx+zkYcdhRl8O1jWjHk+AwifOqHe9JLEYWVizGTL9s6p/sFZ6YmbJ
nO3SmnNSasvVZ8cQLd6JCloFPASYFQeY9lJLsj9i0OXODzAFw6bVs4yDVPf0zlkgxTeWLDz3kU0s
U7tmCux5hx6vdkH5HjFBkyWhf4S4lrffgxcy8gSHIcB7sDrkcGYQp3vkIrMYrA1hx+V7C+DfYdki
lqM8TwqRBxfUmVT2CdZ9mMJPvRwTbK+24uoZEMkVE/TgKGgjj8fvChLpXSyxqahhp568eGF3NmmV
R9K9IItMW7FxlYQJhmDi8EH4bTUfSFWLhIwjTLuc0pcjaYlrCSCM0K9luE+zaworKs/juQdmuEDt
N3joMGcYhPqcOmMDPucMg0qgA9kSOqGr9U1PLCq0f2O6F3svTzORNwWcScofyM1lVHbxG3dociL/
c2fYKAaWKOHnLbdg7RX5i2mVmZv3OkzOS+HNAfmJG1gE0o4fQd9uW793nncBRmmRv1OxkbC6xzMS
ZXWJr42mcSqnVn4GqCI9d8Tc/Sxr/p/IKo0AEUPQuw9zD/teGse5W+9xG2aj1r4AncZFH9vsbSOM
0JzQRrGW7XJpomFi0dUf01tcngAbj0j5lGwJXTaxsvTqce6JzxIAg0B8Vp7LU5r2wqjWBM/UnESA
sJr8dfx1vZWrmBRAacFmrNCr14nxvjzob+/bJuzPRjZayXHcLXBawTFpz1nqq4yyZ7kUuPiuBAqE
1rC+/E1nFTAmJ4+leydJTlMPLCVXSpHiE9+xcrwczJowlBKMJLSf5gBMpP1Orxiw2eeW1BkvsNEN
90U8Ozai+FOqqe9K4c6Atxjlr64lUms1op/ZCbfioeKlaLUfVfiIu0+scqFZ5sHkhkA9sgRW8jkT
qmvuyvi2sXKQD3e1xXxxNEJcW+l5P3FpUrGH1Qc+F9KAf1io3nmYGpst8UKqYEKbhRyLltvLRlg7
fRfr5SoQguHYX580aTm6PSKbPvRUX5vQJG+WowshYYPzBcBpj3RsY57y8ZUuEutFlYXSRr8M4gtH
eZ69XmgvufKZYycNhUldHEUN+Bl0WKdWFtdlXje1k574TzMwLp0BS8h3ZlJxjp+48fuKcIwDrwCy
s5FopAuTAAbEcp0V/5TC5G2KJE1SPxetQmiX77xovI0wd+b7pP5DL7doxw4+Jc7jA2bDWwVsVvdh
BvqHaitEcGGzoWz8q/7wTl+FL4WIUJCcwbiCFIc8YNcaTtSwXDq7G9X0NocqPIR6u03d+CBdwviP
chAN2PwEZdfLg4/2nYWUFwxPqbePwQzdxczj05Apqe7B2itN90aW8Ic2NnM/1P9uByZdaY74AJMv
AWxbnOtpRIVfn8N1NHGQTCNs8iRTjY8sg7jfnMx4qj4mNN98De+W9bAwyTWS76D7pUVvpe8glOCH
V2SIiZ9qLma1OXgHJxynZjCJsx52iCVQe83ZxgfXMqaLXISveg025H8Nhcxc+6jEIIl6MykB0BLN
CEeGOsM6JwQ3vTM71rnTwF/Bcaj0iKFbVyqKpmBlhDP/xaj7P8eisn4SSYJieeBenV9RwnM/XtiA
55ej+2EWvnuIOPAHrs8a/ueEa1r4HRKhtHcJ3YV5noCXCkPwDNjXouyf/DMxKlBOpZ4C1bNvxDae
BG3JWACIRjR9AzOqB/ytQ/os+y2mXOTwtJlUazzS/q2uVA/izfSeUi7mG0NiUrle08k04+JfgKzC
L/YaNmii+VyWiQu20qU+CzU5nPNaBgEs7Qa6urdaSBzc0HXLJGEJOltCbAGxTcY10igDDV8vrY2k
o46mJnqzBAO8Cd4oEwmGp7y0atAFulXHxtLdQh5+zzpxs2MIaUV0xiWvAQ2o8px+jIEt0ZzebBEl
n4IEv6a/8XjbMwv77uwIH2eoLXugYy853462X5vS071KH75KZp+10/KxLDYvT/E5Z4cs/FtLUVYB
a/q/yF3SbcTtEhtunQsCr7v8pxmu3arPP1Isrma5DMEMeQL05kyfMErRzaEhRCYO9HtQNKXKqz0O
Agkp0/M/Eal9kqHrQVTtBoVWpaukAGWJ7JrtnZ5I+fSw8NhOwl9fS/S92hB1yEpcDGHdt+w00+XF
OolJjHai1VHifakErg7MT+urMm0+TWArt3cKk9bn7casz/+hQJ904ehKXwSJLb/mkMWtHhT4llgi
CcgwTFs9lzOkiu6POO2wwOkpgcg7YuPe7Zo5DxwPCKG9XUzbDtL/IgnhfYvibEqzxIQVdeJ5v5S+
LCdQAb92J3tEw8Cm32Gx60aSR8a4+otxqiv0i6CQHCstdYmFXGPshL2beXdT75sfOwhsysUoPhaa
q85nzdoszen/bm0yyTkfjDET6qNsi3btcTQQ9XFWjkA1JJuwXYmGJLqzAzziyP87zr1DoETfl2iv
ULOiYYog49wiLBwjAZ3o3UyJfAomcdyrYCpxZQHBNYKBM95V0XsMs3rg2VWR7wuinVWk1vDaUYhN
l/SluSA7jdkCij4tb2/aNCwGFhKuAvNNIjPouMoExF5Ezh2ux02uLRacQqODXuMS9x5WUO82vNoc
A4F0ZNJBUsrAZ1HmDKp75Z0jSL2tGPp08AFrwfyDYxRrcAxMVM+P3j1NNb8H5B9hs5sHVBPOuw33
Yi2ROTmUrPYP1xupasPdCTqHe+OEzUGVGV16N/NE952End5tBzWmtDzgAjPLM424rqn8yN6r6uH2
eHxHWnqylY4ykOD9UhmyBdKeoHWIjIztuNuOpf5amDMXUJvRnbi1988k9SilxoQkrKFvL9dDzPMn
LvwCbRz67qeaSb1O9HeNM6sUL9bxaZZpk5pIgJLG7rM0VJX6CJjrEZbyHVPF6IcoMTALz+RRt3oA
2cdi595xyPtlmuoYim3FG5sbSG8VbqEZ1D5nVdOixO3nTJSrb9pg/A6mgTu5Bd3CEzbOhkTOZqlZ
GsevjXhW59fvwa29CeYbPnNnnS1WGaB1i+pST8wlqk0v+hvEVamli+dnE8n5dCVUWJZw/U+KPRfo
mWqTuwkt/OoY+cwbjZfqo8FMrpEyk9Ga8LQF5TVE5m1Ls3w6agvEZAQ2vA7R85RuiCFOLizonJF8
fgBNWpFs2r8r9MZog6DVW/Va02d98Cw7MTaDL2xNvwThpfyywxFycGSW+eOFMLV8zbrZJBcYDwpd
O5la3NuatFFdUn+ounKHrnTFtPewSvU4kSP/zCNlfNBJyi7Y2L9C0P+uKstadW6Rd+DbX5g0ofUa
haCP4/tpLMp7r98+8i+8M/QfwxahVjaRLFIfY8EeP7go76GnMVdTiFY3ucCCHyUWwZo8q9qbeBfb
AE7PKHF6blXICLkuRdU0YwzJPOaC00v6BXeRLXImVOszxAOoFjTx7OYx8/iWj9OG/wH+dNS3HoeT
/Vqtb9rhfgFcyV1RrC6jIvyNfLeE2Bf837zzUJ9e79MppKBEp8UGJg5FAvsPdyjUwT5Kbw/jSzPO
3qhuCSuNwXDja5zMN5RqNdMm0sHDA7oYMlQSQyg0/xQO6gQBdBzfd3uU0KoSh0k+9coP1aeXMbER
OVi1qtn4JiYKVudY41FYPM6zaU7xp0WosBgTh4UzlNzMHveU2WWb7ScHFLV+m1BPtNhn1vumYpqo
GEgNeKjwnX/Piqqa4em1ZLxVb0vfgPWYLQX322QKSaT5vgtBS9JYDUz6DumyhED1JtbTB5DrJIcI
D531S244WVaG5D9tsA1HGv7+orHuq+uGOE/FHdORS1cmqaG+v3paHQxuoUUrRKIN6B98mv+oPD34
h1MSGBa//ztGuflNOW576INHRdIhQgONA7utDx/7SS7d7Ri9bRaskbNzrOLC5m/n7NkgKIDqONAS
T3F0A6OY3cQ1rxj4sGq7EH74ZSKMpvWsis6qtyvDPRvSL8k2dI5MGxgI6YrKe/2d2Icyw7Dk8/RF
Xutj9PQXr5CfYcFrdVGy2wsfffEwCD+FyK6r1gZVXwzri3N8fl5ManUCrDQWCTAOylagwBpq47k+
HYzw5dNdMOhjptBE+PvzwY0Z1NEzNI9ENBWEZnQkXmZZtikzZ4L7kHJ35YHukgY8rOZBQypjkjVl
ClojjylvsZdJ9WVsIUwgl/5Ml22tpjRXqGMOQb9ev65xrCQ8oakEhdJncyXrqlq+SF7of4wChmcQ
G9qh3y/GQG26l3tt+pCXmnMw+oWvs7Lba5cGXDTrWE0l9X8e/n1G1zTM8yKBOWTRP/ALwA6xxGKo
ryDMC+BrlIparnV+eeb5j3GcNdYB0XYd13EqG89xMwAQz9mYCXQSV4Ln2PUgfAoDj53N0xe13ZNs
A+8bfJGEDUyY+Xxq0C3CZML6xsX3F8YihwCsEWmNOCMVVztGSsfXnXjv5BkGjNMy+2nSqbtv+6Ij
xiesSHdrstqmDgf5Fbztv9TLsexU7ZDmVcvOyYw6avsLNF8MeX/4GbPNXITvJWIScWLP3+1xaVAZ
sMzuqoA1AMurKVuND89sHbkn+2V45Z2ULNkMqX9MFxoxefFJiAQPnYYSKAsGlaA/2sXtmlt738Iw
sGY+1Bbm8qNya2BAQkQbwlRkstUI1+Dn4VAsFstHxuiTGFleMhKVaxYhpzcamg9SHWoOEJyNQWQi
7QtOtTx3fTidmSfpcSYICWh6GdC99Wk2eDyfNgiNLTyvRcQPduzOVm0p97qFz80pxdjVLlACidVt
3eNhn7CKGrHeOte2RkD2qhN0k1dfg7wE1i50GIBZ44gMbVY0Xo/a+ORWbgpb0T6O7nHZJxax8DcM
WVm+OevKkGWiWJskKtxWTwLIzsuXUjYO7Kf6MgtcUNFuQivrEDnOqLW4eOngXHNjSqDdTuWEc6VP
KDuw3F/Ik7wIB3M0DcUEXRkr8SPJDqA3ObrvhS1Y6fgyKP+4JrnjYTEXiS5ngHHBOYRX+TLgkYQn
fmEGCh9LEDm1gnyaicnWdJj0CUJnWMMbK+0lCU1esIdPWxy7krUeJzTiVtLmoOguRCZpU7EEvauU
twyV255mFqt2w4ITIOvfWf5JZnP9X/KA+o+QL7WxyE0pl0XM4mSAZm92N609JG68ZUCvv1p6JJdj
u3cCh/CG0+Hpf8MsSrc+eDm1D+IjmFbFS9E2xJuN1Gw8mMylW7r2fruY1nQYIHfPLEAOZ0F4e8WD
6IP5vzSjQSSkBPV5q8vRRtBzzPPSrAMTeM1NzziouwTkNztixEoCY9Wl7qIBg/fgFTm4mYaWdl45
BZYJcNH/qCg1XyuQcElhT4GQlTQsPX4fluUioeyZOvgwUG2VNxn4YoXHmv3O6DMla33WO3MxuaJZ
iPuLDBZ2IynWvb3INggAFWp2DtcqqNOlE5xPwjkJxGSQEmFq+nQfexktleJk16fzh1rRqPCcSOaO
ETRhEXnUSSNkzzoZz6r/oNcq6PNwDD3IJf0kWAYh6z+ZrXl0eZmk+jAs6ROF0rPF4Tnomr0ODdCU
WAmPoTvX27CzonxH4TWJ0Cy7JKxu5C87cbT2216BuFlaSS4uLvs4uPNSkwXpwsHYGYa3fA6yUVYm
xja3hiNcUmJbsFI9lTao+c/u8RWxILaVCfkA4ym1tp7BHFBNr7vFFbg5F+PbNSSK4JDDAx9MG1Bk
CB2m/O+EXh+tbAf7IrpheDNOTB8bd4lZHbe3mXpMsbps5HLEl71m3g3zqF+I1b+Yiw94/NgdwIb+
3WGCZqUvfVRmcmjNxz5bUBqhTCZg7fArcukdUAHAzC08amM4BJV9WU094JDfJhD14qEspmA0/d6F
HFDyV0UDG8t0aPTU5kMf2OAMH9DMZ9KZ4OeIOt9QCaO7Kc6HQrYyOPTC7XJG8CDdqnxXsyMP5v7p
sr6SYo3bP1Hzyv3S8wrbUvz9K3eYOaSdmjTe8nWzn/e5in51SWv0RxB8mrwdJcwy2Y76ond4HNy9
aB7fJt1PB/5uFtTLpYMXz/E1w5JxOwO0UVs6BUOm8PQh5D+vWyEp2aghg/ALopXoXztF7aYTpYe8
I/RvEGwCgKOpfWe+qQfM49h6MqLG6t1ZHfMYc9dANioysIht2qRLNA+ogfRwHex7/pEVSj5kD8Hk
kDV64QbGD8/6xHtTNPu18IbqL4T6t0AN116r3ZKez6A0w374WnltcJU7GuCYvpxJTokvMhhOfbgC
qaNZg2T/3Hfdonb3IAR2sSvR3t3mJNM4RM4pV01csvvskgCAR6SUIJ5Wbtvjn+UlGe9pgcwbyX4P
hhk/UFNAGkMktgZ/6QGYGizNhW7oBWffRs/K8D119P4aL9x9GFHyLAmyG5ChpQbXMdUxephIWB9P
IkfmX1s6ryjHb+37VtJqSA8Z+PKmtMrlLuwOYx3EYSGw437KZjrwocXGFTUrtw0K9+VfGQoOdKqx
ZF4pXHlPhFsabFHSEwjZ/6FsWctopkTWJhJKnTuarzApLgJPncCY9YnegnNb3r1BemCFK8YCWDdJ
ql0dQmn6437BPvwy/SpsBzUuLdQK5QX7Y+PIe+C1XFziAyFfKVe5qST77lhyUU9kPIxqx5h0Rnbu
A1XnqB5H04TY/MQfOwZfzfi0uaLmvtBi0UdYusoH2qSy4er0Ip3RJAkFiM/5fvjapd0r67IakP/c
3SAKgKNnIPnp5jXhWBYh1VH++hh6vHQEQ/ZnVE2/djFYuiI7bYvyLn0echCmQBANvCP309Zcs7Jh
kR71DtDJwnQUseRb3B/1lY341M1PKhEN4AQgJGmTDJgnj39Snz2Xry6swttpKt3ZzpcqmiGt3rFk
NW1emZzjLNjiv3jA+zETG7gKS+J5O9wGXGeyX+CHlnfk2zUudzARFcYPoHegLRb/9FmUFIdvyL3Y
bYFRc7dJ53nPtUCLXw9t9h+1RYwMbbiSbK5xndtag5mAD03nVvwZFJBVv96cjctF8Wi6fe//A9wI
Uzx0zpxWaicXOTx5Anf6Dhw3zPG/XeFuVMg6ABdU7Jz04/tgcE3z745unNBFNlPgKTpGrtbpqHs9
Nd3pdgS7/ck9Jphyzb7EDglu9LooP9Zyo32tmgLRldPqO+LO2gU0EKjf5pXYWGMImr9ItbMvpzAH
Sp4iusgJE9BT2Lm4lClqmiaO2G07PelYN03EjvFveZf0G+hyq1U/8p9Qlt0JTadkPElAi6pSu4T+
+1dOo1rYwEcXMHPuqaNekyoqC/sIJR9/YgKB4QdKsuDGT38OBA8us3TZfPXdVJTGGHm9vRzBA77t
jtEVE8lqfHFZDmCf+GJjFDQNY1pNZgXfq9n9La0TPp8ufMRn9JYnjMhdHWOQ2t1hZALdNQYuFooU
pRjLrl0zb+gbuTWYTFVbpCgmBSDYgg1OKolitzGyLlmqsDspbW2W2tNGYWaPQDYAUtWgpRWxhfUU
fYbUz7SF8guRNCs1xWwDtNy5I5ouAoOVjMssuH5lVDAuAO4Yzv9deQWcXFZSAj0IcXDS+TfgiXqq
N6+l+F43fbu8S+2ruw2YrEtHfa3HiFp3vL25OC8y/rRQdYswuDXk6URrKNAXRewfCOPzJZvoBxHN
Ro1z5WtxpgMa9sfaPZBpLaYl/NjHeWuoUs4W6Jc5QrVld0lVjJLX0HEqZtH7cerGPzIsywE47VIv
XmPjy+WGm2Cy0povgeWCeH7F65vtdHv69n80jwREj0ls1TFPBwgApUpa5ZcU6eI4Uq5JQfdJ7YA6
Alsg7cFmSpVjDEDexdhMESOgAILkhlI5ueEXXjNJ7SYJfYyvaDi5pejv+SAnVsO2akVdv4fQqzFE
jTktKBRytAeJhxsU0qgSZnDfUp081nF1RG1CqudcjBpX/iVr+MDFHPgWLLadleyDBAIYRn2/mnck
Q7/HnXPp/aTxZ2tMopjnvV4cJKH6UJBu8QIcJ6s/L4gmOfFHMyZMxSOL8nBD1U8mSkzh2vN6aYNq
qoFZHP0xueNQULwjmnZ0aehfMAxyvpNTqNGRiejZq2a8URAhdkL5eCUk3bvZhJQzUCBbBGNqYl/q
RFUUZSa6q76Y8CwJbceBA+7BVwWmQ8RWWdpb5nnlRzfrOL1xeab1PaY2lSZboUgD8lDPPay3nLiU
UqkKQazUBsPuvyYCC92j8YJK0gqgo49zaYTEB043ksfsnlVX3bj8BfNnlDie26QX1TxIm20tCRUY
HCxjM28/c2DvysQqNemqctfxMxXJy9o3y0162wpr45plqa4Lgg+ftAKmEs0z8nSPmFJ0Hpmzp5QG
BCqn+Wtg7DWnBu55njKdcyr1zl3CUSFjhbRjgPOa9qGLgueldsof36iM9N1UiZXV//bchDOAC+RE
W/T4zHaf5UjKB1WMsWQY4cJTJJPyDgktEKt2skKcqQpptoDXQn8kVrx0bNQeYJfPTTG7I2jAC1t3
5atI+pZFHO8DTwAgPjgUnpu845c9p26qFUt01yK4lpfpieWj4BArFhxl8+jNqVLyVIEvhTQg0jD/
0yGWTUts8Gev3S1WAfSAAU9ECQMM+Z2NKW3cDnFMt5uf9tLqKveCzPhJwwCN0cM57LGAu0NPl1f7
5EVDTlvDduRCwju1hl/A3Vm30+QqTVoEwTopIbLr/NAYEp8y7HOKNnWkq9ilfeQP/5V11JGvrz0f
sPGViDKt1Ea1enhKHSgIsFq4fz/Y4j62eaOEAcegeqv0fmv9bR8icB3POKyXi3nhwaKR1M3zHjVN
gdnsJXeKpMAQxei/74WEGPkVkouQPnHeVR/+40WfjK220moQ4AQAK/NRcHYz6XarG3Vm7ThGFPdT
gJrvU4smJDbykwYjkjy4qZtiSxSye04ZJaMDWfWH7rFglEaS02kP4pSvtkUnhSqXvb7IB52cQuGo
TNL3O2mpDEZR9ZYb+QohAUNTaSxakswZPM/4LwUbQz0BkQPEMTX26/OA+PVQi6Q0BMQO5mtiYDuN
KFCaK7J2uK2vO7/kjriL2UZ6rLWD4bfR+u2xt9vfJH0MfGp+zoiUw5DqpflMaePM/g1BNXJyiWFR
Us67/81dL/lDPAeU7FVABJG1vWWCGHHAsmBe5Cui3iBeekBctQYQfMJoT3KML6nnr6dzl07/ayjD
u86F5pxhMn9F7OXpxbbmLbztMmdBmw6Q9ZYbVLaWKirB9CWyCVtgbSoNorL5nspUqz5By+ETfIAk
kNAqUpcN0TWVYG6+uzouHIO8sXdfZNbKLaUNOYmbL4weY4TbdcnaCIKySh/h+AsFRgbCRmMfbBUX
Pqju+VDaeqiArhkIhu2uGNnwue31ICndbrUwR5vbodrr9d2EY0ZXH+dCRfdijPOjhoVmfL6BbzFc
citaa5LFlD9F+pAO1DpOCkAHdub9Pi2VXgw6HPHzuArGOyFjRWjKo3fHBsL4VLkd0NzWDW/dFfp0
9V0TdcIAodDmLM8xzgzQzR0jnOsL091BUlhVBYhHzRZ7HAMXxL6eqfoNmfniv7TfrCwTRyawDQoW
oAXYL5h1o/uLVznFVq/dS4I4RM6H2SrU2VVN5RFiSWjhw/Xy8Bjp6Ci3q589QhWwAC3pYujuhaEk
vXn/gWWs3SsIgt/85Wd4TRF+K1H3/9/TzC9uiICzScqRJWA3UwJ8KwzzW27YzMgiQWY9/SuLao9S
+5BpnWVdTv/w1d5hs+BE19nv8t5zT9DhySf7vepC8PsEcuHK9SP8Vi3lI1HZroh/HXu+BRDc6iIr
1U4iBWlZQ3wX7jVbenZDWPWRdPimV8zLyo+B6PpW6hBesb70p1CUJ4/ycofSK5fXP6ncd5OKdkJc
wRaRPZW6No9Pt91ASrjlo56ZW4I9aGUAdRIk8Kti7q+Ubp8AnXkPOUuiYzI/iF1ab65ifgwkFyJw
io32rAIB0MWKc3BoemoU+DJ0Ew+KvQI66z88wENbImHhFgArOjvMXbHQ0J5/0RXtRpiBfsduHNi2
mxyulyZvwsDyR0CNJQsoGF7PFOSqh83xYJD4MBACRn5Y1JHZPdUUxHefokFZqlKWmjF5DUSV/L2m
cKE+f+JP4E2jfUh6wAlVw2HrTpKgNGIpB99+a58DyRR6xN2TNXHLKq7PngtxYlRW/XNwQ59HWiWM
T4ASQDZHZURvHLGKK3HvZtLh0CkRWGI2WQDZm5fMWOVS1M2XbYqo30nQVH2aUbV65qo/LMcrtYMc
CHW6Cx6pQx9OJ0YUvNMRAG32gRjJMErLFBJxZ5uj/2M5DAvjksjlbQFLAFtMjLiDpSAw06tzeNDw
jRNoJZ96X3d0rxSMVdpyhDG9PTtJ1agx5QImYylaTSZzkvqGk5WHog7FeFR0KbN/rOM3tFoNEIzs
qUNOQModxV5O9Kyve1R+6e0ZYttm3JJqdgsYVzovtmcj8HNRzntPoyQ4pHAiiehXd9kS5NhqPojw
KcArk9hv++Yf5m6Sj7UoSK34eI8ANH40DXgL+l9fwWMy6+WbMSL77UEvbAEdO26C3B1xmhijvBBp
AAl0vhW+rQd3EJJNpmp24zzAVTpUWUggVx9syFo/vsiX+z+6sGOVFT8W3LU88tN2rdKqAh2pUq/B
XYDq25KEyKUcOwMO/Zn/04ejmdEfNFDlI22VMBIfOi/Cpy1McVH+kzo9Ba/WGTp7sNBjeQm/AILQ
QpvhSL5aCJ68vx7bZsONdGATWCIqOIEr2raRVU52NoPGJqKgxHsvTmQw2o6DDLCGlkZTivPt8jfs
mcm4ytK9CXmJv+zL1nHG5KRCJZG3q/qwHE0Z5BerGxDy4Xv1Jl9/F/z7akf+ELb2AWMVp2wxtvM/
fCZ2AwVRBMtvQ8q6RHFOOFwW/tbfxWT/H9x2ieJrNdbE3vGZTq6Pxvmlh73Iu2uFNgOJtTrxHQA9
OLkMYDAwjdV2sMBLf8ofH5Wd099y1StUk7Icd7aCgGSsv/xJ5o+uguirSL/C7CBmC/1B0jpIK8U4
u6rBeyhEGx8pKjnh0M/iO2TxNwFq03de1L2wu0LFRqU6cs4OAUE9+2c5iYeCsAhFPjjXFJFbqp7G
5orLq3yPzPhdj/PeZteLSxpT9CGqaDbPGgAy0y27AppqiHUQxh5zeCOgBjUN9qmojdyDrV7Tf73j
mFCgeCU8XaN8flgk3rzWgGAThuqAmm/3jd4sVnFi+aNHDCVcdLYAGDPHBQrAFRRjkxzFXw+XEv5d
H9n9s9p0yoKUDsLbiKGcU/ycxmzJa2kX1taeCZ0nfOkcppGQ3bCVI3OFy8irrwD+yJB/jQz2D10V
I0Yu5/tFlgORxzXmoXKwAllgW50qNWkBvCxw6hEo+3eTtTOpeX/4hvoAUUSGwdxzIwFRlhA6EgoG
gduKzxlgi1NN4R5PPo5GxQCQrJM2m8x6DuTR4CtbaZbf5LFmzWdYvj1GZq013hEJmYXEG47OEi4I
YhGhqITkD+ht8aIVKMHfa9wAmTfFDIxYzafM+9vjiOCj64rwpc9+44/8l8ovzvH7v9D+ak/Slq7m
hJ4o9xi1AJ3Ghy4UAKJEiRRZfCTPjdtCBcIOc9orUmihnhgezNZyqio6XtpjZMv1H9Ocug7eDrhL
1IEBHPofLjp+1+s/Sy7D1aDevluBmi1j8S/Jl6dRxtGRKawz4QpxXyhKMkwy2oCl9CxhgHVPf/69
DNkgKR55cgTL/uyZn+OnL5r0mZyqOGERAAuWJmF8vS4TorJoW5hmI7TS08XewPbpqyIdv5Nq2+sB
NO5R5rqXhLVC+8HtVmQYs34WMWqAlIaEeEWpq269jQsod4AmTWVLd4BhrT+VzMdbL3lPWPVZzYMF
G1DHt5p4ChKwNWkG/UBRSmXKApqdhyvjmUGomfHoaZuDJLzQIzb9iI7nwI3BKiX7nH6r+M3ff697
EUO3xhaJeDaRiMZr0vWXWMo4tgGHvRUWxtG7GiIhlti6H3n3QKkfg4zrt05o4Fo4vkzLQ9vfjwXy
MRPdLHeBLX0pEqHufPEBZnrFnYPjmvnGTcxnp4Gel4ujoYXwntV7adjdOA0yUFGGXDy4jijCnVFZ
/io1uRpklj7774+bCVQYgl9HXXWRwT0HRjPlGhjyPXneOBCoHxN7RR01dlNSKJ7RmzsbV3x6jU3Y
ETV9mo71s78XMLDoP6axdX20tPx2bYvdkvZYCZtNu5I6wqL7n52HdK/t/l+q3dOxhWfWBPaP9rHk
X4dKD4t1IfwbxnnmgeprEOaiPEwXgOf6XHa/Vj7MfQ8JF//oiEZhPSnthAFzozRVkaDJwU/kAW9k
1ARuprSS8LAMSSci99SKb2io7kzYl/b6cBt39ESnahzK8C+HDpcqI5gjE5BOmsMVRNBYxc7Bu8fh
nnZ6D7PuAMyroFan1I3K/i/OOHeG7TzuaE/uPAk7pWtOrkPF95T51pCl2SFvgeOA7iHaDpmSCg4e
B6J+F4TmEXOR8oyu0NQM6qMlHheq0lsE09QlQ7P2MXn7ilY4IwGn097i8RU/ytVJI0u2ETlg1GvV
WmrMzqMGbnt1hi+JlB6taysE+KCR4fAywdZPhJ8+pYXq+rBR//PygWPGjiF2YyInZjmKJFWIb1He
kjsm3JFCErnemv2UYoj1LLX1evj0Czm4EJhl690u2KcYOfSKX3Q4OE61boav9qEPeGXQxvPVesj/
z66/D9NIdzBcD2igEwg6DmmqtfucrsU9xn+086ac6B+5YzD30RKwUWtKM3fhZ3YU0ypWZqxWTBbY
XRfAxjrtHC8il4FHSkXHf1Yv41+D80bOhRDanMVN1KabmHyGD+4Yi3pEr3trpa/trbBBDfgHNKrp
0Um7pdk6WyH5S3brqwTwrc1Weed0qcFYgGOpnQGrAX/dxTZxT/kEU1H929TOaSvHafDydg7ACuvY
ofF0Wcx8lRgx+QPsvv19puaJRNT+By1F67B0602Oe/e9tknVkDPfnvRpIny7BgUHBAN9wQzp5ZXL
0rlEBn2eGT9mazsCbSrE3uKkxWGkuTxp/XtK/7iCv8sv0F4sNX6CGP8CwVPO8ADCq7HGTRScdpJx
OfHyfd5/IAAVViai3sbdg7icD+SaBDqgeQAFaX5gwGD/dUjP5JjQJBqdHySByn0xnJZRAZRo9+9K
7E8Y70m1THVOsHFF5inxFOMEMeXkLaVvtNMLHSlD/eroR5wGgwEqq47xXuyFCtZJWC8giwvjweCy
eOM+KNmUKFS5njsyRuR28f8X6NialdH18iyB2j3Y/j56FMKVDO70sFbY1ir7ZORBCuzUVD2vEFwF
TO3Oe/NZcKaeh19PksUpkZzVi4zz+bzEp/ltB49Kn4N96pjLsmPb88xZ/QftyHL0bMCfVgxQNYTw
0tTMYkjGXuNQLTW5NFpHlOyjooSopHjHx0HpRtcqJkC21eQN/P/UNUYied6l+nJZRtEFaLjp1LfS
NwXs6Ivllmu7cy4cKJ/+h1U2glDoAKCIIHstU+iFOWn+u95Bi6As02zPnDxN2gEMpPsgVFFzNpOq
PJAyd/I92YYzLkdrqqnf+GPO4tizRP97L9rfQp+G2NlnMdKqs6pLTM1k+Sv+CU/Ws3DX57G5GrN1
l+27XeICnDJFtd9F7PcsWDcHEfkX6GynmWOWiTUbFHBaBA792u1S32gIfi8KfUIgTMp2PRh6o+rU
MxWAvqKIn8JoBTSBtJXE//9z8pS5gG4usqkxJon8cO3utsnNUF6LPU4UcNFu2NuP+AACxwKUQjSG
V89ujWKcf8j+TyYtta3nu7tuaFsAMySClJApB1gaerC7lVjlFKrITR8Tz18iA8InbT0stkJF4fyM
VVjAScwPyUIX1+Q/ggrS3WCd7DGlmmT1bd0tZcimOluGqXsKWJpv+u4aCBRkzLqcJsyaPqJ+v8BR
L5oXLan++wsTALZlV3RyuIrkIbDVfFdyVn1DohogLvibZ9vAqrtmD/lBj3o2q8vfRxroySoyobtZ
eOPkF9R4VBm1fHAN1Pg1E9y68gc6t+qi2cgMJB7qGPYCPLaBxotov020pH1qUMAD01m6vkjcEZmW
yBtMQYpgUJpaYWp1VuVL5WilHV2x3G7/+W6A+eX8YP8dQTHn1dr9cwvGTYmcjcvho4wjrp/oBOGE
GuvV3LAoA7Hl1wkrpAM3uhNZ/iDrVyJXVUhSQrk5GU/2lnVnQbR+RU6wWSmdEUd0KooFsgUbl2MI
z3f0wcOwpZ7UyrF04Ksq3m+Ti4q29HK+ybIBMP9ndlAziPpDmbi8BxQYt4gqiZYNejUuzzQp/diy
2LLFovy2UD/x8qQ3e1QXJ6+OyLkVjpvf3pCiw4v67N3QLE5yh/eZStaUpsPkW57dq7tsGO0AbV55
qvXpQKkgKUqBkmBTgyjilT0/8UpeW9Q8/qWE9NVoHnguXgWajcwUsAWlFj4su/roTCBU9AjEjOUC
foZDZEL5fzPvE390gufa9Y1ZHAn3uSV4OWU529qtvchc73IUiYDMcEcpOvQ3JDbc/bbdiVmgg+r7
ZKjusiMwoqqMuFFYmJ46A6aegpHVVp8rbvkJO7zGpFVB+MU74TOKVaMnlVTdExos2Uh1+4l01dTP
fOeQRRU2o0EEQrjd26bxza7JWFp7+xk3ZdwUAHIcuWTtI5S09mfDs4CJlSPbGHvf2sO6qyRf3gNV
KGYgxQ2kmSuid15VmppLAo+0YBe/rjocOOZfUUMYfYpL/owkP7TcYhOWZjkfa7JM0gBu8ie2ifcX
1wLPCL0kJjJ2AwRAYTP1n0h3Udx91hDtEnTaA+Nhgo92/5EeKnnr2SG9lj5hYnFmZB+pn2Z5s2Kb
cEPA3tuUVmnPPrmqUAt6brkQx/RCXZSSx0S8566vA0dHUqaKjJxxD4iOSdAZEF19YmBpPxn7m6kR
Hz76XRRh10FD8PbP07SLDiZ0q5RCpPX3/9E53m2LIF1Eeo8aYn3VpmNLsgf7mVG0/ECHEnWmKaEn
zvkA7Z4I54JoHg/2vwCSw3Acbqnwd2tZirjjfWZbaYQgQ2ltC0K7Bg9/XSGxD11EZFhR8tfpUXWd
3GYdVCheF4wMBM1tK9T3iF1qkjjUTevAi7KeSWBBQy+LDXhaENzzVevvE93PaM09t28jXnDsOUKM
U8Smgw9gdnUSMckJwHFje0DhIq4y5HLqroDDCFX4N7SDNzWuLTMh+DeqGrtQndLlzUhm38VohrRq
QkLRvTM1L8YEVPsEtkn911ZdS6YWOOxJl39yC7tWqv21gMgXie3pqRe6eDdoSmdftcWm0qlEb/Ly
MNJqW3SIw1Y4hkgbLzNo8Ywv1EFtB+mnkP3wsRgQy61knWCesEfVta+VXQbRU/fEJ0Ck6TKQYCY4
WQW0Twk/TOQYkYrQc5A/pyjey6FJcdwJ9ehEi9ImjsMdPn+3/630eUxp4m68FkM+l2EW7/sdygHa
XDfZfoIxZ4O14J8/27a2YRvyWOQGWa+G8UHC86Scz/+zDi5PHEok2nvfTTvBNgQ5ShYK4f5JBRz5
KrAFNMrRRaCG5tWqbYEXEoxJAN8iAaOWpgsUAlJZ7QnJMMAM4Ardg9vHC2SLmoMocHikGZ5yLTNX
2ciaj0rEXzCNBxWM2z5XnqahYIGhgA5eLnyHndBZ6khQBtIjWSwcRnbKPyHenIdM/QPDpscuklHJ
xd/o40xu9StrmcRoiLAqFZ1/5vIR7l3+OEqZzwy4flfNC1AXZl+K8NzLYIJsMygDGOxFuYee+T0P
UMiqGYdWif0FVa3NWGOtk0oDEzI3VJ6jgQju9SVmx5AMR2BJ/HoIHYs4aZW0nNZ43j/BcLyRQDRb
iatSxoVPloOdvSe5aLGHv14++z6YsKoDuhVXyyOuXlRm997RypeDnffW7l2WCFbG7dPvoVmeiU+L
w1cea7V7rQyvnpWn6RW4ahNR08ZW9OaBOwOoPsV49hjs1ow27YbnnVg7Dy26JpYlaa/Na3x1Dp4k
EKLaZFbqRaAoG5xHIm/l9lkrFvUR1JHrAM4nHzuorZesHlpNTSpYSSTxBPxeCvQMNe7EaT/oGOxJ
CP5UvNhXkp44OI/NT95zGfYHS0oqMeKp3n3pxy6Jczi1mliUewZBTBnKk7XrdpnVPiASh5NSJTHN
dT8RxlNNDKezxW8YYNmM4eqO7ZhfZHbt3FavcJ1mmVfneLLymIDNK6MxPBTPy5Ry3MlAs1D6wr8B
VU+knxFV8VFWaljcGfehWWsL1QZSyWqQSdy2oC1s7KDNasbBOBXuCGc4RoWaEnIib+JouRmAeQb2
1EWzlcOHd/Tv2THFkkxub1wkdLTkXEhsF37EB7Ydmp2Ikl8QHreEzHk/n8agWZbpPaEH7Ff5S8jg
GIAXip5jB5aJXBED3h7ghZe49TkHTiGjmgLlpUk6+hHFl4XNAqfbLbUda8PXpiJrVznC3+cYaOq+
eSYEk7wPrT7vKDEJcfjqQKjTRR5KrhDSc5hBhRX0GxC6bLFHWeOYsFAWmSOBWeHXl2xg5WRwRI9d
xFHUDYFj3bDq/CacfEAACxtLK84mnUdxBuIHq1+eeCxhyHznP4gXwgvcSQatkUhmZwn8Nc8c9baK
Pqm/UoSuQ3EdPAJRc01r6cx47MMfCRy9w3n87f5id7F/SPeUjtMblTqwdoGGxD/K9UaxQcxtGynX
NubWLodgvKY4P2MpLSHXVEda3gCVt5oK5iNS1RlT+1DNpyFqsrh0G8n1Mfsubsr32oNvWyZdta7K
6yEAjddpEHdN/HPdujFYQYQE3BpFpfM0JtZiRY0NL0D1+TLue4A9Se4k3UpKBrH80zs+4P+/faNV
HAVF6beowedk5x+U8+uoRGF5fNb1shVphrMGdCbHj4pI3nVjEWu7/IWfMinN5Scjc6vd4TqAuEQt
53o2wDGlWD3Veh1P5FDYwaJN2hP6EghFFuY9KriiqP7DilS3K5sdi7+MxtMPfUNFiQGcJL/guDhi
0XyLP6zjuRDDe3GLKaFGQTwi/4xyRkC5AMfLQc6uuA0NAC246VbqS8F2HU6w3W3iT4vszJA7NHAn
Pun3pKM/3TvhwNjaatNmKnxADyuung2hNMR2/q7nmW+e+ct5vHUENmSj5N0mGXEMmy2RHeLOPgad
KBAAv9aLBTiPvLVJeXYxbGfy//3q4pqDPQ0cZs7MyiTjGIy+bJL7JJtre7nhfkNFDd2ZSq4sD7UQ
xvfsdYBtfZ3BFo3aits78A8WiXcIfe9kLuzriy5obsjHp6LSvhvM8H3FmozH4yMXstgskv7CDjDA
p4YmFt1S8CkgLlfVyi/a74/tUPAz8x5Xvx86O8gDpoRhTK7jTrS8IsdeQ2ZQPB1Fw0WDu6y9FiRo
ii7pmhXoIPaTC7hLC7sTVllWLi3OSjcWgrsp/hmD3VAb98Hkwv3ffJ/WIFoytxcM6vDjeE5VGzd5
dlgexOGzExeRUiY1zIgUrtVApCcGpzW46YGNBOwBV+Amqut+BKAUVg17kuf1ABA9+ZqjxRCMfwDP
NLKVBAMWsFN0yqpEBZAqW4gyWG7T/MvD1WGWa8h/kmJH97ktj/c5TROEwbH6euQvLNxoIX5QfN1N
6l97nLqKbTHmb+Oakh2oZTlilKCHVVYkXk0oir9KJRHgvzyd/GJs0td4J9vVp0xKorXxb7FTajz6
tBGWAWNNSgM60uDXsAMo2OmTT4gNI8fEg7BVC/4nLsWes2lEkYhIS1uK2CyDi1IdqaAxC+t4siDo
zVFJhbuV3GJ6IIJWB/Q+mEGgMwPD/YIRbfXC2cShO5TSTvoRr3smXyoDLbSKr8v703DY6/gfNn46
DKVS1+wZF0xc1BuaOi4CJ7vPdfrr7aNOBcAxZqhn2Mwk7w6q6waIZzD1+GT5gBUTxxtaV8ebV9S2
4K+xXIKvqhuKk8/Ufff8bEdlj1EW7nqcDOkhO4KEclQS15WBVEkNbA2doMM2qs2aGtxjqUn/IsQC
FnsUEgmoj8OtXXRtrWHXysxs7k8iDbU4Xt7/P+y1xIoKYN8O4t/8yvmpyK4n9+BqidW6IO+mZ4xS
Pxpl6QxCEn6pF09g3L9Gj4cD0JnSkanYCW5kFb7QVReG8zLwgoBdEmSFs325lzqKlMY7x8xEO4Dx
G0YXcdGalIgMuM8Qr+vOlQj/shMZPKOyEz91DIWoTZlO28nmH8f1si7yV+UzIKI3mPOB5+EiSPp6
8RLgHH1SR31s2NMQs53PUFQWGnmlG0sK49UN+O21PZneGgYlQRDabqmVWRhcp3AVAuMMbRD8PuX4
AsaID3IzzIGcHhNFN5AMigVN28GGTczwpnpAwixP5cCaBbbBwyWHehgzh00xALyPwBbHxOdX8AOi
Pp8jqEfwo3FDcArwShkAvvW2iSW8N+O/IDTL5AVsj4feFFRUw78ENiuVKDEvNnS68MePp43TEMDh
U/gcmxzWNENCKS/s3HfmtgGaeGrmr0YKPYRmqRzwfUwYzR++z/SvuNdk4s3OBef1PPuZ228DC0jw
Cc/gLI7WB+fAEzF4KC9pzjG1TI51rMDEV1OuLItyFHXgloZdKSb+gx9oPVCfPCrVog6dNjaAPKT0
fHBtcmNBNovz/yg9K+OD/vNRnbL6Q0CSoLzw9zuAm8aqbazVchGRDliTWA+VcCX0iYz3pJxy8w2B
4golLys/uW4zzHuKzg3mYS3lpus8diVgX0VVRXtRV9O/3HC6Hq2D8wRMfgE8iU38nnzcU7bLuTPP
e6k3iCBIpv5b4rKkHd79b0OEToqm78ZylJ1ssz1PDdsmtiVwYf24cZOdBHty5jb4kP8jSLRbT72F
zV9P/wahXL++FXdrtpxgSgo5VsOSsve/qch/5q4ohQkmb6VVq2UqShKRWQjihdVaORrwn3HpbyYL
W43Dw3HOnH+6N1VjIT1tiMhJJUqvgBmqFh3+NRaxNGHTsmxOYGmxpu+OTNcUjbGotmj5pYSnpHP1
0FqV9yTBv38oQmIKqLzCzi6AoEtCS5ovF2nZyWPQOrY7uqualOMCnBcDISZNC9QRQuDhpdYsR8po
L2mkcDsfI8m/EzRJewWaDbEW9ISxqMs1+J5lO9lArcBK4Xh3PdQBaVkdiNR//0tSt+ryQAHkU9c2
z54rbRM5ktsybWX69W6laStLySe7t1NZCYxFBnGvvgFgpQnvEO6vp6v31MOBWqMZk3DBvjgPy6rv
dpyvanB/7E8diFMlvPAGZsKQ0mq5PRFY2hIM7tOvnuAPuWt/++0cPK2ucJOtTmwTPYM0GM/yTuYd
YGmwhezRyJEUODU4idb+vD8OxoMnRqV4sYovsJXRGW0WEmukpudS/ZFUifyfOaWCYtEzjd5i94J2
b/T0Qvq24p+0WDtlo4UnocKt+/mRFflVxgh6vCYQYWmhTnGfUz8d7Ln7xVIgLSbtbjHpSkMnu/UK
fwxZmTXbIbOTau2nmgKESqKVX2T5DOmjs19rYdo+U+ztv7Ey72BxWs28t/HPX8XZw7fyXmbIp4U7
1NOdZ7jJWD8xLi7XTJ7QT2oeW2SiL85Pd5CKZUESPDs9tBPj1lrS2crYt67KvgZ5aiEgDzmCrL1R
LEAf2A+t9icIveyusdMdipMyPdbZSnPLN59GIgthjqbKGg5fBNjZt+fam60U/ivAYJgTrUuE6ZGP
vDlnmyGXVaRBcIgzsAd8FSVCRhC7xzl1LR1QPTsBSA+qRxCcHW6st//Ws903JAYb6W+AudtQPEsc
P1HeDjcrkCOisqyXM8RlXQizaJX1ak42VzmMnyjaz0ioXl2VcCM2YEKuKkx9nxg4vClPlJkd+/Fz
O8/csmfpMJLXqQgVT1wjgBfCQuoskCzgzJQcrto0N7ElIwgPXCvVGRbL+sRIsW2EvvTWhyxDB3+Q
r6yx7zrY0ByQJdYfsR0PZneQh6mGHagPqaC6EDII6ydJuhniJX/sQKQd5FKxXMIpfquPTJcAvi2h
V3gYpnTl7b57uPNk4vZInHoogqBEGfV84w40577wJAHwyPTSowqhhWUayL6hSdIN8Qc8EW+nYrUl
WQ1MrqYg8zOG7XgO97sMr47uce7XRc1wuYLd1ogUjFF5COicE9FLwv2c3EDVKBgRrcjfnQIxLbYA
slViELfKwtvCJOjuVCt+mC3QZtMHKTEOZ/BRZsv1cCCABNe/wB9bcuoybG5Gd097iCYunfWOpmN/
m2zVpIyrMMlGI+3fgs/SjGN1INuSaLtilj2qetRL5yvKDmoikEeJVe8LYP/GSBi0wI/SQOgzGvhL
HbNEz9QVTgPnjYtTywPwIRac8SHETpl71bCIiQhreTThG946pNAcS1NLKtXnz0o3oaQJWfbXShZJ
tJ4H/UhajJhxf4yrlNRZ3JpuNXZ3l0hgqfokbDdYcve3miNTVHp/41rS7Q7nPoGKcrts/HXCqCch
yb/CaGjsm8Gle98VcLh4+mT4eZXSrP4HiHCSZSELyvCFrZzTe7qGOwJZd2dULTRHRjKSIwJ2zMeU
jeUhds3Y2MDXd7eAKJPVcRNjFY8q4SeW+3aAeB1F1OJDTT7GEmXtcs9oKiI47AomytS20ayYF/Px
cDhGOm0snCderVT1K8iDo7wsZKwUlW0ZO0OoZiywzr4bSQeAWz8RYQfECN2b2Fjidcukkx2AE5M3
uZKjJRSbQwoKd8wS503IoTvenSdpU5wcJDbE2enoiOkHXuzrN7AYb1o41+vFXOiR8lufl6z1gGyB
Cz2EhMBe2kuYpbrAdbBf4WLn5hMt+lT/HLltSSxhi5A2gX06W/4SJVcpn4NacXfNbeKbT2sXqaG1
M0NVrybQGnCh7usy/ePVRqFzKAjQbIRst/uJJBp66A3VZ+UYOnMLondeWGhjADGPTob2XAT5EFn7
lTSAL0dSsN6Auy0lUcueBbN9H5ROXX8qQFPkVbw7Ct3uZ/5ZN1ILiIBc9bsJMHO7heMoqADn8SNR
d9UfNBt7VRJWxKerOuRDRfGzUVgpheiWxedwNYxqpkVD1F1IrpQ1SbKXXBIS6ZET9ul1aarRC/8e
c8TmlbJecdsj7JYZknPRMHmPQMvpFUgj7jmmSAZdPK6PusBzgIUgSRzSoj8yZNdSRhuWjkGmQTAl
T86dF5s1981wABeTzdrcmDPKqwpuB7jYJveV+KhPJZWsUXMcsi6vOffAxObT6+nNrupcvLlvv1gw
tfssPaBwcsUfzONPVFZkhJZuc3stj/HMuG0Yamo3OVeOV3yfPLohic4kVhzyS0IVO2UhZE0BJgTv
pRQ5r+V3JsIsmjg80BRUL+1IfJd/cK5v/t7H8dkIOWpTMzK45PVaUFcI/+Ufz5fT7HghuLOrz9VJ
hrOm6P4xANakKSvNK+t76H+fZ+bJW3qs4DlDtxGPVQfbHN7Y4ZzvpLhZeckCYeid24uQPqVX+Dj1
eU3L0R2ycoX6dZNyBy+R2sGwsEfiSw+0iSDMfmZ98h+Fs/lFpzry0dDhqlwFrAArTKMiXpiMCr/f
mtszDWlRYttMXzXZtMTXXJNwYFbI+MSzRltLknCJyJ1ugXhiCGcng1opCKNv18OOkLuYaMYxRqEi
dR3E1QWo6EWPNUkdmbPAE+qJRsBJOvC9Qmv/QFSy/V6bKdbnBHtSb0ANxnKUvlXJn/OfqUqh3Pzz
R6nA2mSiXgFqAgoax9otVgn+W+9odaTGIo6qDmnfyJs4j3c55nOh2Ctj74CeqIxioxTwEn7ut/8X
gqA2bejw/vpOkuboshU3TpP20PevZpQgx/5vIDbdHI039ncCmQQg/dtWPgxeFedqsavAcrjofkAs
vxO9u80pE9Uv+/O0fGFJf5AU3jn/2CIj5vU5CGPajxJBmmypy2dD33sfOqO0mbKyqoUK8OrCDCr4
E6uJcGMAS63Li8ZXDR8+Y7JVWOZbbsnZpS1I/TbxTwpX/ffPta/EoFL4hl0Mspw5Ea6ZIS5szVD1
rsfzh+sxuBt5vMduC/n8Af3Upr3LVhk2UB4kyvAsINhakp+CgY8n0xfuzTgHRnU/Y5XOXgzmzku+
XiA8+ImkJPBgrLm0v70+bNDGjqxqqt0xjBTLMxPu+XfoHPxJgocjMf1gASTH1EqP2qrb9yl5MiDV
GkXP85rRpCoz1qkr0eyh4Wg4XK5n5XSBvz7hpaVxqZ7ZnY+E3Xp2KL2sIaRVN/6/3qHP9ckzlsrE
fKbSxqDLnO+HLrGe4mDZmqZABMTZLIv6I3uUm7ApUsJXDrPV2CgbEbYEEU6naLAevjWwotIq4CKE
WaaQzGA+J0vXsIL2C1uAeu+qFWCrbqLH0RgAeVShiLPh3D+QRfrD5SiWE6IqdohhnRSoexpaWEWt
5Nc6MQo+rXHKfwsnZYdJFGDMADugWM31TgOFf3k8xC21ZCxHJWdfzSG56MRi0CZ6HUtpEGIVDAju
9N8ilMCJ0SFxQ0E5961ws/bMtpbBFr/Oq6OHqDH9NKcafL887tLXyZpmA9sbwz/ytH4z0QKkUuJ0
XsUa7PBCsfot0mFUcfD76AdqmXGPWtNTs0/b71HAT4tMCh7U/av0SwVHQeCUJ21KJ4HGjVbPBu26
JoUscoFAK9z5zSyMqPNDr+J7ri0yK5oMD30oYN9p8yyfMBiLZgYsiugKhg8t1SFF+5uofG1bTuC/
YrD9TJ2+oHYi4Ypapp6SswW38tj6PzcaM0MuQGW2BltP3FrnKrVpFXiIBKZYSPGXNDFWpkSkgl0K
64YtWuSgOhsUXap0EEpeSXTAGSbmkMgLwHZyuOJWSE695CfYhCOF/GYWGZySt73JkbGGe32FYpGP
e4Pt97JXSfw512AZZEd4FCORH625baVR7BW4y0wTC78uNCU/tsk+Qj2YlT8aQEnSb4cZ+oV44UZ/
nGQhaDAc9hxYcNe8aZwa0Deo0uEVCvXbJmUr+wzWxebFbhNDxhLaog0j/4LQwA16tv25UoyKKdyt
yXwvPJcJ7+9pkS6ebg6CnncB8wxOICcaHGMybmwYcihmsHQaGIwhiFd6IjxNsjMTlXOWRUeaRx9U
PmOF1c9FblbEK/37627M8SLRibxpZ7/1gNgpbG8b5+kXVPAwwgbxsENAVpEVZDhJIZ9NbpQ3u/gJ
n4kTkBIOzRYF4UYjL/mFGkmmXcJ847bWnQLMMkXWhVz1opQN7BVOd11Apodw+vMyZiwEgYEZJvIc
H2B0rYkPiP1YZ+k1L23wVfbiuH1XmxaWW9iVaLLvbjSejVq3/R8SD4sadb5+ws0GUuoBGoGPL69n
G019EDssetMSWxag07ByjNyxMhoE7hnXqsuSWh3vPn057nUJTOxiLYoz/4ihgh1Lv9BXdzWimtny
7yoYqtRdyrfRpQnR5vOFFdkUkKvpefRMvqd9z7Fa3CAdctaOued4glRoY15dHP91VUTx5PXmuvR8
9QXw+caqh0pQzBta3uP45RanIEqhqsIjj62+ufjv3pZzOsHr58Rt6Vp1Dm183WDOTi0k4hLvWQ7x
/chK8j/ffvl3cI7bbUpSMhy2MvtqZO0vcdNJJL0UxTSKB6G4tHZc5C+wdMzDJlSncrnV/sChXMuQ
IOVvNq6GdyodGPV3dIjHVRldpmIzCFW4ul3uGPMxsNdKFBBSjN0cBHp0SWteqhMick7x6fRLrOB9
c4Ebu94jve8YciA9ewzuiItF+9oLQycvAV9LIq6CXXm9mDSeQvqkvYg4yRHZchbU+W9tX258jI+5
/P9MTmcViGr34uWuLvV2zEKBNnIpXVrw9/uGcTy/1V5qcPWs6nTZmyEMLRLhnAp188nyZBv+qnV6
fatDfffsyyO+vFCwwOZcY7kUuljeqY15GqfgceP4F8UN0601shmwEuLQKzfshSNuroP4bsxLpu2k
LlIq/ys7Xp/GjovBfQGNOa/U1iS1uy2N/rHmq4iIgAo5yXSfh7yZ+dhR3syoBO0RLPM4qUzTGuhf
gajJociV+7oQCZC0dZQOHs+EIG8O898GbH4CFDFSafP3GLWhfpsK7oqJmq4vXM7igSP28nV+sXAU
9wJG9FeDf7KaVYBUXyR3rw6zISxaMabcP+cXbRV7eAdVdgNxaDQuztH4HnEo/VU6knKXCMkgvaSd
kuKEoilY6XPhHuudy/40NkYXQsWFs5dFaiQHhnHmbfd72HNe7tGl/MZtoexv0gKlt2Y5sj8yXSlz
rN9j1DZa1/JY9Zam0Xci4M82GrtVNch1CnUtd/Iy2Wti9Vsa8dV6W3k45qRS/x2ls4eAkQGRai/F
Fn5r8vuvcOxu2/bs9/WVl38+gR5xxnaQFnGm7oJ8MMJNf/Ns8euJVLmKimQU2a2dqFoD+XAL4Fm2
B2mJ7y1aBwVKKgSTWIGcyU98ZbWW/TZNY+XTfMCxR3xxJpRfmA5JEb+Makv7GDlXhZUfv/qJFURq
s3JfKNQhx4m+zNCAYBZOY8ZLEylxw80+wtmTx+82UmYsSO//waNHnA/1gz38lXmoHcjQnjhGti36
Od22pxC6mDxpvtD/UrZIaoe3OXHLRftJWqmFhXKfZLiFAk0VWlrS4P6UD+wuX6xY4RlTZa2JYggc
4btfRps9X5fmbTIHmFX7lzsvMi6N5Y4zSn5I48RgO5/VT4iE4AN3MN5auIm4m69ajSyD+oljmEtk
wQo5jzjplEkrQXqIiX16KJdaiv9GewXj/SGVSNm7jauSrFcU3fC6cgDehJWbV9NW58HAc4FceFrj
kGxBKOz1OFRmqbgvoZuASEraDvLQ6I6HO8WyYtHNr1Ydow51w7XfE48Roet/B2O1ywIIbJUYnIlu
hFbyu0y8+hSAZff3rXZcPADZ22x5plgfgkDiAv7msWL2MSbER0jkZafE2Bv+TzopOWEMhNGqoJOM
Wp3fq+9FxkYUVx+yVqFGxk0Ijo14ZiVejrK+DXLoJtC/x7jOeSWwIJd5XKV/xi8N5xLYDvmL4RkD
ZPhigq7QyC7fJX8m+Vyv3hRMFhoSB8AaHlV7ZrnP9quVvMushL84H8OWIRUILNk4GgiGr5Lb/nmI
9sUglmnvcZaOPYQCnw4OHjw0YMDOhPmIhQwcYdSclVcsS0DV9Hc5LxaX58uqwy8Fhdf6Jx+Sh3H2
NiV/DtvK8VhE+gyHMdvQqIRciMEeBZF1bFHsyki1paoNI2XdvIQdRBb0E+71wRD9zNyfvXBhekid
S9h3fjbptGBq4nDbxGqgEH4HEii1rvWCqxUyy6VCG+leyMZC3EWM1nvNYT/RGER0d0Lenq/I246N
mICssQtmkdGLO3K1NdhM/2/tg/DnBDdssmEKraF80FjwCVuqM4iwUCn1889uEC6H131Svq4CIya8
9CqT5BuCafQpmvjteaL8AqUU81GFncJcFb4WkuqznqNZvxhd6mcCP9K1cFMg67coOSmlVg25oeW3
lt0FrKrwy1pFmu1j7DaGoEFT6/xKViwqH//UjdelhjNFmJmwbRRVosb8Q0jBttpK0FlpEwlC4qGF
IeaNxzfc52HOL46yl9uGKW9U54yxhQRdHw8yJyBIQ3BPVWf5oqjYnXSrUarSwyQyNqpNgtNsdnVE
mEleIB/7sN3RSgRreQOpSIWc09ZRHlL6MtDDf9zp4eakUr4gkxEkmn6UgCgD5QFuXTHfnN81OqA8
K243ITJK+QC3KRwGm4rvJOU4eYOLl2eeKAlYYlh2/KoCVQdNVvgvWaQCqzgKyRr6F1UtEfg/6YFW
haRM7kGy4EvQRCQXA2tHYxbftmQYw4Mc4lAZMiQBcNl/3vbGv5zuAHjH50PUhyAYXzsvfeMr/+dY
qvGUakhJa8elJ6iXNn/C8Bximqbw553TFzb1HT1T7zzdaLYWOpu7eVA1TZz0CvXTYkWJmrw2cWd2
xaPwdWA6djg0/pHNmmL1eCTZu/XwUeT0zfOcq9X8pWwsZc/HVwsKBAHVKk8XxMb7RbIXlEEAZIsc
1zn8iBDLCduRoawIuF3F4xTXUFnAx6ARvJXYn4NuWykq7xCfycgk99sNQ58+qY+jCRSFPvt3MKZT
/s2Vp4kaGwolayZCuLOr6/0AP5sEnCE8iZG20o0ifLx75DX2HBxyPRBFh0l8MmLe5MTn/4eklolh
ShAp42xYCcFe80RRjO3SkuFvAKQg47DpE52POKUjxOqR1x6T24a2ahdh+jr5EkdIlSmPSijbbQ7S
MtPI8EdWVNruvMtEZ4yCKJlu2aaBBdqGzTo10U/tdF7rsdYFodTjTARSE2A+ndLdr/4Ii46qN+M3
Eqo8D0KdqfUW2Zq6dDUzOBJ0aRtJhupXw2YezjDFHCGf59G+jx6qoZumFHaquAtjhy0tglUgwAHd
3nJBzqMImqAW7sbppO/dlVRI5T95nTm/oTtE0B+l6E3/Kq/bPWMVvF+hfANq1mDne3ofVkQ/ZCLs
9Dz7prtdUvxOtfC0vb0X4VKHEQOtvP9gWl7NaDBA9zI5oqYdLbMs2QFBAYQ2KNYcU/nPqL2+BG9p
TabzakkOZphdPNKnRx1r4ETDWbGqbuIFrYAt9ydLV/ppWNiYnE8cEIKmltwekAhZFkuyscOgFhzU
5kwxqViRL/6RqhzaAUpXNXAYKzL/HnYVSibVnmIQhjNUINXQVSKkzoASQuv5VmkzMxH4KmA63o3o
dPNjVCv4r5cv9cydpvgp28LR0SVxpd5mmtve6/rkKmm1sfBmNSVjLwHdhilEIP3+ngVzLTaGoIbH
S5xW4sPuAtyTS68W58B6+rxYvq7dUlmMcrPaWBAma1YCMERMXcs25mb4NyKBU76kVn38WHoblxUw
lYCiZGo6ipePDvmEGZerbewrZUh4env/hn1HLOmfW3BiwmxVFcDaSBxZD1zq7e6Z6BBceaPhH/AS
aLu4i/Tq9S46AUZFbHR6ZiGXmiZ2gTO5y6L0IQoQoWzSdEwzOvLrqY02+aWFR66iweu9W60LyhzK
pV5XxOcceH9ZJOFYPK6Cec1AtlKxLeVkv0K8sbaAdQvjlKfKyyw8nukAr6sAo/HGBlRBJ3wUKnW4
r4cxbJ6r86BR0+yzk1nLbnXsD8NMw3JIulCmeDTZg18d5+HcCyBBvkE9Lli2BSi6k39u+FSIvdTI
4NQx0Z5GxfcwKA70qMdhNyjD2Eh+fkz+l3T/6AZCElhdfcoxHeTGH4zeSqIllh2jHfLi5NIxrYWK
wmXuGWUGTma3D2SnoCcrZoV3qELONElgbebDVyP8GuPfHQsGn5i1ww9es7bcKNfvn1PlZGOSZb/w
gY5rhmpiHGTZSLbOzcOI7w+o+ip8bhq4Yb37YEqx/WLmaeRYm5ByimG5lgm/wSDL2d00zAeacFLz
F5I4qUGOAfu1nUY2VaXnt22FVCcCuPQKy06XZKg8PFvMVc1m5iaCzPZyBWoh5JPaPl1GieC1kbc/
sGsKnm/RbFPeNxCQo0Ep94xFsAcnHQK8qwUIk5YkBLj9jWXL1m4HxLXAngq478LJMbp464/sKbPf
dAmIXHPS0xC3o6imUxnTK87h9xuvf8qDCj575Uj+PrlADlz1gbRyGAwn2Zzu8dKqG2hf8rb8rCMP
zbjCwKPj1PZwr/q8buDhAuss9S6m5kJ3ch99Pl92JIzEPyAZpmlYmaMHjAzOrkMgV9stoPuyxfQS
grirOIA3bPSwU3cfg+Y4+q61IwxPZlO3yKjo4k151puLnNc+LIpvpYFmPPfi70N7cO+SXUgqdt8U
v6poKtdyKdWCGm1Pa3fzLFv8m+MMXQXbQZtYZZpjEV+K4MW8NWdC67vTNaDlf3yQTmE5aAfi0PiP
5AVaC3plXOh3DEN6IQj61zOdSwUCVpDnp/aXXTp8+iacCDWc+Dt3WhnJ2mQnZRmt2lJDX4MBQ5ic
3A8J9dkyg7I0eB/aPw0YD+c58j2L6C1YbyX6lkNcOPbf1DdthUiNM1ZLp2p1hFOm7NrGUCKObxMW
1PM2Rf4n5hWsK/8ATm5/3pikV6J8aVNznhud62lxHVX8y2gNKFELqdXcBykM065nLPCW7JX9tqRL
6jwYlChnDRfFj+xYPn90vsVlhi2vSq+Bj+r3E9x6rxSA832gQFWAYzSDUEAyVs9X905Xzx9ofDm9
DuwlPJyfg7QG1atTZbgV6gBixYzlmTgoMpSBCV6KbbzXJcBaA2vzSHp1LZK/SQNhvYxLI/3nGZGK
EUPpkIt4RWg5xu0/P+liXHLtIk3Mp73hFSXCsYystKDtFZC2xuZl/yM1yACLfIgz3JvLAJtc1T1q
PCRFECmRS7jwY1qX+nU6z8ZOEKyjJPQZkf6Y8F0jBGuszy4Ua2xRCI9+uek8tPrX7eE4uOxj6JtN
dAqvSvoqY31rZmDZxLulMyVn5QsDXXssy4HBEQ8f7UyJ4/UFcUL3IPJrcCs4UV1yZA/DrwXTUtzN
IoIU/nx/d6AHyGNh2RqS9kfVK8tCSE6BlBctBNV10DnWcbG0QRFwVCR645XVkMqL+2USzoo0hyo9
Ll+J24+EpgQ6w2Hi2uH2vygsSdv4sMvfNHxgQySN+uoNRRElKnMllSTYyLECcZw8D4gRg3lSs3ql
5ftw0h5ggZs51RkEC/zBD5YTEzixR0EdDQvz6Xq1y7t/yI+dIXoJKFmWZXDQmGuYzE/bNJ75WSIk
HLdOj1ma2EWCg1pAJDcJdwf0Umwv024Tm6j9eJzcT1EsDl4dNO7cTXGbiuJ46Xten7VdedAknh6N
V3NcckEQ5MIbSny97kCudZB5K3KBZlHmooBPHgrwR0xaLXnQAI5vB/kldujiYiVKgxCvdCPwqe5L
7EzKTp9BWHL2G8T1xrQNpORK5BaP4+l/Z3i4nAf7kuTemyp/iEAJsnOCuH3zUbK6eV2S6H7D2lVu
9WXsV5f571dwGQBzl6L7DJc28PBqh6qRBuiJ0OCLYs4ed88Pz2rC1KCsO0GEvUVHGYGViJylSjaL
aqRytKx+k3um1vp99yQdUxqh58G8x6wfGJ06kJwZiQk881aBgHo56Xw3ixUwpa74lsDJHEM0lIwd
MOY50TJNXsCiZoUrc7F3poFWd132IcaE+ffxCkFK9YZj7qGf7Gi1HydTfjiMDEepMYYBfxw5kip7
40I9JZzM93rooDcfY7UCALCeoQ4K3wJmuwr6EopPoOih5+/Q83CZdyLZJzQhuX7wuwLx00uthv/o
wMLNVyOwUYIS7eh1xbJNcZR/DECoUzEFNvAY3WV/wNVLoIOUyh0Crm7Dp0yFPj2F7vJL3/KXgGZD
ovQDyZyZYaFunlHyW9iEXnKdfifCtt/7yX9QfHhlCkKnG5M0iUsRm2MlqWzUzGhj6WxO1N7ir/29
Kgzt7077gE4E63Ft14SBTFD/61c/kPaDbiLFygvO1o6763zO54lnXmcg8KhSRVAv9qKpeoRSqnex
JRRr1ihJt0MGCIqlxbaefdNkVi8Bwbg6uP6rADRAqfsjl1SoT6jsJYoIbY6qpHQwIHgWuHvkUEVN
YRQnLdpnLBuKJK+FegzUxdTARdeDVJgBB3Jb9Abza/EJNPvcpVr8JtEsfOMsHYT3UnJ1832VKYii
K3B+KPlT6/os7pS4TTeFBiHrV7AyM0gAbkdyegz112+O5r/Tv8sbcrTpN3ZTHywapLFAoLOK9JOu
VShtsm7q+OBbKTqVsz9pkMBv+m62NbCrcDS1zpUqmP2XvCpvzI+NBPulHGoD2p1y6pF9okkfAzVl
kOf9Oxa2iR06GcN1rsP1khKQlnGRZdcONhEl7dEFwexYb4nDUbLDC+hgoYMemN8lSBQqoRMkh8dZ
9D0PXve7ohyl3gZVCWb6bpLy0fvgHoBhx3pGwHDEASF2TqiER9JD7xy1g686oao59Tw3ukQwinZj
5AVUuGs2Thdq4ZAT5iItYoQPLoDEtyKD1AHZgRnZibQekUoPobpHfGqcuJXYreC+colpvz7CpKUQ
U2L7Lfz0kdIHDk6wJPqLZqcUTQgWCKpvIIT/ZvcMI/KxAckJvI8apllGoOza0OaX02Z0lSGYj8ou
ga89DDzGh/hTfjka7BlLIr28/9hW6F9rKAy6CpzicQMmHhhYoB7HHa5dC9qwzNPv+bA7p8o91suG
g4+LaP1KwFxiBX6E4laq4Oh8PbzWdy0GDZPi1bsZL+RRFa1JyDjNkC3stAFa/lcFK5B8ok5qtwbI
l93IwDsU61pjpsHDN9RVMwy7xN2Y9S1eXt/JZ5BxkGZBlqz4sfTXCEFIYgYdyxXxRSizmQIrxzJ7
ushbIiFDz3J8T8cGur8yqXjQmr78vUQitzZL1vovMUGs3pCSGoG97PBE+jdpa896CfQ5auRrHc8n
lBwVdBQrxj9mFD+PxMaynUtr8tvS5Wwfjxu1LV57415awToFWRBbbKnUa92sb+xxadEw8MnQBIuh
pSkC9ZU7hvzBZmROCfrTMchVp4aVLh1Us8uSDcezSiBezJ0Rl6eRytumRgT2UoGCRG21DeH8qW8n
2D3lkZwpu8HD9I4wDNJCo3F/M6tqkvIdM0mKGVublvmlkgTJMF9txGFTOX1OAgzBf+Ropomgronf
SYSttLXmbUzM6m7EFV5E4Gg1iH3llgZJeSxdjWnM6Dj7JamAorN8J602eRK8/FwsfjhKZoHplv8T
3sFumkayqrcaZWhJNEa0DK+NefQGlsJQmkHIrJNBSRP20OgRAzJ6vLTRfzCaGAA7XiUEwEhWe+Tv
EzZLgDACJL+01up3b71hfL2znOrkJwLpjQZPofUKkCugUvqrU2EKBs4ZLf2EhxSNdR3LDtcHhmGS
0rd9nL7pQRZtZ8PpuaEwNLShabk5ZZ+yb/Zl4FWuMXTAIcOmvfwPUOLpFp6fFP10oWRW3mLWkjm4
nU23lHoxvFH+otFQSPWfg8AOQO74krzcMBy0i2hR/5OOPOXcEHalGQhvQWLeIX70mMbeFauTj1nO
VS3eSqGycGQoVbNdRWsdCXgS9mRRr88mkE0pxarWl03w3D3mTiI0Anfd1D2lk1eZsSrbm3KM42kE
MDUA6iwuoLjdaf3XLsxqPYemfWUfPOfeMRGP6M3DnjL3Sk7JzVjp6VwuXRj7Dcvyb/9irLGk4J8v
UOyu2ELjSuGDiJLvY+p29VvRD6nxvqAipFKvcvqrcpAyxzyI6LsYdJ7/RlCWkibhFg+s88X+rYg5
MJY7heCohjBLjOpJCTkZ3Rd0kfYz6TTCtfwDwgjEqo9uIkMHO1XleCoXhcd9xZ3dnP2ePtCedPOP
ncFZFj1UkWWFZjfqtaet476wMv8m3XMiT0x8Drhxvtyx6JRZ44IyT+JlK+5q1Yg35Ge5Eyzj5ZMU
ifFH8bsFE4lpQ8M4shB+E4/OsUS+6xtNCNiRSPwPLcT1NRVKsa2KLWjx78wAp51xvbCzW7JcKLuc
5eCuvi2o0TfWb1DzEX0k+IeGIINY4GIOJyqTHkl3qls10BKQChR8B8rwiE5t3C1StETQXxndP7Cq
EmZLpCZPHjQVmD5qwhTf2mo9YYvAyDeNkzYxLw1BjulCUuWENSeDU1+lPx4+/8VDrLVkr35/nvHl
toYEwMi/NJbNg4X64o34il0AQ0oc3CTpKIWSyKXRlpNZtQTPImH4qIh8CvujeQ3Mn5b32tdRXZlF
O+vnHVb9LgN0gLmsXw/Mv523ipNSjQsoCo609zsUdFKBXqeUmQ5IAvWDozEazi78McSvAv+oYmzD
oKRiZ42IF9Ne5wbyTDB5rkR9zS1gVNRpeAqx8kp5K0WraJDc7j5Cp1H+NBrVQ0tSQ4M/TAt0hmX8
rP31kictwbSr23LH7lxa/Ra743FPRMlBhTdYU4qzge69TDfiCFnIL5WIs3I1lJ6wqo4137O3TBri
uUkwCQ9GepJuNZlOuwUpHLtBOyPrbSvRjuKgvPTHM2k+VWPYJpLAEW9AkSpRYS1syqrWw8Vmv/cU
nfz3r7iTZRXqCF8O80rY8LLeld5XLGJOCXOaIONJXSOwJlzt6AhfGogOlfELHE3d0hxkIvDUTmFV
joxHJw8AFksEYK0AU5N4JR1SG1boFwR261bQ7dAu1eTTZ5rAKGA4yLGEwAL8CY4zkxc5jZ7VkB6M
CiQrbmhv8d8Q88xEX+zBLCx8LtuoPtfdupRgQgeIwGAqmeJmVqgMe8CbxTdfC/1l70IOxowYbiCQ
cMGhZC9eDACy2uVFsO1hjqWg+aOu5I1+NsZqlqgUqgSHeDuavZRCrwgFmKN6JYF4cHWTIflQVXfh
82eB7U6Ay+1kx4d/0oWHPGZyFI5V2nwUT45QEuOTmcBMTQkOca2O12tttE70rdvttvj69UVD2B5D
zflvZwKg2iKlnd8Unpw57XbzGGr9FTAEvsX0G0BLzanZtFnhGPu6yeHlYz4Yx/eTbDVEN4Wl8Orn
0My9NGK7ZrVuGfm1HwlsECDPgD/5HGC0GkG/+/XWHQjCpesIbbLwdT5lclKWQRtONTJvn/YqP0X5
tVaIiJ+2HRzwhbJ7goEShygAZNR8AUJQSE8Dig0ph4K42MpxUA/gCLhQ9APkjKHMGgCpAV043Kld
BJ/534DagLb4/AoMPkxNCUy7EvYMTw08UT/Fe8nFWqe3XifBVPyWygzSQHWRqoKy+XqRCdxnW21/
7G2GfVqAUdsD0hY/kvF0+f/aIzTUe6+L/XfqG4zzjNawmGvUD7suq/tWGZrknfX8VzgIHautZbU/
Nh7cR6a8Cgew0OVD9NFxRcKI9l3cY39nmO0I37Dd8lSeaEN+g44kOrZMw2e6SMx/z2dcUkqxZQgO
JPnfMESLMhdHjEcJKGwXCg1R6JD54C9441CEgluZeY3TQ+svGYByJp1NeU0jzEJfsY3ULbYfBwIx
TDfzYf8W/pOWkPeDSexDkgThn4xJeeKQuDsgaSi8MkNOoRx2MAwn1GRHm5U9TF/IVX4cY6jsXmLg
2AXmUDrE+7Nsr9B64Cv6sAw2gtogai5bh4nqeniTtoV938ZptJqJBT+umMkIHxe5IoJ0/3Ebl2i+
oVN2AW+P0x18P2fKKQeOREjmkGexwMQALbVjm4mAakbKhxTEsLdjXo+vU7uP85cjYW5DN1KBCo5R
uqiB/sO2OtRSKqThtqewtfvJdWtmDHGTmzirIqUs1Zuo97vL3HjAXzhCQ06X315MgS7PoWMWsINM
RdW3J4wD1tKCBq7dS2ggkEWxbo+TyhhBrQEMmtrb/mlRd2CnfWYrnVyEYV/Da9XQIeG2gdaVMdOl
weVonXyxUjWYotM/AMmwfskiNbZDH2SZA9G76sKR2i9oxyUTrxQ6MvVG6H4g84LdDEl7MSNvoaV+
UKdrUBis6Vv5AQE/4PWHEAZLcPZGh8bpvouVNuX2aixOaw4ytWU7nIf5EhDxqtbtgDmPV229FXNo
Z/Nl4oxpGRyhkLD/RM98jpTVLrbzd2TB/aATGi17kUEd5eJo+bSNtdgaqsIcclJvZCTcseQCw2np
I3CvZdRg5jvoeGuQcYiUc62AUB/DtHOU7KAH7fWHMa+1/aHZNtrtCXPzRTVO2UW+zNFMuIreEf2/
IgJ4xxtq3LV/Fv5vdV+ui6q34od0q1Ucuv6cMVNxQHWiFQsQ9DehcLsIkrZKpU9/4p421xP8jQDf
zh+QPRAbE3dtfGZiHv0UcAZ+NL6zx0H7Nw4H2pI4PfddsyQQKMWSuv2TEsnKI+iWsgyx/rD4Z0sZ
UnMMlHB/DBT3kcjr6dQV8cKQgfzLSSJ76xTlOPZbfDwmzqsfQJ8jNDTxMuWovFo/AsT0XorduV9K
UAiVnSRDEEFZGcGoQAyQlN7yuvbtwdgpGtFI4DwmpQq6zV59ryiZOcR54rtu1DlDcn7JJUzyKS2f
LFS+B7M5ZCprMlY7xLk89LGqS+i9iWP+2YY5+Vh4hgIQu5+46svLAA5NvadJ5Yb0nuk7rGygFxWZ
s0XdkpLweiDQwOCuiF/Yuzrn91tUGmu2cXmT09cHw0ItB1+xLNWL2a3J7LZeskxFniu2YilcRSFf
yIE3c3Kwet0kFcB9QOFhDfPc/Qu+WglZlNpz+uLn7f481b+IzNjJJOpXQnivb99sgCp4w3G6S1XR
KN7UVjMt0M+J+LpW7B8GUiokXZHrZmLdSBRpQKs/Udk4Zq/7Jc9pIvp5uNJHr+7H3TfjY8m43vAh
jCxVHfCVg2rHaeaGTqGmkrpC9vz7IG/nuhy1d49ObK/JvVHNMAa9xmOrvCfhz9pPFDv4NtAK6InR
IrCvLVmHd7SljmbsN8Iqoff9vc+ICY+ifAyTCTvWWanbX+fRSn6A2ck0XaxSZP8at5sGzHNcJLxC
4FJFSWo5QkkHThwxshkI+BGb04JHtwvauhLw/lDhnOnOE147SG3at8/xXaCFNDIBo2G/vTofiv7+
i3Dfq6XDB0GZ3rO4SmshenWN/WGR9KPOreMvqHI91bnp/KGozKFH4WnQAvFxwsgAiCIJaHTZC6R4
0dn2esB94XezV0WQMgovn0AlAETicgKs1Mof1T1aWrqIM+VDyz3X1YYPiS4NdPH1xY3lP6Zb1LQk
R2o9zaWYqrY7EgC2W+qmXigu9D/+jpG45tf1rjozxjwmOPdyyhaZ1luVNaulv4PMftLmQV+ZQksY
W2rblCopqyzIlnhxp/2b1iyltW7h++obe/cYtoiNM6HK2+t7N2R0kvKp4bUfyDNfzCC0d9aBsxCA
/b/dvroTE2FcGfs+KUkGnvEc5YlpcEvcViqix/+GhNCFFwz7ae6opbTay2MtaRebcIje2+SlM4jK
zxef4iEysOoLL81//q2TnmxuLLUt6s/y/gscYmSUTuUC5mjm93akssGDGYkOh/hv5VowaXuEJY3o
jHadbqdfg7oth7T/UoZRhzNxcI6fVI1WWm3iddpmLR0TAKnb8B7KAXS2QUitcGhitG0qlXbTD4uf
/YR6zZT4N2Acrv9PBYy+I0bhO3hkWdvS/oEHfI0sR+zQtcUbufSGzMLHQm0zb4rhhBWebRvYYpEP
NE8NBz9qvtBT3iBnI5cuKw5p31lygXLAeimA/R22NkIoujByieh56UPQXigyonyaMrJno7s97EuB
IXrw8/e8sHhlxEp7Jg8BcJipom13xoJuSoXpVRLP7ydEQx5iC0M6jAnxycw1WI3VpZDMuiz9E/Dn
zcHdLyDcMVx6n4xrOgYcOejNrcu0GrnZvXd3pbjZtokxPi/Yf2lAtXPoq4v/PvEd05KIkko25f0K
sVpRkvYaT8sWS3FvO8n2zwON9pr/+cQu6vfwnryFc0SppDAqT1N5ucXCN9Ut7NUzLC6DZNJdgiVz
zTFxGU5up9Nx/g8QSwfWGtLa0/w0G9Vu76ACKZWSYoB4HXZ0xsjOfekV+vkF0oxE1InFdcHtMquD
p4khVkIdIF8c1/f15nqzF1rhFMSyv7wxflmtemYMq0N3hmmYggYILB+xLhcCrcbo+T4G2QTgo4ps
74KAEFEn5IgdgzbXuueuAzv+wmCuF5QOUdtzyJZgwtrV78fVtp8VBUob0KbQyTS2qtUcPTLzhJ1J
w/+n3CY9nytifr1TcTp2NAx7iasQhxWi04rm5hOwbKysjLPLR1xq3bQi6PbvaONIhJEum3Dolg9o
S52KQ6IJyRO7i8vtbU+B4RTQExqq4c33VTf/lp7yH+xvb+va6aZ3qjBSqa8b0Ah/znBtJeKnWcnX
BLiB99sGyPKQLpQbgIkjWsq23K/Q/xJAiwv87KDxTfgjSAJk6bakmUVoBeOMxbav/Gp3cfLVZNA0
6QBZ4h3LIAL9s4E+WLyJUYXjmYxM7gyjsmox4HsN0i08zFeSCeaeboFTeaTPjhOGfjA4HfO7L1y5
XC7xZ4JYQA/DICtLvLHWIaiNqXAXaH2HXUy3imHbQjbU07/LE/Q60xMgIzA/kNwIpSDnABEuyge+
zgSrsHO4Zjq7oTsrXTFfFNuwynnf5km+55ja6s2iix+fZTlPJEy6lvpzJbzaZGBUJKrrxKQXx3me
NP51QSZOKEsoaswjM/mIFogMGseQqOYPe4nSCoA1c7CgFxIr4R+jqcpNb5IBNZfjKmUaQQFiJkiA
NtETGy4rLYqRIfrfDJha650V1J1u5heeCgKpMzeB1pRb2mxRKXpZJ2khbYZCywjn1Nx6pNzJAMiX
yC0AxN10d0R3FX2AuLXdiqb5zarcis41LTCeHiUrmbFfaZyEeh6q5omaCKzWng3QsC2KZSjR0m7h
M5zo5z9VA7LdOXK+kh4DoLcR4Uv1T3Ej8aXts/tuE+qTThAzNpg/yq8qK3hAKc0QjCE7L2ZFfH+6
62GH6Tpw/2ydXN2tnyo7fRkZRUPBHRVIWhf8ZPWfRk18PPhf7v0V7yjqN4c5iKe/C08jNep6phAu
gFcZvwvWrjOXf6Dm7S9kX+LfhP5ZrETEeWR3ugbpPOktm8Y3xNIh387/rBgJ+lc5KQPbmgDImz5U
f01jnxS0FPnaqtzH+apvbyJiLYGMFJM1fJ9hQh6xG8Jywah3mshkricAmePtP3fmK0lBuFG/FAYx
77NARj1B5k2pYOS8Y1pY4KXf6eATR2XVjPYqfes5Y6ZuhtxkAhn+gG3ABFEePpp4OvxJQ1IAGHSs
y1sFHrD55lvv85+5SmXrNOqjZ8DTHpxy2/Ib6xQj5/goeFt5nzRKtjGG9L5zsTwdKHo4vVyqsn/x
ZqPUjoah7HQOmwwwcZ5Ftkg0GyylBPfSYJjJzSSOyqHQf02INUcAFYTlg7YSNa3xsJs3U+DVUCK3
hmue4xYpjnL8vTCfGRf/edXbSPs5e+ZrMeyc9aSiEqdYnTzh7PDbnZKpw0+WW6ZyNNaZOhTF+thM
A0lZlUEy8dncsCgkhEePsp2ypT9Ke1uzV9gKJAkMOm4CVAAIjYWDOzrnx3wM9W+XiY7AfmB+P9aH
gwXbvndIyUI5pa/gkd1ij7l2MSjvQsze19pUj9y5gZtlhi4PXpJ+m3gbxuzBkWDP7aQSjk5vJ0HD
JxS1xmfhLFIeMUF2p26XVvr1FRlCq+//QzQSDwSOxXaa2nQPbFPS+H81d3CG3fvaWWcb4rktMWoK
u0Nj8N95eefrOUByJofUEbhT8yiP5TcKKmDmqdzoo8vjRjR/hQNEeswZ6zFoWn+fanfH8HsgmBDM
paqJqIFMRq26LdFvZK7m2RhpvRA9GL2a4Rk32uiabnI4GpkKtYp/fCOHYlTjzegro1uw8eZ93dop
m6x3TfUDwgqe7YO2in8tRcvEJJBWm1TuiMEERioKZGyNC5B9pwoZ9TJUZXnG9jSLcKev/O5Gavqz
sQUyD/+BPKHZJh3i39NtMXy1wOuVH+dVnPeauCs5BGbkqbn2WivlCbrSof6X0DcANs+fWujT+10O
o7KFwgKrF6xWW4yEQ0uWW2c0CQeahE34C8CPm5tQLpdBxKxUJ4RoS4BAMm89Vm5FGQ+vziXPWGHt
J8iiQvlvrG+7EYbxQ/xip8S0tklJQU8zSlCsWwUxdrZ1E3dWHtJvYrw03RgXL1sqf2t6P/4L3zUj
8AVa6KlqwCW8KA5I3YDNpAPMdutbk607zGcOSm6GKx8yNFuTxGDu+xdJE4mPhwSa9c+XXtt9M1YD
5rEeRiYaAaQUMWXh+g/IKvr9slnMddGLZCdwfxfp/LLYC1upsptzkLngVlnyN8u2iJNdcbStUj1M
E8dcA2vXszKTe+hX6sKw0xXtsPTU0Kvpvq3Y/wNcTMKueOEpY4LyhElNUoF76f6HQHSrLp9flPsV
Wm03ikYEzO7PMrQMBCEY6fAs5/BxQoEWHW7NotbPUt9HygqYqr0MxhrbefltcljE5nV4PBIPnsoO
TPZu9zNN701afkcHeIPJydPD6D+BZKD6VUAIpbLQu3XbqdB0ObZwPySuc8u1dmBDALaTFnfXAjGB
80Xd0ODfBiB7m7/tKOtJeQY1bYVRBHHd0TfPDGwomLQ0pA+f/TqJjeIq8FZuJNtR029EarDtWyvO
hDGeujPqhF5I5qN4EfNQbxCMGPA4ZRoYaOQcmYWWdReVN7Ys3hWz/QyNFaHlAvqCRljlb6CEPTWI
kJMWF42ocbtpqdfDTx3vllZWtRGZVhK0Y/GqwEiS9CRU1DBvheIYVOAJk6Sw7po2enbr+lbxarMz
5jo0QvIYtLXTtE+sBFg8OA+VsxeFjiZ6JZL7Y8RekFwkIDmDwaZVeAM9RVkLU7fPXESebHqyFOo6
L4uwSdn4T2y0YGZzP6/sDMalTkiqLmoBLx9AY6eLs9HBa8b/tlhghBokUU1OPCfENTrS69i2fDNF
3IYbebedNpMwoUTcbMAiNzcFaWIiuq3+cqCX6Cwk9TqeiANHUAwG1dLWsN55jcACQQ1qBXNxkyP2
s5SEIZC6kewNHSset+WnUR9dXYuUWcXGQvT8QZ5a4Rl2dQNFVAHi8axhb0GwTZjng2oATruQtqyC
I1BtfUdNI/pOh15KQavBEN1pfz+bPeIwOZCKUdjxtbO6v207A4usykhuPv+ZFdGg4aIodym0+J2D
D0NusUrV5Em89wbLcWWsaDkv+ii10DSTp8G1kZ++2xso16UZIf0FaLqPdZuSuY4Dr/0jT4CUlUO3
rmdQWTAemTF44gFFTZxQPrGBwcPUh5LfGIcupUgPex3hw8F3UdJjje6xD92ahiyTbRBBbWW2bkZK
CAK/C1krsdi6zvqzaDS8StzV6Nxl2nthemtomoAljM3nbKsa2EpgUBzjfWtYQDGrTheBZ23YjNfE
r8syoahgQ7nalkPbKcFOk9s0kwbl52nRmePTs64NfNJ9D2zAU9TbwhXR47ym7jdRPkXG33CFqyHN
3Ct6njRbfulvvo+SBj0lJI4ZPNPrszOk8106eYaNRN0p+oJCGz1DLk0KwV+LCRT80HbW4w1DDFSr
XxfQ801xfrvEnsrk4FRgVE7N3wOP/h8EKvD9w0Jcu6Q1zPjjAJFeDhXxzlWlcGLJhzFSYa7o39Yb
fuUVlLrGB/Wukmf8zpOcnvcMq2Px4yOWwLegoXCfE5Gyd+oUQybaLGc7ZnPFmO8U2q19rJg7IqPJ
0CYj7VxAYSettZETTsddAJuHlXY3Y+S15OmGqu2SKIhWUkvG1bYhaTv9tdec77euHqd3SsW2cU3u
YcJ2g6FzPEuPeeYu7mYsV6KA8jmb7XBRTrIzJUB5z9WgQk5K8Yd4MZLLhzDEwJlGv4djzbm6g0Yb
/LuMSNQv2q+TOKG+OmNh2XBJKLwaGYmhaNe1BpYVNAkGjJZgWDEWlJtMDneMLvJh5LF6ekGZEcw/
O0xrH9P4KBUCKBTWrIbrJVQiZvdzpAH6OGggDPU9VQIXAXSHAya9bczXimnZljBy2XVAjQ+hxngs
QhtTBiassnjzQwCcmTp8gNaTPfeJPUJ18yJ5VWihRI1c5wm8kvmiQVHxeu3SN9zKfiV44hxh/Gbw
JS4pUzS8/CuW71Y7szkWbIpKipVs4FvWHq+JaUaCGre7Ja4bS+sFr24x6ffhHc2ykg2Bha2U21th
tDL7U8GxO0osHY4FukRrJzZ5f7L8U75NulyFz0ER77KJCpd+dak9iHXLuGETTGgk2sXBtTsNR72j
0ZqPqqT4dx5T0tvsNoondmJzr/+BVtHn8xX/WrR8Pnh7L+3qqkmBNQAkBV6FdjdgA42w4gyEr4Ki
+a6qHa6GBPyDFaPdPtSv+k/31+dpkCJNV6L24uVgJYkXzsDO7cYWZP+au1GQE/kFRRJos6HX6k5n
9Rl+u84tyxglLPi5g7AZ+NZQLKROvbTyseZNps4f+j3ljs01Pfyro7U5K9j+3MXcXuhDTKw++xGV
fCQWRZd3Wvkj4VsWT9v/z1FnpFeF9W1fBLxPNWlLawiXm8DizXRuBjWQzwFPT6j07i5uvHe1vWHx
4qfUIroNuAUV8ltMU5pND9VlnYHL5rOcZzcgfql6e0E91Y2ecPKem/0nciAVvwNWRxHQHGvb5coL
BuP/M3RjGpBDdC0rpkMYKRl8KGznIPr5FkRraIxemGA7JMehVS5169OMbUCuaFvbQzfQE98uNLsO
jw+w5zun9aIL/NYdE3do5GPi49mbb57/8mk+7Hn1QQe2SdnE2onx7FnHdthLHhhqHDsnDUWm29MQ
zAupzrc6OG8wb3jrDjHeDkJsoV2TsgY/Op0tF+Vznk75yRqOlNX+/3JXeVAzFVHF9T9tplDWFZ/p
tEhSQmuQYVUrsdRlapQm3rtVY1FJ1kIyxzoI6vU+jwqC+/v1niT31CFCCsXCSt+Gxdby2uyp5d2Q
iGu9H0hMC+54DLOGdJhbJXreLzvoEytiXGdvIric+pP8GNgH/6EgqIBL8CyFe/5FS1KYaFweWHLd
ud90w372ngMcPnMegNi16CiYnQImkxYPF56DoOtJCsTkKQla/94+G2LCcV2Q4D1azH2Mq39FW2rc
Yba/e2G27pIgnIJgEwVBNIzzypyTso4YcTHdwqEVhoWdmcDBd9Fb5S8Qvu2x4L91ZkVtPY2ZE+cd
6QGCWz15OiStI+uEhuu0nDLOJHcaeaGXTph2Fuo46m33A13xL95YfORq+hFwhsgfR/QXgsuGJhj1
XDIv/ZEKp2W7mSy9HrINVycKc6Qri1YaSPOS+e83p8mZxzRF1ExX7QfYleUyAjK+1Uvi4YNzEKQB
MMpCuH06KpelmEhAqVyz75OXfA4LlMWXjexOF1Z83uDHDhGcVVOj/tLP4C81sP5IGcH7sX9pWhmX
YAGkmRpRphsuelK7fe9V2rRcHcA3EM9JxVou7KU2UleStabXhbxvwxqRXfv5WUo0F/0Yn3734NhB
51JFRULalyCaJei4hQfpHWwm92d5Ex15p/nrwWvgs8+gc5J9TibuQvIs/pncgM2TB5ymyxVYWu8W
2tzQORgv21kxzCIkm5zpABvkVkCBiJSMe9xGCVhJiFglJhqtTzX/sxOtoTNC/Q6O7mfpTeEmoypU
pdW4C41U4wT3SmTEzfL3gyKeb17RH3nkn/adeSC6xtraYQCIlnAXQU+/+/F8oakqxM8llxlNy8zG
m2hH0glKdJdHova5twiYPkGLduksAe2YFgPjZhGp89WygBKCRbCm0KlCiLZlRQxPgly36taqHAkZ
AgDycvQG5DabTm9PTNQMD6oMIIyDEpQ9vjRrDgV1KYIRf1Jj6hEmRLKBVnNHAaxxYacbeCDwWJp+
4Ls57GZWY+87z7V702+19kEu6PxKWXhU3k3iLfSUGjn/QzTFaPEheuVZ9//IKuG31qDGmiazXm6j
l2Vmrf4aQMubd0E2rNLyelLGhxuL/iu4YY07Z62OlFxE0BbO5cL3w3M+AtA+OJVDHJrBhZvkvbsE
xEAB2OS9vfdvLpRvjzEgVWtxm3/N60ScMR43ItsfvXONN8aIAe6BMr4yVHpj2buwOgUXhhxKCZRN
Z4lTWl2qK0+yUoROZZnXZvXLk92+COp3Um+YX0G8TzRqlcYkeXRYa9s04vZC9ORCXgIgzrOT+PCC
+i59aKJAAwo7piorpNtPAD2k5OHkEC40cIyoNvUE0APsRSnA7usxtGc+fAlWLULcckL4YUFLF+M4
3O+2hP/tXwbkEq1dC7AGpt1pAUcpmZvX0q03v5LkM+ktmShWrdRDXg9sVDqw2ZvHmdk81ecS+l4g
KDZENiAG5del7APDqcnPnymSoPE+zKm29yZslUBENZ3ZwBLqA8wt1IBdNMtBvOJ3av9IDVimGkAy
hnC6XZtMmNUIjHaXak4d2bpFyq81owbn7eftm+WbdRGSCe76Iu4fYQux9OxS9OzRA9zbnllLPuU5
ji2IkpggkB3lXIczeB/CHTgXGIW8aLYDwB9/GDv0YwmohCl9dBTzEMegWNL3lhq0NEBnWPgh1IKd
34DZqfPWeK+QwO3Ml6R0kC/Gz6X7WtPu0kqI0Kgv5WzM6Fh4p2qnczTM/Wix1Aw2sIQsAcjcbg0y
bUYik39mMnOCtpCqPOXtAHBV0XV2YJBZuE64UK5N3gyUBIETX89Z4h5/EwxuPdkigpEjwRXQcRg1
MbTfVeW31UivvfogAcSNa4PtH5Hb9ujqPEYT0WdJvGufakJzKlD+tFbRQaa3lOHutKO4dcylcW0H
3a7cx1bxYB6GLZspMRlOemp/SULqoTjDzIyWemum0ENShwTz/WACa8AVJc85shWAt+mvhlfAGZta
lNOeq+Hw253v9VPJuxnFWPz1X6WqbEnNGcE29oJB65y50xv5wh7SUp0zeNvkpRjBlpMBVZHeWNvN
YOww+ClRMQNvAhXPAM5OxxiDv1GB7LATBzMl9KooKL3I+H28g2b3HYJDpGrIoTySFmq8P3QSfj0q
993ZHsKvPo2/bipQTKA3wVqkUkmiTZUn8QLl1sijFg52m+y7QpY5nXvqST6g+AEWAq/C+96OzFlb
OyS1wNsnCyCzkYDQlFD+/mSl/g0++TCUe3/B8bfHrQiBLY5HPSAXqIEKlLyK5vCbFnuJzsgmXO4h
TStDWaB5GUtGJkaDR1YT7rK4tA8DHJZON7EUg+t+oFIHY/OV9VZpAaRyWWhJmdvjB3acnFm/Unj9
osR/cEiZ/cGnF7zH6fXnix8OCr20hMrNGxvSCS3xyADzd0UFawNcspVqYe2DlT0J/pZaNBJBjfEu
gtbzCJWTOG2NEIpCSOQ+Gbbqt/uerehkOq93UW7zmdDrC6T2dKfwXtAnXkPkSJSaS+CspBXhNr7C
+d7UouNtTgJSUQD8gfJvMfc5jIZYLgKv4y8JJZTbuKYjafzWrKX3PMKYkVrhzbNi2y46ejmET6WY
QOvIU5nm5qRLVwsBgvvKC1oh1C69MGRSzcKoM10i1Mi2iqLxAq/HZR5AOB1yVmWsVZ3RLefD1R4R
px9gqObaSoXi2Iih5zKvdgdpCQ8vTAuOdmAvs6gYVk3zeFOV3zkvdoY3BwQmSqvte7b+kAi8qGk0
pBC+5Vk/xWyGMnCK31aTRWc6xmXyyKyPlkB4sYpifIlCuVXpdddTwdQvtGThcTgo15QSiLiUbFxw
i5+fqrpQ+aDFvqyGgGrqdzRnbY+73aun2Gc5eeidlKCxmxkzlhJFy42m85IcpzeEpqcBXSkaaJ0p
ol5mNXnOO1cwzPx3BjcL0k32KkX11XEACXw2jPVWlRkmBTXt9iNMGndPECoVf9SdPD6OExgDDaX4
RpFX9TFbaCIoVnc4MBFobrmn/OC+1Jv26PJAwFHimaxeJAWr0f1RmRE6INYCkTS8qD9jJsbrcJdN
oa7rA48BtM2wLAI2C5AfwYXC4TuGxjiq54Wg1+1zdNbP2uSUytMCi7Z1FX+v4Ui8kOc/84bc8nkI
mn5dH521pmr8O9tIMICoOduikojYOQdRo9MNWMmoBN1j4mTdm1QPmboWRHe3WxV6xdZzNCjXzQUN
2PlZ1023GxPcYOf55RBi1uHgE+Ao8TmVMl6fUzBK2QeYEJsE0GL1gYK6zwOvsunpOa0kL1CvSETV
HCP1Adq/zvmZUPRaBEIgPJAXD6XGnFXVsKFUv7Sts7zFiqMEyBjH1gDxEBtldvkMMJlWrfjKBS3v
i0ZWcEfpdnAmMeB8UaL6TVbONxn6eNLa1aYOIFSwXb1Q+fRq/kEb5khHAiRVacAw95j7jE5w7Ure
1YmEcghXRke3EwJ8+Hn79M4PGhhbUfKajmYYApcrbWARoN54/3PDVlS3J10FGOH6UULFKqokB9RE
e9iarcPRCBi0LZp3mm0dxUuvinijPz1OAMPKrGWoRtdvu+HwXZvNkiahsOioXnYjHkKxPmXB3/GX
sQMrsthHlcKg8dVV8Fm4zh8bwpw5StDtSB8QkoKLVW7k0C9kYIWsXXBpyimse7rG72lnjtO1/bB1
eGDqJuF95WwyEguFhBmFxExU24dACydOEAUj8pTesMbC1bH1ollLjKShpbuFesKtGVjXGoXp6e4B
oT2nrsLcJrFjirXqk8XrOj5HuQHf5uyEGxd/JbKYf+c1I63/GrdtzUSIRc3ytVZBXVrzoL2xB8Ha
lzi34R4Ef0GZ6fFWUvFZiyYbZS+3u7RrSHxv6Zzt7N2SQM9Xl2v35bw9POBaAi/O7VORpmFli9vE
v0avKL4rUg3O5eBJGqTBJqbYArPF2+QBQ8KE+Q9cdJpgLFIrJST5cHW8M6kGcOTXsXkdOF6kb2IN
F8XnL2uYcL7XI72LJa6O3oI2hpRsU5XtJwBsnxpHzGFrSIwnwkQz+YuCH68wL9JU316I4BFW3wnJ
3xiW0CGjosptU1X08MpPdtqw9Yg1nA4JDG+2IUgA8Cz7eLI4nBKK3o6tQowkHo4vmeSDRLPapAEk
oQPyr3wbWZ2FyEtaJmdfpp7965vd+0AlZD9AUoljXDC8TeGa4dO4kwerkGtQmam9vD6v382UbRk3
zwft/tQoSO2PjxIi0cA62c/z7qNJ7lv/YyU/CpeFbW6WtCX3zV0S0e7vDUODH3incKo7Ec5nnYYm
GnwOQjkMnINzwBmmHfD0D5m3AAXC9fn+0Z4+rST+tU6YWYZxOvJkReVcz5+48etIqyL5XjeYDRpZ
V5EMnRqs0VK1Fo+dZq/p17ljocrJb879R1/A9TYOgRgXvwqwC6bKd7T681Isr8iAFT4P7n2qt8Rj
n+rsXj9wp8OYa74fUSTfFnKLQ4PuEOvEPSdHmXvfaGtd9NC0VzfFCYRSmSzh8gVOi/xsjW+6oPh5
Oir+0y/p1BRRNIU9aO/jEsgt7F6BmIXYFGdExxG7uBBKkJRCIXudLGbwM4cgvg+mbZDfeUxjbZ49
ojg9nwtFEjF7iiG1SKplQ0t8hlZFWn/Rw57THQCOzkHkBLSpZDkxADR8zvXHrzePFN8kHcF4XXv4
lW6ixcvLzjNxpfNwyH5vMUGZ1+WTZqyFMLA+Oy6ztUcX2oZFuNn+ICfrr9oPm+m+ulfwq0HbeGxf
x4eqTrG74XS6mbNelIoias8fCKZe14waPlJDrGB2AevE6rc9HM32T3/INGKv3UYBXiyGXRFezQiW
xc+8wjLGuLCfrRElb7L2Q0r5Gl/YqNoxPRXkrPFnCZJQfyQcq3YbXInBITPW0j1dtixQVTFF0pax
aMD6/u9DdnmjCxVOCA1w/YiGhsNmxYNLkJkDDrD+AeYG0J/+K5DTkiyb/OJLjr3UZnyin9QoLTWO
i4oumJCfQtmCS09G8GTkkLepfOMjLwoDnhvux+ISl5fAIclLmXoGmde2kspgDrXCDgNYGp0kVIZm
we96j5S90fDWILPzTxujwQdpN8QCqogeyhlNA5CrVqQGtOJZdCVAfPr1B+hNZ/ZJFA/x2Z2yWMMM
A6XjxZWNraTP9js8c9xNBI2xTWe8YrLRnY7/rzI14BhfjrpAhoOfzlQ/Vg9V1BZhJZIn95mi+Ycn
tFF/YEGuHoVCf88mpnqQnzlupGtl3htn13Voyk+9S0fyNtcu8sUxWAVDzTEl+pF4Acb8nLp9roZc
j20wMm6/wwa2MIQFALCMZRAIWvwuPJG7Ie9IAvmkaXgbOmli7ExZTWoWH6ctHE8Npj0ltZh6z9wC
5daDov6yP4qO20IrSBrvjgIgI0NXEZHr4acEF05IcCaNnDUbj7MhacYfIhP3ucU3sThUTzBq27iL
GcPXTFb543vxHbulPiMTPgN8oFag1XZq71RG84u9dzA35DfAWdX5ipiprieBI6Zm+dzKrRhmAL46
2zTxsNP9g5s9D+Szs4i02p4cF9hvC+yR47z8pQdyiZ3PbWvlBDMYF1xyBevl26iXwjvvJpzbybQ3
ZPRuKRERIU0+97hXg07zTLkkROdrFH2w6zjO8Rc8RfaaSJIelOzpNn3ulm3dhFdF7V8H9Ez7sM2G
fwEhWij4SgvB1ns/yeF6Tp6t5+B8P43q1YzQK6cv538LFtqA7LXkxMk+DzHlQ7DhX28AmU3xQbu8
JxR41hr4vY5H2CRjQ1lmL/OAbiV+zuCVRUKBp9szL6HpN5qHMfIZ7o3GCJYx8zpGzA5G3MCKoUhq
FYmjuJGrc1oDhnKOaW9TgmHefxoaJcOO0YD4UYX0QDuimG1z5YclrqmDD2SxAKYyh9H9ahBh26Qz
szeN81bss2ZhRhjKaJnWBwJhPcj9kZx0prGkbgzvDR8OeecXYaxYCBRs/aBimvFXQDtr9FxgOjkc
HgPSy6Wo7+X1r2B9OJWzAkgvaR96vwjQpGON3hZfqb4VPYAlAmEU4PHP7rRrRSmdSvetqbTAnIhW
Xdv+6YokuN57UpIIcSWh+J/KEb3TSjAvh0J3c4MvtyxzhTx2C4sj1iJ9z6IiTwTz5mN87o073QeN
Wv4ksYCWuEQi4MnesBc46NiMZNPG8bCeJ/4Qr/EXyJbK3QrdW8rmlLtKhK3PXh8qvBz9HqlpGVaB
R/czqM1wTiL+SAi7UXZ1PVjFsFtFWKx5TDSAkv8CiApxSdExfl+CEcUpsUviz3x9RissMS6l8CO/
aoRCkH6Yq7fK5kW51BaPxc90UCImndb4uX0UbbvVi7EX04HNgn/bu9TpwaQ83cyuw2d2tY5SqmSU
k5leMOpDvGS5qNVsSup5RM/Pqskx7FdqmvlrRX6/cRBHrKcbOnUhFnQX2BYrYqgAhwPMXjUQTTeY
KOmZdCJHjvorgu0pGFrbQXIhNos0LeC1C9cgxmxcjsYvqhWh9Jq9P/d31c+ag1nerdr2UguCBBC4
K3WeBOIK1OHY8JOt9h1pi6zhZTSpbQPYYTSej3qpXFQ/HHRLEPg/nczEg3h5PKsMyCJKIKeVarXm
5y8B5/Yh0BTpiMhxGj0fJPvqo7/Mossb7X5j2N3OGu9cf4TYMIEEbMiPsoDtWLf5DhTkqDH9aJ2D
QAzAFNfdcUflErkxtwuxGKXQmdpFMWMcWoJDss96CtUCDE70IHz488F2FDORAAO3Vx7dMj7DJVZV
6m43qZ5WNGab3hn1ObakA58B7EH2N8KzssqLn5rlvNgABdXzQim0UE39E7H66nXHnhWGJhhBwrk0
fLcrozCMp6JW0ZVcaVFX4H5W59D/T31f6Zr+jUzIjXKmAC4P12qL4ZjvN/haP+Ardhfe3oE6j3SO
4R9dEksNhs0D/UVdEndHXKEBPuMZ3jHF7CbV0RMsZD/bhrOp/8keptBYVBltcAolC1yqtVOxj2J5
j55LztVzPp8N5dAUIESmzCkRvT4CV754xb8mfCI8+F8UrCML151SuyEfzGoOtuwJgAGgGDk+N+sP
I0nw4n8DkGBDE4o7fV4rDI9s6c89YL8vfG7s5PblnZiqVuVNIcGT7c8Ylraw+KgdDM7Ds0Nb6gUh
aKDvXM+PFM5Li2iNZhbe4qaUd4aZa+K0eoRlHtXPWekHPrD0fbtId1jFJJbNfuioUkpwIMOZa0Zl
4xND/y8WdcPZb9Cc0IhVA+9cBQEbywwpuHVKlaWCpc0sP2spJNjNvA2RN+v7I6iZOzmtkw2ziaPW
dTxjpB9qljsMq9LR7akKD4l4lcBc57aR6I/nuUA3qZ76tPHqInFt+0cwNEma4zsrqjNX/7tshkt9
kkVuOYd+4RaUFbpkekqL6tocCJxZhv0nB/xs+CofqRywoB0leg/T5CixC+/D74WasoozXqBjQui+
yr1hJ1Fk84cYuAEPcASMYWOLJdJY9GbqKO0MCxvgJaXA4SzsSdkJ5s8Q9HNQGtgb1FsGtdN440zi
zK8Y9rQPr2jZqTxPFMsogH6lMaNY6qrO2fqn2orXG15509aKoJj+Z80EVfWwy43Ws1gh/DCdG7lH
l6IvZsJ06QGjBZ37o7VW+GvYiRP6fSR1OtofqikeGjhV19PjWvGHUmKMG42vPaYjury4sIoMzZbZ
6JZxpMgU5OZwmBoG1QDUTJlZn4GrhcuAkNo5B76f6rGPj1LvNM6D3BLx4RPBLwrUjkGv8Aznu6Td
hPoBytIrSqX168HO0FOPH7pg5JmakRW2z4qtgCQu0ue+c1C4Lz310QL+jkQ5VT3wXqt/EDr+z7xh
00v2QJQ5QrCCuo2+IyXuu51DyMs7JJAHVkysKOLjzypsdtba8VhLlbWKGqdPC9XidB+ABidAIcew
f2ylMmYYcJ75rJf+nCMqu8lZroUj2/LNIXz8wcSh7l89u1VP86d00SgwHSUI0QL77pyI7r564ToA
W6QyIxFOKLreor35UxRBNxUEJPKgkntE6dGRE4+yCuok7cvTmQ/n7wN0oKMmzzG8djqerECrNw83
V6vG5AumMOopXcaNswKnWwa8hwgxLQrNhrJ55hzjRbYqPgHKbH03D9Zb8wD4a68oS8Ouxk5ePc8d
L49nWARR+1mFq4bshy8LUWp2L5dUwl9kjOIVHhZ0IlFtNnsJ6zjcJHw1vMz5xHvPXkQpZctqlToA
ggQ8pkmRHsgmPnd2l2echiCKMUJEc9U2FZddTNBSfFSos76TiCIJTHTbPQayb3U9UDqSYZlTzPnu
nfsjjK/GozgfCgEGUIra7pmGYzTXSFIXS9+8W8mNve1joSj/wVs3tn12zvtkvgCw+ZJO8jmIsBaa
zDczNFadsYYOSu8z0WUwt+et6uaHJ7jBt7/N1rNdpKe8+VUZ8FIBbKsrYxgARnWryg8g3oozEgZN
FpJBTky+jJ9JLq9a8BrZHr0Wcofh1wkRbW5u96IS5ilZJDPvPXzOTRZ/3eeGgXpdtgkAUi2ctCSP
n/InaXqoGUwcIjevLyEdHPOlGPX9utAMDMp0/HZl6ncLlms6ZwWMxVeTsekY1g2o2TSKEBExu0hY
apzplAtfGh+1BcLZjl3Zgiwc4cnhoP/IAW6QefHVWnTr+bjveBzyGTNRFmjUPx8wRvbhFgkGcszd
hRicIW8y960pgOlovk2/vJC2y+uwYUwENJXKtsVrZyKuhuO2bNmjMf3PoHlon8ZdJpeDVIbWqvFP
Ky+PL4mr4x2KbAYl0/8AZley+91Tbuz3CPykcq9P8dE9ZLofS3Yugncp1X7AsQwfVzu8eg0uo45y
zG3d82sxCgv10rqd1+baQbWEL1Ib6tMyEl0GRLdmmTkDhzXx5kWIGsdk4CvZ23QGUJldpGU87cCv
Tg+4X2DRUfAZr/8CxnBNsEGkOavNdJha+bIo269/49CcwYXy+x/ruVknwrJe7jsWv1Kyun4s6fdy
eNR7UP8TQVHAeiSbL7/jQjTvFXu326RNsCza0DKfC58JKUvetE8c/Tgukh2qcElQu8ncGrm0DL2O
0IoiRufanxUxwIXuHWHVZ99iCTRLY5+JoJAn15+y+ZCT9BRVteODpw18Hk/kkGrTlGYnihqFTuhp
LbPI4yMgpHTXEflvBUAsEmI81oPTATPpoEV795OmH2hWtPs05P8ud2GmIv9NpZEgjcKHvZszb/XM
1rsUQlmuSkXlKCTV635CsX0+MMHy/SKs0MSAoNGVzq2Gp1K8a61Uh20N71SLE3l9pFq/TmWFvy0/
DNUEmpa7Tn1WyG/NIPahQgKq6LS4otl/CfMSAbrSr6achwFeOgInLTNGDNI2MyU1iYcohYGF4EI+
VIliN96IH3JM/3bgyUmLm0O4BfZD0Jc9m47ufTeh4JNGvtFcTBuvSaF42aXrdJ+4R0arTvb3E0ia
umpvti/si3mVehC3guNRhvb0u4NI2IbE/QcQb7f8I0G5GTTFmHcAqxrDVxD4Zbo4LBEYuz65k8RL
K3YlzZKEBwZD8CHzyx0QmN/0YWf27pqJuEFiCW85VHJXLYsuyqlIvcsAn8OpGaXHyprjxyP54Fsn
BpyikKfh+M+kBqpS//U73zpIqkoKmpLisc8BXiG+4vEmyaNbLzLFv+haUDVXgDR/JnPifLmH+3WM
q0G6/jrSF7vmXjAyhbw/oN39/Ql3vdU+SUnygeeb7gT4p3COP6r4d58xDP8aU9pfp1BVSmgL3zDR
4RzDIsp8Cuc3HDoKB/LoMIu6ARk+3fuAMRRxSmtx7L1lToUWxVCto1+yAMa4egzZQJ7b76AFRsvS
TYM7lH6uKgDDNrBqiDla0j3I0FZqDcljZcnw6DvVv4q5nnNbaRHAsHfSBMFRdo8m6Eje5ngq/PAM
CRRfEkPcZi4joA1Etw6fqn1CqNuVwi23rN8U0WLNA2ZYmvN/CVNBPaCKUpmIjXV1qoneScoxijqj
c/AwaXdgIa835aMIsM0sbI1omTM4Ml86BuqPcu2CqXDAvpX4KZGVPPHruwiZptfuEDfvTh66RVCv
aVioelh2RjZE9vd98YE9ZejBSWgyDVJWwKW+rrWe866S+XgsxKlbOeMh14N7HDonC601om+p6RYI
WTMSsKpLj94/Qhldz4TvrXAvu6hQWrq4dBnkDbDL90u9V6+/NNl0bJQuNT+Ycdwm/b1A4p+d/LTq
Jea6TSVGoxniNdQN+2Lazpnp9cFX3spPF2AOSyBOGa2xPkQKwOQvhYj0hKmTVxY7eC36K6zxzhbG
fGmk59JZfQLiGkRlhg1jJH5/ZHgSBTYhi+4uAuKt7K4Ey94+RUixdiKAvoTdG00/NjqUjK4f50di
AjRW9FwcLqUTNVx4E+QouYOMEcXxn5AyBDAW++mDy8F7S1LRUxClomemj3SnLynqJn0pt+fiYHSx
w5oxGapqglzh2atXnc4+8drHdb9Nso19+uE3ZphiyImgvVjyJjZ3zYd85nN7OPMeDUvrdXNCSSHX
ao2CoWsN2lovO11HQHYqqnuUxSA0NAPI9r3t8HgPvRs9CG4UZMuS5d1gooD7XK4PdiYiCHdNd/v6
9g/OhRWjUxMISkHZVcTXQqHr9TSHYSzT1fg7DuwyIG/umx0OzuE19rJKzrNxmSOnVMntEx+nxX6G
vlemg5E0R6bgXrETs3OMqW+1VwhpjsWqWITdiNnlX1BwTJl3qpQHt0WOSlvlRx6QzHj/5bXIk3OY
St9XqR2alETPdg4uaG6pVpf2nwVTCZxGcQj0yZNXTUsjQF4qzW/yTMo7zNfsx+xdcO7QLptJfUe2
V4cCzl5WOELjKjLzyOpzH3Pto+NsoG08AWcn1QAea+jFsCGaFLiLY8YCYlh5VFtRnnhBtZB+ATOy
UTvPvG31+ErwMIxZYiUpXk9+tJNJD6MrzqAgFqMbPJha5Zr79EWFyr+WVe+/rxo4uZO2Tf/iygdZ
iojbNvEbxvn7l4JP6XUgVX9UF8bx/O1UDCvxGnlcANOJkwDShq0cu5AR/MQy8x3NuAK2d9HRwGJm
YE1nKMQ+J9p+x5nHxzh+QSV3ZQJJZbuM6ldM3XC1L2RXbSC7fQ0exyuWsgh6fmG8Af+dCwRHMQtU
dHC1VXveU6JXhifyv2CEMzmsrhh+oMNEbqIm3p280ofZx/qS1MX3zE2XUdEM9iDSV8FZP85O57Rc
wvefoWlfkTNcc5csgkzvpQ/znC9WvrKx2Svt8c19s0Agz4nlQVCB/6Xszi4zs4+/FhJZ/vOQYtZY
B4iY4mdglfp8gsfhhuQ+aIqg6Rk7LKXSTlU9/CQshpAbGP2LofP5EtbF9R5t9OhYRv7D4/6JWltq
1gB0fyeD8RMVMq305Oc14piQexrtCPkntzpVcsJGGtCV0nB+WI2iPFgu1wZeqC1eI+W77+WewYng
e1zL6hGEnMicj6uyTWpsMixXRre4Poov8KUk8GwWcvtT5u7sLlSBeO/nwukuSyrqFXrn6wpH4mdD
+xVNfud6I7BG63ywgvu+F5B2c7GFz4z0oV0gA4PMDtIT0x3puDqYqmsglOzjgEaMB/385W1RPF0g
vVxAPLGvhr7A2xXcOTD3BrNHVDav/b2vDGLqYJAwJUQWSvuybHTK6hMEDWAZ12HqgrqRHcKxpruC
2qUgpprQ8b++wzrAqFIWtWPdLsBypOlaFFmeBxxfvqechp2ssx/RcWGwWIABBrfhM0Ux7aCrfh0L
ZD63F2n5296h24LwKt6a5xysNyskrNPdBLvMF6yJHR/9NO1dZ3MLTrqReBaicMDs8a5oUg5s4Tfa
h4aJJFbDqC5rMBluliT67WdKHYBJA/o6y0/a709KKdwMO7lUhzgC1PE8gkrXGZQoE+xdM1KTe3oi
Cvircpz6sCDJ5dIeB9585kVo/23KZK0v4XGczXde5hs86mi0ItkWZ3e2Ew9x57H77Of0SkylX8aQ
MwyZNPtiP2IjAJnGmUPhJHA9v1DwUemfh1RPee3vJmChEYef5RPaAchR1QoRWzI+P/2Azc/WBlVt
8W+TWQ/+tr4fmvrm8Yob863kOh3NVX3dpUt8Dc7YzKTYd9bGHD4moq/vxJ2eGLwKcTItMCgkXwxK
uPSkv0s3y8BNbJxcJKYZZjdKLkloZtGuFEwgCLsqZZN9H5Uk4E5KvQC9S2Enxb80WByTgG5MzwrC
q5kaz16jWzDPlibYW4lL6iVBSJfoZrTtbkEtbA1545ldjQ8bCE++ZUa7n4wcDD0knpJ5XB1nU5ir
/QGue/JKtrh7vpuJh9P28ZL8frZaqxznA1mywcavsI0PONM+xQ/qDdxzeGLomAX14/fxWZW2/UNV
fXZiwULr+tucdXdaY6ZI0fuY5W6KARtnwH8yo/u3eHiXc8yb/X0Fw+okuOo1wsDaZtOM9xRbv9fn
wHi+nMUWTmaIUbAFIhjyV5ZLLjjkIB9yv5SCBlQLeVGOLFfghoYlXAxENj/ARmEuhpcoPg5TGcMZ
IMIAOcc1HsJJ6gaoxwX9F/NRflBu9ABIWjwXeDEBfyGAgmfCoKL8q2g21vc642LlnC0BvLYQ4/0U
abxibOFrr3Jy/aYADq4HOIsB/cNc1ENcMjShV3rSfVmXTKMnP/G21Bdo/lR4YRMLAuiLsHgZqZ9J
cQShVtcvdfuEZzhjGMrugDCORuALsOUUnjFyez/kEah56cXH0Me5dcg4yyY4J4xp3nT6mgcZ+HNZ
GA835p3Qjw0RAx4vToW34hwUA3Eb4Pthq89LQTvkJCTPiCbX7FcqrI0xbf8h1DKMvBwkz27OxQqt
WB2A4ClrwyfOnzGzNiw71BuqMIiwzO+nVdP85oQhjUYCE4YbqMwVQ5PnsNI17DO9fm8+J+pCERln
do6I0jd9jwvAdGmYHji8MpZd5hhd6QBl/1ewXZgwolb6nVcXl+EvLEBV8AtjKqRR/pX92uDd+4/F
Rwil37u3DveFh/L/9fq6ez1kI5e618/uc2jljcRBBgEd62HUZSCOKC63CuLUEueVe7alepzzguZs
XYYtLuQywHk/AcNeXiblM+6dgkfiO5MCfqr+728Rd+M8KU11R5YJBefc8ZYyGq1uUX4CyIOfia6s
Z33f9wElmw4LtU47wIio1eMANJBj0P1MgkcjOv410DZVAoWfY6Ypeh4No5SSgWSt9AhPgleDRmF2
WOJO459kvK6xSxAS8gZ6KofO2xhpW/Fo2AbRWki/fawmcOKOb4U51fExwiabijUn4CoA8NCRQh6v
gC5BlMRjIRKF8G1qu7Rwg3l8XUJftQgTiamGE8l9cJAzuuG5HBpiU5eg3/rSRcOGNF8/c9OTHpHE
6bYMI8SXjxvd5B4wRZVe/3SGQCXWd60JzretqNUw0PERi+hMt+MT5+i0O7mq+MJ8UxdgAU/OeNmS
xwrjhDlCqk3Ko1dZxHOi/24lhEzFNBKFNTxSlOgIS7xetpoiCAyJ6G/XovZrirNOtr0qiBXMA9jb
OdrY4vzRttvVvd0SPdBvgmc2SSNRnX6zUytoQw8Urpw2OTQTz8MLQ73fzMbm+xy0FFK8GnuE10gH
wj96L9LU8iYO0yBsACoDMqRWdc9xTdwKwL5lkYNaUJYMMgpaP7tmdgySPlESrbGRxod+0s5SfGH5
x0KZxhNAZfVA/UJsrIkxhiAZkMmbcHxlaVBlyMyJerkCIVPHR8I0d3MIFpmMWCfmfUB7nzlF3ebx
7KROhBxdVneMywrR3lYZaP9BPtGHXQEGFl/i2Sro2r730OAFSce2qZxA5lPkBFk56nm2FiNjN+AU
lUvI8CGfJ2S9f3IsWR1/US0UwPPcEZ9+HjNrPk3GjsZ96Axb08s966eHemn5w6++gv+jRsdmJZTO
DfJ7gjmUiWTizmObIQcXhshHLmO4esiCtb05v6ta66Hwbl7O0lvN1zw3ha76mt0rj37z1CqgpXUr
mWrRjtrJqrwwp25WNTEfJlkWgUxcSE4Dywz/aGqIyrvBN7u4PtwsZ6weGkC29lPnBKnn0wy3NUpD
Oz8sI/w4F3BESnMXE+pF+zpO2uYISqY3hosAnOdNhVuqge7ZDPa5YoqTihbsUtF+gjHrWZsMwkH7
xWZ6B72uXmEn2uraRiZbEN6HR/AuJX3JuZV3Ux/nCpfpBKk02hBkeYnei+gQM7RoGf0J8gfBZ48y
UQABb9c5N2msX0SwT18o5PUlnxD0KugcVW+U2+765qHf1sSQVL4i/fJuPPTUp2inGEyMloDtfeeK
nYHOR5DyFfMHXNqcTsT61I/bM7GeRNMmLpEK+7+/LnJQkN9Zl+qbO1APo7mTJfJhQsaFvU6tMM8w
BZSj0MPa8INkNQCacVhViunMVWLOt3LtfJm3TqZ4yg6z5LpdKo+FsHqHVIbWTm3EZuF62p0LRCKW
A0PKWovMYueUxMJe4BvbdtObSAMFrDG3wkjYtx68GHOYKeFmUiDVpWD+8TWXAKbu8JJYQqgcboJh
RneQePUMB4nSb/8xG3tXcumqhQypnwaLbCDv2UcCs2AQLoea1vpuDn9rGRp5pJOVJX5iefSlhXzO
Hrvxau205jFhFzApZV7WjdRHhdQN/TBgRVGdwC9KCUJ1Fl+mQdBEIwFI06KZDnYQ0FL9ELpj8Qxu
U/r1/27kZUeCpqMAtTcms9zTn/cLq7vnywRnuk4Nbak675+Eb/DNwkVM7DtfIleKKZKNulOWwbME
DRCgaKh0FecQ1B7C2FfV3KSujZ9MEhGukASnTevFM4FP3NYoigMRJO5mmBII3k2X+UmV291dXX6R
tFHmdk6ZUxnnJ2/iQtIO/Oc9aZTqYXXFZpveWaNmsDMAqjea9M49qGT5dtKE7W0ioyPKV2IHBxYB
kB3NLABqh8f2dqr8J8qmSZhXgrzivVW+TOMumE6H6bsSC9+ezTYDft4CDjtrt+s038XJpnlI0If0
C6y8kK5opAa9tj5M880uHZQ9veEvfKArLCItGWJxW4RGo3IGPyfWlEVf8tl706QwcBD2xnrxXSIl
2zMxNNQ9qILhwxZo2Db8qzoKkIkGoDTsgecdf1e2ireprA1c1Jwq9+KKuFJFvUIGLYpeJ0La3BoC
qbOGD09v4HVNwesOTHJpZqBELujwgjSPD3mG0ztWTzpaFavzXGk6b5WBgK7I5COAlkSjetiiPYvc
ZrzSrqytkv31PUWr4eNmtIB1xOUGszUg30OVQSLE3Yi5cCc8U9P9aPY/veAlwNKoHuwSrePYqfDq
yyYLgCnJNjh+y+gx5aNGe9C3peRPTj8R4wE4LAHLfeP5shJWX/RykzYHOl2OSERsdFW3KNGgJ/1V
OEBCtAMCD8WeuEaa37zAJUVr4s77sZ/dwIsX/NhTJWiDc1Gdq61HcxZ22/VRG1ZzjPmJi4UdIcn3
eVtwjCzEaR1lOmADMh8zsIb+/F7JbTDE0zzU0zSGtc/Ry2Yl8HGiXGeueugabkQc6bi7m/GD9MGU
R0Jh5Js/0G93ZUjCchlh+9LYWF0GEWBlsBIedE7xil5iql8XIQcw44Ux2D4tq85sFsBnK9ssL2/N
tlGXcmtJ+wt35Iz/l+9zzjDsLFM1TYJWkjEtOiK1Qds/N9hIkFaz3ZY0PS0pWEutXhMF0TwzDPEw
EbBB2LToQGl74h7gItEZJkRorz954t0DDDlda4S6wUkYkha+XtN+k3/vrZsJ0RIqQx7z24FjWPvc
zRiHrClPJpJq9xsUrgAgL2892l9I4STQSwtPrefL4sFkkbxcJVa3uqJGSHXLjk5HsqZU3fGGQW2O
ogZN/04XG/6aeqNuPLy8RzuKgfdj4FO+IGo2qWwsW3+tiXqc2Ka0GYZidVUgQRue0XLELMfH5HMi
DGposqgqgcgNsczIc6vybh+WW6htXpQK++n4G3062Qs6EiUlmlxCUWEfNCdYAPNV+mHVz2vYlCJG
SP2XfXONpHmYGKuOh2wN054CsYYKvrMPBEBt6dKBQgZpeyV+AnNf25Bw5HxiGVC0/+YjtM7nJalw
ASMd179u5MoaKl4Vl340i8uqIGV6xZzQPICDAjMVT7rHyNmA8NCf7p/7d79Ka0Obe+Qnvoj7Zvdk
CMzXaDrWtPvRn/53d7GGq4BWZkovZaASgMQa/XMwWT+6wjPCt1z1abFZYWS+JFDk4WH+pXELQERh
vt/ePGR/Rs6sivY0ojTDwmv8tqL/0nQnlphiFWZBMHo5bvqEDrmtc46tQhtApX9d1XHgHmqwm34X
NhPBj7mrWQNmC7KQCBnA6WbPm2qy1CeF2l0AlIT0oOVH1fSfBjtlTq2ctvCJn/9SlwsScMQ/RmXU
AoYSBE12GRMZPQE3phS9olm6v7LjEC4NmiD8ne0Dm7igX80Oedi/JMZlDqAdTJ5VsaKSMYQV+aiF
JbBqQ1UBbvqtRzRG9BRxgQKeiJTes4NSnAGLjDryYw1N3jWUHs9A92NKYsDG02kL0nb4avxIEMns
0g65KtOoyzbGygR92p/j/ZvPlZ4m4Nzz51Vlcbvp2+Uf0lcopT9RR0fJUi+FOL5ymw5hobLjn3m6
2B4bJybEpZifw1HlDyyrjb3YpvnKK9QbOuDh/VpU52gEHV5eHnJD2MjjF9KcfL8RG4e1yWdfzDpl
MOVth5S3GwVbSSsI2DKflt4r+04L/kw9rZmt8c0lUzpNihx7ge9iKtO8Cr2ekm8R60BepCm2NDLt
IHvWQnflKJOqAejjbU2BRCRHL2vaByAn5/YiTY6Y9vBVaAeu2548YL2/obzrh6B8h/iuV3fcfaXb
1lPrW4Xua5G7P7qQLR0gl+MXUa/WfHBEuwzPTSD7OTQN4u6hCuC/8MUeecbW125yF5F0DnY6Y5lX
EbSBdXQp5EUTT1H2fw3eXWaLhgghzYLNOA8sQI33/B4Z/uGmDbj43Edhn2jyf9X03Lvc7Fj+gz/0
XWPN4giC/FFIj/xWu68S2D/SD6ynqwyGf6u9RAKkBjkC4m+xmA90YAvp8Vk0+6kvZpuDyLRvWtaP
Et9/GCgB0ejTVAnhoWb+fsZeKahQ8vhGzweSEC4sKSDv9YssR0W/u8+OgUB2pFT0ifbAaZSX96jX
gH8k3gew2HvcXnV7840msrS1Qo+f0sOWRRbPzucnTpdHP5RO1ABAaA6YueECQOWof4G0arkfJLpR
4Ur54oMIFaHL0qto+TptSJkC5qDKkrC0GbEAHgt1J+5xL4SaU7glrjRrYEz7XQm0Z5OInfkOzkFP
4cnI8SRHhgIbVCg5yj9YNiAz9ugJJC8cHb89tbk9CSgX2IDGZJcUOCAlQESTOEvg8e2HwCe1baFn
4JiUAkcQjTRLKVB9GmekZQj3NT1F7WViZohL0TUQ1mL9fUF/7M9VQy/sGZtJ1MRo0qF6hJcFmrXX
zncAdwHfU2yJmR07v/dSlVaCdFbPiaHweS8NPCZKRnWLA4buYEE8FbMZ8ZTSP69GHHoYmNF01sqb
tTtN/r/i97g8dZFILvIHZJQ+FMy/SOGYEtVPw9i0vP8RGpvsrLSp6QBKup+j0ErKzufLENLKGYML
Uf9+3ZiaSQ5/ZJHsIYZDzY/ez2r1Jkb6doB1eCuCFqepmgFkmOMjz1uCKZWWRk6qunyQ4PNKae1j
xYhNoVtsz08DiQshdYulasjA7cPjHSDiRRGhrMiwfGasdAKypr6RWtE2ITRqyE2/LCL+Q/12Ij/g
HA3AJeuVPpKA9buTXuoeoNsSMmj6Nz0NY/wv76b/EQu2lkQ5sEOiTn+W3sK8u+ndzAFD7SPG04Uk
M9ajjXpO1JOiGDG0h4Y79ti94SxaLEDKP5V3Pb2fNil+PIuy0/1Tf6qEJNPW6D5mX3n/Zc1kzGdf
fgI+iis4P7yW/0IuklgKnlG9tyb9dSARt2V2vACH73SXPDlM20IY0th5HMzjcTRk0ftIDJubgj7d
GxRQSSYb/oExXXPh+Q5pKyr+9u/tOesqf9e01OQIPNID8U255PjDAAuFcZst/x9dmBpg7Xna2+ba
l2ewXql/FCfg4Ujbco6004RZvLrrKuAOUqEkbpdg+t+NGXKlW5SVi2a1lWUrjlkzk6nEvn3mN4oW
F30pD1DWrOdZ0GyLth56e4Jc/+qk271D1lrjbI1ZomdAYSYOZ2Jy0cTWQH9+9wfmLfvYJ2y/aBrC
3njlRY+9VNdzunyJRwtzpIZ/7PA1SmMbEjoQiTSakaxDXaAl17RbUclTtU21gBgMDcOZGEm7yc7j
NJymwa/HTUCssCM5peDteMiA3qeq37O3BBhK8xxhtcGruu+gqCOBMbdtBQQvIwaTVC3VBl0IbpFE
jPsbjCn1n4nE5LEHkLVSCOlykd5NG3I1jYeKihdncg3jeS1S4qkUCpPH8qv/JMHevdw4AMVUB/EU
QZu4UWxt+iL3eeJc0AaLyGtu/hh9GBnQtJdz2i75jN/TPD9xNsMinmfykxIpD9vuZIqKE6N2/WXH
Os9N5T5I7nSMtCeQEUh723bB/DWK5ulEfzHxqbsciAoVJD1mNICfbvL8Qi4gphGb4sAy+8ViZk+a
9Gs6LemzjBG0i8SXxapc4rCrMMuO3PU/PRlvq8ceTnefThyCaayrVOMA4B+5mzM8qWauaV7BiLdJ
HqGPp8S8dMRPtGKPryexKbRyH+DBr/qZQUEzCsdqvHTIjOK/d7THTp0QTxJOAKlF2BP4TrJ8FF8P
99mDDLQE8YudSYKgcZn1kG/7/IsB4fT+qFqqGO5gQummfC/DQCOBwe/+Zwjk+kNye1Vn2UkeuU84
ra5QVPSoyFcblb4Cy2tkkA++MnMzUulM+4PA6Xn9k9mwHaX70pdw7CAaPq+ot0ASaHXUodJdU+VA
eWeWAEp9XJH0qIvUG6cko30+nIjVIrLySxzqwB0HqNDKZb6iPKGOiyk3cgnUuJ43hULDFZuPcsFa
CpLf9B20M4ESmO1N9klmTaqIlWWkCz5vXohobPNMjv9/MEoF9ft1YOHid4GS/b8HAle2dkT24zcR
b8wrFKbYEHdieUT0Rg0RJR9h+oZVWSyJnyd29AVfzbjIlUXD6fhVRAOC6aCxgeyKsst3xBwoCp70
+zFx5OpkCvog2MLe0zHIftjL85dcgBL0iCmEYQ19ezCut3C4GvTRATXYcGkYpoKkR1LqPydxL+Pr
b+mfXWcQVZyRtSpebbWQcf9oWlaD1RsbDuamKKPSP0cnSn439v2Kiam+3OKhIaxdTLmT0PfwQniW
Sr8R4VJDADovyGiYOEJUGu6Df+QwzJ4XW7p8TCfbbceNn6rR7AHEGNaztNTtb7aH+o8vKvcLkzOn
eEtqwyJHcGBli6NdP0AvthuvigrbBK4XGDixy7TjEL3A8FkAlYSd4r2WDP6CxsNDR8fQY08KfUoc
qaOX+6XfaogrAbkugFw8kYbVUgPdHFmkuMxRt3U/icxi5G87pBwXlTfuNTyUa7S67FozgmfXtLbD
864vnAOMevBN4K0JMvHlz3pL4UbIqnK38F9GtVLnN8TsvMpoVv5oxagCfslkcxmk2HSAXn2aGzie
ZyjrxSi/wZTtsLjuXhU7pKJN+8sTHdr767CkNkvwrropGKeKB5NEDyRWKRGfK0CqElydQ3s3CUK0
JPZXqLJQnj9MRr6Q10rIgxGOjz66DeMdMQV3WSOKAxxQi81lBjf6eDbDyAPL4tye7y2/ZYpm8L1/
r1uaZpbQpuDvZtle9GIUoNaYmAP/Rw0/mKbC28i3Nj5d7Odn/iLLpAIj94WFWK/lo0TgZg5Yh4rU
xYEKKp2lwhvVZQR8KVdKdosKVHdvQvHrhlfu+h8Qhazmjf2+eOqizTFKSkdr9K6qlHhxjgRSpAo4
3HAkLmGdkRua6Pt/nNO6QzHhHFzz5MZt4WfK0Jp2IPQGG7DyzygPYSq02mxKtNg13Ii1rfYdRrMa
DTHW661PrwOf1/JYuu9urNs2eLjUBjTeFuTPtGKj8Qq5pYThYhdMZlEEDUEbpNrZoGQ/wpLdEFVC
AwjmodpdfhNZeZQkBgFKz3CVz8qRQ0HEdawi8x9lJsS3OxCUHgKtO0Sm40k5g6avemPvEVh0rVmF
85uN+UZ2AAloXmEX6pH6pR3u4c+1LxYC1LfRyCJ0QS/J7QszSc+1El0reOW1xM5zZRCdQKovrHLA
EPjZFjMlGeVq4ghyQdm1Otzum0EQEPmIzoMVw32Sc14Fl0QJEnrUHmn4JDqVT/vFCLtahG9Td0Sx
Q/KnMaakf10EERcBHWIXpCkmH9YrIe1yeGCcPaYakrixu+3jXp8m/LAyN5tHlAbxWaNFT+oNaCYV
prR/iIOFoKEeHZZs8tALZQqEB9slN/pFA2eSJq63dAKZU/ZdWvCznSCcwrZsgdeDGZPqqANhvFEv
AmwdoEf70GpxvI2LoveoprBC6HV+KeZij1S2K2PHH/Dft61v+uECfNMychFJS7/+M8BRj88+NK4O
mqoyUDg9IdA+QD7GYM/+4sNGJVJrRwZ//d2RfA6sNDswbYxiRpRBTLCfgShVBzwVqnt0RP3H+QG8
NgTZbD5mmB19vSZY78GQNX2Jni39URS7yX4H92p0J2bsPT+Vd/X4AQc7HYFv2PidH+DIE0TfxhrJ
11+nAIxNINcZ+IoJHwsyibBucGW3oYeAMdXSrDNox7wXIpPBnjSaZ6YCgK8C0JFHLkOx7BcmUpk8
D06eHXXEhmf4ma4VCQtSrB8f0r+zEg584UxjmqxVBZJVcf1XHBK6+0DIfd9Jhiepbt354paq4+4B
hQwK51+VmdI+oMx+oHSeO5dHCdmPDe5tpdwxCrgAvAcO/fSUDAilo+fta8lQw8Gu4O1Un1Qg6VtS
sZwYzHf7nxaFFwBDVhnBFeM2CF9csxWV7itysRMCT6ILYcKftgPpQtOpAdTEOa4rGqQhJXVmRQVD
IDK7ldi11srTlJk2qDzvquL8VT7LQpw7UVwicCzCBcIN4nFCq3lID2MmKdAQRDeAiaqX3Yszq5s0
2lOZctOjqeK2fiR0kzfKILfKCkJzUc1IvzkS8X9160hnvMlDBOindVKMvh0fWdOm5KOPd0orwvNQ
KsWLgc2rEOpRiJhgborT4zVE9SJQL6jGQMkgOu2JrbwnhaMofiPO+KOuewbAlCnOYfBx8AAo92Iz
8FXqMo3QnNU7TWK+EbDUOAmqBankxww8hWa6LXdpRzD6p31YoJ6i+LNBfG9ek0v6MT7GWs0CFUBy
JbkkIKROCW2d8dbFZVycjLCtH56wnQG5OqlR2HJ/6zONQGXVitmm99YFeMAyVatFkUh89B/NlJkn
jJqgBjx7tabBNMne3rmSrH0YTugCoesaLixT844kMFw+MSSb5c0lVmWzNkHGr3QXh/zvHGZMYRGd
92YxFXOnXueWjIj7ttqOROe91lTP9GjRZYNsl7spRJACBGOwTpObsyJz14ZuGpBlEPrDp6wwYSEX
Psr/qw+2spoDTK/8ZsKphAtfzfTuj27wemiEcdpypbfvCHm8sLlk/4L4Lfgpyyw9WAWR7YrHanaF
wt+pc7sz9a0C57nT1/tO8P3rsrXJ2vgZPVcVycAcZ9ukmUm1mgLZ/otN1HvqV1YuSa3HYvH4Azn7
dyWTiKiwz9Ae751zEzvUviNAp/KN1w4zXh0vRRchOy4rxIsnp2gczVrAOaw/Lr9rGu8pz4rIH3oW
Xq8KxZW8Y3jZ1XxajyOXo5kMI7jR/0hC4V23lT1LJDCbtE9xvd4bDD6obPAvQnkRP0sUMIe5Ntxo
6OOSkUFlq7XUmwEFo25yI0xG4kG86FE6z7SUWLDvIz/n+EUyQgS1EI2oDucK+gozh6tC4ORlmOEm
D5uY+iI0wruguNe1pVY14+K+L28lovAWU6AqgriSxIbC8BR4aqaFkXW4+dleLL6ZGh9IEqdo7r4h
PLFYSRiizHsS9360QgrAPXd8xEYxPHzrRuDG+S1H2cdDbCWfqjqFXW8ZuvuooPooJU1UFSMIMTh5
nEVkvxw3QM7JA+QsjULmew6ZkEvIwZYj11RgFrc/oM5ksyhYey+XWHWElT/j30n3QsI0ex+MR7ob
5SXotgKk+gQiZ0Hnci+REQXiIYRRDV/74GM7wWA4MyPuo+5D1R+nvaCjR2iO6h1/Ak5LVKzrzjQR
MoCT+qBoYXE0Pvs/kWQbTOEsmziMYHPkjUwXGJHH5jEdmuwZzlkFP60iJn4QHl73PTMU+TwqDpRT
zN4vg6aL2VnjnN843SL1LW5OPRYvyoenGihixn1V2banegGTB6jXC1Y842COR4txSJTkvI2eoe94
Yi5pTU5wGBtmYNIKVyNaUO0sqRPN4yP/wk+8/lbSqlj8dQboFto11Ba1nWu4S04ULb+MrkfYhyoG
kmiM/fBBbmiaUcLtx2mevn8nI7IRqmYyZta6Gr3BQoMCM3EJYZVKSAwtgwRsZ8riS5iS51iKujpb
ziyoo3UsACR/IqNYUlweTyIaU31aZ6Dga3S7efUo/O/DM0bcIIRzB/kXEMUe88SLbmbAzbkt7nFZ
gd8jHoDjw5G3AtNBgv4ketv8kCRETCntO7SphGsG4FSK/JYzpzuR7DwjIp36RzIvNqJcgPE94ciZ
uOEkWn2+rg/DuYaODY0GNztXu/8uJS+x5sS3KUocjd/t0XtcuvycZRJMDybeyRhFFXLWxp7AuiZU
8HRg4TV7evtjELFSD6FEqNGB13uKTlAjl7fkgICNjvzFTIkE1zu+L6RsszEA6YEHQDjKHtnGstkB
L6FES6L1eOicKpYsj3wdTpRqT3OxSSH0wq+1bwVVc2SBQgmCJB6d8vaKbmHREFfeJJF1DNuK+7eY
6f17kkDUc3BoEgFIhVX7f4QihNMcmPshHWGinKdm1m2LtcQCL11E9g7M7M+EUU5Uk2gQwqRqYZcA
bth9Ess6TRrHftFmKQdkMMFdCnxuSezQ2I9qND/l8vUwPzUbeGf1Z3JlSjyjIWP7pfyg+r6VwuQt
BJiDZ56XwGVPOYLECmNOGQtvJ5u7SZ9oroj3TPO+w8BV0GqN01XgVYD1tk6ZcltMk1fR5Oe4t2jc
VElU0+3pvBeBMMLb8OihYwgKI3WYichnTYVZSULFQQ/kMFLOmUpV93o5XojP38aFAKz/oMTRFPOK
774qKt3KeLgfdUNTy9tzATn7kPTCLfAhS406iOOpmRRkfGxN4EnaE3ibWBuvhN3+bt86aPHi2Hnc
DQcTZpfthuAjb2THiwfX6wSI8BmYh7Gx12SRx4n6ABc7LdVuvKBMjR6/5JqSGNAMcXos7vZIbMyW
kGd8F0RHa8uDSnN1SjUWRG+KU0DuGAT+X1SfTbHDy0mg+l55rsTP44yVo38wvMD9c06HCtiOkhrR
c4oz3XRyO9rqO4FP7oBUcvMGuFIwQBZW9F4ZLQACIUKaSg93CCgXU36tOnTlXa9dyTAPBd70Y+Af
hly4IM9JzN25sL7iPq8yUibhZVjC/M3PxpASvh+Ie4nHl7j5YwqtOsBL364bTOWozsAdNxKkzra/
8qRlaJDUzRpJlUBYvO0bhNU0ltriTZ06zO9KKG+ANUJfJRo5//cA9m7qnwAXKH5FG5rUPtF8mOtK
YEV20GZPXDY0d2hvCjX6RKGW61zKkOAkbnEan76vhFzOQ3Uj8JU1r1hnfvHkmlHZ7uLAMeWnADB/
OWLSWrRKRDCQi7ouF5H7dIVDtS7RhFskj48nKI+GoqlbbK3e8S3I4l9tI0T0ISf8HpH2VQptBQbg
gMidOGaKNVH47lQUeeWVY89/mAHyCMbcB8PsUldUkVzg09MBSz4lH08h5nZ96LufeWE9B1muzsHd
ocQ7lBd8YSCOAah1kc6K/pWKi79DaiWF8SMCo1IMh+e5jRpgWP0mEHgw8J54zhD9hWGFzt5YARoA
65ctQMyMBgtLQlTs2YJzN+OQrNDTH+QW2Pr33JkozaCKqceSp+m4EDXApgBnFg+X+c2jXowsfjlt
toD53hJclOPH7TgRh2m4PcrvUPRuAwEvv2rtN46BSRXLC/bmRnOC0bw0vzPpNzxpe3DRgKqbD4ob
SJQ60FWgTw5c8YfKm4PB54+FgfJxXc5pcqvChpnaJwvUtH5M8tC5OyI+VX2dvBPv1c9XQPCsb0oh
wdjPGB8kfshmU3OtRc40AajM0ZjN7wBGmqzszpHARR47nliYbfB5Cir2rSf6vUVsEbEyQGEyDH3t
j1iE0vhDOJs/MBQLEb02kmXnILi5lg/rCvM+KstlVvriwnciq/qa0kXR9FGuBezdnBBsPSSC88GA
PskzqwvX66Ag3sW3y4rGSoMLdXJ8d7Dd/FsJp2rEQeEKVeBrCF6y+FyyA9jt2oCLz8XXDCpHoh/h
DyVnn4hkSuZEC/BP8QHFNRTVS+BvJ9YDRivO5cED2bENrewcdXr9gnoVIK1aZMOiie4snJj1hDnC
3nwSaWbNN7J28iwdVyukmrGIVy7AaMaXI3e6O2fQRpz2hz+3+2jk823HYVYp7y1HzNFAGn9gHvYO
xedlzbTrgRFIW2Jal6aTJAY0vmwJ6UPJapztESQXkY4YU1mhPORU581ZKSziKo5aULmQKcUPvm6j
hu8+RM/gU5fMjWBDCtPFYGCTN/jMN6UEjZ5+euAI3hQ+DD6lpZTZ0VMV0Fetd/IBSBSyLtYSq9vM
TpoOWEx3yIo0sr+62qOp0bBjdi4h30juFrrOvcJA+YoQlv6+37ee/m2BlrRBeOF3LRJPNfXcbU6V
olG2Ou6tetI7DXn9AahQsBFeskYfIW8xH7r/QlRhWHG0MCPHXdedyUEDKgiTJvHC31R+Q+RnVGoN
klVD6r04f1wGBbTjv6VgsgowHn2gjVkramjEoAkTIqs0s3G4BprbCSGQhZnu/HKcgGD3saIW43D0
hNdb2CfLm4g1s6MpyDw7ob6ixlh/UBBdFrzjXshMpD6j2buv2Q2BGSjIdUBrLIa3A/ZjY7/2l4dW
qvFlGqUVxHG+7wkTM1kc7AcmPp0V5UqhvpAr4+DJxyM9CB9zZMtvPH2EzxEovyossFu/TKMCg+oX
pzA+pUpGlY5VrTkgjXT5eklr0xp1gu8B2IWwRk49TaKPTyY28Vi6UUdAa8bF9xoXJht/uFk/QBrY
0DdfWR8mRr52IA2Rf9GRoDL2spkbafTEuMvN0OA6MA3cbBmjjg4j5IOerUehQrugcof8sXplOyOP
9CWRYYNaGUnoeJn+Pt1uH7AdfJqlqrNwFy9to+nEo9hIgSbY93Vgoy4cJwnenlt1jGYchTpC5BG/
gaL+pbFF997T0DRWofJ/HaqHBjVYifd6XZWgReujjWqH+Cp+YlWJnAIilcTrM5Kd18S2+Fb90+sN
Wexb0jn3CokV2bm+8ZRr3D6noyABryhAeNmu0/PtWelps5eNGYUjgXhaK5mIFAfkJfBiJPhABVX2
cn8AgR3EuVVygHTOQSSClTuf2Ukja+NiFvEeImgd4QqbW/Z46G7BCBDaBTwflZ7nKMYfeVv2wAsH
yKm7S+TFkylG5E5VZON1gnOvK61x3qUC3Ut662UkDngBCYhdqPuirIHohRWeepUgrAsdKk+7j+iL
1s2hq7L7CADyo0megt5DaeEInmaAn0OgYRJZoz+63XjzKGcrGTNxVoKTqYdQ1ce/s3i9xP40lisA
Z+1GAg7sYiIbPHms0Sgr6d9MXK9l6N6Qo2BS1PSQZOsDYUk9e/9b7jO0htdNW2VtBFHI6AmvWIYh
NNxvIgKFnB47ID8+E5YruApwmecJYa0Z3JK+k9aqCl/yCsFT3LTbQQVQayXkWyC3d+4+kE6qhsEf
9yF9FDxkJFeZMrk/helqQ29RftcADeZTYBfelE1Py8JxADTWpjHkcMtXProEn6fOvvegXIboUGJO
lmJ/Zezx03HKS+6Wvu66z9MbL86MTCWpig69w7bBygaSCJduszOld3YcjPU7Yle5TVN/v/pfSbp9
K9iKksTRwHSZHt0s+nPcl27cDCfD1zusLmrjkI/QYxtN0R2d+ybcG7g6AL1hZJ51/q18qsOaV/Vn
X4Um9R71hAV5n20+zVH9bqlzEpYQWqQ7RPhkKmoxOENdXmmXU7IRkpllu9k6ANoRR5lMT/XkDkxo
1zPPo4MWDoEJw0kPzsLvLB/U6mDh7kAJt6ac8Q4wNLJcvx6vubGtQ5K1y8UDqavk74f1DNy3CkC1
jIs03+3Hs0u5IoGhvESLhX1n/vAaeDceVlc1Akwm5a7oDKNkSzOKCRGImrM+rbGJyGLP9IP+JusH
uoHwH7vIN1zmSAToqbNMk+8jasQlkkf4CQw4m26fdjZairkW0tdwoU6GNp1pLltx2o1O4nOoX5wI
CGPg4EuehUQSlK1DP57iLjfdqDg1pr2sJoVbkB8qbdd9DDPnHxFKUtItxTsKo4J5erB6pIANXaRz
HU7HRdl5zgRGWTawJkK5UatuMe9G0WA2gxSzQzuXmLrG9SAXj6CAsH6g5+Qsykb2kqdUf6lyJUMp
iIAUOGgEsAR7xsa11KGwR0/BC89VGn+hfimVdd0Mr1PUvomEp1zNrlRQb7KEpBqO1yBY3oxSgEmR
QltLSPFbV0fdailxpgNpMNDIJivoOgat94QobAbw5OHp5Z82M9xBmu73+0WAwb0TCGdlPaX4esFc
0EITG/T/mT0gvX3FgVJrxsalGG8cQcIZEQX8o13+Pgcsf6ChSp1cg6xetYr06ulLqnjb/e9eNoDl
C5ZK8h5uYLplkJB1nNOqHkjJiKGBi/7y8zj3xeiS0usUBhbZmEuZPKmSg0zreY51NSd0tAWPWTpw
3hmR3PcCsBvmnE+eTufd0oMN9gCNRhroxTFG8l4l0KfAYvSO8dqUqzlZpgcxzkh1akPkS2u7/sMb
ulpJKKXvrtDrz8VA/ht5MZzuiTG+MlNwyNb3ZquAlcJd4SHEwymO/Cwrdj5napRePiLmmKK9mBtA
xvrxpfXZ41qYroupHhFdHrudurHUTVgpsF+YmvanNs4GusagtfKkXydXd93F+aaqLgXN7QinvGj5
dr5MUaxX6ENiTxYZHriLQ7vKGB51s17wbmEXg/M/lT9Gr1TZTNqfVwS9gmh5TgClxIBg/B1nkaz7
IZAGYqUTqod/GhZ+89DW4H2CI9mNqzQNnwWPqKoXXBWSo+Cqh+7L1ihVrfaP5n1Rx6ARoBS/pph/
ip7cedznMVKk+ibwct4Py2Wa55tJocIqSYvSQ2k1mT8haYhT7uUDw9z1bePy00Mj+2vggF8fjXJ1
dB4mdqa9RW474PqMPHCTTZ9ThDJAfM6e+rml3ktf8J29CMUFUe+TTeuVEsmIu4VWmR+WIf0ilZy5
Jiq8rAZ8DTJrnMdssJ3dF3uaLvDNZaRR2P2u2O+nT/VqJ8T6t6GT4Rz2aYLIBLDixS+ddo+RObc5
XlXX4pFuj7vLec8vJwFEG0knqzLUGZyXEwVFk2/BtWVu4o/Scen0n5NoTiDXqqj+JoVRypQb4jce
MN4nJGnW4NbnxKd54vLJAW9mlLAFioSeAIgW4WMznvjxAR8JG08UA3nXzkLlAjBg7+85qys2TwyA
TwEmV9u2krwYuc4zjyOGBy2ej6J0MyNl0JGsV7Y6KdidPFn9+r1gCh0u9U2fEReI+9xglFbYsaZI
HsUpLzW9A1z9T+rheZjCUwUErsr6AQ3AwkT6ztBDbRMNimo/uNfIVdxM3LpRO7wKeW5sF8k5fmcg
cZjAQgWUtupsQKEHw1MS/m6gFAE8ijoO3inRPbXbdPHcx+4NoAkap7CCrxvDS83CgHiMtVfaBafh
ArLMd2CIE0/4/jxJmPc1I8xboRFSuBC8dlv8vqpC7iahU+TBE6mp1tsuyV5eslCTWYgEdkk/8gIM
+GXuvSqqYOOo7QVTSXg9n/XTJiyrmgPsBvzGni7xwQRMcPnfiiTl+7OhLbKNk1R9ZEDHEmApSIia
DslIWgw0plebN42o40g9pMfLr0JKAfB2BsfDajQZ4UbpQ/nbaHuR9fI+cFi4XkqrszkiRZQFi1HU
8cGTyZFrBBMD1PGiKsBjdCsgCHTnttF3gYwcD7a9apQ2bzgj4qyRjfeb9Puph+JB01904uWSirwx
OVCxwasDMGZh6LEuDY2jcimSm65V6Y/+Td6fjmuGZBAKpMZMxJjQxQsAGEY6N1P4xt2k+tg71+no
IywJPx8PK7XrkH394wwZnfF210tPArL3Xp5LZFDQawN9TWLeQkCr6Abtoje6m+aXeRVXiK5tJrGd
M8MnBeezittkqMRoMCI/jzHMy0DLAMoYZLaSjNWOdHayFWbd2gSWHp+qB0Hk2hb/TAiupm5XluwO
2edL3xOIV5S/EVbxoMEsLhr7lUtsRJ/eM7XkswKSjg2Euhskd1+3ML4BE/QWY8rHga1m11gxnD/Z
LpKVq1c+NO8w2EZIlOZtCEL77MNgh1LTsQ2iyAYNclfJQ2QcYMPHYxd+as74HQXtKj/Kz9pakYJQ
iR56tMB7QDpTjBG5OzFefyc+7dv9vYaAjhOoZ6RIZVgRZ9qWCyaSic21niq+yh4q0k3+ftsPN4zY
zQJtETebmnoFggP4+eoScKXdC9vhx21mGwuUuqYqcKyI1OF83ElSJ2IdOGUwCUCLAa5PCkLqSxcL
gRbSMnezZikdTjpG4tJ+o7qFo5czDBmkT52Ql2JfissJG20C2ppR2BLAf2g5XuY+I/fb7FwFTvRp
RgaIS13vdUz8XkRZ6ZyPyKqNUqObIFCkKtityiQSn3iGl+ekEaT60bZQv66FmrWhKHHOtyMGKEvz
RrqVgnwXT/dp3lYkwTeTjmegcIRE7PqjWz34Umyod5sQAZQyB8JfwtHAy7cWXWG0fEAcUTkWpV6l
vroLdzC9TecPq4JmmVg+ZdSJ0BefKzczUYHB0IqDlzEe9lQDcbdLI2udgw1ZeGXWdvoePkfVho1z
/IaKhjbOMqXWOMyuz/pJLrjeU7dNaIb6FgOjJxio57853lC4zcUNAXZw4aDytR3GBkVvBNGOUA7L
PvqbK2I7FvNiRt8M3VDORE21HJUuA0XUSIQ3vzzqdhr9O0cABtZ9csQS5efaGUqY5Hzv1y3ZeAyY
PwkKIRpAQZm9u7ZO7FJw0CHsFdyZ0IK+cYjODhGPU+8TaXH70zz2F0y3/SaQfBqmYN7iF6tC/RfC
hMkpco5aahJSgCQAnElq7H8OreZcowqCMCfJDm49prtBmMgokbrKUgxmGNtBJTFUwWvb1sT2ibvx
GyK549uL31XVyxhXL6VfF65kH3/3h9jftWVhrToS8JLVsG6tAG50L5vN0LnefalyaPOv0hbukU8R
16gL6pB7YXS3snU7GW20e67mpmrhrEXNWNtqxsGJZ0PPaBnrmIh97qnVJpMTsTQxDa4VLOuRnRRr
zt8u2a2h+Q6qazpl18uMPJhMh1w9eQMRCzgT0Ggbdk2NrVrB5/qILzgLMwsngPtIYiBDv25zSJrz
e0b6QWJu6kOEHetX2JwOYQE6U/u8LhlLSKfTfG5G+qFPaDdSOcMYu8f9EZAOYCOyZXMFd3Cw3rkb
LmW/3bis8zzib2bsW2+QGuBo2JrwlCjOn/PK+oGGJnvFeZ3hOEBSZXbfesOgas2mE70H77rD21Ve
6iNmC1qQ1cKvUsaotneqIbuciKpOAjdeHoiZ3hzUOBkNZV4m1wfo1z4hzvBXWL/0C4A7adeWESoG
MtDyfK40BPKsMJeDcN00WnsHOFg/tT8Qs7gCg7CiUI2gaqXP31IKiPED9mLnjUNTKJ3pRrUkq243
ON1qzWNRqIeArpGULsfEECsHPvEbdStjTQmp+XuI2NliO/tHsyhPPjvjUFmIF3m7q5jGZCD5y31f
C1vBkE68LH4BHUIEP3cJCu+YB7ynMGpx/1Zm7EJnZzVtH1MGbaUQyK1cR6Mcz2IIZ4UvpbcDoR07
xYfKwlXebk9WFoLAkKltbH7cvVCIEA72DxJwTlLQLbTBQzExS5JYlaF4w6tND/iS3VTRB/LxeORZ
03DqPY7CULMvVhBBghBuoo9q2C6ErN+m671EM8SsGZiT2YToKxFtWj1KZ3+tyGOKyfaJSF28KDYA
N5NRC2C3UAfaSQvJx+2NEOEhYvL8p10DIig1h6r9x0f8+qbehA+uVTq+8TOwdR5N4ugosez+90ma
Zl13X311N8iQODZp5JAuVyxNuqVmeWPZIDW5p1jJUPLCe5j4s1zw4mYv//HCd2yWll85SWSdJYVT
dhOKHUGbpy63lfgYOJiSIC+xp7P9JpBhZjtH9094qp6jNqRzskOGMt9gf03cI0P4pfvg0mjzwMiB
LoKs633KqdKSIaKFjMGmsuON7/cDnkYe+YSLWHwOkRtawoq3oG/rWSqpRoSi5HNsx2ibPZy2Xcuz
49pJ+GjTYvYG7dDTlI99z6kt9iLO67qUc4Z+Je2BtS16aP65JE+Sk3YiMsF3sbUDJNHtOayY/zTd
ebAmVm/HuDw+Rhhtk7/fDk0qMDNex78/XGXVi4bb4IwGREIqzs74a3mRyQH/bxiqJB8FArHPfUqP
t7aIvF6weU7jwrf2Y7Frlf2N0YY2k+YH9Z7r9A3aixz2GxbDyb27DtOU0lJnVCKfuikacpLh6Zy1
p2ua99zUosk7VgZcZM7gKiDuXYUqdK9FVK4u/+MHOzspwM9V6uHxOP53VS8pReS0T2MG2XB2hcyF
aqGO/i9BjAAD7sXxTG+Bvop/SqxU2+efFrVy+xF7EQq2qbBESXIuwJwD1RNpxmF+O6cmsdgeP6R0
Mso63GEVQ8yGZ1YUCoh6WrISE3pi21fpJOO0OCj0tvYsIQNMTCMkxdcUBPL6+nMA6kNt47AY66u8
POyQEA5drY78zVFSsLvGGhDZydYM9h/cyvu50knp/7YlZx+1g8ZRRBE4oK8x32bWaYQt2b0Q3YPR
bhOTdgML0/IusPOEQMlkxSMw77xKZ5ougKAK2hIix9sqkvXfExqlwyuSwnQQ6pqPzmCT471SvKjX
uRbsfRPrxuH++e2mKSB6Fiil+3MCjspV+JDFcaBJ5H9vI6GPlhwzlu8Mzhb0QTY6OxuDau8VRYNQ
LNIfdKAlR21b01ULxvVirTxjULZSO3vpfu9OGuu3a+YXLbt2FI+s8cgAsVk7WtQl0OHSa2ELXPW6
7lL6rJ4jKz/gRzMjVDzDpd3NwnRAt1M7F7a+h+lQU+J+Fm7ONJ3+D9adV1Ez4FQgavaDaZlelrD+
+MHdxKoeQPmrVtL8SfMbJPq+bzhe1CWW62xSUpu3uuG/u851uJJx9r9GvnqrxXkA0KYoOikoww9J
vG8lnLZ0kz+091L6OcxqdCAyJM9M82FrgQ1oPLwKbtX3tIPh4MvSRjqhIked28TL43cLdU8uYeJ9
nDqMe7Ai0qqDGAreUw8q3fddVRCWfVchDRVM0QrNMbV3//F7mgimuYr7LVu3QF4n0q7cPwpB0p8/
83NNy6Xd9WlzoS71dFHgJ2l+8w6Eg4zZCtpWHqh9YJtARC+8uxudRQ+mHtX9uEmme35X+eeG4ywv
b07OXvwY6dEejTW07BDr12kcFzgFCWtwOi+LWhcQcUWF5GQLSnZb2Hq3sPiVcMC5fpfrtq12StNf
Gp+3a+KyJeLf6PP118juJE/4KaQpUVWyJYDkc9Tr64OynXpRwzVfU5C5OHipfaT/lB8zSoLZ9VII
fMz8HlJzKMwxt4mTLpQi8lQl/YLUM7KbHtGeptw19n84zqXxEyeG+lKCKEGvXuTSe9coo0rmTxcC
9GPcY7wyGYnptJaKMeR4oNM4HOGZ+6B5a+3gNN6nPQRMy4QWuRKC9dN8tejovTVkf4bzY62ALYou
HjPNYKPel7KGBguQY2kMfXesZzvR/D49TtRrqnbjBodZlz5M60Uu07lRUJNQ7ZUGkz4T1Z2wUFW/
C39NjfFPDjkJUM1/7snM85qj68XTo5PcXkWvXE5NiX7ja4IVseENabpSqCJLOYinRWl9SfzZgM/l
wYEX1yEUb6VqwMxxbxS/xqOMKtEXHp+rl9JWelEyufjzYFqCIG4Eefm8cgCSsTQuxA36R4lLp4E7
F6FZzMArUIoC058SO0Fwb8HiFOzuzkVs1p+NVuKeyL+KIaBC6hIQIKWTFebKGygrZPAW7g32AB4H
UIscBG0rPiIKwZ7XMYWIaUBSrEA6FeTBYSAejEHFPmSgGUzR5lePQke9YhhFsrZ0j6f5C8RZt6XZ
/jgMMQVodXYL249dxz1He7RbtTtnyTYeub8e966+ANgBFYw83nDGgNSf4uy6vVapC51CwQt1Y6PB
yAKYjTqc9ro5SR6H1NXDRAxfNTxiA+dczP8W1mjIr8Zgr3McH6NKaf95QZmlcyoMGw/Bo7PHMpSV
ud88nOCyXSUhc9Ex6AvZw+KlLjOSygI/iXPFGKh218hiJfwVr1mv58xkFe2rEVYiav1zUGeryTGZ
W9AhTHH638aNCpaDUTiKPSpQ1ThM5A0vlLg662CHCTA3wiViWDwMfVjOWcF1wAsF3IexHYc/0WuP
c8VXQF24mpqZk2jTlsARBrCDeMBhfNKoSwapD/uDiglshhmOyLxl/zYrENH+kd/vczGfgr6Dg4pP
allKL4TdC0VuX1GFzMkLjEB3yauAt619EVQjRMrxm6VVO8+kPQvY1vwiHF3QJU39RlsGJzBQoG5H
lqAxBvs4ikJxOffP5E5ocQnl6S8StuO9VQOCY9vsMceHbatFBQm3YIcJJ02noU8rO2sY1VFTj6jI
dFbaxVSJclmcFCFK7J2pptCvcokWOPqmzxbz0klj6JmskqeBghQyftIwJO25yLXp4k9U6Y4qplNy
gpqpTIIm9CI027E2cUfENn8Nz/uwWhskGGl3pQUwHWL7LyhUuwMyq383ZHIlyQv88XWhrLPFydv3
d9WnPTiwz0nTmJ5GmVFc7t0XFOWha4KjsieVeuLt2wv5WNSZE0myL0pcN7SMdfYxtO9bn1tuqmdr
vQNpih/chWYFElZUb8YjgmsQ7GaR30xEDWyXffdeXmOsV2RUCkEaTfrn4vb1TUH+mxZGMISh3IYO
mdXzbjhJbv8SHxUCtHtCryLg/Z56gn7XVXgcsBN+zLyiSgU6no8Iomf7Gr/tpDZQc2ui5rNuEZKB
Eqfhdffj9WcK10MLkDigYj2rMF2SzZJGhTlBcjZO8RrsAjlTnwIDvbKLqMQgxHD8fDamFKAAEAZi
cC6qgXBUtc7QapZWmqICahtM4R311uBp1N/s6A5NJ1dwUfQV7FMvh89ei+Y3twKDoa9B/N0eHkdl
A8qfE4JJP35075k96eKdytlj3gPnNX1koGZSmj+JMe8pZkCTYYhAS1S+VQ80QeScf/PYi7EE2jxh
G45QSA1/Lin9qvW0BsHh7TEa4PZgJnDL2gYyDR9z1xjhlYQ1J5SjpN1syY0yyOLFUxSWmu4UHc3o
D2P4+sFTAPOqTaRwYc6eCzb0xlFZ9OjYuTsfGZPzoeQXjDAtOyMrZcahflYSG3i+MMJ1jxuNmohW
2wtvmS1/5AeVTnc/Tm1JM7WLXnccLnaA6U6JwzUVCADXhrsdHN/NYlyiIba9NnI1/gMlqg4tzR5h
51eUET/vqxpFFR+oc7KU68xJAgpetT7m5ihTdGPUJm6lnhOokk8pE2nIHc598uMkD02lfaDF/0zu
3QKXDaKeUc8R3QHGXhlLaBNOzzPIwO1g2DxFOTBmdaAzJcxdEDp9mYZugB6IJ3JUt/vgbvmLwtoK
3N3Ldj/iXZ4tqK9P2MIIl0aplBhc289BEWh0ti1AAcSKb5FdP6S3QkI1Asa6QhwW4xVYBCc2cHWc
PVNPcYRCcaoWNByZypxUoLkXLT/6Ca2/tJWVJEFlD42hX/eNouFJyIbwARQJZ4Ea81bslCSn7Sm+
Ex2cZ73hadMrKsoGIQO4i2YqcZG9tqU8a6Y4Mc3OD5JLkCwczCvRuJji79EuvEd5OmNsQs2HKxy4
kFU8lp+4x8u+SnfadiCmxfhap1pZWsUIXrKOqw6Eyu4LfDT3pxoAi0eRl9bJ3LuQWRhSfKNP0bP7
7BQkPCbg4zVDO5k1Ywu0aNRo7QgqZrNtqtNeIU/BQNJz7qgl4XzvNdeONWh5EFqZZNj/D+rdnUKJ
DROZRPdT3mfcKSNtY6c6nwv2VZLgJ7XPwW9QkjfKME1AjA1yhVxukC9grvaxl0FCfn0fY/zN3Ens
YfRgSf9juguAoBlLE9y0i2AYXk9q9a1JNoW+6BY+EAM4F4AeTtM8KG7gkjEx6h/E3CM4uEVOTxO5
Aq+VkJp7e7C5ChjGiOg+Jn58/jTAgxoFkOW5wGUtpD1n4uaoPK6QWF4EpHfPHMFM5vf/YjDCeXo6
D7NVYf242TFdCJ+/WbcNf1X/Wq1+qoDKhpkvRLhl2HF07Yi9ds1T5L0QaoAstf0jL0zFXrTebGbs
7dsuu614NRUp3NusW6V7PSKVqaXidXXD4imH774Y50rMx5gMZUGUHaHY4kbHL0lPB8cmMExyYg+A
5L3hiheO6IIrq2hnXYszsHciRWesV1Sej4o4k2R0EIXLqN4kssnnkWlD2S5OCCUuHEfANhQ6BVlC
qFGBhvuAKtqMThnForDJQ33YtFP52p/cUEx1Mj1TIhBCgoqQaSOT0mZA3A2igFNUcLLsJRTVGNSW
zIB3TvD+T8kWRznlsmFNAnl8Tq4maXhasZ+GNNE+yl2TQqOUXZ1WCsjhbwZI0R6CTH0YK/BjkOoR
NUxlBop7v2RLXGSgEcdfXP7RZGxWSfmyVEu400s0I6SqyR1WbBC7UONlGwj2W95mNW88eropoklf
fEB7dwpvS1nq90jTFJ5OEbuNaB20p603Yw+5huj2k+V6/oFabZVcpLKrePDH+C5HFgc9ob1IdW4q
WCgzaLaRvUDK5Fi5YoRqm8VupF2r0LCkVgASxFFVM6+ragEXyTO6QN0AYa4Ykd3nkfFI/17aCBMF
Y6awc7Ute7yXXOy3pghwLFaeVqWAIK8CaLgWP/bG2Fg5QQQ05LWnFvkOXztWAieTIRtEgMUpz95t
eS955Ys5ZGpdbXhTz78sMbXzC73GciXKw4Ug3yTIwcIXTE5LRvviFyZE5aiAf44JfQx6SOKOdd32
4OzHpxPHVINJQnfNfcRaShhlS5Mm4n7CGlzxk4dX4iUYgC96LIBEShh1SEorbClAyri1rMLY3EgH
QcT76bJKyBYMKIFDHZBawOmpx0iitWqYqcAkZb56QoNCkgeW3yhIIh5E70F9pZjoo266J1i5Lx7L
P+6y87ijWuP6npqpb/90T9mbwU3eIYyaaCpg8MdI/D8xG5bDYC8ccJ3Mb5sIJ4yB9s5t6QUdWwQ1
b5+rXnxjkpg0AKNniQ2WWofKeR2KEW0c/HOw6lfSI5KtSIRGjDboDT39rZuwKINevb92Kg9XSIwx
9Cr5lz92nTyqHJKb2pMti2l+udDH3lZg9GVKGS5dWK6Hlam0K5B3ccK8H9+Qpd88LnxXw9elELLD
gWuhFBtGbnh0SdsxzFrAjvLZE2YZqiJ+kGYSEBd8U+bVjxTrDsG+FrrUfV47Ckny8516GVvrim0/
XHX9bSoJnivU6EoLLbsX099M26cCcgr3qtJFzkYPxtZTG2UgnQES5/QSFDeGWlSPEBKvk049mioc
IgYURgKqus4x3BOr13MhIyGEliYR5aW1bi4tflo4GzFG1jQ70BaGOvyslKF4xCEyTWchE/qwPPGF
BuCOkDu70tN2DkYk9KekkfCfkBrPJaj5evT2nPFGO+qGlLeQ+vFc3bCBbRqQvRzVxpuJdNix2Skn
S1L/UQ5R7HV9TIV8a5NwnUnVfFv2nXfowJiqKkdvrMBEhFyiAQy/WKpZrNL31Kfs3xmI8d9wXl17
1g6LB9hd56uUHCzL0aDb9jJejU/Hh1+CDh6zhZx2Uy8l2Xy8Rvjkgz/A5B+CLxpLiIQzz2/vaAqz
PBLGBEFMVEZ+PJQLUUII/cbUU7NNli6iakUYVfVv1PXrFL2L2Vk36QfAmBK4YJ2gQQI8NWlXJoiU
2naGU3GuTxJ+60UcAxXFzvw/r3+YL8mB0JnGr9Takr2PqcBVnIWJLOlXAF37NTiCCAX40w34qB9w
D1EBTg8buF8cc6tSSHJadDt7v1yEd1UnqaGIUrjHqLzZARAlqmNd/xc7YQIrh485vzbdoT56hZes
OyfzniRIE86YcSUuYhRjEZMO4m873hBBIF9XaFX357hXL5USZIXQjtu1xh+xCvxE6UQs195OGkRe
0TrGZvcwhyD2MYWrqOSvs5BNdgKqza5hsGFebEkCfBGL/867IkAp/K8VAZWVs2fbnRUC2r8ZZGRE
EvJ/18VHyE2HlL8SYxbAwrfhwr83RhKE5pefoSM1QpD+vh3jaZc831stqgCA+cJlGlZbc7VuwCsr
i2nDKtWn7tWfn57gliaz1J/LBdEI7G5kCjqq0Z7rOFxAqaYT5BFz4Nyg1fW5357VouAErsdhb4fN
ucVPvi9iXhuy894RA9F14emzP1fXrJBjlwWts1BEzN3RmZL30ALJfdZWN+I0Sm36/eEeZWaKBae5
prF9D9rXzKwq0jHPkf9vR5Hit9KIbyEO71IwWRqZSSvJKkymS7LwM8aaGEFcZTUqKCinUwe6YyMh
T92WV7+pE8k0tqN7OxMGi2BV4c+8ku2QakBFKw1YPMdvH+R00h/4e+BLKNU882aA5IBg5kJApeeF
1E7IDSWXeV434BErBgRunGZYIYQOb2F6h5FyHHCzcHIApakheepybDb/M0QGjATqhFplg8Ns+/R1
NEgGMmpKcgzju/2XSaByDo5JrEUrusAgZfsSCjE2sjAX0ThOnH1TGbseCszvbWwEPMt23Gy0h7mf
LpyeR14NeVaoWXups6VE+KYHZp5CDkzpSlCrPTvuz3vmsrZaQiwJdlhTNsIYo1GLtmukj2zKlcmp
prQ5fLiRDPzNxNPEVM/u78UTsBboyxJqR+pk7QeCOVU46NcvSFHN8aukNw/rHNH9Kx/kh6+ld3l1
5k5FU7gw0G0+YHrahJRJ0vq9b1qu2OW/NWRu8ds7M5AQxchYCbkxxe/0TQ9svLS5k6liZNYAczzm
VV3ots5bXVwiYU3mEo3ZiwNoEnUbrPKzSSOKktnVX/Se062An8eXNvFDNr7cgFRsUTh//1Pijir9
fiX0kef7KWIuqxB+opMgCtbIL1W0U8hTwcNsB9E+MwCS936UNFSrLIF8i0XLzzG6+1QP05MkLZcJ
YZwvUCUvACBsG+HBhI8ctR8zJljdh6sw6frdk2T5IpgHGqjK1HlFZ+foY6cbnFaUUTa4FrjQf+Dm
5pZGiwp5mIe21+nvYpg+/RFzd5jBPNikZwQyvz3yfe05Ad/fmiLwIYrDYnloKUXROZwCG9xB2lS0
5vDa2F6qfxYlDcNJAQUJJHZlHIHMRLduiZp8WFDtFg57vudEXOALPi7OolPOJaUSXrr8gxPTmwr/
pHMGz9xuOBDw1ZF0GvCFZEU1+UOxhekzkrV5hTw97bFXehoYy5+3eZCPIvvRjA+g/wHim9ATXLVd
OfaeeU9YZKc6UHH6a4ad2F4B/DQKrEpRaB7DHZUj+Vt+h3vgbew3iwar+phVyQyuyan/uxZiBkgQ
SezwuxvQCDkMs5AF/dZ9Eq6G2GAmo1BnPxSVjMYbEVD1+mR2WfVGaYcKJqrObY1DKhOyj66FdHlr
D2QOogb0g0eH2NcbOMPhquTNSUUYpEiFUAAnD8qyC70E+Psg+hyyL9rsvH8MRXi0PbtiNlsSpVLn
nWeV08YlY0hp0+YZAcPEy/1ElCQoyHEyhuiAaVnXQl4L7AKOABkk+Ho58t7zqZIclUQTnwcVRgVQ
cxGFPx3WisPx9FkoN17xuw1b6dFOfH7IDUbq9FM2WFJ5elmIQaF7Ek7XeBulokxyUJc8swAsFFaw
oqge+vqY8s8pJ4aTqIc69HKzP+HMgIuLnlE2GI2EYSTKLB1sVQz/W7GTtLPOqWCjVfbXFh1guQ4b
fPeVvkm1q6G/B3T51y2d8wzrqSVJUhh6j8m8MFkwNJs4FPJUqawp2pCl9H+UEPmZeUA8KdSuS6Pc
p5zuX0zQveU5bSbzLB2woC6cjuhZxmxdSwP+lsJnMljgjT1wvwEKKe8yGHLYxVVqKhVr+NXUbBfO
DYR4xY4i8IPNkwCfOBxTWMFB0wsw209JSbt5JXQTq34NG1A95dEastVyw6oiO+Wd7Pje+Lnk/c+Q
uUN1xMiUWXcVpcYDyOWq+XkiWf8q72dsxpuqxOJK1PMFCBz4a/i8VmwAVE86iPkXDoPdbnjFOtYw
GNlnCa0GivbdfuvEqq5Qd1EjIsqkT5e92B4eAnJpENLdyxdoojf1Fwf9N66ny+0sA0+Yn6yGXctE
j0HJ1sanPazg9dxWpPR1eXmF+Z5FppcvcOLL5f7hy2XqU5VAzbtQsj7Ft3ZnV8im08XBSm5dfG2W
KaLfpZO1ncfQEgV/LYS1e8RoaQTdb/lGculoLXb6+Y35b/fmtULY5YU13yMvu1BwuHQnhhShVV0d
0yrtFqJE5uT5skDp6Tg1QzlAluwNNbOoh0vbdO0QFf0VAhHnk21ugYL1DtUmqrTz0FWIoRhPcnCF
Kr5jRvH0T7awGwKS7MQQuAp6Xq66qHEHidDT5gVEyRRuIXa3GwEGnnQqDaT/R9NEXRvP7MP6kj6P
7aaHuFOQVvXtOa/SEN2YfoffjtfZWjbq1sJb3Xcc2uJkEMTEFo43HCVfk/2QtPZVJy+UKrJ3RE/+
GzXjNLO64whr53XCmoIl8RqZpir+vE4JKXeLuHCV40qJoCbmQix4DKdiXt/r/eUjKeW3pCtTnM4c
+TV/x0OJje+Pka/hCKu71vBG4ALSl9GAdx9zhxIdJY5a+MJXQ7HolF9tHt8pNug7CoZO8q86Rs3i
xqMoFUgc2XsNqkP44JUN/pxWnPEqpjeUDO+7eECBsuL0Hw4yiEPVvW3ancho5g3givUGMYgxpmDb
q3cxD+xMbnbP6O/FBNyfYlUCxx9VZiAMrinOxoQFWUQRXjJ+jN4OJ2YsOgN+c7CNAJVWRk/zuG7p
n3O/L14fHlbAnjejc752YOZr1zWm85LztzqUK3nbTpfr/y4W3KVu5vOTcbtwoOSSoUMBlPdnEkml
0LBPAhrjWzhV3UbJi2rqeur5QK7nBfQzdOrelSTg+mlJP6diy+o+guWYMmnrFgtDbbBN5i4ZwGjI
kFPamiWyquBnP8qmi+kG0bQlat7uD/SzVk+ilvlhUZo0hBIBSxgZwkkrxivUL00rwusBJoWc2CId
wEecoXKALhUnn+qzU50z0ZuiAkWwz1aLOSAG8uGIe2LgeKWHS9lEfurPlFeqn3OwA5u6PnhURHjF
QuBeHtVFFjF/bSNKYXGHoAQHVC1B639YoxNMi+0+uUbo+JzOeDoPa34GTuoTuXuSMvehgsNJ848c
cKAbbLC1sB1rx4fLNfzfpv/BP8A1dgzNphVauSRC7q8WBXHVUCG1qXWHagsIUn6UUuxNy8llZOPe
8kB7Sk/co69mN+5eP7DT9myL6ePxan/cj0IHcIyVXnigzy+HBUpgIAM6AHbwXhzs+C2663R6NhnK
ZTRPYM9km2MX2d82tKiV0njmXQcSA+uhCdhK6d/zueWXUEXQW5gPYrXP9BbeLNhLP+wyJFl/rFCw
vAONeMpp6OkyDyeYKo8t2pLith/S+xl3phoFhivWda7SFDB2HqDZTsgBWMkVQZzEsvwTq9sahcxt
3lc2VurMDNixtv1xjEDAXqDwj8+q7kVfQGV0tsUxjMS8yKXp4o6i3EzvuJ64NmFH5suTu30v9i9s
CgChggLaahMm/k6N2NAKm8m4ZpAiEGKCNsJuKXWP4zuGlRdWNrl5O16v9Rgn30w/gHJOuSGnz6Gr
qOS5Qz68F6z8C3CrIc43VEvsOtjrDQWu6Ev05v5jpD63a7vAF8+5HEkdPVnEgKuznqd3T1KwRDnN
qmE93cTW0oUedFeSs+FKDz3wusdN72bbpij7hsKfDKgyyW2niUJYNnW+F4bAj/8yiii3VLJktcFJ
iQnJILMAqK3RFgABUTTMtoe3p/EunYK6Qh0z6frqSOQvpci2dyLCWD0CS0cYIZTCO++o176uxrov
0tJiwzzxy7qFDXzKQ1lChhGXW+Edm3EB9IL1XzEXVSePewUwy2cJTj+9L7xkhm8X5hlUrFXAukIb
2FI5HBQmlMmU1rYXP9Kf7E9SF2aM4Cz2wVcmI8bXELiGbEtak312qS/RX10+WuAIPJ0P7yRabkrQ
79dVWAkZRsnTbZzso9U30aiSGrXTRyH+guyvJhWNC/rkzv/UVvnVeOp4oYDfRlz8WBQVCgnL06pb
WIRRynD6W57v6bx1AYdgdm3d1tO/0CZ7psgzGP6rrhfWSAvvSR04XPLhtWw1PFqu9il/FOY2vZjC
sILdX1iGgN9VFf5dsuAXh1Qpwqe1Mw47HVr1Th7ZdwCwTdZxvM5polwF+Vjwk9oWWf2O4ORf0exE
SlgbppxHsgjjTNxUZjZv8wCPAlfSYSuHXsB3ZvWS36t3IrD/654fxtuL8Z3y0e9n4nje+XRDQT2n
8DTbmMMaR/RC9li2n0ZjaIAMZ+risu2AUTXp4vvBaJ744I2hpzANwY81Mxxte2mndrcWuLd+s3cB
ruh3/3xQmgeSK3yJZzfZaoz3W+7WuqxI8lkrEIfBkeY3lbiwakCcZmuUJgqPJRs9dxHJJZCMCzeb
Ev1zPrwJZYA/sP3sXu2VFeP3X/mMRimsdoKr8lPFa3LSeigJ5TVIXlsdlOP4IKUJ+oq4aBLPcT2k
+o/xzk0YznpQDOlzRjLklFwbDhGWdHql3ZfUVKdWV0HiTCwZqY1ULI5VE3SJFmaU/RzTDAJ/q8x0
zkAymXy8rkFHEKdZbKetjmEl5Cer5/e9x/t7r36MunAIgjgWYf7Kj48pb2us5qGBjvpgz7dCkAyg
MNAYgdIZyeqRnmK+0YHBkwgKknPjh2qmuCogcklJoUutYl9uCtl2Hwbkt9voR/0VnhfnOS4a5bdA
uNJuYjMlYBXn4I7EzDO4h1n+gZahBexnndAJb/m0+5hT/DRjPDzIUiPRS6IcoTYnx9JqKG/sypxs
HfikyzZz9wIXCwWk6IDNJJhfMG9stUIofOF/QTnEDMJVkThWoRctLt9yJT9mt0KhwRaTPn38ZiAt
2mPeFTMyB+Rmigs7pxiwcKGWC96Zr4MKzMlwjJHMqg0KO5p68CnC/cEE86HevY76jyRfG98QH106
Uqu0CoJ+L10KVq9S8ETJkC0TpCna0y2LsQkSU5k3cJyUrwAJJRyS2nIPoZvex3NfcC2LPLfvdPcm
dYedZchj24DnzrprIjVib4fXKHy3iXYg4Yv1F6rPPaTECR3clz9nn31AAA0Trr9aM3ZwMe+Bxjzk
nMLwD+nwGWsHP4+l7v2nAOe7KLNAMPE9P5nduIgcobEBGl9N8rcikK0wqzAk3MbpREcv/9G95gI3
6kUY8Xni49f//50gTPo7fTSMwl7NTG282EBPSIzFjrQn8DOMSJtw8rlZ3wld2ABjlv+CsIJwpgcA
gD/s7dC7fcT0eaVsV0g6Yjnya36GajiRgyGaRchw/y7Pe9jqg272qpSaJ2WhthKTb9Rxo8jLXGZs
NXxrmTmLa+2Aq7DlxnA99rKAWYGMPKOTTbCiVjpffXTi8OXxA/LVS0Vg9Eu6LUyFtLBhmC8nNwtE
cvaYSFV7AZct9VZAsqZt8GONDhFcjMbiSeLG97feo1wBduNmvbUmBjYHgRtilncMrLtvk1xVHzqo
4VyPiKj86Y7epW3Xsk5koN4V+ysZnxszc4dV1f7KdGyjCcuVrivL/r3TX+Do4cogwIhzBpuDe0Ql
bdiQJQYuSeK4VSNuizcKGo7hPYSgIR9QfzCAKONpWv2V22p8IrdFdrbqtAV8kUGSeZ87dhy4GgPC
fq/+wiQjtaAm1OUeunO2nwIcG9gESBQmdGO0lOmYQgUQNL8DZwdoGnzq2F5ciisiKIkR4YqF5YPh
vee0z9W4LQttvoEK6rFSF1krrLPZHVOqP38RYXkgxtgZD6aHuS0qkOjT2syrTOY6CUHxR0OPNXkn
g5PRuTpcSZty90vm5P/tBnnNifHumFJZRFQzSkGr2PGmX7KpZT/Ykdu0kU4A//V6lPemWfMvRvja
KBLvI06/R3InNRvTm0+5Uw4JRhvZ4D28BNRbJf7o0USHRa/RYl+/+1idAofEuP//Q82mSogrl39C
thYuX1AgK/8cvaxl07AxeEWofPtQzrvczZDq00td5X1b5L5pHQSCj9VFWVyV0XMNsLh3jJKwuMHs
VZbEdI1X9PtDa1o4/XEhtfivK5AodvG5idCFshfWptvuF3wV8qLN35y11Frhdh97RKwfhW23j29Z
rJOalnNkt93ifvFwydUAtG5i/UsH2lw3J878yKOLpeyhd6sq4c4oegWmNqQdmab/m8c64kxnsMNs
uUW7PFOQoPoDPX8wiUGsDTTfdKaKdvA+TQYDyrV5iTtgSlkOVKjkOEvoGy3DcMOKyvBmhwTLd1iI
r7ySoIG+uQvKwUqVqATbji8pGYVJnytPttlsThFRbEkEwprebZN02XgxJ8oB7lucADfJS0z4Mu4R
5JXtsbMK0P/E0BivfKLSn9aP5VoLOZ3BQawoVEZwXdBZkVWWTdiBmnWOcCwcGnhXxJN6GLBFQ82B
mqsbo+jFAaZeqH/t+KkCldXtDhJqM/XlYRTiJwN7rdst2tAu6eBv4JxDrlesUlpkBFFPWH/J8VTK
ViuTdMFL+r22C4IKlK65QMF3CVvF0cHecF6ODeyPoUQIdgZWkWw3uug5b7EjuyXXvvLbgNHTUf3r
eiqgCw8jJn4WB3LDyB2CVWnwDGk3pEwYj/i1l9scowVN6+0hyqtnAuZBGJAkfgwAiuJnJVb85qyu
rha3E677b0yynyQxyhKG9shFpC4kDbgRojUPOfJNEKwlPX3iC14Yim4X4f46971O/l5WruMgWtxM
Q9pMp7ivP/W6aoSXDjb2sS7Pq5YOKCh755g7fdkTt/mL6ZK6xAnaJT7ACBzvUWJL2xSFs6lJhTHo
V8H9rLhsDgebhnEzPpqfrMUCZa16ibJcQ4HTgUCcMZIOg+XC69UuiTLdbwVYZ7dAp9KJdxeikyn2
l8xrSB7KTn4VuqakZP7k+y1t3O+yyXxVmpxUPqloyPAF9zSvq6SQrIwcjSYDqKv+HFypmUWlm20d
Zfnal4OV5wVkoVaa1+B+PdrLe1kEXOdDTHNo8WUzF/8kvH+ENYaFtzhLb7mt7DohEpT8aI2HH/Li
YAIzjeZFuskLnIZx6v5c2LHNw/xbOceXnZPTvRzt+cw76Fud9LunTuZQNKpmH9n6t7czRmTPZfKT
cbcjZ5qBiI02G99yubpBpjhAQdfb2m0Vk+q9++ELlcZC+TSgX/5bWxDDHn9vtaq9+6ly30JoPkcJ
rCiCi8ivo6RFq1Jxmc7/Xk1fl40trZVOWyA03kHOFp0LKDckdKcUGC9oaXD80fLZfNQYgsnXytlM
yapItR+EK53AugKWR2Qa72DqCyIOOw+Wdo/szvuCZVRIbtE0QQ7c/fmRwXH3gQbzJV1BGzy7wtkm
n1HAi/geIGJ5wMdkrptkPEUX4re5axQi/yQbfG/j/k8vWh1DauEs3x7AFidlJXDgNFENIVwpnnCX
go1OziXXAxWzRrjsYykMyvr1xDU+1ORSuxZEmWfONl4nc5txtSP0xX3zJ/PURRWwVuM7Z6/sXyGX
0vwXTgcBFeXrjVMlVGcwdziNCeW627v6YW0jfJUqgEq04qeeAvST9kwy1rrA8cwjkxGV+IriAK92
VCfKZF0GwSX8tB6bzwy9t+gNgg9GvArn+Yx2W+lx5jDIHP/Gh4rydnEPYtWL5l02PjPtfWnbX6Qs
QFJUr0JEL26Xj9Z44Do4h4S+fSvcjOqmDqBmbh9OFY63gnVpn6qtXOXPIlWaP5XE5jhT/nuc5Q/m
4zQ9LTChdONXeFZwy6H36DiIifkvAQB4+PyH9k0opYsMNmwhDOm9GEK2gKPSSQ/K/h9aTC5JwRBI
6DNx3zlketwCYUJdywu811W11SatHnk0i8nTzia2bF6av380hqoYepr3B7O0/teuM3RIsG/LPWd5
phSrSTIaRV5VbFss6lkR/Uhp86aaFgCq8lseWVd+3KzAg6ajOwyUScQxo3r94/kMPLiFJVT/7Ueg
DQqz495Xr69A59a/0D3qkTncexgq4Lbn71xnhwdqVg1SFl9tqbzTIA7/adoJFOxL7ZAqZandaQCC
d2rrl940oWauML2qOqj7FAc3sHISau32Rr+OV4a3G0pFu69Ndew5GY2fcEJwxGLVFxAv3/XUFz6I
rdqWZKEFTzzMLH+GBiMb6OAwVGUZ6mlKAHvuLlusZYHXcT7jKEHAeMCayn+8E5nTD1Dvf8Byz5v/
luI7TfqpXS+sCmuQh6DfmLfBDwz1eIUATWUQR4Vl00ixfeeyODL3zFA9CdvpWNif6SIhLE+D1Tth
bZWU01BduHmDM5/8F5EFHefrC1Ysd1nidJSf94oi4zjv89irH6isUtjHd8uCt70wY/dVtEJRs1XD
jCy9ig1WRaa/OT+6scb8vOnTnEw30wZEFgWtBI04bwz15+vk1t6QoSJgTl1GJWyBJU1r+JaYjyv7
TTKPNc3aCE+DtLzm/abhkKzTpMRkhhW6NuNsuCm/qyFpwEize6UgHwNQVv+5/HMU3mHECDApDAJl
bsUguiole/0/Nrc8KE8lA7ChfnPuxPirr4lMm3sYYnVrYk9iXdMUJTwX4bnNQnFTmkqHzGHJqIyL
IL7rQPkk4qVPgI3mlQtqJM8/PlZ58BD48MeaA026luraugmTQuo3lLySyB8H/aqfdhP+q5Ro0j6R
o5b5e9v/7gdCnyX7U/rfEUvq29zTJWsLyoeCo/5FiI96tzD32F84uFPL/LKF2S4G05MMZSEHCiCN
o2K9iQwYghfKkWGOQVjzJrUxo9bQWFFdwMdWyMQKruSrG1i+OPMyb2Xs9AhbxvaiK/zWRxAc1u0s
MtSkpLP9dMbD25h98ZiWI5yR/ZrsMAiE9B3KfyRB+Pmmyt2vUlVuGhFRGljsVYQULmygJouEQ2l1
tgERF30lz3fC0qYfoO9+kuKJEwlLrRiydWPK5oGPjprHjsGtz6lhE7h2p6lfdXDyrkuMe1LoV5SZ
69bbebeaIpwHLK0pqGuYPqsrCSoTOHnUuuAu0w0WnaQDs+xZDFKkRripftBaJAoqt8cG7PtmJQJs
Q7qUzIQdg7rO3+fn6XgTZApTKPj9/11KFvFr35/F51dlGL1rBH3B6Sy+BQfCV0AoQdk8/kR7U8CU
+HhWDyw4EbMaACS8UclvsPY4Oq96OJl2Ui+6MDyCy1XttIzbA5rTiyjn5iaapA+Sa79R7zwer5rU
JtUqqNZhSd+rAi92oGqvHK6ecv//RZm4yXhHMef9pnHh78uIBRhyUqSDLj1e+/DmF+oNx5MuiHTF
hEk+lmzGLMVee5f3ikAcxPVWdC7LKpni7xdxpUm2xyAVVUBGteojvQan+QxvxOdo6z6P3ON57mwM
aNkew6c+LgY3mTbiCD2w+kN7PVHJVmEaIzdiSVO55ONc4bjV6BbE8Xkhd7BnYmgAgUKzBrENhig6
IGkO0hFkAmsrS0QExISt+kFzW5ATiJP4oi0SjVwSYsU+uAtlmxQ7s3fhQ3dHksoMupggUR4v8kcB
03uMPXaD4tEljtVaupjgtSOogAHzdoyIW5wE/4ZoZOTwa9U4Hu3+CtVdaHqDgyHAMVa86MEPtNYZ
jZfQ3jNj/O3q6v2ZyH0TLxwU23tLjeJw/7EF2OY31q38RnPkpA4QD5rWEDV55ulmHBZTeqplK7wk
6EzO9U0xKfpATSwwMjC0dfVzKr7GaOJ45CzsJWlVbHHFcvBasc8IFDvOyxx33B/9Xs3Cv3bfFrB1
mwvLnFhppV4tqiNRkYeaibqLMRmxefHn3pYEX4Q5hPYTW9p5LiM+dc7sT3oDay6DAPLdiUyiQgAd
k1NPWtco5hseufS4R/3HXi7AJd58W6/LiPZIo3+7hhQNIa0n+fJ3vxiWo5gGyHPGqOcy2a4P4eHS
o5NfXlAJz2jp5i8yXh4+PY/Ecy2nKuTBfGiHB8go3Pa8kjXhG8SKsOy+6x4ANQbT0KvdEL6y7EYr
4U0NpwX16J3KliOhInFyFRanMGtKvEidwvWhxHmz/b8zJDeZRV9q9NTZ68bztw05uUWliAMjhAdT
dyq3tFj7oyML6d+Mbe63YhShOnZ6dJyKdb6Lyf2W1Ndb9h3OLhXB9cNgsYgwy5Ph+M+yut4yYoWc
N0IDwa+F/KQ7jpMbPuzSSXd3+i379RdOEO/BwOL4VSQBLoy+qkgj12twc44nSUS3OAiuLoNCCN9c
vvB8vRydym4QrOeohB9AHg7ljpc5ARFj184zo80EqACyIlWvrskyweCiZtdHnvmgx/EqiOtqcODK
Ktg+ho+W+y9Fz/qUEhucU6lYxlJMskGFx5H7E52kV1+4RQVsA/Yrj7gp9r/EgwMKkBxeiGuFkydq
aTuxH72sdTs+pbPzkLuBWr588H7YzQUnpHTBH/dG6EqDXV9ocndkxCI8K5MVjmpom3fHdH3QAix1
jqcSQcI1wnB3OgA+lX8JB5+KJzM2obAdxLKKB0omnBB0IauRHP/1ssD7NnMSEQ5tY98k/iAu7LxG
7nL6xidPEpzpJZ3D1apAWj3x1sLzOprwgX9c6kxuIvu9mZ1he3HahgdjcgAJdzt1c/8u7IZeAdj2
5ncec+uRYyPmbueTLH6laCfJzpG5aiD1t4MPbW0gJi5Znv/CEf/Cd/vwpr6utWG1Q9VRtpI+UI1o
b1eNcmT7grKwhYimT+ywRW4QDDQMqcqS0/E8qPTh4qDvaCPBrWhd1WTA4I3clJUH8KNBdWOuDc8v
BAPu9IoY3mIPyYQ/x6bJb6C1NHyxHwJJV9bLTSqbnblfFXnmC+mPfy021f5CxQmUmgB7L855a/lQ
ACXGhG4/v79d63HHLCFkTuHoJ6eMpLdyFKbuBH9JuQ2cv01tp+SW9/D5s0oAsgLjt4pQPkxCqFxD
3D5Hwu9Pty8D+4sfmQrxNRjjXS++GMgDtvw618R5JJoZ+CNKyjiRnmWiYmZLqry0x3TAIQ2Obuhw
x5Dpz1SArW6ZHE3Rq563ESXMzPVVQcwblllf/xfbY44Fy97/TVNH9La4qA5Ky7nKVNT4aJicJy7a
Wqn7mUMuE1Eejf1frgFsY0k8cuB/6N3IxCoqkf5ztvuQ3j3ToDzLjQLDNqoEdOZiS8nq7SwoBVP1
IotYe6PFu1XK7eDPAZ+rONu/YT+cdkm5Lbem8FeWYPWdn+oCvVNxEhY12d5nSK6zDRPN1wGLQVW0
UnePynLHKjtfIx8PDdQs6U1qP/+7IO1Ahx2t5Ym5L6mZoil4vQlHlJ0NPbwNJhOI4EHHb8v5zTkP
RiNjCuNyBTQp8y95bn/MDZZ/aHoUBYkSuvwcuOwrUjnY/u0SbrSawkKLc9UYWExojyl5TZw7MlmS
Tkd7JPJpfeA+v7Poc+uGWksy42n/huzSPYsxvmeGNwL0o6he8M0IoaYYBjQNEh1Tv7iRVaXp0rc6
kb0e5ZNQCdJ7S63XOxovoYcjJ1cqYzC7zBA99xr94WhG8EwgfIRH5d1RSBNU/sO43AKGEQvdRENe
epn+4kByDT83bNwNtU79Ai6zq37a1PhknY7R4uOS3eVDa0T3akgyI1AEB1VVtA+Kw5ILbBl8OzbY
oCQPFeX5XVVZFtu6e6RwSAwpat6o2psWTKQN9Wz2hvBjxf9fcjDSpRi2mX+VPtzGikMznRJpbL5Q
unagv0LYskBavsZ+ySk0QcFpPPDH6UTvW0g3iJTypm5qXGDyl9wV29Pgyc7kr6g2+NdTWWb7xqdZ
LYjRF7mjO7BTzf+l0bn0e0x5PYKSroanz/FMrV2wny2UykNv6OYKdr8eL0JvDVWd7acJN03YJ0L0
pv7Xu4sHzp945dkVBT/x4+GXZAkGzgQYtHJtmglZ+z4nWWOzontbwDnR9TxEw3Pw45HbnkE91Jsx
/FgAa0UkOL31Bc/6n3ZyUtu2WStqpArFTPvrdgPBr/VHvK3rVxjBnDu6xgr3qcZhYIFvHakW7uwA
rVvswFFwOsqkv1bTa7kekELHfBsnZ6nz0BDrDXaeHh1KyrBuw7EMV6m2hxB8p/fdqb3AbrjumjY6
QQY/cSnf3iaMdfd0qi7q023zyepkLu4ma9yVas8RlFozDM75BbKhh34QhmEgz/NfL2+sFuvUm3qR
YQuA+Ts00JFfNuScGdyzLN6FpmKdXDStaKNKl3P5KYgoW7zyhz2h5JOU6Dg1bZt9fwbpi1TS7nFc
OKJa9nhQ6HbP+rpiVLlmnPXY8MlSe44SQd6w6sidUq29S+iY5FeKgUfXr0JKiaigqRZq6A2UNWUa
4tbG1IEH4sDH2DAZnlvczKxAd2u5zvxnw3sQUemaCx3kcZWwPDfY4ga2X0gy7kHQ0zH/KjAtg72C
1By3HtyKkv8BWeocZWuB7baGj8YZn9iPODV2hHSrFeUvHczvqHeiRo1d3Shx4OOtq3w5V9dVstp2
LQowIHKHdsOMRbMQ8tFo+nQl4dmLsqftQlybwoB2riKwDv+HV/hU1/SJMao8Njt052SjWRYrQTwo
ORkuo1ZQ92Uu0y9iYFn8p8Gp6EY6stNFId8JDMgGI8aRgBLxGPllVYNYBML/n2PMllPpBaJvNIEt
pqG5YVoT6xLln3jwe6bW+ml/5kMRJJQ23Hxqsk4DAc5rc1k8ggC+z3HRpQGrR7mSis/8gxJrq5JP
oCefFu/VVrxOvV77Jdj03GqGDY13mFiIHEoZIRIyzi+zspvsxhRw650NM6x2s2Ctt96Io/dzEeSM
OGsXoJ72tK4/iiSOFLwtvVyy95AAyzd6N0SL0WPgSk4O1eOT2RbR6IvP0k9WzM/kYVoExAaF6VQA
1y8EczKw22Ao5CXzoz3nLFh5D5BJQoPU9NvpdkITd2Sgpg89jXpMkD3DP8T1FTE20IqVPQ5uerse
erxh2ElHhIMoSmQ71Sif2+QhD/+5yGjP2lAgb6KN6IvoxCjgRZ1uMQUD64CFjGr3UoPFqUd90JRi
QT5psls6WoXlxSfhwT2+SaIhviz5XDEWpSln4NwuEKwmZw9RKEWYeW43W1y+g7d7erqN4lgX1P9S
4/s3z9FnNX1hawiyxbQO/BTvtZX4rzFUyAUzvsbtSMpGvB4AXjF0tWpl9K6vkhYo4Bh0kA2Xdx9K
JPwwWm0+mx5BhigsnsTWI0AkOxgjmjJQ1HYY1FrUadriFkifQ0WrYO9jiXrXpbpUwfACeQGDWL8Z
SnnFCIHVTmWjXacqgTuyf4QUnVo8ERPz+pXOKs6nyxKlR9DVVKO+9ludxPf97GuDhZgdEJBghd63
WScsKvK+QlqwOCFsU5ksQw1CEHE1u0PJHcVitJGpj2YmRx6mkVwjDLavOcss1NuDkdUVELSxCZwF
ItBNK6I3oFx0G9DL6QCN6J9U1swRUovaG685j6qkV9sAyEkcrw3468hSvv8Ge3i6rH9jWz+/of+c
R9a/xun5WvbeOI4fytZZS5308l4ZCVBfTYd2pLC80EOiYUtG+13iV5IQvLYdIO/Wo7EcqaMM7wnP
4s8BIVmNYwpnyKayCSj6JUAwnNqgE+nROlN4hTAtR0cxObCju2yT+fFF2PkuAQA7lJI+Xo6odZUP
cVSsdR4wulnk6o56o4R2x67dlUYdRQTCIOn5wtBqnntIGOifec2zX6Pw/e3SsN5YbOVveH7Y8U+F
K5dgkG30taHHJbhYFI1wDO2z9a+nKOkMcDt8g8XFKX0KFO3n4wR0UOIMEyRxSePDwxTrWfDTwiL7
cGyPEY+HDGAIhhMHNrTQJwBTch+8x9nzrRoA0OaoV1W/adxGds+VjxR/p+Reso1oFFB1T3QXVcy8
Wtv1jGJkV/4zRUsBRPOJxdJ2hZnOsDAXNTQ/xh0+8bm1UTzYbsKrurvlNvpZKI5MQSjoVjDwOxXb
jCzv98qsw7G9SJZKPXNfVoEmZtUDnShRoTvdQyvxuclyNCn3ylQ/0FDXI8nl44i5s9uo5MUptAJe
zBb55OH9FKsF6GFEnZNg/GzW90YLVFSRdEz29VhUcVGVnekIP1tQN934NWZsX6djdWAUPlaVywDs
CmrBmfTpHQ6vROrZztINA1QEJJ/N9nLctQYIK9EGtpnbNxofWHIlrdARQda6NyD6Yvh1u6paB3n6
lkPfzoKoRoRt+M5kJS4WUFZTTonrsrkGgjXyZbs++Eh92SKZpCr3iO41wZ5b/VRaJv9WXeh8DJ84
Lx8D12QZP7WBYBKXgOd6o6kZxY65rRp41g9OIiBv7pRpMtmzX4FDjQUIgwRT88d9+yV1+uQURigY
pJQnccilXl7ovmQRsEri5Lnq7eFRWaB7kghUEzAKsT0pL9tcP4QVDnu7iYP8zoEy5m96Z+wyrGte
januCUfb2oRg3OmgOZOwbPA+KVSukaPyjEDeGBIk+E1tUQOm3sgsAIqT8YrG1XhAyBHp41g0DgR+
/Zp40zjOlVGp6RrvqRLDL4Pu0/j9QHVKZZO/HpPsOiC2c15MSRzoNVZYu3QtfuVYGk2kZ9C9iTdS
NjpFM1r+8ObK/PT2ocf0q85VtgllKknj42hL2l3/GmnC6f2wQDAxnjlLoLhMv6GDEQKMx+33mquf
IskBd3UUkrkQc35ME//IJVJwpM+ua5fs6PMEIGmy3orByAR6444Y9DzAKnjzwDITS/mw/6JVbYKa
Uo1Zs7a7Xzz4Bnjwl5/Dn9d6JVup5qo3s/PaAUYivlrM7UkAhf0QdKPb/aW3cCYu1DJ/7rNeGHN9
aMjQt9cxIjj+oIFLw9dBXxF46wWHaQqGE5GM0Eh4+ZUv2evALgHD4dUSQCQ4DnH4d8HWlzzvzxwp
2+N8/Da6+FlRFktLJZvJdkaoq+qBJMvAfXA33aKHTaMhmLYDeBz9APMcBEuLao/VU/3b0o1tB71q
7UtaTZQUTtCQEU3/+du3j412tppbEdb9JuA2AI7zDdrmQ0imEQ1SMB+JMUnU0AEdkHVMCd0dGDuJ
bj5K0MQ9I5ucKygF2MK/B6WwoMSNeZC0KQjCzlvlcc0Lhi4qn9c3BDyIHVlfhEOI18cJzJcSy2XX
oe+n2uVSgvKEqal5Fo9WSWBkbNv0OQDCB+Z2RkaIUOh+Hf1RwQPb6qJFu6iyj/ozrtAEn5jqs3OM
3kqiYhCSGc1AEzSlJg06iVgg3a38LtkapEZaafpP+v2wOApzzlCA2O12aPXkXR+UbtH9YI60TtQe
b2FX8tkGkRrhoZy3bAACQeGBfU1LXKaeMB3gxAQCpNbnz13NAJN1cvPtPUcRZciuNsiZjgZLFnvG
5PFzkBWI1cPgWRO1x8KTlh4245hoy7K8joFpITRik2QUA502ROvX8rrHjZYXH0D+MSJwPpqBwKLW
BZlKU88fbONKub6jkxWBUDwJJy5G6DORJyYBuaAebcZnE9tOMfQrdF3czXvcWUEibfDgmwWo77N5
PrhlRE+rObX8XRhNaP2XNcBTZn8aYCbfW104NxQQe6XHPgF80273PudPjsXKWl1HH3/cCX3aF+t1
t916f09hiFaWe3WquAvn6K1KQ3BPRkVVq0cwgUh3sdzAfy/4ANC8obDBbdFUZHKTfeEL/FnOxUF8
CO49Riv4lSzmtlvPS+P38sf6Uac+aamQ3zQyf+CRA7b0dRjuC6T+rl0p/ysvxJsYMzo7gUwh/161
HIhs2lfErUkc5OMhM3oGNyeTQhGDY/Gv8zFUn2gNcGf0YrSZP4LsINh6/BUOcB18Q25LtioLoMnb
tEl92rfFpJ6jghRfa/RzYAFaNukKsL0Hy0GrZsyl+lcdl03BY7y6c38h1xjuzr4irZMGfAM/jPlG
kOXOlOVn8zs3dr+yD9zZRXJv29XqWcsnK50PftSu62Lo3pl0YJV3E/mYRgfO24O+DWOmWSIIhq1l
5/ZWUC5DLBi9ItARo6KQWNbikrFpZaXtYZ5rXMNSgnOIQz5t5tUxzQmHyAKUB3SVJDcI4JnpbcCn
NMjMOVqAQwiV6EVe0hFwgitQtur/W9RdXnAx2EUuX+OQ79rqTKMNu7i3Qc4iqFtZh82OKbTyIwqc
S1VW8DcAEoknzw7XH7JOdWKsXhMKQqmxtjaDqkRna3gBYIxrc+FiCjpbI9I4eirt6ZmgNMwJQNKM
PgmuaQ9J0M5qTV8HFtcnJ+2gj4DYTQYUOEJ948zmIwXQk4obmT7dFoCKwfZOmLTdV62xWhbJZiyp
X1PlTxMu8Qjqhxpl3ThtHkzl9OAKTOfAiN69NRVxXaJL2Dx7D5OY4+FOOcdJ65po4+Mk3vTvL3yV
QlhF1zbwBs4M/IAMY8nhdydctyly2/9spx6b5YI2J9QrvqeO2RwM4O7BQBITzeQhAN38w0yfLSpQ
uxlJmwh6dgs734GuF2sTosrKJkuS6RpkfwHcLIrbZm8/Bi4FHRuqCxyLrYiB19C+rJISXk/0WB5i
WaZlr2IBHTg0e8xb0FtGQp4w3P4YV2jLfpdUy4oG86qjf5ALl8XZGuj1FTq56sW7rhHbevmHqaBr
mv3+WZ/hvjwqdFcgki6VV9/EANl0L243N52OTmzYLIVymcpxIeDe3Kg3fhMSuqtl06RV/p5OjXVs
EHDljYlEQ3LRmdMQTCYMrn13M95nwQGBtA5rH1/AgNCrp8CWJ3y9nIK01BJDPf2PQ/73Do4jL2Jl
ur0SBCpc0H34+vxp2mMLxTxJdw/JBeh2VaH4jKlyu7pNgOfxLD+1eIEvxsWo5Xzl119EIcMMubid
udz6ToDmHJVbYb3RVXymA2rgd/lsXH2AdqRTwYbKFr9cc9DP2bmAXZSNTQXABfc+pW2w5nbC7BwT
Es9HWXPKOFCeuvwOhTnS5C0D5FdTZPxHFhdldo7vcyFBQI3/9H38QoMyN6i5rPF388U2lQGpUFtG
EFP1cttRgZQwPMimDO8kJ2W2EN9CnKKiaqnv7XARQf/TxBy2gPgTNk1bWLhoqQd6BzWfiHh/xPk/
jsh5tz/7toh2Dcpvwgp3ak0XSvVLLuYxCEwe1Sk5ZuD3qBKkOZ/Z6EAcVM12IYYpk67CzUsoQr6E
g7RVxbNUeDOTJbSnH6K186FNV2JeAiwDMaLcYn8hUAlpBmtaHj/oDaQ++ZJ+ESeI7wmFTz0oKEhY
ROwH6p1g+Dy0J7Xfbu2ouO+U/fcr2pRaXVBmXBoVfyjuf8DpLS4jnbnikPEPyu5azrAaOd/BgleM
GXOeWr0X8LMXVZFhRE58RTZ8Dm0S+j7MP+8xWAmKkCpmqyNEs6QyWr/8wvSnmZZMiTVA2uY4ejAO
Il36YBx00TsNfZb47sZvAjB/trc0Iq9Jxf7V5DhMRz4HMJJz5h7Tr+MGnmxlagQSVaegekqG7Zl5
XFwP9uSrf7tg/nOFHekmmYik64Yzpmn+GjTRi6Y29ltKhRlcHuzIVw2KOCaGfNcjRMR5d1ezEwUE
BP7+7IT5avjOlPQEP/By7WmBaaCrOPFnruLzquB2gzwJz234X/2Z65ZhFZAFreMoTZIfn1K758bw
XJSpl/pghgkWqvT2hNUTP1p0H2s4NCMSnEDCyI2hZJmYZwQ+sAUAHBMYX6CQw3TEQz15UCfry0dc
Z78gVTEMgOnZo2uMh+JAsC6dvk42ElxzltcBk78/BngVSqgz2Ad2pgUS2mDPcpiPLOrv8AMb/MuM
NzzLW16HpGXbFKjuJ6fszJWhSqFytYCeiNDix2ns0nEOO8M8piyS42xYRjNFOzbBBgGtVv7h+DF4
bdYFIrs+JVKQv22LYPUI+KaE/auhlHplVHbP/yWfiQtjulSVOPXiNGeuO2N4s6k5idKNILXwCHCp
GHFUo6bAIU83Y/gWR0NzJC/uWAD9BEMtDEJSzaj1vZreOwmOyC/pJP6bAiI3qmlewTWr8O58lOPj
pVe/0TFNCATwFGAgtjc2HdXiDTh129++4WH0KG3FJAMwahtaj8XJnqdmjCCGooMMrT5N8Igy7rsb
Dmd/CksuJtL9siyHw+CIlXEru3SiE6cKvcRZofDMX0QocH+m34uYvr/uMvk5wfDj248zodDdj8Yj
PVOvZ/Rxb07q607YB1CSRSI+cturameHratZcIwntP8zpJXVR8mfqPDSeLk3WMaJrCeb7rHHiNf6
k+DxiG/B7InqH768OpH0SIWn3r58zLE6Wk1aaMIdh8O2cldINhCH33ibEG7XSVjch3r67J2HXqy+
iWat3abWkbmPiZSwoAGu3mkwOezbWRrSZyZw2jRz1wGu3m4+VTk8ghxTQidcpcknNTAj5YJaZi2r
2aQWhJqsZMWzorxPZB9MR1nnhw3O/RkTzfbYdjzR7Nd00czCRvQg2ilEf4GbAn7PryKmx2mk11uQ
Tw3yFihaoyiQeHKurqUjjMTPHLoulXwwoJy7Cg+Rqfkhy4w8AANbP8L4vV4t/T3gZyDHvo9KIcv9
71RtvgyD8xrqZcVe3mSBD/PbESzPrtE49ZPUB1u+L4P5khmWeTnHwmCho2CUkbKBQ6P1wqdk7OmQ
ffb3ghBeqD0tJp9mB34SlsGTmqm2ViPW3LJIB9p0JKgR2lqV+3gRqOAV7nuV3A5X2XkXgQgY0YBu
1ToKMfLRp2i8MeDx+qjFVQJ5cT/iZefTxTrVEShK15S3JiEWSvU0dd4ijmiB4ZsMZ0UL0JxJb+sR
XuYU7FoIiIabOXh1FX6YcuGbKXc0+7Npp5TSLBc1m+hF9trhiEyTQdpodFy2hNXnTyctXINQK9dH
ZvCDaQVE4aKpAOD4IkFpoyy5YS8VivD+Hw75qlB8yz0lGS6KZXkUlThxi/pFd6rW2DH/84mggAX1
T4weOuARraxqqPEfwd9/y3KnBUr7/Q/thYtavG3m58vft4wzzX+uzLdrwp8x/0Yi9YclZL2vZjRf
kvH6R4PMOFGcZZYq6oI7EZmKoLIN/B8acQaXP2yVGAQCV8KL9EHEDTLo9K8xQ5zWLXtZXrRduonM
hENHetLbNaR0Is82YEw7fwrR85/kw2FTqakyiYLHMr9CgKohHpJyzKcth6bp57gwsmbzHdCo+2uo
Gz6JwSYtOkZ1qmGM8W9d8SqNj8E+i61S4bNVqb4m81W0lZ81M4yk0I9y8arVsTfukIMpPEitfI7I
HN4LczTvg1eQvOu5zbfgcAjwrqV3nGEqVnJV+NMmLk2VeEzlJ5MoiSo6BqY6jvTqycDrMeJfkv/+
h03rfYIuIYf1NCEbDrM7FnglaCFFJRK9wUu0EpaZZxDVFsWDNFonZVVnyftLiX3umxoZh7d4u7q7
D1kjFLKJbedTgSeHh7t5nXnMkgWFIuCAy6tVtEQeL7cVz0DG4OSi5ZMGa5t6LqZVAo7nN+68fHGT
WN4vcLPqunO88oeb5UcaTFRaVYYAqArHp66ZxcREROJ2L9rli2j/07T2aTiUa7+cf4qiXINsSCS7
9Gy26pRRMB5B1LIVIW1O/5lAPhB5WtCY1hj7+5ISh4GCsth7SIXPzVVjyNt5pNQm8tfsOto2CGt3
M66b1bwjL7s7zIOniOkRHOiKVqSd/WrSow/u998k5nCsd3pssXymyYMnzyMXYeRWRhdpn0hzV1sl
z94GAt4W+lgeAhXlNfNDo+ssM1JfKZFEMpMiPWojUZDNr4JvZN2EhByPo9AtrV7K8E6c8vqBX/gm
i9lJiJfsqDACdKH03TZA8TbVht4rAuyI4NLzRMZPf2Gehtkx2LkXGNGxYtP1hdP4GcmagMEHTs7t
ao0VVnR+uTqQpmW37oKYRc2smytMnIl95e22nlzRMH277ncCMnygTdY6cDXLvkF5JUxshPlIhLto
8CTXeoFCDXeJCzJEVbz1c+UXrGhMDnJFbJJ0XheDDQ9lV3J36WuwW8SG1roSdoHH8YxVO6wsoc3R
rYXvkBdARLIrf1nFSVrmczTLTv8rS+El2AfeDKa9Fm++7jsf1EoSnjVtZ4/W1Gr1i4KVvrcrLUB4
3/wUrYnhPloqT/Q5+Crh1gNvWp2EgVg1qag5EUJ+s9Y3QMptujdvA+5xw/Caz1q9JYgAI7ieIQLX
EYzo8FTeQ1xvDhxjJ6olZ4/kCBYeLffiyvxjDo2xegHPxTTGdUOI7bsflpgF22bIK4Jv6NG2MV2n
tAHmOJDlZB7LaHSxmk9W6Ri9cH/Y6DFP9s3l/ZuAEDWx2vabh+lQddIijcuvx2tmp1dRQx5OdBPl
eGHtY4Z9gVJOYQp00ZoACYBNfjo1BW5eO6x/rvMpQj5zxgl1a/IvXQ8p79w/sVyAyfoHa0m/C0JT
8Ir7Lx4XuprQ2g+DzE42pZaI8bPyfthBEtRSobvkjOSuIMGQWoEu+KEH01D8PxgAbsrDwk5AcHRX
y1gp2Rm/xd8FpVg9Zgiwx4pz5fKis5A0++TN89ZFzhWzmJItDDILekD7Fku3oMHdTX04y3zqhmBq
5Y3mSx1b6RbJ2I+nlhNFIT6EBWjpUCrbyCgs5RhJYh6due0JP5sal2rwv7WhJXqQWuACcnTK0gRg
bjI0ixCD37p9Ys/DD/iuewrXWmrmiuCfWPpbJhyKSBCKoZaD2ZyAb7Chg9DdZXnyWbaEDhsfmIq4
40NRtJEHUvN2wTuEv1QtaPL86oQdVI9KTgdVOgAtA/MoWZY4vxP7sqcuzisfvAqVkr0rvb0IvGWs
tYpqlwGvE+KDAT59ozBy81mpxNAo9rJYciBtf0wui+3CGSARhv2vGmWAYjDL0AVL4hroxO98Z+NW
H780BouBScliUWzRsM3ftpyKCQzEm4tMwOeRiYiEoRSkF5YI1cQ78Ww41PxZvH5N+AdyLgacFmqn
1pch/zOurHgET/B7WFfcmQ71Tw0px/h4wMf8liMpKdyr+F8LzAO8nz8Zq79GWfsAsKNHTbrgdM7Z
stPUSVPRpWqlWf/e3WZPfjUt5BZ2ZdvodFxS3CxD3D8EOP84BcllQQNxMA0VjKauw6Dgrv2WDY0p
EFxH3wPkYA6oR9sX5HiOJDsfS3SlfG6Pr91/roV4Bgl9xzsMa2bfLGFMikz5YR2cvg23xCfCyffJ
Yl91r0p3PEy1uSmNqYSYcbSFkRUaaCFAOG1u7SpAK9yy5LXyt851V+LjybuIUrn5XRC5UETKy/9N
kdeA4RrIFZ36GJNlluscqI18QkPIR3Yy4llssIjVj35iIwYXU+SLUEqR3aPzmMyEDIlgh1v2JOJ4
y2FXnfhTbD4Z+8gMeSOVEhMNUn31qLV6qnJ2w2T4Xyy3YpsG+SpmPCAUGuioz32381pcodllYjzi
sCTA/pc9oTtUoIu+vKeP9Dj9pk28k3V1piXdP2rLYwsF2Cjr2o3xOgdZpLOrerH12CBvdIxgMcf3
tIq3IatLjDyGSbzTRTdg2BHJfGDK0dXlL0iWvSuAmMHLHedc6r3NeMNVUkTjkmT6riNNEdqofb+M
jQjZJ6xz55BBMq9qSqbMXgqALA1B5E5GSOrMQ2+2BD8w7nDJ0ip8Twu1gPcwK5f9VeodfWI5TaKM
SRVFXKocAHtytQ/BMXwTCQnLXFMcruSi1FeY2/9h/5Dl3f3JzOPdfuUQ7X05cLv9SGtPdEZeEuQ3
0IJq14EiSswjy1o4MzP/UiOHWJsD+yJcwt3NsUAsako7X8zmHOfbSYJF3dm4GDLH7sx943qnHf+g
uZJKQQU55mDfBk4zua26pzx99HXE2i3A0e6+VCbDLScrTzVF06+Wg86lP1uUwOmh9PV/7mTYv2FI
mmI016hX6auhlRjdxqLIAi4Y1qqw5XsL1MPctCckIJSgokn/NKZXkIXyCI9J+BD07eKF5CWo50S2
qgNiy9qRdGwCuVdBJP7NW5122pDOKW8QRDIfQwF1WNuZ4roRo3q8zrxDP+itzxQV1zcv0mM8LFZM
U0J1xGzr5HQKOKp55mK3tZO+T+KoiECYTgyk9X3qJs4KTYfiekaxc0sjX36giCuNJxi8QwzFSlHl
egPcoDoUVH46mqumSkricjSpG+8B4iWzxgZq9TmHDEG8+VRMjKySyx7ID6hj7GlfDKfMlP0ASDpC
s7a/AI4HVCceRswPeqipslVNSEnh+AKdNjS1jDrl1StRlS1UokHEdJToWK0WHkqZUifBDMypXQKo
Mn3yIG2qSM+0OBe4WDcYS5Ako45XxChuITy2bd86xnBTK2zXAeorP2gvlmb45AMYixqHKQtC0V1u
vo/WKbCOx9bbFwKrafJOzp4JxSXmFhbuxhs0pdl0l06AefNITr9KhT5aa0G6rL+arvZVxAiUFxzm
GhXLK9j/qDVIpcfo0FtYxjmIhJ7k7YiET7h2O6xcaMCte3vG2A0mX6wBFvxzfNcAHx6P5ZedfpFR
Z6MUl06Yowyk/wsaHJi2rjutCyB8JspBFMTtlbP6/Uwtre+rMTRLa9lGMeBHKo+TVM8Vbd6vqvWq
4Nv8uqKB+R3Sa4Jzl9wmbAzrAIzo7tirZN4GKmKKIKG/cjUQAZt0ByZocwf+BMF4FpkqjWUDVAQ7
NI4mG4SO/Sn2uYAFzU08e129g0WPYRQf2wngVbm5Z4siGaRAvXdubEo5LItm97XIsceTKHLnKmKT
eIOKkyMP33hahkkavr15MZSgzK8x+jn+JY3W9tmOakbdWCsoUIuhg+kO3V6r2ULo0wwRcRx5MmUF
Ix2UWCUuv75tlfeONADS4rCesWBUlQ+WFa1WqRE4u0wx8uf807UejrXf/+/BU3Q0NN1t93fNVmUw
q1gMOSktxqyPk1AhaTsST6vJ/DKMk46fU8jaAy8sjxK7qA6w4e6AxxiRhN+A1WeA4DgLn+JiD4SA
CNvETw4dfByv2k86rzTrHxLGFRIv+v+dyK5m31ZdPhOrw3dm4RAEzVCKP5qO0Z9GQ4UepddssFd2
YH3Gprx/nlWwYvUih7Y3xtLezP6py56QofAwYKXt0i0MgKHeF6TSGWx3dadLTNamG5kHtUKJqanP
RGcX31h1snKdx+ppbTyLer5smbTZeQmBDRlYC56wHB+jHrpJu0+grONPbbaEnyJMdpqT8oCZ2ePO
YjvmagmgC4o2aUpkLxdSxDqEDHGHIsHmLQG0COxMZbz+ucJVygtKKyD9nDaBJj2bTi204fp8GUMe
3ikwQ+tZZBjf6BJM7X5VhaQXHUJqQTkDqQav7BaZkLx71t5iABJ9yu5xlKITTtTt1uE6Uttjs9CP
lKol73NhGhIsGnvPExfRzIxcund11fkwtssqUKiANTlHoMcnkWkOfsqOyoXoM95wES3x2l5zX5sD
OvyLyk8Je6KlfrCcJaPBN3XVsZBL/rUm1hiVgsc7bvX8aI4N/bRwbpXq3ayBwEgdqGhEaIElfaR6
4axDuzwesv+DsbALgtsWspnTnJ8A+akE86n+VR30p6BkW/Fa0tJJg/toQ8JcTe/AeHGXoqnzUJ9o
jKKTll9E39XqlVEqR0NqyapwL9JxFicj1XHEc8zWv0MKn43H5x9K0LYJ78uuoJZ42x70l0jvodk4
35vQmumb+AUH/vOIKvI3zxTHyJTX5JEj1Bi+oQNcqxay+aBx6Q/CKTjGD5AD4/DcGHBceOf1zcOM
PxQMZ8RTFBjCoY7TNbFp7Xyq74w16ULMtxOMk9URKpSb8eERi5OivS5gGTpqfjZ/8u3d7m++MNQD
RI3LVd/Klr2uOjIG1TFZevEOGQm8mX6Fm7ny8OKKuMpxRt3Sa6Ig38xTvwaHcbvaRO6hVJXqgCP0
q/hdjjVyyXULkJOYxBxIMz/mhqR8O0i5Ls4/nhbt/Kj9JAx9IY2Ip6eQrz00Ib2AQiyc4/VPVxaG
ttPRyyAN506UyYUEOqAI16T7ivYX0JFWtm2CYnepFnUGgNecSBAV8wOuT0+fV2gDY/OvMGb3RuDw
cfyvas4msKaVbQRp7332HkcCtRnRnoIVYvA/tT+gMWm9U1VT+itW7FIL+HZmxlnaND3qCb0nlqMJ
8XeaR4LaAkV9lBP4HBch52GWpTjmKdl56khIuQ8e5s+LlN98UlLwyXdEkAFOtWFFVfL7OWH20Fk3
PdxwzpEfHaqAdzQEVtfG6o/mKZKiSJ2fp1FCuc3mNL0oQYL0dPo96W5UnwIPDaUgIrnw8m0PbIgI
pTwcd56xuLDW9SejJjWPQexQpA3kDs/mt+j7EAAFGg56hGFv7B2o8isM9Ox/LYqfcRC7a6XwNa6O
Kyj0p/JDcZ479bMI5GJkvUZGx9HmaUTKxET4/FWL35WHSsNfPQa0pALZxiFZBP4LRUTAxlF1B/QE
TXKznpdj9Qhe4bS970Lz7PajaY5l7baHK47ZVqR6bHzYVzbqRzlz94E+f+bBSSfpHpaM21MQiHeU
y00pLNgQXZ1ZzajZByR2x1BoJNa8+wqg7mRSGDtZGwsE8dl6v6DVuxVGEDjoMgO8e1DWsxQ32UTg
Dfq0k7WbfSbw/hZp8Xnxv/KeNh1R1/iUno4RHAyouPXYXz/8MaOEk8O/VtuIgXyWZPzobn837ymo
nq5y2iZZZgx+c5hjdDD/ZoNyEEAN06ix/yOn4FcCo4LS+pdvHMbWR3/7v1mlPERyLga6PkTDlbmn
ZMD5MxREMKAJCuImLzgN5VzfxlGmbvkMb6ARZkvoR8JtuGF+OJfSz+Ov9bUEdXpv6teHq139qy/C
ZHWDH2FLJre9sW/3I0TQmQxLpllicjHh1wsCFtiqGCbaebaA4vuMbQ6+87R7mI3aDssDaHL9vCcT
CpaU5M1B+bWT0z6y7C9bAaK+DvuwOrOHchVI1kN4zIZp22zSWtIGgm/nhGj9LLEmuDF7mtrgdo77
ARwyPD0eU54mG+jUHQQPXmkxwmLff/wlRM/gmzZyaoGyBXWXEQMiQE2eG5jfZG6g4ndYO2WySmgD
xF2+afMumjQmkBCuaPyU+SHheqdahlM9EVKasuE4egxtU4SQbx7VspPZuVbA+aSdezrcPesmtaU4
uizGMcGNKwUcB3sbvq83svTipz1K+4WnQxBqL0PFKdMWJGWoLm10r53+lBTAdYH1USk8RDgB/EMK
0+KjKzIgqabp6Eoy+hg/2cQpqT7+3/vbmAAMKHwc57/55opPHwwhIvs/ERV1DPNWkvr84WaMRz60
GixKw9w/qxMxdErz5l7+w52K/foISZn7qp3i98Bi9MYqPm0T+NC6G0spC1naSPZKVNwuztnuyIjc
hqEzHkoEA10SVQCfrecrnPTUGvGPhr/t7/ZAsiZOdGZX9QZhuEbLHn94Hp+UcwwcCx4wsP5Qan06
ZHW+2MTEP4Ey8MYYp6yErUuMcLkNJVHOZmA3KCxup7+mjoiTBeuW0UqhrKFv8dvVbO9gF7m5VKKI
6u4VIORU3JSnNjQA6eFzevTthMoKkYwj6EQrPy9AGrymogZJr3Wzbwe8gjtDA5jW6WJPFC9oHszY
r21iCGk0ShhP2PbV/1oGFMuqQaBQ1oekIPM6SYXMH+tqgRT/PZW30IOui8Ca90mKeGrTN/J4Alyp
xaYPEL84tqNDk3gmAXODvid0NFvRFAAIVUbqjSsm8erR940XIPi4Ae97KUuv7StNC8E14+ek20bw
IxURJo8Q6hA5YTeTbRzE3rmaOeGnYkG46GCeCpjUfiZxkKf9tFl/9/4JfFD0T382kmfiRvmfyKu7
EHmQXdalw5E8cIO6Pej8fORusmh9vO+l8BETl4qTADNwzULhh0EcdABaSh+oami4XYTnV+MOqqqc
BowrPhiNLY1PzcMDzvlpfZNcRedAJVYnvNSE3ry4Nvp5cY8U+orlPvGNNzFORr0+BmOZZlLXnyPN
BWG2rCbW2ASEBiGaVrWyvEOZ55zf/mU0F0QJW4CM58GkydC/zqvCzcou7iTT13cwU65q9cj9IH5G
xh44lfeSOS8PrvFU2NOv1LQMIXQVYRGk2j4JFrAXherUAz/V7DqQZRJD2UTmdG79cUkSjYyPaFy3
tw2HyIKYKHy8v8VA1awILNoUVihwfjdRZQzxC2/eMkAsLfC5wKEaQO1lWoPaudhDhpOJkotWpOuy
y8aHgpQxPfyIXEey/Cbs6bJuRbsTW1ZVz2svFBJD9NjDoNEf5z6D16JNGpdiaOJ83ZMBsXt14rUM
rGiyRMPvekeTSOzfvgC0NhbAaTekKuwYkzH9SITXrTuK27ROtS/cFXOb/okVqRMidT2qQTKw2Gzy
zEvBrdl6qNyH1NE3IEr8I9G5JGoncM4tCTX45ymRLvfd4EKTk+ikNMfTEmEXQVZ6yzEnvRghuOJI
ds9YINDOeqFCyFBwDO+RAne8VG+DoPtEuzVuAdMzROqHgn+bT4wn76BH24NahJx/SwRmksKi+jBy
pdCVa7Lk6TEMgyP1m4B9wqRbRfWY+qPc62GGBSD4t0pDllpPlq75UUGgcEFJhP8qYP/CCuEFFItU
/aXqlaEI33FzuH9/gTRxlrYEdKvpfzissxtbcDbblsPU5Qdd7QS0pda/0vJajd6Rs0g0kwVkANf5
0si2jlQ3Fj40mxTm1fAw4r302giq0hhlIn0mg+w1OFGjlHEiXZyjaeJEfJcn9UK9IvU5geyNeHwt
dV3AdtgRHZ0MeA0nuC1A5UrQoRU1G9ZmP7nrxSBNexHK+MJ5zYvd6C3CyAHKx+ssZVYKcWOb8Hqb
4hJ+OqG8EAMYw/UwMxphkp4rOnWOBztCOELNw4CpaVd4ZBcT+8mzp6NpU4632YxuKibO8KEWmFlh
YeCF8jH+rxwOb+TgTazCQJXA8tLHEZVf/INngBvwNsqTQIfaycqev1voUVPRa4uWi6GPt/pUINoc
py+ceKceGCpKiKNXJIwi4YPy/UnmrtqVf3kk2ditI4l0v6v1MAZNj4AWQW6nKDCC4pDKdySjB20i
dIoWpa3NI+xDbthtO5/emxsBMnXaaVvc46EOdnIpc7TCGRFehO7JqazE3D6QhLBnONzJKuTsLDJS
R27Qz9Wq6uqeZDwVGxubWJuAE0gXvTUFrQUpNcl7pMAbSnk9k7FAfe++TjF/Lue61Kkxo+FXDbms
83Zahq0P204hDI8rZunNNKic1L+RXE0FlMIpjmm4C+6Ojoc+jWG4EANFhSi1B8EBHaVIiqxBC5/Y
OVr8Jb0z5Q6EUQPhUVlh6AjB1+IKPWOHhq8mOXBbULxgYblzvOhQSTd3Ys07rtagDCqkeCVi0RRO
yRXoDT/LVXYD9H1IVYVbVytj+90KY8rDP0rMAI6bU/Zkzl8fJn/HKJ1tVOmb602DRCatSJiSlDYw
VbJ2tOHzRqdwjFWCzDtf9UgsVb0MX23xa2kDXoudGf8h3z+bw/uaHzgkBetBull2+k4ki4bI/urm
4L7AxTuHwPD43vnrgHvTQGHE2aLn+F0ZoIlFi8tIpmgdXRu+cmOpcAXJu/ZWMasuK6PK9rf/ROBg
kLG8o8nER2KrUizwFIor/1dJ3HdXdj5QKRD+5yFdj3um+pwInVIOYA1Mxy/sryMOxtmWnrYpTcDB
hjcOm0o+lXdOSciztezpX8YWN7Q9C7qsraWzER0R5B5fca6e6u30l7PIN/qlOq+QfSPFtw8MMwms
AcQEHVZ09tAdnGb3kLg60bOlmQNO3gBHdqGkzO/N8c+h6WsD3ZRttkLsyxbp8TwYz2FzAFX2THMp
GMIDGfzZqqfXLd+sl3yUWzOM4V7prIsNZuaiQl6RcXjXgtFgR07d3PUq5RU0CWBnZ72PvRJjw14x
9qIfu3sL2CkIQ9Iki99gUuH7T0dHtfFlYBHTD75Oqg3X56krvw8ZImMDdjILWuQ3q/LAA26nZ3Q2
7WWlJ+mHcIOttb7mNu0VZASkVQxcuT2i/S4OIMRpKXAstjI6ImX2Tr+2Dx51r1Cj/Nz81TxZhjLM
B3SMKresXDByqaflneSayKMOLlrh4P/zMEzTP4a4exLKea27nXMYh2cC7Ifz+xVrdYXLfuZO3qJ7
0e2j9S02CeGitooKQrUvagYmQevuNTmwAMTC1X1TxaGMFTRDGg+RHQy2hOlnpYv5slSheXexvmxq
pSiErHHppQ1e9EAEpFwL9sM2JRZNVgH6Ab4I3wvqKBPROa1yX4UTTYQ8iq5cy/aeYuW0AQpXPiQk
4Iz0kct6GE5r7EALv0y0RkC/6eSIhdDWlYp4I+E3JizdmBq7FGvYsoWy0HAdAM/encMWWHws/1OF
v7lDEW0lSNmKlulYRyxZxSasKitGo86aPJXZEyofXL3UVzoLFVCKzFVNNhvSFw1oxYm31OpXnLXc
Q5Af/VyqLNbcUNjk03ke+8qIi7fpDh7TahxN0ba+E4Kv2FeGocIzn/N98p4+3UeHpBZTMQOos2aT
v8zKf9I89B1omr37HyN8ymy5EE8ycKF6xsdQdTqbdN908E0+BWKh7BKLO1FVhPdwhCRf4Zgcx7ru
PO0Cje9kdwFa2YOp7WxLhUiehx/XNyWz/63UQsmQfQa1f3OBHv01V3iqxy5j0kl/C14kO5TV6ISg
4DjCPfcLMZ0KONSM1yABHlCO/PG/INBLCW1E8D6UZk6mMDSz76jEZowxTC87XOQTtkvEI304H0Qc
HW0EKvj/WlaAb8cMS1Hv1ionVC8xB32XXRCtxp3fMMXDOm8dp8T110kg2JZZkURI+z3sMdxw+57u
NSUJZy7R4MH6OWdEAxKbLINL7LANj22XCEYTevPOT+W0ruwT3cYibCeaXt1BU7DjiiW2bbCI7ROu
ftkRpBFtPgxX2XANHGkjssgRMk3M2LV3wjXMswtiIyUWz/IbmbUUjSZAqr5BY7wSSnzr/+XXiN5g
QkMBEfc/qYvCWDEtsuyHnt0Hq/cNH8eDU0+dUK8VHUJCAeIQ/UvoDsdiCJJeOjL2oMSYa1hkr4ed
Ovb3HF3LSrK9wUC8/PgQveiAqlr99yJhFbku6wmta+xGP77fMR02YOg6EvDT20NA0VL5oQJIu4NZ
CEs9uOQM/A5nB9nkTYOiFB6D8Pl/VCXrUWw7/T/Exl7BCzX6IzxUww5KKpPOTj9JnqbMQ88mSiM8
gxBVZg9jeOzQpA6ejRmAJb41jZdT4hhOkzkHpeF5/zDK2T4qPUcurQW30gi5BXrMmzjOy84Mo9xI
Jmil9h2c3mUJcFSq1Q5rBqMGs6qXavT6EXIKq/0F5buxSubXzeAjP3qYV99er38DuecGvvrMa7gG
9UjF/DfJC4QrruR3tK8vHz3CpM7pz+op93eo0Y5H4hVPSECusMk3QxxIDydXyofrdK/V8mdSLmg7
XoewagD2iBww3bejxrAnIlJizhKVu4cgcZcJLigaXOL0Owt5hD3Sbo9IYBIhHmuePvOgbVktBJY2
QZRhOzfezNDqcL7JP+0Qmj08g1e33RHpJWGkV5ZdMWNfMqvDXA6ymJ/ftW8/Z2L2mlKmiAx3X84c
cSTHl2GFyvNAbl0C44Bzst1hWycfoD1aCcCXrCglrU0ISJHoY76oEznGjWbIOb5tsD8Q4qBJ1+8/
o996Pnt/FSziUZBQ3WUSV+ryu4EvL8bH4XdnFO7QLAUyErFK6yHEtGPmurC64JyVbXPxSr43yMVo
p/0wlsGiQpm4KaMVBqAI1Kl3iMTw7wlC41RPbTxJjpDlyjjMPh2MmkzdDNyis3CkwuuyLpWsyhVP
7Go84wPnh51D4GjKUQ9OLSFuweNlDwiPtXiSEGc7QOAIk+NONNE8v+DKJIv4Np9mtGSYfX0sDXWz
n5Kd3OrUTT+dC6idbycM/mGrpbxBLLGBEPITjmyRdjqTOgIXkTuMtPoC10/nktAKaktTBEMNdxid
asOrYm8PkbYKHmz+NDu5WgQQvxmYTyke4GVTTAd9+wisZKmXW+K6D8KUgqrdn7v8r0+eYziPOzdI
NLJhYBTNvgZxqTNnzyOfpZ+qOsYhE2rLqpgltwXBfWPjKoXFbNFTTXoTB7FaAruN4tniDnwoKKXZ
uOfodQ/q5c5LoqT1N6uhXoNLmkglu8cKNGSQE2L8HKRXx6SenhPPhPxQZHtd/FU3WoGqBFr9KY5d
xOekkEp/YrcDEDYPh3gtLL2HJ3BB3C9vyLafbkdQet7Pt6poZTNYDCB2uUDqPVD9ZbqCvoWPycOa
JnT4854JqxHklyQ5xpV3HEYp+WSrT95yO6flxF5Uef8LkF2sEDVIsVphFX9Sm4bVhLb3svKz+nPs
01+DZgua3wSp2P3mlaXnjHbTmEkXQUWfYpJk+nPSn9mON0vN8s4iYDjQoR+L7pVn3fyrbHozzcGC
INY3Y8PburS1EqJRSqbqhuJYdS+IjPG6ClMrdaSUKyNJr76HZoTWm6W2mv22zQbb9N442YIJjdQC
b1u7BI1XzaswrDUBZEeK4LJPr3HWysmSx0edRlQxdCyJ1kNUGzJvKPn6oeq/FYjA5eG3SebZWk+1
CJ3EucsXwEbs5sd1oQJ0EEofABN5lkNX70RogG/qqpR7cTeT+/TExPhyzTmcrvFtQ7WQcpTHqrND
YrJT9q7QSNwTmNAJTHrqZBLnZFlB6sNeEiH627wHiVambcb939QnYivlRCbwnmsgxwlr0L4Sdubw
S/rSJUoWCYmCVeFdtKSSVe30Ly9wVYaxL2h8sAseHC5Hmpt6CfKBpKklIMYP9IXtB/ek1LPOsEWJ
NM9JOcfeXLUx1z4WpW1/Ue5IaFe/OkRlV3ofv0J3iACUzYBHfaGpYmQqTgL/pFwl/TP11Ja88eeC
ft8YTpIqNhMkoTOs8ftXOLmp6xNowjV3o9QE0qTF8wwPkMaWQX6EVFqcxsPPsG2gKplDl1c8GDLi
HWKoUVwXHaRwwl/zewClOiwCODZHHLQ0PhUuniP48ctYLpWElhf3+R8gXMUWoP6cIpzbSZIkZBmE
9oLWBXcFjsFRxl1B1kadquhjOMyANRI3p2SuLZzEDADFgisc8DbXQ2ZsilxWu7kuXCNcUOmw3sJ+
6QijJrRJwiRAA4/uCh5hx80UEbRA17tjtgR+6rhvkqzV70mhODCnHC7dFjUqG8HVRl+uQ3cZV9Hm
p+KJzgUwsiKVyKIMpZEkiYasaARxma5Z9b8uWAGB1jWij5paSRAgqOiRtv95AmMGIkAu7rrOPm8R
uh+ZKKuiyPbFivB9uaTO1JCUd38a/cO1FWVg+CfbZosetNiv45dqfEcCk/qy3oM97IH7Vg/oZsiu
1EL3y1qz9bO3faWVxQisj+CK9NfscwNcOvcRo6U+CSjzzAivU6DbbGQcPY8dgbGS8FSAkOpqDDKb
TP7IwnR8XmrqsapL9NPoa68MLGZOm8ZqHgkgXIgJPInfppxvfOVtnJAnrxJhMFzE4Lyz4rerTUds
qXNN6sdK1xxnTMWdin9zfr8X7TcMbTrOW/KmonfbL4TxDiZ9Hcn0YZJBdjN20aXmZuyZfK1Oe03O
lfRUjG7tl1nfXWzspuI4OthWx3t0G9HHtizdgogK7SzoQ2kmZ0cn4Z6+0qbhes2gkuc/0YwKj05G
WmcwIxDMo5jmSDevZbTWT+5qegU2cS7PLYNTdzPIcCpV78mThtilonml8o2z3QyqAqV+xUf8hdEZ
u7uu+Es87/5YaI7yh6pw1Vzh9HOpDVvu8m+CKI1D1dTHNEaarx9ua74pF4IJgOa5hTHQh9PQb66S
CBd0zFqscO3xov1o+mMtJSo4WMz5ITdCYft2gFA5xWcTFMm/VJBCUJsu1d3ccLnnLI3uNowH3OON
Os5iPgmmkk6bh59LE/fDyb3pdTU0VWiG7xu+JoSh+nC2JFdBkwKh5mW/g7Pu4QFjCvFpT9NVSY+e
kVlONYn4KLXzJHSSv0DJDaP2vVCOv3qegwGhQ/uAcHul1F4/26Zp0m5bMSMJuumWJYKCfIRhsODI
sSf4nNAGvbVdXnstL58AHLUzPEWVImeOW88KDnq2LrqjvPFf2rOKeGfsp9GDgcFWgClP2LUj+0VU
oDc59N/Yb9dZJkyy8QC9+eD24yxN4U4wF2kxvvkYtvDI26ex7T2MVcE5R85UjNncEU5nJRlNNn1T
nLSfqhp0NxzrdmcVpSs9k8q8txYb8ZI0xM/JDq/VB+NBtGBA+DzdHURpLkBn36mJxiSRTaGDXhNV
+0QLvoL++F77NybvmzlOVk7wprOJGBtyMsOR3NPAbYFRT4VGmRKKqHF5T5XBpsrn+RjUYaSytl7y
uXYfeG0enP+YVf0Qr2/v7yZDSkTxt8QCZ9lTPQWBsq9SZokN1ejkwab86QtIWPuLjLE///8zARn/
VAX5qrgL8VRyVZo0fZ3UV3Zr/WdCT6RSTsdlw1wycJliT8b+LWGoPkSUFNW3LgHt4HGtwuSJaJku
Ldj8gJjn+4gMiybaDffeEEQarzixPdr6vhCvdiAPcw3rGqod70xEl2kqgfYvr3wWTIBWit1Kw52K
mlrq0IxCDG42DjPbp1o+WnLroeLlj+RGLCCmTgRvQdiwqaMJyHXbLnZi7ChtIsMJhV+8Bx8gDuuV
K6gURg9Mmmt6pBCMfxKP+GRPyqcW55d9CtZftLTfMSZmBrt3F733PzGdwV7t9vBsUdtyt/XOO7zl
IBMTbKpvynXqMkQ4dXZSSALTvNrOWw3ruWgk9RKZDI+0cOawGwH7KYIFccE3JoGu/EiMqbS6OEao
GpWlaPLKO+tSehQ9GmltJNDF5xr8NvvDTXtNROXK2f9L41CBS2S0EzM/KSzD6ys3BKcnUzCzd6Mg
wzVxgAfJaKY3ibFwAxul3E0Tn5BbgL+fx0vkrPtyfJjit/9FdcsPtQDAB/avE4aUnS5vSBYwUvbx
x1xcDIJTZnsAT1vJBCIldBT8qcXuAgyi9ClQznrNcw+rKff7Q8FX3Euv8jqf1NEtDX8t+DpojAAO
Onze7b8KGiLfcyjKD0TOqI93W3czzgICdqV7ABP7wa387S0gFNMPqQwnTD9UIbv83z22XxbcHFRO
LWu51ZH02bi0p+CZFzU+kJ2Lur+g3GpwwWsMCl7TyU60zBSo3287go7FkNuscBbZVTVCOqtUxErS
w//+M4D0TpiKeDZgfqrHhQyF0dwt2BisP7E4ADnMsxXfhaVML3EI1Yu/YKwsqh83bDyA4zlsdJ64
kNop4su8mFJZVj8X0qdJ32i6JEsb8WPmBxUikwQBLp/b2c+zFSTpfNEuICoT/DutDN5L6kebJC41
06hVlhdPivFApkGyY8h2R1RqM+FAKPba/0Ja9NUDKzFwzic1k1pkj6qRN+lpefH6ra+nRm+n8Ek0
teTrgkgC2ID8Rim5XtYNQkC0I4sc83hw1NV2cL2PdJ84x6OwvgTTupxldwNHj4R/tWVQSuijKMVs
770iJ0YecklYAjR9UHwqqmRZEIwI5nwzqSYTtGm/7BqQw4qmM/AmOODz/1iDtR6wl+GPpwBjE2n8
i0XrhmPQaoMqyLWDOJCgQT9HcQ7telWppaxIw9Wbe0AwCoZLTGuOndy1DM33vukRoOQLwc9S5wXt
N8HLzVwwY1j3eLB09jHri49/LKCuVpDWqO1PXb/fBnwRx0zSx+3AeFvPQZu5xlK9Xo/YBa6z7ll9
nsTKST9b/M+AEm1rfmNa26zxzsa4KIieR92CprAEzmBjkCo52vYk/hnCmcZpzU0a/VleX40OZYv/
5kjdazSc23RmTeqjL0UqVAVfZ2TrUYluMxKuhEDulA088wlROtn87oETQl6Z56Bkq15ORllgextd
tclVenYG3tXQ1H+LjgHVr6wZu2Q6EKoNnUsgV66Bw/TefjI/Pc93TsBnQJeQ4cdYXFe1QIRJzPr9
fnU+BzbgGZTrVRag65TUGR8rlm+SOHRK8SE9IxqnCkz6rWjJBWdGhOdXm95idA/i7TVACjbiJGOx
Yj1OZiV35FMWwD71SrWrvnJ6n5C0vtFXRtpwGfC76HBNYmNC0vsGKhZraC17nhf5M2i2RjSwO/+x
NEcoolQ8c7iKmlCPthMLDOVz/BHPxJD+cVINgYLpm0rTA0eqct2rnwgDDmI1l3WQL7C1aZ1hkMcd
DkbS4TEKBRsD62lbhDIFU6cfiG/kmzB8SfJPi3TWurxeC3r7Ka9uL4KKqcyxmJiS/6vSAIdlLYkP
GdvRqPhr19PWxOxydf7IG8oI+u2OOIc3U/lB9P5K2mGf//3NwmujYh4viET4qG0G1XoJpQLNlIIB
CNn/O6nwiyCNZjypBYaY5b7bMma3zvgUHCIDN0at0PL4bb1xoiSiXlg7kK1XjXSf8BC5u1bCNm0B
NrcENurGrq0WavXxCipWNaPohHjkzMiAX8Lco+4uyAmJzsEFJIXAYqBkvwXDtowT0KUVhMo1m2ad
+sP/Wt9nSHSN6adBWMFnYfgbFFbjUsN8LDgMioVvXOg94AYvjG+MStg/ihZf+lW8biy2YcSLV+g+
gy3dWBRivfKmztrefyMmuGefV3mOkrRO9s04cXBFAME9oglsBGeAdoUUWxwA/aPBMaYYapMfnBjJ
JHm+ZSTyJgdAPzvoWCt6AH6ut7M9+sNwVpO7lKK4W7j3cgqe5W/wK3xmNJIyFN0dVNzb4XCRzHkl
Yr6QP17YkB66iDOD3LviDGNbY0+V+g/NA8SAqM2OFVVG5SWu/p0UMB27/pjzY89oK7U+xB7YXjds
ekZL8YTMF9kk9VD7Ds7vrseDJMC0DpTguHK4H9rRx0XFWQJhTLACRl6tnt/kJrwHENlhiwiO/VRo
hIZ/GKuB8Jie0p7+e+al4MNnNHBrceYdR28iOQkgDcRPBUgKdmvEk1w9K/v27m16dTEjOLEuPDRg
wocThMELZVHGPSwgMQcO2OudXnJlxsqggqHuNrFVtIvVj20IvWOTdpubyleMqhlvCyEYoi2n9gJ5
idUTPbJ+muWLFpNPOLsNA2T1+OMmnLCPL+pIGWgeXv1iPQ2rF8u9yqY7KSEIZ6wssPMmp/qBIma6
Ei8fX0f7tLMSKmIaf5I19JX3OR2hAwxsN1VqVLDAL9Z3WZkphek+52J6m38LvI0lFWMm9uz3pDCj
arETD9XPHj+J3XIrxwchGTOtt8qc+m9LbrSruNJhYkX6XLsxjVlfU2XocI4gt8pfPm2Kh4yx254l
v5xdJEU3v1xDF4KWnntUFpHYTqyAvFVcuImu6ob0z0aqmDwy1odB/IYV/yjRvnIO3ga3HaYqK3Fg
hIfI25YB0VlkzPZbJMEC/OYrcWpfkM4rrBf7F1LhDk4cAXP7V2KJ94xtUskBFPvTnfUQMiaZ/MXQ
afqomnfXG/crqcQkbVA/IM0qirmciRai5GCX8rECKt1DaCLc0PNMZhXoJVbyKJxHXfWqfWvLKErW
Me6vsT/C4DYasAm1llX/UQ4LgEshl+qpakU1vMruYIDxo0MKHEnuSRnCHF8I/RXXeSIoKQncP1LR
mCxNarayhxhSGkQ9YGiq46vh4DKl8YBkRaeA5FHwTDTTorPRV5k9zwzQhnXI0g/pK3Cl+ShTqext
mfS6ItkCPU3ZmaW5igAvWDPCKZnxe7Febd6Fq6G7GcDarhXAe3yjIhJHHyxjnaFjXVTcVd1U2BJr
O20GG3oF1EH1JCOTNxtCpkyR4EYcQnXdykd96NTagbfMgTmR2Cf7//4bGOFuDy1pHHRjSjQYVT59
19xcWHPdgs4S/a0V3Q0cg1CyaYZf3f+Rr31cfEQQZ9LW8vYLnxRynXizd+d8zw3p1yWSzteCnV8K
uUFJ9XS0eLjorOpxp+lYek3Le6EzM1lzcwM2gtZJ6SSo3LPZKvgZxCLN16Gr+FJjBPVTn7G2AvKJ
ueFViz8Hkkxhh+8zFmEuNcJbbl971ymtoCe+Hb/yoW7UU0/ARPvzRrgshoKYYxjk8+xsLHwLV0FH
hR9q7H+iiBP8c0qXOVpxXCujz0JwT1TTRpg6fZIQe1FVuWQsU9+yJQBW+C62bLUiPya1+2Fss4Qs
sbAo2yx0Q9ZWm7ZLjXgG0W3H6Uo1LMgupvEN50FvgKfx3v5kgzh8SptcDfb13EwmYRKhchoznkGf
Jjjdaatk69C6f+KXtO8sy+msZmFSJjp783Isr3JtoInWRIQA1pWcTOWgN21FTQCPed1wBKwBiQ3H
2ZkOKDbtfxADVGI95H2s8rx9thfXDmF61AbPJeajEV91iN99ySh0EwwzlqrexKpu5Dpt/29tgTsO
VRPW9cxyf3CR8v5+oWL6rrlJ0ZO30H5vx0IE5wu9tDIwJNly+8rfKQaqadBu3ffKwdCWVOz02tOL
cngl8NjrzfdASxBpgIrn9ZOlppvXByqzHO1TxbIVKExerOqRbpV61TueAw9VgKpOJ4uRb7UqMbHQ
uqDxYPrq0vktdSAj7G3DsCpqT4DLqHwQXTc5R5GyY3fqh0U4YsSNEHw4Ww/vks2lDTaYldhjjpAr
vtPIZaA87XKckscmWxnMtnh73iSI+2NRaHXr6XyVPitLzz+qbf827tv5+wyopQuDzH9WEDuLeP8z
ZGmzHGaOtBUwwSn9c4CcFMMPhXhp5f5jz65wMnmXQKj0X0gQd/A6IXJSHtpckJ2sSve7QVbJS/y9
jcJOSep2EfVdLGIoV2ut9YtXStQYPklzcszJH44yE9qwQAK7kVtTMtKvea1EW9QKCe+IFe8BRhxg
KJWgGlbGTh6pUMmcTh2sKQsqPAVOrqFqlkkkL2qnnPxp0a7hL+HJnsbTSZ9GRPGoYgTlT1+dBRET
g1JlA/iCJY6nKZ29dGp/8v+oF7TB11xEi+JrRg9rwu9jnbbLnua2tMo25oBFZXk7uVOF2L9NfSAi
lZN/WOdFILWRWg6EKhDhQlrO95xtAhlttamLdC0gxMc22mozE7SSbgvowR2HvsHuNYBtx2gh2Kgi
Lbt2mlZA0eiH6n/VyeFOgTdJVjUgrvLJTbHw9UYSWz/tN2kpaev0lU87e4sN8+7ZIU2isrxtR/Pm
2c6XDbNeIJZczx9DMhKbneHl3afswJ3GuZpyBdJFqGrdQFixA4AbCrPZkBncmOjcUNdSRUWiJocF
dM7OOg6d/EJXhbxw/emvWct929SA2W5HBQAZZaUdOtHpPDtqw5K4rRXaeK+7tWLJEpn/gFCtIPcS
QHmjlqraYHy6qq1ymnEHGGcumkbf7WIOG/ILXjQoBHqEDJJLNHl2YXto9JaECYP658MmYsLoW1jP
85B66RQsfpo4Pw7j7vePhByQXDK2lahMnfeqqdZpEVA5GIrYfCUGk3CW6kpfpgad3tzdGtBHqTQF
K/gn06kV2RtBUtZofT4B9zwmGykQwIRyJYy86NJ+ZDL0EI64zs3OWlDJFJqpR3w0ShhIA5qbi3IA
Mcctr0Y9cWqh14/0soOOCTBFu98pT1LWR/Apktctooei3oD+L/IKMhASebE5RVO7zkk3ZfZgHWaf
dp+SNG/UpmRIz16ApPCXShpOAm/MkKdhzm3GB+j4XKXqvOj6rFG896n1aD56AovZ9GrvaVS0P4s9
DRiJMF0J0kQ5VujsXanQYBwD1gqBqa85R/V9i5W+OLIMfxeYdTWgzPME/gOFdbAKarstViIZppnF
5L9Jr/M/SXvmQAn9eGh7UirCT25tI2FPCJFcJH+O8MINdALE3e/6AUNmtF4x6Kq23hn0GkT7urXD
rCzl/A3SBagcELnbByY+zpWKV1qLkOocZ2DyS7B12//EHdwLfBuhsDPaYYD3K/fcsyQfOijYHyYD
mDiG71tKsetlAR8R+TeML2bq39679ewQaR1Hr0pKc16ONtDdMnrJYyg53bBMc0UtJUW41kexVKMD
clCWGa9F5MXmWuEEEn74NsV5jgCl1SU9Hcpx+RcFp/6a9yTVr55jjAXFUr5Wzy57b2JjVBOF8rEG
Mg+fp62lUKSzMT9pE0jUjar8VwQ/abPwfz8oQRO8yNBTh6+V5Dzinc8ifIuefg4kJB5dzZ3n/OoA
3pIMF0y9w5sMvhNCbEZruryMTbNBJVM2NRt9gwUgjB1cief6MWPNr2tbLM4iFRRzPpiax2FjU6Ny
d5Ub+CdF1VWS1zCCyHut7O43geFEcJ4+2pY0WT8vi2fQSObyGH6Rswg6eJJlDPsqe2d9gjGGcJDN
+GtNixMBhGS42mOeu7qC+XYcy6H1csuDTBKbgYDVjGrOqkZYfn/DAALRH/+RBFE6QmLrM9UEXakE
vkNFOMM5tTaM63TMKD5/mx5NfLWK9pCwsW9ILkyf9PHqYnrOrddkFkmiBovf7lVSRpYtcIJ+Xoft
QzlC8Ow0M10Cdx4mv7T3giMDGY1eABAAx+3lpyyqXUkPt5TNETGMNWeeKM9eYvXrYr6Mkr1W4fJC
wbt4+NohXDX4jo5xQuY98sTaHgPO0sboNvi/5DrSU4orebIGkUgZ8J8M4gcedv4NELqgBxRl+Nsk
Jc7XYFIGStexeFPhDDvb7+e8EiMmZyAJ+g73VSIT00UfLgFG8T0JDl0i1qFwV34vIb0eXgXstdrT
oVvE3xyhzHmS9opyzCv/0rkXPhe5d7SSbxh4csHkiMQ9xee6K0yUSmQPSgsaSShdiu73p8DwZp64
TrQEz8k2ahbPz9Z+24L4JhFV8idKYPmAxACtIXoC1Chbna4/t6ywWCjys7S/IUb0UcVAn7vIYMnz
fZABGwFc/MnsUZ+Yoff1aNIZUWi/xPre2llhFJmy8d1keQaNzZIuYsuL+xiAzfvLmCGt+9pXNu6G
o7BRbjdfcdr2ZJW7MuemhxfVE/VYMRHKFzD3Y0NNccGlVFaNuH4HmjFtNTn6rNJY6UkQPkEfHFGn
F1LX5SwbkawwEbF21SekpaTZGvc8VzzQLq1OtgjEWLVxFfux1UnBWb8VWmAWNKOldsqrjDjuOdp6
Wn3APsJhUsiSmDOhZnKX8N/ejy8+MZmQK+hxT713kwEAZnruXafi1sXcjdlwfzCK0A3fvrzCjBOF
gH+Tww+lZrhBMpyTIuhftvHrTYsW3AXo2677ppx0AUqX1jFAMOsTF6BGDga0sql9AvV9dEXQg0nz
bs6ZKY6TGGqVTISWJhDQzBBrlFS/hJowKbE9Oh5+4GQkUZoKdMZLGYlAfAWr6KaxElHxYXCstmO5
wRSBMB8YI6zbCT2zlPIBQJTdi1x/TWtboUniUK44suAJLSBvlHnHtMcS95+llzGqMsYO/3xT8Jy/
LL42xB5IQ2UuskeWhR2Oo6+rNizl2dLgy67gkDtEbguLHxiHNJK4xPvMoBS09b1g2gKPuevt9Fzl
NIglpULoLQtoNENK33sOSk/yVclHvtLnC2U0DhDloZOfwyIidQD2uR+CBJwpsAYCzkxwx1YZH3+X
6Lt9yBes/XFQqQpbKAmndfSSVMr0vkeEHaP6u7ECsUDWqKZEuADYih4FvLi0uToEZHekGTwetnbO
UAnrxcNloD1iSWgJIHpk8ggAslEtmEMu4HcZ/gtMkoXCFGtSD1qpntdiR1nWEJi103KOytmHbr1x
Mx1CyNggugxmX7kDRRTuXZ+Jl9WkPKGAg467bt75YLkHQK9dwM+OOEMLe6n1LTqwoxR64yA+sFty
58G9S2ZgopqrweRFrbsYSkTfw23qh+V+rzUk2Cz6W8qKYaRHUzOmEjC/eMQfVW6jPkkLi+kEiwwp
WFn8h4RhJo0Z0sD7Own1VCA3051ksjMvapL0kGeUGwlqf/5RbSAJVIdSxJv6n/onSh/cVYcfRdQn
dlSSp+VkFSvgcFadmD/E7UKY4ShWU40joDwpPTG0Be2Eikop6OKE0YgCRXKwNTNoR3rI2CzUI2k5
8RC8wuS4TRAHJqMk3OaCC4dIhMqBu67aahVYg9oWvR9cdTJwZ5AepqxhdxrmwXmWg5dj0rL1dfvT
+/ohTA503oP7Il+hixcik3xKryiNKUkmWavdab1zWsflGQ7mjV9ltYnZ6PKl7FP2HjM0S5Z+tbPq
/eN1xigLDHWeBbcqP6jVXDYwiciqwBcYLPDkjpbqGl7//aPJz7rrzWA+BgnXwfEV2ubB9KHrMl4q
sRfas0o7ay84ghrbdGMg1BwPZOpddN/j26wj6n2RXfOXKU+7zP49Wm+/6jhHnfKDltcWgnma6PGF
ZdTLoMNrvSn31l64EdJoSdaji8tdCjB7KDiQXalwLAldTLLZ0xhOqPfklvXCsDU2OcdI5Eb4Ux9b
hSMv2Lhjat6tdrIbNxEm0jXd+i3v5scnZ87r8aqEPVedkKeX+lC2wEZoYK3Ga5oUpSZ6ZrT6coEJ
95YxLXb4AHnadlDceqUOBsAJX42QM9fbtlnKUg+JwAmga5I/Q7Tr33gfWM2eeciK0Os0tIe6KU8k
2osyz4JyJLTTu2GDm4EkgZBecfex0Wl1bPnZq+e0vVcUjjWBZnV0lXkDTElaZpNDVa5+NYa4wvrY
nwUHFQveGuTahnBsLkP0E3dgEmXUWoRxv9QthzUo1rK/3bWXVW9kz4zw1gC1jPtxhqdZFvUJ5g1p
OHexaliQnUn2jfX24atrIMqqdwBOnJT+jg1yTw1pJrKnmJ34rJBS9HVJsi+Kk+acfGFEGSejK9sq
CwMKbKRrnF++i1VaJbOGKskUv71EPHQ3UGOwli9rQGnCmgJNlUbM0EIl9lLtrP5Jks012arMMlM6
INt366aEvRhQyyAxHpOCt9+VUIDDoZsPn6+Jaf87t0gYA4PBGpkVkyCkmHRh4sFSbgaCq4Mlagrv
xLBn5rXVcqNVBGp4l5efjDojTccyrtTFlFBijZEpimoOVm9S37PHe0HSCuz4W18j2b83c6ctwUpf
KGHTUwG6CwXcaomRJBkMD2uxBUonI8BQN7o7yAeE06IxVq5HM8SOY5FMDW98WVROwFith5f2zpgn
1nbPr4qX+76/mGBVlj0EttbvHd/FqHG8S8zKcjYC7Pa0mCFLgyanrENWPtfo9riVRnnI07+2wofD
uF7HoRM6aaCncYSE1B0DHemJTAY/E3LKcs5X41i4YLo2noBAzgmvhgFD/MOa+BwUY+rXbSYbilan
R17knkOf3gV7RVoxa2Znslgkonb7YM64Gn6+siIVhat2HZwXbzJh+6o6Yp2okGduXmr/xfZFzfCw
cgVjVsUSB7FTeQivx8wWlonT6tGSR+y/G7Xc5gVJ9VH8FUdr2RPLxVKS8obeW4lSkc3VR19Y1taP
Urd+yCpmp+Kih/7ayvIZwGCLNj1dz8XFm9NuBcd6jfsTp2vnlAZNtCXlzQ/C3k4etLDf0mKh2+3F
jwVTySeQ2wTzgUuoE0Jbs5BSV4WPxwsyqRmiawVch+L+va8peSdSMGlgXfuoKQ/3Z0BLu53DID+r
qimP3aTr+LhGWtnPvwhp5jzLipOgyAJD8jqXCsKZ016uyffj7WFuythz3D5W20HEIluHhqq6VVXT
Q5H6NUgOkAlOi4MHAHk80F9IOfO8UZPdYxrgnzmIjF//HsIRn08u7MpKGjWkovOJ9z1SC+PDj4ca
jmtVnQpDArftevNTm8YXhpPaPT2vuBOkO9pGZumaeIUkPixS1geAYSxbCqE3h/H0AndB8O6B7q8I
0jy6NmVqfxBTfOh8m/L981jmsx7gCi46QzR/SVYyPjIWsIiqW1iRuJr3MFYieJO2nuDNM6+7nkRY
mf4BuNWmIwJbhxOuUILAT1Y8lBn8qVDj4IZpvLMGVatYB9hbtdoCJ12XwBCMvN3QV1M9PABPrbWL
MSGESLtOdhCGl4qxtd5YPSMiGaM7qoDB6WD3jfJ27NpJ0k5lNeKQhcnmMZBBLoZGCCsMKY3bEniy
ONC4y/TOthxFw1XNbJf5vBCgeJhT7+MUtAvyt5vdmMGUxPlviqMDEyN5nq+EcZ37QBHKhyrbwL2R
3VwuVlXakYOq/dWBWSr5jtZBnMg37mJSItPfsItymXYT7cTvrGgcDCEti2axoYrAiDv1APamMZPh
7cpONLX/4NQLevEjQmLQ0+EJYyIcXrRU7SSwu51cQAnezMtf9PbJrYe8HpUz+dP8eGJucFTbBXlU
8AJwXzIskuWahgRk2+tS7nkBYGoa6dT/QA8pVtVCEftm1SFVLKgEH0jz1Iu/dhi/ctEHOtnyIr14
C5zSp3UP7iBkDg403oym9Ir8tKAEb7zw0mLDUVo23lNnqD3FZy+YB6c2cMlMRu1AO1/xo+1g8/S4
Q6/bB+oUHNrIw3POpdZuZo93e9fAUGxUvztyijFCh+nfO1/Bce+l2EU0NQ3d2oueLbU0ggv6vFFl
HqysYybz48rAttU4BH4JG0hJ6oRcUisAevk/5SGh78fwHdke9Z9+w4LTPVSMZRD+kjPgXCbwrnl7
69tD9zuoXFYcWg2+1K2hk1ao5gYcLC+XvHEcENJhpKomFaDVp8p1RlmmutnWh91qt/5haVDyqV8o
4dI/kVEd3F9FfVnDcWP9IS5qDe1hXxOsRDHcPjv3y6Qqu5hEGRxnOhh5O7EfOw+JrEg8Wfq86Nht
qd0ZC/fe58l4UrUnR9xVk2FK+vEuk1YaEXI4V2dSd+eMZ9bU31+74apb+AsTsyAE75g7+96JT396
E0Bq644Fi8AwgCe4nzPoXQ4FdyYHtDt4OjrHBe8DgL20EzWQK0aVM+BU4nsEHPP02cg1g4OIfh3m
Li+kbM8fdtL3FfZM8C5l/OcS0WSi+gsIh1QYy/MhJyjLY/5aarpUTFquhVIcFLIpoSZ+agB2HPJM
UNEy4syaqMeVCdxoI644hXNKUKb4zgw31WSzk6gwnator8cKLj/4H4c7A+qvVF8/xXQ/Eqp8msk3
4XvmdukmZFn+ae4OorISAOhzCrS+xVocxL3TfGhxDlqVQ+MJf+zCi0gu6JFDfkSDb4aP4c4WgH+r
2sYEKvB3ptU/L3zPEamf0Wd0KYlXVPrwzR3h9UHzQnk1B+nycr/CFyBzv7TYo0DR5kbmbyXkLD1C
m0VePXXltfJFiJ6rpkSKEOo1ekYpYSDYE4OplkWPaiW0sBwdsY4ptUTcDN6QJmP7eh30GDDHXJes
sjkey/s4uCBO/xdup/qdi9APW6v00kJbWsJN2NXsZ5tyMT8stG6B5pPK8vn1w/7DI4maWAmAIU+M
+LttaINxEOqTp6bb2wgHpcipCwql4rJcSZsF+d1Z0A1f5/9s7RLwz4yBpKshNneFjOw07ivyIN8K
Fl+JLke0je3j40b3n1rNAn3PTXQFNib4gSAxD7Cg0FrhzY1mVpKCM9pskYc9XWtSdxA3P7TYt395
1pLda/u+OhQZ2DnGeWpGEKhI/fplwAbFgTTt/dD0QkarSpZGIE2nglTwdz0Dr/vDQAV3oAkXZBFo
NYbqafXhyvr/6vLRXM0sMNS33OJNUFB+1jf7yp786rKpDIJgdl4QwNeswbt1s4pOrCO81G5dEv7E
yvUrDRBBxUJsoamqcOoGVdT/sXtWZ+tC9FbazFfC+SiGRqM19dJYeRExaM7ztvN7igA6HIOYX8K9
UvR+9Z80HPzCrXB0BH8xiVKp1z5+oiipG5IgFHOi6fH9stqoASbkudgDfPS/0FXM8fFtfOt0tp7D
zT2O2A3OzVbFZjojBIoXYZUcjl4U19X4vFX0xbzY30T5CieFkum4O7N7P4I2uyrG2Vl3ClYuu0eB
AkvkJLADVmr2jLBFK39BzsEnUY/TO6loCayolwqRvogb1NmR6Y2i59xiyL8LOIA0mgXACwSMS4gX
Gn6BKn1I0GhDYDwk6tmzG3zIYedF9KJExFiNb6CWqIbOI1aGimkH3S7Jk8zzr9YKbnhPDcszpYqb
mEaPNs7TUdXDuSpH+HGJTO5kkfV6/DKW5qp5HEKJ7aOQStfdSnNiX2CdDqZMcv2Ptm0Fg1Bp8QnG
QwP0bOhmAaI7saMGoY4+gSMgQSZc8t2qwHkKhdRE7RLeQ6UTjfOw6RqeOhifJrsuNfASk/8D/xsp
D28nv1u5FfvYYwJZaaGKYeLFxQ0NQ4KZK4Ep0/e73p45u9X5DVX6I+8qiDOl4D7HWks5NxiKGisn
H8vWQiwA/C6vrp/xSMZnkApbdoFkst/cxY5NRP1g4DTvVH61SlusAhHWdHhFDk8+o2LpFs+/FPkR
X/dxQFN4UyKVT4aQh6FXo7eDtGy+q3Voab/1ie+0R91ORh0ne8+hBufIjvPsrKAXv7ISeQPWO61b
hYcmp4fak5wr6JzuUWC6M4BWH9KxxslaaAsftpXllR1lsANGKxjNrx/Hzs1cF30lo3tLHc7CoE1f
szhI9EH6+0yzjiDhMXpyywqBMQoV2KruDolEcqCu5HbFvrfvo+8aScyVsv4vW9qtUevoUDMDPnHK
W/gVyFDyyrrhdCzC3cPu41YN0ljLna/4mM+YuJJgFcDBI2rfGvzNIkPFJeKkZ/NFVILr3tVlVsDr
r+tn9BxNiBYcD7aYf+WXMGJA9rkUx55kBaaAAqRBUsFKKrgKkVwYVH/o5+3kMdufmdm88xecZ6ei
I7otJ+En0VFbYOASVBdi54KWptIzRnVncpZ1b6bYVtDiK+gz2UNgXlJD/rcimIBZxmkLPRJjm+3G
Tky0xjiTkqUq71UmeZ3bUZEYUMAdlw10qEpgoXxRHTcTD2Ueml2eoL6QsxXAIJ46Q6Cf37LIzm2V
5gW1JX+bcCzcidYeFB7I380tk0YmKn6tCtpBRE82GhPwAY/7Y8fAv+GAH7oIVopsov+ecsFwni7i
6jg8Rbnr5gMg5VZB8Tn3HUls6KymVSmWVXfw9MD6mRk3vm8lAbaoqYj5jfxOrUrPzqxnWTILu1gU
iC65tYM25YYbQDdXqlqBbR9NKj9xVs4Y4mE+KU9AniqAIIEDnjUxeyz0JfYhJdR3Sna3iFWTxraa
zVKj3yXUJCsOw0Db+jMnJda7GY+pFAMBhLzfiCAecv6yfXK+ksZgLVlOr7KDJBQya4X4bE25UXbg
yLoIC4RcxL5oDYkYP7No61GJlK2qLUpNN9w9uEdc82PpQAzvXMgBM8oMAuxkjgjGkATqjOPI9zz6
Z+4YshGBjIwWoQfiCefyrIHqAVXa8xZeu2DiohX7uJytV2AahVMFyCtiPE/zMmcRTR5x8c4eh+5O
AKXMmLHMOI6ZU4asN9S6Dv3qdbQ3W1v8b1vOqFqSZCxZRr4Clgydz2HSSSi9F01wbIsCxqUYrImk
CorzjaDgakiXOD+q1lP0H31Gjwb/KnqsjMOxBV7s/xyorvtw0wRTVG3dmXcPrCWYx94ekfzmQju7
8NeBt3wqR0O/CBztmzc/R09S3/P3OZYnXBe0EJ9j97mzhFNe2rlDxb60V6j8zf6Oj0ek9dTWHxSw
5jTKyskBiFRNwB8FSpKAVl3W8kUFf+n6Qt58VFKdgxCeCevB3mIJ0umoAROUVtZ50hF4nRRhC6r0
6PRJWAOQgPCjyRqgqS6Rm0UpXRs0ZKaKavg+GwU0XBoeHyOLcbvV/DdDb5ZidG9ODDa2Rt8Z5Rva
MPZ7yNHjH1+7uzPGtyuL45pJRAawVHv7UeOE/LvCKyGWJ2FcruFNeO1H4x20JeQC6W2KqE5tccHk
oeoopNYM5pQE2kdcRj5S10SAPU5URCO23B/i6WwtF3MBEMsBqXaBaV/9Sp2TMiSeKD4+KS4vzhdy
IUhypvJI2PUVR5Aog96Gl1E477qD/AVqZmVUROGN6ZiwCHR6JLGntI5ArUgswdEQ8NiHIiwevx2M
0fhbb+AyntcIEzgef/TeTfvDHGYVR8WKNmGYsTKPrn0BWMHZ1gKlAcgTQtvkVBJ74Isq8uUZCGds
3A+5dZbxIZF45HG/RrckZuk5LFknGboadkczQ7jo3y92zpGTX2aXF6EQcO6Cw2fvr3r/9BusyIpB
IOFAV3Ua+8hH5G0KXDy4upd8qb3Ad0bM3QT3txxN8u2A0OPPQJMM4LcRQxITr+btpfcywNTI1rQX
xsdpVc290zKhi4Ar/soGcs/rLwlK7Hmw+ppmVqSCpWzTNBuI5fLJMRn21CWkc5m3jFYEOyMnOv8y
CZxPXPP9k/niX56Cn0LqRVPT2Xav5Uu+PPMTyijjN6a15SbbqCCQXKWM10CEj/1vpYCnussLGgnd
0WKXkD7UquO9IpYingIZagRDa6a3ddnzAbxVM5PdEUOnCAtKTTlhkplDbPQU5ZukJEi0gkjL9PAf
IjNZKrCkiPGo0J1/YMwxvEVQKI+0m0UZVecwXb6cVMh5Xhs5t8kyks3tS7VmEqT8olK0/MckAsBK
h8lRConQtTQXTTfUmiSPKW255yBtkX4MSKQaiXBduc872pk5+8mL8UfwdJx5pYJ4QmaPHpCgJwGt
tkhPk9BblPo5lx7csfYZkTGhkOE8B3GCeVhTM0IGy4KZN0C+vvUrfrjFW9SJg8qjUOm/7jgY7Amt
drJd5OXB/ySj7B/mVBKzTDsKuwrYvj+zfNbYUsg75PM/FTWK20h0cg7r3Ggr90phVyibK+vJ4IIV
zYASjFXFV8523gAq9ksahmI3zsudyJEyZwWZvSHn5BtgASDVoGxf2KSfyyd9OKQHFNYW/LnXhyLl
eq6ekxNiZR1irII9urpLYDgvNVUEP6o1AGwdMEpWTS7KGQNQTdnD3nqEurvITvbz7tRc/ivg3E8G
wxkXXoAkYvYzmFmZBwnZvGbvgHn4fd+eOGDLeDfF2gC9+PyPJejOO5m/7+9WBVdvyiBqRiOPu/u4
b8yhfD+E9umkXI5fyMCFoCQXkURFdfnUSkk+nTEMYj3ItyE/3GYzChobyTxVEQqsJlRf7C6XH0A3
trV+81EKfz9mbUCD/KVpApL1kGdmzMrfYQYlcW7v4DMkPk5QiJX0KcIFXTHpamlxj0SN+aQoPKP1
xS0Tp7XVNfJNhPZGzGXuwJjojPA+0D8DWkxffWfcwmCVl5vJGrJuHGER5nKDyL+172gWwDANCwH9
ls2gpFZl5HNUoe2w5G7VciXkRzOxH7UlQdU9wrQd+bYgsRoTI7dNmxB9WzcakfI7wilPdXH4eqAt
nHnrARHe2tBp/CtDTsmiOZ3I28bk8TJZdEOgBumCfFk8nA/s2xjTzh6axfYwJAk13ooc6WvCJzOJ
XCtaad1NZcNSqgJSFuI8I9HhULVaHfjaSEtZ+g0uMiG0sr8Nmz4DSB0LAvCmV2J/WntcG05Ue0Fu
3Kkmxhwfy1KCFdKXe9Pc4Gjeh5sA6Sm4xwWgMqa3kNfkH31T4HKZGo5XUgiagRK0K02FjYRJYuNw
kZ3NJyZttRCAyV7kOwQHB5ePoDFmIzdwpMn1QM2V+IlzQGrpue+W68JLZGbiiq9Fgb/5wbhu64WK
h2G/FZ4rywKxrXl4QPiZaO711iVMX2edhXpCbu8b92+zJ7Ar87M9I2B/7oJ2MsRHizP/l8dSjpAO
oaXMdEGiJ2ZV/dZbj7V92zTQaN7cb6nXQHZS6Af42ZzZcuK3R+xq9rpNpaDGPCPBWzEJxyYMl1wr
6BJOYKMwArLiuc7VkN9ALRCJB03ftMsvk3QFW2Uh7w8h2S+fs15VQJWIZ1ZNumjdMr05J4i3ekPF
Y491UDtYSKC6utdpnAgYtGgXJpu7WpJgLZ2oOWX+M00jsdBVIF4VrROuRV3NuFTkoXCEpGBjBlE0
UK/eHaUC0PZMDvNXeJ79QUvK3BbyOuuIK7wLHngJmbqrKwXD7wGu8Cha19xyRGWhilNgPRLluTil
6tC4ekghGGHNrGcd/mgfz6NAJI0bLJBMVCsfnWbCr0yo2gAVmGXrV3tlmMgXmBwrGV9GWDt8I35C
8AL3XDiLnnqAhahmZIfJNw0d6Ws7Z8lMY7jLmx2URCyQiby2I/RV1000KSiuQl/F7KcUDDliOd2C
+xPaBSzd9THBzCpfG9Q8whgcPVbZMONvKu0BultVmccB5aWD2VRjRDChAa/84Y9vZAC0hXKdPpOS
1T7EuoWvIDlieUORGW34P7zWP3sIHP+VGAidLogTrBb4qP2XE9y58c0q4+5jN9sDhjKMghRr3M8g
YE/kwkKETSfBBrfkuOee28NhMliFQgX+MY7T5MPDbBJdf0TProJtwP6ute6t+s9q8uMRmJ/JMZ55
GGtyO4HSwqz4sLoSjRq1IReTIGBhq8kvUU5XMl4+aoEe9SNCvWIdNYvNBR4WBpvIUBfTXgo3XiP1
V0wkUxpYwc+9AuYnxGs+mBFaZcbiSn+Ju5HP3gnh3lFBiybEoEFvrAnWxo8qRozLDYRJ2nF9YjBC
Dy6Y8DeqCJ6taMm/HBIBYkck0VJh433M4wBq3qJsveP46jC7YIAVCIKEo1K9fSLHQ0aoTzPAVCKl
j/3x0K2TT6z3O7oKE0GPhAtvN8zwFC4ggdWxYE3w1HJKv5FtvZXKxfEWoHbygNE2/x3zR/wOR81e
8ShC8jjpst5vVFoAAdQ1EntCCSGszxEpm2NyXQl5E2VnXeRGEefmz07aquWBUxopj1puIh8pYcEe
/tt2E21KOvBKH6GZ75vE+q3uPONClExULJx6q65eXLZvfUVnr0DkpZEYvniBNhIlh9uKzhmBpwSu
YctckojeoNL10CwO9JR8sN8gvlCdeKgWSpdDkSWd32izD9kUikbb/KvqWVB2YJVQD1DnmfBEMbQj
ulFDWYUC7dGJ5pWEluJev5jeXPjP9/IpTswIRv6+xhy0gDY40ziXjfGez3PHGIsTKvqgoKC73xH1
xUHXNowYFjI19AE2NR9yYDFaxiRPFICH5DTFRpeQXciyCNLEWhOpW0r+gAqvqvUyMnqWUrbN4fDc
7sKehv3oPyp8sCBO3f561C7ICno8fNK1oPgx3lJBb/qFzdnAUs86OeFTOewhuf4APZjQpdHdA0MW
XspnzAGHW+RIkW7x7dtUXgUkflV8F8ldznKJa0vATCxiwCIvrWjzIDER+4AYkabgsiYI93AiF+PV
Y0KPVa6aFgGuRhbZNA30AGFbJatNzyAWcwPsWSXljYL31iEs+bGso/JMZg2wLZ9fJVP3+fzSYjlT
zYkSZcmlTVzSC5GjxlRy521nqlxol4xVwN5s7P3Rq0J/INle5Il7+ac/mVWvuhe5UEGk3iVqejsY
T6+Yfh3SXbfdpaSYsqc3hdomegx73856pjGmBsq/LcDZGGoTDu+xM6vaYeT2sWGUBFGf9At0DrhD
kQ4DoO94uRNQ83900yH0FOdI5DKSQKEcv4jISLwIq1VbEqJUfyAn13Hg9kpNTjPbYfx0bwYF6JsD
SCp1xvaI7YXCPDLEXfnAS5sl3NWKwykV+xeXN2F5CpUd1oIUjXwOMk02rEGErcZzJ4JqVDCnunVZ
Vgcj05bXLnNYPMID9JcGXg601+ElyOQeM/sgwGqhzW879+cMxGEhhMPk4rYmMCMkUaeqkwHMADvz
t81N6R1LJqf0zAAAZHKiSBLR13yptHE6TJBOR4KpG45QVSdjnjAHL0Rsso1jm/pYkKYj6QYO7Drv
/AYkUK6YDXY+osJl5Ev35wnjaF/+LzYCaDdKCBeN3E3+ereOu+3A2ayKgxsCQATWXTDl0RY/k4Zd
buab7hYJOBacE8t+MEIHkLodztzFYfhAl+yWNsTTg8sBW1cWSYD6YOiKIdtI+EMhYYpWDP/0YtNH
7LnLH0E4yhuzFfOW1o86yDmcSVxuFrxWVXA1WscuxXQXGVzF0w1pLCJ0RvVfLKfnWnZ1sl/3exVW
G6ga+xmj/NQlwhYj6t1nUAty/W9KI++p2q6fVCDnWC2r5hWZK35vE+pchc+Ris7yEyActcGsRyJr
RtC8mLvBwMeZVWaF/G1JtEdteMJVhc48eOhbj2vh2nCkFsWXK9DOt0vKxzU92UULxMv1C/KNEANg
RCcIdAHS9YWDnV9jFCHII1/wiVitKzI472eLL1KpHh9Ql2r+QWQ+54+kt5lSjFm7ck6xIwX60BV+
vXb01M7UD7SA4xQnddMjXdMsyH6WpoPi525U2PzRD0CR/Bj8r3/EwpRTI63AhquAo+651sKKrKYa
BpiHiZe+v0YuF+fSyoApFM5oc/Bb4NgLZPatfMj5L+QiFynEVx62TNO+OojVTKrKU2jf3tJReoOU
rMi7MuEjxADQYPNKl7Ly8P0CUI5v97dtD024Ld6Xx8SGLy1DQcr96SsOMvq5oKo7Gf6SIv6jFgvt
F8Qzp0x18szQLD0Zv+/vzOuJpJ6mUVcmEaN77UJIWLtpKzNcmcB1mvJNgNmJVIdDpCNFeMzFO6ZJ
J7WyQG8IHh1jj18umGcUtUMSB2hpc2U244jkIhly9t37gKOI3U5W4JAQqx0RCaH/SgUfQyvA2k+K
iPmYWlmnlXqWoXU/sr2vjXez6QhhbLYiycUCdm/K/t99dwPt20G4krkLCLs5RlSXVY9s3Ah7c7H3
05X6V5F6YmWmNl8f+pFhmZSFNajIlR910KEujIUaPsrKbFbzLf25ChyEjaFstTJhU7/TFPDdHSdH
xbXj3LgSnhAjJYp0nIIYmVpehe9OuYvhYVN0W+nJk5zKuCV6bxVVISrSca8EqOkRNqV8ThChtqyD
6cl03OjTqlv/ps/wnlsuEpOCsOFUsSsHmeR/uQxiKUBQRX9yf8+ZufP8oTn7NeFDF7QxIDCySCXz
DQySt26d9CzLMJO6FbbDb9E5Xv7nnvOfKSGbEQP2SdPw6XAraYdpqMjTVP8ZsHeD4zlSQZGz8Qmh
2eUhaMHuS2N3TbyysKoqFC+bcVvJh3gII0JPPuxEL8ZNHjqABeSX8oAJ0tJ+jPhC7L5MR1Wlv8/m
T/y5T5Pj8+CqQ3QKIHzxqY+0TRJik9hz8W2YZuY5vQY2CjMj12Q5L8sClwem5oBcVdCUOLx7zkdq
/EkJZungBIlteLxa51ZLiGgYSXM7r5EbBnq5bLhiVy00M2PlRkYmRYjbY+JO1uruJ5t+bYtcH5g2
UXXiBC/z55MB4PftfD2UjmbIENtJ+TIjBBTM3tcLyVMA9k33+1ZNUmqpN5V/Mnzug5k5tUsLeC5/
sgMkRQVklKpPY8pK+JLN0pSbds/GqbYg8Zfb1LurNJ2GSj7J+i3t84m0tNnFEbyY6X9d+XH1F21y
KgJ7rfrwD3NVyAXyiJNV/f6WhvgdtRvKdFrk7c4OQsEUI9wjZyRU5vlMA7pwm5DQ43SjipYGQCrj
nXDjm1q/df9uRDU0TalVBUiQSV1uFUsZ4fLw3+o4dChmAV7nZAGgoQMfGsMER1of3459kf7Mt2KX
XiEAXLPdPzLAR79coZZfRXNN7OMIQLDeYlYRooOSvRvKWliLBVJK6313KqM+l6y5IqrXzJMNfZZr
+p/3D2XQONASnhcBcCgdRTvXydbfV7UjydgaH9jp7/oUOM09u83/NiP5siGMEQ0CMGi39kTxxkHe
eZoXGzW+QCvIxJ6UZC9j32eZA+69p2twZJHVxMLThwkqm70RNIlYRrTA9CRnkpeMpE7zlPgPNSU5
me1X4YfKj8RGtYhoVLm0wdPISoIQWmCyb27m08vknlPfgl4vwWyi2qMeSoD3LQj0zuWb4juqeekR
sUaoqVuHFeYF4BzOaCWbkRsRuw+ZNwfaP7rSgPbdKr41r21rc3m2Y0eKR7JehW9+i+rXvFazdEg0
hY2aCFKpfS+z+hmatGD3DJqNt4YCw2XJ0sxYXKXrFARTQmHkF6MhEjYQP1Nvh2eF0MWFCSJdb8/Z
/nY3owaFlug6Pp5Z2v2jZWwpIZemb/2JWySYNFy8lT9yzOVczs4V3/GTwu8qULkVgmQPZ8af8DFF
BYdKwqCQ1N5o+Sixx+lgmiEEiLcmrAr7s0cIBi3or/jpr8si0UDJ/Xfuleok6skyhJHFwtiUt9rf
Ywzmm15UcgN9/pDuK/FwbLik4Fgp12VU+XKkMJsu/WkiU0+dV8P8/txo+PpO/jr0R9fqJEd5h4l3
FmogSHBCTEvVd4FSEItO53ZCtyBBwuXFqPwWi+MxEimtDa2ycQpsBCnuCnD4PeFzT3pFQ0K/wLxM
/7sR8quKpUHFbfbFZ3z89vcRCsWFo6ES2RJ/LwiJHmXseCblYeK/dZnGgCqpAy0br54ffifszxme
dNtE4KCKSjHDnD01yXKSDyNFTawGI2IJMYbGd2SjFCbRqk+PWOMVXK2x0Gv3kZkc/rdANZFqSoYD
K2ATvsJ9J3yRzu8LfEZlhVc1se2PauOcifh46rFQFsreITGVfGbeA699lglMLCuQ7hjhrhi9bFD/
cHsTutwNgSzU+ts82/fm4ihndLvheN9EH2vDnwMCwyMxsa6v+kz7GgrThgRgtNZhRCXlf8YRdgGw
MYXNhuZgaYpPU0Lmei20R8M8kDaR1yrh3z1bWqexU3QpddLxbrKgeSL/x+muMTBX+QFLT+gtlYvW
QYVXUJC8qwGVM+DyGRMxBTw5sF+p7GKseabQYDE8ZLXmLFP/nNJ+u1xfJ/AXAma8AlJ2M9p2MazR
Fcbt1Rr4MGehfiR64RqyXFXVM3UmwxMBGZwmVuvbnliCzTxf5ZSHvD963+InxF5TJkd8b60xIK/3
k1CRXo6TAyrUlSUhz+CVl6LPEbQBB3ntIWIeLPPNAYZnKuGgKPqdXGUpLgIkHRedACJ8LMdP9t9Z
7QzECl1fxazdO60JKISadPY9fEwdGzi+q7mJDpPi+6+SHKw2bMm35SSeCHDgd5SBfTo0hKGTNCL7
mZmeJ0t8fFbP95yhGyrYBhxbDsiy4qI1YusxPkcf94l6kH6g4S77kq2pesVNh8yu2WgsiNqP8PaI
4NIA78Bw8tkwLSNjvEbfssphMdGvgwRLkxqcr0YyXD+XA1lYWDmUOHuTeRiUxi0gu20wLkjKyO2k
r6DtW7pD/55+0U9vqb4DnvPTOxglPwL1wf/aYY74Ueknpalq5WBMNNLCFEOjMpbRqtLLM76g1A/I
9URy8eivoNCe6RVDVp0qIke3PWmOR0i2rrAAvCC0tomOBcTWuY8Txh/TwFW71bfiM7L8MsgT1woN
des8z9Et/FFTWSushVNs/4JscZcO/UlIviiv9KyK//+EMI3cS4pufj5Kd0XtZr6HrvDqq5pfsiOs
XjxpjwdpkFLsTK2WP68W0UWysk+7Zv2hsZrBht6dh82iOnUPMHQcoDsc9sVOjIa2ukGQgNOC2iBh
HVT0ggrVMzoUh1f7CXA/JvR29OSNq31k/mZnu1e0xSbp+0GFciOo7dySqBdco8g6RZFo8wWaMU6l
mHDaE1J5EoAS6M+dX3uBi9hXYpYFShCdQkToftUyoq89N+DJjnUmkH0cTjiqhgZ8lmlnsk2WRapf
Vt5yUO0orcoT295KA2yjVWy8lf8+poc3szAxVse8Q1XBEAwtuJVxSarN1VH2nFYJeuLFpP2CQGH1
FqJ9pX9ip2KkTaXTCVACs5bVc7zx3g4mRTToNLYqR6He4Syh7US4jWVPrwMZ1M0vmLIYCKu7RJzO
9bbULiuXk/u3HuwVu81KyUDv428yDVnKHLttd+vFcgD9Kd7nOL2snmYJNRj6jQJv4vd12saIOCEd
WPhMwGYxLuKM2/C++sp2xtpYhjjTiqjSt07xkRNl69gS0UqowIuAveWg3V1R/lUhusU7a0O2bLN1
etXhX60XSQLkDNNaHpwYEmmnSm9IVcBS1dugIm5AGcZx++yO/tFMzBAi6ZYeY0nmNc3sNEadCmfi
Oo/BGL5DrEr3YjEc8O+UsT0xfQRO8XQWY6Qr3YkSp3xmvRsA1azBQPlkT1Ppt/Vja62oOR3CL414
j3h4isazpmcMSCsHKsYo0dn4VyRbq9E2J6SbkTnKi5bMbnRY9iRJPSfOltX6Ovp6IFwFy8PYc30T
mMaMGvpKrcKT7NwVc7ibCB+h+CwV2E+fUbyFXrd1XgRfCxcoylguLQVJiO2PRA+fcv4eI6P6kOwz
LV8qSXrDiVmwCAaB/9dIypdQW7HJRlfsibZNF/vYMFFz/vwvD9Vusgda6zvl4BLRAfPEvCfxzIvm
QGURFtH0cDOFudF1cMa9QStsZC8ydpWPk1QTyo1pPZVzQQoiLb0zRj/RNIlGe/R/OpqO9DdeZSuX
O5Wn5wB4RIcK/QLHGLVxRst+Rr9mK2RRcy87x9B3mPTAbPOTwM3L7P46JeKr3/yi22NqVQmBLWUb
uNPxERaJUshWX6AtxCdUcRmc6OxzMnwZVPauXMOtNG5whNQHYkDpa4IZ3uCwEIByCH/NsHaeZgjn
DU/frnlq+F4S409/XyiwizjdHnI6AqGdAznnFJtikdzW0DahNbR30GCmvzr6xhKlfNW037wFcwUw
SQjLI/haqGxWk2tjEQvvmXtAePxyKAJ61P2Avu178ciGybnQ33NuFYeySJGx55LzYerC2CdKBUaK
bsIDbieNk1ZZrb0Fg+Zm7+Z+eww3KA5pL69RqHi9BXkS5RT6JxrHPGV+hj9a4bI867ba1/FenoaA
uisEzhMgeJfOLnWGo4cRGgj5PHKr1eykHlyAp2CH/+9ec5tceH/2f76dTxny9TeQoZnBJI1detDo
2Tu3FHiGzDxNv2c1RemCkoDGw2neNhDS7D9luxfUqIBk4Agv8kzjyEFYRfY1s8loo02ml9IihAf7
B5Wr2uPLzF8kbC/0atULuEOLSpc8WHOJ/UyOI0pkDwuaRq519Otea6wxiB4+zwPbeUZZSNA/eJB/
1eCdqE9yJXC8VfXiFQSKRcjS9DEcCi+bqAh0k7CXFxmN9KZfPqJpV8agryScDDLjUzOwcWbkjb1y
Y1qMCT2iwsQU9zgYcAX+b6iMu3/5dKO85MKwS28WYA/xSGAmie77vTts8V9Os6we21ftPBHGh+FS
zwIN7n/Bsriki3iYEwUV0knaRz5udp06+TdFzfgiIzFbwZoYndfQmvZJJ4TO61mJCLu9Yn4BeFL6
2AIVwy48ErIfmRxPtBFT/DcVmMzbKXa66bMxjQb7tY06RQM+NS/nkMwm23NIj8ZrvaFYgl1sSrLk
dziPa31ijGYGie4Fe19GMrcFvxzCIT+i6+LfYbh+1uDz9RT8/iV+d0N680M5dkT5in6z/Qs1KtO0
gSMTb7PyVPy9KroljiPRjJ8/rPeFbsjJHcXCxz5PZoS7xGPaoo1mX/hA0M8lPGk/PWqdppo5p+fg
Z1qOei2yTGD+z+IaR9K4q3y+lEKv/hcgp3khoMloWT+M1KCDpJ0wzeymTbBBme6uxta/HrF2Jozl
nWGWOxDKeFTX4Gk7bQEKgRF2PjY1Oe/w21RGHOfO+N2vXODW4g3UBCGKgR6fsBvoX3kZygQeapSH
Bksq/Essy0WDYSNAmw4GXCn4LQi336+Zw6mN9x8YVFnp3Sq2kOCVKaku8NGUml600oohBCGy0Y3w
hlQ96UQ8XTZVd4gQrJ+xpteGGDUawRGwWkXtS/n4rpHUbnFw6St1VC4vlrBJ5DoMlH3l0O3wmvuI
XTu87gq/a92oEiKBAU7xU2NUKplHLoHhWkrG1/aPoiSRqYt9oQzl12dLHPCyXfYeivIjkkldep/1
ElpkTH1pTbahTuf5zxweNYeKwZlWlNdugeKwL9fJ/2urdXqNbCheBnwVwAf/rr69cRKi01MEN5Yk
zvQ/Mnz9Dh4yEv21U7Hd7+wagcCuxW5WJ1qBJ+4w0bwY7dKAi55GgUHTNaNoaLkR2HwZXX2hDlCp
GWD2f1TmPud43Vhj8pnIc6qwBLZgRsXwbBx7U0288mY4VjM0IpluBetZ36EUpbohrgTV5XUw+z8L
+Qm3sLT1Nu4P/FNSCPMzNgs2mfZbS/lPcLuL0qU87t00EKqcww8Bp0BeXUEngEJt92QURYrz7eDD
e9+C+RxLT9n2PpCrWMMGrN03LlxOUhQR7CpMjSL0b7FttrwKAwldL3YQxUYp4FlBydZzY3D3Qm7D
juMVpdiF8FaSaoIbc5ksg5i1RRZbiiq+HHHPqiQANZdD2dKyfPg6rcgLodf4lJQrhDowD6KCYqT/
yQQqa0efWYYcPPLViFhwK1BfrTns8i7gipUorkyaEJ9Qx4r27sSanpIuwfLv5By92e76OaT9BhIS
uu+KcfgMlGRP6h/UycV4v1JkI4NDG7AKcsu5HTqPzFB62j8Gx/3SBitlIdy9SM7iNlvsLoPvj8uk
amE9ZsfCVDypsMs8NUehk2Sb5xnZxdYHyyTwW2dtvJs4JaHdYuPad8UFgpBEPY4rv8J+F/lkM4Jb
Q/rFsILOg+aWViGpYWJj8NhXWFPSL6od8QK9DNWLYz4ZqYCDKiNDB8iU/aPUnbvJODGSZGD74p9S
vTC58CLGRDW/t+gqva67DCMJAo5f2CyDxXWH4PWc1YYFuLap4sZRpNQj3yeCLPvx7nZPOe3Je+Uc
lGNtc13NcJVWuhQQwpP+igK3cHQoDwWBUpJd9lzjqZyuKc4TlH37G79ywQK5Moav6qHtTUu6cv5j
7z8mHqQnJw0REFHsaV7eSv0xHp8oqI8F2TT9udwC2TYuYqF+trgeTIPVEWjuVLqrWp+Rg5VcNGzE
Uzj3hcNaGBK/SKVxEXCMAzErxnO0MykTsjBGsy/4JW+DBuFc+ekU4pG05twbhs2HqPoYJQk8ni4c
vTpy8a2DvGinwMrsyxA1lV21eknlB/gO93Saq0bai4KXRvoo1gaQ0wj0ytAU/hOhgpTK4bO+1kwh
v2mF8s8vHrkKaMF/NWyCWzPt2aC0vxKHQStT4fWZTDFUOYZohXE2GiTc75JVtCyrah6tI73MZPuO
dNkrGbOZofouMmYuvM8WL2OCEbQ9lg6Xnyi5uPgBJSozo+lI3BEMJ9NdrNyCYokSlHN6l+gxj64u
av5Sdju9cTsxtEju91OTEP185ITYHpIbR0DwN4Dlsjw4jrvknIzR8zGh1bZ2vgtmCrsoWn0i6so6
WjLjYaU2JwJw0AWlsTbprHcbrPUiGza0Y9FB52441mYODc1UZgSomfS8arIUsbH7Y3goSzyyyESM
ksR61S0ITz15UsHngI3zbksHxh9uu/t1gDDHBW6zcfh7p1Lorfq0SovkBPUYkcJsdjojA2c3If1m
AoCRVyax3ZCRjwBuCKQ/ukb6Tp817KvQkQ3JbPzC4SlC1fh31Rxbmyt+XC+yeo83fRqT9HsuLbFt
WyXtg6VeRJwjAjfRLgetNd3Ch3fPgPSl7VbJj8XytflOCsFLrAeGBWgNhdLi3rAK+Q9tMNBGmm9q
EOprp6oGq7pBNE9dgu1+Upm4NbnfnOdGMuQ3cTEk/mYI0C3LV450cgmXvWR6Rm0QvFx7lGH9NlXS
faCl7D8vrunfcIJ86IwfSLM9hFmYEUmx6fUuYcFXUPNp05zJO4eaR4S1WrvNg0cbC0Mt2dZLKXcg
LiRNtL6Uw0qUWt8YCq3VbUs9bd36wQjmvGmsnUkjcf5nxO0zy6yaCLkzTZJ5b2AuuyF7BAFPf9GP
AM5dsy8N6elycySuhglgtbKz2JewRHbuYqrZHtOOPky/1aZCo+MrKUUHJcM910tF2KvF+Fq9JN/2
+SAM+GnM+PdjGlAPCXI7MK0/YRX9vox2DKBLE6fyI9rh9dnTFTfX8sV4JlbMVja03WvrrSBCQ+5C
EmnbGSaWM/r42LJ1aHWIBN8MoS+++Cm9RVndSyCfshTZ/H/xt7oEAxWlA8zqAknqjELz9TRM6M/S
FLOSZySvbwTdyagMF/aIbNdRB135Tf1X3wgYGtXa+SKyauCDY974x//GwvUME6Q0wjcvAtV8BkpU
dgjqv3kMOEKIhNPh71n96NKjQcKEI/QCNsMklLBaap+KsXHMqk6xVUxzxNQed+71WiJnd5puVW4P
dNS9K/chWmr11wdrXsnF56yL8kVmmCe6yNgVZ0B/lpwLZZLlTCwHuw8pLAArEXKVyP8xrheRkysZ
gBwXZet+B7D4clhN1O8GkrRXGS4/aIo9eW03zRaOQ45Pf5pb8MWEnVwdWtcdDtjkrimkcV/HMMRd
6BS3sxl2GWPyiMzjcLiLOYLuuL8rdWTClgiQm2gc7I9u3qMu6zugiUj6o+E4Lg54STziDBnZFMfD
k9nlcPIn2KmwAvsBcVXVanoiUi+3FAv/um81AXYqLHt0n5uAuv4q9kmXKP5rNzIaIEdM2op9mepH
DNR1XE+EZrPXVKevHO9qcReD8/6Shkgx+LDTgk5S/BQpdlpFFASkPO0CaDCKPz9lPPGRA9Zr8RLS
lhiFbclBcksQ1KSvJ4UbsVNImeDtB3lEVWKllj7smETyrecLoQXouIfjqisvpY8lTnqittU6wXV0
+3+VNiTjseR3+onzf6Zzq2aVb5CsutBYFDQjCMuGPJCl+OcSiseT5Mg3+yRqXGGEcrISq02yDQYa
tcNrhqpqCogxzKmxe5V40kFOhKLUfpPLhPiihforDPYHFflxrlPFbHp/9Ur3QvwWLGVqc1tE2Wpu
Y7A9ude+uD3SwZqpzUUUhT3nKmremuc4WB4GIZs3QZBg/m4i4QXhSdHnFW8+q4PD7XJIQKIR4MG8
Nimtj/eVu3zVFOYoELTyOaegtwYq6ffjzI9vlLAGRNmdN+tjKrqMS7U/qUtAdgwEX0bQbXo/vDyt
Mm9D7WMjrZcVfItOC1hKREwfBf9HohyoYKbC9JhtBxN1UKiwaecKJasy0PEj7wwQLmacZfrDkGFE
pzgISCvCnisxgSco/qcgzj7cgXu2iF+Ic0R8zS7qgASGWGnB/90QUkcEEVtbowj00BD/IPfJPG2V
ZYiiN8n/zzCH8hwRIT1TEvudFPQADmOHZ1twDJGFiXhteX+3qMavYXQyL3IKMzS+1fLbwm4RMHtn
3p1GsH3PFx1gBhorx+siOyP0YWCh3UG9icHbwEhb83cAavGj1+Uxme44xTfsATN8yaT/6MRTvdRi
pbZIDpam+VZoDyRd8drDlsOuzNp01Z9rBdeI2NjTeEVgccKCdhDu4du89F92dH/xLTGfFGFi6qw3
i+Dwrcp2GRvXZrYB6rPwiZ6Tia81qyDywGPPE9Gh0PqQjvBfWVbdYAuQM/woy9ay4Md14AliIiWZ
y2LTL4MmscuWd5UuuvQreRizmYPztW3Luixuzv+KrNWN3wTpceuKF2rB5oYiCT5NwSiJ6IAflH27
cyjpK15O50d3vbs3NzvWIeCmcSF4d2v7Lvv5UEbTtT73qRiF95FsNyAj9rjfH44NnFdwHV4/8eyp
sBZINoDzNOkDjorGdMOiE2cWj4/NDCslfe7uzEF5zPZQnB0j74EM4ieWxISXFl63Y+u0n5PRP70S
I7T/TEsyU7lkI3wt7mG+UQ3b3Dc6Njs1Y/xZ3qOICJdYuF8KVcXTP1SPPsnDPKMZfleH6u/XhMvh
5Ed1BKpbrlj4BcD4OUNR7H2QDXSIHGSXLP4N2wV9agS6CvjMoQJ+Tdh+4vmG1vhd4pXbSGFp0Cmt
nIvxjtPIs8XcRrl/t+egqpYW/oIIchPvwqAObkiNCngR5qXkz3u6CM+kXonF2jh8DNoLIz54q3Fe
EO1bTvCsIjDabSDGOBRT+DvJ6sf2oiVr85OZmKpiCmp7+xeuahlPRtqKRMpCy01WFaMkSx2GXtB/
ZGxMYozy+bTHEhPlIvt6v5AxAGjdaAn9+I7HC19uJZMdQxtyJkDkrhG/gXKVkQZ2lM3NlV6mlF1q
ZjlYSZejBrW+/RAkWYj7XO0bHN5V6Wer0vKlRPe0M43S119NrN+7fPYuVtOfe89QlkRleXsV/vTr
ujhQaYxHl1Bem8s6DlYoLqY6+6Vg/JoiePVn8nEXK5j0kOhT7j+z3FdmUGS+qASbEFUjhTeS4lOA
daGBTuUJkUEJkgTkzrxUHpGhPPkuC2/0m5Hgxxu2C0PFWneDVW7W1Hkj//txTZDfYrDTsJew5H/5
fJJRGXur4YTDCbMmwOmIbWu1ff31POsJdXboGqR0f6skplT8VH58vqHAs/OTVdnld7734O/rhrHt
d+2ym409lPxas7L6/tf0w4YluzjGu+o0Bncwzuiu7gUCPn70XmT4TkL0w4yJGwY6cE5ciDFwjPB3
Ndf0XWHxJbQ5zsW/lwGQngGPZJr94ajea+7B/tnhFtSyYdOLvKMEGRBTUHe/TXCC4pGlMq2t1Wg1
LyItFChVUU4yRR3HGvLiYanzkc8TLO+GQW/rKKrfQtowv4EyU7sJwIovNunvFkTvAm8o6DjWiljx
NZgRE8uX2YPRLec7jFGsmj0UIMYehoHbqZcFVra1PSJUsKIt1TIXZA+rHX6JaKKmWfG9HF9u6/qj
AzmOreJDHNhX/7HIZVxjT1q5sOnntsOCONXLGfThzslVMbg8C7WhGy1LxK+gaGBQHXLmAPgQ5uR0
jv05h1GCUazL1NyQY/yBZEB3izxzPP8yTuPK/43YB4N5MJkCI1fLTBid1MD88TymsNDfpDC+ZH4u
LkbN6zGV1aT+p4UXh2B0uIka9/L6kA7to5deB2327fB6jta5NPiqE3YKs/M5Js4VSm+uUs2zCxNd
vNt6f35KRW2kquXc9UvSttQ3cHUfyDRP51pkP5wrSJbKDuvtGRgsqkCZt1akP7yzNQLasmCrelaJ
CT811OpawyEgKjeD68gy/qhefdQkalnOZSf2PaJ4csekyz3y92rQT1FMUQdn9bsMuAmc7SrBKokd
6Efcwe/i08fw43wKjNCr6CBBv7jylkFJ1XLn3EIdHd1v2bLOfiLhd0eynIgrkEV61fVVE+sewnhE
vrlfbVfuWqUc3HKBCOL4gzDb5vxKX+U5fylfOkRh+i24jgBbBNtYrc6zHIZLaFIfBUk88smHvKAy
tlOWjX5jTwLwQyf0EY6K4HGj9rKrrqe9Kf1cGNVFa8+OWDArmhc4xfZy4qKjTX1W9M6T4k+eFyKn
rKHJQ1XnX/6t4d9dAeBuGxqVc3+CJEIWM1UHczbnfGhSEv6J94K7LmrlMBYNIZlNn4YscKMr4vfo
eoJ7hU3aG3X7OnUaMn/GuxaHhIKwGREcewZgNcjGsvEE58ERyj2oVz+z3OxQ6NadFm3bx69fQARA
U5bCPE6hntyU6bWqOuBJvWHW2w/cwDBcRp337KCzE0b3ZBnD6hei71IxY8VOohvXiluQ0TIqXhOQ
3kwo3ADOek1VNG3fl20SJfJgR8sIa41nf4vbJQ4E1YHz2LRvsZcyniG8STKgJz1+lqkzsvp4QKCy
IMGKhdc5vye+Sg1V692t44+bOlzg6KI7nIIbyf07DOG0GPg7eiL86S5ugJeVriFLTHYb2LVwa9lg
iCG9sy1akukqvfZYQEAmcibPgqeZ17Nmdq50bJ4MiLXDRca2WaNRSmUFs3Ggtf/tEn+vxetZaz8K
KP40xJUSH8RZOLplpt6yBeqK6MOXBW4fwCxiR0GzY1X2vFMmvR5ekhwptyD32mUZm1oVSW2/n/Em
C/y6V1QTCPzSBC/WnCvlMdYs7D/LLvt08sPV2tPFvRIUKrnXdc2J//SJ4PtPQsFHxpvRmm4sV/L3
CimeZYVLteapZbBcdyhKrXqNsI3stdAcPzuyqdwpX1YvNSgNqCIhB2BQkCy7TlINv4vRsJ6MAj4q
+dIiWAFJvVvOKOayANoQ6xT5EoJhM2gggnY6rVhNHM1yfxtDIk4aHbzTAzheTOV6eMA8PAb+AIBW
jQcUonjCdkzKAo8TmVLmgfNc2I+0LNsOX+DKboZ3P+ER3ai3hLDV3eS1T4u3NNAdo2f7HWLZm4vA
WbsbHjtXZnvQ0pZaHUszxz/ynWsme0Z7ux1AJlMF2vI/VoL1FTWZHA6tzeEtURtrq079OA/wcxiU
nJHJP1CaZSq1X6kuCIdrqBYLIFHRoez/Rv7RXS/kHEdn5YDxTVavNvUcgtGmMVWk6LQUjIhwJUzq
0YgUatSTPyukQsGx30SjlcbbE3dshdFOad9tLigFLIizcDA54bvn7JvVRTw8HStrcxno8KBzUk/r
2SwDFIL4Zyg7L4n7cJeAc4DJ5GxoVmot2wdt0HzCi//IBToIk7rbYi+01sUKbaf+t6pcExnuX3b5
T1NGzELrW56ItV0cr8a33F8ckYZ+LlXiWNBrZt27sI6oq4nl20AUtmaMR1zaYuzkFHaXqQx4FjZ6
bwt3zasa+hM3N9EE+A7i7eA4su8eeEbdBUUJ9IBx5xGbPfsbbAMZoxmavcteVPCOWb/w0fDPhiB0
k/Utq8vv/HMs7ulptS1HztGC01goBTmUTSbR33kLuUuy5oDuy5iQmCtueX5X5EeOPxS2TrKDiz7B
0Tk9ceRq7uLYoiMLnZkPQDo71W2y/zNNCcEg9WgVZKA4+7zcdYYZaA0d+oe1IPlKDIQZqu5wzScj
o9eUM1nD6CMvTeEV/9Eb/6B9tMrGco6xHFaZcI+xB3brHjxiOGWB1/en34HnjlnXHOUuevLccos7
f0neD19f9+23Wgcu+KGCS7vxShA3Brc5fllQoVUmQmGitRNSRLxwxVmc5RVkHwmhxMo5Q7ubSy8U
Z2MPzspD7kZtbSF9subBikXyT1oj2Jkb2bl5tkk+8S+OabLli9S+kley4YTzs+9ll1u5t9qW7Suc
29zC/L3dQJAfWfWpfhiQ9B0QzzPvM+MghD+CBnc9pAw+fseNwaB+P4bK7UNP577JgKuNqqYtP4xE
rYTIZ1UbbXXcN9kf9wkXdojLPtpp0KE8jrhXKbqPk1hTinmFPJi4vmkbZp0qg7Tnubox8m4V6J+r
QUwix7lk3T8DJusPpdap7PSGgp6AL+zl/QhgBmo3bkSeylTydLCwfPChQ7wrk2d8PwpGJ3F6kllU
+0MvsWRIqOSvhXFUXuDH51moVfCkEzHGExQG72zbY15xbiyZhkYsinrWVnf1ul1RceEkatvT38yT
dZm8uRVQN1IVZgLXd+xVJ6WsybUt8ZwMMs2wc1z88bP1hvLz3pFjt8FLehvG3wN4uixSeiWrES1a
bE2fH2k1xq10kV9KtHozt4v7TY6b+By3vO72lPpeKcXN5njHYjzTWiiLErrs4NjGTflfjdHNZaD+
4dWdurE79geUzduOkmrvHVdrC3CRdyNU+GKHfWnlb50cywdaR7rxNUrcmMqJssCFlUKI2a0NniOE
FVknwTfUbK1idcu0cD29H9pp/mPNAoW1X4UqQqK2pE2SrLGoJENOIErNL/onq3/Ax2Q3e9/Y4Et3
4r4ljtxBninRP8QtDFcN3rTBHOSuTfAID79hPS3VjV9re7QQdIh8pBzO0k75s20hTIXqpadSWViq
vw0RJuHVlehsL4+tTlmheG/gu9OSiNWBSA0PbCd0sNiRnNaqJ3YLzRUob+a+04m6drhVn0DQEpNW
vnXB1uQQYi0v+ao3nkWfgVxV8g0NMS7/PmLfVtTZJQS9scbQmVBfWCBaWz0cwlt9k+xLE0O4Hw3o
77oQgBLUZ4c+/9A5cUSQ0ErYLZWN0/0MBHkoX5GZz9Cr9X8jRJGBqamX3WttKczbUEBKnMyfIwpy
6Mp9R2XgtAq55vLXToGOExz5eqyGFaxN0UWZntQAACEBtBEMJqNu0odVpT/7TPyHBdVwpFujrMMX
+p62SZ//D5Be+puAeCvi5WvP7eIurHfmdh3gu6R14GB+6gOs/ybMY2DSrlw5Ny7HpyYt+tOdwyTl
hwFnHWIlj23PsVw4JeYdwc1QILuSmHb8o8oRKEP1EcbLbARX9blcMml5xQJV3Xr2EbfnN+wUzT6+
Avz47ZQh+ckkA4uSFkyHhdQxi1qM/Mdm9YnoaYpqYYzT6KUNnh5/UuL0K2Y8KSA+khpnTYh32zAs
F5m86dfpcm7kQLeElAyPxKTCdK2MVtp/UnRmHBLuqlWj4jJnsdKU7NwJVXrUF38LtjI6ozh7uptl
bk3Qhnj1pTgwHbLolCtaUpPnv9R6gereCXfPc9nXYwPXT9ItOvEezq6HRw8E0Csx35fM11u1XeW2
m9c60L5OkwuSbKjv2PjDW/Nd6fbDOGosZ+15vUzSNQnv9l6K/VZUdqEuiCAoMDRBNOx9dfKwyMus
41t9b13AgD97ZGrRXamHKj/LR47IYu6C0T1LEqPjs4IK0KDq9F+OjibU6WW2R4xxTQtZWkkAk8es
sBCFeR2ZhpJVCJUGMytxvOS8mtEhLGowXiiR5kjMleQeGjmC5rAf0eDXsy50cpjsXJv2uKR3GY66
Ch9vtmr0wKstxHz8Wm0YUNrHQ20p29ohxPT7RnNkBuGkM6sYEntr1TKlzuZbdnbDAHoMNt4Te4kT
YEe46XmUFNodkjmcUjVdrqJKaN/omN03vaIohgsvFPJNkfT5GcbkMyvzsi07bEhl8tM0Ojv4I5xZ
qy3PoyW/P8DnayT8MhInM4INUpNUGZ2G8kl2O7e0Qmcow5mfkO9oVC9N4T6Lrju+7/iuhDUW382q
9AebV+IqYNNHURAtNK96E774Dq+QtPw80L4LNX0V6jmqEGhKL6li9v1Qgumw1VWs43yqcT5J6X6G
1QTEKmQ8RdLJXTt+QeTCkWkbBVhx8eov4QUXL0UxcDklbLchMAJEPuJwikw92W3TtUczC1k2bsfB
4wdIII4r7wY1sfluSHDoqqBl8UU5s62Mcv7bqkf/XMb6bg2y3YKXfRHfSySuZxnJ5t6fmI7CnB20
wdnQQi38dxav9AuybNyU50j+qEo3bSlNAiJKM3YVz72P+rzUG846hjPA0/0R/jGMflIdaoHWjDEk
gYd9r55iiW+VbYKNbvtSj3EWMTLIfwy6Eg6nuue2Qn23yBhommywS7+UGhNNelvlHOacbgOGL6/T
gqB+2n8heNQTCDoHnXEWL2RKjI7ImBAfxhACgz3LxMJ+tksMRsQAe5wUkcW7owRMgANcZ+dpnvuK
Q7CSm6ZYqXbR0VDlReumR0EqhxrZaZGkk/CwGNZzlucMVFapI0IboQUXnns5phC+kRObYbztdZZC
WHJKF2CL57ucwh48Jt8pVV5ayt5P1ylCBtxMgDJuLQd3G45GECiE0uP/kzTjHggxzTb6AGZcJX3c
21dkDgLhe1D02DuBomk8Yz/xhepai7eOUViMN8iGfragoLiup38cOBNvOIog/bU8hbGQyRswC8nj
3afs50f6rovGccoIy6nD5E4elFkOnkeSCLNqL1hxJkMWUOYRVk6qApvD3Hyj3Sqe1iJP7myYgaSO
wnyhIfekyKCmBT8xfkchcLoNlx4XygEHD9LNLChyb4GT2MC66D8K4JYAqXLpbc9Df2UNH2ysgjzK
J+0WMYXIpYo/PH8Aow5IhldEgi82Tt88zrx0Ku6Xf+W+a0T0WQP5ou7Sz0XI9aEF2rCOuAB/JJcP
4hqhutNirYbHLVbN+B+4qKlwLWXEViJjkk1IfrOPszoQsIDqHiUX9D8EckAxi7+qJMILyIekoYFj
EFrE1rNOUioZZKDxTqE1HtK8TzmtPexTkto1EuzZzUOV+SGUup58wfxgThnqwOD6/lHM9jHrnmbX
ABNivx6dzKcFAXSHys3SrgfTJLYXG9vG4xJT+Xod7ufzgCWt1rafsW0GX+PGB+A7y8OWwlHeDU1a
2i9juhX+vJ3Y7Vmu4HMvWuT8IWubHxHZVIiVW3Ui+UNMdx/4gxbIwEsjCvxb0NSxvKGa910ngBAG
T3phP2OKDeK90wmRTXD2QCtx2ya/S+QAlGKLwEtN/qRLhppElNxGx22vlMnJt/kCoVKNZO9rgj5s
d7ffG5uCZE3MIyy1nhQwgYsGT+W5dyRzbEaopIQDAzi4a7Wu9svqoJEvtFp6Fst/v3R8bqjSAIa0
+tQXr2UEv+aFAYgXHwmHaMjLTHNKVDpVZ1ps3K5E4y/s0B4U0YMfvBOo9aQTd3sUL1NVfRAi5XIk
2QeNxhvbx9zcefHbzBEGAlXlhl4JklsSqPWY53ob+JJmGvDM58Zgcfgqh+y+G91IKE7qVMaLvzMx
BEC7mk+5CWpbgZqe7sIBPvU2EIQAYBeIngpaZx8CSNqjg2NwUq3vRBV1pozPbutbM87u3K3vNPvC
kd9Ptmu833QSYPE0VIdfocwFeyShigYesN67PVkB7lvPOTKIBpwAGzIjGvBkzhBtL/1a3tu09rjt
DNKGBVgVE7oBXCKUeottPDbeYrl3MGQJoII/TClCzMMQ/Zgdif8/0W9wAC7pWfEgH5qinyF/Xeg5
Liz9WsX7WOzukKOOXwPusOS9rAE9nz7f/n6UFU/YAh5jSTe6huwigpdZAgq9PItjzLx5Keh4fSLD
A3t2LlwjvNkMplPtlcqII6baTM3b1FvPYFVEcfj1BuzkcNepNNtNy8xaCINHn7wV1G8f9+CUBo7q
OOb05oQgDaCGqABUeKXg03PYrRCsOY/V4aurC+dq5R5jeSGCDqKXNZICka7y37X0C+HpX4/sCK3Z
Gbs/aOCkQOAkvLpxMfRiDLtm2wnSfcy6l+GFikQQJWo/o7NgvfIV7Gy8lCg5XeVzXs+fnkgAw3gT
OTP7mPGZ1/eomx198MtE/OT8oNWvRFWVqkg/uOiGNhkRZYvUo3lkQpx8bH4e3Rh+UN9G4IwMcal3
RXz9tKxCsQH+XJCZc9bPHW4NCGQjGttHVMu+jzPkceWbuciue8x8GfedxGO1lTvVC9jHexU0bLXq
Fv2amQuQgVukusrO2Se7QTjXzCxSwl/or4HcfzvI8LtdjSoVTCS28C2Nii0YzM4Yr8WkGvN6jYv/
437TbjQUvYCYTHIOEd6RygmVH9rJBt++oypWWuEYo15NpHdO4PgTk3jL9F7TuxqnR8TpWAoTsKiC
Nt4HzDe+pukgWFWmjrIzvUSj8h2b+cEo74rW67zIv15PH5vB3ENwkYn/CtuNbfYDcWwBVVXckyYg
1hqJnzPsekKWtK/mjH9TDHP5XFvyc5/Q+fXSg2vtPpDXhhaFJEFXaH+eDUes4YyEFJQmEZeFNmah
ILa0nOpMxf14dd1xx3/9WZjOdKCzqv2vUD8UgHadRAqleyk/w6M1+SIhmCqTXhya9GuNtqLX3PJj
Ovpfdz3yd7D0vePy2e81NepmWs2M5F31Gwi8lzdkzwqfXwuHCLvAl51gDmMzyGghypuCJBNUSTIc
ppUS3KCgBUVIVEXqIaOIyAkWMy2kNnByHZk6v5zj7jjrTZX7y642HokNIGiKStD3aUllUEzOJiGS
hPL3GwaxF6/bIUH1/aXOxsxLhjLgzJuVwRIHw20wP8luoOWkUCVXmYAc1qbtFZBh0KZTG0FMW0Hs
03TF970Rbl6Bus9H2qh9SseiuMHB3J3t/rhDlgkPJwzcyRSGuOTkYo4Ma7hnj4XQEYY1VfVPjsj1
ewYXkJ8K5lbbN5VEBI77aAS+rotxikJfpNn4Q+Os5HH1C2IzMgAADg3e9ufMQvsbbXniXyeoixC4
pY+9UxRvQBzy1KdFr++9zo+DpocbkY+P6lVQEuWAcEzxeg4Dn7fANOmnv28RZEmuHXLf1i2JkGeU
xwyCzPxd/QSoeUz7u6dg69G77LANjClAhxUO7YN7Sp6Y3Fex8/QR3YkLfJV/9aMfiH5J88zw9sJ3
72s0DmtGnCnqh/Wgjqp6HB4vU5iPrHXRpdmOFoA6fPc+7+71njG8rWwiYo6k/+KTMgRPD9zp3F3R
1qSg+B3CBaDQ/9XIYWZUvruLjrqsc54jfjA3rJjTTN5VvRIfqBZg9pBXt/9hANbmbupanOz1oJ3m
UoWVaTH+6VIO+PVmSis5G6iJz50VCI9TJ/Xgob7UNrWft5ToIXWaRyvy9sxe/2Nmz1b9l1E9Jdwo
L1527UyVu4EZwgLHnZ8dQrusoQWaideX0NtPjbnI6cppIZ+wOxGsMqiI4ryk3Jv+TNAhbtItvnCa
BR8cL7elFb0d7hrn9tPr6C/0e8IRBCpBNwT/rEX7uzE6Z605ukv+izq6Yo46M7oMJNTQ+01shNOY
1coXCNA+EL17P4NgW0evgPnMuK89KOnJH65bjRqDRVPqahtaLaxncrNYQS5BZnShnk9OpQ8gDurV
9xo7oJ3yhltQP/VqfoHkt4J1QiJzoswTvAY6pvF8geDCccGS+UpoxlaLLxhp+y8Fx7io5zJoqmTY
Q3/CcLiymaH6yptiFubP6tQIqdEbjrYpHFM270WnsAJBHgXb5EWaCSU6mRfi7HHaTvKk1cSrnb9Y
PbtmGY5v/a6or2vTQrEWlpKNUJr39qPxdWO1Uf+vsZ8zd4hJBkJadvFts3eBftOsbDuOxbmrbVCS
Vrf+D9/HOojiHxNv7rVdLVC/UvWOK4AAUBS9Mwi03b/Xo0A1iYkw1dGwYKYmDUrnIs98VK6LdieR
nNwt/QEmwz+NeoIeZCjTlxD5jDMvOxqdw80r7EamQArXtJYxM8nNAAL2GNh+nmyKekK/Z89vba/+
pUyrvdlEeji3m7wZ+tCOcWThWkqPrqXfv8UcNmXY1u5WVqcrBUoM8EDdUQT8Il53CkRCHwFlXFNb
W8T1WJXrySZTOZkF+8VebB74QExRJIc0fReDmUkkaqnOgjRQdl2/cK4aZ5B+OVnLrnHBlBmpPb+3
IUSSZpDpeV2+BZun7CZ8qS4LPzfOdoaz0WO/JF2x3l43Ofe+nVs0bfjsA+z6RwTl0tYONHUPApKp
kubQcz9+z/85rLl/Z6OW+sS9UuwKkb6UwLpsccMLidWWwQraUINRzpzQEd7sqUTUCn6KdCZwCm1Q
tpjDHkenB0gN0Q06NfgozoVYfSVtjDZQfDKHiB10Cy8uABIjAKYqYwniUJV0uPeXl0dFVQRxx0Ba
oawv8x7jBlULZkOFJM5PxIRE4V1Jofy1eDa+rR0KMJs5ywxv18cgKX4C35vinWqldLZmkyDrZ4Ad
pc6mBKknvEfixfzoe7lvJ+XGMYIrfchAuNQo2ZI90KxBLtASbrAddqxhEk9cJa6QaLGF9N4M4m7J
BezqcWQ3JfjvUAnCIZlVQjKiK0V2TilHYc4bkdm2xRBJ39P+MJBoCXnbipg9GEdY0ivdRxi+12Sk
cX92X0xyOK9BjVAKsdSE724GYCFy7VEouTCUA9mKnl9nOJU6SJBG6lXBrsqw2JnPLo65tjKTUBG9
C5jCuc6KaYO8bwAxuRh/1VIHzOolgiXZJ+MyAvN+v3wpkaurXXYMbCYRN91k+UBA0+wzQWIDH9Sq
OxhQxy6IFQUjRg4R6IgsTSCSnE4nnZ7GyfN9Nd2QQ1uokcCfxwMuYI5Sd5kxyyN55rzg9ufVPZHG
Vzj6ukO3KHEXrLzbN/oMMnL7nyRzOtxKAHXGy+o6eWF6shRHa50wHAuzh9d1wARy/RGZ1/ehlmkX
ihmpbO9K8LsWsOY/dQVBqHz19Kq0oxB46TN102Mj/as7b/m1Q5pdnAVmOMA6M5P4rwELISqrJ8TZ
dmDqRjeb0//nM1/++h5i6+BBYJLP4n0K/xK6rYcEyt/7xL66/jmo3py+Oxfz5mljPyJzBq6U02pD
eDqLLOb6nTA8kTmsZWiMQjL0M6KARNli0mRxxR9iZ97a/cq+whUdyQGRazUDmcVHtsH+c3Gapwyr
RnvXftuXfcwR4esFV64w2FeNxz2aVhpidklDta5bEbzE5AwXcutmTxef538vDT+khfxE60iEku4L
ePvzMSVc1mMovBg9xaddlBbLmvUDWKqTlgE6WQQOXAUNBE+2MDMdKBgrf2dqXD2Syf2juYLkpJjM
eLzIn5I06EjpCq7/4MdHqORE8oIZ/8EMV0m/BcAzS3nhBDk91nA7sSdQHVKWXK2smKVdtfmUFdLW
OiBB1bBesmHph4pdm7c4p2Cy0rUvvG3dzcbtw/ZBexaw+rgjRodP5yVhiY2K9z6rFGA5j2O3h7Wy
CGAB5TZgGWRQUqIRYlw/ttHr1lCGYCjGrUbBDgf8giOn9O1Df/jt2ZqO4hj98iB50f61HBkxz+hf
XXJYTCY8CR2fGk/itQUYkKrG//oHf0xn10jVn041l6r+GJlay74gON6Ue4eOh/d4ERqtA60pqAcs
m5+/NCll/g6X7l1U364R9D37t8O6Axwq+jqryQBqWd+e4R1ZlPF4neUPiW+RD3lAppK24xxrJoay
pK5uXOZdY7JPdWq8qEQ+R1Qe0ujvz6Bs34MI6b/nQj3gh/z7P1cRwK6zR+veH4KuFbq4q/SRymRh
77JuN9FrNch6MrdswrP34W792bnpB/vFaAhae8N+eijYjkV0A5kAGDgcpvzPjog/gWDt3Bw1odBO
MvxIntXIL89oiMuxRTqOMVDF9ABioh/iXIMeChcQewnVFAG9jgMt/ou6H/8xOpRi9oq6ed66Wirv
iE1YQPsV4pWM7FOikQdNKQZPNUORwZz/+kAjmerOTliMBARg8xbOCfBkzwEwtMZ48A/joJfz/R1f
wqi/i5aCsGyqcTvvo7LmZZs51ULluxWnh66Ogz9zZW0U97yewg/NPUHeJ2ABwrBQ74nBRihxPaPa
j4NH0jKhSHplkNnvDtjs56kwVsexEYm4YEPNRSaspu/DUHMpPa3XWC+E6KGD/1O2vJ8e2Dig+h13
L8lz8h/nqLuH1itMAk+7J1s1gVTozppbyaSMDzPgJO90YAHpKhyv5AwrTObcpAxUlffevNok8tDe
wB5wFGdcB/toNc8hitohnR/ERilfWW7Tqn8HcCsahPdhdkZzbxeu9PvcpK5nL8/e4JvwuzgBdr62
/FGLs2okRGldmNDF1HAyAFjpx+pst5FtM263hHkbr2L7mXXLZcypGzVuQ919f9J8cO3hIrpdViBZ
3CyYvDMlcw5v8+F1gx9Zy6uahgsIEQTo1S4fDIDByJnV0VWjRyo+fLkg5srVxerf6c8/Hq3kXvUn
ltFdxFyewavz1ThLJYt/HTN3rbuw0h1R6E/SnA+NmyFsYdZowPHqX8iJgQRcHCeCM0pSnAGGHX0t
sjWAYSK96HKw9nb6O5N50FUyVEZYRYw1PHecMsOeJCzv6/gHDVHqXi6h4YrIdqtMDWmNjEj+FRr6
UPbXEnlUSx8ZQaWYCQxYpV9y8zwPiHHkXILSsClgO5/5Q6T0X2lmV2WW+nG5SYj/kv9p+sf990bQ
RzrBozPMqUJ/ClmhcsqluSmVAx/2loW5uJk3eXsK0nDlAjUD9Pqg+EtTa4KnacyaAiYmFGIroo0N
a2/6tAMKnPV28hvCwFi+lqlB4yzbjWUM8U3IHxOCU8izNlZlp8xXzbR7TZXPe/mfeaT0EDJDWfEN
s9oU1oywr4MrqHtXlVrlYVptx67qQfqUDfJcxUWMFownlR+rcL7BfoYu+efFh0vpBxucLj/HBBfJ
9Zg7pdse6CkHKTDxCyPty7A6JOLUtq8WGZQ8+12IZZQAavE6AnhFJN2EVN6DyJCmQI7cr/jV2b0F
3PsrTmdhxOw5UAq7bS5OpBTlRAQhrk/kCDkFYKGgRbNS5B0iVv7bQ9tIJIh47r20U7F8edFszKqC
bzbKDuLETFJNdKx+FAKq3QVxPB9qXOLTagoFiy8vLTZ0Vv26tKf7Jd0TYvns3EoKAJzDyRbJflJN
soyWZQRqYdvUjh0yb2TriKQ2GXU7UKd/WQlhY6/Hz/wz4lamoI6eUF/y2oBp/Tjm+G1PD/S+frHG
Ma/sdf7aWMed1Jlg3fd9tYr+n/+edq+TwIB4YJW3ktnyjeRrzGLAMd7FojRJkyMtS4wTBWZOCRm1
z57IEqm+xzddg7Rn7WJIwLY75bjiSnTkvprYiHdh8R4qIfPpKeFJk2CM2gJ6JfDxJRx+mAEz9GU/
bvEzmzUOyJf4VGMqk0zZ4mSPTCrVeKClqLQtwzYcCamhDJMC/duUMKUO/zf4kcTN5pIwXRn2tA6z
Y/H+ekwehZPVuBcuf5touR422u3qiY31PqUKDJVI8QX8OQWmOIsphKTVBdm6QYV0BFSWbyKUmi8n
zbNkoR80wKIjkHV/gczWkJL5i+6UzrSRQfhiICEhOCa9BqJE5uAIHwhbAb2whQiPyob/od3BpOq1
7VfEtT/6vBH28m/NjPtV+Nx1o9pwK2A/yr5n42QDkIZnFJt50VD7o9IGANcZdBiug1ihp/xw3djQ
9f75E8aMVwT5m4F86HdKGZJbgygUaJnxTrKfy+zxwk6zbixJiU9bHWs4jS90Rhj67Q36UaUX5Dkq
oWgOWZWZiUGvvlVBZ67eAHRKX4qDkIDSuLRTSD/i9RS5n+HB9tNmWVP3KqHOFyqLGrd6MlV5TLc8
wRfLEXYlo6cf+IQYxDllSY5y3hDf06Xn9/UIjsyz0PWimgJFrSG2XquFEax3EtFJuetAUcgNv0S0
lafjIFqpTTiycfFRgC440bACW5EQUULHgViKhAK2fUqGjCiDq6nDIz2HvYDhxtcXC0PhHScqb8V0
no6DdQEzanqfCH6J19oC0vFDyKTrMMVFGNTHUJFDtE8oMsaS1y8vLnj2G16sHB8g7iU7mG6DxTqo
QYbI3nQTz6BXDZCo9jv9fyNIbcCG8CjshqLYOvoWcFv8Xhtmtfdt31R3mrIDiXjxeXxdDA5V3ETL
S2Ea2VmNCWzef3c/YDC/93NVvCQPFsnmY2rYfBdszGY1+IH+2fFU5GyvoRuy6vAw3Bckk68wDuXs
O2U+p/7bnrbqNSDLcNsis9HVzWVhvFMayxWS3XRW6W8Y+0ppI1EgF0rwBEuVRC6ndi0W25bADZSf
1Xpo0TzERIT6tWJ608DSYZIy6EDBD9bQ4MEvi5XZ/2ikrFQf3OYRvFfqWm35srJ72LovYVlzTfHa
9ckziz9aULAaNDVzvYZQKu+VemoQPCZxWqXNSCRd31MDB8uOWrzwDrtaMvb8HUiTvws1STX6XuLi
7sLFfPgSt63+eAsQBpaHK3DNA1XhSY+GwoAGJccKZVYkWhrj2zJNK0Xzd7SM4/ZQKffU+s8PBskO
QeJlhTkcJRCdyCoL2/CeP49h//0IMPxlEc0tUIOzkDGSQaa3HV6eA4xAaXfsQnVuaMH4xs4DZvai
zrkx+yCC9UPD3ay/OvsjQj5uJw7KTBIN4x3uxE5RYNSODvhzmzEP9MgaAuFYFkPCS1XHeXbAQ+GS
ZCuJeZNub1PyEV1ZQScpzrA+0nwUlqOzq6vV843eoTVZriaUf46qXbd/fjgfgkZB/cmxPlhKQ0eT
0OTEwUhlnvaDrfYtsIdyGzNsjXsDiKMhxeX8Qbx9TU/yQvRCVKXiISy5zXgCcO99zVWcSlOZ86AO
zGi65hqv6dhvurbQTz0NsSbVbBZrmNGFpq3cueMgZOUCoiKTi0vRWitYJ+B8Yw2b/R34f25qfIq7
zGsQsd/39tKGiBINgP1dHeJ+Ryj2/nXKO+7l51KpSnu2JHqriTQ6yKyxk9hwsRG/fR3nXDT/E20r
500iiM4WLaybmMKdNlw2cgkIxOOnfO/vzcF9Fv2tWZ2FZ1oiQDNm/Hh13Yqx6NqnNC7ln/2W3VVh
7O+YAt53bEHQxkGQCsShkS9BQg/H2x0isTMudKgsM+LLd5BtJG2QsudYMTxUL6gEBTl+f/R8IArX
zzQMXeWStXQ0iVkjxq3+RSG/5d6IhxeDiU5C3VpW7IUUntEom2FH+TGNcyCL9E6ntszgcD/VKPXM
y577JwVJfdfgH0unslhkEcgZZI2Pz0T4mW2W6Fh6bZU4Q3OknVJ71+cowr4Gspq/N/m2WQFM+yo6
UzMoZ68Lm3ElKpcZogqlmjqtE0AVPyDKO4c/lZtGlr9727QvzEqyTwpFnsIidEVScxyGjKUn1EL6
KpvJkPwk3GPlUWDwtsPIYh4ze6vc5T/FDWIh2b5lXtmgv+7rxuBPQlXX03JdcYeLPqvABsHKdbdG
7w1uzgvXzR4ZNbuHqK4xQrc4nDN5J09/hfYCnH1dgwWclXlFAfcSzLC//Qe/Deewqry/sUBNB9fH
u9oieoPEoFH4ahvpDX2Uj0qNJlFiM0tC/4BLHsJb1B3ktOpktWUwJ7WcCF6B0vKGssXYiiyTLiNY
5xb7/MoaJ2c4z8YWeViVNU2TS0EG+/HD2a/Vh9kFbNPTpzaTwAvnr1iLawSfXqlBC/TfadK4L0NT
b6MbC1oTzS0mbq93ITjxVbcUKmr7Rx98bZTcLkVP5xAVxPXQZt6Iua7prhVzjx2OXEdElU2L3UkM
39blT6FC8KUNWGzdQEVvlZeQuruTcJGu1R6uu8AaQKi+olm3Ha+3f8u1aHlYAVE2nyNoUt879snV
nYDvmCLY+IyMQgwkU8v78KyNqE0x/30ulfLxketJCtZwfPibIzaV83BsT0xZX7kYO2FRCqpeEB83
N6MCw9w/ofZQcz2d0FGTUnzdg1zSODzojuPtLZlW2m/15kYm499jAkZ7UUEavEkhjI2u5HmU4t59
9XHpMwDEQiICv3pnqTn6ohJmxWl5WRRv7+9CAIQKFmrdAwHwRtBQ1S4DjZJbPOrsFIW8QaPwoeNz
9/zHYGki2v74A0t4omwsGdt8ykKkKRaALH7V3RrvFY+gUmziHvW+O+Z1okJ31+JYnNDaxcHEvHA9
CbrB1wwNSH3D30L7FzTtsjkMt0kmaz1vSliA6JSAe9+xDp5FAx3zGRJEr3hzf3wxcN9mYU4UwAHq
N87KVSjiF7XGs7wLrffpxD4HUD4TV4ZmCx7jzoYsbC7SgZMWqxDpf3qgkQPUMPh7EvZCUvXiTTjX
6zAVl7rJbdnQZYTMPKZP9cZdEfgQA2wQCDjI5w4DVZr/dpZ6PnTxhA2RtttY1WdxeQ5IHu0dxtXc
seS4uMOrxpFtkTFb1/nqXgGR+hyEZ44+0HbfZJxv0mZLhkVZzpD1agUADFhQGMlVDYUdzYqyxtcY
L/5NYYAn+ydmlYHu/gNO2pFs1/CuZggcegOZ+nub3ppz1fiiWOaLsLm6uvf1+M2UHPlEM102YxC9
BuEeXCrybaxEfecD0rRZ/IvrmpgWDdxqgLWlcrA22lgfWMBf77wBCH53LcAttCE8PzYyz7GChxKb
NTA9USX9PWxfYiPVeyinp83LtBnO/ctbksunzwV8llCLX52QSwseGOZXlD+TAKeXKZy6822xl6Il
FfGz7v87KH1LESy8AHj8Q8mby1Bd+ZiGW0ahBaSdAsUPevMoMNImroImMmLa8akn16mvNfaZ69LH
vO+UEs8Mk7BBjRk5jtvep929d9A+2fTbIhxK/2DpBsY8Ex8jn7+LQkyKFy9/mT4aCrGXFKtLC0Un
UdVNNslWjFzqL28q3YmJwqlVqDUjylE9qKijfzRX61XXWAnyXuF9ahyzTIIQg1qqpYckM61x2/a7
38sOQm/1gnBaHaAPw5OnHJFXBr9Jw7rG3LcjpqyYtQRQnini3mBVqjiYv3pNLqxaCeZjYgAU5jta
qLJ1LO8LAc0JUxsS1r7NHDwWl++6UASykzvVS8JBIOU1XCWySh3Ay57nM+KnwW5Fm6KgDxDHZVvA
CL2ALBEGDOPl2xvEu9JEa+ojpsPsg1faqq7vlNicR46QgnS4TtoKEnQ5MR3Bu6kQ1XDocawl/Ycg
XtmqOBKu+Zc/s6pfI0F61oU59ST86fGionaQK0/HAU3KFZbK36aqUlBEViUolz4HWD8jTTV2o0Lh
+EPiQl72MhGHmL9vCVAD43Rnrpxn0QBZYxxgKX+kgB/mtuTwRIl9UNbQUCVIqehQmG0GPiKfFeaL
ZC04XcRWCZ5pBv2PPrWkPhJYFQDfqyd3jHoiyr75aUgbGaSQkFumcf2wPhgNeIVctihfyx6w6btT
QGOzMt2eQgDvIYSSLvTFl2pJXXyhBLQs6FKwkOMvHE1pDn1dT/UmPbH5PvNMmwZhmH3nPU3gG7a3
0lXuCBLIbhp8PbZ8ri4IxAVK0wnb6TTdPY+ohmVWxPisx1MBSc14bFuYtsRb4KYovOUWaUXYLikf
vrlU2d61b118MrBhcBRhVU6g//ACCFJFYM6hB8mD4gM33xWEUJhmgNBYfDk6JMpkTQzwRDCD76C/
RreQ2vNFb7hNQfeOC5Gd1z7+sPPQdMEsCBKwSoOG7lN65SsMwopVeG5mlVmo6zwddwYOSM+xJw+c
YFO0bD6mM1Y7WVSQ07HHewQPdPGv5+zbzOD7Vme5ripeHxPUSNwGfpFJ4DTW9zX5R0giIiOIdofD
w3BrZHIFcgxRznRyv42ZUacbSBMZ7dUK4uAj925K0TEsO21cobkSfrGnSqu70pRAguCoR8xc0mo7
JZqLTIjO2wcJHFgWJEhKqBPm7pEpG/zrYUdMDo3D15O5ZbAk90F9Dt1xg1EThGz1vpnd2HIAMWws
ErdMZmUxroKFYaO009pB0/v4EachECjAvpf4kN8GPp7u4zGhy+SwJ7cuW6QxQgW+J0+nlf2TFqu1
b2AvxKmm+V+Cha98qrbyCImq7dmSBEzgh4NNcfc2tsj+qHoVUrD6+mIw8hFdPkNTF6Eiaq91H33A
pPDB510HOjCv5jOsfZ9QACeoYifZHfQR72oqJmpqmvOm9pEz+krn+YqHL6/cPpcKPD+2OC5QIYIx
l73TeDRfTrALH0qk5cuqvF7OIlFaBVyYsy7Bs7EqU9E1YsGktZXdAEPWOVQxNGCBgPPOdin0YmMM
tttkx9d3BxpK6xISJgWxXNiLCOibKxhLNaPn8ML+CpJo2//8A8VuCODtOJep2uba8POiYHywD4ls
2A2wmgUGuLGB7pFgb6mOUwJpgZHUXI1YGzf6VMTJm1o/R+O3ppKjR++ee24aBta97k9bUboMCCiC
gT6myUceUiSUvT+2QJYFddhqgvVTkpOTaGXpzXq+XrGw3LtfwRgboj9jW+zWgOf3Ti5BSm5haBVg
8cgKdeLGpXSPnZBlECx/LBJ9g4CSCu+OIodIX8DAs93tXRlDF9LNsBo9X5mEQK2t8XmVHwXUE3ud
a/RKkuOKgRmIy9JEHz0dglCDAzvO4H45BXgJgrpzWcRiPyc91/fMHaI4hL+zaia0btKP3FCUzNYh
zhhMlerW1t/Cqu59J+DMlHCncjDShTbgyxLN3MQJeLrHaD9DNz2ze//HSm8YhiQeZm+y6DU23aFF
8VoGz2q3AIObW66CDcU1Zg6issAJ7kv4oB3Rlrm9M9a/XNCZyZvNV2HtKM0IPBIe2fIyGcGp+BlF
jK+ANFzVg9DgbKPPQIulyO7U+3N8KwlTdLG1SuHhS4IotxojuDFwDcwGMeNyap2uHbo4c7z0QFNB
uedw2RGIUoUFuz4f7hZJZ11DIEKtXqoNCHGG3CEKwnD+41n2dgqO138L5NmZdEvKdUpBYpeZi1ym
IPJGZE5f0GgBdMU7HCEp6R6H2n5PwtM91OGvX1VUA79ubSmvfAhf4TdvXWJLzsULgt7S+px9o3oP
PE2AN08LMTjdTp7YNLPN2Hbh62Mcc0s7pakk9OWy23zWumz7MwE8iaWFULRmE8+cb8L4LNyrdmcI
0xZZ6zClSZk6q2orWcnwZjMJlmN7gczofDDXBZlMC0095egmSWATfFEmFBUPCI/N4gVdiANvQ2uL
KkVZFaJiMgHwEV3V8r+WN37nWxl8CNu2qdk88sqLJvEaRdUFchR4rGspFwR18UMb3g6k/R2Nh/qe
wxqs/h1vjDmw68/CL7kir8NR7ybDNa+9jl0DT7svthsne8Q7J4gWMcJjrhKratjBq9o9miOyvZiT
0x+iWC72wI3+jNc7VwP6GBIokECps1C47ihZdCeHVcJzNN7zOxf52LxMYUMymVxUCJPFYVO477to
btsztIAbgWRgGY8eYJ0xVCxEjBkI77g6WSXsgulrLTuoRX1eeaX32GsnRibeYXrZeLC2RZhcyMgA
L9gSa5v7x6zk/Vlpe8EsJ7e75rhmWHTXoz5nK44amvICosxYFrjVQETNVRfNfGTz0JBpwdX3o+Xc
eTsbqJlmrNemhYu+RHgfPJTSNCHqXfAAfCOEn7nP7JG/j0niNCzmgr8Ml3H8XBX6lISU0nTEmNU5
p3QQgYV84K2gxig8bHePUZ4ySbAuhE4RoHAfpZV+ldTcY16/CMABmC+AXNgZyh1GWdkqEhlaDJ73
8tAnS02PTZBU4/xMyCBWjitIXhO7MeyMM6Ti0o+zHpyfOaeNaebJBrLT7qWxOjjf0qIdRaA/zI1z
s1sK5YZcNzI5JxRfLJz4ZG34lVzqVjYq426q44aRFQ+p/5cAnABTtLdW4Kl+jxDsKglFOCQLrFuU
l5xGpxSBXV987gXLjVfMsMtMEJfQxIj0g6NlfvP6xURa/dvvmyvixFiToI8zkMTK2JzAwkldBu4A
sKNpeuaKMfJRcU66iQguJkE3+bYqHzKItX5/QXY3HSHnYOmdUvykY4rEl+LBk64dlqGUL6YIzlEy
DM0HmbVrSx5V3S8QiVCV+Sc4RadsZuUMbI+O3bsYStGBJ81ziQDz9QbX+aUN//Pgz0jHok6p/paQ
fGo6f1SwF0hlfbl3O/rK3F1aK9Od/HQlZ1TJNICjZPxxD7P1guK7xH4x9RPtm7QdyAq7ElqxnEpo
+D6QHuPUahGgJ/K6/1dy+BaPYl2k1BJWGM6bhGf0P2vFiEwXpttYDH8nbwqvuSoDVJevKDx1kACy
FN2aMHxE6uIK7EnhsHVQ+66LaqWO4BxcJHfse38YhQeTBGCZik4f2+hjS6ey/BNCypb7cngDTux5
ax+9hlE+afDmnfmFTECeQt7hPww0sUWfcmBOLXfMX9wwTQ0OMhBhbMlGIujaA0bopuRhbkfvWkol
LBZHgXZ4IFKD7xb7VYIKo7DbDDeNuFx1nf7uxIu9VYzK3W6ZPG0HqYRa22Xgfmtlbjvi4DH0by1K
zAdBgcTtIXw4ldnI2EDBYX1ePPhfK4Chj5kHGt/2fV+mg36lPlH3CbZ1iQgGj2Lw+J6Lq66MFdno
Kg1m4YoSS4gEXmAZ/gqBcx+sySK8tft8E9gG4bwO8OIUUX7PXI9FYsN+joE5hhO2qSvWCh6YVq5j
eMWlDxCvJChrXw+Z8NIPrAU1PsCRLXPVSYQNLj9CUk6uJuixYJ1skN0kBPD0aXu3yW6ZkzJ/lAqS
sp9WzJ4VdhfN5OTusp32ctLzeRmTddWa9mIpiMC3x19KnQCe0Dv9y1cpoKgPGTfnvU1VIZDM2z+/
PfivFBibEVklibpohNsw4VfHP4hizpvBFgBR1pO1a9AB3Wr7JjaAJESAZe5QB8j5HECw9PNoZvKH
j0zv+XcUviXvfX5tgCHY8k9LyS+xT+HZW7yzHRDYO9YMEgiXmiYceVR47lfdr5NPItza4wKMY1fs
OhGW/qElOhBwx4+6/jG/gOoh1HR/X1ehXiKaBsV2nq+I5I31O95Sox+rrHGzDX6nENpC9fO6Lycu
tKz5lq2ZuxBQXLZ38zkwmjw4X9MqcYC89BEin4K8HdmmA2cbZ+7Y7ughnQxX5nF4mjGfpMXh9VAC
5sf0HB7cMKb+4LkSF1Z5sCwNi6lUsowKvoQsr2UeG25djwp4Z+7f4+gY0WaX3jpfPMQjAaE/wgIu
CG1IZ2dqOofWPcnA9ZsGjgIsAbnD828G+8uiFQ0Z89Ulvwcm6BrNXAus1WAhO8eiAju0sDWy0L1/
eGiqHbuNHu50MsXuaEYAIAf8+U0T0Xcu/9iI8JMA3xmaJRNIS7WxCGGxa4aAsiAtI7Dcl7Tm8TDI
uTvzX/VygbsLNKoRvyAB2KEXvKGIKpQRqD9leBSS+RgHodlutVi4R8PW7g9/+J7Cw5BU1ag/g3Pb
mQhb66DyLWOEMuHhrkyNcY5yQwjdciibISqzcFwJS8RrqEDdQ29P/IyI0tQfbhmxw5oiIgKzft8Q
VF05YVUugZ5k+B42/pLc8mSx6egmUi5TZYUYhCdxNkG19jMqfM8vVx+KY4cjSjiKBrcLQrL0Rv8M
cZDhL/HdJKZiuCQd9OKGy4FXFY3C51eqS8JNMhqFAvyVa0VQJFe1KHCZc3L86S1kfJRAzBAxx668
v9b6DGRTF/AXxpWzouZN9Mksu1f4CiF/YziygqbLVknsKZB4CWJ6N9PMJ5xOCaCdOWLl4C/lbcUg
Wv2oN1rRLUj1dO5OMhb3EuHjOIcz7p7Uj7cdzb/4093MXeTo3qBpJwV4DI5+llnU4oFudmDpX6UZ
wkIA7KZ294iLXzKLht3OrfPOa4FmUF0vEtbwr0We1nRbbYdUzTvR4CbKJy63Wc525jg5J8VYsYSE
hQQuN8CnXlxfWiHcgeY298mTMOmnumjVDIkO3AvecS0VnuL+lKzuSiON3SQxHO4TUD7d6DxEmIlV
emR3FFkkU0JIddfxHa4ptii09Byj9rhH7Q0Y9yDAlnRftnTSbv2poAzR2lO0xzc3KDqYiGneKr+0
tfOzTKyVab8AFRAUIIJT1XcQuAsTmpbFGXdkS9JEEAUNq5O5eOWJQ32403SlPaLKsqwLcgJZQwok
2l/lFoQI/OVct5ilvxgx63+7wuXaFIZTmM4AkJ2iqR+EC+kd7i5BlHv9YWCHHCCkuU1Qs7ssJOqq
EhW2tRGXmnqinre/fdQT8egDRu6Rsw/k714GK31D7CS7ci15SWFKkO/5HYABJTcR1yFjpw0VKYSc
I1PtT9/Go4UMlwfvDjCUv94ZXu3K0S2JxQSWXUZTl7XeBW5QRP+U7ROthucYnBFsakKV1EkYmRle
RRROOHd78MwzpfK+j4Rc1x75zQj1xYdcDMWERygUVvVv9tD9a9Nfg2qkbXobCZZAz+k5oPiqaIDL
phd1aWfanUngKDS+96IWyKtXFH1XXZ+LYTz8sMG4b78hbsq7VaVjhgFzsgiWqLSUZk3CnxJmqXyg
KcBCHrkJK+BkaogZh88egcrpdpeZzlBY5I2tK72MAr8vCwF9YWujcD+tuW6+pgqiK3gV03CgIpds
1lIxSAK9836SnaCa4d2Oz7GuFPcQN4maTaP5d4hGEL9cWbC+mtxDaUDBWIoflfE1rljNE462qmA0
IBfH/d9QGdfmJ3YOMIP2bL3gbbCsS0PqseN7YR1r9n6Aj32UPfnaJahJeeJzM0GT+j610I4e5JSV
M+CjikciuLkALp07147EeZujGkxxkriJxE6zVbEB4/+0QptTf2OZYLjn9Pcu0jminTILOurSrCCA
6h57lxlBiM1CZbCyWRDYX2pSQw8JMaHWPxmfTpNh/0Jz97f24t+wgRoNcdTZVFPuS+w/lO4H46vh
4pT1KX4OrSKANeevamGi0zp0z2ZHojBfuiph8qFKzGJ42dtzKrcf1UtxQg5RG7jHPCJ60NmgjrYL
nARJcG/6LPSe1KTIX2pjz5FlhhQFOllr1i9EASMehiW6nNKsURz7xupZr4Ctyv8CQwt8tIJDRflD
rKaSFxOCL0yvU/WdvEP06UqSomQTgTIP/sDevZtj59gqRjNANlZJydgMSTALs2WhedHWqGETyNC1
Ot71LvXfPSB7HWSrCTYTLmspEwIm80Yx5SMcN8x1/ysxgWk3wwYOmx1BAldelridW/DaVUEA+zSH
MVvj3ScslKI5mIpqpMSrtZnAz+5AarOTRlmSK+6KSUNj6NDcAs5ptXwdIeIWxZ+DObOXhBgmoOrp
RcgJRhxhhbp6GlFzprccxltG+gwMyWHBt+Cg1AcpFmvTaAF7pMviekiTrF+BB/1QVgiI7UT6mYED
vBm6Rvuy4Z+Alglpr5braLXe6c3Qipy5Hccfi/2R+Uzcw8PLwktkObDLArYtm/OHt3rsOHtS8VWG
lqDJeRQW3hf8KF4VR1VI6DN6avhfcZ5n0tdHEwNkKFFFKBopOaYojHaeQkpr8Yx7jFj5YTqbyKBT
SCWRyn+MLHEY1qPXaDyI2Hf560yC/7IVv3TS8Xy99EVSuc/PTqKhp0sw/IuE96Uma/fV2274CQvS
EeGNwvQHx9fFhEAXqdPsSOCyJNNmgtQFKxP+uUGuq95BAZzpZ1cInuesf2qj/Sndhl13LtZ/fGdC
8yfNG3Vbn3aippijJ8UYee2ja39wCl7nODCLFe58eKUfFJagWkjH2NFt3NDn7RlEg0L0YV9w6vs0
sAVIaNoQm1lq6z5zp5QLPX96Fqp6UNjtj6A58Y2Nq5APXX0MjwqxCTUr9L2Bll++7ixMJ3ULCdXI
rBc4WHxBTMOprqWowX5Q0KfTLIcYRIq+2CjTMOIQBPsIOYWL/YtnzgYxsOBCqVHnb8hOLrDwx0a3
v3Scn2CwmVr6zu+8q1f8GHQb/psdEQPnaOdlahEa74aU8nAicGRZNUo1Juk0sj9yN+yrCoLcbged
MInJgvNYyosS23UAPzr6BH4XSqrEseexTW0+cKMTRkc4ELDUgaGnzR+xj93+pmQzd+a/SAYMllJO
kgW1eTdE94Uhh0SDptSu/B4HVvp94yFekEXeP3hk8jCGHgjVDbNqr1rlo8+S7FkQWKl5CDO7ucaR
keVG+b7DDxOeLU7HZQ3nbJW7Qq0wQ8/doo9axGHp1tt5CST2qn40txOYpmCl3SbRWBGCnndx9CII
+1U6Iai2ihxLE9IgLxTGYKHbYIeTtHIPEMABzRr0vECGWaEJJhJSQIYlCBbL+HNS9kTeN3WdNQJH
OOwflVsdGhMx47MbwjqHAreqULf5ECOTq6DIHVnm17jwEcSiS4GR+ToIyeLSWCAce5qaS4kLHYdp
tHumPAnY7VWqOy29z0jeVXh2lHT1j16KL3DqM6auijnac7gX6LLDgDpWzBXue6gG3IADeFA6AG9t
kHXYkw4f8gosfQ1Wm7hSuZVSgfFdVdJtlgjKLDgB05uMgTwHAtV9MX7KNlAQTtAOqc+U9ULzrcxy
We+QXCiUmDlSyzagkn1gQpzR6a5A+r2M7v0xtpQkzpyNQONubiZGxWCg42QO5WOpB6KH748gOzzL
9Oc/+5vHxmxOvgzMNLNwYpNyHUF+TajqiaHLJx1ayrX6eTuqIK5xzG6tcD3+gUYD7OXWp8hMynNr
ZMu8t/CFnBzZN6fyvFOhlP4PNcrf3EXE8waFWp4eclcOkHtkDmxd4GTeV07EUnrw3ShuVBOrzee4
vfe5t6syPGUxN+lMy0NEr3ZyhT3vCSYtE06+NsgdGqUDWlawbW2VF2dRB2eSZWFfW0tdeJNNANuw
at/oclHuUF/iG5uyeURuLXQwraV1k/dgcT1MNzEC4u87YT2mIVhEIpldAOdDSPtEP/1ipNLgdOEb
BS7/RdBI5vVCcBGei1Qef1lm7klfPPQsptFANe0XL16bqB5Jv9szqHudl75YCoFaroznc6hcK32H
G3pgD5CQDZqu9erBTf48pwax2qPI7rPSPze1SuvkNypoXZG26unl0k7CImdxm4QxRGsctXwwsHNV
sORstD0NMncf47w60f23fPSiH6Be8mB/YfH0cnCDv7hXTNYziyI3azK6ggDUARHdZJ7Nxpk8Idcg
BwUo285McY5usgY5Kwbja1QUOyyyJGcYZ4GDNG97oiM2Eak7JxflK+odmLnkDanyl4WUOJH+Z0Bd
ps8oB+4o1X+Ql4ukz9yPdzl1Sk6fVPMCFGayVVm2XthvuenW1sZ+VR2MA/yScf0bZjCaIuqclIav
y6u3gVy815eD34zrgYIBdFgEFXc+IjMtNxCBRsjTVgNxGXE+JPk9rjNK9Q7rK+A3YNHnB/bpU5jr
oMiJYQVVzxtadsxVnXsJsHx1h6TaqVSGojlH6HgACcSzY8zNDEz42VHZvn2k0WRyfFkyGxPFJ6VC
9yUe5ABdjQDW/STBBenHM3PuDiSU7U5m70XJwkyv5/mCLB8Eq+o9nXON5OG3Nvv+Qjx/VIdHduhy
jjHHA3BOAnylbN/jH1fJfOn5XBm+9CZHN3IJYFsnTqwWGohOM3m8ikE2Zflf21H78e16ZVblEXIw
9+Xv8nK9NMhmplmVBA8565udXa9/JKbJpI3mRwulsbHr6cyIBMwy8yzTDsH+g7E3szVXBwHgEF+0
MF4HmQ/0khmPtAQB/wzpLHR0Q3oZ96+dTEXJMrJF6Gw6D/ZLaDo7DBw9Qqacd6PTMbGxWrBDt952
BX9WTAkfMZ6wGkWKd+EMAN5g9ISjd9B8Hv3VDg0iXpfLay3EcOA4oitoQPK4355JLhSp2gm3vsC/
bnFmQLWP0eV+ybbYCp5IkuzeWn2VFldb0ai0cliku/Yz9srkDrTnUQtlhmMK0MIigrkz+IdF+VSg
1AqRtL6aZ498efAFDMwg+xn3XZKPMv45waYRT/zW0eZDRhP2fJK2No24U3ZpbJ7P34bOAfUwykvF
4E0FjyTmLDlM/wymx6es5j2b+XYCrcymAE6fTdsj+t0+vNdMRI9bAKpjv9nBcQdHRCnMU230mbPO
uIDwB18lOJN9RTv3hVjvbG+3BgAhvkRY/kcKmpP/KalTuh2CXNlrNUPq1aJNUK+UnHG81FSwo6vt
EYrB11c0DNIL1+smYK2lnD7Lu5EpfJfKOCWPWtvP4ty6OCTOQzzlGHuDhK/I8q8zmB3+M5ZvYvr3
fJhHs6Noq9opDTvSrLtn+n5cwMr6+WLunntKys3pbpPMSp683lgi68vVlNJ8PLR1qcICzbv39tSA
XwY/jYoLXFZ9Xiu49b4H5DeZ9QTvvaubdhzjMrG1D8T2XAqbNC9abg0PVUi4e2wsILTOsTXDzZ++
dJFBz1XBetQ0YvZyjbJUNipuuh+BF9KuCOqJhQ08Xo5mClVUA3OJo7KCRdJQANUkKXdgnVlgbz7/
55vGqX0jN83A5Dq4DKtGjCJol+QuwsfXzSPWDuvs4t8i/J2vX4qx+0JeuHpHypuf5m1dh65qs7+Q
Zz661IT9NpM05JJzJRfFKteIHOCsLrtkUrWc2U0TdE6DQIkW3x0Q+Eo29t/iM6v/bAysCL0Q0tsI
e4EEKpl2yDhvqEjP8o2NoGebvXarTNVcCHs/YVjHSUktE2mjmjcJ3c3wg7mGmWiUa/0hRYXnACuL
yvZk6t0wTc+Yip/9oDINIyjaez+q+J6XCncs1NowEPUZrHiev134IDNpZbG48xQxp+ceATYU1DCH
OBMm5ChurtMAJI6vci89+2TdVuoGQvJpW+fHsjVmi4mlvi/+IaTcLY9HGtYeMdZ4x4evY/eLCbfC
VyIj3KTZ7O2ZdUGgQroCMNuf4zPQ3aQbQYvGtsiLaprnPoT6qk7YQcl8Gqk60dbdMb+ht/t0Awjy
CNHHQRb+pNCA7Ay++9dRBuBZWXhwjj3mPrXO3XURGQEiwAj54Pe7UjpV5D3AYlfcH4c31bsmEUH5
8rX222r1lA2/3JFvL1KZDg7nXWRHoKCv4iB/Nglr0MvXSd9mcfy3Kdo6yhGmNOqf8OcCrerxnldu
SK+tLGz8mV9gNM/ynU1H+zSdAdnTkslxslY/y4ZD1+UHwgTXj4ufhdN5okUm0ZSzzCJD5+8oXYpj
h6FFH8dyh6iXyDCk5Ggn3ftHzAyGg9441NY+S0siK+y8BZPk220gNcoFhMamR7EFQ2aDwq7ZK0lh
sN5SIAJsG57LIQzQk3q0S1j+1XOPgS4dPs+CXIwlfpe2hytsdb27ZpdWvO+xZsDqu/r5WQf1s3kT
oeOiEd/GAal+ZHk3flr4v4nJlvYVSq/Zc4x3riReUs323aFOt51Fv43nJZtLruvr+DLOMzCcBhnj
z2eWAjYpz2thk0FqyfVeptRDr8+r0znV8Uk/Oaa42mKCXcajVhbSXwPFrjivLg8lFpX86XI23tTm
QFoxQs8xU6iQxkdDZe1q2JoXZMbFAovDrWvbwwNaAzuPPFWqtHrqvfu22f/DAbcgTXkOW9qxDUMw
tdTWigG9FJPHrd4L/jShduIuIjsIDHQS5//N62xEtQ2g+tf9HsjcReZMQCD52aSEQEXNOsivJOQB
1OKrWTbrf6rjnRXOCjxxlXvlMJ3zO+oRxJ4xqrBqdy20C/7Sm9ajqXCM9rPrq+7tJKzycFE7+yBi
FcPEdAFyEMmqdj87V5VPcRvZeQ0uvWtTEc9uBRo9s0OEaH4O7R0vgKys8/V92f6mC/nBhr9yO5rM
FJBj/nSuA6zd5OqJK7bV9nsCbH4XLYbw5lNbfgs+lvFeSJnd99C8yML3Yh1L5KzovKJs9mLabG7+
OGtjnZwJvIO9GD941yT0WZlwKWrCpnJfe9xdALCRGvH/Z6rlFX4wYJsTo+mtepMkTnHlA4V3UTHV
5yz6uJMnfFcmbTOlR5FQ73Xwt6WE/sFvgqxkSRLq4T4iUUXEdYehMLsBgrOBkg/QWTK6JIjeDyaC
Vubrux6k4kr0Q5K+q/dHnnFRQr70PLvD+xuSGHSNth5zZYUosh5EprVm3cBLTI2M34IcNdfQGAFK
wfvI3ELW2ppW7ZX+zFCB7InLQ8ynlF+638nSPbX4pPFszojJlPsAyFoPy0maKlvOE3iqnGp+0f7q
meH1eN+irQuHJpqgLFIJpsDRvnrhhsmcRwrplZvzvgu4EkF0WLuK1KnuguUOyBq3ejuS5WuBC0b6
SkkH2UqIMaQnIZT0O3kIc/pyucbhXASWejoHouyhPvGwKOnEfvZFdVdYoFg/OtxzGjXzQ+FEN8Dn
8rZNZbf0kyHTywxWLxXm3xsaYPni403PvJfQW73X58RtuzFF0KlzInHSeqx3lg71LQl44lunuWfQ
/yUX9O7u4PmBqCmaJQve744Nqk9aixFaR3vVwTuo1FrbCaU1BC0NK5vsDRb1BB8QJ0Roizjm2ubI
gWyfxYR3Zd8OqjImRJBHVtgkwSYzZJktcFEYwIzQaDMFaKwTo4yy0yLS/g9UhvfZ5cAICoGCPSET
bmUR3i7140koaDI27ZSP780qka07zXUf52m21Xa/8rHZonKgXYzleo0h+y2dL85ltVgfKElpotRF
hbQU406cudQ5WcrH7cJKpqTVb1rN+qYW+ee3dwfr7hBq9hSQSh+YN1kvhogTYcqTCdIrYyd+Agtv
TuO9YtQPumBxeH1Zb5D+A6fXc6lTVOEhF92rCy/KPKTkVRyhYXlsksn4gFxoNq4elsP7NQ6A/RTQ
97UpSYDS2zuRiIVOHZR8smRTvpPs2T9QrcjTn+YHY2bIWJM4kY+OJcV68v+BgBKJipoLzx2rwFtr
GlTalxdTvQl3rWKkYKHfYNk3Y+UMxztUll6XZZUm9sQwm1pbrL/4PFfD2Z1lwISRkmEd3XRtvKHq
ZzwubbEMNI/BQh77C7pWJ60VQ2jzvJuAk1SqwJpDcoGwtcUmOXjBKTLLs7zkb/2+mmKUsS1FY7rC
uUPOSKkfG/0Yd5OoMskazgpOAePnGfELf/7kyCnqHiRD0opILvaVbYzDDe+sw+l/UKC/6dIjCc6a
8B4gCLCKxCVU3/zIUSV7yTXE0LobF2j79WKmf6GjCyVi2qpZiGJQdvzhcbjHVbKwt1EZelYo+cuH
m4x9aO8zYl0LkW837UVYmJzrPdR+xr8PJJpDgKwNW/gGp9pZGbUVMzXbQ3vXI5WPcdBqjjeRG7GA
aI066ICpReRqr5CF3e0zClnCTh6ObVPhtWQjY3eZcJb+YFLje0/DlnjemZa3vPvDRJBjvqgoc7PE
0Y8DL1unKKMEUbhK/sROMsYAgrw2iM0yMxYRCs7EpF43tWjGAqibeizCj79Qd3ju7DOyjSE+K7tg
kU/Swpc7yt+AJ5TuGzOnB7GVDWukSjks8mCcRSl7Bo7AsmjJtUbeghB+MYVyw3Xc8GKSFA3Guvy/
mXk2++gYFyXWnNop4yTwWmjbo71IeHv6Vpm22nxNHmaWCCbC7MLY6cmrGYuBtXtATkst3EYRuhWm
ac2cuRchbmyREqSOKhW4nJ+z2Jl70/fJP1JL4KG4LLY42lqRNF/lUNxpEXVzFc92tLcA7bwxCbC5
jTLKRFJ1dmIQkuukP3B7PJvd96q4F5/dQpfzJyaCHToA6xl8xXwD1Y15z8fdWdWYhNAhi3/yjMaf
nBV7LkH8YK6APxHCZMHKs6IXTWSOcI9emAiL7eNOPI6D3o+pkVm+amJ4EfEGuYWOLv8McZtEK1hM
RmNxPhCrqrgbpSXP17sqd3gzTcuyut4lRc7iFtHyClhcyFOA38Szn6cInkWPtBQskZnk+8Bk69Pa
x2YekvoVqYWB30+vHbJHZeFKViOPbPAwpiiRa8iYyY1O0q7T6nxMFfJNUNHYEG413i8QfSCJ5Wau
04OvEF4XIJxCsermlCT/Wlur05fZZGYg0s6/fNmBUZhc6Sxrjuwv4UIpW84erJu2Tlnz5rSvWnyw
YpHcGE9TjLReuvS13ztHECh08BRCpFkhfNG8N98VW/xJNF4zzkEBLZhLmML8ZNm5I8c9RhsiFn/y
EmBIwV2Qk/jAcjBJlbdyNm1jYQjOwlzjOJ6sHS5U7ajGgPyJCk2QhxLwa1f4VAp7Tz9Pvo7WpU48
uKaiz+bViT3nD2t93Y9qrVSzbozxLZ5AViYtVfA+Exa+4Edg8PzandrIrXLES3hfUFXvFD9bxfRm
TFG7qimTIxXBM6qo350YVgnVMHovgbS8p0c6qVtPoOGaM6ibNWSe6ORe/pk2whC/9UZVCgZQGNHI
HfaEU5+FRvht5YintIHQXJbHlNQqH6TXekgZXgxuAEDozeJ3AMZmUbDOFofhWcI8tOFnsDszDlfz
ve53OjCG8pnTDLOPX9FbpTFUGJlkSgHIuZbCHK+KOjUUSP2n5g4LkiVGvtno69VqySjGei2VSbeM
ETbGUmwCh1LNCDoUWIimsEGtBRiL7E6IJbln+Y9Pnbuu4Jz0vNRZK1PdthHApHZB3zb4wXS4Xheo
jf8GA7T62ISmRhe8wrMtT2/aREUXRZ5bhUO2QXprW3Ac/HqfHyRTsGmxwAkHmKYcQRVLMQPizohL
YtBtPO4FXHdsOs26vF7yEkGFo5OC97M1rmNIepSfw95k8GWZf8tym3fJitBWGZV9y7dm1iGNfr5+
01ioKsdl1ZnvmPogLlAcFy40vlgkVY3/GPvjINLL6dihl1f6oyzYTSDQxtyq/aq4VhNGKr3Wplnz
QSmcrWIrOsk9wnUXm4kynbsPqsHF/z3MxcvUtipOIgZa+xp4zqnS2dozxJIfhTArPWvW6EfJBdEF
oUpDEFdj+SRWdm4HSyM2152IpBda4ADFpWhM/m70hpf1bRi9QCVhmJwgb3yBxqOToLyCTsoJmeaF
PLUhJZFzanFCv9rT9+N70fJpcLt3vvY/MqHlDW8Zw9IRT9Es9nl4vztyP0zzrnwD6QTVrx6ljqFD
ipQoQILU0WA250lJNoLgnpMr6ElOaiVt7Wk8LXt6Z2QdfUjoT1c9WWEJZmhpu60xpiDAoxNZ24RT
P+m/EPKZ2kllG14fr0VAIvmKTaJQCPrASEtKUIL+l50r6HNNTgYtgqAmOEx27yEt1APF3wYdl8UM
adlX1emJ6xdZCxP89gspQrPfNdA3bRXvre1SbdzagKYHPI1h1kern33anJ+tf7KHpEKPy0SSMd7K
rXfe25CD/A/V+0J7y1C8T87g3ZFgEa1wqYOhRguwY8GoMklz86YS394ki3GeTjmKi3dF9yM5kNLI
CK7vGY+udOgFP3do1/sh9fGQ0oELPlu7zCLfqyrHH9bRMnannTLMtVprsFEt98sxhqDLcysNgrjX
JEDs3+kAS40WA5n7XQ02RuT9DlaJrQWci5b6IPg9DHBPCvoJXj4uiIXXiqGp4DizaxofKxY+jAk/
1tASguLe1c45vYzm6vON2oT8BPLx+bwj0bdcPIoRiOh7IXUQBqdMI2pVqYtocqHMMQeS1+eiqFQy
H566OGdXAw02JBiW/BIdBPwkjPUDpafMR0oZ5pf2NXUfaGo/McPTQTcPTB3Jw0ZH0BneQEgMbwTb
K3Izwv86KKSD9A6gBlDNqRARMiPI/iqBZ9WXI5zX/CY/6EifK+SUSoAvkYXWR10Wdif4HeZMwZhw
2+tPhUA9Lw9Gf/k0CPs9uC7kOt2jLQGg6HOQh9o66CSTWBIcu+Qszmd3WjxgzAcKeZIAkHOvnySc
E4bhitcw6Bd9PF4guQ7QY5tnyvrIRzu1lGDim1h7Zi4dkj3WSxOkxsBD9vu2pRQTM2f+IcJ+F9CO
d6maUW3NtOFHWQ90QL+gZdd8C7fQ2AaEbYJSLhkuDWFEDh5nW6us6/Zz7nTvutkx6uwLUK2zOd/J
35Ir9BRAmwQ0pYWNT9LJlHGCzizfXMrsNOhTWr5x6xJa/5Cmy9gOcfb82swmHBg800j9YXQMcGnR
IxuElaWj0F9Uaza+9BwyEdsXlQGeBRnbzD5T591DzkLw/jsdMnm59mVGWICxs/JLUJoyTMQSQfCc
liyQ06vZYZ0CLZKk6s+an1BVtep9gzcXYyW3EwldFeKcPcMeUQDTw5ONXJVCd52MBbkeM5Bjz4QO
v46Byi3h7BzVu/Qz6q35PPg1s2Lf5bqH7fSEdmGCUSdYXPT2t3qagHzgXYOki2cmYJxBvYd1XEwV
10yJzmaiXRzrFTIM4Bqv1EJ6nYrbjqXg9qjmMmKjyVrRCfxX4EXMEqN0OTFvdNXUCKzxghDjdgoB
eN6fbIxc2CK1MJ0WYPTyVhTQ4PXyVIXyFEQGFVCPF+oVrwuVdOXP8tYpXl4hY2BHGflihf6Um6qY
7wp416I7W5mVr/RoTFqje2YthDmVlmRnrhZ5Q5YkjKWwjBTefDAGHeQU04QDW2TJ4PZTin6ujSju
GSzaxJO6E0l6iTq93bcuYZ6be06Zs4JbYKSmpYBTWsI8ivr6fNp9KGTaPL5Hf7b4CEbJdLWCYnSo
6vz/rP5IHzfnemIoSWiYQMFWVQd3NqsmEk0DA0yKvFvQsgaPZy+9TwWkuLCM0EwScr3C5RiqcLjs
zcIUnDhG18X7KpJKP5k+O7MVhaR/aB9AhkzeLzcwTvGlLCesWgBqGWoBCmZnxZPUT1zLIWpWW4RL
M0KzMzCmHwYekRWo2Jrfzjz4VSvbleduHdwit1tmRxXpajwhdw3TMXmLpHnHnGSL1gyarjre69Ad
Uf+P0oUDjtdyH2VwvG5hgLS5kPAqbqx9oX/XG6yVRts3Bz8fs8kI84eJ+Id384p5Q5tXgLQTGA0K
E24Na5BZZfUkp6KGFbAjOCyRVEWzGhMRVHfK7UVNrM5d3T3m+elm6bpNsZXyghr8h4oOlRM/2eFw
bN3Azu/jrzi+3jqMDlPM91MRT4Ip35w6mI1d78vf9u57mXl8Jk/qvkjLGVUjqb3Pu+axoGQSgj7h
7ugv/2KDH1/K0ZdVOgyt4Ovnn8zrCoQa5O73Fet661kwxJTdqmil6eJkWTTG56VVu7VTdxe8EnAk
HJalhdVx1ij5ziS8OpIoACEpVuz9BzxNvtUrB+h9GzVsDT35Ki/JSJwyywaOhbEvpfKLCWGY0CT4
ykzl/Xac+5eaUI7Y1hi+ncJl2uEogsFQbi6QTRqhOp/o7tdi6ENv6MS/Mm5F2q83q+g3RXAsi7uW
Ru+dS2a9+B1SXx6Z/BN2Pg1uZH1d4TJxSJ6rwJgot6MrEf1tP+s19yFjSDWTUVuG+XadB71FB5Sq
pgCMyZpxnAgk47+inZm9wKdP14Wwly6hw+eik5XLDMG5f8ALXzgyp0qcPidLoJ5rh0Q0aI1OZGf+
SDyuCLYgd/YuQlEcgA0eIUrlzqOh8zz9cEetDpjY1gAXz1BkoDwZ1nbH+5Pjm+v2VuSI9mir28Nt
KeorVWTUaaRFWuw+aocl2Pwaz4kr7qKUE6mcW20LylI+WT3teddDxHiAfJp6Ae1LJ0hDlSc8EpbQ
S4ivUOzzF4tOIQVV0Bpt7hxvYvdmyyRdZNmL8jwwcjw3kHKVKWNKx+B6u8ZeK/cPkL8cxwUy7Oa5
n8aDH2VlM1iYbLqRqfelbROp0NeKwyzy6so0msS2x1Zon/YbnMfZim8iyQJMm3ePqqmWmp5rNy5M
zcXB26uB/wovD6ugU5Qn+TJcoXhOtgQhlsp93E6pfBW1B2Dd9xtVFBsTaANqSBJdbGpGHm8dEoT6
kTRZVDrBVsEQ03DwKPzhMhipeYOMFWUQcUZwuSRvHPAeWQbyo+CuxSqiuLXQ93ApjRRRMxBBsK5X
8ZiGAOQgniXxrG4PEU1dpa0FpF2B5tzmtRdQETe0MbKd68eTbFc8UlcFXhxpvwbfyHbzkYQDcbKh
7MbukhZ6qMNPMd4EQc1x2mUUCqVOjjPd9cxxrE4M6dFP6pFAarujAQwt/q/Zd1G7ID3kPxr8ZZa4
agRyCELMFJq+SLITVTWEk5Cm9bhEuFpn8II9TTXxPgFjZgqJiuIno9LvOXOn9vv2SDxzPnBLWDVq
JzM1HQtJQoO6QVwKRyTAML4vc5A1Hm+cd75LrDDW1VXqrvBHBb2IhjVraa8i6tCovVsOLyZ510KH
WJyONRAOtA+FkILZhlrzl6xzD3tLlJK+DBBzh7o/YTXn1r8towHQJJPleNpazlaVlAd5D8P4O+Zq
GQBVgObN155dV04CxeQInft/ycxTBOWjJ0BB8MyYwmn4h49hUQB7XZ/JC6Fu9Mb4Cmv9mOUk5Wmn
KhoYLwe+y3+/BE9d5p+rdghi6+cPfytKAOsOICW34qK3XG/7eRfoAoVHlxW0GPEPug0fBX0HpeL4
XoiNIuuhr5JcHJbWw6rT/HHvoP5eB8dHXXyutiaMH0L+alZBqh+r3aDcRd0XPH1vGcEm0Ccj3lgI
uQD8oWlp/8Nv1KiPJwzlYYazUvYbG8OwBot+PlbA+E0dRv+3QNpuVeY41F22AY08plsYctD2Ldaa
pOe+pxYgg9kfm7WdbkPPorN/P65uVtTdo+QulvfbTzRHFAPixIMGD2IbnSErOL+BakWyEhkkvBOE
VK5BKvtFh1Ao2uhVCZCiOm9Nar8z3tpqjav0jzE3nlmpQ3XidgaxowNTtd8axBLyk2nDqk3IwNZA
Mu2LkFAZqnHyrUwODb4hOsL0NbdR7wG5I4s1cFpuGye0SObboDnY+cfzfA4fhLTNglEOZpxQ7Zr5
w8aM8g5U4QH4FZN594C24DxBM3s+hcu/xIzeCm9zoWjwBhPZYQ+d3IfTcpaVf/9sNhezWV6nIibX
AYxRHQ5jdtmtpqcMb1ggIGrkMHiudz7H8pCi+w0Tf0G08ZvYunm8KwGV/gUxLwETgSJRl92ttXd8
ZhJRSk6uXKznyQwdenV5eO8exlPNXZ7usH0hjj7afG9vGK2AzPHZD6CIgoshAZjjQ4TpXCMFFOeX
BGi1ZPyUCQVKXF3YMkgaY9BoEAabY+PiATQJFINjwZs5Xgx+zJAX6Y/GJPVI6oCcKE2a51ARqaaZ
ZmOGaxq6OlyOnV5SYTybhIeUI30zhakTUSmwtTsPnGU6MGG1sCmPpaj64qx3ne8Aasg5DaGUjsw1
fmRB7Ai/9Yht7EJLb/OxMn4EYtFF8HPT+HYiCh69X6dKEWxU3rpYWZ7N5+Bav9R7Y4qf21OOokNo
x/j8FcZAaluVWvQeFpqTJAC4Dh41w7J/GOHVg0q7PSi/nbRt+zJa995uXrKDdpg8z000M+Y5LN9T
ii63phdiZ4Jm2IPVSBYn5uXx7Hire4ZwZt1In9CRNe/Qttcywh5JIjxdtJ4eMRSSqRO2/TncD9Kv
RQdmSs1u2cBm/s6r4Jq8hiUVAyN8wFGDyqQJLFLDqJcU94nx9R5W/OmvtJEL2UCS5pwOgx8xpDsZ
HCDDKxPr1TFJL9IuwHdVPKy6vPHznXZdpWznW1JDPfDA46ecguIRl65JNCcwNYUUUhZte/epNoez
h7qM4IWZS6CAQniSS8V4xVMyxRXDETagDTYKvhrpXzJw/wScApnElMthNIu+DxOAUSth5Wpae5ox
khT77pFHVHaJcd10iVHXm0JkptVpkQX1FdaNj9OpDHDtKzaxOgwbMQRTHlC9UGR2Z5F8UkR2ISQc
ywN8xmJZJHxbRRIE5AJmN6qcqy2P/THSH5oavV//Oz8fMB37tC1qSrSak/fVT/ClOItoeuWGNHD3
r6rtWp27uUvLa/YMv4iqJ4ckuASoyQPhiQTcpLuszStvTwK6lrdqI/MSQLFo2vpguYaTGwx7i5ef
hODe5EMAMZ3PJ/y/kmyzmmR8yaaKVNDzzh6lmJT1wnlPLZFG/16WBF7WwR1DpasZN1M9NaVUvf5O
08FQSjm670x7n0p2dmhl+DwNuFD2aZqtgThQxtGxHKksITbnMT8SezsnE1Bgemav3BfX6AqNp75M
19804oLCZaZHQvSi9gRLo0HrJeWf3MoMfSaHa5xfI1EYwlxrasLYOGUHW5Lk3sLd0tHTeq/iiTT0
ytcd9uvcEmJQjx0zwYuXLQCQ0NaQ3wMK+6V4pNF7qAqZBzK8uEyUD71Zp+SAjSzs2gTXZj5rbN3N
Dkgjo2fqPIBfXSP5bzmftlz4DQ9HhQ9hkQuTY3Z5Dcx4n8LU9JD3uTpMMcBZfbdz0s/zcn2sYEfP
9kwbQvdkSGVTehap9DxFPA7vqRQt2KskPso+X5LjFLz5qETw7Bzp3bmByzESn3byMLH0vffSjUaG
ip5sjmtYH+Tfr/EqA697T7RA3VqvuujIRlR4/jz9Su7T0BQCOxvQ1d4cnO6lc7UUMDd6/Z2106k2
Z8TPWAvUfHQ9nrPkjx3b+xmsq86DPJkQ9ii1wSyP7Kh+vQEHhe9BEf6px89DLtCANHkuCFIS2f7x
CASD0Jvx5jyA22O1hDT8ce8/imMQ8X64Rb1o5vtoGAc+sPZymVeCyyBbZDELRBOZMElUEXIWut/f
sN5lR5JLosgcU59F0X1QosMis/3s7W43fEDF13Th3OUoIZo1/TehOy7cHf6xDbV7NgeBE8cuc7j7
ZyO0S1QPBxEgECzewZL1MaK59tvUyFNwMOk26D9HW7J17iAGNCh/vnqAjGAGvuWP87CLsXyfAujg
Rm6kT1A0ccJmtI8ZoVIavAn/HtPitvXuJrJGxMwvD5o0LzvtGEMBNdn6shzm7yQBuulkBXsIyU5J
f2gwuOMsOgUoL1k7MN/WdfpYWTWQsaaDhACpuDvowp4WylPERcfz/bGB7Tx5FVivQdJ5oCec1+gd
DYWYfkfuAFDmNNHSoXraUYzNLSrMxqDeQ+mKAzFJFcM0RrujAtxC3VfrndLAB6nrxBOGl9fTM6+r
L8VlVOSVD8Ivt2lN5r0sXdAQPNHOOCgXlWXvhpkzJkQEp0wMOdZAqy8EGnqCnpwPTgJ0mSQ8lCmA
RNPRc9v0kerU8tmhIvX+XMHatKmyOzQOSyRGKNGaw05pcY8ap3hf7MKL+HsUkpZxPn0Gkbl1XcGG
ISCpq+LoHgIMOkpbQ85QNQPz/R1vO1BPqM/B5tc0nflsCpfua3bAA3KPq732cZNbM81c3K+bcxCk
u8Ndycw9SB3yZu3sNpuisdcMc7bPSSIhMFcFhk+W1caGFUkodBy2TUVwgAeLCi2vVJOJmntRw4XM
zR+CVPypUEnIoT3c2P1/4ZYjYwLAtT6DF3Z2awCE3eDSfO7sywHafr8Q0briJaUzVvV3RYqP74GO
SMFcpHD65Jw8PwhJAeuymNa/AFRKUMQppblS97KljT6Ta+DPDld2QiJ1Ff++siDxSFgdd7QOHHlB
aCjcu0L79E73sL2lYMgVOhfK/EjgRsZNkKtG9iOTQQvQY8T41HZYPaug/9YlX6qRHtvN0093VMbT
n5blLnaVr3Q+TdBDBexlzv5v+1ZzQue0ycXx0ZUYNZXGfNn8i49EjIL5DMLYz0X4LJTDB9fOnYpX
qh7nUrWgPGaR9N/N1a7pj6+2fvDgP//xcmEsdVPHCy03Yk/lcFJsy3Y39BJpc+jm6qjRkf7/+qBG
2zRA5HSBZkZS0bL4AfZS9vH+sCcwyw2X9ZP8eEXs1grAA8ZHbJiVZTlX1oj6XYswmZC0erSmr2Jh
F8jnVpig2DbjyKnpp1z1U+9K5HhjtuJiBoSij/8M1Cly/KwRcQvGOJHTwocdAu3lYovu8M1FJXfH
wN4TEX4Ef5eGmz7Pgkwkh9F/7DXAHM2ozAuCceJyLkSm3dknHqVW4b3dr68ZxqjOQYnUdojHUW3C
PQNlWwXdHD8h4IFaNhc/M1tQuvmngOEwsipHhLnxLptPXLdEHLw1x85FTLECdhVsQJeK+ueYDF+w
08iVP20k9gcaTbgblQsTp82Gdj6MdZX2P5g/tm+Pr496zi1YRzFJ0JTc8a70xI6zRmcZzgdx+mHd
sixPlHfMjrPbDQC6dewrbzGma6ume8x5KJtCXRJlSq/XN27fjBlyVypBUpWTIx8Vx681nPojl5/4
IAkpgitYza5P4l0o96l6bIPY5ac+Rhw/m9DSDwIfu9zPtTESh8v004TxdGx2Vv2OJXVaartl5YQ8
ToXyszPp1tCRCUd471D5k+GKj0CPcujS9tB08Ln3WDfXS1TufN3f3VCelg/ETOsMBv1CWWn8f/P5
fqbmtuxvWn3EYc1rOlFlvbxjUo06BV/k21plqyG05UjS0R/TrCbNEUjOoDffhoBpXeilNQaFcAo9
BrJZwL5f1T2fbd3bYWcfwEz9UVi0GonB2BS9q4rHCCK6ujD3EMMBE0VVbICqkuUhSmjMUALsOgw3
ReLsiEqUOxKDlMwRsqId/k5WcIX2vePPhu702ZIqt+SOqukIAuYkyUh2iH1emHUiGjgpA1iCJRDw
xNQks7Jj/9l/UvvVY+OE7Urj/mx7YYHpgm0WKq5GL4iCKSYUQUUqeRrNNt8az98DHrq4UdMBASYI
VVQWSdSaKnPzFQJY5v7T1AhirQJy4mYyU6hBldUziNT8nNX6ctoYb5LVvo/sR5kLga2Ts16CLD6Y
H7qHqz1B/24SJJciqNmN8MwpgS8SSB9aKOidjx4ntajnHQeKqu8JqSoXKktUp/PTTF4q768BGhos
7TzCq7bUUNvuvefZQeTf9eH7oVGrNrgaBlqB38nEpZLoMCx+k9pEqObJ/7Scb+Zm7tCzvSONBz+O
WYLBRk8HMGN8K0VrK0A9STfVaEi969YNtyUquq+tNJgZcANZRyfIrOz28U4/CZdf6Rh3ZVdYJw4M
0IVtHnyI7anLAV6F5YGWSQMi0q5To+SyWRsgpjZ6TFcAA54OcWqVx/klHhud4wf53IUmBqYsIhuq
E1TsHFc5I7sBmm5TT/6talI4897FRnO1fIu3rUCyCTiV6I+LkW28dBY9PIdKerp7ojGIAsJq7Thr
lhQig7TBGGR5xmaDl6JXWv6rX0qFL1wNFOFN6+ib2TFcwCXCddAsOV7CbyGALh98lwZSaVV56raO
aVXGaKv96fPUw8HdwjCK10EKI1RsHmGuCp93JrtRzLxq5cVluqjuqlO7HI6/9vtzUYiopN58gU9y
OEm24/EZe4VlV9bJj5EXZBWaWWzzvFrqY6Nyam01Eyh4zovMW3FHz6wvzaNc1EYv3dIZwtaV3nJa
UrdZvjmhIRM0MOlxFxiYEdhL2KoTc85yxsLLHMleXkz94qW9CS1184PaF+E+rzliaqLLzDHqq74R
TaeTc+F55GHFXfjEfC5ZAaRh/2GwYuyda/IQ2okag/2qibnnRzr7Mu1H12UMwsg4WJwuRfc1rhE4
3yCSlSNxxeefa1lwB5dqoARch67WShJ7cWf0jg2/g1nT1xuShDigPrP3jUyxvE+Kba8dIuptI3gO
Z96zSmGJYI1TBamtGa1uzlFG5La6bkle5mkXN99npVVlOOKlhMr2zJK43nWjgEnA8oohadz183Z4
Jz2T+V0+x4oiGt4xbFClBkQJskDRQGK7RA4UG0qGiTylK7jScMjFeKuTvaKkHZ8lr46abnINJsMM
7iykpzMeYzt0znuh51bxtvzBxjCoQ+Jy3r36OTsyhGfUvfh1WHR6QfaNTlSETMO9fxI9OVV8BW0c
5OWIP9J0ZQvZUDbelkDepFthMUzpZHTf6SIVao+EjmZNDJctvV3b/0ijnViBUywwhhByWTVX0AZa
uowezv1y0HQobUdY0M2dpaILY/373zDcq2lR7EMaASRDDG7woNKPFMUS1B7eRgscGfjvgyBCq6QD
8qcTka9ooc74ujbEUpkomweC7+paGryOemVJpQinItUFaa6yTUnZi/eHPfxCDbSMwzTbdqfXBF3Q
tCEhx0rkpyP4zWNgz3HZOza2NzYce0SrCGpIVhuGa2TmaAYhfVVXlOQL5HtfeRC1TSPr/oVLO+w+
C9mQp91QwYrFRtT5kGvuYJffBB4xflqFa7tUSwavp0xNAbl8uz4/kmwVPpmVBQ4aIEIEr+GJ81VG
gbvVj/svwjP1bhHeikZ04IDN2P5LeDwGZTr2tOE9hUZQCZ4oKapNNYWxG5w7KLQ7gvtsWClX5aUE
oO/K7mCMiWBjb71k8gKZMLl2PYA/Gcpmyluh6AqhtPYgXSgH3UuLve+XI+qPxZrfiTBXNciZ6Oad
OuvNXr3PVudJ4vLFOFCco0hQHsmp2VFe8t6VAvMIvKwfajzWufPRORmc2r91DeBZRUHbF+ileRSj
I3ho9r+MaBECZXzNA8RAbbRVFZlBmDlIdwW2dhuX9lRMbKWvYWIsEyq0OqVzusjhEZdJo4OpXH/X
nUyvyzT6jD4czfAYH1CjYYRPDtS/5Z42IACmgtCn+mO9IgZhCLFxgvazuiNwsqPAkmd+e5v6+Rxc
suFeldKWquboSIeGa9GmyGD9SGDJ0pxBtuq1/zytWnt1KDzaB1nYMD3ej3cQce51LOd6+Du7PCsB
PXRvs3+lVvCc9j3xUD97m2i4MK9bnH82WpsWQi2fCEbm79e2x4ur/lVWQJPBvtP0er9E7yqWqH+X
w0QyNsbB9BSK76wQpRsEhPSZ0xvGUclQFdfZJdE3vyRClp/mG5YuQdwzBrXZMl+mxVOfffNCzoP1
WJrK9FKqLNHOy8F+l9QC6+D//Feidq2+6lg0cpDgnEPzzlx0WOz2bkcJtNN77VM5FslMDO9JBujo
7xTIiAG3DraQEVCFmsS5hvQvAvmSe4wbCFNyWtNMcI4vMaPty0YS/QJRc6efywrhlhWTCVK2C4hs
weJlnwlIXqfa5Wva2cb3XCCudC/2p+++9p5E+p5erjCvnF+aj/skrUpsjNKNEVUGts119VVyMNsW
LLrbXA3uRLer01D4fMKi7FV+yzDMD8CLqxZIFYTcZGixP7E3qQOTJanMmeBDbYyqh5xrDmaek6JN
mQVlY06pxqA8fotDPsl6gBc8fXWjkB5eah9GIsnlvkKSccACjeYqdFISCrSzJ7dcGABAqJ+giWRi
3McgrqGfO15S39zEcg9bEdXpmvMVl9m8X2PWOr3ZseXgB1TGyR6Wyltx771la0K8PQ0dg0RzcQpH
rr+k2O1DTsbO/5QWCugsGzh1CUf6t1S28Ya4J94E585kjuDJHOaCara2qMN8mX4Oi5ymKduo+gsI
+QrMQ7f2k1QmSBDvZoSzg1FMrn3aE6RHqwrpS80kRG76qjkw1+D1SZQjLze2ceKgy2D8lXuOFh5G
9uy1E7bPHxpA9s9zTAm94PqRV6yyEs5KdBIaG/LUNBnkshNd9mcbK9OfsaMB+AyBO/UQtl1r0B2T
t62Ytv1Dq9vIevoMDu1Hc73HnUXn5SWelh7SeiNnb9jcAoi9qDkmR+7M7PZeKroS6U9YWko4PsHS
Y9dMKRas6rw/ybsI5WPojhxYTUpm2LsZkHukUOjG0uO8+7FoZTDAMC3p/o/kBsr43pEmpIp+qXaZ
ll1H1MJ2tLPbnAypFr5gAh6SjqZiIxaryfEL2Ggiuu+O1Y86QGBw+RdjCWVqZACBqe2anntt1taE
FGOMLz1zkGWILJt1AFu3JlH31tf0yQpA1beJCGV2b7TqfNQu+Y9flpLrw/tznBbkY1byD/Qj2Quh
82iq90TasMnhSxNbZYAOE//qpvWtZKOIsjHd8ADfYQR0fuLt3Lu6zGI7PmdLmLewyhgwQ10dsY0X
ZCGFFbzEvYNUHkyoXDRYFiwAx/BJlvkmaYHJUagNPJRbZKNcm/XomSHVIWLBZd1BRiV1tbssCz/B
C3DbA1UZMSImqfu0eejY7w937aPfkfhXsJMiWOYdIB4fD1gjcIB5+EQC3fJQfXX85W0/HVa4UN8a
7af5QM9uOqCaCqzrSreen2jjzqvZ3gh14sH3/ZrewU/9uk7xVzqoE6ntwKLWdXUOnyr9Ykj3Wv1x
9ikorAitJyCGNETeVYYEl9XVqxb8xFsBMjvlT+YhSCKlgYXyXFkXHvl5uS9B/OvEDIyNMYAxg/1J
TmraQ7wPUpYGbOggtHU8qUNN2RY7zPeYYpWddxCnImz2Y+L/tCzvVegHmxdeXvREISW7bv0TUEFg
svH8O4yyFd7HyCpbK95fdvYEUUI6V4A/6Vv80JcWDYXoVJHIj1aJJSHm+/dLr1h1cyFzfRDqJhE1
PrZz447iRVeTRbFlPrnZmSz0XVVBKEpJvhtCm0waqQxb43r7dUh7DBN3XbDp6WtpGdYeHIqpD1gD
6Ldhxmmw180k/NZuHv610m+D8GHrDiFZqD7iYqNfg3ve54RkYohVsdaxKzEI8SOWlSwQL2VNdY5w
ce0JfLEsuxaQvPsq9WJ7pEIzqXYfc1ss76pk6WjJm3lTwUN20Z0c9x2EGkPMwxMkp7Evj6xUSng6
LoRtm4g/oXABnf9mR3RA0SVHhbM35fY648s+4a80Hh0m5cWc8098aAXCg+Xxc9CmW4c9Zip6z+JZ
z9r0Ks9dPJNaXrxwZlLyK6L7n9sNSB1UTFwjmkJZfYZ4nu7pHarLZ/fcyGvCErJnwVcszMkeES8N
jl+BTl0W14sv7ar1+S2llE5/DWFIICGSJxIg7Xr27NKSX10fozIM7TtSy5lGfl2Y+R9Z8aTvGenI
P1Oll1JJzNbZd6CGYf21nshikBXzTCIXtpt1FtmrLCRZspksHFQB7PdcsEHE2iSDO1r2uT3Md0OB
xqu6W6EzTxghQOa5NyC+xhdPGTII/kphm0ISq+FQsA1PMoZVNFbQiCzFrr2uQspSZPPXJGX3zZfK
r0ITMojCoWvMR62bRNbCO6SP8dPUsBdh1qv2KQ6B0qvNf0t8gH9yw1lOxFy9uiftfeAXRBCkqQhz
cBhV3VUTp+iErfO5kULUR4FXxwHGAkBi7gOb0v4L5TFjtdc6sra3qqsUJXSV+haUaWocGDlKdc+p
ZdAuxnFTH8DQ4bz7karbx48wZjP4FvQKO+Xt4iyXh/uCSWG3n5HQmL65WvDmZ4H2GceaDrhlexCt
RMKQxKY+gDabtclOrgQ9Z6r2r9Ctx/A/gfcUQC/G3WuNuSvj7Utg3FlBq9SwDW/QdOOqtLehBWLj
FJjAtuMQc1jUXJG91VNQx08wSeu347FmWfKcyQmXFZIxap3W2IUoJBhomAl75BTZoRAixUs//46F
0CUytpXTAE6gHTIqsmQQ/PmrQfsu43iQ5r2TANOrLls5gOcfbRv/SynzojrkzCzvA/5y6lsXmFzJ
1K0v0stzpC+w8B+D5EOW9cMlUwW/G5n8e6tFDFwm76oYgpbefET0XfySCW293M5I8moBCA6EcgGG
KQkkQXeN7eLYnkMrl4gxT8xmCS6XzAJipPG5w7Boi43/mSbgYpwKR5nFl63Pdfgv5eJcIJCHTAxQ
hVoCtuHYA7R7g6NJeAhwkLk5mP61tv0yGxoe7QLRAAVRMpFNDBEYdewRHZxcjQtcbquXk+2fdmA3
lV1CUadTjUua8OXWShdHwEufSkklMgx6PpZliqaATsoYGZ75T6nEtbuPcVyolHzj2XPoxlW4t+is
VJYG+IYMi1wvZ8n1dTM2ZiLbXLCJeelljpNhdJTOhB+Fo9sUTeOVtcwbkSAZNHPuDYcEV7UzdKSz
Lt+qJaC3so8QeeWY7Ro/itpqX1kS8D6VmLLxaQ4LscO4eZoyNY8nU7SWfhNGhkKHiyRWFH3pIntw
T0siqY18PK/z8DVQTdbkb0EvYhnw5jm4wJHmBwDjhbNq7xNz9nejb/NnUytViwdQyBQq4dc1BkOC
K52ZY1absQElGm/a6ryEe3unf9HojWYmW3Yp9zTB1N+ezLUj/UZ1ZRBEmqn3z7EDXAfcBK8oI2F9
42rHN88N84+prio6V3nOpFzNi34dmnazGH26Q5QRhtIpGf/q1dxvkazYj0aF1mSqhcwbyLnk9yPx
RTtLq+wH/synPHBl5Q1DSGWfp8LK9xPkoWxWXMvaQH7ZKWPn7NTaJ4lIISlLtGAqHXDBgligP34n
oX6aps+/R14UwUQe/OGSJh4RxQhq2dzwPBvAE65KFqRz3+mmTidKltz2MB9Pn6D0enMT1hnHoiic
ig+hfEm4zspagVB1davaUp48c60cAl88ZWIJ/VLyskRB/K/Cqmm1SzMDEIrmZ158PYOu9JHsDNpL
7a2QkNy2GloH0ysmmFtiZ6VYVGZOKzxBfmCZ2h82GKkjVPSSkzThtgsimsmaZ40TDhKBVYoEaKvw
Qx3trBCWuwSnKNu6GVKUjkEwNoO2DmjtmGFyGZUsJgIUDaPu8H7zBRbMoJoD0z8H6HQMFJmfnRyO
3xMRvklHGUaxeltzXrlcJDZNwBmLgi+jIX6HRZS/ciD5a+V1pcsc7NE46SiFrtjRPH054zjriEN4
vbHVwsl12ADCeqiACJzFXmVNDAXX9RPmiGA1Fpin21w3BCGZroWpp8PrEow1ybp0AHeG5FZvJxf8
k02KUpssL9LkXPLRLLsyIgOnnLajDi1bHrkg5x7HDRSDUIf5+4KJzrNgsrJxIHFzw3SSyDV0nE6m
mgQ9hGMGPSb4Pdlo1O2N3IsoEM5RwEUJfVtwaeKad+7UpEhyEiSMNhuSBx1ypuSYeiMdIDLgkutx
OpaqluJqtF0tWpn3xrZ6z60fKQsaGxgLMVbOD3Bfsh/Y+b4PXt1YCFmHoY3K1ld+buTr46sdZg/q
rGnjBuJ7iQBv3LDCawpBIGHsoUmFsJUP2U4WiQHh0ROjw/98moA6wrseRQI1FPT6w+J01vU0JzDG
UCR0hFThg9USJc1jdrnv/zFpLEfC4krTSs6LkZc5swiO2FZrYYQAQoYh68ZojxdPWk5BGAgIX3GL
i4M3LW2IgNrfajMIfFHElev46Veb3Ri7Xa8ChGEyCjB4Eu3eM/qHRiu4l9zm+g29nJXr+Pq6PKKD
DC4zmMwlz9nEtWye3hqA88rac0WkHtz34iBIA+1NyBIUzVbq+8XDPrrmG3M0+VNzc7HrRRHAPWz/
II0ZlpPLYyIautjLj8/FgRb2S9JsHlUuD+bWs3f3hXNcFw7t5180XmC/IU/2KgMsKW6cxAyqJ6MC
7b5nLKs6c8LNVkuWsU9SyMd7InFwFMdrHOLx22MTRh98d5Q14y/4MPFmpntwSQKejnuyA+PVNf64
VKGJSAHh+j2vXsxNjPACio2BLlLfuRRUPW8krVG9QNQcE17zGf4SCsdIzD8XD2m/9vB8Fnqi3Dk/
RezN9yHnCOmJ2G1xvVIFfXoiZsl8JDh4zkipHMfyiz1l90fRUnqtUA7XQWoLhPiGATvRVPP3U1/w
+bYEu7VGdbcyVseo4wn0QXqBw4K34F/GhyRUJvwlGtXarJoHB0hjMH24q35vx6NNZDx1PkRGh0Ji
Z/oOisnF+IghM4EHuVCTzjk0UsIhduLIa+QzDigGm98asnPWELinCFUYNK2CYgQu0B/LgYA4RECv
43Ea+Ugl9qv/4Tmg+o29EdUE16qyrtv5pK+uutHcIIMAmUM6OnmKmo7Hq0rsOqf63ySnNjcnZSdY
IJpS9pTSStIZRWVR4MmfOQ0o1s6a4w4BuA0+EC6gjlMhsYl6LDlOtDS5tzeUZYSBAMVTEa+TO4Vi
ZHUuVLtncSABJmF4cjNVDbDn/V7IbYuVqj3v2FiqQsvxprTyScxQpEjxXZOr8m5+WQrTl8Cb0Vwh
pTth0pZ0jFZVSyp/o3tQRpW+kGtOArHLR5ZOnIxGu5YIfnKbv2jDGb/7yhD1FPHLKQPbQe2+yyc/
4T7gxiLw4uFPTszNbxS4F4u32jN1fjQ706eq0aIxQ7906awFwCqr0obnvydJHTZWjBN2zSaEZ2+8
wMd+W3xPNRvhaL1EgHrBU84C+Zl+IG881n8FzjBe822ap8R00csvhMZg2bdfun4XrxdY4JgSSHMu
QxRz7KoVnp3BDTgLeTj7SYTxbGeIA8XkZ0Sc09PSwDNmIny1Imb6qMEZ7aRkWvA7yc1euF/Qnz6w
b227yAutVrIFLPUgtio4SdS/RwddKgs5C/fBMy1xd4g8W2ppRWlULyS2wmXURP9qel/onLbh785b
b8qwAkr50jSBh9DPet1kIew9fUA9D3mHJ/4tVbZirucdOKUZA5zKRK48SDYuzHhtr0WzkoMP9uwG
6smAblxdtvqRi3KzNzUMl70ZUIq6cYpB3lWVzghHNTCXKoFJvM5T60847D9nVOHLb7iz7EMi1P7w
wk7emsiYQLevYkn9wpMG8Ov7VkZQD0b0ld/4UrpjcN2qUsarZ2cB4ko27HQiUPK1d5fuIKWH5mPp
qSZFCSW+mFly0gClv+GhlAYXYtFEK7pKKxS+gzzDTmeKPW4su2VMWwSiUQy6vGob9wS67ls0zXc2
mE0Xdc48V5UeDQpE4TM0gOOPtb2ARi4q1qgSlPd30H/zJ9gCUwUwHktY1anIrCCrqpFEO/6pyTAZ
ecJbdvlhx1ipwTxXbHsRdM7xlSe7+xYw3slE1J0nZTeOGxCfqvQQ02olD/Uf7ryJb3c2qgNyMEwA
g6HKvnS7QLQgvKDAXsWv1zEsWgwrNKK8BFjjDNw+ofFuwYHv7j9rHJYmhgWje6NFx/J1766LMk3H
zc1iaiwP3FIdCFKK9rMT5/jmXY+vjcs6Y+FDNXAf7/1HDh1mupdf45nAqnvKDIVOsr01MkHbPz7I
/llecePrGnawLvMhi9uTOVQqG96ODG8Z4SQ+z5h+B71rzqCUj31t17FC0i+qpRCfRVoO+jsOVU4A
cmjTQXiqslSeMkjr9u5+SwP7lJnWDHphmPXNjkaR0uu1d5mSxAmygRtJQ0gwJ3Rz/pKTB9wxhKIL
See8SXdo6XaAHqNVTyQhuHt/W/2suU+ZVZkHiuWh4/tAsNyLVSBy+fOTsWOFONsVvPD1+6KGqREp
6oONQDBWr3YV69bmEHZkyGrdBLQBU6xAyikwejMemmb7j93uhqYDS8UVtj7N58XjHzoA5rUev5HN
OH7yCcg/S4rmSN+Rb8jSar6JFL9plh9PUcUEph2IWhphm9OBPuQqfVrKo+5bv4fhF/hR3NUL+aSA
weskEe97uJ7IjHA9ns36T7IsBAWEcztQXMtzM/I4dge2o8E9DXQdXyKC3Ms6ZL8sAVyF3W2W1L/D
amEo6Pr+lGIjxzIWJc7ZkCqoNn5WkmZuYM5HkOG841cqhtzBLhlbuep/qL0YwXSPpivlGNneTyU1
w2eHFl48+etzxmZDRqHlvoRqyKEYrnbbAtcxvqDGEoatzKLKphBZfpeMx1hQUgRaTVv+sDkc06MR
1Unu1xK7xw3PYAiC2UJYakV6vUjiCRku8othmS1ue/Ufb1PxfuH7YEusr1pgxB0RLQZJp8U6/Qdi
dPHS0Wy87jbD7n2Lo+fehNL3EX3RY3WtGNzdHkTEfK5C3mwdGXJMf/S1uLsI2hAwzOc2F9U34SrL
QbbudzI/ZSU7NE4yWKIGdKshZ44V+uJMMBcGkLAgi0waWok7jjaxn9qfR34R+VJeTp22aJYbVOqf
DWNy6BvnY6zpbIV8x6rVQ5MDGrRQG0er5Au5KQf8CcVeydWXHUiO/9ifbRDoGw5pfru6Wuqh0x+o
htX0+Ho6PGoJynAYAMhlJpD7hZfPXb33Exh1vdFB+6PHQgj/lXfDfstqaHW48KgCc559OicX7BEQ
fdFCHi/HcSApoOUnuzZZiHe8Rxq8SEBLiZd5dPCC/+0BxoM4A4Z5NSUG2H7ahLTLfxZfF4leOtc8
vQ+9C+v8jm+m6FrW4tW/QqVsOWQFSJpWWHv+QMWdPUQRU4i5KMprgzg+nZM4v6DSNLHGpevLBFkM
U+LMEwf8qOiypbUXJjc5Zzr9vZ+NiuJbYY5OMpJRQJOs9dVQ+jVk0lPRmViD5Q+y1lgNZkkrSKiy
hgRFWhCsMPdtZuvszmAZOqmAGCyxWI8pjfn8BuM6NoPZE0WFMsbWLeHA8zqJEIp8/vJSaOMWOxVm
m6J1t/lZpmXk+gGJNhUDjbwBfeAHSD11o/3EWmxI7NbpYRtZuC8jDUsVrDmULPiU2zivJv6/CxMI
7phC2BCE1XJ/7pE9kIWtEi9iL6qundhmg3TBUVa6enHgsPYqjoM9uSi+xdsfElqidoBQqge7EoVe
ujT78RNuE+fKDu9ngXU4vzRkQ/SkbRDjHIDefq9x+QRh8BeG/IK2G+9syBkA1mkgPDpf+QlFN/tp
H5bNLuFg0WPk2mtGLK1aFLyKOT9hPgdwJmB0bDF1aYRI0DN8mdDLX84IaMInovbcIcyjwo57LNKG
zMb0H3mWwnFs7dSX8JjPRodKBPy+fTj1dSV49HiyXlkb/y9185SJb98c+5ovzWeylXL82zbtsyXc
f7oNNypy/Pd7vUjXc32edeqM5AGR7CsifZq/wVyjIDKEF9GW/Wc+gvJHS78wEXzIJFMHCWd02jGH
h6fjF0L0Sz0ZjJbwuFDzSN1rEbJjUPaSW6Clfwx1k8jLeUnVMFS7jesDiXiYpgY9RtVdxUmbzsps
+vUzGRZtLs6Rb5So6i/2iSsXHtxO6vAk3lR7AKlpCbyFYqMR0gJ1HffWXWjPCsSAmP5qDvNzRiAP
Wh1zntSSYRVd/mbmf+Yhx/G/ueNjENJVpRS2CYg4Y4iYJeQE9p/HCW0CdMj/bPq1l+7ELTz46uaH
lKptpgH/I8IfD+y7N0h8zdyk9uRyS4Og9c3t5CMcrFbdEmyd1rny2ZF6zzH4OgvhSRZyUSEFxWRT
ohrtmeQiqhZ1NLbZTWnLoBiPxNUcNyoIxACqR2Ad7UCBgQz/ZJbLpSsVevwN315RnP9wU7P8QIZz
tkTfd+IeN2tk0i+flhgDeDHEKBCtQ2iTWoJOjlC2RaEVUAcbxfjNvsUrgNW+wj9WOynKNqMF7ziy
9obRgyMTnPxYyK6k4RdSeg5NVW/lKkqwOADWsO+bSqOOawxF8hT2BetOHQzrGgbrbfUiyUEoL/Ti
34in6vuQSE04IdCQBICXktdAv7k8V1abPzz9PZDB6hgdNOAGkfbPAY4XXyNlK8g4gqO/xDGqOI5K
1PU39r5H2XylIMCpNx5IPFDaDC5yBItMOS9NaFsBQ9BF1DRhfDSXG9sOqDe7eiYBqV1p6hHy4T8B
TgqrPcXxgsibT0ME+PNwgwKDRc/wNFHvE2dp6SXlq6R9B+tLIVbZAGsKfyuXNTK32/I/PiAJVzLD
is2dFFpPUpBibxCYt+0knm11ztsKq1eSilGp0aP/oeA0PQfBbbGD7t0q/Te2I97IhQaBaMM+7DH2
NUsctv1F6+D+9JhnOq+2RrCTR44vkL3pVp+itsWUhA2rzSw2B1ACqmRlWKii9qTtoiUQWvM+TZ6s
N5379gPSYpbpFZqVfqB5eUp57jzERe+VQ9FrKywkpnPY4vX+Q/qaT0Hx4QIw/2bi2/2B8GCxFXfn
83PBCJ5eQFjosuwZCtmi7PzAw2bopjsnG00A3H2S7CkHemZS2v5hk0bMXJEK5WjyEzKvuuHaUpe1
jXo6va6gS30cUI2Ob/l/GS8Fg3rcz7GsGEkNGxKKBCQF4NnlHGt3EK6ay5n0A+Gt1ppQ5fA7PjKZ
fOdfJAsIjXilxpb0q+gJWQCjgNU/uoWy/KR3JQtzntWJN+ZOLa+F5jrkzgem7HYTQdbq4C4MeGnb
hK5lsk3ODXX9SREc4RZgWVe1nAmmSfRNt4nsfyB/sIamSGOJhadO9tZWkZq8XULxUKO0dn5nz0Ip
2OQid89tqbTRrQ/DuWqtMaLnJ4yBJOrK+uxARPjI+4cFkh1HU7DPD7Bouwoex8mCano6wBb8trgy
lw34yyMJQrVS6uH+qR2KfLOki8zu/4rNfiGpUwH5sHFtCxHKDFDkI95El9RvzNNXBIKCmcnuSAYs
N2ZQxkh3Q9ms04fYhhNbCWNJbh8fh1vlWPhe7tHXz+TxQyvH/eq5b0b6O7Oh/jPd4C9gqs0RI1eK
aUHEay6PNRzWkxQAq3dzWhf8bkVwJigw0BMsX598wsDdmeodsl0E+p2BBRCnO1xULBb1KBbl5V42
x7qiETQjuYYhPP1MiJhAZK97jWSy8BlrSKCJr4RbJhpxSxL0yhG92XleZBBpc3WlsriUow1Gv5zQ
I+8tu/bQsAdZ8ZwKYn/4jHwNeyJd8rgGNY8+TXwC1em4YnR+f+16HuvW9Bz8Yoj91Fcw2C7m4c6s
NO3gFHRTV7mIQ/Ef4SYmVepjLMkZDQDvLadSF5IqzPHtn/iLjnrJ/JxyZayejIxRGXT4QyZOj1PK
MRser5yBmHfDlrFXlY7ETwnvpo1nrhkN3csxO1LNeoL7xjt9Aq618ABzTwVFlczLbKalRkwN6iv9
tejYI5pRjZaXewH2oUzhWVkweGmUIjNyKNLqo6c6l/kWpNNPm64b+2pLyuCsKGT2lUaRac9oKe2M
fZolPTta0IF3aQUYwS9ezAM47GRoksRFwEsYZerqzXCS3KKwm0KkaAGwEcqj5C/rSnhvt+NpDsir
KIxEk7Zd9EVskPU40Ceqn62JmfP0WubqTv31VwxfmA9eWnsU411g1Xhr4ik+V1SH3JrydBMLp8MO
yUBAvO7S8Qcg4T4zxRF62bXYbijedvFgcTaeLkQT+eqJPuWWRthrnGJbgILRh6NKUKXRNxey+nyV
+LDO6DbwKaPneLg4Avu4sWLqpqd1cPYdVZmxSAdnxqN0JTzNcWgf4PZT/i4a5sipWcCJgCS69+ok
Ytrkm7jTevJRF7JT6VWLNtRMXDZxs88AXNG1rPLpVtQJhjCfVsPaLYSmBRFcRTUDzmQb9saWWg3j
TlDXckhr8i9xmUf1cwuHk+zNaj4rIIOfAB9Um41rthENsxV7qgdpU8EiqLxO62Q9NC+RxeT0gFX1
YIj25c0Wm0VVYrK34LDd66aoqGiWxk2ob3/2PqVBWZKNe7VpDr3TgW8XxilmOKMnSHxlh97rrv+K
3RgBmGo8RopY7+aYeMTvcmwwaU0bbC0lu20YoPYoPFOOB5/ecv+uY1h4SUAEXcXPxI8yos/IK2p8
02D9S10a3LlI7sCCa7UWuqTz2XU4Y7nob5cLgq/RCuZDKpqfOedTgoGb/a4FD9Oc1I6TTJigwhHX
5Uvvv4rHUIfbDWq/b3Q8xT8rD1zsD0O+fIXwuQQhRZgT08TqQ7MoUcxNQDQGtnCx50MC/ETTK394
Kux/oP2X/D5BQ6yh/4QMhNyNDmhC9biAdSmKAAxlZQh0qeYjE3ycsxjwLFX9UEv3pRHNwfCX+N9L
ZBCkhpZLH055q0zZ2PJqR6LLkIBn+//1nQH85Qo02naawZt0ngbXKPXpQtPdge4qAt+FJFk5GWyf
nfy7Ly8tLFhz5Hk59UL2R9Ba7VaRCkp+a9VaWAJhmor2jY+tiHznf5d8gMCX/7eOxeZHvUFqx/54
GdH45RdMm49ybJ6VkzHxn9IiFYBSOUopIJ5sEanPuYpgEtBjaiLnHCzaIkWv6Mj7XPp/m/hSk/9b
F+uTRImP13ILvL+xpz0M6Z9Q45TIQKNnrUuNyRF4AZ9+QwEvurBCAPsrbBU4IRYbnjQAjP64XLmi
ZVc99W8uwQUfwfaCDlw+TQ8iaR9cheowt/NWni1PQABF7uhpo4vGU7wB4xbb2Hm33EtKfq+O/vhG
iRGW1QPBeiG+Qrm1E4+7KraB14QKETkTVHbdQesXEhF1EiQxHqM2/83feO0RrExvby9f3Ptcm9wc
rtXzpvCpV4eA9oEBgSrO4QJUeN7PU//sDeGtXJ2ogveOeuLi8gxA9GYyIZvaGcF2pyeE3+fcEdKG
0xax2ERleo9RQEt3+sDfEiBI4Dc157J8zoULz9ZHn0fWkxfXB3r8FP1KcdkRH1uZuOvdSyZT0NrN
Geys4l5TGFm+ITMA4/EQlwj/vESyPYU6sh2sXam5zeBYvC6V2Wi2eAArsrWQW3KdzIj8MCrwT6HC
PhdNEuevmIgDH20OD6ZrqYbsJa+OBBgvSjBtep2NG1/um7IpLMNA2FmLuwntzwF8h+/ptTWZFjGX
Nokkq783fg8KTx+ArLsmr5Lew/p3Mdri5WT9HuZyPcuK2Q4fFNdTjUqHEeomVEwZpFSQ0MBt3dme
laiYc3v01S99F9R09GnZ4RTgsZNUEUBAw+4s66v3ZJ1cgaDEKYNhETf+4JLAzisX78Oz73OgTakx
E2XPRovoWZVdmXYRNjAwkWkpVp2GeW6FK92x8aCFPFYHU2I5xb4khfLBbm0pgmsGcSEJVd/6HYsX
uHUZHmyuCmfcQDzmCwM1kxl9afv3J1I+VGkB7ZKKnJ5ct+la8H2fXyIokeFw1SxzrdshNe54f7So
sCkzxFzy7Pa7ed90Y2/7CXj4xgFcdpLxOzyP3NxJqu1j0iOGRvoJxKCv8F2gvaeip1MtNaOaSZYX
3+rlAtX7nHVLqoKWs/XKLtqU8nQNjLw+Tx+PfQMFxs+BiqiJcIaPvepKEka46Q0hcMEsJXDcGoaq
Rner3Esvu/6Lm1RhgBpGci8vCt/5nYErCOutJtGUqA3VhONIk7TA8mNwTeBRdqOKo9yOIB7VfZxg
duujd5FgrHCpB79ffCwO9YGd/N/gNQkY/EFNJHxV/MnGj0zBKjrKMNC2NiTmgVA8bJYC0q+w56H4
i5gE59ZQYa474dfeSFu04f4l67nIMqv4RzcvbvKyQrgPad1QL2Nssj5s9Xon9ebrc051em/DWeCW
G3ZpBRkOrCprMfGfJ7mXu3CD1NaIAWWtsHhlAhHaXv34YJ4M6HU6Ktjw80CcgIIXA5wD8bIqduL6
sPVLB7S3yn5oK3gDZwcfdabuOOHe2PS+wc++yHiDebglwu0udVgbmrHlbKl5vXdDnaA1BeE0Q5I8
6AHbiyzwoXLaY9v2uhJbcZI4x4Twpl0+RHeG1PMYuHhF9iuzbC9JR+HqHVUrSZiRh0LdacDSgV0r
xxzXsGlI9j6lZXk6DWXQAqXf+Q+0bzBX0W3JFcboiiLN+HwUyjMTvVADhifBNP9Cfz3hYLXzPw5j
CJUQXBLbWmTB8QZmyhfXSEWU2ziUJyA+JrJAwDpd9PbX9Qmnpwx8w1sCQYUe0WVoROehVpu7VwAG
r8WN2ttgMw/SjT2kUitMhNaooCf0Ukgws6ry0em3XQWTIcB78tt/w0dmYzoBV8XlORVvZvoVtIH/
wL0TytV3KScKdSu3ZT6FOCl4ZE5puCXxPrxZWi9iiGXKwWtFbX2ESt8ZPtaOlNwiEp9SvF6tjdpI
FiS0XIAY9+5QAuMQtaB4j4yQeeZFBzKU8tRCseaBLF9vYgGOKqkqh4Cv/WThLaHVbIZzyIvtbORR
g/YZr+EIRC+EghmnYezUmAu6jXqkXVJq3AhdN5510gxoB0lc2/T4lj/Q5cTodkEYO18HK3ypY64X
arNfkT385Rd9EHKOeehBYiyD8w8sgGnREIcLSBBdkMDLG2qjcqFjL1zSzKdwk0xmPJG1tTFzspCO
esPz8/3wCrfRwp41jnpBwyGZreTPKubnEoQhV9aiO9tjWMp04ib2Rnl0sjjm3ufNF21nfYSCF8XK
RHVnQKVa8B9Xr485Cb9D7CKr7cbjpvdUEEPZtPoxB8WV2P7/EPy/UHzEF2nKeqP24IZovuNNUZDG
8U0U0khrnuOT2KCFRV4oNJlQ5JHCJSZH7Zfoma1pY+KN1NOwml3AhXopWXLIA3ABCP5x0Vw89UNg
Ed8LFtjGN/VIgCotd13SJurbEJYsrh4TaN+tGkVBB3WdLhOBg7xFC1bBlhlmZmJ317cFjKQdaHEK
jaJ3Fkamx2MqprWgdaaGoXx9nv60t+mDZbIlj8HcyErrrp0IWiqfwX6PnPf153DseN9X/4zAMDZn
RkBmJCnU5tocQX7T9yR3KK/Cg6OrZi9EUq9qStclQBrUpwaZW0K3fGPGXPVjrMV6AHwzruaHYQa9
GEIj0sEIe8xy+w7pyq4Nj9wgwgTI+C6C41xbMz4G47bKZXkrn9KQ1UrfKmpxffZpQ/RATWkAQhzF
2hn+LEbZx+K+3sZicT5OXytK1P3A5Pq3v1gir4Z+TL0T/jYfgrKlA2sxP2dpEsMhd6l0sY01ORSK
6/uqXuXb++VvV6KFosJtIOhTbfGuJ1wzrrSESDr4sGbqz9CKld5wZZ04SSWZUXOHPf6PMr4bK3un
9KCXSnduO8dnrDbiuS8uy1szLokYsn4L/w3/nRlaaE6H5I+Fp/2sTg+IHP3xHSeAh1QNF6mo6HLm
M/YZdPUucZfhPI4fdTh6E3YoKNyoO+4OV/llVxO9hqhBYH5lFL1Bn+Iyddc0F+7Q4X38lPthYW3l
anFlNVC5mz0k84dax5YBRfg0hHdwVRbAkTeunnhNiUvA7OdEVq5/qpYgcUrq7UcIv+8XNov9rBbO
Ey2vS/sg94+ReRi5eGDduJJadXghKwyyFeNMQzD/mbKqu/LyfvLsOK/8KKX1GcGkLkbsCI76qTE2
paFVuWpqwWy5wdVtkRe19KGdloeZcb3gm4MiAzN5yVVh0g6KGLVdAAVATzC2p0k2SpWtwaifX8Ez
0zvxThraah/Lnsqo/gRw2xLSp3rxqbYvLDlKXb0KUuCDmzsZuvgkWRmFhvjcmEKl3J6xuJHpXciO
nPNsK2L1Mj6wG7Xb3gE2ySnndBwuhFuoNIS5h13zIGKoMYySKeMWXp6l7pzPQS6rkE6n3GY50j0G
HiUD+DRbc18JKzWNW7TWF6Kq9DXnZIPi0h2lC9EfoxJ+GGUYGERlujD2Ah4t3SJChvforuFO4R0k
MIl28L7OxWOk6xzfirTDXT6lz9jcf5x/f/GMOKnp8k6FpOm/7ciCFI7QIp8jVOPaIeVYQB0IrXR+
0mEcmS389wOsyy+hlgmcGY605ZNXM6b3O7kSPZS/0TTWdS603Ck79HK/vJfXr7Pp21ugHViTZr1K
IZ2Lz+JuSNlF4rfbK71hiYdlfO+97l6BR7QnxyjnfCZuWNWJHgL1rco9X0CJUJqmKAhaXBxt36uc
ko9k4xbcEBoMhDmXFDq5/9d5CMPtXmKPLOLa+aTPk0hR7tw1CmlRck4X3MgK25Q6B40/ObEkQW0w
21MiJ3Sb/QsWoMjBBidjavVodi2M37zrzCZUo5wPS+Cn1twfXUzcd3by92WOyWaNdsuE07zU1dQe
VS+SEmloreRlCMgmjvbvqyctEsPQV/LYw6Uo2hHkwaLRBQHOafsJWECH7Tw8/rt5jAC1f9hcn6a7
W9J/FDZ6pg/WJqi9fQ1nP7FaNsPMSBNTgZh7Eo8NvsX38UycyaIvDuV/TBpV0Lir7vFxK5yj6jho
X3MRWucP9TjyC0tonmQyhNMRe6Q7f8R77yHfG+9baVIps7W19HbI//7T4ZnELfui/JCl7nlcDVLC
3P9HduXAJlIWN1eLWaMHk1k0RKHuv5OS1RwNcwpREeDRV8i/wKC/86HFWWo+yi1Wq2rZIfqFvmZe
fJhO5NjhKOvy1eHqDfA6YBTAYwsdzNrRT9Wnx5EZ8m8GPSA/Om53rV6h66AHHwvuYEHTNUJJVpgT
GBwz6YojrT4ZhQlAKPsesLkCNEe+IQykQP6rjNhiCRGz+4uz9lDktSGqO3sC1BC3Eg9ri6zxWX7S
ot1E8fZkOZZd3M4FzDSfEtsnyVtacCIoJTePn9og9t2PlCbQB0i7iLleDci49XZe6oOFuk0iHAIu
NEtptOzFb+XYbcsuTjF3MseGBnyfp8plK6n64mHttmN6c3KOksVmYvt2hugyQ4Vcpb4mrRfA9tMP
2S5zFgSHBGHTJC3EVCUK2nPNoTYnbRIkCxAjvLVWKmZxgn9kk9bEE6kyeqNGaf4mBTmdTAy/0Vmg
MuWn8BuQYsum4hp7N8fdqDOkpnMbFf6vxRc3sUANGY7s2eUSDQYDMr65Fyq/87pZ39hnv6i6G8Ku
Bu879dTBvOjcodg/npCFjBUHK/olF9UXr0BH2nF68tSwZi2FBBNFctpOu2xj6arrnoMZ0jvyzLgt
13PigFj/gXHh8M/Z4nk+rheYagARW5aZ0ly64E/gO7abt9TOe9fIoPpc+IXwxR9kzDUJIGxpqpR8
bHCht9OlI+YMh0Ozb+o/1+CJrOGTJ71g7Usqt8Bo8+toIqJt1IFO6MjUv3lyk3R9QafKbTTZsbLi
d7kcQnaKj+Um6kXVh5Bz3zQo4+9jpizxmcxuKeRzgFadtAPqazoxDpcfc9YUSJFUy7MgOL5ChRgu
t9Ae7y9E16sjGHz6vVVxT0EWyYoRyrnCTA+eeVI5YFTPAjE90M4AvV1y1lSuPubopBbjfiGokj+I
Uvr89t+u2R+sDK/IffGsm7xMKBnCQVkCqP3b/6vBjmNXopyIP/tZsQRXHD5+pemPgZfACPU/SKIc
RGhBYazTKB16qjnXlXMbn6977jeQ2UdF1m2Mk65x/edPVvyXMk/62zmHCaFU7u0SpwhmE4x0Y+fk
EgIlyWSIDWKh2ZB3bBtAP9M4Gm42p+r6wnXe9VPFkrgbhG8BdutNVgFBOyUU0rM0PxtvAJf+s91r
AJHwpwRvcge6R+Iu1armlsOxVyXsZIjCVN9l9rvyaNFMPaVwbPNdlfni3WOeE0kkfug1hOQGjrrb
5+qSq004cvxmJE+Qz9MUyCQ1wYFWbnOF3mtd8lhcMxQ0XyNZ5CwnSGymXooYK8cTn/2+5bxC5Pdc
61Tt/eu3LdPNCxhvwL/NceW5AFoQRzOe2zRyw/L1buLtvgsNh0HDak4DrknVa0d9Ng6olMBHprak
dLh4GXlmMOWzVE+d0P5FxvKBR6MVqMLaj943+WFWO8U+Svep6pYXnIvqffmHwrQH121k2c6z8gBu
/9m9oHmClIHUWYoGvCcZBkFC8+KrJlRRo4JHmyq+2ZW/DFItTdZILyoIj6FtlqoQNAxEIMTaHFPV
VCvxPWnLGf5dEAr4k/vtc6kE/mLZy7GgyJDuZJoTqMCWRL2EXhkQaBWRu6B6pY2gCoCJ2Hvn0VYJ
0IA0wptJa1TgAvAFN1PZDuIzYvpOibfecXzD6yCbn8ufLbB+schIU9jmsR3FrjKYpUoKl8EEHABa
0vtVETgffz6jz94RWmmNASbNIAzim2r6y2D7eYFQBZo/lSECV7anowA2RNz8S7MQS7nZiCqcclEX
PxBm2Nm7maeAyjphP4ZL3BiuVU00uUwhpjwlgghCXEhZEvsh5JCDXdR4JS/4J2VjnTsxUl/c3V4J
urR2UYoWCxrQdMDPxO2zlGFARch6CQJ+1qD/it4selZidN8i5V7oeQGp4UaoPATWruyH80xcthTk
jLEQs4KhmGwTdvEMvizxuLMvR3D7vkC/3MRZxqVGu74IzNmIGr6sUKc6BRYGDkJ/3sY9Li8RMjDC
hmALjyuzdFJWqucVWx744F2icsNXHC2wrUu7jQrRl9X8Uvfd4N6E45BgBxKq9dm1eYphFWMpXeu2
XqNIl7NVSIEm9AkMMbDZfBRp8pU143SJEfdgzYrhrUfLmckUT+MswRmhuyHkVbY1cik/jIL8nU3F
FN316wZTRz2tQ5fpq0II+XRFAQBOI2La0N73lWc+UxGr0kLXyK3j5yMs28DryFSpxEXSuNlgx4Gg
4FADiMdn5VdQ7EEddHRcjE0ettJ9vLclF/yOPtHslxQR/GlcgyNmlOHOyebyb3rpbvVtmV5EF90A
pZe7+d4w4Rduy2C9ZaSzQQjwVaWMJMLpc0bl3nQwfGtisyDyHN3nRyXlbtuWQKbxNf4SsL0g+Q7U
Tulu4XlqQ4iAEdHM4h3kfsZqNgsywOCXUdSJk/ZqqPTvKsADps9NOpNfipsWJVzXE2R9+Tql6mI1
GBeo8owUBq72rBh8MNzOUZW8Z4BsNlfmlkJ0fZpx24sT6372SSZzefmz624UnOxFTH2rG1Ou8U04
EqAlg1bxFQi1ExE5oLrsAxDvWdzKFL2LQ1eZrvm8Y2hZ8pASBGHrL4TQ6NE/gGWcozmPMaKiTJJ+
PbSqHhNro99IJDixCo7lrddJPAUTCDMFp8djEebysyiZiUOMbIaWHx0eh7qyrIOFqxoUTv957rsZ
5SExpbH6ThCsAF0zlNkkqdmnsezGX9eiE94jJdj1lWaZOwmm5trv0ZJnfB+6roNBX7wy3INuopyq
caB2HbAVJ5quaRWfz/yHlP0S4bTLSItmbgk2btSpbx3wH8+3K3nBUYll/n94UUhMLuoCgbmazK8A
JFHNz2qNkQwYB5N5P85CcZo7JrdmvVqgSo4LtE+Y4p0qSIr/9X5Sg3OrWGhbZOjsRzLU64WQ0LrY
83/PQ1YlBbA0sTotFN8Bqt9vEAHnbSDLG6X6vncnViWVwW8SoKOT7VuQNjLB1tJzMLGeMR0Pu4BO
0nc8tv0wt2zMfoOT91Wxqm6gP5DeLrhxEHbN0xNopn9J5G+8w5nl7+9IUvxMkBw4PIQ13mfNr+w2
AZmKdqBCaeGoLw/qv5TmMe03E12gDc/EolFBj1rmtYlMEVgatz+iHxVdpfGMyd4bNt9X3C651FHf
+w+4PudoxympLlUClIwJ21hZMJufs9MPt/Rn3R496jG5gCA6UgH5NzJsujt8/+mR4p9pQI63R4Oz
9SaXkNfXK0+mRdS0eOikTeQBDUBly56C/IeyrFReozZT88rIJo7suWhsQIqjzsWwzVv+lmxMjpz3
/Hs+zzHPTwoRZf3BaAq82AXYGr4rNt+N7Nh4hVdIXEv9aJ/2Gl5ALX6ToPkW8pR0KxQoUuBxuTBJ
3lvSjXwEHIR/VAcf8RFkQFYoKH3ubved0qkqALq4ekUjH226gjyg1/IdTdZxH3CRvs2xS6jGOKqy
NybL5Qr85/GCv4CTrPvnRK5RYnTIbClixgiJpbahRvGaYozy5bJ46AuWp9Gf+F281wcsU16m7yXI
/9cVEoQuwquVKrGmqsn6ObJWDblfhYXNGlzq68Lzq/feXgISWErGVBfe0lYP7bfMQYaQF7VMqfF1
Ep0/plRjcJV3YkYNhsOyfuNh3dJwFTRV0VzLYuN63PKFbGwaVpSePXIAX4j95apMLDAcN4CxBVZR
HvhetiHIjCx3c/vUH1ovIkqEwAv6zqcFA+Ff4WTj14LzZqNIeSuoLh2yA2+IWy+XHKIpts0nO7x+
gHJuR5VzQP7y0e5gd99Pw6JE9Qe/AUx65A1rNG5i9ZnZxCCCv2pBheIb2xjgvuajcVfheT1lw/EO
Chkri4q8vMnqJc9k4WMg3Ts2lAidWk4Q6mkWoDDf6VMAy5o3EyRZrWXn2zQBmcG9qCXPukshurss
uC1mrtyR6yVb3QmWh2IRwa3lRF7jXDvgFRFMmTwz0EGK5jpjE3eKqRAsoSlqZzEchNCBPHgWIujA
KHHefffhhphSeNTSWo/5VLW6PUEH5W4fs88HUXWlGShTYksxiMNjuSlmrWRI8oHvSp4MwQipckbZ
GkdP38dgcHcAo59q8l7sDpTFgtLRy225J9thZUcJM1cNABO0ZblVBhxI0VwnJLpBW3MNxEf/vEYi
LLGxb010t51oX+hngjeJ9mQayyftOVhEAmRaWYWSOge9k1kXlBulrHYs1jYRJTRCt4KsTr5Z0nPT
VQUGwXe2CLDUzBZfh16YyO11k9bNIpWpapyiS8fr+zt42+k0eO+yRtd+W3kD2y4nVgEVaUFhY1Do
f9kJB5pkp1Rbs/A5dbe450FQBoi4Dh75rivM4EqSXcKfstLFzJLcPbkfX5A689wKXZMTInfBxftm
SPq+ZCgHyaES9AOXQ+NJi6P0kCTklgDH22f0bY/x1FNe1kzEQBTpWCJ7m4V16scjZKn8W0cpgWZY
CUdzQ7IyFq/+y3XgQzEbzJHHJbB7OE2cS6jb1YFZqzydmBJpn3AKiyjEchYrMdXV5BT8BTB9Cy9D
uwxTohwxO/cA5IryhNw7m/VSv31virp+QvUWZfgHy4YYGinmdRIG64R74A8PSGdT/w3wxOQZa+Hp
aq1WUz4ebzetLk0qCVjFyqGPYLZlgCOhRxFGAvZruGFbydlnHxY8o0fXUCuERfc0wizZ5lG0vk6o
g00IxbW+vPI7+IddvwB2eUHElv+SRox6JMWIfr0qEagZwSPPaUAto8rqx2xi7K07Pnga2FfRjUs6
Mq9qz1u9BQLoJgxucZrs0rX0s+Y4yh10z1QBtRS4NIyqFJ+HaVpBNIEa/CYQpAYKxXAOjdQhtAWR
Fd+0N72ifpBA024e4pt6JF6tJmoetHOJwyhKrYgs+dM0Jhl3hFhwuGQIuvBjA0WKzsEORvJSG50Z
07vyUFqyYhSwUEv7LWoal77THDyQAX7+xl9Vi+WYHqD4PeGtcgH0bIwd2a8ZcHJZ5u4dRKT4cTkC
st4UmdmkUbg+k0m9qBhJM8G9625n4c37FL2lYsj9lw2Wtqz2va0UZGVpXhpT6f5/L4pcsnMjYWzi
RDZqjDcHX5TXhljTDOfDCBTehKlnRTrWQyHOFBo5SZp0fSLDs1TLQODxaM6p/5/f2zbdgvzIfGbk
yhWwhcYk76vtoiJq0wLCCx7SbPKPZUbON3aHTlbxjbEosxBlka+uFiE3EYe/JuUqO4+Q2RQCdtls
OqePa6Hc0u5Bh7Y8ciTeJqcLGvx2Xd+GOxyCPwvXETi3STvXE7R1GRrnNLey8vflR/uu0H1xqiNK
7rOAhi3zi2QqgCGuH2mt7V0ifymdzTzlAUA5wN4IGkFdRzQt1lDMCIh342barXY5Yjns4512XDqS
8RXwCDwpT9MzqP2E/Y/rL1r2idl6RtxNKJd5mW1YGJJWFQRhZf3Wg2Mg6z5tevBmVmLADxEzukhX
xi/TLxcEtXCFzblDk+aCs02K0DNj4GQZq2v94jUe19K+7jQqZrqf0NGuRgBbBDD4V4Y/McqsZExH
q6dymoeUeHHoyEdyIasjjwN6ggYzpN/uhbD61y1/xRvGD7SizKlUegYCpYwHWTuKykK+A+10xRFP
Y/mNNutvSRf2R1t/Fl9xaibMxWnOMp/gVIXdpA7kOeneLVGuss32tmBskqbOeU0/bAsEFVCUaVaz
8xuAK7aJLXU7YBlNwbAH1o5gtS8XApa6WuklxN6XkAaNTrpLtAojcEcqhduL63hF3h1QnY53Lz+m
AzeboX6EogiYBsCrBW0aEJZ5j0D08QTSFma97ASK+VrOLvR4tZmsGmwlO/7SzMeJ1gRTcnma9688
sSnNjK8y6euKzdDHPEH5iIrHUKpvxMy5YN01jjJR9Vgl2HA1hsnpjdCgAWQMo4YZFFQ/2K3AxE/m
bQReswf3rqdAZ6l0T1Niq7rkfH3Cj73pNKermz/vabJOG6PC9uTAdb6CVn0opbLUhhTj0qU76Z8H
zCLfOIPxPRBwN6UwZoCQPsSpPvlciIjEwTgTN4I83TjN0AMVdriLTWL78ciqk6z1Y/svjYq3G480
DR7VmsONsMRILtBnk/UX2xoo9yNRllp3QKA1YJwuLuwabZT1JF6SLlz/sYKgH3X2BKMqmeGyl4Hw
yiNgUVM5Ert2XFXuXDNOH5WX0HoJe1ts/a3a1eXMshSISM54sQK5AAnBa0kMulkZDbyBquh8qzEz
4r+Ywefu/UYtMO1beR+5bySamk/tIMn59/o05bt87At4g9nq6p53GepEZyJ+knWXWcok2m/cmVl6
/c+VUZfvwitWqFkndZZkG/u5UGBMk9PNoIIkzrNr+Gq+zfUXET1klPj2NAsOHKa4eOFvD2m7tKiB
f9aGd0XFyy6OHSVyKPDLMLadKqrDpXyC0Jqi3WJcHSjMMuXlxvEy2ND7zh7WrRAqHQ2+nCYiRD4B
PwhPfgn7klTo7higdMjhGo6Ww+3ggrl9jwPDQNiDcf3YqbptBFhWFin3PGXX3LsoNG6xglSxC6iM
ooz4xQ9b12jF7gGj4hvYRXFDzVdIuRSGvs5HfyKiZmccdmXYKiCkN9Vn0PcoVrL1gpjY6uC7o7w3
ErbskFeIqpVbhoz0afL3osO86Zaftm7AdhQFCMaEu5/TWAildMcD/3Pg0e9eLLwfYwcWmL4MVrs8
9yEeU4K/BxlGlyuCDCX6tL+UPQ4sbq/TiEzmobtoXVh5Wc0vsViRHAnfnO+VSnRFKgg4K/sP5R2G
KLHKsKbaS3ON22EqwL7aWpy+zGuPwRcnIG0fxiDd8z7PJ4odtwrpPO1v4ZHD8CEgaFg9/JbOEEhV
YRwK2O79W5sRUO5U9EZNx4Bjgx48fvcC8LNTiSpJ7TQdNDwLa0ofYN1/UnVEiS4011nc7bgT0gTc
utPCVBiAo5PTFTgrw0AYygWL9i78e4Vi6SAWAU42Xswua5pl9sagDVFFRSJuXDEFDVYVArGur/0M
tek95I6J/GyyrnJlnwRiSS2AvfN9HLVRr9zKkTGROBaxLeerhIMCKDurqxy45RlcW+8fGtAypMEe
umkN3FSxEdHo0X7OdDbNxxshCu8MuEZAgIYQ2f/fbKpczNZgKWkGYgA3P2NkDsK7ct0a2uAD809w
cK1nQDDw+kcurnC7qAxgde5mWrZniz07sCsQYUE61aUxDr9JhcAq0HdVrFacpq/ulXJ/rJ62+G/X
sEqWaiaNvsumUo2N5eo1fCvq/5H0ZNL7w0tyf1HX47qHq451QsOZL9gObgq1fBIKSDrq8DDlLIsK
7foethPhaTQj7sb/pIWef4NqDObdY1FDdeurNa9HdnbPTZu8LKd73JLtj7Mdf3ejCgbca82dDIWN
F3r+85f18nnTOROLx2XQ9HjupZ7NAkm7CB0LaiuLCPJt89OrIrMLBqh8gqPrJdbeJqDkm//HJ3nc
RETeXEqsg4XoIAyI0gUGwl5zI9L1eO73ikaz51i7jrHrQPFn1ivnpJuYQm2i7FBLSyfM5ibBAjBU
QUa40ZK7tDhfwBXimm5U4pV/5WezsfEdDjOulRrX2wyVLvJyP2cmzwX85pNI1FvP3PY8zXK1/wpO
L2jkHbo/heub7S/AKTqp2XYZG05fXjCuKaTaVwm7pdPLfBakMYz2wugZ8Yij11KVQ9WwR4rvSzJX
h6B9JCFzIOkWGvCXKHNQyAkuCXBiegP0eenioBT77NOaqfDBgLa2xCEAdBoMQoLtmDQfuf5SaSWQ
u+l+LmrfcIKHsNv5XERK7cIyaMOCcC2QjeB95Ecz0jXZ25dc4ek99G1AdvouXz1MwRLX0aj3zKiN
/JQ4Di0RD9LCJlGtLiZhjqtvY++FTosh0M2zQ3co/hNpVI1WWCfS6VSCrd0D2Ak71NcJIeUORNFQ
d+lutYFzRzR9ivOCdfhbysjQTluUkRKs2bq5c/cejoStqpg9M1s05WCzXQNQmESxlUNdtIX6e5wc
+m2Hw2RUs93tnwZtI0Rms/1B3t25MctD4s8CQXq88vuH28ajMKbE4yBxLmZiNCwi5x/WRpT8c7tF
iaoghtl/wSBjZ8E2ylxWFHtgUSSy6OaKjeZV0ncNaAosYVz9c+2lfAexQgsQaDvWhNJ2+mOjYX3z
m9xSqGrIUg5iwZtW8bd3yU7IDKAC+GYJKxl//6b+N/FK7wTQR9lQUrmbW09wbSZquVqcsuNYJ3Bt
fLGn0hAEnQHzfZQdK/iZs9LpnyAKM5YIW1SpEEJ7bv6uVqKx5x/V5+MZTvRk6WBXRIXmxQ4iXDMb
DE9WeinSW7ZMvme3sBmIuEFyUK90mgv3DF1s6dmWLHx8UZOM4ABkdqcCau39viyvqjcg3/OcjMvw
WethUZb/AFWF2yUTm4wQrh8Eha/9RF4U3ieOlm7tjjOrhgW28R15nbyT0fQBFZbf70omprKi6swZ
ENljP7B7fhqDBX8Hh/SkmADDMMYaUFVwha1b81M2ePQMZHP70Ew/MURYOaRBO/DoCbQC27+O8wam
aICZKpKVdAehMAWpdEegxFDS9KyiOc3g1KuT9DaYxAsmJtiUM6kIjHL7LA7hzSQtedURIdOt+BqM
zD0pPZO+yB8BI33Us9ifY697NBpFY7XbJDR1E4Fmf+XvFbKxKrMY+COzfWj/iNKJh5juALqbLG1X
avB5BWxBt21kF7WqiMN4cSunr1PRyO25pob6qf4+3wRSsioEk7cuyXoSGyHYARhsPzu75PKjBwdb
/gkZjaO8gkesj99aTgDQpb4mYGlekhYOUbwCv+DYeS0c94MeOPBQaaZXTLf4ubc6w8lgj4TuEmVk
zCE1KDnqusOfH+zYQf2H/U3FVTVwaBgmPNaPR1S1N8Cnr8avzinvIZdWHXzVGC/Qn5/0hyI1BnSn
dNKujmEx8npVHkvbG/gzsMh2gS5hVWG/70ZZfoXyT7wxLPs/GmRD02HqV3jWfvOzAkm1tGUmGLl6
Vd3mam1DsebKCZpdMw8ZGG8LyWOZg5t7z5JoLRbryg1XImjhKJWoH+uFnQiBXQctyX+uqBjRYlXI
uAxd39CkY7FP7Wt8zg2rsDlxTuiOTRNtA5FpmRN0mR+tpiwHCTO6sM1IgDvNnzI7aTXfdNkaWIGT
4LYAR7FQk8hh0y9bncXEVD1r4Te/iK74ofdy9SD8WBdGSCy1Jz0U1/sy4UM+3IRJXQTTGf78Z1m0
K710AhHr0KKqNq3VM0tyZ/reNUQyY2NISGR82mo/jIPNdKN/WVu8MiAA8BcQ7qqUenPXop3p1ic6
/NzahYWRpmPBCsTgea2OqqtAPngKn/JccoVC1u80bHl5mCAu8MFP+TfJDsK1l//E0Ojty6+OJDhb
WE0Vbfv6unAooJB6pEmOLg93eEgWJk2ZOnj8/54oYFTQPy9YNRT5NDHUYieV4n5eZN7iPlf4Mok4
XDe4w2qvRt04CNl2MI/hsTwGYXBa+gENZFcqk9kuzByFLGOQEKtXjWiZZeB/5WH2ZBNo+YfNqOA9
zWZxmywY6zdy7LZjEmcqjo0WrVT8pc/Jz/2IdZACZMoopePMuZQmhiBA8M7i2QyCEgHC4EYV80hy
9TTEyt3PTvl7oGaCDXBti3UNPMKZyGHWrqiXXf8qMjgQ3EZUFEWB49oFH08AZ/GFVUcBitn7VMUD
LNOJOxpHTchtSb1GgvR22PROreelU1mwjWb+5PvW1xXRTi8xKzuUfi+YDvMGvLv6kzrGYSDy8mP8
EuRAeGa+G6GYR7knrv/qxn7i9zPwPTmVJE7jU6a3hEx/XVtbWLtwWCNrgJV/PdB5lAhPgUEuZioo
kukSa20eAsvBj+1r4uXb5CwNk1Selj4Zfg8M1jYckOTGrnT+MarMiyDwu78PqYK16WIHvMngLEHL
ysavS2LAGkjQkhYujJJRqYMxV1kmpzpatAtO6leNt9mMlixxxZDc8lPl1nHdIkVG3rMmCro5SRzR
gvg/rRYzXTLxG2JdZ4If8+MpNhEmxfC0FkDuYpltE6IF+s2+S/mZlERNRPpji8q29nEtOwrxWCjU
CLKtfahnFmiVS3uwBQd0anMrXStB96SQ4VL4z3pr853B0DQiP/lvbJB1M5zcizNKjEUuCPlgF7xY
jMkJC4FoEV8Vlv6RLunWNCxT1NADHX+S3cbHmWUcyk9/mCciFB81OoCmW+5SI9tlSrmZN41gUBs/
AVTlmNKkS0sqg2OvTPEu8dJfDi1oeSo6UORYiTQovPZy3SuwGvjAQ12MCQ08icWujzAXUFAxhYv6
bd/QOgWNLmmshrmNsme0c+cQqd1RuasFUbdFoFHFuiiQl5d++uJAbN1ffGUVtiMH12xQRpNhfn1l
KMb5G6xyziWOoIVkBRYmDDr8hfsME+Imx6waUs9BL/Sr9Nxeaqn4aF4BB9VAeCS+uBJwBPiVlYPz
sbjPlvl60AEnhuO6B7qUWRMaSaJ/tjJrv5CY28Q806SF+lFcdRtpYk5KF5HDVVlpFiQWBO8P8BRM
AbDjDk4T+Adw1TSxm/zUFKpD4lQrpfwxFQHOt7YE5sd5MPfLdVsMVMGWBMFGJiAKVyA/Csb2fUcx
Da5HC1LM3oGWHDDwWnijxIiJRlrrg0iJ6x7FE6MDTPZoXM1zHnELoMZ0x4b963u/s1xswA9jvgRh
yRXfa5Ren+VLRjvI2C/NiYmodLwvvoVEO4akRUupmmDuzQ+wHLGJmIevBEsmXZVWCSJnDYQ/5cUr
hDjAKyHppfo4CnvkHY8RT/IC9o8UUGVhBVrO9fR1ZIBKtlBpu5mHVF2/W6QAuneYFzATtKQpuMXG
TfOPpFP3wt9N5wTBg4votN/NphisHB0PsNiPN8V+0QJrC9noC+CfcvQtFIrzoRnUOxAAxEBRk6ny
IaSo1xq6LqWOzdXXUsM9NOR8FwflxVQy/5N3x1qi4/GgBtKElqRd2wsoNzRyYf/as7C7/aVDEf02
F2hm2yb0Ze79+up9WtyZRHtlSuff1lJQV8bxA09r57YEjcpCXnf5a+UgmEViZ+dm6N+iwTy/Ai8o
SSV+ckGtfCGX1gLdubsNWxj9NbzO9A2pdJi/w2fv/m9Jaue9i1PrBuWYb42MyeKlI8wlKXwiTPWm
bmseL3Ie3x9R2sVw6DoadJPLQ/J5eulVnT6OxQCScuMs7KkxODzw5aEfZc3tU3x7zXAE3uFI//1W
1KSNK1lpIbRfw8MVysChWhs7pFAFwO7XLPBZwSc6gUjfyOoNVJUnmCf5cvVLSIjY5SP8MwpIiV8v
26Xq/Wefe4XDYniOpZsFuLZgViWzLpfWE8BS+Ph2G/XGNDNAcJIbPeSSDdixgXCpZaWesRGRBKI1
Nvwg/klO4TYCy/tGRtfMNwT2I8NgZYCRUBOlv2pRmTtDrpjuW3yydBjMRQAGw/UUP15++yJAej7O
Rn9mIXnogVjR2rBDumXBs+AGy/YxdgsJwvj61rMZQufeqqdJW0/VclceUBV0ePiR8IfgdZJG31Mz
gN84fBeI3J29G/NGGjN6hatqMfjnPtumwsomwG4AlgCXIM2EKvfoY4TxwLJPhqaQgVFE7SvpEMhO
2L+S0qR1pwkm+XaXrJO8at//snnjaThxjS8mfZdcXcCCyGflaXVZNWiPUWX6hVybwxvdyrE5MNP6
m5dmadRsY3G1R47IFUqoJXz1HRelKt3iFdLNyL03Onbw5gSDYcfnz0mTFkxg4VaCudRuhtc1yU3w
VSlFl/BROIHhj0aQoSclQ5q72GjAtQbVp0Jf/0BuzEWL4UGOrvnMzZR2YOYkRdvGrGtKEaBpms3R
AOyuAAySzFMim79QGnjQ23E57IDe1NMMCesSQKA6kGO4y1MhibChwlrcve3du6jGvzNrsdsOcHvm
ttUnBhq8GrL7q/msDgfTgiQzIcXtQ+vH5t3WDPgrFV7JfE8phdEAMKwPRcAXWyQnu2EpJvoHkF3d
FF6cuyhb9pp6R3eW8R/2ypI0LeHl1RspBhhuT/vqeKTlOuCcwhCXZmaXM/6T76URh3yGyG0vv1rU
sKorI+vImjrdJ1Lx0mNhIfHxKfBuJ88LTIIB1BrBm8MAfC6AlqGLkG0CGj8/a+oEELTKpLTXPphE
pqk6F3HS8D04zqXIW5wbnasX7/zdk8K+EDXcTqSRAsThcH7VMCVgsyQV80x4sJVMjkWcoZ1m5CgB
Nl65s+J8ksmyF10EN6eHsqQuy3A1fVfZjted66TaV5f1tCEmag6wTNagmac1Pg3p3t9xhYtLE5gl
IEJaGoD0bkBzkyN1tBHYW6S6V3i/tL20793wI/RhbCEFz34VUj847IiuTRZaBiy5kmnfItHUluKh
1/IF8PCH1GQ7yjKAx4mPk/cnZ8AakF7OWoYYlZmj4lvI1S+TIkls9GtDigU30V/ZlAzUZSmnnwrM
X9MiezPv4+UxY4z64Hu188++VwiUAk51P4h3Wkvlmw6qSehMYsPdZothcZeJOMXlLjCBAgQKoA+A
eJl7HK9LbigqEno+OdsnIJtjOe8DMHa+L1vj6UgSSN5Qx4yya5fLPjb1yVTsCgUa4j29+Z07eNP4
tWhjSGex+AeoxFWEWNfIOEWvUiwfetWuJOL+S8g7BK9jpgbO88rfoSFrWpahHaYQMXUQUdHyPpuM
dEyOSxWdV5WQ1yPiH+i+MgZ3+wnBG7+Qui4rJescXTSbWgJqBn64gTxKqzgo9oy7TqEvyxPa7zmw
/bOXKw/vy9lGPpnRNKoqgBGv7OjVm6N2k3qnIxxHli+IY09TXA+CfDiXAebXbhRqSrTK0WjzoBF4
usvD68MpiF0YwIGpqIFx8KCusK8XK2AyWqoVfHrpVZbxF0ZYHhQ8amFdhtXsQ4xUnlE+GbO2hR/n
5aPFJLou4QztdwQ7ar+k5F0nskl5jIIqGRjijmrcBzaitgLrGcCK/q0p6kugTfcnLvcIysX/mybv
+BbTvz6Q7uBtWP5ksHTQ4goQiVhj5XCkJMAh7WVga2rpTKB+AwpUCNrxqJU6gEeOJinaWfntUTiU
12XEDoKjAz2dZIMqGmOsiRVN9QPI2b2flMlF3Qvsq/JwF2XxGSP6dKRL9N19rFSfENZN3cN50kgE
X+FfKFOfH9GJv3RdvaZ/+5HMUvn7WWYKtRdaRDND2lxWiLgstWRn9em4C37HDXBh4jDOpa+JkbJL
lTQSqlBFiTzu1s5fg8jsP3QB+DFD9i4UNhDlZJuFDiWQrXhPCXarHzA3TJFfOCEhCJv1Iz5vAnxS
PYP9zB5pZY3BqtjlszF/vaClek/4Sw18mql3h9DXwlv1nlcV3g6oVcO12tIT0cPwswm1ErXkGVS1
9XNpINa0WME8zJytoeQ88PXhSSikOK1egGyscjfRgyz7L9olVNzIt/KIx5u1Dt71l181X3TmLU+b
u0c0Bo2vbVsLPmTKqKGN+Jhvw/8iy6T8rqdbcwdts+Fsbuwi9v7rVt6kqsP55UkiNcKYMF4VqVUX
hSfjSBeHAz1YMHpElHXKKUv/6TzPoTcjOcoM3vPpLds+U25rAqTPfhFV/F1sUb64yHguzH7qUIFx
+72zz7UBQh5xKO3YB0zxiplBzYdvOJ4sF1k7lUa8eUWU+U+N8FKBKyZ25eTHaUqkekaHEWg2hPxo
Ic+wBtNrIROzGA3OF/2MrcL5fDTjZbdS3Mu16+a6U6Pf6zQpS85GcnLqKsM3g3dXnoLU0D/nx5z9
TbFoZrTKhrkTkQH+pKGAh9sCice+uiLozSNk1sBfHrE92XYf3epTr6TalUZdmP+Ad8OZYcHzzfyz
fbcKlJMjN7M5I7Wq3GVAMwd/KJrosct/FHTRdsG2eGVKndykZhf40da4O8W6S0JNv3ykDWzKsX8R
LsPE22SjxqcZjAeepos5osPPY/LtUG3GsSAk996xESbDL0gKpI/j8oadYY7OcDez8YwFSc2j2J0L
D6N88RIW/u7PpCFZVi/SFqMEuWQMvgMLEoZnZtTfHemXSt1ChEhnRjW20qJw9H+6NH9D2X/YDXh2
LeiJw/WD404hMsvmN7yQaZzENr55p4lUzMlYozVg287yCvo3VN7DS8DOf56lG+j+JmXIb39kuFKK
5l7T7iY0rSV7dV9sjUEculdzek0uTkhYYccn95iN3q06cJWEj8gvDN9/R5KxydPtr1UaKKj5Hpor
WL4iyHUmmbPtqucjuZeneeON+jsExEJ/shU9Y1del9j743GUz1NqlB5xVPKQHkyasG6F0vH4SMZr
pcogayCDhV4Bto9pl9fnCPLBi27bj8JyJK100+0y4Pbw4AFmVyqIkQsErluRi9jUiWRBZ4GjnGU3
15a2MriV+NuU0S52DsBwwd2UksNWy4mFdlOl26quB91CbZOV/7/dDOs4AhUk3nFnzTmSThDIwN/R
R1ZXkogy6cpVooR7ejF3H28GiTjHddKrVmjYmiuRbg/tGbfUYYhJ6Ye6qn9rtLdxlPpgY003utcH
nD/pYDbrMhG6Nr2QWkm5830x1Jgv4nnkhcTQdfEOnZ9IaIjab8ehUJrDyWn9K73cPole8ZLfU/RI
zcvfKc0F3KcgX5EcySkyIsjdS+0Rv98pdrIMfFuIr1iglsr85/wxkfS48KMYxRzb6vT4dTC1OyPI
iH/PuthUsnr+O8goUKeFtOjv7N1n5bnaenJ1rn7oHKzLO84sfTg/wplIKX7eBIJQXygTYdxLgICO
rMWmm6srAPgsbV08S3q3k/gDv633PC0vjHZ4kjhrc3xebOEYVE0rQA0fihRpHRayczRTCS61BRxk
RRDh5Xro45nSy/qmW4xmQQKSmsT3Ns/pwP17B9+BDqLn7sVu0QKDZi9c+AjSsMLtNHyNGH2vnRNm
2KogOPPfySvkF4FE+tc0Pq2G54GL73A0ferxwUSanHcyw1Y00OgLl+p1uWVqtxBslT+AGYpIgk28
eXRpHexLLV9piWXYy1PIXPZcvWebctinqS1LQEu7Z13y6s7MeB/rQxszamF1wL6G/WiqdQVXz/nL
9f3MdiwUhtApRm/6E67wYz3v4ozlwHIUx83kP2XORFlh0pw5/2lXNlHVHbkn5kPMdrEVcHON2gDB
OK4hOf2T8AuKpvBTiDr0bpQfxDczRF7l64KAVv/xgeomVk3arzqxRVaDufdWvM2SuUGnFo6uEYYK
tG+BjeRwtdLefkDzjPZyitnTjJbro9F01GnqGfpXzxpcEBK2yhmqz9mDXje9CuVms6szQDutBaKO
3OHr7G+eWmARzUE9MzsCM+EsEpDKJsDHuxeNGFl4HXdOkofKdI+0G/h4dT6v5KQYq2GhqokgCxFE
xKB0ris29krvu1mu1VL/ym53lWMCbew7RQTaDI4McL3z0xElhPONGQ9iX25R/zMjL3UBtU2er3Gh
q6VXqj+bxjH6SSC6wnNQnWgqUvIsE9OrWgmm0TCMCTTqXv/1GsmFHco1TMY2f2Gzggi6Lpq7S6CD
gI/f8TmxDjhY34juzGwqRXe4LA5yXDNIoe8iiyO/MfwKt6tRct3ElQNLebpxlLIFHiOYciOgH4SJ
okmIpJ+ksIK0ZQd0MpyGRTvKBp4dYLAuNtH8NpE7Pm5gpPhFOJgN/h3bkzYAPW4nyryJ8Mh+ZU+L
3p7h/KTSEeTNpCi2ZZl+80hBEPORKm3AZtiZjHoLqfls6kIUP/pv1WeHfhPjewWfoivHK8f+K84E
wbw1jXsP5uNtBnAItULpKbl/4rn6HQnT3l/JCd0TKeNFOcaax3sstO4uP/l3uOWM2YaYlDH57nbB
BbNlIKenjNu3X8T9B/zZl7rQOuAyYuJAYkA3WemYg4v7bKkcopMjasWsOL6L1Z9QIVFy+UxCyL+/
mHkS+qAhqsXlEBZlMdYUKOHArIgpPzGW46SIQN4igmMrEaJXuZGNSR5onDgi8oawBHwTsOPBd63s
uuJHp4A92wEjeejrpdElgXTUXSuayE/p2wr0pBvMfbKkRlyqQN4WWbkZ25htj/jrMBFZnzlpcGWZ
YIaULGKlxAoXONkTOqUawzg8le7XQZt8d064JDP3NAuDit2U5zndWoiTzHBBw60vV9GSyAp+GNEd
Rv0XqTc1jslhI2/+b6NOvtIRT007v3n+PjgDQCFHcQEaQVlVAU0UBTraqn3I+m7KznqS2Vu03mch
DaoeKJLBPUYpJyQusyOnwOf5cv43gZFcy4JJolrJ0TwJ0720Qc+5NqC8h8cFDHDRjPFqawCTXI8z
wPKQUKH1VCKpnYCLChtPeFcdGT4ZeKzAsKNRA1NIhfpw1IwQ5q4VxcvT6d4oTOhWYj5wB9c0eQ6S
O99G7KehXOb58HVwhK+Or6a9ysyBEZHDLi8GDBKsz5GwDNewOa3ZBmuFjec4QOEkE+AE2yHpIzZO
QWl+e1Ta/1uL6pTpUEt8BTbKTnm4Tgq79EL91pJPiIvDzNC9QWzjt6CtIhuI8rzLRSu5cbB5zkEn
UtmXK62ArR1pAprWOPpPWCNxIr3yHZV4epT9Fiq2Bny2A9D+5I2lKGHK9KvtjLfd6rlmsqLV9dju
upJBmBBq1yvW98suwspM2JDWGCbf21qfrPNvHs1CC8qlvQOgvnTO7PxZWuo0AWgWly6BvAhBBtnX
0gOoskM9av/0S2bbMB2PGdezhP0nUcO3L22y4MdWA2A9E/rV14O2VdLyxBJMA9tg1ZhxnzJqThA1
SyaqlK/Jk3KF2EYkLaU0kI5m/fv+Y2mr/JjzO1VnAaVpsDizR5mLVZxaknkTKP7fymfZfnHKV6kR
cG1zNKilLRMJIeEEJZhBNtd6O1kK/QBkhhgPBmcnpAVlI/M4+3/LG8PzbFPjhZWICEM07mEtNfY2
/Q7AJe0KseFP1F7/XnvH63GvcQ4gL+aPlno0yw6RX0AAFaVE03YD0IyN/Gk273l8mPlkcScW0qzu
dxjSA60vbyAqsh99QQo7wb+JmY+mYQXKGXMJM96/nhRVuMswo7iZWQ12WqNMe7nOLi/XR5pzeunD
LV4O191B2ZPGztyDIgyI30F2j3OYfB4cFtWtnQg2BqPHujyKbyNT9RPER18V4QB19GhyVcbOLbL9
yu9G6Otj3u/f0mJbk7lMRILUB+cAyEj0oV3hWw5KZsKT6s7nHXGjJtCOm2VmrEI9k9+AztC+fJFF
BNUXAR1Yw969Iie0KJkGDfPAWMhXnt5i90vIOBVZxPJjsCfNfmh2pjlliyH1Y4FvUNLgxInZGnUZ
OO32mxRnmye/t+AkT2GgHv5oq68+l5GaW0y7QsXAsX1ORqy6GxJVtmInnQKO+UD34LQFvg9E7dLp
I5ITMJZjg1ogkoQf+HMN9pIZ2RsEV/LGJt9ggqnsjKhicROpUVeQVuYmE0nz2jOqzXEDUQlw9JQN
OhIXHe51U212KuwNAqF/iR/zoP4/kXOCVnsSMonJDiReSl+paqmfhfM5ap9naf9s/wI1aGQFYPwB
L9FZEHmU6SPMDZDNRi49em40Vi2POeJh+/41vd4ledsIvrxPfcLma8g/5z0OegeDkMhDr2HWW0m9
VLOB7skBcUW/Oay35HjxjdRRs/Zw1R8Qlw5LFXwonH6ywN2yWZ61iUiUX+SMAlRlnlTBPzUWBPH4
lAmV0smkioU2So3KT/8SD2MKogauM6ljxetrRwbxfZv7M4SOn1NKDNfHK/BR6G0AWJsXwRMtcVWi
Pv9SCm18CGfc0AibGkeGxKSmQjjRmu1hZx731Na23LCE//YfLdvdLSQkx2Y0VBKjamTog09AdI1K
Db1xIAj/sMx1TttN0hOFFwVEFx9BCBJ5M9h84OLZKFKJxEyuw06zXoZilaDubnN5wAZVjE0EtQ5j
ot1OuMi/5mUVQJH404ZCgBbY+32x+lJl9h1Gx3E6vV+pVxgQ8RsflBYGuBn2NzxlhO4za2oIqiqD
jCTpS9ik5ecdwquOIBVaC1uVyWNyN2STbnoVmzIbu1q6pGNw+jIYkkCk71Dvys6/TvtOCU2j6slm
aHE6GNCvIg1nJDq0hfPXU/38DXdW8seb47EqfmtVP+UVW2kuYbzlbOandJ9eSjS++h8yi1RsdWHP
O9+Y6YmhJZOJZ48zPX7CZXbWkI1iVXXcLNX/0A3YX4YKT+A7JrMfybo4EqumTzfb7+bW+V6tQUIC
VvfKlFjN1cqp4jqnE8XQWuLyEsZJglmdC8/y87FHyOOjqSKXLsPzRSwrThamWzOHXgvRje9PKu0o
Z9wNab7f23NgruEus7eVveB4yUVTqRmNH+Ji5G2YCUcfYRQO803Vr+6v7SOdHayrbjkWvpMnk8jd
hue/47uXkIx7yPM2iYn/FZ0bj7aJzayDmjawiBSA5ObYIIZXzD1/6HNLrXbu1f8/p7ooMoJLaekr
x60D5fcyTWrAUP1U7RjSUstDhWy9HjWykuMfp4HYmPo0RVtdeY34Uy0h+YuGDHOGTbuXjmiIxX3Q
9TTkrvEiIw3gpqHUNCg6ZvfKrjcjMauF4djarNoDdOpUcxmAirq4AZwykGpcnmxBwu8Dw9rAvXsQ
BkqMG9QyUaRw8cJZ7K3kj5w21EM+Lsk4o4m+6QTMLdp9kCMnSF8/rHGMQowN1meKld7mgXTCkXvm
czJPLs3O3fDo+6GnjsdvNVMm7eM6asAa1HdidvzJmTzA8ZmT02xkSio3W/+gqFGdydIYsYGnDQG2
bVEbtRIL9B7ZH38TDeKJTRXqj2I6FUPwRyUOqd2nJokjbbakZGkR3PnQjj1jXy3x4WnI7VPqHxMT
6vtMCc3wIbienAR8DkvhNQF/4RA7rdj0/PyuGWvvJ8OwiKMl6key03Tg7P5TSYJoJzb06xW2/Qax
YdHMkWvAlfgLcllQuqdh4Bl5ygwl4IuMuqYPRT7FYM00+9xDPAy7zWj82D8n2sXI9RiBG2iz0loK
iY8q+V3vjjifjOYBNZXga6hL/4CSgHXPLFi/pKmLoU/tksAXQ+SFIZVfjf6JqPePOSrOo8sBAz03
mUVESgoLXUsVS/8KCEHC2JcDt/1ps/YnQWTgpapwxP+4gD5lFidHKnlVK2pCJ2ynAyuWN5rR4nhw
blxeaWvDJfje7Kjkv0db58BQMmBeBJrTTi62NJKeVVbYhDvTDMegHaVLMaPFEg53NY5Su2u+dNLx
zHTldOssl/fufotEisjpxSxlN3qIGjr4mHFMvof+szt8D9z/y67w/4ThWRUqyYBKMmpLQqG/w5eY
p7lYYfaGQBp9T5mIQ5poCa+xCz6qjbTLcd2AjjoWL1PJkd4iXNDqCHT/Epy9tNVMK5PCTt9YPOT6
Xq8CZwRVpGRMIVgGxfUbga5uF5X+X+B5lpYH1lh/gqOKBKgJeXdG362/O2SZwt0Dq5BrxFRl7cAv
tCh720myRzA6GnAT4kuCBCwhZ1a9NMndXhBR4mUaMgAsJRId7HzazP8r/vBM2pM8XHsNOIBmbMcR
BmpGWxUeRl2UfwkX2L4GwtS1jIpsjeW3e42xyvTrwR/38ZWnljKVY9qN10MEQCYO8Ot/kg28ATbK
FyO6d+GKWF7manVktYhnE/gzByTaDfEbiTBKY8S3XwLfvDnX9BeTY/5b5e10Q/B/LBrDClK/kT7i
udNQOSKWQ5jgu0C9UEb68MY6m5hR1R3e8bhElcfgy0kJ7jx/1qrrddTqHruQa0RscWzOjHKN4YQ1
5sK5MMXLtysZfji2udMhnTGZXWOZe55T7NWAOObxhnOGDmIyvqbLZ55OgN6zfIDivCf0poJ/vJ8B
eLdNX927Aynq+OMzs9zcKnAcoxCYJmaLT44oCaQYRIltjUvO1ofg/RbVE93/orRfQ3y0rxXHGjSS
tFxAmIiifBpoayBU0wVFkBRL2iI878KgbzpwBT9zvz6oKE462eht6b6Luy++4UGspE94Y7TMTs82
LVJNOC7ylD9VyqIY9Utpya83ahwVNSWSg94bdohtUAkdA/KSLGgZsXX7tGsHdKKll8MuP0sVW0xz
q7FjnUBzXm0qj0+NFc1/V7TdNgu2Ydnyz2ptHTQqiW0LxLr3dvcSmb++rjkGbtX8SUWlUOYHRMMq
+PRsXMRhn93BNQvG6k/YvSqzalYMYpuRiNV+GOjOLBAVQOEj8x5WZEwyF5WJ6OXt6WGeEF9Kte37
tQ4qAcZngarUiHBjKGyPnYRSdlhZXVLB1ftI3ktGY/S/Yvdml/5RddN77Dl6hXK0Xqvz7Pa71DH+
uToHlKgORfrWo2hrk1dlQnttLXo10HRLXlqfhfqx+ThBiAKQh2NlirPk5ZI6KaRr9QgQhXoPw0IP
tFd+Jy2NVRF5zECIc84ybQG74iD4VO3OL/8qo+0qqQ+EPf/nVFL3p1J2E8ZIEWE2X7mQPTJ+IG7X
6kAbNqVzJVOtOeJKrBJx37ijEXXumf79XwJ+lDw/WO6RbCtN6s3hAyOhOWl4Pe8e1WHUwtxZiG/O
/ZxvrrB/cG0IWhe5U5QsNTH3s43DQ6RNf0w4BvrXdn8mOdVcaKyw818sZZ6u2dy0DE6mkTuLR12v
WSLbxKNOH/mxOmce3LMlw1sOL1zLP3uf0odIh7ia29bZcviqgqP0wMuERIs1Zlcs/uyjLxzDxv4K
J+eZQ+AoiLmt6dNpyyTzFbGZm3jw1Cc7XbUQgzNl6QR5FJNf7jyc5bIBDRS+V25vJtq9k/Big6bO
SNNl4fUJ6thUpG2yatUKzK+iktvsLsRiGCsO3jfYywLmh+KsCyEZfRdfxmUhvtaE/PZ9VVtAIxPb
G0T6RDgRGw6EbDCnnAd9LDIapeCYwZqACzJpgf3U570TNm1l50eYls/NrUy4YWQ1QM1oc0xeLduo
r2UgAGyLChulDINSCIBD4PNgRRpVGiizXLBg5CqBE7WWaL+1wGmUC979n24pCuR92sgU0qy7rUaQ
f0C9orczlmOW8EuaFixGjgf58bi5kxL1GXApypwZQtTZNIBMbhE1p3fs5QEC/GDRlQZxvzbF681B
grnn8rEfSVOzTjmolKIP2jmEvuuSkjcHBIObf2sGpOqgicYy9ofw4wUZef5PYqyF6fdcpfkFzeRI
NGIIRf7g8t80mdBQ3r9+joW7sryakN5CNL1+MPqjMd0ttklEgpjONGxlgo5U6HCS9R9lbmp4H8Mc
XC4nmLH8u6WGZnQ4elFAtte8utSUBwFhhsHFl80gN6MYvZdaQhRM7v48NY1P9iaLc+cYuM8yLnoE
2n+erw7jwRm7Vt5Wowp2LQEA6nMhbwvdLv5cz6N+De3VHzmwb1ZlwgxdvGlE1c3fb6hez1GVWiaX
A/+YTfLSWa9rMkc/hfTdFvP62jBGrPX82XSAIx24zimM0LWIgD71O0lUpYPQHVBZ2okLJuFv4mfw
YG/A5m1IAYnbICu9u/eysOokPApO5aZGG/OpsCSbKxIPm6bQt80sfZVgWNj29CfCllG05qt8EpqN
kFTztZDS5t5PuySFv57pDRycUD9Gocu5g/VzxJr7QM1rm6oA6F7pFIc97lKHaPzLC/Q7lpsRXVaU
x90MbEXjePNTJGUQCoN/mWDWrUFxf7abdQTum52Sya4SKgHsJf2H6rlDwD7hf0dlq6boJkXXXkKW
7Pb7f1kaRxYTOB01hTBlsY7leOV2p3TJbxdaqKdGVYZMPc82hQwyerBZDO4JsOeOLfmbXRVJqL5E
DZibAP5Uu7mJe2TS9q+cEcda9FjMMHMU/6hcdp8rhB7FwiBLp6Hki10gZsIy+sYLKHGj/eFmEtin
mCQ4mrh/eRUarrxIiSjGfwo19pApWXlk4+FM/1tEAUI+F4EZnzeuJ6FK8k2ae6pgfSXJHl13dl1d
Ad3e4dnZDxcIdHNKKkFob+cuAg6opRPEsVzEgDkxIim14jtIG9Tajp58miUYBE/ftirDKFLSH87m
fQBhEquXqbTAcjelb7cAT/Bs55rURDY9ZqLNvDrMJF6s0ahk9S+YW5Y0w43ATzFtduKJKnwcruE9
Heu/2HXTx1XZ8WgMBSRHJFiQoK1XoeqMhjNactVHjLjKPimjG9d6HS8wXGb8l3RRUCu/AC3q5C+s
4OUd8e91cIxjVHDVfWnkssruCO8RUMlO32KwMoQPA/zW8GuptLIGv2na6OEICnHdci1BzNTPhQEy
avDivl6DwhFqY1+mbA46ije9+WiwyMNGLRCLWAITe6zFgjq2iKarmR0e+fHh10BUpaJHO/Bc5Jjr
E41oU+h8UNBTRLpNl9uPOt7+6Z4R1JXO26lmorFubi2Tw5HdD3wrmW2p9CZUC82cEZOrmEBf48YS
TLdvNnANb2/siCWp2z1aXTs0P1Ta4dgUxXWAK1ZTKbrsS8IKv7Bu8GPUew0uEL/7WfSxfKqDIxbB
Asaaz8G8PsmJrZ3ILwlp/cwwgIkJ0D05BVxz7pWlpfqMRCPA0cEZM4Tx5PITYSIjTeMtth2JHA1n
REKk3esLVSHvwfiKRpDxzq/li+EKqhNzpsKHdMmj42Z8AP91epGObiYTjNNp4uDUA/4RNMCF/4+j
O8JmY8OamIUdAG9+fpBXKNxt9yEY8jI1tO4Ffk5cvdbPD1urQKAUgWE+Rog3bRRxxkSkhlt5bPJL
lcjXbWNLW5ZOKXzBq6UDd9ZHJJWeBpCrmhx52IoRybiCHrhQ1P2W1egv2ZvaeI4PlIR1BfO/hxO/
GLF63VfSGuARBRE4lzwO03cV5TTv6mY5ck7EyceAZ9d/OMb76EJvLw5Hd4/hOfJfi6jQJ7XIOxHG
cvrUkrOPIicr75tgZTrOytt4n8gLi1n3kz3COyJdXaVHpl9VHA7vZrAQDXrg9+wDCZwazPbx6Gvd
P1b+Bx6e2vE4pfOPrKCa8JTs4ViKsevJsNlDLLnpv56iC65hc3EXyLk9fsOz6LAtBA2vSAyOOILx
DQp/yWCEPKlNWCjDqUT8oCyZQk3TrHxGCuZWdJldKTzhkOaRIjla4ZguAAV0TeMNAhChfnA51vhV
B5ITw029IOJBXo+UoAflVau0Jj57fkcbenoYfrYPnzlBfkfieIKyLbNnhOqSSV37MJL4skYuvl2v
IUvK/mO0jJar1Ch3Z9vYB898r8OfQNb/pclehG0lGC/QEUf6ZjM6pWEwbOnvHAj+BHYDPxvQNxtH
WVElLGwiHgnueXq3GTCrf0zJcRFreDQxVM1u044YjqcQn+SwEL7foeqLn1i+wjgH60Chv5D8bCTZ
ypGW3pvZ0ygFzkQQvHOncwDZ1zvdrl2fD7Oy81zYKZCxqvM3EzOQ2W9uBfeiE7cnjxWDRC1n+x5v
59l3P28KE1C1vTKx6Kn3a+Z/CpYewsHm/xIB9MtzgjVypbCCIEoviMt5N/Dcgeh7unpOFklmNBvz
kX8TcDeOzI9cA7f1pQoJ/lrZyBJVEdbJQprCtjilZJ3G4cSh+D0229j6N3u5jQXK2WRwdaRZrGC1
eIc5CmBLzBzV8b2t78XDMI+oj7hu/PYPSy9Lq0SEzsa7J1wvUEepoYHBxMYqov9tXXNg3OXCEvHa
wwtSjS2Wuj713yRpMKKdI3XSmSDnaWnHTUVcPpVb1VkWKjfqL17YNIfhKxg7Cin2HId8ABEUZ2XX
dWatrnTh2gga+72LzpSmHlPwzjfDXnSgDPcn1iBMW3J7hDRcIHB45dSvPQm4shAEqBh1kQ57fK7m
P0qI4D27llZuuzucY92bC8gPuToPQqx7IqZVs+BGVggZtn2GPrY9McKMzvXnlUP09a5NLlKGYrBT
/UlXPFllQta/dqQPjqoAiEt9EsVSu7unOVgyaCbsuXJMYpDN6DIxWruFFCs9KFwrNqk37cxA4cSx
dAa9XSf68VBcvDDq8P5QRa/w7dKa5vUdcaP3wlz/m+pn4hWhLUBH1EvOjSs4VNzEzACoi0iPINI4
g5XVjARn/a/9LPTv7k23kKIn33Bwg7/WYgxxHvh/2bmJDNNOhOnPTwCXlNbYamMspdQL8h6+LbHY
Gy26KJGj64KTesr0Hr+RyuB/PKUXGcTgGp9eoAsKiWt9+SkSSZDuakPmHbhyejCPID42HJsF4Jq0
nozGTJwQ0h52wGlDQNoQCRGLHhJlMPvWOhGWcl+GASZA9G1Mlu/I/9PFxrqIiF/nAV/5epuCStAJ
Mbs8vOapssnRz1kbKvhrfVkP9uX26NrVBNv0KzvObrl6OTgOoeqNNxRr9rd8oSrasgYt+vm78Cu/
MKW8fLUJsd1oYSY/uu8nZy/e75+JS7DpVSHkt/pJ8aaYXwV/B+20t6yM57IJtJqM66bMXWrVuhzH
NkGceTc+s2ecjwsNqP6stF/A1D3U0emLc8HTNbXQ/8u5bSF438kXQTg7Bheylql7U0XmXjtYFdUi
d8aet4RalPUiRmeFsY9k5qsQYPVdVMvuvpVVZKhfHXrq7J9QoK3dIiBoczpEXjzWKgzZvTXYUlpW
QG89Jt+xz8by0MXXHQK64PBAzGFcCAdbgnzWNMcbRXfZRlok5RmDX/+yzKzDSzcFCmErdV8oL7h8
aMvjRxgvXd+6Pd1zxUYlMUIlzQ3bMZAMFqDSlKrUQMqxBfkQTgIJLiLWYyNmx6G2+xjYReHaaDEr
to21AwAdn9wrahf3eqkT3NLhD26F2CM6M8tzfxTwZ5ldroa6/VjCNoCfEWez1T8KA8hkVJn2I4nK
xvHMXYTOtw3eIjczbGZac3fcy0/E5id/T0fn/j6scbtkJzCf0FwwyhpIMzbJiCnmjbBHtXg0lM7S
i4xj2kfEbr/G8+af2GkkcpdH6CiKqcLIGfDb3zU6VOatbEaf+w1p6CsyBToPbrJH9nsKsnnJ0MPR
a8tUtQrwIjMLw6MtYlwF3nhWVtKZ3zKnjoexAABQdvfgczJ2gj3zWTBNpj5UjSoueQW3zepERBpJ
SxQi92tGVUWL6dq18Timv86ucV2lp+DZ0MLAPgF2pldUTWFByOLmAFigw4XKJOZE5HjlyQcPBBzU
LstaeKVcj4dLo/Vn/uMis9Mhh81rE+v26BX9EE+Wt6CdBrzhZdzV5G9ynD3EvHUDiWQGfoyWzxyb
i8JCmH/Pbn4ULvIty7F5cOyLyJGIjUdiIapHEzbi8SUTDyxV9HBYzQSOzAqimGH/81JEYB8CmfE4
/cLI1DsYM11W+75xvmS1+lbTnjJnFuNVaxnekgsGP1dobosdKiVRZZ6UpgHHY4ixZEmV3jMjQC9b
5tDypvoByYXTsiis6cpN2Q0q7zydiRxtHOUQZkHcnJc9vLsfzDhcMlJSw6mYOxVqZA6CmyynwLGw
YR+m6Lbew4Gm/ABB/VI6mR6QF1Y/YTEPE6/Kox9M1M2tmNHwLUi6ckw78ZicbRnWe2nxcZmP0cHl
wZlOn5hBzmz1Pe/ZJDB+6NZr5Vh5USZ6oa/krZ6ySehF2aQUwIIiQFBWwTGhO//ve5moy/7I+rv6
fZW4gPC84xB9J11nWRpKgR1DjffV3X7hoI4Sv4vaiBD9NHiOXJa/ahYNLH2DnGOosGNp6BGx15Dn
d9LUfV+UMNDnlsfBvWXGPGslTW5526M1Oi+z7p4Nd8batfC4u+H0wSlW8Vl5J6utF12wpR95XOaW
8rXK8gj871vcsPYGGJUy5uHFyk606/jHaHcDhNskuXG4U0KfEEdoXYxkXLD1DflTIOaPcpL9hc65
oDsd1EjtpCNcJinRON5dpddgdoPOLmi3mtS/nQ7W+3wOw9ItCim8h1sbXrZ/40COmJp5ejbr8Qst
EHtsvRQuJCUiD8OYau+ScQOYh4EFpwdFq+4Xp7nbsvq7gZfqfxZrhSajwYQa7/fY5yV/P1VJb4yh
fnf7hQtq4O9gQIrq5spwwBq+hXhs3vKNu38t5zMNEeSvxYbDoe4MLaaaHopbB8MTRaNd1aL4g3eM
MQUXw2b2FvSi7/KQZTasu5VyqRZjRz+rUjNi/niLw2++9RhwX1MnXv0CSvUMoRp+IxZdU+A0gI6T
i3t4pvfd25aZjxiW0zvH1BdixdGSGvRr1+hnTt7Uw2wsrxG09bbkBCn9c9UXQWI8R5cNGOdsrAgL
fIKpFbW9qL3KFu2n0K/1IYB86RxybKn2EKnYqY6O5kHu7XVn0B4l2bMhMykZ2kwtmcR1SSYS73qZ
falmdMEiYOfHRxEmxz0bCpmHh3BiHN5rpD4bsHIsOUTaxWqSTaHsByBRmF+oBn+hxBDsKpRRyaiI
LUEpNjHLmO/F4wz1x/n7LetOTXRzwoGJREc5ky/rRdtP3yMUvJkXaKKcJO/nctcx8AntvKHKaj44
2obAg6iy5qoFMm5wrKaOsDyEu1jim7b8DRwa9jAVyFbDsz1cPILTBHHCSeg5yiR6uUpiVNGpsHaK
755dktxCy4VkFlZxUNGzPytvVudSajQmIGcybQV+A2ybqWA5CfeOf/E6ltAcMnN1rVbAIab8BGhL
MJP4VRBbpNbQgfSzB8gdrgGrfx2WGAtApkon81m62dQZcfAZyA5d0QFeG8s4B3TnDr1HkVs1YoHf
/c5IdQjNyY4DjfLvylnN14qYtOQjdQt71LzNNIHcGVbm5frWt9EvmafPMfR0leBThmZfeZkTLxoP
tBcjWibwxnJ47WMfp/usez4VmWfldsx9erEa8QEOaxVWLn1FD16EEZwFp61yMOE+VyQC72GsSwEU
8tHdpHrplJhtOmH7psy1frXjrEEoKRjn7Tv+IUMuWMTqsi4uYLwS4oqYQoHYFaYh2ikl0QRty4H/
i5OPt/mYsHgVkKU8cv+K8eSiX4qNRjgMdcP1G3s4IOkEygdXiIADAyfeiY+ELb2i1Wg2OszxG0NY
dT14wBs5ZpBREnXRK1tdVj0hdx41qS+4EqTS5YG8FAtqL0LTO3y3wdxmJGI3jN8rSkMBc2+/Zd7f
wsqJTceXbzpf+Z5SQD2Nwi/RyyVkU0msOWc7fXP2o6/L5bfZebpyZpMNG5Y3t5e1R2J7xa/87RHT
S4ir81KJ30wb/wz430cugIeOR1p7bbx0g4AyMjh1O29sRedk2faFKpxZ22pBa7DB6uKrlYBPwMnJ
0unIMgj5L83Xb67F30PwgHIt8m2jj8tUlKa8mXKmpTMpOB5OE4u7oavNOSTkGPiS/mcbfXBCHMWW
90mvkDMNXRbdzWGJ03LU6gpcgPLYNk5Aq7pPuGx2pSIKtMgtpa4xCCCIQrFseXEPeb1TMvoYXint
wc6Vl6yyfR90FhJ5Zfd2XpPgApXrwudpKz69714myuW8F02CNcD3/ymv2LcgAZArVn8+cJp01Dn0
ZDp74/lOZjSHmZMNuDce4GalKLhBAUW+EXF40ZEZJbMhoYKXsltobtCiVQTLBlDY2X3PL5HwZ03q
2ZsEwgBlYF+lWExxiP1JcTapBchR+phUV0LzIhDbrDMfVydaq5rMOLtutnXhXA43TGd2snNxpTY8
5/mQqwv9eLdPQCqTMzQScqLGosdU0qBH3ymByugIT/+cmILxQnwuTKXe51xzNNrDtinEHg/zrjdj
MRf04fj9tZjaLocOKP7uNGZkajBFawbWQP0IpccCGjajUA/uHgMwelYJgw1l9FC7Hol2PIoYEdC+
1XDUTtKZn2IzwWE3pKWo6B+nS8+JIrvuManbW8vjrXF5EcJ5TWsg8nU3d0b3jc6U+ocuWBS+8rQz
qiwZ1TeAj9mVfmHEnOzT3G/fXtqwH+04lqPhVt1vaSUNe6nKJV8hJCuoxiPKTpyFL0aEut6nLcOa
BK7YyLqyGNj4iMfwi4ayFK+P73JhhC5VKXf09rbWcBam8n1IzoPrGsE9LI5zQHbVaeci2gTWB8os
TxG1ZoW7nQe7ZHIf9vD2pw1w8w0P6Pfj4woTzjTjAxWT+EYNouI/iL1AtOUT7CniWMVUNMKFTBX7
HOnQQfP0n9kc4t5TAUIinIFHYjmR98bOB7O/cCigT6gdCsY+JFzAPC5QnnI+PVHIgShH2c2F8sV6
8YC2V17wqdbn90pT9QSAl31K3g+OSCwoN0YeYxdMPT2R42x8bzbZvTq1i000chh3G0PKLkiO5EiY
9jppDRriXzKJ+kJZiywYcUQp7qNmCIeQSgTsiKmjb99oSB8rtqjapy+PPjArsI+vq9u2C+zIPd5G
jMiCwPyZplVrKQBRYy/c9Bc3zgqDy6RA85R+cDx8pB0qaw09BERfrBlVakYRscOZ1Ng7VTj5HU2R
Qab41GHCmCDY1I4ClOivRLEM+ByY+k5RalYruuNxm1lh1o6e3HMhiNjFnYnUTWesl4xON22qndC+
+eAbdnlGOEqEiVEpcUKaL8gdbm7HZ8OlIHrlDZ7QzNXEjyDzxWgNKZAY7nfYiYkqQBao6wGVHaTy
r60sAbU9V8DCvuznQIFpMpv94mnt9SPpQ3lODnFS7ZQy/wHLShoWQB26gqr+zZc7+zI1VVzqK7I+
A/GCahE6RI0VfCZrhHOyK49NDxJEQV9Cz7R2hL1kZSzxcn40QrdU71vz0kFDCNewxmBsmHEXn4rI
r6NJ6t3dMdnQ2s2TehtZ3CpOvnHiiW956BHE4YMVnGoUxBzeFAnR4HhsdmEXkBVEeH9aufVJZGBU
lY3oUIa1bavJtJyIYb7cD57ZyV3LE/E4dj4CIcCxhnWijWw9iyGklOslTp79dTSNhFTUwFwkVpJg
RmRkX8/qcz6MakcZdZx4nImE2OJ3cRx5G7bJC2cXQ5jGWEKqSK82QW4zlEhgu/KwJvJP41ehlUPP
bOxeRWl8hJVhqfnU83L0nagPoWZOcm/zbUhGDH5Ju9Lqntbm3ybflPyskudj5QSK998jAEzm9zWb
7YFz8aUdpO4g3ChqPYU4+NsyekeaotuFeGOJl6EwLvekHMk0ikTLH2IW/Lrsq9DbeF9k3XAF69RB
gBEOlEGKHcluxfsdg+vzDhnVEtPBhR8PCRMv2SXFMWElgXEAyOR/fSNAR3aEUUozG0eR54HhoCCD
uCffB2s8oZ25BLF4xai7eI7uG7jyvajTd9wSTjN+H2dLkrZy4jySott2dSGUYBVmZUxB/1nhMceu
ww7FTLa3VRKtW0nhD8PBgXbeKrlHm1XaHd5r8ha5j34t26b6vOXDjRZvn26Er0WsvLRIAV/1sCpW
sG3EFcRMvEH2ucQMRKMFIxGphT8Ul2EFwe9J+xgq6sAAV0vlCI0L1s+OGsQ63JLI2UMSuez/LJMV
WSzVcYYk5ZRkkEcPINSVfo4znBMy3g/oShxpKRJwBGDICHUL42slhv/3saY8vzILIQa9B2p3U8WQ
Q1xZKFCre0ksw04QZqUV/TiLj8XjgSFoeztolactEw7YD6uu/cyuytYXdkwOTdDxklZc+8hchGvk
fizK8u1Zr5xrnuhWcIKR7+yjxfNCFqAD7SBVRbf0BfZRZY0POeUP3V71JN9XXOqxrXRCZ8a/Q90q
7Eu1K8ZpvXWcZAUPqQ9HB2zgpIyS3qsvAUIdL5ofTWCUIO2ACu78gq+GzRgKJ+X3b5tuCyoFWck/
wbhYZ9iuQ6whdfZzucr5unDpGH2EQTBsbAyl8JjKU+n5aDe1vz6Kc3xCRXJSRieQpTtEEQjhAQ8x
b40HWrMWl6u+PAfTgCt3hk8DKR2K4pCKgXvg02zM/8SUL31Ck0MFor9YBICOTD0JGAtCQ0MsTnSD
5wbh+RrlCWIEC7N0jFs0pGGTuU7pmjvnT20PsE5yrO2ujMU/igcMbn7syQo4tun/rrXN9egehYl/
fkfBlLJpqt1i6fejQ9Vx7U4EEIvYh2PGZeYq/v9lHrAWiQjnjUvOVTbStAx9FG/FlwACGmwfSKQw
0kLqzq8RhZlgi1cE0t8zdWEfcfVAoi3AtFnX4GQLMbdWLqu6XQ2DmV8IFamyNJFHqxlmikXr7BSR
bdKnNNSb0ETAl/8z9x0HIkI1xFR2WaUnbgBUq7u/BGMWqhNBfkiSNYv9PE6+8wguU8IVbiI+yyzs
yjwVBfTEmjuvILTHVPVKwDipsnCO/pdMQbwMGHW+tsKEeYAeeZSbfNGSVTWuMX3RwP1vqh4qN5ks
7L4/rBE6BcH+4P3bQ24N0ysBWCZ2C7hXu6TSJy99aRZFinDJ4qEIozSh6Gu+mZrW0pd8Ex+rk74h
8+gy1r9Wb7Unorcx+cwyvDyfetm1LWQ2D7NOZ9TpjVYxNZhS29K94pnxCNS9zbYeyqNPX0gjHpud
nLmQ9uKor4BEEhohpd6Qm7LupwMuoTkODc058nKg7wSVSGtpjvG/b+pGq7AC0B46Wqo10hinR0Js
3nmCuEqQIiEle9ptmJwgz3YWKFSmMog7CNr1ojxrDeXoNvXP9MfHmPT7nZ++yO8yjp1uM0W/4uqQ
/IfuxcKDLfnvQmFOiMMiYeNXkprEmMNYv96HXNtcbgaRNuzAQ8X7MtuqJDiGknurdhsU1TBgHixe
/oxmDvlqr9BdVlq0VmyAMOrLh7fae4faRqaG+tISMSubK+r6kBXOXG2aoyIlcUUSTKLoystq5iVL
T7TMuobUiaa6i30NwTqJc6yMODL6j5qfRKWYfEksTPQuGhBczBSJoTdmGwPy0JBQx/4dhAnJGAdb
yYrC3V5kUGRSitx/uSBmhaXaFIXDk2wb53gBFNgEwpLH3XpbiDwP/aCEdjKybzxQu7Q+v6J80iL+
UNsxztXWyNSLOU1K3fVxmuFp/FdUdAPeA461TCgm9Zm93G4FkmhWs/iLkrkiECzLC+nIF0Me4cXm
AIvYrXD66hX4v00P4iZ/03rM4clbn0u9pnudQcTxXfe/2aYTgc53sQorKQtYqgBZVWHV9r0BBBHJ
OeAtUSQ/2gfQF4XQVUQpcDSsNcne+J7SDOzWIzDCIv6u3DY7Z9bE8a5U8zwERSCXy6Zok+eYpsh5
JaRrLGYu+4bMxWP02dVzsKJLa8d5HGra090tMSSwTlMmoewq+Be/gTIjlKiLpYiLptOmQEK5HKj6
mm5psC8UrZBRxnBUrwDn+GgfV/QjU421x5x7UoLlWAwnOVav1BHzITTPM2pGiwRZyfjHJw6AkB1m
D5f1txVzSgoqjK5dqjj2xqrnk3A4c414uhdzlmoaDQjrLBCXrE9lW79/ghjqmP5ZL8W8npfrts5T
q8iCaC+1JLEu6o3l7ggTChZam3duqADomWlRsdvxocAYbg97Op7bn6t7+3fnaL8lZGQrNPrTOIa/
DIfBRXivhI9IGDJpNT9Q9yyWXySlpqF+kWHDvguq3O5Fl3SxWJdqIqu6jGeJSfhkWArdmQg9KCUI
8uDyeAxNYXmFAuy6AgQIp3jlIRQFUYuFxVgyOIgwzKakmeZY/yG72BHR0Xt0pJBo5jxBr2lEGVJa
oxOOMSkpY+7ESmvqGbTpL2NNtUoGV3QpbldUWZWGsPt1khaRu50TosPZnH9B26sDZNXh974Xn4e+
+ruhIX1c9PhNV2pUvbG+s01RqOgBCCCxIHLBeQIOTILy7/QtUOZrRrlMH0v0QlX+VV6T3LkY2zEx
O0iods5DeXSntClRnBVVDH3ZnN0DGQA8utpNNbm/56BjWusaDUD8wOH716F91AOdq05x1k2sApma
VxRBeBNaD4DlQBV7A5IT6mbqknePVDtstM5QEECek3S+8z9TelLNUYIEBxHLs6jpyKquu+JrSThm
DgUULCGM4uofR6ckpeHq3zcNd4or/Fw0zieBBaMmFNcqqqebHBKjnwkmQU67mIje+dHPz8SFNlSa
m/upNJ3OWPXkrXhlNedqwNa5uQxv11ITrTkg7GubyZANb5ZkiNCeWhervhPWRTcScVDXKZyLUvm2
/oRhp4cWRgomB6aq7mkMGzzp8YBKOc5/tCC12efARbaczT/vRKIIxutu4svYLfni5WJz7GWPhwhJ
zrJJc5TyjkCgIhOntTfDrP/pGaEd7jmt3Y7c/sgGSdsx2JLgmbAu/uK06bwIHORh94vCBnCawOAq
m7S5f15DgmsDmG74lQcuvClUOyAgvFLlCSRMeAIrwG8ld55761G9NK6TKjHtusNGsxshfiUDRz2N
L+Rfnn9zYSuPRrEqMCY5COvkh8LSdg+KzcGcLedTfSIOCimSMcOdRPazEvQ62MaAJQghMS+tg77L
5MgtUOJgEfyaqoxpsuQY9DiAXyWe7krWmel70GRHPpEyJosRQwQw7qp1Oo8++eTV66KsXMJtAdFx
4ewp0lD7fORWFm8WNVfWmZzyVcBraq4kN0D4AG5LEjhUI4EklDX80JbyRxSZ0HW62JqFSwND+FKy
QERfI6pDTE3XPnGIrBUYHj1upipKNlcdFjIfcakzPomUbv0jm7/nIKUxVXFeZ4SN45R6Oo5snHMT
VSWFP+CeRgMnYSLF4O76wbd0844tVdYlohR8D/SelY9yaGbHATYm2FVKn1uTBf8agww+BRAOFeQ+
+xyPUnOJjBUK5uqf0gS48y74gBFl+Oj0WPs8hyjLsRf7RXp1bpYjNn6xqJfGgrIhMGAwAPHEKYFC
tbGkLHb1qBvAO32wC9SoWoZecJHYp1PAd4LZx/B6ZrF5wsCQMgdaVgNt84xqG/dt+78A0hSWwy1C
BRnTTLLVkOdnUWLeLQnj7WeWSwJt1M9zFmqXmZ2a2EsEds2cFC+atxpoLGbZybr1kSC2v4AzpgLR
FcubSJYNuOIQ/6G1O9Gkwovm8mnnYs6QU5TfnT8ryJTJLuLevrEJ6i9T/nkcGkBA8+SCSKbuE8J5
h+8nzb0vE2dBd5mgMAlPv13BgDFVu1XNrns6MAaA07fzUgzTzFxjKdRk4ZA88xjqaTJ+CpY583Gf
5yNDKbqBaTybEgQsy/bVuQij4+7Q24PKqqVbdAUHS50XyJuK8JhFoC4xshHrxnP1axNoq1/VMben
fiFQYejc1km9X2b/Y9kf8AH5SdxKO+l2W2e1EnlhrybvQnEhZrVkkqUTzVh8nWW6c+GT6V/kiaFr
XG/iltAoZOyzumxdQIwvatNptP/AzP2KSBMzkPm3VTDph+539R0AabzH8q43PWI/vdmQ2tHiXbaR
wioi7usgCMpY1WVLLN4qHKFn9Iudk9TdH0bXlbclQakloMY3XhXwx+f3YEvwma/cpo69yqtpM4N7
IZEeanabupzmXbV/Pbnf9qHl67CP44yzMEUOXnNeCfq3CbEggdcgrtQYC5dwqBg9etvNdiTgznI7
b6aBKhJ84RA5L4rNOpIqu5Tq9mW9c2tPbwriVIIPCzHqd+Igv3pKScmLZc29Fj3Crg2QHPi2SDbU
5lZqs9AxSxkU2DnaeRw3/ZbKPiqhUohuw3LR8UkO0tqpWrj2+p8NbHiQsAocIhZiPw/Jg56x9wsI
dMkoGrBj0mXL6lNfhtQc1PS1aFbRiPIGe89f7haraP9rTzevBdKF8JCZM712Llluc8VDGbsAo5m/
v32qk96l9Z9IxFijRMPJJFc84y5j4CgB+vxb3j/MVig9HbhJ+NQIUbm+wqoFNtksZRw7Gc9ugNik
NLjTYv/JxRMXokPfJe+AiNOphFUZy8WMf0JZLrRrPjEiDcdCXhtk4lcFdbqDseLN32vgSjdH5kdA
hI5WtHc+mhs/WEuz5J1rOAhfiuaWyWeXMYiXCoRIOJMWrGRMklh2zE7nlz+mOoCOWg+U3MevETYj
cLEiKA4EGjP0nSAKkL1qFs+i/j/dW79PWAwyvXCnIO4ZVKCrD0xOa5oZ1TVemO1luRqPnC/1w8VU
TZ2d6fDZU/XdacdMRriOYeehGytaawDMdEW9KHyIwUkZNUS6jfR/utpyYuffTpWu4s6oy6MoV5hV
fggW4K0LDNcCmMYZtbruks79zdNcoAvuD0dd9ujt0J8o3G+nItYYsDB4zE588hM+UXppa6N8MbV+
ApxaYhKJJyJevlXqbaxaphdonETZmgjwkqZLz0nuoY8LDUYGf8wSLknuFISm/bVoM6WY8XvQICWT
7hT/UwWA78tWE+e4YeNLOD4pRPJiju/or7kAiRyBZrWLgyVuZ2ppJuJvpZGC0M3mTysR9Q/HeygU
p+9/aYa/86CGvvdmNFPec6wfyjChOEMC4iQwRR66AlzOKCAXihfweElL+HH8KT3aPmlYtOy0JFpU
JIrUZPzrPVYW4zNnkxrxwV3GbM8Nc815vcFQB/CZCyyu60L2GT6AO+IuMBxnNEL48ZT0Lb/yxlcR
p57BraYV8jJg4tWOuwnVr2Pm3UGlRCb/XdJRLqr8SiqXrdMwc18gG5lYdJZ3IDs4ORy0K1SGYp2U
/unrrU8sHqvLj5mfVnPZr1PM0eTwpx5nxqSrl45g07ZFREsNuYndDGtCqrZfGGz7pasGrU1RvQBt
DHyyC9z+HLlsKi+5ravSvna1/efdigLGquYbtpxBHM+VB39MQrAXQQmwzw1dMlSCRQTQkEkBOxlD
vWtWI58Yf93zU/2OTwqYGrWaFuC+ziQU11HiAydTXOP9Xln1Hj4Tw7s4G5YRZ5ioLrJjw/K9RJcZ
4iLnA2cfbWuDgQcjgFGwJQLhXAwwxIrQNR0u56PDwd8pifMGALDiyiba3v+D/2FqQgAZMNrOxBLc
CRX34pIuj7PmcIF5dN4B3y43F5npUoxb6L9RFyCjqgUFKRVgWrA+/TSNI4pRrkGjBCgRe9vjK7d+
WXs/C0y+Cl6HNRfOFnpjPgS0Bx1QaFuQVr84LdQAsp0EZS3HieNANw4frjf2DFH29hC/K8rGwYS0
3X6fj2Wbrm1FLlLIGV7/YN+XWRvkCO3KmieSaaQylujLZusHzOOdoCYfjJL9/uvhF+4EeYqR3Ods
Lfq72IMi37I1uTu1BHN7wYkXFg2gCssr7mK9Ozw/cGIgZVEunhPXFIU6fJ9no8f66RHcZZyv1ULP
qe4GmgG6+A4tdcw3uGFezyxlync7L91781zNHY1+AUDQFm+4lM3dXbhkAxjHLDaEicv0+6ZEXEcr
+LXkn05xZMTYrfEBeEwsyNYuJDjj+SbPeIkCniGDIAyAGOi5wA59URE0KJnDIED3t7nxctoJ6jYY
0+YskYB6JLIlyyyXMWH3EjwuohCCaxZqaq8TjaUMvedYfCnkehFty3lmI+iuv9CGurtwj8Edkvbx
631PfL4ZOpv3cSl1RMy/X6rD1nwBHkKJLmo2fZETFP3LHZA123xz0tgfoU2VOrkNVMJtIKdR4Z1l
9m1fyrnsM2n7GOrQ8Kas/ZEMI2TptWfs2RpHUV7WUXiEz31wElIO3DsskVk5aJhQ2YQPHPuMivZP
B8LAppnOTVo9kdqjOYicJVWrnGxWxhUC6oiQB8B+BsZ808jDqCbNgZNnsqYzKWAjrvHXMAzOx3fz
49fSipxp5BfDcW7t7aI4vYK2M9cyyQP9SzLhUv29pAwBtOovqdnDnhyfc8s9v32Y4rova65A6QF1
7LBKUL1TcMP0KpODn2chnqbHJcgEPHhlRuW5dgNq/Vc9ynrzlkLAzfB8qqCOVmZI9EkAQw2o7sHa
KjI1+bsIrJGh0BkXhReGXcZydZgBOY+N3leDN4buloBaTe1Os5gV6ruul5reocGAAoG61SkGzalC
6owE/98Tr9784no/nNzXkVj7yNjD2iS/w/dkHB4fZQ0T+MKatKxFaToCCks0qmm2jUr5WzxbjHJI
IeTGtJCRThRpHERcgXxz0JtUGPlpxQAmxJkideUwX5sAdILb477vCnQg0949LW5xzA5sFAIcZ+vR
Uc4nbvyQcYrjcP369RxkHzmU5nfUaMYuZg5Ve1YJdUF/hqkhwPUNFmFvqpbruhg3ULgkTWVEh3Q0
mlHp7R2h8xJTNZS2NQq+iCX6XBVeWuJkxR6hZvcx5PM4IwpayLPLT1H6z3au/OVvOcVaQXBJWBdD
TUSax1Qjh2zqrkaXiQAS8ZBk1OtIrTc2vmRb8Wr32HfaSBax3RxUDcK+a9yJiUMXFVILq9ydMoEJ
onx9Tk4wW3TI296SasVkrNFtyBCxZK2QZVoWtKXRLeBpVXp4fC+/zTHmV1zQxC2/z2/kx5ikzKUC
v4lPLFDVUPAvME2+QyfBmvyY2zAgLnFf+yqDv2f1pRKE+KJ+gxSH9cAiABvydrMoNwWLg4SJdE3g
ssOek3NBfI/Vp+R4ohUcqGv0JXCuzmm0S1kQfjpJDgE+n71Tm1d2zRWfKD0sA6aeV2W1FOUyix1r
bGT2Gu5EQOwGX8nXYbc6zYh+OYjsKqlnntz2m2K7B0FaquZgsvSnhqvGEFdVOohSHQN8fL0su+d6
NroQZcUCVfIlQ4QJWc7HqWEs4Jh6PFEU+31aGYTpZIPJT398+FlOWYJIjKHsShYDzqal2ZaQYYUL
2AhN48jVTJ/X96oBi/Hm4Z5aHNct6pe4/WcgA519mGr4Pro6edI0ma4+k5KF5Lzk9aS64c5H8SJg
1/1+SVyyEJJxE2thSZNritrf1xpvGc1xiFqrY7jdvCrqQk1PAc81v/kkh2yqYDVkp6lSwzwLUqMb
0Cmy919Faf8sSIG8hA5+6L13GVvVZhxuIHNGLVcN+//maKTqT1uQqsriNpQ5kbg3mo94f6FWxRWz
Ft0YJATpmvwaafcMxu0ixJ66C/s4sILS8r/V/FoRnh/aAA+IM0tM4HBuszAqtnMvQvzgLy/zX6kW
3itVZoMXVfUDu2k2q4i1tNI2gDSm/08/ZC9CGi4IYKCbe1UWIci7kbBrClxziusZwF+8e89kww5q
hRuAt7JHbLwJEKJoHp6CfMCAXzVyfHr+AmDnc89YmfjGeuC1G9EmUhuawrBrfzdAWJoRAqWSwzHC
aC+2spYR9XXy3nLhXTmrCV7Q/ofMYhrHSBXH2teSsTU1/oIAmQQ6L4xnqaiAeCKmInVGGDQ8ytDx
Om/Jf3pA9GaIC3Cr8fI1+TKYeFR42vv4Q7bNHNKYoNbdlLu/lH0WQB8iikSAvLHiLOc9CI4f3yNv
7c4NMyh7fUzcw6isUk+4AAHPIVL/34XW6vDZ5+qCRJZPd1eu1YscOwLeERIE/iIJm1f9U89dK6uN
sD1ktlRtTkUtYSv2RNSiHcWke802NddcOFsq/+quv8qIwFFVOF5+V9YSUsR0pRZLZYTW9IqQlStp
Ck+zhq9DY4DKndbYU29bVgn7eRCVsLeuwPtnTe6IExcCXW4+BA5Bnlfs/g00JHAoMBvflzDt3NsF
Ff3BYgSsL74rY84642yydcDjBcGiw0AstB2mHvpm1fhOF6Dco9MpNK7XiR9HWB1BUjjYe91orK4k
gIaYzXNR9rN8s9x+IrAajOc7fXW0Rm4K8fxqGnDKdBKrzinX1C2tb6YclOwQgEGiA+FegTKka6UJ
h0LBbawwJSEaTgT68pufPwqUoleSjEJf887UefzGJNpsct+L3gFkTMCtXRrLXcMM/Py5en5Um4UQ
24N8H23rwOO6p3TTO8xPXuW7oyCf/Z78YPMO3jULhpZv8RfHNyGfm6BCuVRhKN6j5bMce4m5yR/l
xAUQmMx6gdmt72TUI8007jcWx9/WHO2NgYbsK6K/8imy7xc72E0g0W5VbcUVENac2OtDbBmRNli/
3RTkk7VfZC9hsWj8DYY/H+JtjPa5s6Cpj5v8Z4Nl3Yxe+2G+YLrC+HZ7UNTr5WBcEf+TtMNtX66v
CVnwlj+HaA6WcyHKQuX9yuoPa+F/j55fnGw85u7PfAGNwxAriNNjuSfqL+NkdFuWuu6izVY7O7Mq
boGQsBf2MCPoJnL3u8abigXQ9kdAa7Ri38AP6OvHLgRSjzkG98oV7F54zrSZPQ0QOFlyfBhi8QRI
9mewbzyqN+VvYXHE4O3XubyTRD8IADtvvh2tSP295SYU96BdA1d6EOF9vIftG7AADgyh3BUaq4ax
gVQLWigABp6rkb5diElpJK/d0lE/geOoxvbwdAsQHOoALRwr0Z4ygtNeQzFXRQdA+jf6WCALqPNu
qYUIL+I18veomP5zSZjVg+zLpl27P37JrFDdZm5j4KK2w4TlOXMAcTvtzJbw/3zD/KbrhBPUwm7m
0cw1sLCNWphCAWb/fQubsZoTomFjkaHFPrG41d8zPtz/72MQrORrw5tSV4DuUbTDZRQhU6lCkzPJ
8Wk3y/k3PkZ624Jodr1Izkzwh0Kl6F4efPkaH5CSAPvZ6I0m81CTdlOJAZR09gt9wTkteIqpdM07
8h/G4ABpgOYbkr3Mq7ZcFIIAQBkDhzmWGjwRjBJRT2yGQoJLp9MQFt9yk/d/RV4tBiLrI1J9/WBL
cq/hy351yVTvythm6iLmLR5BLvRd9nonWPucUeWknKo4teyAia1kfXgdvV/B3LUEecswRF9aYLVv
RLFmEBZcR+Znfa/DJG2qszVKfsBfUNXcO3Vw4cSDi074vs/aAIiIUSaLuJDmEeLdfOGScqJc+Uag
07dlZc/KqLdL3k65UqRI7ngemgRZi/bZhIuBJDhA/wyhJ/uLMWNa3V0qzh/nWTGQCUYmjmBFi0vy
FmRrFLt/K/UO6jokS09JcvBSI+B7tGMjf9D/pOTMrf5+ZNSlYMAW/Ksrj0cwYZ89ARAa01DlQHoo
dI/KGPx3r3eUvXGHiuxgw2Bl5rZZZk28F5uWuPg2b1G6uMJKFg5FqB1IRRTEUmcJRdcpdtQOh45k
Dog/3ih5ADYQX1y1HvDQjFDsWchGaTd52beOAA8H3BQ+njnUCfIY3FTiRXNVMWQ6sEb6AkmPv68l
oI+OAQgafYi7LRQxFPr6AkZPf8r7GgIwt5tGgdk7myI4qHr9XNxfqH+TS333XHuPu2SnBpbtQ9TJ
4pEHJJ2Uknj6bQi0VX0xEnJOvMkSZK5D06JQLy7CvqbfWsK23swP8nM/Zoz30s/CEJHDsa84NVDF
G/N85QxRJprhpJlgovPVp7DsTyFmiCptIFqlm5YOApntxUbz5ijWCdCrhDG8dCWXix4VntKMlSOp
VH9cLbgeod4f8uo30zjdn/VDKaIust+kBedhkaTxnnm1fYWw42Y+glepyaxpYutcZllFFpaL5Umb
kkxSm2CFCglQqpN98VMjA8lNF+12K4MsPJjfptKvhR7uFYXbv1+Hjt9NfZuAvHFvKZdZ8er0wKPJ
2R/vg42K/Ji3IhkaeJ54U4y5y33tLqXw2m59jZnzYq306Sq1rcUxFnuwSxSzIvTBXL150wgVl1Eh
LHhbpJYTl7yHZAWwGOVyO3zyiWGD38sMqhdA5keKOuup73pURRkn+y53K5yd1fYDeb5YucHtqxSF
nrSmUfLjcCjV68hVIGtEhr44lcLmSLaEF8lSd7Ly7r5ruS+1Cd8Ub9tTRzYXUmb/W5/XADMtKMMv
n4oR4SlNK0Tnq1BJgRZjU4pffDqR3gW60JcFHrkwr8vsuf064YGaNkaz6XaHC/wZ+rNDIRNkWJKM
2bIQAwHI2APqRzR+8RgCfraW5m8SiravlOkoxbRF+0LNs6YEDu/AoAHQWaQx7yc5PE8EsknbBxrS
cmaTo8gY6KBW5/uo/N7c+y9fjDnN8ws9HLqhk1gwpCvLnZg64XOUYcOekoPTeZXx3h2WsJWuFpuP
2IdfhZyiH+h4axf3KYTC7EZgUX1qjbpypeM1ex+uMz7fJ+kqsuv7FLLsI8V+y0SDakLA+GwvKcNz
5i0Q68QOfAi9PlzCd7S2s8Yu/bIKiR3lISnvQhdi2P/7qzNriJ9f+oCaw4Jpi6DXPZoVj0ZXchuI
wCZUpt9wRysyoOUl1lXATfu9DMoZS0382kCmeVHB8DigRschtfxhP6/BJaglwmfpwfom+mbjNMwb
1PrXjlDYNfxbDbPrfMt74+rJiCOnLYaitN56Jpenu9v/Ml5pkH1PTQ7BCaQu6BX2K0pe9RDre1KS
ZalkncirJhTAg5R3RP5MSn2o4Ibef6fKkoVi0x3Il+mggKSJA8KcmOoDMeF99cf/khA3FGbzwJyn
9LE9FUIKJIHOQIqtDpfAfgSJQbnJLUE9oe6fzhj90p5zdbJaC9zpsiytp+JmZ97xVhR3zFJfZUzI
utITtywERUcMq5HXNjrxMcScJ/HduWd/UAAnvF+7JZmWQCY5EuiAiYqJQmu6ms4JyK4jyaSSkEEo
EE0wUFywyZhQG8L8y+lZE3jLmQXt6oIEb8Zx+5AvgA5YmmLGM9ryelHzGitLH2x0mO1v/crgB0kQ
i8YyHt3PgOTCYe6VEKG7ieXJ/3C31uQ1WQ/i0Mee8d7oAPEX+fiq4dwJcuuAwcNoJTk0BJ2BhTkc
MDRMYpnUwYp5FKaVVBEFljoY6KmooKle9aiSSavbTdkJ/0oVsq1G3F5DU9dGJpzqXgHy79C4rDfA
DgwMUPAtJBP2TBO022MjZUkin71N8rlx5Mr7T4IN+0vrfxDMOSiaCJMCes41UxAWZzHidOEERauG
Dmk8iMhdFko35CUvUY2OYRFGmWsxFJuUgHgwqN4iYN0hjUXZ68wFhwPJSUvz54KssWO7Aq8pF3Oi
lm/Qmepbvo0UitvQn3J3wjVbowexNRrpuXnaHb9yToxM8GQ1aBxheGAUypEctbIiX8gQNL+wPUBF
AhYBhA0EPjB+B0LpBw/2MNEgvXaJYRmJryqBVqihcXp4dj4PJBjThvtyT2d/lrn8E9/nDZH437ug
RFaRKsaXfz5v76I5Ys+z4BN+iNbWelV0JsYGvCJ2gfpoxvPOk7BaGxItKiSPlIDG1cTK1sine6Wl
gdnX03ptdkYTDF3++ge9k06p9UHcNXl7wYkHzX+KvzOFM10KrWs7I4ILv5GBe7vgrgjOLhZKbqvA
6pVGVMzgZvlNfLcU/rucM8RMK7/bt/uesFylcYdUqtvOXvmQUVk+QTYBgWYUgbxxSW3Q3xBAL/J4
57ko99XveBE30rGRh9TMa6PDfhaUKTbiy7htjO9ZDpetZfeOFbrgouXRkb+Op9pAauS6HslPYc7U
9sc02XlH9sIE5La7VRiKzLljMSU+lHull8VdH5sDpTT+W1gHbYn31h94yHHn3HobcbzGzJMuxdhY
znoCg8rZrjBnPecDHWo7WTRMzpQvkBdXKKui8xJlWzTyxazixFudI3NATu0+2WUEKMjz4rKHbwTu
JFO5Uu2wGsHlogPnkZ5lTYw3I4sGjnY8M9X75xzVnpz752evPsMmaIzNpvGyK/isOCMG3p7NIEBC
Nb482nh2m9SfrQ6h1igYYjcoYoVQx9DjoprqznvaaMKgeMLGYdzNhEB4pfqdnXsMMSrdiuLYbFBF
fxi9t48susNN6BODfxVPn6bfeqxxVFykyNxQaxVQKkiU/YbJqqqz0xIH4EQj0r+uV/+Ddf2FiJyg
QxfsKznqdiKjaJjl9vE624WcpEzoOOr5Jhq+rO03ZKJ/qviZtqURX4ggqanlM/oQcc8y4exDM11u
vzS1Fc7GVgoIABsP5NDm68FyGX/aO92u9TNEJ2RR+cVPzkp54U3YHrj9KpqXSm3pR1OKlRIRklxE
grwb+P0teseQk60SLJnmeBu4pUEeqbbKemXfcSoDL+QlHnur8vcPzTUC7y5EHQemgcREL1yCagVK
mSvFzWnaxy14gMQoEOyR/saE77SSYJoYNtmTWmK15ZDYpQVbwjQV+w+Hh540DobvZMW2au4Err2Z
9vh2GyivG3wnXiEPpbb8tWxoJOYfQuNiUaS+C3//wQIoHE97E09aerQd4nrG0lN1OwGo4lOa8882
QVAUBy+QPJtsKiG6TawM0mf5PAvdOpdUI315xG6u5OZ2NaN6ODSgbX7LI0KsMST/KSeGaWG+yFB/
bY5gc+BVLEn28kFvc9dvFmhqwDuggCH3FQXN7HSw/i71Sco4hlP1/bvQ0YOjB7mZy5o+ONWq/I/O
g5AhJ8pE3k8bQvj1yOsWTRYIXCy1ET7PJ67cFT+tsj+9BMXANtICw3oiS3/mVa8ulVRQieziWO/j
dEro1gWD+FQ0p/JJH1I59xjrWc6hSrnSSjwj6EbEOxSVysEttZMPMrR3PSItWL/+meE63Qb3CCOn
jsZSkyszqYFU1ougyF6ej5foolsp+UO81sqWS6vH/b2VPZFRDbFSZdl6gUYfJDpqkakST1bLae7p
e2voL2NZtDQgu1nE7nRraCuUGwUOC/yLdy35rFw0NV3h3h3QQc0hHprV4ky85qS5he8kziRIjcE6
JiglgswfQ9pw1xee2AglVffqFFGuESS01YWI0shUHKLxMVmuxm1iYVX8uhdc2tn6bYCX09Fxksnl
8f0IyYIxrP/xM4E4bciikQGIQZXWGCHlwrTfjE5eur+v4Dggp85XR6h89W2qfHRUTu3s7RZAz5A5
iRikSboDnDS/BbCcjNnIQc40Q8dI8XnPQSkonIsqa3lI1Vbi7b4FdGoHkrPt+6uEM8+ISVUuH8by
zAZCkbuGaMfg5gwXMZVHyQpVL2KsAwEr/Dle9Thh6vMAx344Dbgch24cFS+7xqtykW9QKAUAT/Bo
1NZLdbveHZmMS/Gk9eDienTSjPvxQHeTTJt6GG4U9kcvrXKO4QDk3RRkVf2Njcp/AwaN6JTnapeh
0VYW3Gq91jHE21TEiO8qwQX44YpphJqgVxDtJosLazdxM8mukNYD13iUrGFr5Mbe5B/fIblJpowG
GQYag5yITHReNYZexKi1jp1Au1VJ1Orl6FXtSNYbV6xAjFmPmsckvisVWoFZpUu228HWWY8BFf8R
90QkBo6fwgwSS5UGzUAL2Dy/d2g5V9n2rWTNvb2Vn5YFej24vuXYNgDXrNgb/SYpIJUFcg8fQ22W
SoEplol9yV12AQYUlzFlFtPR5ceCdFScGYSjaROzAouNgdTMwb1m7vjrKfIO0qB6al2FSvKuokPd
sG9zSegKPCzIPOiL8P98SlDcZTLO5l1DJiOPkWmAHxLHjeH5qd1JuQwpoUTfoHYcWiAbPYoZDh7v
wFgyZkw5ilG1Lv3FsrMsGJTPhdK6SmzQix6GJnICXniK7/OAi+UpPWQFV/9edmhyzmhzOFpLFHxo
FrUQK00XDGfdygjTMd9RPEB93ulXq1ugjJcJroDdo6qNweVfmP+V474LfEN9zL6i+tDGPoNVELx0
3gcUiVjziU2OxTbrUrjlIYuOhDwZm2c+TkNg3zGu9PFrHZ46EtlPXuzP5cgSpm8CkyHMIIrzNg4O
eVU7sy0M2gaqXOu3VvlJPEKBQY594kOhAXd0cguPrpvH2579ODKKUi7CdPM8AGQlqXY0dcTA/k6j
X+cN9lvy1kvTNRz50pgan/SISi51tEnt/NUl2khc06UoTlFBrM2ffg853fN4IVj08RIxiLnIiWlT
e/mgMHM8+LX/HnXr+rNBKCfYJwWBwne+0j0Y/rIAgRZDWePDRgcbihp48OlsqsE2pQ2AZZ2nskv+
twaPX8PVKyUjucNTcnLik2E5OhbnzF0vcJsYUuinZ/jOTmsft/bFDerGczbWcQQo9SKrrB3qonK5
cpcEu9sKIEpmIhkSNiEtuQt8PuN77vvsusdyeDBJDO7LyDd1lIINLqqGjFmsWLhK6kOrO/Sjazw+
E0SprQpvvZo3j+noUp67q1Xhz2j5sdXn/bIH0J3AZOTRtB6pjN41DIfNdmmKBO+fUOjYuLZfPhUB
qSRcELOoPuhCpvOVr4B8s2xtqUWcp80gpVpC0Q+P4F/gLFY06l2gs6QE2QwczkGNcjyRbjNBarEK
U4wt6ZD9G8yPUpuaBLPCJtfw5wQfpoUqt8UebGvYYiCX7uZCyvbwgu5A/yjQz4ldMnNWZYEbIMBv
iUae3PeWxI0RIkrt+O+Aab2HTzjikonTgaP6Nqzo2ry+W2GgRPolp3aaKoie10YVJbSSk+9xOpBv
3cOzp4bX55wnDeDu/aKnLObkAFWlOo96MLBc0MAl+Nr8TrXaPPpk9BkGZriB3Dk1kAW3SFrFKUS4
+Dx64iE1fNXHKy1kGUM1LFTIE9xhxNKesGXRfWaPLp4U8peB43o/PEVwi+8IGzVlxvHOWmRxx5OR
707BPTlSTMeJ+Taxszpyyr0Ru/rKHztdSRQUn3791f2jevvIrhmf6Am658pHMRpHnY4/egy11ze1
U3bm2uxwhPgdsKIZZBnVr6KDnTy7B+1WOrXWsLcLp0Xj/nHmxSQ3NxizCBYzPTlastG+Lwx2+hFl
L0d0ZI6DvmLHwB1k6fvWNhWpfs2PKplOmCx9oPK/WpOthRs4MCmqFIOcEOoCCxqp95wZY6/BpQ9t
ialQ8MiNfvpwHs2G13HeK5Tj6axT8ghjVjw7HcQcGCqYA+n8fLXP4NJBDoRwlNuwo6ygH5m5aH5y
p23Z3PtclJ1ZO86Jre8L35Hxq2UnDdyiEYjoX3s4nNm38YG3yMyyTRT9hiEe03HdADz5PvUKOTN2
sDOII5V7u/UyF4vfoHdd/a+3fY26KVAvm+1pi6WUOjvxlR7F7BYty/CLcs7pMM+LjIFImwOVLK5e
YEXRdvmAllNSKL3MNJMborLb8dYdqxGBWoaZOKsSFe22BbmjHzV9i0g9WBmmvFI7zkAqU9TMTJNW
ih0v9vY059wmhD4CmHzBRsJNrFxIIZoZ+LoXsjkNvp//oxNl28b6+3gMKMYBYxWtJALGixzlXEql
Uwi02HGWYtwQyEVkQO4P1eWIAaDwIsyUcEPtNNS08Pg1r0kCAHlV+lQH4yqzjHxu/eyylgOKHkzd
TFgwh2nkWBRcl5u3C48ZROxkfcnlFFVnvl6fzFktmQwL+9D6y7yduFsvv+KYeK4rzAZaMdn/B9Zc
X4gB88oTEm0bqEcQQXqaxdlL12r76ANTT2shy9oZDAOHXjrozikfzXMMXwWHTBraezidKc/aoeYc
lNMQLspGVkugBmz07LYW2/qzFEMhun8Ac2cApiGffDgVg+/9t1XS1UwKj259CFE+9Lf2qIaHjHqR
0b7Qzdx14IGf8SSsWAehTMsaOKPNp79pSVrrJ9DGulSXcC0f3OfQtdpDfgWDRAZIBkYa14YSviEn
oZCQWsyQ+C4+o+MA75JSBP5RmcDLxxou62JgT0OTc7T9vFw5+YPBAw6Me8n1v9JB60Fe1NrHMcri
YTCy/Bdz9Ym47g2Vwm29fd4Ar3Xgt3BW+5hrDr/Z3L7n18y0KkQ/MxMASlnZL7pqj+OuVHTE8GUV
YKz9VmJi17gkcSKOMH6gL+JW0OQXvjqzMjFc4g2hVzFgIkMyxWCkKsvslI/wFGFCGt4iKwFAIp9h
TLeeDhTrKbidV0COWcs2pYkLYzPYbZX+zT8NOSDZUTLQxi/JRhKaZUq1ys7+0PYnml1UE7U9hXx2
RjJklcGtQwlMa9lVLHdUsnLrOMciU6ZWyZlyvdxasXJ3zXHNRTKgw0JIBabSdQbzVJelFfNbPQEx
5oSNwe7NkT/YhNe16Q8Bi/52dXdmvIZXjWLtIc3zaM3qnPrAqAXmHrpoyPHayrm9HTg3qhWb5aYW
dlyaI1VbEBUrGkWReSYpCdUcc1HTrM5871+n8AhKgysnuLrOBnAaVKzHpwRzLYQupBR9FILMgRpa
XIzjulWsp3xQRqvOYh1OIYwHuQxvT/YBIc6AZnr6QYYMhLdV35VqSK4ffxZzoJulw3EJC7n6kbh2
0Gyl8ZrwmL1b/Q+b8X+Re6yU+zFy7gcfFhKa+z+9Kwl53+ZMEQsERvGzPgcc6LGCMOgTDyV8/LvZ
Q8MCo6u+WIb+dUnGqqWUzrs99hwYC8xtI7gIa6qBY1v5unDveS31WLUvm27B2sWrZn00wn66JCP3
27tgok3pYubC8BW9kpRHPf078cc6V+rXl99y/oKUa3r4wpvw+tMfYNSGp4Q/wbu54s3kpmbTh3YZ
5fF+ueffmeA+oX/3yzBcawlFGerpvvLz2OacLwxRA09j29NpcuOExKtNnDpOueiZF9Ws8tbwoZvS
TybaMP0KNbCK1+anbYM9uV4cWlWVkI8W7VADX1VJPLxALTo7dBIwTywg+2u8/TUx+TFnJdUPUuz+
Qp697Uy8QlT/cZaRdRIFqFcj/jd4DQy+pA2DCXQ7DWIN7ZR3AZPkDaDJVNSAjxEpNBSh4n3rLDeA
icSo8/k/YJg/cI1u+ABa5PSkN02j2BFIel8hka1c0B09jILDb/55RAJZJGCLaAchiq2BTXSSWOzq
NXmlp63aRBQ9je+xeNgAAXwiaOG74EkyT+Ku0R+9WUORO3W5q2d35lSl/x7yazxxZ5Dl9zg4CexE
t795/bhHb41i/WS6kkFfJzcP6u0pQOi3vEeC8kZSri0q352lZnyaPf3ho3iH+XT2vzZd67usbSA+
LQCVcMwHmXd1k3UrztsKHerR2BeobkhBscRx2FW2pgp4+J+r4ylxq1u+uEfPr84GwZQUqzjATXle
d6+vBrkhwWzlxMCn5Q/4sAwT9z7RxRoDsy15WXtwMa9NlsD7g+egiy+0YA37iw/Npta88oNdQXMw
RQim2WONy2JKqnuOavqgOzw4vuNDy/eOiDTwrHySazK//yExZRkwwoIApJgDkvUxIJqUFkBHAbL9
MbozRACASqcl67Naad0LL0iOxivb0s//9Vtg3MDGNkqNAulYOhmKfR3jMCKOyYagSejQYV9BrGI0
4U6E3v/eumSRfqr8oy6RUwntBi6q8sIfDQZwdKngcACbr8QLq5ZMnNyTj6ujXJ0gWArXNKH/ZqGw
hBgUNIbcIbExFxiiS/9HzVl0mrqVucGUc5SZQW+osF2XWFKaiehmWMeaMexNrGHQ/wSbYp3rW1Q3
HZkzzdTcqGF6qujQYnROejV5xIDqjcWljZI9G6DSEbCa+BV06wPxiMOk8zRgF3qTxeRM5GGVpTor
tD3nGiK1qwJU9EU7iJg6pslD0ZG5q2cseS4XRoWfgXm3MQxgSvWQFkfDrP/Vh4DoE8rjMTu/hZRe
zMMObGQCtjv0mH2R0DKQ6bT05r3EeFPb6pIrFailXjCg3/N5F8rELuGRV4XO1sbN11DNX8BWz5Bq
8cLJ8Idl8RkBSoIxeG8tuwTjM+S0gG5gkwuGz3lKZUcKXDqRiCv+ijSPfQ156JlEenAvOVf6RVr7
5qLeHtjIj2BE5s4GGB/Wpp4DKV1dQJvbCPa6jHyW6G0sEdDy8pQ+83U7soeXLk2bOYUWDma8E9ju
UD0wC1u3k2UzW94umh0kUvW8fgzU5RxspX165LeOJ4dYcyuOJLfy5jjg+aCzWA+TpejtOQC9NLLK
//AdaGsFP+xy1NzTl39xtSM3PxMjdojzGIQXlN+mWYlA5Bwj2WCwTx+jLON+x7Ves0RmQvLcLAkw
LXbbot0QxAzW7MG96rQuCoxynRUrFo5P7nmyZC/OiMhz59vxbj0S/wxcLVXEmW5JRFAE/EOm76Zo
3xHAoat/WJ9Sf6ZtADSmwK80dFD6zVR91bxqG4xLoqBoqqrBGI9K092TAPr/htnAs7NPjP4pO35r
Uw4wf1AXc6KSjls2ncpUZEcl0byZBD5M5x4h+1GT6UaRolNsY4vaPDv1bnlYvb4oyen06PvJCn/T
X4RhgC4ktIusJ4cVEPzHgJd95bO3Qa1oLxfvAbQvZczYzcZJXv15hd659yTbvjSIBn26QogMPkHG
1+A4f6IUP0ViKUI4U2fY+zP+0nyfAjp2eY6XmqkMieJeYmPaqhC7NjHFbOYnkNwaogmJSUEJFhB+
4NyGC8POLtb+fxQncZZQd6V8tM1notsBFqGAfnbNCY8bU1A6sujL4tEdgiI9v1GCz/+jypLWhJPc
HlqgCpRJmMWTsk36128vMi6pyBTUMpr40EeO+94zNzSCy/mAtWh4IQFdtNzKD/6XjRPKQTdZfv3A
UkoRF8ZmlsdBLfnXjnodYz5v2xPLd86FESSzT89cxQ9uKOxRP/1zlZUCiOsdXmZX7g6iiAhluYqN
LeskW3tibVTUoQIkaWpdzVg53tPjPrN5afeaUQT7CwlgJiHXbSpjswPNFLR5JxqDM3iHfHYLWoly
lgcLNf5bCxwkuxWa4n7Xmv/h+2VcR0mr2n/P73mF1YEH3DPLEDd3t+LyFch/l5P+aA4JFjcCNc7h
EGmaz5YtAN0tcMUCtY48n00DZOmRqrzixDyO7X0mbNgR9x9V4CnlnYV02BiSbApgOc0kq56aQaNh
EvI1oIcIgs7veMTsbjyVyxCwVzeiPd1o3KMDtJ5TSdnrNM5a1Bk3O5nXohKMzbN0Ds2Wtm8vCJ4K
JOTDBk8Lu9FuJaVayUS1/YkufViTaehFdMFRgD0096slTezAMEXORehweL9zwubld8KDxXPWUqhd
5JvhiUPlH4Qcg+abNonMfkn3gSQ4AdD7QfpB282OnrNR9ZDPOBbIiRdePGWgi94W4C3hc5b3xJjS
eB8SKF6NFq87yNv3y+rZu0iAdABnz1K9jbD3TaK3uSlbuoBPWR4Sb1+Db+/tBz301fnqcdKjwOPq
oaNT7ukKuIXEkuI65HFGpDkRC9Xgt7BGfWNKOkDaeupOjRQt8Fljfe3EIIqxhNeLIxjha7W/iSZm
F6iEimayup37r8OW/v91/vH7alVnSZU1QCtehVk+HS2p8PRd0w5S2NdeCcWhmrpIYqYHjrDIyJ0I
jISpznLjmdSG2FHdtM9Yu++JeTw6XnXST1H47sFQr+Io4nEUCgdoaXPu3rrZV+MDe8Dr27ZWau78
Y8Vd++4hjdmh1OCfSBmDFMv6GozY0anc9YirJQcU80IgphLDn7gPxp6m199qVS1mMYUMy3LrtoAs
IgvmfLoU9oq4o8lBoQqUkvJGPDmPoIDeU9X1xCNqwPB+jUHwtMjl2jeoQZCzFyfAGEmZqYQSVIb4
iuC/7ecUbHLVIymRgCwFndl7qY9lnorRrcg44fvab17Ivp90QRQsU5miPfCCX+bPnIabOxKriEOZ
mXrS4xZNV+eBqi4VMi5m0HWed6xQPhiC2+1reiUe8rpZh9//y1yGj0gwxGlI3/k8qSw5n+Daj/+y
+6NQo/IcwA+5WyLovuH4JzR0xu5n6ENuT50PszgHnGSI/7YpV1abyrE1XLDbA+xu8Y3jKxkfh5J2
1DDpkq+EMNlmvgB9MTOPs63HF8HvpL1KNIWe2X5EOftEMKy0+llUskkyeeU6UKMa5CRzmJ1GUC5t
N43xgi51gsWL/EgZOPKffWOs/qzmv/oxBjLNKAMZikZLR50uzUm7YNUpCEzpH323FfdUrfRNwkGY
rKCb+8TFMR/r+L/JN6CvDGPxpYkz29ympTwVO5R9cCga9IGvoI2YJhGJ1LDwo4ybKqU+kxsW7VvZ
1DIdpruLGkRVQBLuXwD3Jlht4Jul4oE9k1qApTrm0vM0OogYgAnkTVNdLBnOaJgifGgMgxn2l9WD
LXV9EYLAEbkcEPCIrIivkKX61Z08O64Fta6qYUhIx8ZLDcxq8xLyvQv6PvuX0wuEX8h+ndn7HnCU
LSvegbMh53Cl0WOUN0W5twGfTaeadfS8hKb1VDR4G+GFDvqxtXNuCNdCkShBaxkvXSCyef7vMZRE
/dWeqLCy6hGDAvw7is6KDtoz9H9wmmRWMn8M2QxO+9LVDt/leZEjzN8tGj74XsJI8VrUsRosm5dI
8LMq9NXtW6nBoWWCdcHP/pyBh4sQhNG8+28qu30MMi+B17f8WdBH0pMJhtLD9ZF8ghREMefmpDum
XHF7dWKax0majR/YySMeUXhtMJqW9ycsJpWMifKi78Olw7fmz7v7A545anCw8ovbZYqcXkySmnIh
po8oALNEMxPqEcc/tiAEcmt+JzYhVanIEbfQ2ltPNUhb9yhpRc2VmGcgXr1nUlyJxE0BDx3i0bUd
2lwEe6p8jU5r99Xrrn2pbjqlfEIMigL/Y8Mr9Zz7fVRu5yks6YvB1yuK0p3K5lhB+zYQAMBgOYDv
Jzt6HQTDRMswKulOMcIiv1vMZQIZZKYho8vow4UguEyj51K2jACuUYhc2mZJodR+eiu+Pr515Jt+
ofrY0xjfP0SPnRTvOTrVkaptmp1IUVV6M0BQk74OG5OINrYFjh9/SSJ3LS4VNw60CRPt25IBMvnI
U6NNFndvW7OwMmAxS+cdlGYUvK7RoBUTlDidPLZBBTvRwcyCJlMMmS8W9FP4rKvtutfy10QdK0ur
6xQobyrOyqbULKmwL0CSuaxSG/Yuu8pa11bUrk68bwJKa7wq4w+rEfHnOeOE+57gyMRjkfQnCu/W
eHdu4Lw4YR7RyoFnJewRmo6C+0E/SkUgVdl06i49xZk6HK7OGsJBxegnBgg8b0GHxfcjI49WisI6
WmIaCuuoRLMlBqW2kds5gs/HbdNIw6Ph5EQVLShhod2JbTivaijdSj9kdG3S3zGcotR9sIkLzCkm
/6EXXxDgyIkAWFrUAvGnrp5TzwM4eR66X7ZQSsMS0sAjEdKOw6+zj/O1FF4knUeT8uC4fRe/Ijiu
W/RPH1bykXBTTPezQ7YoVa+a8cYE2pzwA9LeRFMZcJFHhcleztWdcZathDpvoJR1l73G7+hXaBo4
oxYsneMgbgQw/d3S8p9nllNR2GrK4wR8Akwbpa1Per6yhjRi8Jx0XPel1zaVYbS5BiN6ErhwIAuf
6bZB/n+sPGkad4LKYpDiOJsdMRmdW8ypveGaI4BB5zFsNuZ4yKBY1iTk29qm8RpBGRgCPIuPm86s
mZc8L/ocLuy2uZZ56qOMzdrJ2sBB5RZnwQF+7Q4g0sdFjtWUD/K8uLrVtnQMTdM1pfrczZSRc9g/
JZ6IhCOEh/swUjxhaN+dqsyID23BvL6xETxt3jHv5zLrkWTLPdJbSTHc9xXo4VU9QcMUZj6Ve+ry
uMRWrBYXPTEpkjAZGa80s+5EU+zeOeptfuY/kEZipvUujtrBkf4OKgVdmWIHZlg2QhuIsxXZhwEh
mqr1LNqJnDUhlF2PV8Wd13kIXjocLVBRFHg6DIj9f69k0ip/Y3261kNu/JsJBZ53JQrAozqaFtpG
h+fj34D8l9F1J62C9hcGc3IqZtguJASxb1vzBbpy7fXEktSd2JeJVBfglLJXfmXGmkrY0K61QgKW
DNEkV4S9Kt4S9UcZoMKHjO0kOCm62yVnE7VJY7sTbClRdFLjV74AKCi3Xg4yd87/nBRno5cdSCdw
T9SNivsaHX/sOleiAm6a3Rt1BynEeSE+9pZ96kSj15iyLcNTGGFdOXzhZDPCAGy8NyLNKBUUMSxh
Ef7j1tHrGyyKqmuKIpDlSZ60yl3Q3gX8yhN7ZIhT9fKcPQsUpwXao59Ok+x6kFfV4gvrJo8yJowN
2mzyxaXg7D25bXAK1VuTfIBXmMti31dft/1/4Gm1/4frZXtIyk5ebGumAAdN2vQvvkEub5jChtVV
rea9PiLpjru8LZ0ukTzI6pHerCwm2kGNHWhcE+l76Y8vh0bU61rvbh/eP95fJQ545olshDkN3+bl
Geia4xJfFxaNvXp0fLukc5OF35+5R1E7/0ikPwTfj1dnov++FxZsY7xhyOavHb+NJzuzxXUVw+I7
83RuozrLZD4TAxZaZSXCVTnWCCIprdjdLsujxfPC5sDyYexoQagjmdmjYIwK4DyxOO5jjgSB3sjN
+mnD5EKFH6kAe1WYISV0D2T+Nev4NgygKkDAoL+iUvBAd/28nPzau/WhGf3vw8PahAG/rd6Ga/zu
3dkZj/tdZERqiEpZd6Au7PZbBXy+l6v+rKDGomCUDmiGbDKZt2mCd9NrkAM6ZC5oq7uts5E/fQKg
XFbyRy8UP34DpC6NaGNm+geawI/FSOtmZerpwL69f0r8AvGjyXD24pdjJUYwcEz/kGGniF3FmwiQ
EENsDniSRJMvBEil2QNnJKu8moibcdUM24s/tq4Rz8UFgjB93MFbCDasdth14MvQWNanDsmpmIwh
AETF1FFQ8Il6kGOdEB2fxJeUJG0kqq41VLI092gEl1mo4jVcxK7mDbxn4D+qlJZJlwuy3FyZUiXo
8KwfWHNAAaD2PHTPmKrTKQL4SAGXhotAqXmJfbyTxGbgw5bacY6BGQNzr0WZTEXCLwiP6lV1k5rA
AKG2nKpW3oTfmV2s5dcfo3TD46TlWYr6PewZM1sAv5wFPvA+Nq+VxebYY557HB8afqkA5tu69E5Q
MsHlJjfIYUMWFI27IsJdmOt1u9pojVJoUGQZrskA8+RLfGmdGg9eViBny/x+Sy1Xd+rR1xaz7bS/
5HrUFqhU53I4HXD2w9VkQYBa4RONoHq4TnXxgYj3Cev8+xgVzKVLDsks2CCS8RfMq1M2fP7sQJfq
oe6PiBs3+9K+i5JZspNGjQ4sJOCLqqbDvNF50b8t0B4HBk7AFa82v9R6gA8KIclbYOqU6F1PfGUI
GUD7oT9v/6Wm6MGeCqhkuvosULUGzs+fdta2f5ivpLWsLvH6gQzgeLekxN6aSyG72/5IqIgiDiZS
fSAHjrcpsgM7BZbVjK9VYxfOiyX2Dx/joFJi4gpBNYVJnYu+c755tAyaEaLdMaeZHdp5h+m2VNMA
FnJoFsKEEFf7D9ht8W1+SKIGOx+3ynllASQ3zZTAR1CyFnRMk4OjJLlV492sj4Q2H1obbuOTd3nv
55TJW54KWubhnFq5O8/stpO5ZP7LO60qjAiJ/AFVoDVhFcsFO4ejdaTNOCV/4/FLAFRUa9nrhmpl
XBQ9Ragv33eOTpSa6fKQ+6DYtdPbwsJu8mTEPGs/0j4+FSx4twD03tj3d2DMLKrjcvFKAmEPtQeA
ws1tlki3qnHHkf/SR3p8s5H4etTXN2WOJyGpYpSuSdpbiqGdHBZcBztZgfJ9i7pryUNSXXvU38eJ
QQkufSI5RgivnDyzOiPKwlXAYbvuHrnoDep6iKieUSfLscyxwtKGxNCYEQUSovssRlsoe43dRNiz
2xiMHO5tqzVQBp/IpRYeGOSWJdqN8quenOiX8IVANuWlsnSaJ+VQqz55ZI9TZnfmLTf8/27TPuNk
zMYC8HrBKxRWKnvlH8uz8/qEelcE6kOH8H0Ersw3a7IMsXAwaScI7ZZp8+5XMhRqdYFy8v5BShJz
dPEw3gu1izsqHgUEA0RvtX0dXCEMPlhFTdEuN09R3Q5GygGKmL/9QgHWX3Fm3hnIHmtT4x+wM2LT
1yNS6+uX8SPDA9Wx9Xj7ER9MgSpwmC+jJz9v2fAINZWLaH3BaQBhOGd5Aw0OvjyOP9hij1AjH2Oa
N2fFGZ1vmE5maljyYJx9TrIaMZmB2KMBRDsV9MRNrDCSAl3QbGwLb8Y4NSfT2Wg5eE9GelS932mh
Zr8/Rh0aUDbslUHerOPUt+6Tv13YC+brStx3xMovBHO0u7OMsCCRGAFfbXOx/+CiOV4eknvLzkHZ
fupdBNv/CNnpjPEjP1YgXOfnm21NZDVU6PdY0Fi8E0h3dMLGzyrFLj1zJCItH0M4VgU9fkma3Dxo
1zAnaYjMZxwK0Ky21TC9bPlj25d9JFT3L5p+ok2bZ3bk50F0gZ4spgUgtQKlyMdYG9azLC/QxDxR
g5HKCiLghx8JDIaJS2tFSZXScjQGnYsVNBbHv+ApSZGAN9nsKyVqS0H2QDlvkXzEmCnz8se5Ja4G
e4NC+CqS4N1MBMnfm5R8aFqTx4M7KAEw2Rx4QfbYdFL0iff5INzghg+1P6CSuBBAQ0QocDwZToo5
onT1zHyMplNlRVWLt++dYE+YvmS222Ai4TNfZjbz1jXlTK38CbxcGCSV/kTyrIE7ZZs8201BWBDt
j4YR8ah8F866radNY6PCZxBZZ3mmuTlqtc/tdWQa9McF5dEeBl7Ct/dBY0L3W8Py4pjAVX/+Wbs5
YtvFl4CyRktEgDys663fcFj5PAPLEXf5KQ36/8tvDNm+602a3GgdPdzGqpsJmBzOCiOSS+JEZ5gG
a7m4dufsA9Ee4cAQpt4OmBAa9ATAYgohLZ/J20YjcIlIymvFcbaqZdmMs/ey46aNkkrjfkbQKEku
JsbZsKVaNLu0GH1Ne13fUClxXId3vymDLNxPUFJWs2yTPaw/oQMe0BUB6b3tEdRxKUTXM/D3HhPa
6wY6bLQ4Q9gqJudmr04/2SAjKSwltYlJ33FP7WVH7HVO+oG7dR16isgSqfnuJvy4f+/Yms4t+Igt
bNMuTnrTQFL4TRr41ULWTV/U/q1MY5QP3v4GQ9uQ5FQYppZSEg3VauZtGzIoXAfgp80F1S64vJbD
YnLg7qX7jRBh+F5s73BeHRq3GuQiF/nMymDyr+74CpLPG+SbysNh7zxiWhjjFZtuLyIUNREWq7OJ
VQAvifiVmysKVbgprgh5kEAmkdZBHDs0wyhWdoFDTQoi5Nr5BZGEjQ1vUSF19ldxNwHvie6fucu5
dqj61AL57hFQ4ddb9QMxprjpwZfvgnQVG1jsHcQ38+XMLtcf8LBWTP1H+IhB+9eLGEUU3wB4ma6K
3JFd5DX7KoYvTPt7bR1hfl/SA0ZpxwP3M7rUnT2CSv48go5HrV8oUK2u75TX0qPEDYsc9xdeOXZ2
bREA5YyO8mwgEEIjviYMfTlNYDTw8CdTRokt9zPOn7s7Jf7eqUKlB7gNn83WmzU8/oWlJs1Ka4Wn
5/BfzAkUJQCWQ9zodlOnU+dLg9LSKt+yEZejuZ27bi1VRiXFmvKfcNtph/DxF1bHn0DLHBCRj2eA
yFYyWdZV8VNjL4V7qtLbIHGNdHHK5L/GTqBRIXLb3NQ/hz/rZkYrU4ZnRB7DX45OGYxK4i7DGlPC
cm9ZMP2bE3ZvK2PEeF5StijXoylt8NQfT43V9YXrWwOqGYEtAlDKs5NoL1u4BzKKYmTr/NTxeHFc
PWgzoz0mFb/1Ds1oERdy6q5GVQYkJH8DrPxviv1XdKTqp8O9bzRM4buuZW/hGyqLGvvcy32qUNe3
/F7y03qI2rCdcdEVh8rLx5W8ixBAf+PVH7azp/ivXGLPO9oSIT21CRaQ/SI4PylWTTQgHnpcUdzt
Tjf20fNST+XDQsRlN7qz0kINCfsxMGd/YzWLZ2jXOOmkwZX0R/gDQB8fS/WHfNVP1fgDKtB/UdiQ
JA6vuwb8X1797OSRRkcN4pyKNDiPREB7YWv7wKWMQgB0/r0oKjD+q6Rq/iTUWA6pl0jNvynt7htA
hvjrySRuEGV7Q9jxbTLRHpBoPDZO4KzFXHk2CdkuEnfbdKMBkQLJlglA60bgSs0Z9cs3Yi+F738g
7dWaokOYIa6/0Uw73mG3t/lQNugLuX539xXWtjrW9qK1E7nB9ESc6Dtc2epYQ16ZENu9juX3vZuh
jdfxDfEKC1jdEcLTZyhgCuSOpyZAgy7rBuQjUiUU8HgpCQDTKlN/cFqcOhwKQ4hwi5YJAnxEMjVa
zkDpLSy7Lv6U53YIX+AJSqm2NZR+DXWd1gbLhd6obGhUq8Rsm351InJyTeXAC/ctUiqcWWnLSYLv
Ecbk1o4dqGbIls4G8ONqoYn9YbxE9l/kRgNPv11Lx18SM7vfVR/93cqh6cHkcQhqGM6RZrz39r5c
ffgO96ch5eBPcjZdJIrtEdDUvxu/+tqQB1kU52i9Omp+Kbccshvl+Cnhq0sNCYDn1sqKSurdKzWH
rOVjbvntPv/7U+ze5jmM+uKa35HgfsSODKkLH43VMBtVG6AcJt1JCHM+9AdqKlkYoZ5vBHv1PUSM
IfkUOii2ooQv1c5VitcnuKYb+1RuIn6OWiCugHmt9jiYOpwl3bn5vgeg/5S+VeKmGELjYaJHkJcZ
0rTz/4a2MO6R1LLDempzEKpzalJdUKAN7CKDTM+HcJxKxKAFoC9Aq7QQryCjvaiLEpxOH5hgZ7VY
ZFEg56oMiWFT4HygASg2m4TRNQIqzQKM4JKmK1+EBjdIPYSwi4jbSylAZbIkYfKUw9R5oLlKpkzH
w5vpAW3tkS7AmJdaF9rzuO0mxsGokgctuaIlAABUNslncLB62lIl+ei/mwV6sph9boHG9oTawDhZ
Vmra5CLVWovMbn2FzvXdpvX/JLjy6fRUSvMwjXHbTihgkmlXlo+OdVEqJ4XhsaS54uyU+cNHqYI6
+OwAdSzvDEk434l7nG6QQ0rjYZO1SFtgHMBOgdr83a19v+xNKFqZwrSFd7gxLL71I6qt+E0Bo+MJ
SpDU7I/1H4WXtr5105szdCqcLfw+lKN7ZJ/gkdUuUOukUSdrt/fs3JyN+gopyQqQHNMhYh0sea/J
b4UvNAJUkCIuP3QPekgiOnIO4hbhRg+K7VSSwbtpZFc6twf7sbrao5R3um+++ubJQXZsc0rXYO8g
IlqjJhpR6rFoSfDF/OkwwTclu8wsiLTCByCX7RxH4pA6LbPkPvUrNPkKy7OiP8h5pw4BsV2Eh5HB
t2XuBZsxXlt/XFm1KbMN6/FA04MLKmVuZkKEmaGLe+Zf4oHoeL1GiRWa5Sqz+StKbmJx3tCkH6u3
bIWYU0v1g+mNRk/giD4D97nqIY8o/T3BI101P1OVPf2Ese6vfgQrZ2AYLvKZ6WVBecBH89BQkC6B
n/3fMUuiV9wcwxfqPmdfiBz3iiK9w98tUVs3760oBklCiHX2zGPNjgjE5r1i+agMOa6DZO0lQ4CR
SEBmirlQhj1xOrUptXCPPMhBbfwmJAqj0fnsmuKZvjaueELK3i9EfxI4TFkWA7tGNB70YqwBRjD/
/3lzdGBE3z7KcL2a24i7G2NugeU1csJxIlw5JCP2vHjJtym+xYpvjJ9Bmn4ZvagBGvademHvDpbB
3ptI06gukU1bk1BGtDUHQ8wPuDKUO1BF0pZknB+EY/rGx2Zl/48wHz3BoRDjbPMCBaMCL76M/Zsa
dadrJnBZYOp+PTKwk9mJMwKjLjspjLNC6B47LX+Wekp644QXXSJV6qVojMRZxqsqVnYYUIkMQJ98
VXBGZfgu8cvsFrkpi+TwnuMjbT/C3RqBIo91Qk49u5zl67GFNwT0dOACn3lfedp/J++92IM59FkJ
Lan07TR5SDJ166kBh2Bufb78NVWZn9l/KJOFxW4LjJ4b2XYlyCilKLQWxGxL+pb/guvxDywyWKAb
hsjh17QrUH6z42SYNtXxoObGqA+UmxXd3ZDlfwdlDsFTct29TgwS56SCLQp1ll1/nIa1ZC5IB1ZT
2+WCS/9HsTSLsAM5H85H+TEU2p3CMrHAX88wyHSXF1KXbUfFGX/vzq9pvCZ5c9KrRo64AtzdL/fO
AF94eYCR5K9W2UjqymKWRwlChTFDsKcImrf2H9uYjbf008kSyeQZxpUZcGwkU6o/xFdbtH7j9oz/
i2dQsleWDpzilPglkfcVhVkYx+o6SpV/q3OwXWZQueRM9+4NTumoYcHPS7ERR02FfI/4jM/ogxjx
3/DYAxRJpIQ4jCdHuLj8rjGw8tFy/r9O48wn1IApuqCcJML8zBY3+CKK418inp00cpylDE9Ct75G
6CQ/p259Z6hGH61N/NjHzT8Bw0cny1bsaqnlV2Yf07MnVK/b/WlN54T+3hDMC6f1wb84Pgpx6CDX
wierLWf0nhDplQTqsOhf0DfaAYURZ0uC4z7w9wZzlypxUvwWzRxJYUGRNUeTftYo2RkCO6vmJf+i
gPz8Tdx/LuEtfVgRZtkTZ3phUq2c4ejdGvyRjrTTpxCHIVFp13+zkvxnOQNzrMHdXGe7vXjoTxAN
/0H6cgDGcbgM3o8pq+BGa3G6ruQ+O4rK2yuPziY4IdQrFoAgm8xRAEVdJaLbeLKvj3xZj77P+lA1
F7qJOXhBJLc5of5ctUm8lLWq0Ok45wBLm+e54FzHtg+46Q8x/lU6wJLymEQdj3vBqEW3ZZz1Ghpo
ajMAeqh6i3Pp4bx5DyKRr+J2+0QOWL/KrfDClCX4x+c99gFWItzjeasmPImx8Pr997eTI2G7/6EE
PIC+OEvWDXtb6lOnRcA6+xRMy9q7r9if0HQrY16GhkAXrL5/uM3V470mD4VnhpV0kVdw1do0FzEp
Dq1bj51ZDNGyzWkC8wo6g2i2vYE8WKOQc6SILgYexiaMEiwmCzRrgEKrXU+xvOxiZd0qKeZqWqLg
IJpnRtrH2fcFrLUWHeDifr6XyiOWdt2rxtV7/JTSZmTNpFC921DWcE3mdqPSWbdEcYagKQ1xHwsI
txVHsv5DqlXh4nhdHd4/wfcy+I/iJ5oZc1qiX6hseR0gWrzUI3J8KfuS2S7rIQ2F5gewlPTPmDKM
pinMdTAH6jgCrdB7ImrlQOjNYBLOhOSgmWLx7CO+n4i7zjUpwxKkb4FbMp8Us8XgLCwOITXqTvUl
GK/mqgELEtWIMwSS5vVSaLS4Eep9x3QOAWCXqpZUAq+35Wv8sjMdidPn5s4cFISM/NWyJRoEOLrA
g2dWJbD1pRIfPPK1r1yaxx1+tuguCq54X+ESbBQxNp4Zw8SQwOs+8PLe45EqdPAHY1g58NdA5t8b
C5KEij+PYMw9BPjOwEoRh99cZm2xGGLDcwmy1Nl4J+9ucoL6Xm+BCwfW56Ncf/wHEubtDQffePeP
ryZL6L55xKpCJ0f5vzk+s0It5g9Ba0Zx/OEMsoni/XID5QfOjRDObbrDqhm7218opv/qYKsYfjaP
08zPs9LvPBoyVI4mH2ntNMZZ/vWz3OH9pk/i6dJvfOozNXc/ZN7wtrLI4Xh9ueCohvejeWVkuthz
MzowB0sa5vIzNWGtOZC88gqIKeY3SJJguFue+P7oOAVAXoj//lkvZfOFJZCwAAsmENf8/uAqyDkH
WLmABi8ly1TRqH+ql/hvNhq0HJzXmHNLHNk0k4XR8vVG7vEj4ldB5mz02gNCW/WYkQE4JE0bnBRZ
QlUKZPd9A1CYUSun/AleH5NLCm0akkm+AjEXAdB0bOEbB8kBdi5CJeNe9LJI+Zy7S1aOCWYBpSa6
ReigJwhfVdeloMQ3iDqE5XZgKeHVacNSzBhmOL21106NYVsPEMBpqeK4HAVayc14vnStT7wF/ROJ
cMGJ6FoCnS+EDMbRr8Bo2t9TUStI+gsUduMYFGZCcpx9rJrEr7M1TLUjoX46DZLA5AsPiKOLod5z
Cy7GhmZn9X7s8qf00rw6HCHZZ3iOy9Gcm7czt0apowMCl03fbaiUBBBNnhVWtZ+KdC/mLMsbAufT
L0Z5DFcZw4KqwTnjXi2+2ez8a6jYz9nDv3Lmjc5gNSCnLr6B6yzuwNyYfiksWmpy5KL/CZgSI3KW
NsNE1BJvNBYlK9PD+fjE7thyARUVulyr4VkyfJfb6kWH0UFLWJW85b8aDtXMFRpaaCuZrHPl0Yqj
fubSXyI3cgku/dE89/yzdN/zQ04kL+WKkDTH0Jd2wUc1FHzZUArSCAFKcFVKN6g369AKxX+NZYR/
YUdkVqx8p02fmvu7YEqyfbo1kiGNG3eeWhTPopicNXkPaLX/blGjEz2ZdzqeWWj+5FNAOwiF4CFL
W/m12tA11s6nDEC9CJ4Pcjfe5XDM6dS0FWgmpmhfR7S2jzTrfl9Ai0BGky9mc09qLqDsc9b7rmgs
stDTGgki+Em5vtFQr4585dwZ/9d3yULsJ22QP/HhtejF6PzNeU+WtkLm4Px3/Hhi0hA4lnd3pxpc
jDH8GMehSpc5aGrFazV9xQG+fXbeY70AJoe0zw6GWju7jqjF0tX2t8RdTDg0S8cXw1JMen1Vpfr5
e2Hc/JF1Dyoi6aeiVlfLLr6Sx9MBkxOgjbluZzhynXKHVA7mWbL5BdXQGQBnSTqwG8QCdgRDYf2G
wP9laUw/m1VvSaErcaz2U7B54Sk/yTrXb6mDRBGfpSevTFK8ud6XiCkoN4uqZ7ai6fz5dagkNijd
z7Z+Ds9jcr1ULlDayAN/LDGavbx1cZuRBVFEyzveWNQVO6xKnsEewy/3HhAdUyvza46Z6t6sVd5b
g5z9c9OIOckt6fuPSR5HfYCEARmPtCUeT+J3vOPgSz2czmCUXXn4u4b+RGyYluJYk76BMkNkaqwo
7nve4tq8IxxiqDGSSdV5bTaPzOpBp175sbhyhKI8qC9wfd9px4I2leUuKrCPb6t22kOCvq20hIP2
j75bt7N8qJ/jhy72j2Rsynek+9PCIh1JwM0zuTiDJUyp47ugWMAdHO1A8NqZJJlDY0naMgrU91HR
9YlprxjW67VvWF949yMDeL81GBQCXhbw6WOwVcSjAfS/oKTL9+tWqmDu52Qc/bc9ewn0p0lcb1Qv
V47n0hBRHK3q6EsWLRY9zEoXPLq29oIWRFdCe/onc2uIAnLOeNaGKbv6NEhj3sKJ8HwIdDm99rBZ
87a4JYMg1D6gW1YZ8+ILUcaSsMdb/Qt6i8wmjVMG/hk4adGO9B2ERUP9LepnO+OvJ3F9LwrbHXfv
d60KHUcv1OI2/IFaWWzBbKrtZhdQpHgxjYR7+rhCjH2QpxuOSV45tdL1dl3L2FhUXpKms2XcwKP7
ttygsIwZ41B+zRxAcLB09BJeJeGFFZOIAAUQ0z9Zsyl3FCBKf9y2v+a6wC6U6OBlmjNrxjQNhBjr
OYDio5N5WU1ImNOFBwqx9j8cqn6VH4Z1Qbh9AtJpG8Y9ZpZPZ7gTYuaP7IJOtQnx2c1vdjjMfvW6
Z48rezoimEP7fkiXMRHY3yzg8U2XeuOpDdiFrPHf+zvoSv46ZAMFf/JKLFYLPgFvpqiIvtTU+Xun
/tclG9ym1qvHchFdVKQRzpBfbZxFaJ2z/00M+xQjnuLWDxrG9a7+zobDKRDWQ8bgbFmJ5YCxi8fQ
iwn68YGVtcrQoL2y7T3Ffbwuc3V6nDZSf3P6D++a+rqGK3l+w+28rm3S8mNitc7Kv6hEEFfu36yg
C+GUBPEbga0e7V9xtnXBC43jHNM0/5kGASxYwxLY+0ygKvlnRhHeCpOS83t3Hn45WFhfnsgTdzGU
rGTnjXayzg2Cr9QkZfOmcvbxAYKFNncM94wBmD3hfHgP1pqi63+tnGLUiBUz5aXtHTHa/EdDg8UX
/bpsndWNcYrGTBI1eFJUwK+JmZ7UtvjMGYvc/jP37emsBtNA80jfFLiM6SOm8jA9FfZ0RqSMcaHm
12mBwxoJ50ylUcmxp3K6M1U9w81Oct5NpxdnFZc3F3ozB3wg2i7PVAzea8RLIziq9uhvhStgk4YX
dOT5K3x5prkoGc36ENbKB8zTqiL9TZtnKZE+B+3Drkq+KjSCh3Zh2kApoDTLPhujUo+14EPmQQGC
4M92KmUQeqeB11IaBaDYnJ/FLNDRNmipqwQNoKJcA7XoOHE2s/wkTjoDo7+H+P7C/NrdLAX/60vm
yNPaxB0piaQUI3w3LJLhchQ0g/54xGqNiruJ93uyXhAW9oyOnvto9TIzivQsET1nTXWaR+NQba6E
EhOp+Tx1xxqydceUI7T04KZR1UwcpJYDeXN5OnycCjNz/MBG3eLTivh7lsTy7P8LaSuISO7FIwEy
kmZcDqbEM7+prk02rz9aqVZ5/ZDIHrwQp1gWjbkh3D41XzvCUlBd2IXsalHHDVBYlEEZ7PrH+kfL
2rf+c2JK0glKRDhImJvAGiYU1b3bdsOI2vGdOV7CRvUn4HqbSRKgXT3Zb6OfwA9o+IeKmYlvPbps
v5VLFRiexSA417OLdvAveZgIJ4lK8yKiJvzURhxyriAwJpNQul/VUMlaY4wwu0jjpyeaZR3cumV+
W/y6ffeU3AtOXClp+vR5S6p9oen6TD3t62rJUBpQoMu6VaQL1dsXD8X+5/HWvtQHr8UiaRnXkmuM
KlxohXQVJYp5COI/TxtdcPJ2xRpDqhNbyghtNjjXIdszkvqfYhb9TAURoZpC9B7xZUV4qVO27dY9
e7CcPNxUUEQfITW/ThwCIQWEraL1FgJ5H3hh+hAN4XpbnUe0EHdkN92Nyjae1oWA5481V1Mj/zQ0
iPNRwLK07xB7DbK9UqYMtNfkIO9ebJL22rk+Oem/CG/0TA8WjHnLBaNZTFoxeHT+Z7bAvdfjwjiF
xAgpXiMQkfgX78lEq1NaNftFqv2zvBG2coN3uv3ztkeBXoDgBT37xYSRkmyv4IvDI12tnYLnAV6Y
PtLJl644JFgDKhmRqOTvd/fbWXlKl+jSDvm5wsP0Fe2m6NM1ZDYzWWHcHLxk5vmTyGVbA+WnijB/
xJ7lzJIeMj1KYXG9DrxtHe+hxnoZUs/XeXMCfp5E6oxlT/Ba8MtjEhALnl57rUfD+WJgsPBaodCj
pz9JutJG74BWfYamYlbzWhrtdmbBXNUnCQm2FFa3WP1ppiB7m72o+QGQj/DAFCaa39CFBf4jkUaj
k2dBuiNuFFcdgpSm6z6VrB0if5zCPGd0ni0cv3c34Ciy7wmbG4THXjcQQg9tm+DQjVRTqxro1ftp
sG7DHBZfMEzR/kFf2ZyQ6a91uj4JslxvRN2OylOnzIDyBifCLzTFxcFAZLtrnLHSTKf1WEqfsAHj
iTbTX91jEERFFuOgb57t9D5SNsaU7NXRVMYssL+/K1aUYfXiMN3se7v7anu08AjtJwpl5SmdKPJ1
Y7hsW6KiGlA1jzpzfa4hpbzRelXk6Zw8ZGDjH9lltK9Yyls5Yn2U2iJvpRIahqs5WYdHhd0xyKsu
XqXJfVmomQFioYE1vB+KOQkan9+oSIRHSdGxhsW7mXE6DN0ZB+QWTCkrsDBuwrqPtvlbISxAmrMP
DOZdjnk2UTinyf2YMQ/Crmz2VsgtAx8ZAGOhDetQVEwSl1oKxcEFzOG0hp93o4A4QYzRQYJOZNWP
NpKiERfGLYGLN3kxyvLbM4iHYsL4Xwz4hJ/PQhWykQg/yGRPrKjMnyW8xu50d7DwtqE/BDpLPv2v
IfUDcVHeENRJIPXhpfLlw8mDpH9wTKov/G44beO+7lpZJQa7Y3dMryyB6viXzwmwwGwV1bKPz2cT
M+4RJwksIdREr7hioz79o1izverG1/JHJhM8ya0iDakviNTSQdsCCsbhlnvESaV0pF3yoVfvW3HI
SXnJDzgBbyHBdtoq1mIV2rrnxLWA9zOysHxgc/4DRP+guaVPC5gS9CyeOY/hSvCb90pgd2LP+WdI
uibOmnnp+i+ot31No+buOOHfLAs08g6IhqQcnZgz6isAiF7A7LSaRsLgRu9LN4W31mlMHyxxVWnj
JCYdo0crJuODGwSizi0dbs9pQ0WuMlJACOAOIk5xJsiouWrczeh4rmOAv3xR3BnY+LV16ZV68qsn
hQG2hyhEWaDwgGSdN3A6lPmEOCgaJygQcbaa+v3n4vtKI/ijwgm5NLyTN66qyQgPvm6wbj6VcEOP
DXsUynTQb3DO5XrOPt9AA7wlGmnlyJqx4XWf7QnWa7TEbRStozUmBJpnMZ/jO2Y08GptxzE4LZVY
6zN2RWfjmmLasXrhJtk0Dm5h7NLcjK5ejcj265m51KIfLzZfy4FWVq9/2sqdFRFYNS9U8pE/BSS1
yxZeUz+EFQuCSHNqPPJ3/YxvUVFbfNizvu804TQfpzjDwwl9Pwq4nvgiGAUdvOcCXz3dIC7JZY+n
8SfrnXdGzjbPYYwI9+eM570els3rs5w99RG8SO/BGmrz/pDsMuV2aVC9MRsl4y3RRi7vm75rHoF8
TxU2hG1ovrEgGhdlCgv8qgGkMcgOp1cpDyXTSIm1CCVEfVPrYY21GFzjMMs6hUH8vDPhT51oANiJ
zxFj7C3MBgN/au1gGYT2+JCtqreXRFwvUxxP1QhWVvgGnUgCDRIftnU1eQZaszxAov9MjLTVdweQ
oHspHK0koIElszDbzFOmt6u3e0UHi8Z6yqBXiAIv17viXjSDbCQMIMfBmsW4qorY3AABD1Q+Y09g
EvjRQBE+Zolectz4dNgFbNO+3kioTOmgC46tImRy7SfhDjKnRW+6sqYdNCTxGkb5joXFfkTDUFg+
aMP2RYeQnv/9cNp6FTjD523w0xQ//nWfW5ZBUqCc/og/gqWLv9jWn8qm8XcLQ7LXoNYBN4WOLF0W
I8WrimROpX8ywZXLMz7lcsUz2WqKScbnxq3JmGQuINuimcwmvInj+0B0aS92Ly/RUp5ipaHsvhkr
MBbV81Tmba7ouzFaiu7eIEhe0euZ1MOhlW3HzHat0lKhsyqREjsbW1CuY1o95ue0mSSkh0lfE8cj
uf6/ONwE2p+lNVDR9IFwqVPslp8i+gM/aRATLISbcvarWx+SSrrAWaXSSyZZvCCLRqty9ws33cQ5
br1xIgm8dqJFE8Mebheqp/u/DaYHKrydlyINakTH57bHwUzRBNUHwSZAQt4ST8f2SwPgoKM+6TiY
ACPk1DTw8pmaHpKjH5okH8IgXlwAaNAmxZ4v7BXgEaEK70HBNK3gHLHXcMyd6pzwzEjeSKfUFWI7
Qg+Ugwr0hnJLY8DMNxFTK2PYchqHIMbqVaxZN47RPAdQQ1yX5GyjCh/4kvlXZkKaVZHU3zhO1IfN
624thHP3epFXxVuTSo8icSGN1HVBYb0QTDvrT5Bj/noNUb6M3RZr+a12bkMr05N2nhUA/1QlqXrj
HtpNdiW/QUwhpKgZctfE8/MjN0pMwTCg2lyYBsCrB3/2+73PNCyXw4a+TfQh/bpkLrg26YqmBKwf
mEEWOfaeXb7hEhhlYuLRIiaBDBp2sYOFeoS94Vr4upC2e49SddIiVGagJQqz26iKLt8uheFxyYzZ
VbAwRTEPU1YaJ/aWbj/45pj9nhQtJtJL0D703hhgKHT0MQAX0o08hPsxOfcltk6VfcrkUfZBI0TK
zBWuK2XJF0A9mHyEO5Ev74bri2z9WR4F4UBQC5pFh3nYees9d5uGH/2dwlZjkIaVppSntrER34Jx
GdG5Valdb6tTEVJH7R6xo92NCkQxvhOfCoPTGXZ+J8uBCqTiMH83FaH964rdqGZPu0doMKzp6YQ0
VkU/KGReYTwO4EYWCiJAxTBJP2vp9MS0m4fYcEStN06FmcoMlkEwoqYiOByA3mrTy6YLR1WAcMyP
jYvGvelUEZipvqs67h6BH5OoEZTb8YFASiGE7DgodC/BtkQ/nZ4fcsPtfSm1lbBSEU8702YdGjBf
soQqI8FQrhmZ7PqlHIM3FcZskUHrjSx+cca96W+ZvEqlxH28JFz0zh63Hx5hHnkdBwDqJDJJu+Kw
fd1UOJo4uHkr4K+mNaY/gNjhcbUtiLtt76gNdExTmxx+L3u87amiwMSSpjS51ZVEgMRRw3XlAH4A
LpIPxSByHDeYT4CnqDg9I6W6ABuoovAvZUyYhyoUr5KlO2BhAyL/uJHbpSo6sbs6PHEtssoorpAt
PUc711fiHNRoZ3fv9kE8oNfc/sjCtHrapTmn5ORE5VjJps+6rTVGTwkpnULiNgEBUdyA7A6CDArg
imijjQrj9DqVT8RBtFL3NagGIRqzhgoNfo6/zNUUeMmjTgSZaFHIkvTHdxNL8wjQI9a8RhLsqQiQ
jJi/+a5TkaHotywcelSjPp6GVzk+wMfliS2PLJgxzGnZd0A4g2YdOU80lZiwSQkF3TZJzQJKGYOe
YhsAYmBe4WieExjx7ee+qzvE+PymfqjB3xKPXRZzk1PuonK0JdIAOO63JwzhggucuuIQy4jD2vbG
mXpADf3x8vHWQq5XHlvMqk1dfdmV4W8HlE4nNM1DjCI1xTVgc0S5OZy56YBaSHGg834gRixYYzm1
1lmnD/LpUO7VLh369VYRaypULHkJwS3qaPGDZRs5AMO/8fj5zB38j1GGdPxmh8UVsDtWzA0TiB85
4yXTSMi5ffQiKZfeByoV/3Dg8/PWZ/rLbfc3dzefkr8zlY6b54HcaNFElR9ZoZxzEoJeg5sB1+ep
KFGM2phCz9qww12XcGXAoIDbZPlTqR62zl4wUfaTckYEyWhrD4kISiNeOTbbrGsTkiQKvERoBhFr
Mb2hENPe6w5CrYvwnAS/Bo/QuhbePDVOWdMpXqhywEW2ER/0bqKXTAf+V4qfeZqaBcd+cOAsu4p3
jMd2ZMRnpaShenqas5zB0CBUllXPPlkgMFTgcLugGW+AbK2uK5k5L12B+fhDpWgn8AiOjkpC+6yL
x+RmkWAOBDIapv/mmtAuzIbsMnOh3mdvuqGQNrXbDs+o1/LmOEd1KvXfnv3JcztxpmJHY4LmpFSq
Jqq9HxESPjxTd71BNqSY6AYlUz9UvEQJhKeXyq6TmrAit2G+qbRTbJeSahye0CVi+RZJvp36fcZF
8dDEXAQYVooOXsjcSJgMSdiWzMmXJxAW03nKf/sptOtZ7g8nzNzd2Y29AASiwKHdcajKVLz38OLN
/Qv51U0z8sQEILWJsu2Qzvz3B6u5FZV42c+qfjE2CPkoo18q9dlY1foDwX/fCi74OvByGlPh+rn+
vJ+tUp+MUuIlrDpxNR4lMQ0RFtV08DokP0kAW8d94aGIhLqULOsiXMuz9OKNKD9J8AqYfhb9Ewdc
9aVEV13dtT7MhY6UEWpWZKFoU0nfMZRpxNpOL1ZsY2v5+8aF89E3LG59D0NZG7ZWyoPq8/Gg1vcV
966vOC7w2tdQIveNScfQeK6gTOk45bIfV272ipSFIqtodR6jbtji9OZJgzthbC7AGQmpo1KY5Q/G
efJcpIpkyyDxWQYekeQssS3x/gbMqeg81yfYHicwhEELbKtkNTqootrxskhvBV76EGCmWlm80+B3
qwLTgCUvIBqMZirw+lYlk0a2VGAO3Gr8KdHiFQQs5z1sDAMPLTfI2CUshFZcho6c9fv9ugUP1UBW
2/waq/ZXJsi2bLuQARdSATP8M/imF2EwGRGAIODq20B5/++VX1NVcb/1OzZK/IyNr6wWjMWDk/FH
VvmM74FAGyDRR7FlrjknxpPJ+smgFaHaY+jTwa0kr9saxUp0R6Rp63R8gYg23lRk7Tkal/f5jyks
fPJ1vmFtLsLqpYZrdRTreXPxoFicRjNLhBs/P8UqPH9HjSKApFG0OlhW+6uOuFCXjIQGxb4lKEhA
0W4kMYOPUV5YFHuyBkzbirMkD1lctbygyyFhflSfRNfOZn50CTX/TRi3I36qM8zTyjVCgnUau7wL
/mHNEY//8cPjxebRJoWqe3Dg9eMut09PvrjzbMMcu2YJhtt9ZydqvFXnE1MzdNuyuQ/4wqjz4gGu
jx+wo5uT9MweAqXUszFGrThzPypDjn/tH77lL2S3H/ZuGUsh3N3PoCGvxH6b1XzynYywT76b0tYL
xyXwmEwYQp0ENhPVX6Set/H4rQ0aCqagicE3tD9k0DgzygjYSTBMz5u1VtqxGJkEy+Q/Ce5621eG
ljPV5IcN0yUOZPPxmaHtIRPngVjc/jKkwboEV2ClmQawz6hYgF7SNe9997Hx7X3PHeSyKBnTjJlc
rSLdDMgtlxHwptwwfrSmvLRuow2tZ3pUOvUTz2p5YPhwjPuRqf2Trh/UyysUdCsSnjl10Ng6h2fl
zaa5oY0aMRauWMUHtNAJYqXwLMf6qrEkJuVaL7G3CZoHH9TUcnC6DKnKnYry8NKs/9MsU5fdcXVO
C/mDgPMJUR/rLpM4WSmyK8mjD4IMXIJsSb2XPVthxbGaxntbIH1hgd0UE87OPxaRdJQVl8BuneXA
wcpLRIQ5s71pJJFmeCFDUpVFZyYdSEYa2rmgfFHKdBZTfckx5KWdiykNMHNiMGvvZ4gwbiIJ45oW
ymhTBtFV6NPtz7+XmqWLiYH/l/eQZNtyv5XyC5nQPXt8iZXS9p6pqvoAZ9Yi1Qd/ccOLtk1bifdu
zoSl0GLot8G9ttDMlCEU8IPtl39N35P4FfGQDWvl0a2bCatOSAyC2OI4mFncNPirifd+tn+Yzg/l
69UqpWrNNxBk2+w+QwhFyYv8kBiQ7JQGo/9zoxbiJLKhU5mB4mKVibygbuiHTs5S401VvEU011PI
CRatFkDR0BhvYOV2v5odhNcSWd9u4k87VvvLlqzlZYpbki4RVaXI3tQYonLbHYyO3bEBQ+stVSas
lO2ctgUcqmQnZGrzzf5PEYYx12Ja3dWjYu1PP7m99TLKKx1ZCuvqE7/kzAmUtr+EFQKXmqy2lbWa
sloXQxSN7PLNdvF+EW/WoCAa+3s9uiFdBat1HfjkfP273U0WgykHc8a/0TiMr+odTCFImB48a3HN
UFa0luIDKQ9QZJqoYf4AWEbAhVj6AGeJ0omfO9Gh9uZzgbRp3q2N0fr8ywf8CUBu7/neOyiMLx0V
qPOLCpowWgpvsE6XqPTTO2raLy55ODJerQIJlBV+vEQ/ZMeKprZFyk1GYPO9Hx+9HUcpWqd/0zOU
Ta/iaHD/WvpSCYCcwZ7dm8rb33zhd4OCHUZN0h0J1oWP8VNzE46Fk1BcisfQARTMVZEQQzjijykz
1nufYc2BQm9tM06SeT4KaL+rlY72T2iWdQU3NnokwPy5fSw2N+2G+u2XDOqfmRYlF4KTwbRt90l3
XLtOaRQvFSEStur1l2TcGP9bilACyYhhWTGbDi4/Iy6AI4Qs5HUO5f6fW6lkYExOr5+dYXDndgBD
7pmEWyjp0AwtSV3YddRG5uhscn4Vx9xRcCXPxQwQB6VHYeZ5jMh2iWrVWntk4Hu25sP3BIqYAql7
yta8ec4QUbvfcG0vK0SaOMGoevEnfGooN9elIf4p7nc+ccyiLDtvFAGRJ3xQn7FRK3TK9MN9gl89
8pB7rLGR+FjyPJylMQZS+ob3gy5H4PLIVdvQ8hBnJyD+R//HlT/eejCagNXd+nyWSWZ4CKaJvuth
KoEx7B9KXqgUjhYIE5WpHb5+cg23dqifpTMGC/eBMHIYNN7ePuEMb9PnopZ62rrTQdH5h041S8nr
q+udRvxntz1p6V+4PCjSoj8Pj6kAFc/SaJZXiuRCC3mTREdHh57N+Cd35hcSVMVltCip2GE6nGde
1bU1+UvOjMsyNPpNhiczbXgS4B5BBN+SeuoHgV01j6fn0jjN0a1Ozvq7m4bWlX5qIbvBZ3fH4j25
lVNDC98HlUWUtqvmncV+9tKpEm7xIWui/M652Oqh34kM227EnsNmCOWjyxgxwBxP/MdIhNW1rbWp
mL4NIefouvHG5IOf2MHFdL0s0/ZzEugA7dJoqUfM3Dazn+t8FrXGH3+KeZa9TyniHxvcA/MAwbLy
gAPo4B4+ygBXa2zGN/HzpFdKPFe8Ruqx65b+PuJXGT+HR1xskj5zNGH+xMbjMLJ7PBWdHe8i7noS
CvBOL5Ks3fo4sPklMrhQKDsOhaUuun/iEVVB4e/EMslE8VR/Id8L+jDUiD41YMMKCOispDm/GCPq
7bexURScsAwyb7ot9cJDT8svmvS56/8XeotIvRZLpgxXEdo+bC0cCdCoZEs/kcIMyVs/zWs3IMbO
KLbt31ff+2EKd2ZWDCHWPi1Od2Wm+PgvjhVzGEoKu0vpsggfiRCW8k0izQ5JvGiHNkgk/YNDISeA
rB6zG3GN/SA7YmDdz96cTCARUkNMX2sa8V3xpJUSTzLzTDfh/wUJcCO4EQGbOTgrHohkNI2X03d3
yu2uPPGQ6SJ9gOIFljfxMOkb1ntSF95jCLcgL8XeCebknWoefU8lJr8JfM7Q6YVg2fEGbwfzvzrt
YJpvbTSusHbqn/RVEgManpWO0NAsrE/csnCOCcnK/TDsx2aslakTldig3Yv/7XCdq4QgaTZteAUb
CfMggkb/ypRSiFl+VbzgdZ+yNM21bBQUDxmfxDWEbYmeCiLO458j5/1/MV6y5A5qEEmTQnQDWlI0
VIbhNIkNpVzPJhUwibLvdhLZp/gqnW+oK0RM1Uug/polh32rcfylHN3H1bh8LpW1qHC4uZZHUCi5
DWz3JdfGaeJUmhN73Y29DJz07qDjoyGnK1zdLLnHZNSJ7PYoFGp/1dEWFzGyidX63NBJHt+CLmtv
VssbXSlARBM3WLmvN2ctwXRTtbY84ySLEiGhHj72RqvrDT5UJQ9K3+klYJga1dDh3PpjhehWb1Yq
OqZ2fo1txxkP5V1ykxzCjBMx801sc9e5otVNP/DIj/4EzcceuF5m0tHJuY/4unhmeaXtrOHKFz7L
HeBtqBpL7mqVXDjMM/I91QXnkl9ggvSnslw2n+VCxPpwdVhffzHrMrB1RkfNwOPB46StUCfE3UEF
pl2vZyKVHC+otJ4xrFNsPGp/vyxDszaT8/1DGxyrFJMfVJh5Fj1ayxm+Xv/mHZgbkcV2UmZa8mGm
nkqzfn5SLNiTT1GncM7i260RWkHMxcpn20NFfgBa3MSn75xT4pt6vYPoWNUlst82ncB/2jVnepC9
09dLWLGd3mCu9CKuOrNWwrpURm1l/QpOASPdUteXzZt8DDypqwmMjbGBfcyzHAav2onRNJSRuF6n
dzyYHoV6gUKRmBoI13LfsnyU2ONX4rDkDvZY/zsRq8NRILlxpfljrxCKU6VAEiLCKFPEzLDc3N1f
YTFndPew/9AZpvbvgEBm1qmPm/QDYv42bKqot7zEFTfUyblM2Mqwse/r/3yKkTWyxBP48ncTRO7t
YnarcMc8xaa+YX+kVjFheUlArZlADwTtsEcIhVNfs6AY2ezb9x2HWD6UteAjcp+KORcVdsaAzbda
59bjiI1FiI2Ymn2P2DuLvBl1/xHubg6/4T1Q/cfcNXENgmXR0vVFnUsYUesBlTlbGxGr01V+GTpx
j0w6IFQ3Ompkb6UoaOcjO5imHUA5CnkvOfAiSNRkDHVtEGOZM5HFQiB+ioK2gnsUJJZaI7wEU1F2
zxgx0PGhLv5wSE/nQC811hdhuflWrL0aTgbQOgkOC8zDhTTl+Hhcz50KUriodZRqeD01H0W8+KHN
ns1HK59htiZcOXmULyGXtVPfXu537TUF5f2mbhTQl2JBvOsJDd/AmtGUOqHTaG5Vnwj0Z2v3lIlF
ARnNpiw70lbvObjzavtyiYUq7FH//aAnx47mCZoVoMWGpTZQX46joB6AOAq6bvVvpPswbmUzqmNp
C6S6SQnWHg9vJhWuJ+zA+vrUJ1Kd1qIRzL6mtXEnO406i7gDYQGLQjwI12ZDk6452p1RAZbFbgL3
k4X/3vfdaL/6XWSc0YgL4tig0TSkgAui17/o2BMMYejAWIpgX52j9CzXbpZ2fo1JLLcINyuJD/kO
lBAHjNw21nNcJ4m2Va9hTKYic50eGcR54qvOrTrPI5Jff+9PC6U4YfvOmuP6LECYbuW5ZJFCXtIU
xQp5whRIhgyW5xz9v1xAf4JzwcE2Cwfe9bF9CQkJOS/Ok9xsnWJEinZT2v2S+zZKlnQBOjJ+vSeM
hFzm4UrdaG44decxODgRYDjoOudJveBVPg0W6q37LLIng0ek2PJU5i/9nE25UkHx7NnOGKRC6sKy
PT22D3FX5ANd2yGPuf9HY4YBVtRt+wUP41P5+jaO/a8RmaQaox/P6zqRvACRnScLmy6+qyyLvHio
VoTNBMTi+C/zhyzP0aDsU82lKFV1qdl8B/JBQQlw/RYWF2XmYJBmQDxzQqgLc5Q6p3PUIPv7K8SL
7z/srPQBtXX4PJQWpWhjcj1IoMms8YuBMnWu28Y6qEfBuChn29tQ5jc5GlkBO/1oH+riImbdv4lq
GZqVIKjLH/D5TIrv3TWoKO9J/25hETIAJiuyWUn80WzbAL9Pj5aYt/cmu1QYf7V/OmNG5/XVUr3d
dQNmtBEm2SDBcPFIL/igOY3LTxqdiLRzgOeDLTv1vkekaUnW3SjO45/cyGmmicZlWzs+qAfxO7lY
ndBy6irH5ti9uxTs/27iYsti9inFxnNpRyBfTqfPtFejQyKtqIb4L/r8tBWvGKn7DOUIfmAEav/l
7YPUnQ1G1JjS0VFdDXRSZTc4C3/82SVnzlheAIFk4VKbIcYdD8C8eq+iVaQleW5KvaSw1HhiAEaG
jobdssgtkkk+CBO58TEgiprdiKPN4Z7vqeGnKYjzd3hsueQoEzT6FbPLwenke8PtfOvxgIWEjKpe
Kw3Nmy5K5seNIRqYVvmL3EDwSD+USZJUtSZp/AMoUL1AWz14MHx5ZYy7LahW4WgKHNz8CXn2zbYb
1+fGr9gu/3T9c0aUbkO+9CxVM24z88fgc1PwLpRxFaYlplV9bJe5m0S2SGI87bIYTsFfPDpIK71Z
9kh9dksAhfEreUjti5VBGq94zeI6KEMHP209rHg/aS1bOmDRlo5ApZsmQLZP5E+XQkzRfIHQ2pWp
eWjriUPlsVLQoxp0nIG6fjL4SXCENf/R3OhBefwE+spa3+GMuePEPXeBFyXzrJPBhvHuXhyQNjm2
eDQx7+2atJ3G0nYzIGuhdqvtJTGAKbaXnH5owhlWiydjRp4s2ejVaaToH3jPQSq1fBL5tMbQwL7Z
mD9MPeeHpzTG6QsTJvuJm4tYnqmN3t60INfwZWjr/cHb2pfeTcMTloSd6nMBST7xbmlVf882w4Jt
ArNdMQeJ6VAGI3A7mXm1afiPO0+cr8pYGJiUZP6/iDO2o5aOjTUzXWOcTCqm+KueSS4A/SeIC1RF
YOuVdHO856CJUTZVp9RLmfFy5O5Z7uVjNNBedvnbu9VDjyED0O3ckARbd7qWcwVgS5EUx/tE0c+/
HwCL+MC4xB6cDi3idU9hwfdktHfYmLh1pWyKtY333QGv9BF/gIJHx1tCF+yzFSEBdr29AMXQqNaR
H8CQiHZzmMDEMQs2clergSnLA2pij4Cc063UhPDQtIKyCErfFhePIMJTgMXcKOjrnFdHD4xlNN7u
ULb5CbldhgmC9oqghLlpch4MsQWGhMatMy2hj2wypwGcJkHQmSxusy5t9m6mL6+HVtzL11L/RKhy
pbMftjuDKDbPfgeR95ylj4b7DXJvctFs/FXvFedEFfFdDSOGVjI6d+OPCGP7chwW4fwglZyEU2sd
wDjfUHnnWZSQQRHO8IxSQTO8XYirPACfvkdpA+yAGbOqEkSYJ7ujGgDjstOr+l/wejQTUGDCYqid
Hs2R60piSthlOImux5lWh02pddjE6DybSIR0tthU5doThhfgpHxjPHwnYMCbTCc7aoil5tth/bV+
XXf3Yu8Wiv0jLQ3KB8tqiBs87Z/LTZn1QzSg04ivECHp/+HbtHZTzM9Z6nnysqtYaHC/B6KkPkD7
E6XLS0wPPo1MebVsYcZRkX1UO92DgiUlXq/mqpWzm71fEgmpDjC7Dq+zfG1kDcoPxtT4k7rx4Ltm
JkcrO+zKoxiq7bY1Yo7M3TFsyJnOMMPNvE/FRNtO7rJWSS449dFtJYrZRJiA1aSubm1BsXEyO4uc
kBTWgOmrKn9kKujEB0aGBmRRqm3y63sJRnrmQh42WJrYF2OFVD4z+ls6IPsLIiVI7PkklCmnTZJA
xBX1dta/NRXdoA9EyCiwEP4ldd0fq8hQReP7BGhoA8DDuZqa/Uj/QV3NPnRiinPP7uPpjzM/GDKE
lAguI/rI3EexYid1HAah5GuTYHftrtpw6V87oZTEVdLbA8TMv6uWRkkH81UylpL2fEIpK9s+liFC
KdbDEp/iRwT0lTdv/3UcchvjmbwB+i37jbZKuc8GnwwmXnfi/xwBRbzgcd3BnVA1ZpnZN1DU+1X2
Cob+vDdzYbtIK6uD0rWM6wLoXSLWx6r1uCG2QFvMr9cDpioaAEqwagvVroGf3HpUiRy1IVpIZBe6
k9rB5zp0l9VwpyeS9YpDQRO65fUCUs4/NKOdJBP9qA6kHUfCo8qoROjQibOv/IJCq7JPImSUtbYA
tu4AFjcwGXrWZOHpqXhqBdkgKjMp5YgDEdg69fzpaMP2aORWdr6sp1wb5qLYrFhHY34m5+viSNKS
6ZlIG/86/GsNR7UkGM9b4iFeHFH73vmxvLeYGxPsSq0Clxa7dkKiOJ2c75fxaH+tYj+wCowMpNBX
sfokDtETbehSltrCgXq61rE5qU1+V8tTsr51iidOTEaHhsIT6UojsSDEcd/yzoWSGYd2e6lBc45T
k5wAnXsZGxBJDrho7/w40Kd/1xuv3DtokNA6XAkJNyABGKZpDp1N6Yhx0w0hQiwE+e95Vp6BJ53g
exRwjo6lIZ+6FEx5/Y8qdi5VEGjVVNyzbX8pYrDpck2x8GXOuT0p7kp8beQ4X9mKW28pIaj+VGxN
9DXa7S6HEj3jRnl51/uPbZf+Rio0VUe61z4ODtT/Di8nD55H4eW8yoYohrtGQMu+ucb2llWc4kvt
IAYeaBUFImuVQ4mE82kt7d2AcDyKNMLA4Koc4PubPPRIi2JgC6b2uiW9SnX/bFQxesa+uGCSrQcU
DLKZl8qx4qMg6Jt8vwGYDr2DjNO7My7KGsjMsfcGueZTzMu7Mm/aXvt/U7iZd851iUnWFXNduzkm
/tJ9UtvmO4ui6niwE1tw9lh0EvIgmP1gmX2YDlEASGuqWWw8y8Nr5c05simNTrPwB5oHbHQ0p7Yc
DFFh2Tn5Eii9zVQbB0Cr9FbdR19iPuSs3/RihCibHoajhOCeUGcc9wD5rGTmor5pOmamGRI9UD8V
y8JHmLGqv57W9S+zq4lPDKSF28Al7iCCvu3SF6OruW5qHs6t3UA/7OMXPbpq4+12zJlJ8co0sgBF
5kpF5Q8wz987Rd3RexQnJz5PqFajmcnKkjY4/M7YaoTxP37QDHJEGO7WeHOjOSrUrAb2MviBOcDx
2JDWEfnCAhsM4h/YKYPKiP0OBZmRlvy+5MlYG33g2WnR13rSgkV5Sc25shfkXvcZQf2euTfQ5p2q
JVuZt7B4EH5q/LnicYOMIVbJsf7dLJVbqIf2E3sSqkvB4w4dslw6XuMx91S7AWAmcRMOG7dVU3wo
UTSUgDeaghl2MRem0YcQvpJjcJ4uCfOLV7Xt6mpKGkkhTCpRde9h+x7cMZazGK+FnovHSgvPx9jh
P3xP7i4+EH8xkui3E7cMKRO5bBapp4PekeEgkp8BmvamdRciyFgSZI7hRq242pGzgolOOyYVND/p
+R2KDG8x3QXdnUcXQ168An/dCoxYqFHaD+zX5kQOrTICQN4LPEGPmGHMPGva/YG2FDZpLX0PcshL
MfNYj/p5f0uKmGq0eToD10stI4UeqK8jpssBnJBy1XbbYsET/k4RJ3CeoooF9Pn1mbWRGbVziOiU
Lxd5TPvZWRaUhvqle3rroWJJrd64BzKDBHTgf7x2EL4PCfmDpoIG0eho7d5aKgSk1Dnx9h3kOmfH
USen4ktr28LgNOVZyGMnyMNUumm6qY0NDhHHk7bUY5RI4/8hcXfCTk7ueYkBU9+DK7u6DcXLC2va
e6pf7FlVfUlxfMhuWLoolDEWr/IbQqSrFYy2OfRg+H27BneEqWzArqsjQ4QfHo8iMOaaCUmHK7cs
cluTuPDeeXNW3+jT++AqZpWtn9L5dNFql5cbDcQJTzP0ibyT4/MvX2coVzq7xK3sej0Ks1hajHx5
tBNC5gZYh/FcI1EZoIHuiNzOWVEBMIB/3fupylfE97hwn/PaX1osIyLk50Qp2QVEuzSvkDw+DPGV
6qJXMTY3c0abxMcEeqwzqGkzdfxdR2OLA41SBcnYK7bEeDwAny9oF7958O3wkPkDqqL1n+9yMgUk
1LZe946cJq+wpdVCsMoVOw41cAKQIEUB75v/kR0/RWw43BKA8QzkENZPLxrcYQz/sXwe3IItS0Wn
h7L5P8J6xdAddDSWyEb7U4SmIagfJseLj3I2x7MiJMK7ChXpskuYGmIS9evOD7YKhaD8xfHRvu6/
vDBXs+QPu+GjfKg50SreKWMjZ9+fQ4U2BBZcxZYr6fKnxsS0loPsp6VdMkxa4jGOvbuIOjkm00D6
MterALbh/9GXMPX0qMfKwOyjwFuE2duOR+m0GUqbzK6CT8eJrFxVd/pVB6xwfixW0JS4RcF006vy
348NPU1KKlVy8WX4DNvF8OVr8JBSUfUgs9wAaNBAzGuiGcCKgMGyb4MtY26LEQV495Gn5v8xchKL
ARvOLcabm9PrW7VKC5rxHcvqoHhdXvVw3RcnP35sFbVckPb8fCSFxM8hnQQTdqX/sksc6doA+dNH
f65/SWj2p9zzfFNf5JI20Xlb3PDP6h7EpySXy5vQxH658y617k73mdqYFV8q+O2to+hXWrDdS15J
OwDjBnO+mKLsWM3mUlZw23BjmayHqtb/TeT436Npfm/f1fqn5rVC/GDSvgXQkj7hi+o+Gc2OHxQ3
wwJDVl2Zi5aNCsJ9mAbXogNa/NxLD5rQXiT40pxqA1xGK5wj+CIL12o1DM0zBp2iVFos4aeVe+83
DTrzUcrobcj2sCpUcPCI2F8gBWCbAc4MULTatTOZkm/KuasGIMZjHgvJEinP+XNLqF2yvFHpnvfI
5C8HsWZHZ96Qgl6v7dYlFE2fmnLwuoUq6jusQIXZc4dX75+cK6S2vgNNA2OVmYeyyf0IYWaATHAj
v5ES3EBIhAIZFEi2UAlkCAF7hUGwEBy3a99tmv9yp23ybBAMgbVQw7WjRcQ1m5SPYwqyL4jlMmsN
W2aq8d1NgoTqw9RUA9mFvY9V72ALhwhUQzK3xpE3bzK8BCyTWiiJBhU+U1HTa4JfXt8W4NSQFpHs
/rHRAiBF7U+f4487hgIDZZeTCknLrXVl86A94NU+eClu4aiD4OerqneYXB4FpkQHBu8ro11hSf1N
rUXjo1G3cE2J6I2sY2Wn52zBnglwNGgd68BiXTVPfLgev2OQzST3Z4RLqivs/QLA14i2BJidJAr9
59Ep947FJ+abAI7twQZoXJ2VRHlNUYNURa/LRiNRHKgR3hBumMLJEhxA/lGHSL46UwaHKkvHCO5/
/jKudbKGwQpqXkd1s1aE65Jkp7jiABdqbFAQRJEStVQgYYJl3JSnzixY2zLEXAar83kulDwkhkDQ
GRJSsbdULp0NqpD73PteMsncuRTTCurpyfjmk9Pdpq84H0k7gb0RVYuIcqBMLUqrfO0F9MivKAqX
0E3XJU8of/Ch7SZb0Rtblj4uPvYUxMslaU2gNKBfTWZ+GrZV4/xJCZToEewHPUNIfJ4fYL12ogE1
KdclV/gwQJLsMGlV7XAbm3CJgWRDrkX/inh3pOmHIcn4vzoxumMqIk2i953OfBkO5xp/MsnUIS8r
ik3aZ4je8sEQxGG/6FDw1Ny7sTuyQ6+tkLP9keih6ZLk8hMdlmDpkiSPfTxU5eJfBrhMIezUUxhj
886Y27pYK5IATG6o0VEd5anL0fsuAdqKufcT8vm97pBaoN+wZuSShpusfUbMmpmCO9R0gt/MD69i
in4drTV9mUfJps6Q0ufBDUrLzRf91JRFUE7srXdqdm18e7+g8zFnghGudMLLYqbv9KEdwHeLCxxd
ire4uatcRhs8oVSpf63WQPhipFGd7yFCJlG8E33H+BFTp7lQlr3eEqVOzFp6U1RJon8hwq496nJZ
XFrTDAIaRgYHs7kPlRXZs2e/uMnXXUzXvwJV32czwcnPe5YWgGcHgM1wca9QJFySPaPdmzyiwym2
hCVat3Ot/4C8l+0OwzgYPJVQI2fb8uHnQTRRbsy5iEILcS8dUJdh78MgA2vlBnO8fKzTjvDk6ne5
s0YwCo1u1QvlBNezc3RE4W8LfF2cwWrn9KogAjE0yxGGEm4uVvxqFwHFXTfgTfSlfviC+hOpyZqc
DE/x2/MxNpWtXXdE30j7Tqy1pSJvqY367BE5PHyjVQPPNvGxDowbJh3exxbVAMqMleiHQEJ0i7Ri
NHAyFN5ENsaWwugAfUPJqmQJinZFyuermmF5DxebDbz08Wq1rLCJnTNo35ijJpBV5N73JtPvRXu3
PNh7lgZPYJGUbeeqSNVHhcByw4ickcyFLRKgkYfEjFcwd+UPUzxGr7S3AxUaA1aVDYteVjOOimMi
RGvlXoTJEMYkzTB3FvxRPnwuv/lBadcUDqBYVVZ8rofiysMZrudKMS6a5SNhsPnRIMfZmVVsgf1A
FNXNFQSSYMPNW3o9V8bjVQaxJtz8BwdqEpPXQJy/fQE8shtezvJztiqZpCq+Y9D/rPfLy/va8RQ5
JrtqytmhyPOaBYkQYNCMhmRwUv4vrv+7eVOKu6cht8ckcz4u/SAVMQ9lwRW/1v517n+2MDaKJSJB
eWKuJKVMW/hVshlalVyH0iKM64j2J+aFZuMON60QileXM9t3K/BNjfI6ZRDAfUN45TTVJnxF6qBC
Moqc7TnshdpagUw5HuE6Pm6itct83NFZxourVk/hppoohoTje/hPlwtDCeCFZq9UxtwV0vjgRZqM
s3DIQ0q2GIAikzVdq800raUAxD7pE0x9xkFeidmSJJBy8K/n0mUuvZ7ulGd8kUXxaXIvlFODUvqb
zoW6pGXyE/48F2QahPLJFka0d9DlHYHYXGqz1SbeyadVPCfkAGYwiFMLCM3Tec10o7ir9hRkklb5
w1pUGbflfb6+rNk2YmCt+X2rHMDaDgf0IND6Ug5wSiid/+jwiWWQl9Vp9zDkslIgVZb6WxQpM1gV
dFLzLmKzaa4iGk5D9MEqtZdW2fh3s8KgZ+yz3/NeQws95jDXxj/XMrKcGWnmWvoFrAbu64Kpihfn
17JLyhK2zUoOCWrQfstHjbp50+J1r6LdAGxjoceXyJMNd/p4k1CCcgADx87Q5K1BA0r863H3iLYp
ZcPPE9K6YJvhCfxpQ3+qYRZ1IUqBAIwi7ZCBUaY4oux9tLJmEeVgY4du5ts4a6g0tHFEqdO8FdYV
4yF5dhZVlLokeCks59AVoUL97qq2g2GUaQ036jADwR3eTAoPQ9Qsdf+BKSRuR/Q4Y/jbk5cDUvQ1
3Zofq6rUIHu5osabNF7mypMiQ8XSz8b+FbFb5hdbNx6MpLgNFfy3aTyAiLRg1Z1RI4Rbb9iHVC6N
3z4II656ycWFBooOTTeSD44eXD+qM/Q/8bEHegj0+mSiHZvjOiFHnQcsNIWBwZeZmMrTWQzAoWko
jMODUfe09BqkSQUkyik8Dz72scY7wvaK6JT+Bg/jq2zJK+6bwTsNr4dZFd8JXv+w/qn3Su1QyWFo
i4HOcT4CKhekuN4nFgH3J3B7Vvdkncq0dmM8KRzmLspTPnluFg1dZKaxEw69+OcJbDOZXrGDJZ3c
nVkmB3gVZ018zP/74oLRdyS19GI/BxKl6cgYcU3i9pz+kPHHsoD9DzTpGp3gUaPiCx31averdNp6
n2us0SfMhjt2CLTunHbLl70CfHoH60g5khtOveWX+kdFJeYIn4nSF1D/HN/w7AUMEwsnF4ShSm/0
sx56MWDUwRA5UoGq4b9O+D2eriNVAviJYTSAF1JV3OwC3+bXcqcfDTZmuKLiVAuA9tjaqnyo9LNS
cJm09Mcaiz34p5nsy+qgMXOxDTri4tixFT7N1FnfKsHuEJAfmyWeYlJiVV6vZ964wEer93PWDU+B
xXjGZSx9gcy4T/ddfvJqO0/wBfzf6qobpk6tpNPJDyYAL/gA7VUGGRH81zN0tEgQY1v5NFtaF75y
EV2o6pyJD40QHjHu9yDqlyG9VOkmwYfiXpCIm7fo/cvgQIDIOYk2AKRVAXMGDmvo+xgvgqdz2GH/
lXb0C2XfnSe0qRq+hDqTQsGN+MkW7GLyJfsAGoYCcFg8sZB+epLTvFIli+rmU98aeLam5pRgB09A
A8/Fvhd3nnwerClwI811tVyLDKdJY/Z6R3o1Ma5mAoda1PA8veJXTI7wh4AM6tkqo09emTBbp+up
jxw+dmSACTwJBBakC3hePKAP+2I6AUoCZ35cdazBrfiETruHaqAMRlJLqpasaJ2HjRHmqCF/YbSu
rdBB92+gQO7UGVRJA0Vylv26PJXYaDWqxV7YfINjKRgHZlGgCq9ggQnYbsOQwnkpXUtlyRNieI1X
ePexAMWHH/DX/AfRIb6yd1q4bayJMdOjAy+uVO4lG3XZ1BGP31jU/Zm/mflczOQhllhn++B+myk3
K/tjUXZKF8ZyFDk5+ggneBduXO7vJG2JxSyyMFKmfAFuy5X7o6BRXavkpVGAYjP2j+tm6XvqPp8m
o4W1jJeoMH1x0SUKEg+HXBZIx1Qbp95/UR+Y6wzGuxEO1x9Z2pwIZ6o5oV0fdaNgIHNJoDF/jful
+ZcMTcxb9IQ0aBh2Ax+aS8+8xQBXmcQHTo8s3rR/TiltAzAGpvO+E94+Cak6iPCDhgaW2h6kdzvf
fzCBKLHigNwDwzYxrt7I0dQEiEbZ+1qW+BgC3sJIWM9mEw8k5n/gozOR/XJZ56hpfDtghwUuS1vJ
UWpR9imyULicMGOdmLXlQlA7EH+LKFHDKTTxhgLlMDdoqCKqeF2xvM72Rj0dG7ZEjmsuBxqEWpx0
CjQG50lii1AwVW2gLskAiL2WvnaNIsx2RzQn67+357NkYLiJe9lJvXpzGQqskUpgTqlGirZcMIXl
jbDcH9TKF/wkBOLFZdzgyfb8DrkGuEnrmJJQ7J4+bUdibciJD+DkVI1FYIsCVT5eyGjBhuINXhNf
etapP85x6XmpuzM/+JArGlA8UnuSRDtAMazg1van+1HkolsYqQymV2+r/O4rKAvgGQ/b/VZvpM2I
PidE4nhYv4LlIGF3ON2O0BoVzqWtEf/1/UOpzDGxqOFoZM7Q5lZAy3nzWTTxYxW6+ct6J1Hi7zmg
8+B6Zbn6/ZbwIIFuxEA+z56U8BvQGPJ3BLYPlJoyDaf05QxzTSFOCapmfNQcmAUO4ITey5PX6zRg
qRqAWPQtzpLlF3deEBPHFMg72hfcUQAqpcxeIT1rvDh01fhrPSY/khn4M7AmVwg3f9CmpLYNuUQ1
42/M1Z0BZZy8bMmhmm1MLVIlrlH4bCf5BxN8Oww98FpE8LjS6p3xQutx/rolmg0FkCadCRU6wkzU
H9AKHrX4I2CZ0ZIPJ6IeIbz+HYQjKtLDlEdne2tG/Wtrf8C8AaetmkhT+ophdsauXLaLWxg6YvyI
FuueNMlYO9CtVQ/KGXt3F6TY6a9moKK2MJLx90h4AbTkbjDM/rwY21GzHzO5a8KkhnAdHClFo1cZ
K6tW3ZcTm7FBHyb0T3yvJUHuRwdHRXIvKOMs9g23wGsdDMoNnk0Ag0dKSlSyep1C/akUKTftWTAU
dbjPQyaLN/lO6nonZ8wi14dOp822GYC4bYNp4DUxfHdacAX+0j7AGmAJJRaAi285m83O+ox0L/H0
ibu3IsK3vTwcHWMZCz7hF1Zk+sgiftN7bgay+GZHAgXrS8v6MRgOpaooRc9d6iBUL7HbhSbtwHOm
UUUgzEOh9xLuYL/oOmcBnguVa7g9ipSmfvwzyejvRU64/ADCVgIJ2Dj2ZqpDye3amjoxSoo8kkJJ
w8vMWGNxEYq3fRhwBWukdi4BAwNfYDv/shUMwM9EKZFM9GP+uH7cQNJv6W4iK6hGD3UOWB09QiF/
XL+VSA+vzKo4qiNxiSC31OAtoy61ujJa4jIR5CKMbG1neDAvXawC/WcrrpZ8DS17D8evEJ6YUWP1
ScKDxd2yrFgre2GqR7fNhG4+SZvKbmAxjZFoVQPfNNEN/jaOInzp3UnXVRMYjUaf8WR8y2w1k4dO
WbnJSeUbqX9B9pnhLM64IuIkQmS7x1OzLzKIHIE+2soWrc+Zug29GGONZEvUxI5X0y3VmcHwAXqr
OO6omIpVIE5FIDiHAAaacjoFtY+jhPg/ZlV4F65SrELYR/n3wwK8pQCcKkFAgdRo0IG3yaHyzTLR
LHesD00dd47ciLNZ+2CzO8QUrl56GqI4XkgBLCk6uy0cUgfGglUGD0fjXS1mY7iEOFVGKBrg8wuQ
ND73gT+Gb7OEHK4T7SrUYhqBr10J0c++RR/5P/rwLY+wwYHVVlKtc7QOJuJjsiN7TjnIkUnidfQj
At+EUa4M5RUiNjSmYqnA+FL/0OAJoeqB667ydYIE5Ho2KeTVUCehXEuL10w65hnqN8EqFKqPQ35l
JF2bFIyCToxTzj/mW4sFMXavWUQGevtln/n7RKSZsoTxFreoau4ywQ6KpnOt1Xg+HjbXNcZSaW2i
c+WQe4Q11o9GCBpb8POmaTuxyfEmPw/XzMXUKaPs0j7J/QaF6HzydOOiQUsGuet4lfigIsU+SIKu
di8o1YDXOXhFHLXylSUAYmBKeOcdxy7oBXyE5al3pXwpNRgGogUfO5zl4D7I/1zvxz9q8sJKwJR5
Jc5iKSE9TFgbTY8dZtWhhQvMHdEfPexBBuPMnum6fDQV8BPmNFINMjTcdxxi9pBXILqaBxzROW1S
Tyc2vRLMp+x5AmB3mf1OMjmK9XSAWtdHAwwx+dH75h/MgOtEaFpVmubiknvsZywOgiQlHIo/hCUN
PssFT1contGcy4BuBcwpW/Y1Wn6KRXb2uZvulA5YY9+urLvcHdoC1u8AE9xPMA+d3ghF53XYr7D5
mOzcrYcX90S7ZcziK/Ygs9+/1M7XbC1+eVEHWHHNLZSfHB8uDGQ9YA58vaN+y9uTMSZ1Y3qjzguV
r8FbYTOm/DRCwmHNn5f6acenO2Uyrm8GEb5hU6AR5jhMTuFMF9nA1enXHfVzSoOoRnvVaY24EXWp
RcGx6txQJOYofrruTi9wQZisJrU7V2uaIaQBO4p1vEUwaMbb0WxdUDKYOYXw8GnFV4JVdm2jAU1B
zteQVzLXeGlcPbp7L77BXYAEa8yCtFwFGJUMoZRCXUYOMxek4WYoyxnbNzhpxN9o+bG7y/DA/J3X
yuQ0Y8yO7n2VMgKcbR0bb0/RsjRSJ3JmDiA08f9NNfwivRDDhTQFQm8H+RexsKSsgBTp+98exruq
dxL2w5hkyXLRC87QbP7LsFQhJKPZpWS8rAKnsYF8/e8NoakLj3YLG8EZlf1Gfg146vMioulzgyMe
eUmdTTF2fGDd2sd/jxUdxCCc6jIU12OvewKsDx8He+/7TSLBW2sodBn/UJSDXxb9whzrX7qpvV/g
Hg4AkXdW/XZjovCo3p8eYqhH5omsJxylss3Br3KwcgmtU9iu+xmgcunn30sNfS9d38IZiK1niF1l
PipwRFVWb+lbnnDnHWDrip0hPnqI5TNSBe1ncezL5ocCzbZDhmy7iAIESY+bwDjXt9mQb7F60mvM
pusxPxbA6M1JzxkaJK+eICw0KByTe4wnJY/KW3hIDrSaqPwtWACFtw1Aj0WJwlEeU+IfivkD1pZM
TgmnHZp/UzzfG3UvlKV8aN0DDFWBkCcLtmmIZjm60BVpG2pQ1rBoZKmFFPCT7oEgZmwVD38frnKF
KfbLktwKALePgLhfNRX9XfnEKFB+Sc8mpUt6raSe0J8EuoISiq5MB0gYVLd4mxK+h7dpTFItLtW1
gCZ5YkqToDsegg2ePXBR7mVn7SJez44g6OzFaByJ8msMs3M5hzJSXLnRoEEa3bMZQXFRxYDA1Hhu
DLwRHbn9MZ0W2UReZD/ICei8cTb+EVDVJtwDuqweF4+pq69mXDMYJaOSQzGxKBQA9X3GKhY7Rf7N
e0tyrvicBQSbmS887ajp7RMoDEdQhLw4W3XTril2Tb9etkiTgJ560Y9XkF6BIMKsexwd3dYgUiHO
76BK61GU/2Gp6hNSws3dv91hIyOHRH0QkzbhwiazmzYgMMwxVi1AL155aq7EykNInSqc3uvOwlt9
PXHwYranAURJPeE+FjOE/sTFZ3uwIcAAmoTdIGl7XSqSmvbtvTpySyFYvd4/uRkn2JEawwTpEs86
IHjGraj0b2ogsrxBUcdnNuwfvNi2ZuOWIFyHGQ+MWHTOenyFouqkN56xoMR0zWeoxmm+Bcn0HUQB
rAixU8eg/5XNiT8TJwTS5Vf7G6kK6jRSLUlSL1R9j3UU+LwOYlNTSu56LzxJ14Ze8KgMvJuiyHtT
P2qUi7I+4RLIB2Cv+E5lB99SQnUwLnn/3A6UMvZRp1yCyqMqBU1oQanrc6uel+CFMxY3lQazqTzV
GhDZK89aw9p/Mlwas2s6+elWVk3CHhmRRgjSz6EHSVX+lO7mTZGBgJ9sNOYpaxL10DHCOZn2m6dE
+Ub0ywYnzdXrnt8NIx4ghj2ZvhTPKIzwSRhaqWLmZWVxfPTAHPcEwX5lQGx9flKor3ZNE8sdO8qK
Oy7QoeOhBqIPvKZ78ewz0I7Jv/AyKuaDufgc557n53GrWdMnXogbwc3kb0pEan/8aF2X8JYY/zb+
59lA8q14+4xrWJB0aqR0mcyfmbUlVU3Wd1qoRiT5Z6D3UnL2ra8tPYXEbiDPjMJuLFJH3hoepjtV
FRJZCCGusVmPx4EZ1Jxo8gjPadsU5Bh8pp7Ln31QyNQowET9064cm0rQkTMgLQ468ZtXPlonDvww
xw7RaEeVogv/OFTsBJ3XNyj8cM/zH6ESdek9aw39BXT78xJNVcPnQ7UNsprWo3uWgvihe/R4oXuT
cpdTTR3cUsD9CURvnaIWjJdkc6mco0SDoPCGKpb1jN4tp97IWoJmw32G+ezVR1bXXEtHXd9hQ1mP
vbvwokZQ6u9fnTKWBZXhnCw2OWkwL/fxSG8nSC8QDBA7KDAMvmes5h2EI5u4ssmrVGImUzzFi6dE
5eYPlzmxbiw4lW7W2QEzs2HJ9S0yfhsdd9+tuIPllWm2gEOqmQg9Bla+M9liKKLWz3NmqCvKGGkk
sv01Klf44+Q76CQqx5xPLVuMcAHCNyOWPWxY+sgNMAYH9x8UKJD4xBskrJ5mrF9Fqj71sHPL+jJL
jVoD6gS9jlojC36ZRtp1LZ7H4YpP0UahirylZ2SkmTp5OJ6+9N2I4V7OVgIz8blAuhgGLsn7n6ne
a7qPPzrLYXIXceOEfFUf7TWSJPO9yh6PBcIUcSPs2MzZJ2DkFbWaIoIgyShqDz39b2Ejxh9RG6cm
QwcmYflSYzEX8jbXZCZpFDuzG/JssImHDK2kC94iMXVwtG1gfTi1uSrnmX8ZEDIH0NkiDRHIfPDv
5SnKigaT/2+3uNk3Em1L2Lk/pVxNLW5TQMdkqryPNEXdqZzu4ESriJ98Ep6UI5OPUBjYDswF6FQg
Ao42H/2daUupFJB5JdCFD3P51wOGE5VdUI4zMjmtstdXKURCfBZDzXOt8L0EUzbYGuR0vnTUDkAL
2jfpAzgL3qe3/troJhw5OeTCOzRgZAtWDUjFA/NNoromyQkGOIOa3HSn0ct9NWC4BRq+2XfCSk28
7zBL5WuZzv96W/8IEj8Li4bj1LxaNh6MTN6pzAFT2T0D0HGqpscfKD8VlA+zyUpMomEPeu11sxSq
YEO9Xl6DiIeEdsYw5vkhQIUvQN2W1TWABhqJN7/+SJpZzrMPxacKVoGgo4Q/XK3VeZ7vYupHfivK
O7kYAL+ItIDVTfxA4AZY0v8btPK0h0RxOeKB+0zEqI609DfQCEEF/9/IBLZpYMzQsS6Sj6ZBBVW0
ua/Nn/nqRFvLdRt4IoLKjk7KFNd0MXjG6J225/7GqxBo+yDa3IjCl7Zny0+5rXvRhp+PP1aFQDJA
o/dLTdNPDR4AUwtlNfKounJ58hMpFIS48QCThe5RINZBDy7K22jIfMW7MipSTYE7FAKUve33k+w6
Ht5b3C+kNvOKLMK8X4wB8iU+rluKJGCYQwthBHRN1wvhuThaZ8BMGEJCfLMyslUj1K1heYNgdMlI
UQSvGQW5JW/S7j21s5DVpHELghEO6VhMfns2m5XcUa1EEVPvBnRQv96HItiKLfQVsO6u8NVBoDiI
rQILpdD5nNDuK90V4Pmz7OlMEMzxbVLSQb0FBOyoYOwhStz8cEI0ORMcBVUtW0zXSnMe0ZjCYmuJ
NkbrDbKIyhDac7JGDxw5LQ9xkvXWoIMO6KusDk7IzVmeuIpZX47cdDCAv/ef3HkjlR8dhR6SCIOP
+3EbJS5xS3e3MXI0rHYcc9eOnav+54QfeVcj61QMWnoE1W8wmT/6GZVd4BNqeRE3R4Hh++ZWaW52
eh30FbavAoSinCTk8Me1QGA8ftQYy90tJodDqafwWQilOE917G8/2fRBJ0D3MJlPwNEYFxvhTqys
tgRsyrYLp55YlU663IMmQ7oijVjHjIhymOTuZZf86EyjuXQ/hs+PHGNvZ16iI0pH2tnT25OPnAXH
tXCp+ts5fvVd6AMqC+Sfa8FI5tLL3IESSSfiLpRMPqP0AsOXyCru4K8IqhNQ71m4waA9nRY/ce25
l5ZD9uiYCRlSqBKsGJTGuTw5hfZ65/SSQ9gm1NH3u3xV1cVc0QS0qRJpvSbefTryArgK5CH3mG9c
RrVZP7Cz1T2K0ijZ6nQYFuUG7UK2C8ihgwusP5P40Mdtd4/CLhspTsgm30TKqH3xyy40Q86QaUQT
wnftRTvRq78mUrYr0kJJ+57MYLszMCGG8HlodvM/4L3pcYdLC4TxTSRo9jsppZbQx7u0gtwzYnqC
oDKpQBZuP1tsr7ldoora2K+JPIzDD0owOEvb0buO890St7oXIrfYleZ6OMeHK79kyV+dsynhlevw
KwHNpE9hAi39u0feFGaQQcapg9kVEiHI0qZQ5iiQMLqxaOtdbpnMh/Mkd3g0qMH0p1FJSM4SoFFH
FKWQec9+k4O6f+UXuIJhSpuPsaPmZGURPaK+q5LecVVZrtuPwrcdikjYdukNbK2dMfbQVBhwQFWI
oiPNB+hVJ0AbciY8Ysthi2bg6F9BibPYLFtqVbC+6mwZTgVphid8QF7G39bZoXFvER6VZIBDVDW2
uWtHhqxYnZaBmn6JTciAcxu6+j17+0uMiUH6IBR1gM1gtQs6a/RdP2hQU5ubtba9ZoHx+HmELQCs
84vT80fAc5BNgwVgGHEq/3igjY5t8hn3qgzjzKawRwaO52UfWRNE+tPoZl2BCiaFYGpcer6rhGLj
hWZx+YCulpSurKo0VVZKY6XSHRFjgtflbD5Xhf/vPxxDhzUKKl/WAH+BUjXX2K8U0ugCe/FRbYLM
S74PP1t3Vpe9TlGzUXd3AiXDUraTHpN6/f2Fxp1uwasgtVRXiOS8e7VuDtkAjQ4rnyW5ZF0AqTje
5nIJRSrCAnx2f97t0z6PtfrMtqjF93PzbXY0IplysYykp1Sqhe/urkU0g3BwOFrbxMErnR2CPQQY
TVdo3YMNBmNSVgNDBuQ4ydd2B1WCJGLZaM+7CaffFknx69xM/2dbPedqgvdTBgR3S8cbXq1cyH1Q
OnLC7hb7/b3tcYyZMMY5c9lBYG1okDTUGwofKpWLouMDtAXltFYMRYOtQfSWLpBrTKM++aXP7XLL
gM0ftH/X29+ejOjzgyidyasU1dGBTfKpQQOmGJS+C5yzzWRjywd0M5/Y7Q0BQ6vVitgDPUEhoCEH
UBB219koq8b+7xjhhwe/fVS6TbrFt2L78y04nmMQKBnqx4tyJBEtk4X3k2bukSGcCpAlb3d8C8rb
Xu2j5aP2mYdvA8CbhoaFf2M2cajRYddMUL8GZFtYhXgCdoD8g+g8UddlbBpH2x3EGb2dnbw74/nc
wfPJRg1Bh6wA94eeM9i4wKThCeWTvuNa7EbGk0KlfhU74IblMI2SI1jB/vOqD3nDZz5A1txrMPcv
ibejCnDzjyFGtZ7GeZqcVzwcTMj/1mTmnAoDTIQKY9fVG+YvDLl+wzFSDeCxG4T7CMQMp2JLlgDf
Ftj8y3E16yP0OS5/cj6rbqLCsbVFMqtl/vVJj7MYQnV2ggJkzIGrpVoJQ79pbak64gW7u829NFVQ
HTTeBddkVVAltdeR+UR1ouXGW4O3lOIS5srwI5GDxeeST8569ubgAUZoyis/HrGrDlYWfJD52yyq
S5Aablv2H1qIw6i6B5jESmyYnE8DeiizB0KD0R++IVSC7sIxrqsFUvmFZCNCprpuABCdF1sLdpcl
d1XetJgcfyNLqxWP0QOpSbt9ybVpAjgwCPIOkpyVqJBL5cDJeNPPiJWcscU/92YufXHdFTBWAqdM
FQO7nmlyaG+dp/ijiZhV4EEuevy9XtaehYqaR9w2xRE6y/8URa/x53jSxDbhO9xQsdLGlLnhMRn4
s3Lv+GqYiqKdAmO6l5/UbZkh+InLP0kIn4uS0vOpkBSpMeAGkjJQDq6fe0WR96NpJo0xqS6If0Zh
AGCVqd1zAiF2Qckh8jBss2JJAxPHxGBmqZ2xCzTHRELCVWDOuv75qVcbhsxttMG/wpN7Xv1+xIFH
Dbwpe7A3vj1oFK5VGKKIqNH0Kl2u5LZOnpYy1Rg2ig7DMpkm5TdHeuD0T4j9KTfSwmzq4Yx9rP2D
jdvf2LY+cI9eOm+I0hdqfOPRPN48VY8eQpx8JUKMjC1moPK/XT3/3GMNDCTAiCJLstVfJtOOMtmF
c4HxmNaEeTWNlY2GP/vf/pvhvlSl+nZVR1IbzVvAAfzyMMFpj7kML1nT40MAaX29uAdxDvMvIDUF
BTv34Lc4+NKSQRjkJZ8fcR1aFDU/02u0KJsKGLxJduedNMAU3li7U7I4OLhe2Htzo58fZrxWVEOq
dyj2eHyiGbXYHSZFPYRcUc2L4zswIKoDxaDxZOseryLR36X1SaMp8AO2EptbFvC30UaLe8RZpVft
kNje7FztQcZEqZJplyiwziqGY4P7maV8by74UoxI2tcuoTtq92AY+OWdPsrAP4U9/Md7cS/Vyz0g
m8wiXmfVtTYQGgFA63Ha/QFckNzOB5ndQvb0aI/28Cei5NwUzM46An3/gOJgCKp+gQEeccWoKSc5
DpoNBUMPGYJwwhsmsTtN68r4Hw79ZQlZnIed2z5J0ldtYObZHnY8R5Z0lAgSjmE+LhkR4XN3Ig2z
hyNG9IoHCrIrG8VMIMfXUhbZUZ+DJdtz+5wKZ+jRpoYEMABKLTF+FHfn5V+PLXyf2c9x3IU/VLkZ
DFeCif07FO3fns3Exnf3HSK9n90X5R0Jphib9+GXf1HWmmJgyPxMjfn4cUS0nyPg0ouOyWyh+6w7
ZX2cupfnxtuau6g6eWFCs0AM3Kt3RCzj7t/bF/iwmHkqXSslQY8PsXUHjhciEHQif3N47QqFIVMH
QUXkBSTChCI5SWrBXoCj32tq8f/sWa8hZ7mMJ0JOOZwHKfkNByTOJOr7BHY0+/SGhReOgRFWzghF
9xssK7cs0FL4tON3+r8nWg6rFkZGtMPZcDAR7bRxrAhf6O65rGvvqRPbq3Kado3A90wQXW9QJky8
1hQEEVL7cH1wFkiztpvVbHXHGnGfiQAtWRnnfe+kA2+VLty/UQYZ3iQOIR0YLdAyz63rHqqx3a44
4hd37AB2R78/2AEKuDgd3gJ1wNHl76pLu/dhwVcI7+2wx2pVN6wyPJ9quJ1xoSOyuph9GXgc53wx
njhE0NuNW1l4567CQD/kdIx2G3txT1DnUeKs9olas8g8+Lb/ZHEtwVwG+rl5q022OW153Y2km2mj
ANkRvi4QjtT3pOZy8sjXL7TJ6uAhZE7ZZJHT4s/r/ehf613VQG17ZMZVrIF7ttH+SxlKOcA3qh3V
uXJtLdCZEdGa/CbngquE19QZcYwIrxUlMFFOgEo9DK/wt/ooYMYxalFcxf9mzwDd2XcQTCC9Ditk
+sVXQw+4aM3SXROO9/TpBdNwvsGa/17HtMrWEaY9bYdedIAIbDDwo6CjP/1dPrp9vL0fV3PQEBhB
BPtMGFOi/LcHp3lhuERA3mwdi8IMaZo3owPh8hHmF4xPdLjW/jEH7/t0D4QvM27g76AsrpJpxVJX
AXO9aR3gXbM5gIPV8EBYh7spBZpddfAVCxZJPDvE2lyHNgEvPm2YaQw5e6UOH/BJprLYDIXAQ2NS
2YrtLyaE1PeN5Jb9vjCzFZAoFahiGy5wr02vsYPQ19HesjDUF0vIQwc/Qm+/4So6/AhEHWT0eJX6
mPAknpbGLu2DiaVR8QeLwgLBXPBPWHD9R6Qw7vkRHKFy+GCucPZbxp77EuspeAV7fnP7q0lX1Gg8
jYLIqqevyT7SGL1r798Y4/FLeLWl0G/i3LXhK+/9DffoUi/YCaePU6z9SYSYU5d7ngfCOoLIBZE+
NLWO4yGhfTVYjBCifH7i0OF2OlzfhDd6z5oIxQoSPzGaexDz8bKXaqKL6rMIobnmZmo0LuK2dsUY
IIJFQpiFmfdQW3lMLUgWuBHskGGibDX9qWS4UgXWv0I14yMqrap76561bYOnycwI+sxIUQlCbMm7
N0hUbFAGUaPNTqo2n0b+uv8YOKguI0x+lAJMYm0fevBXJdi/l5xKAdoA9+LK9hEGPvOUNTqiNace
2MCdHEeekdHlARSlR9eABwv5pJd5AKeM1xo7+bNKPcIxpD9r/SHiZNxr+7Izd8deEgwe8OI08FWY
FJVKqjWWQ9+Y+DnMgfLDSYpg1QEVKJpR0rJ7K1wsgaA3FdFs8aGjd+sNa3YA+aKd8DJ1GgwLqoc9
P+yKfjzkfSruDT2FXcb4aAyQPPwHko+Uij56miS8p+MCjZ1nP3U0VMyzRW1g3Z90FdTCs+BZwtMN
1GZjQqT6z0ppT2Cv9UCeMVnGZ5QUj5KDZOxIoKNGUzpyAgy6y6EX4Y19CI4B1CFselDQAFg4K6ie
xxKQZ3GI/6Cl8ASl+ZMXZfyTmDkVCvrrKLbMwjzG6/ZXjIOko+hZasQjmBFvEtVskYkgq7vH9pTT
3wAfbBFHkhaF2TNlRfNh7djpQGWoU6RYolJOklYEscMRYg7h7YRADY8UZ0Fv3CmbnPZBEa/xcH9w
lURACtBKW72G6cpAd95Kh/bwnRXuQvKv1499ZRqdyS04Bow4+lk6DcYwm/NrZ6mViWlHHv7XlqTi
eXKoYjnIQYRFO0ll5tNZta4CyCcVtEy+MXu43ZtnpswcfEkGX/+w1AWyc4Cut9S3+S1Awua86mit
klU4omOkIsUBLl+V2xYf0YtlaM0p2Qa9IXP+noN8+BuOa6/kYP6VAQhYLh7x/hR61xn6DQgSEGqA
xABuPHLseX/ni7aNMcL1UERtR7WBd1G+Gs5uS3zZAEy7c/a+X7anbwXcUQ5YEIW9/uovMl/dLjYE
iORt7C73UvSAD4tz3u0cFsa5FdTGDifXpTbKdnOQGvGxJyeTYTQYFsojAh5I1OSIqd0seEcnlME7
0//Xf5aoqLdJOrfqOz4NayONK+RWlUEIP2oQ7Juz/GTgYnbiVAhAKPylEHwUxIMXsxAevGlOqlDg
1goSHByfpCLzOAzK+PITCmFMCw961/ewGS4N8UeuBmOUlLetdLRPh26nMK+GRvKu13X5dX+N5Tsh
U/886iIb4eS9dQ1jYCE22Cv2/w4TfBrr0Pk6ZGrejxMFwGvYmE0kFCf6fDX5GYbiuW2bSeynkHHU
5LQpV9m9oXsrKlSZtPSq4sGhSZeVJ97c0YM3lxKj8ie/ycigoyh7+P+siNyD+zoGmTF9TGd9yPue
jbY6mPNTj+71+8MvK+bt6fr6w5TdXresl6SlXSE9gGtLSLm0USUTp7h3Knzq/VFo9NeeypyvGIio
UywcZXti+y4HRUQlepBOSxMy2wzrfoGGobfNtPjj2PmfQOYAV8q+D3kySnCoxboeCmxGv/TYaI4F
abA+kfTiaNtRAaEw0rE8wy9uU6FzZwQyjPRNvZfOCpYyTUTlHnnexVjSuCpkGjAg77kfn0vQ5VxA
5S9SvEszNmi+s+t8ICJhdYMnYtpY0aY+HQGwWruR11Ou2IlvuyidFeqlbY4Sunz+MnwvS4cAZ/L3
ve2VYQOqxki6+mCVw+qqN4ppyfxfG5UP9nophp1RyLJ9sJTfdr5Fkbl0wRjclxWlqIcqiaaQwnoP
gyyItb9jceQicxyi5ohEKL0TGPKG4a/cmZKUKBnVjNnUarVLnY29M9XzvNYKO/AE0ohSN9n4A4BF
ETmWcFo0k5kvWibKCEkrmP2gcp5B5mZm23NOEqKQF3xCVeaEPdYahkwg5dalysxh+p/tasWMXICc
YdXH71LE2vwaBBtlUyPic4ul6qAUKdVjWPUgmYfNkjWKf58Lvgr5P8zVlsFzHb9O0zJbm/62YL91
hUITSzuePF0hNf9Wv+nwThOeTFKJmmPGxe/+U/z0KWaQ/MpZWPONqZqyJ0gFkWgxuMkMm/13pTZ+
KeOaO8Ga0Zuek//hFIygW+V+QKF71otj3iRnqfsiyNWnxWH7XI7c1zwaCpHmn5kpQ30wYgnOUyYC
mUVjHoFMqDnPqz8MbDPDyzZMuyEDoQQoJfq2KvsxAoL16WjKL4WpzqHyR0ph9tOHA2B4K/dTiBlC
3wZPf7k/ihvygoRYQhKoXBAox/ec4x2EdnygYnGUZAnf6MovSXEWCEr7yjBeKv4ScP6VfoXDVRtZ
s005pese1pkAeYKPRqaOB7Bb7ckiHZCNFdPTcH0t2uf9HAgyzVJGWAL0dypwtmyaYqpe7Hp5Ah6L
LJnuvUGHJBnUVUT+C3DoLllKF+k2OLKpRtoG8knLEY7kOHM1+n+Wer49/k0k/XuHkzK8xgfd+vyF
JHNtQ/07+15tsElfgoxt7xZGzGXNgqiycgXamoRGuXYP5ra8urcEXLrIRO9OmZDKJHG2Yz01OfU4
9O4jVTe1Txy46ZDpIJJzSLMkglmLkg5oDuJeGGIG4lQ0vZrbhHA7t/+Fn5E3Pyg8mYlBR3kiKslA
BDVKAnV4jPmKD6SpQmtORaoLjTWelo0iVFa8a6D+u8jdqEFDzTV3bAs8z5uldpd4dHatDp8BfyIi
ZL8obWUkiuieZ3vr35cVCuaIvtpTeGVNmgv9eIc/q99nxG+plmUSmGJfzDru7y0K5iy69Zk65iWP
blSrLxZm6i5qXbd8g3dq9tLkde2lDEn27BD4n5nSXErkZXJJBi0NhBmM4aE1jz4F+mpiYd7bjMS8
yRaZ4jXaAyXLoURUiIhGwSu6DhTOkXuxxw14+C5VDiZbM77bRslxlsAERmx34a77zMjp0yJRq9xR
7c8gIPbaYfjbQIDcCDxGB7Qo3Jm9dMzCRdjn17XoxLvRfw8IuXoa3q+sSEeoasFiq3LejwHxxDai
c45FNTKU1pZuyiUZYCBytEEUzgT/WGCpIAsjR7m9kXHkbKNjckRi7tsEN+yWnMjGDNL+jxnakpjJ
4q+JbcrvnEGZHiGkEtrg1N82G9XlXPWHf8dLjpaXVj4CYI8DQQR0xaEnZUbsRROIequkEP2O0xqm
cutU0IrOsSoc7EpM3KeVkBi5swwMlfwY7hwLACB/vwtJ+MRMcwSzm7bFydoqPgZWoVPqgvYoANdM
G6KeaPB8bzzB8eaa2S6t6NLLoQzDSrXtFC7ulkV/x4JB39NklL0tMLLRnYGWZMibc8D/TdlLT6/1
AXqWxfrfar496qfJhbuazMxexGG9iJtKHSX1Ss8zEpeyUMjx0wPdyYh3IugH6voQKPFJhx6F1Azn
0eBAOkX2spKNkNJEejCw2eV5QeHSWnkPdeaOBAfVIO8InUmFSZcmLv9ZFZj0vFwX1ZzMb1+dh8gl
F5U/RaFrWMj1lhs//milt34NfaSztgAn9g4/Oc1f1LDOEptMMJcqvFDwCk/lIFg4WlT/xwR8LWe4
rw3jlo5qhO3JadGOvZuCU8sn7Y9z4qF9Oku3BEF1u/LA16yABn4u6Y9cfYlUhsC3NlPPWpLxF58f
jFuMJ/Wb3zZmKZohRATlh7TD9WHrX1wxVc7Cbj7uOW87+pRjPo8aND3C5DZ9ymBTk5h3iNi8OY8M
jVVDyaaYT0DK+wyswo6qGdu35l0IAUZs0hBdeHPpsq+JHKmLn9ChE9iAz7Y66bOcOVFClbF5L8wW
q0qi0Rl2vNYpXQY6LLARFJFNBs12G3j6iOy6Bs5VPEyy7BEnyzIiFmIO6FBMWvg45L3GvwCa6MvV
pPfUOLxAfuCs9bn0L6iaqDlObXUO0S/LAYD5DYglLSfEwcf1jsFXqYYa9kPKYJPYjXDyktqIsVP4
x8/DjAGtkK4o/MVG5KzybyuCs1mCuaRs10uGHcxoObketblETGjFNmy+U1CFFz9yTsRyDirCkAWs
8bXiZ7y5/abArXBlK5KKPX0s5qK177ukUOSWOFKP1j/R7iQ+WauJTBG6K1WZCoMDYYG4XOoVATnG
9lwsShZKx7i8Eat3C6tlkErIakH9UPUx3WWY9ePgckh/WopuEODp7y1chJLf6YET+8RD/5jC7vEE
sVwYwOO34vLI/N64PVXE4RutgLnJYfEn5jX7UzQf1pqWCeoNcDnaBSesepzE6R9PqWSManPCaXcU
vc8me8hs67pbqEBDvtTJEvLpPzJizxVRcNUitHqXwPC7ZrsNPnFvVf+Il3/fX7w/+Wwb5Xjw37gO
vahU90yQXeFRElItiCeC3nVwdiA0zZ/ZgFoYj1JXjS46uuzeF0hVmTodfhebeN+l/acQDSnZ4Ocq
jFalSwz1Ydq4C0YHU70gcC7JXb0UjTfCIbb7/7gu42qULJ3id94PxN2vxJ+29Ko6r2nhQEwK9zAV
MVwX1psu5YAyy7Iy5AkrkdlhUsOk1+8CY0/JnIvxsyDLSkzIv3ORLp1IZ3lO1pmbQsbYRjVEgzW7
G9jXEJpt6ZnQWh2kW6wm7brGKENt5j+5vURK8q3WdnKEiJYm4me1Wlf7qXA/GpW7LobLtfthQzrS
czFvCyqMXpK8gRnKQx79OAyVFHDO571NnrjGzBRK20lxgrwO8BCfy2t7aWqSmLI2kTjBWBGKjZB/
/r2Xai/N1izP52si7dw0OWFLwCB6yTkw40AUJBSckK9C9xnqq0h5VZYK/xU5KXUBMJnEXqYwm1UX
1Iki9L8RzHTr+h98pHqa4uaI9e3Bu9sBGGgv7dKwoFvzS+1mV4Jz497izilx0Dcs6/n2E1DPsk34
WfNeZ6epDX8d0fR22a/2eWBgeMJsQL+oKFwRUnHG2RAYJ9kxNm9+jU57aymLRMaudgyZZyrxb9+5
2kr61JD1jR5a1nJPni4758bLV4ldVRqoLk1B4oTIwXkrWMvuGX7m+NVkn90WT8E65xuLBVaZCWSm
5mXV7aEnIdnHq3wlRw7BMucxit1yPLwHrtfPDN9RQpxMt4B6JQ+7M14bsEydRH3/BvTolXsa4IPL
zPU1R+ZeD1bbR0/npsed05BaMUWwMHGaTBZTQc6V3IS7OMZYx+SphO94AJqd9aI5cgEChWetzo6l
+yMj7rz3BT/bkaqfJp7PzLPUSMrgKuDojUsLY+7SvTluWwLreZwXoqfokhE8M15iiyZAP6DQGCu6
11fxqMxYbQcy6uNmLZxhACVGbbLIwm/Jfq1hl3UuEmbLPjPvavR3BD3ged7P5s+YadxAWHh9xJa/
Xd7rL1zcX8/mD2mydsQvj8a8zuQ6sPdp1x1+ywDktF+eluN0mf1OJz5R27C7KcZDjsObdDVLjmy0
l7px/lPDKswIA1vLxMkQ/WW4z+CxvRrJKbWOnyTH8xNMYte7r1VJUpvA+QZ1Hg1Zre9JgbNGU1I5
Ff/NWLKqNbih3KbpBmHVHks41TJ26co08MrLyQKd+ooBCossHMxqz5ci0jbgp2NTH2FMjxdR7k6g
JhdYy7YnqhBxFbkshqZa2w3cOcMifXemzy6TUBWX0qDEAPcIoipPNO8X5+75Vxw7/VlI3Tw3Sy95
JqBSJGtJiUHycYhJiiafU+zZA8QT+x75VRjr7ub04CYF1IihcR9p+NgAOKoe2K1eoHmmZYEfSEFo
o6LB5qyv1tprM1IWKJIPRInzTEzCkvudzo4/xDHorBGjrcknSMaJt0WoQmxCwWI5fkrQ3V1EdG2q
O8og619UEqjSyXdt4KA6CV9F5YHQhKjqrL2z/6q0z8UYcMlnXbsRG+vIIkaf2hP7wdLt2PSLzpMe
EckvMDp5cKQduPvMWpQFV25LFNzjlmk6tZVz2aNWo7qt12qplXHWXhXsNfVRxAgwkoJQsHgzx1Sc
huC+U6C5vhrB453dB9NOgsQFZ2EHMHM2T4j0KKWgsxuR1sqbdQuo76iybLKfc/lfqnG1RCMlTpOe
WH0iV6EAe9HLvOaf/pkI+/m7ZGmT+o7B7Zvxxu4ZjjyVN6Xc6NCnMbdTU7DpOZJ4ostJa0hTwu5+
d3DfYo7A7UdlT/MDa80OYQzkqgAD/XK9r29o+5nrILGKg/5NoT1wIiGwNbRC9gAxU7FVpmR9GjgG
DSgFDQU4FSqwmJL278o3Z9RQr4wpw+LW75awsjTMPAEu7sXsLusQ80QDQrWPMn0xGbMYwl6lNEUN
YW8pokgOfQLVr+cjuhCIjTJ9D+Z/gtskZDXRXt9wjU3DxVUt+gtJGpk8DTP13mFFCxw2jNf/dT4k
v8LLay54jQeUn9Us2TXwvyxTpxygWA/8oVysI5D3DTiWFW8NEgrDIg9GBDC8Xgt1oxZKVR2KUruA
FzspWfi4nfbL5x36Ym7xlN9uCT2FUTPzuj9+KPfRvRr9qGSOFyOhD+kDKBsNmAqxGoAl+j1aRzui
vLAUm3A0LXdlTMj+WaBJa9cjEAH3/dMNpg56JjY5yHOkDWaU7v5KaSJzDiAyPco58GcRYTfPLuOC
/x+WXUXYOZBF4q9tRdpAdQIjoVq952X0p6lHDbqsPLR0k0sGdNRfD+LH890TaLMbJVUekMDKzxhD
yXGmErKUPs5Td50wzR+kE3tkwqneydgbGrx/SxKnfPvZ2kotVYty0gbZKNyyWVLo6o4zKmeE6IRk
aWgu2dXPq12sDsr3tL/97iiIUjZaanbcAyMLwKteH1IYve3GxU5pMWCfkjkQBUuMg+lLdP9i4I7k
gfQMtBafiLCr6oYGoOGIw6GkYP8AU3bsSl0Idp36MLEXO+vx8ymMSjhw3YV/JWKkhy2QzNOBlz25
+2u6FmZtVQqa9oB4iohS/Swv8nfTCvjKY9eCh4HJzN6hvDK+lwlcYUPQLN9Gdj+JUueJeA5Y6Mhd
prm+KcKPd6+m50cfPdneHn61Rih3PZ+UjU205mtoMC+5k+Mc/hjBFTGDxKm8E8kDoOtnxq/r+5rs
4WnhLpQy4ZIv4SVaqgptz6y1uBVbrH/hfsU+aGHuP4pAETmIkLP/VsiWOhpVv9kL1qRPmHQxt3Rm
zuSLkRjffUmDSuzVCMgaWMIeiu//Baac1NnCqyYCywEVNF7oBV1oMW7WixbLYHUHzEMR9cDQEYrQ
VGFjxbggKx/vMJEaQm+pf1LpmAkfasJ4r9L9bYp45audQUzGDZyzNVH2taAgPd/H98wfcCR/Wi5s
QjAvRWUT7zjQsFHnrEgKVHCA1CV1MR9jSSNgVxEX3qmixxANPjPzD8SkLEdWwrF5p5t4dURE2pGe
znP+xb9IcbR1NwSzj16YWZTHq7Hn2ARkVyl4MaTbhbWZ3aSjhrrQ/4w5sVsb2nxIv1ndKWFLhE0l
ZCSJdpcMP/pGisVMA8HrAou1G1gpGkoG2vJcJxBCd1T2NwSHlO+90D6APaOlsHyq9gHZmBtOpvyT
w8xzks4dwYjBzglT/9mLlZk41P7c7d5KZRiEV7ZnB6qvKHIoJLxPEs6MM1t0ddHtp+JXeQ9UJDuu
l3MlGy8oLjxFivG/KsOXEDAXzZi+tHypuezqs1KY/fiyHI6PWCt5NTJKau1b50z3qauts4gwFR39
m8uHdhcupewXMjSd6FMOj/OwlTXACG2PDXrUS12sRDH4joBmdY2NSMJ4fZAzHr8I8Meog7LI0ik0
wkHnDsi5k1DCtlVWY2rURWENn6Y2WctMtnl7uRx0hKX9cLqRYKajyYHRAKJRX0+mJyavLKDOcM9p
TXujRJOnJX7HfW1B5eKUL7J4xCzcloynLmDqw3XBXArXOfRTtBGWC6Y8QlC7uYmmY6sDRTVePBCQ
NFnH/at+IcP6rWFP8Y3qyUQWbEhgMwn2JpNzKQUnrd7XhOBKdbkk/A8ln+Qqomn3ZihjlCsZtFrm
RDOdwGNfjvDAKaQIKCrhGo7oVFZVN6zf6cVruYjQfRVLc2By28WuCc+lctHO1ZOxsuir78mCL2ve
S4wz1d3Ag4HojCs7AjFc2oL1RlpWe6Q6nk7Hu7cvKfgggivGNLk6FoJtnrKahsg1IEw8qdHC3oLK
LqsL7oOY8RqXeqVOdZgO25NCnv0KsaRcnUHsQ9EJAQY6IWNDtAtxoOxQV9ttkWqdhjx9QDNFxLjC
DoFJvj20a968UjiaSiaABsI9055rHxFqnd61oCm1NTmUvvi/qyvfp7cOMLZhiXLAi/iVpj08pw5d
/txH6gthFuqWB6K/yiFIgtHr7hnnEIsRUv+xRemImBbgpJbM0yKF/J4JsYhSRrVUepqtssZ3ylqU
GgyE2yKC7+LSbg5L6J3U99AsylBOcqFapsplv/qVZiHAe8CKvRNBIabEhmnlh7nNYcIa9Ja3BD13
UiS++48f2M0cP7EBzqFgacQQhrI+X58L6J2Fe4qSmS4yUvLaciiYP7t+FYKlj9NB6r41y3D6//7e
wB/7usPy88CWP8kWpkJZ0xakDPFt7eRtRx35Nn7fU5BuGAxCQodrN/6LA7mDj5R49agBaqWXe0xz
1N/pXP2vZ0i3ph+9fgUXNgPyG/e2++UvQsCOvvKfTCKLg1DieaF8YWjGoIwZ+0AFXQkMmSWOKyZ8
3Ij/Ob4ZdLv6lboY2rBE0UVLIXSCkP6BzyPFY7HtwT0NuoezsKwP47KzXB4Kj6XVysDtBM0+5Kf4
mLOgLWU6JpkM/QUorQCC5SqRix+MATzt3GU3++jZRj0uM9579TvjkuHP9kiY0jg3hsHP7+FMWxIV
lOSyeI3c6U9xzZIxqUfrLetgB7XcIeue/faektw8jRRNH97aIj1UsOrbTsS0tIa2hdbeJ3UsEaqt
S2XHP8bzvaq5qxIZqtH0z8dEL+iuJ5tDTC8PNtBxHxV+O3NkVoP02A2Y9wTt9pgiQC448QbnLxJJ
UxjvrIWK1vLJGbrIESaSrPHryGPyk0WPdAkUuuYLUTmlVuN8Wrb8r/irIjlMYpf1fWk6c8iRQsKO
ZZde2WXYYmUCwKWOlUTbPu8kcmerxbnzLB0Im1aiOgVIo9adg9lP4bA7XfnEokFkDqM3h9KWLBBz
R2EqikoRSTAjGWURwrcMkWmRxBnwcDk57C7FHkfguBijFez4DW8882hlCiVrGUZi6BVHwPZMqyRy
8kgcwMYtp6WwONO8FewGVBjGySZVxeerjHhEibmIvhrVnTjU+o2PHEfYiretb+A9Sr0VNSxlVWwt
Exmvv5bcf4uTtKevLNMJ8nfJ+WiWRBVprbLY5fQO3Fyl6hGRRD+wFbuMLiYn4F8NXKi15LkVSgM0
+F9HuA7PS/VkJnGOOlT9XvPcP+Fp0CcSSIPqBKKGp1Tddr+R91dRw/jXhF2mcFQk1Vu+QxHfxQiR
FugSjVkGzerTCqd+QblQ45AQJiaNJJzO49LHMdw8mjLGRyZ2CdaXKiTrhL9CjPat++6mwCUrL7Et
1em3CHKcomx+aqOymaBJFoepaFHedKYVMczABolOzMJz+HtK2nRNv0VUIEm2vffGOIlSW8le06JL
8jaA4X6E21UqJEYK+XdXGmsfTEi41LWSeFSCumD9NxYFDk0nh5xl7qpjhkFN91ggHco/NmhsyLlt
/ieEGw2eqwyVXcb8UYaEm4Lv91HoPCKQeyP6Ey0T2EZYuNnaH19Q/HtRQcN9CAfKKwM5WeguJX9B
zRVp1HI6UxV9R54JcDIeYsUumRBzRDvfhr6w2sNSe0vx7clMddSs+P96qU65p6YYvtO4hbyqUhk+
M0rQFR2lo+toHXQGZpviK7OLGQWj/8zuLEaWkXtLmM1zRfNsGpA0MbYrEhpXl4S6Q3iL9JJoAvTu
ylTYuh8aA2GO9Esn6qg5TQwBBxWlvGC7cJ+XiL2nqkOGmmCOjdV7soMw9jVFhCZlTHpCuaiMbo0q
SOEfQpzVYX0uhZDK0pTTzvhrXZTO5gJWauOd2s2slt9neQ40OG98SpaUDZe5LRDBeXKxR6tYVjvU
WOjGalMVlglP+svHQ0NyEQPEh2sQXGdQroaKaFBghYYFdBaB+MEkKpaU+1mI1PM4IqEMPVVS5rj7
RGxo60tHqzu1YTDB3OllOF2qEGJqs+IsN4ecRw8CCQUZksNxpXtVM+t/3X86MHlsDScMOOL0Qr8J
R89w9E2gLV5nWrKlY9JjejRANoOab+7NCNgrB2wBoN/mKS8BW8l5LKiJMmGz+qke7LhyQKfV7OgI
rsiteMkxUiW4kX3JvtwMHwso/N+AIQH/5+FNoXxKnyWUDiV/PvJH4nMDXtxN776c/M6ObJnTutSk
LftAt9i8PHkDb7Fx1EgjrNuoOKnkPcILmc+Oay4Z/b+yw3S5yVB4WYseuSTLj6+SoZU02BbMwUwl
34Sa1Rcj/mpLzoLY9KXYTRBkr7mSxzvgRcKu9OgU1ed2v0PjGKq5D/pavYysUXoyqFiv2YgrzKB3
5ZB8FhBOAOPuxNlpFTqyaEIPFuTjhCZ72vo0+nLUqPHbq+qH4+2vFRJplLe8bDWiZWJ5/SdYiDE4
Pir01CAhkcYr7AIftjCWfUJ18RBqRzNkMbBaBfmOfYzdxqNrq12WTX+JPRbfIdeS2Rm4qTBw9FvX
JphsPPCb/CKXk0gh8A/9Bz1rEnbtwPn4DwvqhsgpBJupkS6D+RLNTeZfR7K0rQNurPqlLMQeZ46v
5mgDo7S6Y1KNAhzAphwJYDTqJgXZbFZphR4Fzkn+5WcPfp6cRLb2cH+cMFN1l/h1fGfp3m2WMutT
mlVIdymzxrYID1KGQRVUeJqiaiibcOQVH33/DxdBY4gnZ3Q9kre8DNSxTfn7C3/7UtTFWQfMeHJa
QUg76cbf7JL9yKzWIEKYJ51+LlEGbFEsBIMohqC4uftz4a9DthRM52LhNROsUxWfLJQensvGlYFo
37seUCFpyPy2ElcbjnnBaGCge6m1grSqc9E4aJaNg609/6A1SzO4iaWxZF+6i69Onag9bFbtAvuf
DTIbY+piEg1q5M+w8Oh1HsyVfP7eK19C8GJHZ/dtPD5m0QqzzIttY0K9vLX7k5UBkYj0HWrZOnJw
7sNuNjmXcU3tTRmfKDej+QU6x2CshxEdJHX8Gl2tUnxquVedGpINtdOd64nz1CMqP8GcViBhH8fd
kNDddRWen8k2h7hbZ6EtwPG2SRgCqFyPKU9kihcTnLJD2d13SR6cXcoYDMMwLPMjOtrvCbjLtaEN
E3k9qlMj0G/d0dU8TCl0bS2E8Z4DdXm3DFgwVDzLnYHZs1glL3eXhj/iYBmRoJafk7mYWRJxJD3+
8qy8xhBtGXBBiOEkRmXTkSmf5lM5v7tARPf9Gfl9uMLL5c/oE4rSF8aAIQDwGoOfDg/9NkvVu47n
qZGngkHDV5pXJsmUPlucgqaqGU93pJjWTC2jnk2sgiQWEln4lou3TofxthOXDeFlyvfbr94TJkNu
lcHkDCXHgOPLqK5gdNjRxbAtl5xwd3lBUOMeRx2F0z1FPdXv/FAHAJ+nCOrpOD6TkuGlWE46Pip/
Gvfdthcb2ghImD9RTUi0x249SbooGOsI6UcZGutt0B+cCcXGJ0eoaBPwRmgKWT2PummH0ZANm6ZZ
MXhNI8wHrMTuyZrM5IQnbqrsJueR9TzWzsCOi/1CufJFdIP0RVGYPLLBJ4GMIGI/Rc7gNq+8wW51
MMq1iRfmTakxMSEzq1Dq+swYdWMoH1eqCu8Gxniy7NMIjhAU1yvvrx1zCuxVZVVeZBpoV/p6oN9n
Ch2n9vilQCs5BhSofk78ZOwtHQn1wqxEgKPKXlIDHzrNWwEdheGjhtDK6Wm5rhy9wEjbTN5xzb/p
+75i8qdQ63bl8dwXdbQSB69G9lJGphmSTmlul5E7zfEw6caMhImlBNJWNur+1GyB6ZPFmqmdozYB
hOfKdAr4GamJsEvtgPZ/FHH41rE64hZYcrXRPG2JFfOaR0N98mcAT5nK1FLu0W+47TtLJ73Y2r39
WELTlK4fA9o/qVHUeKiS0PYL1xNzYwk9I3Ovaf38PAOJ0SR3ogjhZJI6th7j1Git707ySQJWYRg7
vCEt8X8jmPh6CQo+kn+/fPBLgn51ioxw/89EmH6AYhmmQIt1MZfUAnSocU51GT4iDcTEdql1YphX
pAEgdsiszsLPHXz/WZacOTokr/4iOkeohNK75g1a+OIyyH5ZGUBDFZ9+OpAehRAXMCXriRV8g7c5
IxQE0ic03kjUdcI3aZBHZh6QtWU6Pg/zC6QuIEFuC28ANQZiPAXSaLZ/I+BcXnzEEpx+JDkvMISK
a9keZHa2vr5dqcqlAbreoVunPKdtTsw7hUIrVMUXN04yFHsCr5T4e05hp2eYCs2i2IQu1jZFSkJV
X/ZHfdq9B2c/cWI2btEUDtQU4kfs9/eMdZjalQl1VmdS2KwE/SCANe5iOCIHpx+kXkGefUJ0l7Wn
yxbKQcG61moDkjNEC9BpSqS6ThpbqS8hDku1ErWVPBITbg75OfGnfCp7y4asI6laISKfTyqJLJG+
8qLRfmFos2gCQ2PSarPYgwZlHM6gFr06KStHg/dKKu9JMLi17+mROJa6Sre8C6fhwGgyUUPUDXGt
5J7fpDIBFMCwim2EGswCf5PjT7LtoOFoImgZKc45C0yAOi9DGAIErgDi7luss784lLSal4FGuRee
gOR+Jn57o0fTae9Nv5KRF9U3NkDiWwyIH0WxTo/Z0pq/C0vgtqQbMofanfHROvDLDDeQaDjUMwFK
4Utk12QNW7D4TRE0ZClbiY2MazaFQlLzC5B8sH6lW7kfD7ciN/jAqBbSrYBMOY4RlYR1EK2h5TR8
DZhSHxe7HF8Et4NYIL0IjfbaK+uhOD+l3MeivE25oUcvq6kBc2EGCdDYEETN65SZnDWC+WY8XbDN
F9f4z0aZFIuUp3Vsf2Ql8KDC+L002biM2mI2e7hkADH80aHdLiH/qhmxiUmFGvsQa+If246wWw0n
YzHz+4VWe+NA3XhN80t63RgwGY5CM2crQAc2Mt32LJQTo9ca58eYggNOncR50h95bX2jtYWJctSP
Nq9ayOr2waZ0kwIHEfn7JvDi0/FaNOW+9deJayg6segGQ0jPAZBGm1KHZvIUqJWTkaDRvSlpvOTO
jpZnTskX8wVtgIR0vdUnQeYJv525NIjAdIflZdFSsWKrS8pdQ8DWdgKuVasHY2sMDaQV0ny9OU85
Xy4Vszo5H7ETF7oP0i9sq20ufVU3Kju9rufJmWi8X2joP+8hn6b4m4/Ybnw2HQa/+rLqZsyAQ27f
dFrSrFTiG9dj+D1CWG+P75RFz0Q0qqULWOjHb+ZAT7DW22NqjOY2pkEPizJoda70+WtZ2HtBbInE
k38JA0qFlicrKrU55mvktR0gN95D+tMxx/pVd1vkOYcs43WHBTxVJgK0CDsvPPBSbEsseozoi7UP
ohhxHMc8VR58jVcU3Vw7CIA/tN/dg10ZtcyvS0L8nr+GYuUvV9H8lTJhxe1jbnEtEKbZ6PjfvN3B
lQEX78iiCcdIlQ18JoKANicfnkA+PaIb9x7pypPXtIA6Ix0Ktqg9ILhQJO/j8Sn/ay8Ciae6qmhw
91otn1dRIxsGUARsm1LSHiay4ZqcxbUiINEd7/tEQJxSZ/vz1yNMSlfci23LJw31ssr5dj4asJyo
wBOEU76sOrVa1lPL+x+JwhTfgtpT53k4+p1O/9lTdMJ7vAFJ/pPqPbULhag1PzIMBmB3DsPwXQMw
ZgmJWgt7YZZmlEDcwYHZbhs/RcPZcJqUWlvMVDSIcXz5eAayA26un19C0ApO0EwsUGn1jGrQhj90
cZpXEmyQIHqn3WfX/2+6hodTSAnna6ljjItV+PsErlhMsj3y5ky33AunxX/PFw2d+FsDgPbMQGpC
rzEYOu2nsFErZcK3tBJf5WsI39sd22uhpIB4tsxtkJzo7cCxZnTQwGDuPj8Sio+YRoprNPRjWlen
mWkId/pHjQDc4cWLpIgMskNTpnNWLRJi8S7VWnjQeRPzwKsO/jM9AuzQF2PMr36t139JqPN5tlX2
t8+STpG3rOUQuDoSrkAVfSO7Gu+uIP9e/WY3VXY7cXGH9oVsiWZLXIpMVEX3CJYwSmcKE2qzBMsa
+d1HzWV+oMNh+UNE1F6j1sqt3JBOxV0UcAEfXGRQW6U8jGI5x/B+icGA5LB6QUO86hIEw3ygMwim
2DhChT2PxDAc2CWrrD3vic66Z2il7zGIVVJrkjGcWufgNsUVb7FAwt9HHAl9u11lHLxz1TdiSU04
N2Y2zRPxy684Y5Yu1R5l0CYdAmr5hlCt4+0xiU7hgwm05Aw5S5aAOg2mVyo+XqFIuPgELkQHQha8
khD42NWgiN7MzD8ZhCR2aRQyRLRaW9HUcnNrnmdcI4oZJ2FL1AT/Tc8skF+ol9zAfjfL3MTIERhm
vXeZZwnpSczRJxbOMMHyxEAHVpQaL0NCeU7aavgd7F6GaO+dYzl6ltC/0WAoechZ7oVx5s12REYu
GvWDSCMiTpe6nJkAt9brF8IEYKYzwzsJ3W6hIrNRxaUHPA4+xlNxv/+xaqVbeBuNOpTYhUMUMRGV
ccyvaVr2NpCec2+M27cqy4PFxbzCY/x0yXDXnar7mJybSzsO5cUxRqnM3AVvEU0Xz02YL/A34aCR
8qR813MLatojpeY7wlhJSC3iEikErbz6Jf+DHStVv4CmbBqH6l60ESq1hg9WH0UrXHrTC6SebpM9
7N9pTieiJxDI36G9KIOwCERWBgbhCWws+6h1MMRD7xZp3KexmKaA14e49m1EAauDCB4Vf87XeNi4
oKrGbJGp9ZhKJmTlh/jnYkJbl75AhWlLI6VZTVjQE1czcg3GNvJXcgzM1N/dSFQzO6zKD56ieFxu
SAP9NnousrGZhNDGZ/DZO5b8LRQPPw4bIHmASzrOes4puq6HFbfYmuN3UzhjTvTvSs3pYzaMiRdL
eT+aL+8z+lucMwzfQC040Ifw2Nx2BGBAkSgOSNv7qRoSPgGgoBFoXAS5u1zR9PeyciVPqiuAJtea
2G8XMq+QIQVo0QVNNMt4LajQxvhRQ3lwwx7b2zIBOihjE/vWM03cOmdjkNOFAXJVWtVpQ+MFgPR9
7Opfc3w7R8ruKifdptdeHdfmLgxZF1wpq4iRH+5KEorbPY63A4lYz5vqTrCER9NqH4Tz69JdLj/j
Dg0YZG0lLeojvpRuR+3tLf2zEWJMBFqYz2F+Uv7lOi8CY0J//xzgfKk+ycKnMavjViS1pTmKpYVN
M0FyEi3yOzHPnW49Jqxg9+jtTC0o6ld0EoF2GefAI4aJ9r34ijvmFvkL3ragDs4MaIRrj6hw2GsJ
1DIVwUw+Q23ORG+y4qQ/qwYtJvZ3t8ZLX7hHfwQEppm+gRS8bHZ151L+ViBuUrKDz9ZSCY9dEYn6
N+GJlHEcAcoVwM0H7AkGedYkWsMucYz4zXX6wybXL9+gWKzNeJvmi7OBPcsGjiJPSkCC3GYThHYo
ENtAK49H//bolvjgcgbq3yjcoD2O0riqhkM+/hPu9NSJRzyVdVNdF/Z8pi9T49SQOW0WLvv+Eg0F
5p090biqjF9Fkz/9L7r4FhSevNBbjzqv+iCUjAr0T/xqBX1wWYqpu42sQk2f7yYxSz8I4bTQa/sj
fPtNhotpcpy8Hk3YMj/nyK92aUZTwAk320hJFemt+ZexohoUJJ/um8LMcNwALAGXHSnIX5+VFJy2
kQHLFhsVgnRQooU7Rl3yzpwSyzZIxwHGGfuR+lqVMGmOQlKYCVdt+GGGb6xTG0BoBIlKYezFzuvt
0w7yvR2UpgD4BHj8/Biz6XHnxPjOgfAXC2jNA2tIRnfeE2xvEFGBCKnKW9Re2URgfP9tMhat3/Aq
BSF7iftBxoeu9AQNwKMZR1ZJdweV7fhutEqD0srZ6wwOsliLQZJTT4Ce9yjVh7csWZs2ZxLeotx1
DRq7aNjIN3k3kd3Hl1kzW704T7SJ4CnDzPgZhC5azD8PJBJzR7jBQ7j3LbS1YGR53+urIRb3vCmZ
n4rkQ4uUmyl3suHEyrnhf/BI7A0rRFnRXtGGfT3NS7qeStrkwGhMTLCF+ep5qvT0g3WcHtEm3ClM
QWiv4GFBvMCTjpDawNqtraUwG5IYeJjpGdUvqIvhJ8bvpkr0V34wgPsM3/6V98GqHfzVelcWrBB/
uSHGuzRRduho+hoae/1wu4jEnPQSNMWhMpS1L/Iw1MqjcoedeqI8WOwXIjUFDD+Qp6GY1Of8fkym
JSrzE5c+SJFN8gpk+QQ6fYpSznI/OuKYENskBMYcpsv7FG8AYcHxEX7I+SZztAWBlbP/CeNvMLwW
Q2VGxq5j5rwX/jA0Z2l/1MCfabyEcDkzPZt2Ow5rpa6MU5uI+iFY2kWN+8RMvMnjMLpHHbouJ5dP
WZJVasONWFyJ5mx6axRP4dA/baL2jGGdz9+qyvVgQfdyjbEa7lctIsGrQyOuZkjQRAXphbFbKfIG
n7TfXcvkQWss7J9Q7DreTxgxSR4HEsZKvkxtS/bIG3p31wsl/pHC/qJ+3c+WhoXZ3QOfZAHSwXFR
dAwqDFUUkKOs5Ql8povlW9qnI9A01uAM9vwtaGB1tVBLe2Ynr3dsmBwAgSdQCkhfAR2iL+4yRqHp
G5/ow2KeL+m1PScUR+H1zEmg8CCmwONinDREErUCdqZaHqM3c8G2C3YUgwTjowDDnuZ8F86QmqPL
ygqRrhjqLer6bMOx4Q8NFNpbod/4X63UYA8GW/Y2rvIVHQ2hkWlOU2A/GPvtUJyrLz81uEQXEkK8
vT0+uMC+H7dBLAqXNBeBcUUqpaXfamYiLpWgeb5h1oyIs0Xlpkyd1f3zhsa8TtxJeu2fc/6uDqoP
pTpftwpZHHvkgSwMNjTEWwP4jKI9QgBe7vRv7EHQA6Z0WCt9YytYbGNaC2ahxMmAU6Aw7D6bimG6
Zhk8BRQM8BhBFiI2R/BsudhWoypFSKSu/DGbopbCq681oR5YD+HR07S8ElpzbN8Fl4WuN9DCuqxT
nqKI5eFgt/rKbOjfhWUqDIkeo0XBYZtobjDPcmIIFwS8zbWfnT6lSEjKZYv4nipDzMEKAF9ljZE7
w+TEuX3Ab+UVV6yMAisDMKidbJUwNYx3zaHmK9DvLF82luHAE9PpA6YJ6llWQuTBPEI3dJE+uS9x
1rMCChUPhaJtNCzspFOt1miCBYOpoKMySdmYV9eLn5Rq5PAWx2xpfmWr55m+W/VRv062M+ByyKYi
8bqPRUnWJxBtJkRG2//yBaS0tWG9bfGUdPuX2odLSdafjU8SqC0OF4aO2+wFEXMWSJ7LVHkJ6GVW
ddNrv7GqflKuL5x2yGtrVS150vz1ZVA8P2rWdOr2feonliVVjiiVMRY8hP82zjzQ1uN8WHyf9giM
eLCxesUuQqJwFQ+OpJN3It9ZPPFoOiEKGmKnYVSY4YJuE/sRd2QfC3HYb/XYmoA5j9jjAtN6NeqY
Oi7FBcnSwUyZmyWIL6citjUtnhPtyzd6kZak4ymhLvXkb22GfkwoVBovLCkmhwJan+/V4/vzwEI1
1Zx7GMPx1c7rbt/p38kUty6/BkOr5Q2tEbdbuyRNgtog3Ng5gLs4ayhWNOkwReo2N6STYY9S0kot
CjztsYqt3o+oXB31MjkXgYrTGnTe4IXCvGFJtTMJVoF0FiJN/AIbsuUz49abR7tpqDVSAxoiI/da
ULKN7gfcLKnrWjzFtlhh2zz+Bt/4+dLaLcLeBD2uFh6PNHw6arE+lsTYnluZOADX37KO9gWLxEGn
c4bxzmq7EtoJ3g79kL+l7ccHKs01W99YF6QzPySl/XzQ2AdItxqNLHm65A9AsRDV7cGpCXuCQbm8
V2QqM/J4+ixrCRoSrIKgZeTeYwK7oCO4PiJfmvIZYI092gxkngwT37o035kzvl36l7iY+kPu9rL6
sBHqFpUoH0E1btx9KJy23fdoz34c5mTaQ9ElPRT+VvrMs68ECOuE6FvgIvreFBHucFrk8rvO6DtM
1TLaZX/9GuxM54+31+q9oTPwxyfepG/a0z2QkuJgHDKVp19nPzalBwTPYjW0JeR3mCYi862QA+R9
QYBN5Xghvhoy1onUYEX9YkQY33NXgxcrCKkjKztQK4Xl0a6A2CWL8XhAaDCpjJ4rPsP26r1Y35iJ
GLIb0ievJ5+gEvjfYLHQWV0cPDcqJscd00FmX1lqCfYaWdQh7XSbZR3f4VRi4b4Qwy0qpLZ9pwYj
IBn0eyeejqjoYWkqb0sMXHT1IxOLAGFCP5t/yqlWTb8RSqz2agTLZPj7b0Fre57O61q86WlZX7tB
9hr17777umBHzRpjqTwrn/gts8+sqovd48DJfvs1IxUThKXUgayl/i61TUdnQVhbY/7jn5m4n+ZF
EZgVzswWDDK5741JKjeq+AZRd4vDxuqdBfQkyhM7cO/gme3R44zRLXaSeiSPxrEvExG/LL8TL9Ea
NtkjpXj9LVE2Nw2TsWWapggfzYdyacNun5fl6X8TNiwJiufKhN+MR7npwX4O+IwOQSx9L1YRxRiN
DaYk8y+sqzd6UBdG1wQnJN8QbjXafu6isVERqIsGtt4Tzlfva/NYxmTOZFChSKOt4fo5oWkKT8L0
W1IfFWM5JFf/b0fN29sioUz2QFpgIUO8MHD0ynCHX5LaxSFw2QUhdJF14i+cHIX3hoUfLUlbFuz8
LqrMWC3SR4mF7Q8Oy3raiNMpu5JLVlyqezisd4SxUh179FoEBG6JEzs/3nxYr6b+dNpdvUg+DlBP
bcFzPWRHzdNhnQWCX06qOFZtvQElD0gu+C6+fnjIR9zr5qFJ3rNtVn2i7jkvOJv9l8bPe2Tt9B2Q
xbRnK+VBUbUVtZqkXw0fIzt2MODhSWF6vSr9bedB0bXUU/0njrECmcdImkK38I6oh8BStSQJzjaQ
vMb+/YqoIwMM7Zg3Ip83OBKAMbDDNNYQX9uylf/bMFBOGyd/2nSj5AQ5uakrOaKcWTBpHElwC7H/
ulz0xwVKJz7mWU+P+cFBnOQk2sjU9EA9M03KJBXaARnpP6GeKkBghDbvg6jUqjRO9xPuqXLHi6em
22F+vD26YdFVxgbWVSpxXdcYEF4btgt7y1pdOxwsyNb9Eimh/5HiZZ1nYRiTlLLBRw0yY/L00LNG
k1aW2KSNkc2L0LCpskhmSoESLJDsWOm4RQgp+R2bbS5njhWrYUeggQZecxZK87fJDzuInupbitu5
9O1TpXQa42or9FIGS8Um8BmKdUvBvcALDQYasMVyxsXcyS0UjbRNODNik0rDZtjfFWBicYHwEXl/
r1grMlBiCGsnlGdfzEuLHkyhri00sCnZ95kBVwVz5SUiJNrsZQWtID86djbdq8hDy12VRpjYlJ/H
XtJbLQSdlPRgW9PgzdwgI7Kua6LWTxbBCmSCYJTvHudRcgeujqoMNs8f8HIQavGtqxYR/tyvJbPH
8xuiYKd0uvoUEYr1Cq3DUfzht9JpGf5tDqWE6bTRHOpeWRXiGyBcU+OS3feIQA/L7MtN05QltX9R
VCNAbU3tpYxDapnYmCX0zabn6A5fr1utKHoNGImNKSwlAUp4fO+lICrOBuGfBc9yVRmapbcJUHl3
kAB86TiWgHHNSkUrP/9oS+x+xVesMvGh1asdK90jav0REPZiyq88vRjff0FM1vdjb1A4MSyJUawA
K1rG6b2L3jgWPNKlEE+tkm9K/SCdhAs824jURtxrOwWz5vdxiZvIt0ybIf8aQ6zLBJSBJLsD3cAO
0Tm0PfSs0KXcN+p38eHwihABsB/1xPMey0PUBOov0vnYxY37qY01iZlvXHsbnCUSNNK4WEkh9Ys+
vBs/bD2LDFygojN8Llq1CcVSIguN7HNfg5BDjdifkpt3IV9CK3YjLJuHzqoYwaU5hTAcvtoaKhcE
gbFYQqrngch3VkV0HfeO05hJula1rMyKt68YL19G8gb05EOT9vMB9hxCp8UpMOc3UioUW4suvVO3
zYd1qa6A6mc9B4qUiXYoqZDKTeqCbx9lPL2GDp2n8KW7Q50bok/zAyUqaM03Dgaz8d8rgqMTsKPU
jgVxp0fA+mhcakqvJ968RdcK8Ynv5/Do0q3bmZ9Lwmer9c+X9/HW0VRI8G+k/aoQsWR8EHJIqwJ1
EkZyMtdJ7fMxZ5fOzFnvedpUNlhmWbXMPA9geL8cYLkeH1WlrdRb0702t/bqF0s67OSUVyE2CRoB
jOc+BfBgW3nV5E/4Szs+nOR5Lr9FN7JzgY7/dyw/GXaiiw6dGgr+2Tn4hTvxtzoQJWsJCXlVwyOD
7oBjxUHeKM/NqVcYM/tF1O42OIQGRiPJiDUcGzBgG0KIwFxPX6hbWQqwjFdOxYTLiuh3rMETh+ky
f82bZkWZQF4VzZ08Cr+h7yugHGtmJB4kNc9gkQt2WTm3MmotICO9T5bIGCgzM7BNeWgDQLqjGLE7
cI7E8vmZQkOCNqF2xuUx8kj37VKaSfhY/KiG2z6j4c2nUsglxR/rgbWm4jTrn/c4rMs1H/8KKZyv
LuIbDVCT1l89IXQZLfek4wIikbNXx1moZYeZuIW4NT0cQIB4EoucEncpZPMpBj22EYVD19TU5U62
0IUnQFfMRF2X79qEZGY6gDpewYxuIFASHTB4j/Y7iiXXnD3U7hfh2ygyTFd+ruyXzJt48aSbSTrd
ol5I7eSd6WHwaJsF8SVL7R3R4ieHZZiIXEVrKu1U7+ZYbhRvj5xL4YtODYBpkCH2mKJojjs9u41S
TlmMNUHRZqfXq5LtcXMAeUXHD542j8a/zgI5LUONDX7UX4Y9viuryx4XgGIFAeJ82Jq+2YsklOen
5KHfIjLLsfzf38aX75sspRTNsjzVjTdUj/LnhXYe3+0BtOWAFLC9d5wWEYnf/eer/GO9o1NOglBb
drms5B6QtAGXIZ2uW6+ymYFXU0i13uGb8xBkfu31YatiocpF6VxhlQyT0z0bvNqMOLTShV9RQBoc
UVARAw5gsyF1418xeh6ymBNrvjMQ/KEJKvc+dEr0O2Ouf4dEYW9huGRyWCJYhZWvEMsD8LKkjMH4
T3WM7MNBQBA+eLjx8Unh7i/dhtzGM3vCrVAnSdk4KeMeGfR4sKyEIHo2c9TdljhRbLiU6zLCmoc6
Ri54T86X38T/3c2PF3aJP5j4g7CZG3SZwBmX8/xgPe3y59SLrpYiZagb1un4ERFRuWiIEmYxLomJ
vmVC75WGqBDSYbGqxhLc+4I3g/69ETv9czR8aa9hOwMdSkaaf2cRPSda5UH5CjMFYL3/ljK0Y0UB
Z64oQNY2qvSBa82R1fAwsUrFG88jSpjforIOANV65C043+WYAkKJ2Sw8qUGjr+9tfhvk0ESleQUG
cNeHSEDCkyJM8TETua/iQ7lifuDM4+eRMKkznOKqpd+XK8+tgrxRCVrv6AT4Cft0NVXoOGlkhbFI
wRbYpsPZOMZYGHbAFKA2YfqIqYVzwDBwK43W9o0WGCS7UrME68PMub7x+yt3RQtfH8cZ+DuKGDS/
WOAlYVyiO249TbXSs+xR85icYsQUiZnkwIiO/+yBOInTMdagjQgrxxJeVlrbIvBq4Mx+CsO8L95e
g4pbqnQ3lopwUgRDRyPmchmb7vcUzfxWCsZxx112XQX0bux0yrSO8hBXeyhRXM8kvesf/z1oTtjV
7SAb9AVLD6PE3duFvjUBXVb9ZD+BlseP6iV3byLcUhPsJ4Pa+MHx4m2IZ0k/BJP7q42F+mALUP+v
jhIgvAltauUs625Js0euc9RsFyemgD6MGKgTDkWIQjHQXmNj6WKEuyIkJMVAz2EJPsVjFjH3SO4j
7BS+nnUbUfssUfp43ojv9h/AOGBQDiBj5W5Ski7ffPAYkYnPDhX3VyNYIItbzSdDkjvCfCK+2nY6
op4LYc7ta9/p7/q/oWSxBRdhqi0Ie1xiEm9DGqJVEnSiQNP+OZ6ImNR9VoCJmcpP5sa7uErouafx
wTnVfG3cgmfKH5/NV2Nzk11m8NC+jRyVbd5/2/erdxjFj0wPeeYcWo2QpSVji6b+PUk/njQcXov1
ajh0O+51JkkQGgIeMbfm8e4KDU8WQlvoxaAsesMFj/ljuOfUqYZDnN28FBb7gL0U4GLWJfTUL+vy
DPjNbwJBFA8ewS7LXXAyw9D1p16wFUmAwycolLi176VcIhP71IWZ8DrduFsCWCldxAtg+BX2UBrS
XS7vj+2hhfoAi5ien2huC0xgIFFPnrto32EW92VD3xX1L3srBLjjSRPTUVYn6miIx+2Ee2sveqm5
RbiB18s3FZ5bPvBUG/1IoQaF7IvKs3HQ6JHM42M4ImDY6IzEY0UYFCj4U1+noLvAdC5XsrimmTcn
BU1ZLYwPoxJ0OgIsLeGslCIEw/RHFFbNHWFLdrqm0E0uqnv2suEcXT9zEPV+apUIxHGFdyFC9X/9
+6xjnGTiEQZAs5xVs0mkXYrRDobtlaFrSzu+XdpHz1JOZ8/G5TKyH9b7rgbXBOlTDlDETc0bHRJU
55dcytfr1RsUq7cLvdBH0H6E8P12QbwPr5oizxLyoGvPUYLls8JQkOFVs/EG+Ad0QJ6MqbHTChOF
Ptwt4+j9Xh1EbY3yFVjhKjNAgGuZycOON3tX8I6GqfmiscoGWDAmYn8KTH6xQ/m078FeXii0knqF
d3i5J+VUT61OqR7J/M4LoJMOWOo08dgZNV/ln2bIqHCYYb+qL/i+sBCGLglTQ/wY3iE9JcJMhcu5
yFsx4s9Pk4ua/C66agVM1R2bjL8LdVA0tBI3Jbi/ln7klzQEnmSp/zxTS8l4KuTItc4MO6RZEBUn
Av7Whjghz1jyWb28f7jbTmlsvXesLoFtwMR3H2iOstKWxgsWAjddVhf6jYIY9jg4VYxG3CCyZBxH
hWr5hy186tRVArRTCVMZq8qpBjpWHTGYDRVi2LC07Fe/4zmUek77ksHT77WZSymGReLfObg8cxIy
tQshcCp4u6/Q6kAABUABAowigPTCCrPkuJvqf9HPzWn/GFEZmoCGKBYjqANZ449OPBGyrxzMyB63
JVVBguf1MDtFonr83l8Zyrb6nehDz4sO6b2NYmlD1UdyCLd8CUNbhiEfPGUBNqeTnHmHHvpvf2DC
eDwiV8F3Z2y928Ss19qsS1F4Xntw1KM8SRt6rZpJwGBUPQOmqGiyspqh4v/EEsAtkyJpfjS54u11
xVVp8PJNreEHxKkC5npADnWp+woaoSuOb8DP6KWB7qO3PVmFkUBIscUrsB1xYvoFiLE46bVDD2tP
64H0e6ZjFAfbjCpsvJtxMwQZ4zj33ojeps5+Nn2PpF9pqrdVOeHr7UkJCJ8O0/Vnuv6mnH5wGpcm
8jFh7haZdzpxWuNCmzjLC+rhszFctKU66Dwm4REEiQgXWYQ930uBGX2y5Ss7mWdfZH4VxG7xxr3V
ftnpmzS8J4Tv/NPDDORWRBkTRD06JbHdJJUbUqvSgKR7OQnB23CRAn7QhZHPzMy2VZZWzK6FFvb7
LGi/Q9rFzqxSrangHfGe5Ng7tSsOZcAZBr19TB04vBpD/i3vnga6DaEggEYvDWcXTk9osZmEMybi
3aUIynSQIXT9kRF26+UfT8CjKDmOIC6agMp4+PasJC3yVoyCrbAz5SEXDstBNPhdiw2J5LkkJRKQ
4ZuhKPG8sQq8PmLp+jRwcUUO4P70fkH4m8nRXxXO0wfMMekLwSW14NRm4D5FrAcOXGPBnryPTsjx
gkq7/I54rRP7n1krI4nJBz1IHkAJabSOmoPKjKAxqBG0MCVTsSyiSiT8I3q1PV7SwtIfs2rjGJew
Sj9dlidTpQByrA1j1oISxmJdapIIxQ9bKMIfA6S9UjqkJysUe4Hhh3RQxG1U++k+bGVzUbVUmggT
MAEAU7Wa3FcbwQACSsWi9LEcGFJvaC5ZFOxa2yQV2pDQCVn1VdlMXSLM7bF0YLbSaPpGmsJvMJux
BV+sNyWzDBeEGsnbrUh/pGynyuwUBBTlSc8qUw0PDFnjwFphsjBer3BYBaCpZRQk7PIkuqFKHmDY
q+dxcfrc3n8VrVPHuwL9zeyCideRgAjtzVWmLfMx8+NN+3NsJ3PGA1ksN5r6XLaMLD32/R1vzXqt
z8zyARnepvGD1U2I6FTxORPPIeVnX/Yk7b2/dX8KPfbPWpjsJ7tyNc2ckKLjQj2Fl8PbD7QSBRNd
FBjn7KDuZKKhXORq8VJwTz72HedPLf+ilvmKj32wtrXmstvuB6SKFS1W6+mK5MWN0fo5o8OYMt3Q
WDQXme/ZPZgAG2hiHh5OVDR6gjCpw2sWecgZO3etDG1BZs01eJOvJ/fKxMXKkRB2r78/H/Jbgj82
sod9AsUS8w8AnWvYtyelEmEcqgWBvSxf37iLW/6IPL6j2sEva2Mm7njBnuGlmYauY8tIJnNenodF
cGy+BXBGzgNrIlFkbU2aiWrLtCmAj+IOaxFVNIDudJdX4lICeD5//uocZHoqo0D3JP0Zn/oogoqA
hlPOMbNl//ltgrPsK3bkJH4jb9gUj1ZDQruXt+oA7hvuQ48XcWpq/EHI2RjJITkwNrWK5E1DbS5L
ln3dyPB9fVVWGPivqZBupo5IG2HixYyhWhUwHQ/IM7A2ldwtzcQpVHHZxgJPuplNR4isKO1+f7tX
TzrRmov/23PDCtITP/a0J2FKoEd8eSAGhtPeMS6w8WZMhXm4ekhn1EGFrkyd5M927MGpu539BnNc
s32T+3A/G7IsPLS7inzKOMBGeItwcJInu5U9sgXH2dr+14ZyO7jMBD9D0vjcZ5+iq6fqatJoBLdy
cUw7dGhbChB0dhjnXD80j68ySBnpBDVzPoiRPMpz7aRItvNCOOCcsqVsMsbU7sHt3VCVGyaRcvBT
1uEwvJk4hOTNgew4gqADrOu7TcpsE68hjNVGrza98UVG5Wb+PAIcYrIfyOPNlZ5fvh/SfD+kbddY
oGC+wWGQHJOnm6TFxE1XgCedslg7J6gI7CAMr/CBkfMsYS/FEmNQLRaWvKZ77gesSWF9YHbTR6OO
zqBfDV7FEqKZc9oqAmbdyo0GaonXVX8XY8IZkQClgV0M+7DvqW06yWVUnaqniJdD/rMMBXXM+B7H
ifd3J9/pmM6XwyKfSTERDMs+kYWtBg2g4S7ZAjMFB0IVGjc4z6DoNvwt7PFBtpQ6w8/vQGuV7Z5d
IS11cZzW9IimdTwos7lp9wD76XlSfUVA6/3H1Lw9jvmC+fmcOtgW5bI0VnixpMz3oHBZ2elIcmRx
R7eoJgwpdBfNeJ4/15I5KxbBS38MCCEQbb8F5II5xEqEAl5ykmirq0pd5vchwM8Bf8GNq8wBiugk
69S6JKVXeH+SCoqgqnda3EfyAlVjz0XMAjrc2FQAQrfkwasA0tgbYbk+NaH/KmAUU+xREmkHwnz6
oi07v7FuWxWI5t5lcEodWxxO/4IYLutwErwiB7GnNJRpVT/pXMr8GJ8Zi+yfH8whXtLvUBv46mX3
IV7iXMK2Hah2/zB+5dwtMmgXkP2wm0CBOboRPc815Yr/pRx4eNa4nHSgOYSn+Q7u+D0ifLs4b4fB
QLgtYw9B6F1cQri5tTiTP2wUBA6rzKrzjdo8513HKDKCNe2r9hppy+DwI4+GG+dOeyzdJhTs86nw
vFqPYeOZlzWkdcgqjUT7sqF3Gtlk6l0ojMf3M138SOnv6l4PCZmHEfW7MrDvTQy8/i3EPMcomv8q
3b/rknH2s48Wn5em/zsfDv0T9snoOVTPS7ZUz8SeyyrIOvVG1QC/sE1uKzcIRqas9SAkC3SYyhvI
wSOuQ5MEx/6OZVsITJMGKMblM4qlLNVrWcp1mOY8RcDd2egljpws5mzhs+hdwcCHLq11urbMytoa
iMHxz6rqpOx5GhbkaJOiblRa9c30N2WMqjN+pYNsRHY5NI9YyrJ+cQVODepjOm2jeCT3FxSdv/sf
Z/XnY+5gdlsSk0eEnDVb6rwzs59TVv7UdbgnGBkYKjZNgYaItDFL+NhKeQJ82uZDbr0TFJv25LIP
FQtEQdRHjOeX4DRf4+dE5vFkwCUuHSMKlNVM1z+pvdgLkfsd+8bHy3hwlgIiXd3usbSxGvrRKm+v
ZMKJeS9cnNW/xnkl5OtsleFlkRiu8Gre7oYHy91wbfsWsOp4hKfNStekG6TnrdsfsCj9F+Cz5a/Z
zsK5BNpIF2/C0tROJ2Ji3gNs08kfoHCVXFV+kevmTE/p7k0is6BHJhEGS5/KkZxpvcI/euaD5jbW
h7LBHY9S499wnebYwn+ncSSF6wXFhzkAFQhNLTSRP3XtPaGyoNo8cC08+JPycj0OdZUArnm7hyAU
TIr2+BxogbEVFmOkmTE2FdzmZVLmXytkyv6hj8rexYpRxjLgDLYc/cK7mlB7T+uG8Cr4U6P8WeJu
z42EbFnFeeh0mcSMc85/votKkr4deQZYAU1JLjcEY+f/ZX6fVp0703cmStNV7nPEEb2eIDx4csxc
D3A6TdtPGW/Kw9ZlT2H5iufjR2PKnwSIeiL4OgMK7ELblClkG+4ehqsZ54mOe9SM36oVjSGIZlQT
JX3qePTL5UBXtpVbo+bUZsj2/g0BxbrpqMjytYruXlZjFk/2TmERNi8OT+RNbWzwv01PPAkxjtQm
1gKvc0gYdgOt1MFn5C+Xu+zrxV0dTzh1pEcF1kiRlc2orm8FR0LNiKgeLYw0xIhNNxyacOrqNXXn
72oumD2eiI42Td2AdJfk9YNGLJOBCBWMo+nLejjoE0a1QlRwMMmuCX9WXHBgJ+axj1F4koLG6VSu
ctix9RlBwcSCZMxxwr3TGDFv+WbFSRJ44eAJi5oHHIskL6PNBUvv05pR9JX22e3hOGJeXrqmeXwG
Aq8Oh0095Bo38LjwGWqq3cMflnmg3NGm0Mn7sTGDHB5tFT8QYI2R2pAAumcDdcqJNDuS2YtPXK9Y
WHlLFIITWtTBPZlpXWJZ8Cysa3/N8vm7lmHWZPh0++Pr3a/njI+lOFcGzIt5C+8QAt6pn67Fea04
Ahe0mUSQxvh+ZKh0pZnGoQBWXwOST7MjlotDH5gWd/3M3EiUWgtIOhtOgj3adQWkMDd0x/ctbVDC
pzn6KjyAsAXtlErweFnp+/BnOqXZpY0NYYuvBDI2zb9v8U31pey07zBpq6S/R8D+M/26AG6LbIIE
LXpnJ7TxrhrVe6n+l1tzF/yKBBinQXq4je/W+JPzg2kpdW4Kh16Fi+2UMsiWja7fyEMyW6BA8Q1k
ex5iYZfDSEzj81Cgs6MObeOcdWA7x4teHksPsTHHH/8oiq4Uy3T4MWMTADgIFhZLbbQ4EezSzS3/
+RtnbHTquafIPQFOu0D9iQSn+rrbp9jDcOnAeZ+xjvLRlXbLibTSx925P0Z32I5ZSbhOKo6uMRtR
3OtufUV4yr8b87EUzd4YGOAIucQguHE4Ntwd76ZeOBZ+5ih9bzttWUi+rikHDkaMDkubzfGpUDnv
DbDgu56OggaQEu73AYEdqujY8mpg20odD5NXmisPfSSdzk7it8k9AoB7rL/GxkFHA9leV3PJ9PMD
VJ+nsA/PIQeiCWtppBYkGDo98LHYZqt6wt93HYcqdr70kskl3uuhfflPDIHvUlGT1x/h+GeAQz24
Powi3Ugb1HKhBCK+B304YJdlkr1cKs5I/1/ohU/z/J1gBtMsFkJbBMW8q9z5/xD7EnY8mZIhH7X3
Qzn8NPAIZ/iCt3Rsmnb1Cj9j2/3pTAOduzaPpp//jFlmgPE54QhE8JcHeJHykg1npZ+SHde3+44t
FGGBY7znV0UA3WCv740PrsloYhCR1T6KNdezUXpddBz83FmNoncSeH4UUg5MepTHp7MukRTruqFX
KcMNYKZLzLvZO7v0/64WjmBlHBHJ/0eZBFEbtviCOqJqqSgAKZEQRIRX45xLazNi/lHDI/L+LeEj
iEQNxiFVM32xX7Sua7mRFUuR8A09spQZ5x8IUkefxIGukzyba7RuNf22iF0Z79Nm0aQi2rPBXEEW
ZrM1kW5I+pZPfVBmFV3HlmuVT7/Ai2ZX9O+bz6neueNzmgnRrAYxKVAGuZLsWT5AJjDgtLZPP/sq
a72WVDl8cKaBkZBbjy645I0E+UWjX39MGDucGanLTNm4+xHZeqExfJy4e1fG1CbebAM7uWE8BqPz
I5NXWUo5D3s6P0YMLk5ugzvx8CQ09FjamLhtVqRVkvEbdO/QcldFkpCbVyU/lqFuA3oKYhCRYw7r
/IBF3wxLcgi/Fz/0vWCUEmQsjsetvWkMvcfQqI67kZiyAS+4qSHFPqvGCFdGuUD8wIVpnVMmAY3D
ecy7nvHoGM4FGbsLrHp+7kuR7aGVd7FSgIrHGGb1VVQMnw5ncxkrFljELS1VoEOExCm+ZpW+0B2h
qp/TPqKkXN2FIz+qmRM/w7HBylHS2uoe6gZcDit187/6wKz8F5qeKvFpG9TYWzM7EZTf00V/HwbG
XSLhWVzjMw42h7Iw3P82WrqpYZCh/wlg5qWdez8yDkjBhJCWdzw9UWiJ4PBm5KthA+9dZwr0VeN3
XdxEIRH7mc6EtqDbNx1mWDCsYtapMGA6U1myZibHmonACaRNpNtRj9n5xx2W9GRmdl/0cLpwuQXx
FSUiP8fgbofSwzb7CCl5yEkU9s/U6RuTuTds24KYS8CySXcdn0T8+00Chf0eqcmIrDaLtFx+UrmQ
POPibmCUO0C99KwLG94l1YQ0ih8o3+mKRCPWhGGNLZTCf+dn6y8PB1SE406nIoU5+OqZbxc7deCg
HyCHALWVBUmzDXWlZtGbY0pFCp58pOuhadn+nN7FttJ5OnLpM/+lSMloJGWMlCRd9nm7ZoOBqi28
IG5UlgVJK6aeMKRdsC4MsWNDbatgqVZtqcMP2/4KtGfb7pQF7wUdHPvaFKHpnbAcEPErf28NGAQy
iodqQvM1/XuSVCWCZFKV0yo5sm0sQDQ3AGy1rB4mNSPpCnx8CMTeXcesz3H93dvjbfSz0V3oR2i9
o2WAhse9VAep9GUxHlbtX5Jg7ws+gw/NIEMjdIs0lMKU2+DUlbrooa8vWvPoRF55Z0PEa2pcBqVz
SYLvK9tA5vCXG9hbKqH9+HgNEHbK/5mkWY6lMxnJUY9VYZC+LnzoV1KHmM42AzmXCvU5OWDshq+C
8nYcbZcQ2ZIXOcG7CNaS0ucA+7muj1k8vw0DnJgJ8sL0RsEX59v8B2a4hdi4T+6M2ymH9lpWML+F
DscmQqFxfw14PYrXtiCVohOI77lS/MJgzZ1s4AnnhjOfBX0fSsVlkNs4RUwvC2BNFSHFDKiIH+Dl
u81MRnOi5LHim0yyoJCaEw1//tJLJ5wIgvC+ZdlJRI6VjoeoUFN+rQZlG5n8er2mleM6HTZrkjL/
cYptLkvdLym6gIpokoe7sfhrNvgIug9Hx61ouwuV2Yz2SD3f3AjnC5K6s7fFPzXmXve+tHHmOtow
pKeB3OSQhUsDEQwiWO9/L33PJ4Eck+OSnoy8Ds8/LRlZkWLcXVrS/AFFMgYW2lwTuJixNE+X/BLo
oEV+0acg9DN2qZLMoJizKWwrVSiI5XdAnJPbjYa5s3EFCTEPaCn4/19LPtlBPdI5Yrj3/1lv+Rsw
+4/5n1NJO6pwBYudQTZTBEVZaUGghk5mUIgaLg6MqCa+ELUjbs0qexTRZzL8Li4hJRLURkjeSOBz
MYN3eso15srZTEIUcFGCrDMfZ9iMzVA7evu4wFzXNhpcgPjILlNbnI8w+GvCsEupf/ooNpzDo61v
6s7jYKvZyzGsNjLWLCGuSKoaIsZUnglb1ep3I7tHQHOjTWYFam2P8QXEYOIkcpc0Zn8bdoVeLLWT
p7IEi4nUQZJePfzRU/IozR0IlMkEU9IgcRWP2bi4CAeWwratuQi67rFa1KosWkp3DXsjGlXYAKwz
Zrjoc0RJ3F/uqk2v8tH9YMX/LbM4ZDTjYgJOZw+UASJRvDuwN0E1CJZVXkGdAlrC9bNqynREYP3Q
jipVf9PlE+qFk3MU5racXVn3MoIL6EVG2a7CyV/vttmT2hSrH7aQC/aE03cYpIcv5enXilnDQ9pJ
ep5K+FDfVzSb2S6f3eXezJaHoCEPvEWLtbHh7e0gYrWu12z5cBwAtxgZ+eTL8ZuSLYzT1MpSmDzy
IkMsS7BOgRnK6555TDJFBUd0pc9B4700YTJg2WUkLQ4xXFA5eUeQUvhCm3jtbfdIycFaSp26SW8a
nQsbEMcnuOXdJYMjpd/A4sF6dx/2Z8RWTQ2KAKsySUTFG1zj2g5zIb6F8apmXfBGAhU3k2YIUavw
LnomOR7q61xdYAyIx4uPSdfYDh1TkW7z2ohjilYgJeYwSrk0SsxvmjbOGOsBvdhhDtY+pZqUbq+9
HzQ55sUM9C337k/qNTnGXTuYZDTpcnduKrxKfXLXULDIhwf6yQA6FcP+BugJMVwrR5O4yCMsJGb7
on3xTXoVSH2zOfYz/KWHbDuuOC2KVBKdW05cJEprK3OHeBvG0I/q0sGlfCeH8lltDn8fMlJgABG3
kGZtsPEDTUmo8rZITwzZ8K20MmbR8l7DSPSutHvUFPWGhmZUf+jvT8z/GcbcT19IFV4IqHvp+4af
bUgipdA+VwouJOirGKKHwc6mtf8TQQaIc9IzzhmbRL8OxIZpqgiIs/aUlKEA+DSMjDWD6TnBT1nD
t2kV5EhrEQNkdk2mk1IZsSEshgM8EFSVU9ezwWHACuZ3AxGnvuEW0DfB4BESg3t6ZfCp3zXskYrs
8lXw6nDIUATb1ALOnonn3kD4ZhUOfEDy7m+4t8KW/G8V7/cHO0Su2nNuf68OhZbMFsZICNJsF/Hf
603r4Dmo4tsxRrVAFtRhoxbaHSJwS8HUCxXEDKeanC5WY12mAfL4RuoKQIJNn3HZRVM/tkkpe+cC
paJ8uoBrFmhaSEutDskxY1jkNcR5CxynvejEA3s8VpwMTujpT6vpyXkqWqnb4+AmAbp4PUAPTmsj
5aJjayjPgrAoCTv85wsl247BfN91957t6pCG2c0pgrT5LTlqY3hVTuHUdHitrku1Y+jUj1TRUuiW
i/AbcZrNQzhXwBWx1SrBD9sweE9uaXu+igVmx1HPeMZYT85qMyRn7AKmHO5RQ+AQsKB59RJU0JmD
kFk5rTb1LjcKA2IQ0sGFfLrsAWajP3w5jsfK9F4cFH41B9glqm/K+B5iWoWHuqeU7Mj7hgIMCxKn
VO4MkICSBqKKNBov1oVYmMi6DpDvOYNvtKyD1ZrmwgCJ0qF3uiVaG0Obs2w0eLE6DDBMbkrpDlg2
FMz8q/xdCHfktA2VgI8wW313r4NcLN9Xt/nPpWts6SfQe8DqRNnrWxUlPrTHMYESDY0jLlpkibmC
BT210+ESsoOgnxkIXByH/GC10xMf0y1GAjGIKosRWXIg9B1REXy8fXQYVTmrwCMSBNVZ9ELJ2inU
Q6bqMwGYLNnl/c/HluUgwxICwWSXu6CUOba5cEasB4CG/2Xga7ipOOAn1EGQ9hwq5bQ6HxAKHbmf
iQjRFg7c/XkHmeWjH2jqcafIdiWEKH4nNSG7XPA9zHwQia7V4oU4k/XSC/9YEtmQY9kwG8c2NkvU
w4v/cSIYwhrTdXyBLmGuuQYI5AzdNPAB5NwWTesCil7keirrHE3G9r+9s9ExOUqHKzrB4pRJS66p
pt+lmMtjdeYeSaLpp+TCEWBJBHB8xBS8SIr3mh/B9syBbeKqyQU3Q2MM/RgCYCyVp4zhwlp8+iEc
HByKpR+ZsVYNe7FxDau6zMnPaE3c4iZWW+bCO12NjiABddRAXEJz+9KtVxGKj9vczGoIpBE8bB6m
Nekw8T4ys1H7SsSDwH2gnS7l3jpk0CaSXSnBx0PDH/gv8mPAKIgkRXOgTeJk3HWvBSguT7GP7JWb
qahv+tmUTIIetOIlPCMFfM2JkppAixvrR0Cb8wO/3jBl0OjV2aK4AOY7WfKQ5WnUlfmcpF9dJSoM
5HbC7R9voDUJ2k6MLBn9f1H5togbIyYedDmR/zKZ93M2CXl0aBSr169lrDw4GO45q/mFVxUQxppp
+uSC7bgu/XWjb4dI5rPgI/jOwUXSgX2Ma/35cwftQAIam/YRBm4YBZF4uu7dRFaYF9FpcF6AfgZ6
IRhINgjdGCMRtysUysis9G+ssGzeQCO/6VyouzSeHN+oZrOMubYTQkrBQw11ftFpCjRiCfzBR3Kp
8JUDinhYCQkZ86xUbwxNGibYeLwC08aAeBBQHgkpmvd+WRX5nf2+zSOKGczLPx3pZqZt/4yPnAnK
RZmKm+KGDztQu4JroWRgjO3CuRZAy/HiZvArEAm3ji8M92HIqprm45CxZSxHo9ky73QCFDNQNLJq
ndCnU40OURl4lOVxyxuY6q2bgl6enCAQR5gr1mJcNf5zA6ZVUqjzyQE397AtKxDmBFqz9F9rymrH
2rKA430FFT4kzRpHv/1jfslfstsvCEnQ0ZWS6eWGnuLvwA6nYHg1puCei+i/kJZ3f/C4d9EVIesd
cRcdDs6m3Xl2gL+LnUJN4SAsMOL+bFswe8vwI2tPW5l5N4RypybKhml1i4SCiB14xAHfe9tzUodj
dwLG+Fpw0Nbz/qjqN/H8tDtwp74aXFDzyVNRDl9NBcnYuSgaGC1RfnFQvr3gc4CEuKeelliKYpEL
ZWCGEF0gz6/ALWOwQH1lkx2KU92oO8PFClzF51ihr9h0s9Yeg/ggRj8zS1IoXkRgXBVyMCP8VTMy
V5Y3Bm9kehpQZ2+YFnj01qyQaKyTpxUtq4PvKRMMmqyFBRml8kbaoyAPUZfljYNgZKiebkzU4dFY
4IRGLHBG0Fo1AjUDxo6is8aq2ps2WGASU2smyoXl+WhXryeY0Fr42y1LH+/g1edBrkW8czV8w4bh
sssxhfzKCNE/gLScnRJVTHzkrmbWoIxPdbZb4me4p+NDYecvlOMrMBT419lx+v0Z1QhNwM3O2vY+
SlAkty9UBVqBTeBKUT7aSZUqtVHlqVEGbnh648vexdTV3T+mcJyXVYkPz/W6LbhkNdXKdlqFATPy
lPdOVjrTOlIuzcnchj/wHIuHe0/xi4pvFa51TzXnEAv2MHMnToPxlezNgiqaz96SDyq8koVxnwm5
tXQYzSHv73qtumXrEYqm2V1CjVib9UhS7/J4o+/nPdQhsOSt1AcDZa8qI9i9EXgA4dxVjCUhP+Mu
LnWtZbXHObug9xiPSDAp9WP+r3LnDBRmmUREzIXmMWFuWV2ou1b7wQs4ZFrBk3BcsvMuuaHc/R2w
kaW7HtZzr4glNmPZfI82LNf/0wEYEX1f6gZzQOYUV+TUHTD1vqjL3ct6QUJGrvjY2++zaJH8pzmL
Bp3YZWTCpnuZLrVINgCfMxK2bYdhgS6nqBtJqS/M6Kyok2aSUpTZ3UMGVIJqAUajK4Im68PBMtBF
YdCryxP/r41wgce5AYGEEVHuY5tHVKb3P5L7n6krOiO53h60CB10KvGRn7oiSLR8mVn5s0KQ7DyD
0DCdnneEHK5yknTnjpLdN6PbHfahlg8YWwTtL2346js2REnZPcccvzxvn2te7e96Eq8bw5g0VlKm
z2l7QkuSqI1ULk2weIsxpVnqyFO/fCOKRf6CrTnVdMn2y8XJ7CzDdGtD5eYGYcrRVWoKWuMLv/tJ
4HXiKTZfwCOsFrdnJC5HhE6Z0OZHeUAaEN/xuKL09PbLj2oR+78Z5rBTxTZ3Oj1Al1d8nbWyvFY5
1ROLhDTG8JEBkdOf6ezKZg4kx/NkT7fO8Vvlr8Brl8GQoWajerFGnpJk3xLCKCI2v9AUDHcsby93
0XWIeoEXsMHaXhSXIWQrnryURxoht1+RW3Rt5sum2ob11ReV+awWay6UilZ4a1WOFGqp0iHKsDKm
vo5Yxv4Kc/LFuNojsWhV74z11QtpU8IdNHCw/SrDvjhun6kC8ICxvp4ZKTv3HMPyJlvU9P0nM2Wm
7c+8URS0V9SO2JdJziFR7Tmlxi0xhA55jc5hTrQwy1H0iOfCh5TRg4OuhFuiDOOjSNS9NN1XiR+A
79gcMZ0uVndO9QZJsYllI07aA/wkZhij8/geyobwTDe91pERungdJqKUrOR4HQnj7O1KyGMszKrE
Vns+GQjtJN3fd8CnJ2wBBJfKo8CKG3UJgLv6D3IAKaDtUsQYjnbhDaTfM7vBqvlEmVMAhjXsaoCR
PtUMDDyZOekVVBsmBz2vLpIedakU46FA14wOPSbmBJWg/RK1gTGyAryIiSGzZHrsMMdsQgzA27Yx
YjncV9b1nuF5OwewsJ0sxrpIFd9135gIGatHyYy05jFuuEWZrGq6WVnlHyvtMZaRpEEl4AqHikgv
HGK9zHjt4n8PVaB2vn1eWzv26DJW6UhlTWSunkHJvvJGTsLM3bX9TRqFE1BtrwVoyJZ3718HckIX
gzzxKX6YoI/PZpofRBVdTcTEy8DGq7qXh68Qq8SKQ90SQSqCUorqIAXwXQBAy0Ue/AF+ueZ7lNB8
D+SbTSL0dZICAJIwJdpzEAXp2l+kA42c7WX9YFUq6VnZDmflHt5xLklKG1UBjPqi5VrrRlm+XNw6
FPzDf1c9UwhUkljJaeaWD0sAkn9oavhraFsU4V0iMiDnyzpxUKWWFfaz8zJ0Pfy/3GcuLNl6JWMt
v2XOAIUOJDImRxlGkfn6aaRE/vGkpDNvwQyHxSgFJKZWGyOiDtkIUB/RNtVv5z9gUV0YR0lXIYlJ
Mzp1++p6Cg9kdyOj+wWxhM8Fr0s4c0IZDofWPN37fONoL6PvK3vXp5Ll2RCUJnwNVfmxGJ4zgM48
g1mthkpXjIRu3z4g8g9xmQbl2vU9/UIfID9zrExvwUPdp9qS82Qs4xN9oUfwKONpxbsok/gRSPRr
HiHQw2yjV105jV7Vbgrd+ImU8CoTHXspL3p0spvF6K5SgwoBtpPBRtJYrqrniJ/Rlaoht+1fj8VQ
C+VUEO4LTKgOpliLmZCZAqCne12zL3TNN8AwvxWINU3UKA0CcxHiDniRgb3M7fFU/LDZ9qKzE2W/
xkUMpjDu6l4XVb6BQ1Tc53NcGiRY0bnTNh3W/T3O5TgRE19ShNZzWBiD50cMmUTH4urMlxpwXnxO
SxSh3SJ2b5SlbxDVr5LwrEowrBzFkZ/hmER++WUyLE8BkGAkMRk3/18QbbKpkKwJsfyYSz4FWrF5
qd5wEWyzTyGRqSZGBLc0gxHBY2qCchIR/Hk5wBDaF5zRAp3sihNzBP2CQ+rbZjGfnkJv0Sc3EWhT
kgQ3BGlGfUEHbFn8l27z4D43fXaptCN1nAkKtOtNQ0o8u+AulwnZYKC+9Tk000ky0FQ7bGrVVHoQ
ikZy6vhwnb3Cf726LjBuVvRGKc3YL17Nl8Xwo5ZlOASayUdjp8dsTzBVTbVCF8rttvOhlMiK6d4b
0hR9vLHewknnlaXrIl2UhNvSyQegCrFIE1/9Td3QuXCVeO+T11kLdC7E0YhasknGhNfPtH4Xdjwg
EExha/pmIHdQsnSbM0Zg3tukTqUkmWiVR3sxqenRNN/Kz/ILLUWCBhs9uSdqM5NUQnoPmgQVeLb5
sXPtgy4TuSh9/Ty37agsMJnfQUy6VWVk4T9oxTyh1niKwUZx9jxp6D5lLUHgYo+sypvvrmBE6WwV
efpq5na++2MKetiXKimWCvmiw0HtY4KBSW1r0lmwkNrc9Dg3u8QZN9Ov4wjQ9XA2y2unpnzImD19
yLnMEbW8e0E1B19dhxr5qYRTOw9lHzTBOtQ80MBFMXhCc/ykxH0T5T8JD4flmdYsc0lZEoOqMM/N
8LEPbVs4/iCmC0draUGjNp9X5N0XGXQqjq89tLgkYfP/sf3efW8BeWp9iRbwOM2tUgFWpvASYFR6
pxX+X/DSOVXKqUrupULAAb7ok5S0ae6A/bmbYWpwtgrEwX3x7AjHZl/AKF1vzXX3tyEqAhNBxnU7
BNxP0aanLyXGfze36TZo/S4W6ZnLu554u7wUuWeeee5gUTHXtFICrESULw4LE0J6lu8KLsyaXYHE
qBmxER7sr07a6VjPEpA/T3OUuD+7pVQ9zXwUek7MVtPpHvbajKw9aBeKJaeGqsBDLUpLrZlHidcm
u9EvwEJ983gV3Nb8rJPgd+Mh62a7A6bc8Gw582K0sQihJLu+jvrFxOIBW3qUUPdgfF4BzEqHUf0q
JCs3fZYZGrQ93LMKRuCUXlNluH+7hKWNGUu8WTIZi2GZ5dZbNHMYzch2Hb6Ye3qu9qLO5gIXMwqJ
mtdRDcES1flK1jy45kF4WlfesLMkpgPJeDobXAkkEEeoqi8xmxQRP/5GPU013dwUqBX4nX4W2jO3
PNb6KBjsrS5gdMIWNG6CbnZBxT523THs6ixjFbc5I4fWA+z+jG0HwkKhrZi9GQScgOjwOCwCntKu
2P7nsOs1Y3FcrngkQ1s6CYnOcJlFFv0BZ1yiEiOzh4O0EGM1N9WBhd28I4AS7r9+BqY5Vymev32Q
3LxYwFF4dX7nG085fgkJIgaQ97yd9gJAjU2HuOGlF6MdWjpGfKc+0al6JdFSoJeEBYZzuskLTQ59
B3yrUODYQov/HJJAMuuTNMFM1BP2ngmw9Ajen4G7aR2koiCkxaa8nZGI9m+JVFXlVP+ba4Cy71pR
iMzIT7hZ5H5aWt6CcDRuSKu6sPmxLzTsI80LBaPu+9Kna2ow79dnR7m1H5d8G50faEXaPe6KO/Ex
UXTf2x1E3c03VvIgPrxTeVMARDCu12qnVTKUOlK98adol0Il0kErtA5hEjfgm89CrwLnagKRFs+q
BLd4NZ6D1Fnb9bSyu/Ca2jRT5a9IKNn1EJw8cBR4UMoA+sIuXzL1UVWUhh7eoxh43Hp8u3PmHdzP
4xOQ2pzuTZFeXkF9dGP4YR5DnKCcEdy2ii1FzG8RkFLH2zU4lGGlb/eoKIiOXF9otbCs9UrUs/iv
P/vxru/qTr8+1rKpRp1Qo6e1FG1HnA38NbIhIWukl4c3P6i7I/NjaSxCKBfwT+q+X2lE4UeoCEi+
FBdZ5g9Q00v0WfmpR+bSc5pgA2KRJml9iS1bT6Gfo1xb6QgCHGhuaG9dvgK9dH8BYkIdLRFxljuI
n2KnDogGYFoXlHOR9IDAznEaXRmvfeVhpYmEfdu/JB9d14jEkojm9DIMNhzK+QOV5CicKdIz/sAh
nfXlBRX3bbxB9gHMJb97RFsyw0Rbu2wOy1zwqgNWhd2/LgpGsMaWxpGhhcauVwyy1J6CTzPo/PZM
+wyAKsJ+OFOHBAYmjq3H7WbDzNJKockrvYrnNoXc4df/vMqyOzN34rtscyQomhLTffjxwF9OQ9Kl
S2MbPPWna9okgUne80ukGEqorl8ERQ95flSi8RUwPm1GOUw56i2jT3Fov7hHE+8uWiGGUuFiQJtR
v6qfCO/P9t/gGy+SYgqvfQA4+bKb7TuN+LzKwji3jaJ0gFLe6ZambSCCCzH7YomG8eEiA0SwuBqz
L9gyclP8nwBrufpiUxjSTuowHV+gn5SVSAlVTb+QpoFww9Zh31JVC7HjkglgwjbkVCQOMseZv7nU
B+bdLQVP5XcwyXtbMeiu0elpOa/zgDq+UuCaSqKBi9NJg43GyZ7kKQwReiLM3K3JuluWrUCqI/9i
scdvlug5F8OERgaOXBwUbyJEwBUo7VonQ37BCKKnJV1aBVpfc7oRtwvPArUidxYHaQH/FuqtEyqT
O8AsswRB1wcKa5wmcU6NK0qL7+eimNCe4QHioCWzIbZwg6IaMlbsd1HuPFUC+K0LkdRu/EYDPxFo
quiWx7ADv/amW6T/fSj1Il/6/584z4ua49d+IbhYD49U5EvzhTK3rpLE2a46kz28WZ2hk04RPrt4
SyCUsNL0X0jCeUule/Wvia2eZsike/WTo8BY5OcG0O97O0RLepr6kHPtq7csks0yQFm1X+lidtGX
jPxPoUrrxsJs0feIyEHSQ1R/3FhsB/1N5neUyA0v2aikDRmv5wkyp0EzRxIM8eptMWlKdvsUYZ97
WMw2Impm4dMaa36Y+kkFSmY7RgHKOv/244PD1gIzWXWOvmsgwSFbyQYy0IMy5ACAZjf9j9t3s3S6
1YhwKMLoLwy/im2XUMf7hfxiTdHWcIbfISZXX0opDPj+1M2UlD8Uq/HdhCTE+jekbqDcJrpxMjT5
WRztMvGoFGja288Y7QMk8OiIXYOyCRruVjl1TzAFeLXKyul1tRp6B9fztekNkwFQpA9Rl1yijhnP
tHtC0zezLQ6UB+B7HyOwov7PFsLlykb5I8nDzFLNEOdXZcOT05luPv/5mtugWoC+1LS4QH7nNGNO
3/G2r4tTktlgoFEt/l4b82FaadpzDrbGiidaxmjl7cYL0cD1Ayo7i1spHLWXSBTYMMkj5CgK/s8L
xp+GRJhojqm3jEHTA/Ppo+xM074a72Zoj6TMZ7EgofEIqv7rJea0FyJe3K2GFzEjkRvyiYO17tlO
mANLFPArYNFh/qYESX3sCbFcA+JplIY4Nv2NuPu9Bj5KZ8DkQ4UEWBWLitQV1krI2MENHQ77K31M
HipZIAkAIwbsFr2Keqhg5X+/OKJzL+MJ0j9DZMYmR2CnYFu0DBZogYuEeG6DraPlI1nK7LjMKBlC
BsJ4ff4ooK9oIaA0WB/SCrCiLTgiqzZR3P8yol5BKHPBRXafYAMKqMeeQF6ctevhd+hMVObT7aK9
ZDCud6BltIo9mdEPYJ19aXoKkd52zh9rcyyKAFt6vQLGudaL8gJTU/jgBXtxkaUeOefjxyuq5St4
XDoylBH4eyt7O38kXG+DH2BDWw7Aag0C6TQcfR7wi9i7MVjX7arqnZfW/tJI2EjJJSAmv/d8WIp/
qiqHuu6fneQ0N3+aYI2NytFX6cEWokYbrPevFurHkjmK/lnzxxUlHNIQ/yVJJ43awD+hRfVr0YWV
/BL+PJjrfSRYOed/yb6PC9kGNaCFz5hCSBmfvfDILaoQV1LXyB6PIWWZ+UGhYRAW8euuiqui8bfG
xpPvG5C1DhwFT8jPWDVGcwTWkycXswnv2yOVzoEdmbsTkVqLRIDlUmczXhfQSA3bUrR5vjkaCQv5
gSKwoA3SJ5UlfJiwzf9Pvlezo+tw5PEDNktbNd+C7hfTyyweQG6X/Kqo7QydMvfvXANpYEHiVu+X
io16DygrONShYMNy+2f7uT+B/XOmM4GESG24p3aTrOcL+wXUVoXdBL1lpUl6H8iA0xnA4wRGM/co
ongCzjw0zkZ2MWDkw6MvMTAZoqsgzY2JC+TrFIwBZZAs21GptNJpf+kzNhCfYY/fFudVl7kF1GTY
JRJOY2cKL6UmrTOyhPxMy72plllorcUN5P5Kp/8EFQpsUICrLkkpjOpO9cpm3/xtqWwFoYuNJXEI
gLmypzCRubkV3xNK4qubyj47dKrxJ96MwOEdwoPwiSy9WL+jqhAHAh+9Xk29liKRKodRzQCtmpL7
4OE8nYOaQ2qP9Ibr/GTw8DQHzaTzSctKk/IgaxykTw8hGcK3laRNZv46RhCz4pn92Rh/ogOa6DB1
HHK8UITePjKPREnF2dcDM0F4AqPh+WO9vefWgGpTk4uhrDO6YathiR2kvDLZrGQ9RSDB7bVAG396
QISV2/2ZDbLxojZMpCLZ5nWukaEzHsbmYp8jYZ/jivMbPpM3+l29hHwtwF8fkh/IbrKMq/MBTuVw
5gADHejtHbZN+kUglN7WE71gHINXSt/75vm8VmjDOIzvD9TTeUQ0QgZZAZZX6ZFLc8+xVFfjoo0+
nZCB8a59A/+gIA0pq/MlaXy4irYyCI4vOxey/cXi0eZNut3VUZD7izqn2KUD3xHmjZfm+hvz5xHq
gU3bfkMzhCzytU1sOCYnu9OIS/5PE9YLZkKA3fG9ORjWSUt6K+q16mKPSFrbvCuu7KuFUv5Sb3vj
DGEE37uW9+2IQITm8rGtke7MQDWE6ECRNKdGYWKsUBn9i+oUikSBc4+AFdEtCwea/ktvyjXlAfaC
w42z5gNx3iRHITfeqjBbOgc+DKnaSJ+rqzrprvpvG/MXArWb4VXydaB0EXFQhV/jnJVFdf5tM8kH
A2Bi5mQtQKAt07kivjlfXWMh8EkK54jguOqabX4jZhF5Bkck/9jKINhv6NWRCFL3h/Mn3oTgRf/d
onrU64NU6+VNs1U1qBpBsDgm62SKRi0pdlJ4Lrl1XvDjdLa69bRZoiI6fsUXAOqpkEI8b25W5Jt5
TmrqkKB1Z5+Ofg4FqHHNrl/UR9mAueHrMtqTpE4GFCitznvuXDT+51/t0rvkrmweRWCkN2YFg7hM
pqbpMlq45lIlrrhSaL65GvBLxOqKlhCAH3eo1hJSboFWvDACjwXYWanqch3gBjgWJr7LXAH+qcLS
3KM95scR/iIMv+u/xYZQXqkaS6KBo7fMJBe5hqudDSTrhGoyiJJm3ZtVGcvA3dX+AVgksp1aLpTR
9fU7mZmOV7cCRxHexACsXD7ooCG/cf1zEFM0IbAd/wzD72XBBR5zCJ73RkQSk2q6YemJyPUp6L9c
xiXjDu0KEKbY2nQM50mxOkj2XrQTsXm+o5Hk7XjWz/8YyQ6PHO4uSEPWqRp3Ejf3uG7HAy8rnccg
Xptz4vRZbRKHXIOu3fNghPHRPXuTRk/wypNzovjY4Sl1o9rdBucy8eLVZiltDbfqMi1IV4bwbnct
9+iQe4/0MWZFL/wpUsR3P6iAPUXd5V397lzTH/sOweyGp6+8yycDPis7M7xp42VfVMd8XTtEy6WT
dd4WubRD5mOtm4viyxsH4aoo1CHofJXn0i+n37S+IycixCeOEfn+B86S1+W6/l468gZ8P5cgLEGX
oxy7EHD/jedun9F0H8zHsEjXxOA4d/ks/8DQPQE5aUsd2zstIe25zFBgGJy94Qglf3Y5z71GEGy+
bzC7XLvj3KbkWbkoY0WSgo/cJ0WWfZRPgG35MFFkhhw3qM/WXmcFsuEIlVMmFkRfVCfha+A95zI7
MSWDXr8ZNxcOVAMyOlV50kZqi3wiHHD1WJieNnZ0Di+XH8UC/QCBQhcxXwleXDrlwJls6jbZL7pu
jc7mpnd8bklP3uHJKI2a1np9RDzNb1Fc8E7oZodGm7zve4v6vKOrpIJ47/qXG821RCX0agsp/F+i
4fS1h8OS7wq8P+BT0d5Fd02Jn9ivO3XMOewZLgvkVN6vOB/aFaQqk3aswE/DAXu2hjJoELpHHoXP
2bELOHL07XvPVxmdXW8zf/JvKQUpE5ZVfc++Bkhax8vjFUkpu25Z8RQAg0mx9QBZzIaiVS39EOQg
lCG51Rxt8hp5rWXmAD0DRMvmtOT4HAbVg/n1WLTLCg1oKrzInWNktC3f8vzO0WFXAAShb6p1AcTe
8m47/YD9ZNk2u91TjeU99WmmWkaE9QdOy8c1bXJbhKdjqimPc7C8MJdMxbSoWBLrZn4Gsb15aia2
Jne41u+1r82r5If4Yjj4BpsHKVbo7MoSKwO4pvt6oQY5yMbCGYKNKu9QY9EA7xQODwROSC+BVThZ
JYmgqYWKU05It6JV25OrEgAe5d2rE1xKdTtAHuoYfPekbKo5x4wr74vqbwrv08d7ytehduxkdC51
FKfF2fDx4reDSu1jgZXJEeL5au5PLxGyy5z/HSTr4USpOIl2yLDCybrMzoDBvDIFxrHc5m4tgvuz
dOYpIMfpTfnbRwiRKjjnFU2sYuL9D//YDqTxnV0ltipkmLemNmTI+1bmJgB4DQ+TSikCeliYwAnn
6CtVxTZ6BvIGBaBPqVG3cs/msEYdIizWklq2U0Tzx8CiJZbqjCaGpT5v+Cpten2AqmQbQxtt4rO1
Mgx5o9ZRuevL1sYJDvbCK689HlPc6fpZoHpco2TSOirV3N+BxMlxfnJMvR3ysmIkHPcy5SiPvddr
UdcjicQq/0uvFpt0UHUTFmfh9VbvOpw60YGU+TLu+tvp6gAdWGn2OmnFtUdltt1wcjnW90pX2ptz
yb5ZFeZw/9IXlpXeOwC/6Qgg94W4RA1MOX7YI7UBimh46d5kEWXJdM4AKwXn4GwD+5PT/69hkLAa
+vrVobn8ICq2oF6S3+yJn88Uha0jr9NdPD7iUcIL59aIq5VYa4uHPHVOUSN5Fafb3bEn4nGVKzDN
4pNBeSzYX9QW3oJtX4YFK0ZO0819COnILpHgLPuQDlsY/lltL/d6ty09DnC7fah/LsqUZejVEM5M
Lo9fGAO/XthI9F3uKlCMmVOQtBB1hNovIDIRQKNMbgzBM5OhLKG6bFZYhSQMsl1Elx25xiWEiU/h
I/jcEkW8chgFOMad95G0eC27RGxyJzePERisEc24IGQ1kDmQLphmciqNTCNqjJoWuX1WS7f7+SiC
n3YVFty7VD62AOdmZBWgFr55vdrAYmM/oTf9O6euLxLdngazfjE/slEln95UMSJEkX51YPF7apre
Cx44mxkAce4O+rAsZRaUPmtbnZ7LZ/VSUAAtgUkdTaa2fG0VayQi4sax8L9ImkK0j4FBapLIrarW
UpqGR9Vlk490Tx2ouWFa7ahJt1za6vBvjYChDexga4pjhOmqUkTHWuuImlL70ZzcLW0qUu8mXaFU
ryO5NI53L/TQYbMBzTMgj+rBxNV/kQG3SHjTSrrMVBKaqbn6JO/hZageBL78mrFArmv7UDcxRYXU
BHeS1xLz8M3aPREgRBnb4DUroPPnmwpecuT7W4mptVGO8poTess6XbQjxXF1MMAKIoIJfbfm9bpr
NVvM9S1POmDA+UqDJIsy9gP+eu32ViwFnWqA/Mbxbrd3weRRdh1vUQyMnBkp5sFoN+1THTE84YV4
E6bL887ZfDwYiYUnt6pOMJZ/toE5tTlmu0QECbXgjNk4Qs5fgzBG3HfpMvXUH4fXD219dX5+5aYl
L3cVLrG4ruGCYIqY8LCEX8PjUtqGu/WfsRvMB7aqFF+vGW6iV+/H3r05RFitcvThx/F1fXI+33Vd
feThsnfqOeEeDWUr3cPdWmXgRgzO0NsiYq7ECUrFA0olqinoTzM5UrC7JbCmo5vQZPCb/t49yutk
7NRE4Zw6Eev+hvyyVRqvGC48u72s/c8bekF6Gqgg67JCWcZ8KwQX+pVuW+aZ4TRm8Pjc/iKdRaVG
K2MyBd1agEA0799j2m/ZgfogiWINaslPmxrrPbQqnLStTq3L4iycgn7PkRTBskuN8EuPeWelkR+h
l3SUyzmqGwc6VxUp7TPCQ2AeDdB4frzF/o4AM+TTA6zJ6ncrp6XVxW+cdDf2TzbEme8a1esDuNcV
hf1Lt7cBYqMIVLHfb6GEXeh6cthCru3mk72ZW2FTrtkEy5+dnjNDD+lE6LUaTGOGEJKvOzmrGEkT
BDV296nVC9UcqynmeQIvSCrex7kJfH63J5Tn55cm9Tak25MD66FMLeb1UzqQlMHNoUbJzBwbiyr0
GKkyEgcx3jY0BUzUOI7Jf3tiOaYrtUuuUEaa81nZrOHKf7AIyBp2tiQADKij42IPnBgCvPAhoxZV
nuz8SoATAdx10KwXwWQKKKrILx4Yq3C3x0MXGJDHZ6a8yZRWByQ/StAlaL8NmzoB1QNISj7lJGKH
023M/bbid0ghDL/xQGJ1vMnhHhT25O1K0hvVst0kr7YMqnR05LHJ3EoAJIzZC4mfoqOUYCR66q47
gPcFM12qm6BrlPWgkjy4kSZcIVPsEzJtIfX2mnZbODA9VvgHuyRMnIo9CExyoUzhKHwxMaWbKZwm
fxrFISL2DLwMlkLhBPRAfNjYMNgbVgt61iys4KCCA5M6UuMIPdEm50jzS9ow76tE9P9wzlVe4rA+
k5g1Tl+3ugy6YannY5DdntntczJ8aICccU2wecuGVA23MJxen288YsQCPNae663v8WcQQHngbWTx
dvXvuJX84eaZT/cP5fdTyahaQ97u7GPpkNSKTkitjqoCxar4Pu5O/RKDEaKDduSMwI3gOHBW2bdD
3w8yNcuqQ+VNJA/imt/rZTPWPVMnnEFMgwuOj9Rmj5z905XZbocbRry/7ZFHQ3D7IHAPe4CzDj2i
zhuuu8Efkq8KllJmLNp1ZG45zUceWSmIBtqFDOX6epRCiUtA3JxIpgmDwtVuQwNQ23erYsM+7GJt
FK9D7VwzO9FQAkgmT4hLOs0ianPDP6/qTPWlr9LKHFGx5q1q/P0TJyYJSIpPJRmkpStFsYMLn9Mw
v9plz6uReOBADhgCsWxzJCgkm8bUzg9aAC/dmA/Sj1O02QuPlfHcNnR0swbJjP9zDT2mp9mfqjrG
wY/LaAyRzlV4VAlAEY+KJPPmBQQoQeDWDK0C788wVUfzl53rcwLt6Ufs/HpIm5zvQDOV9jnSZOHA
/u6RsgdzknlNqjlaPeHobBsjCaEkZMgqZl9S9hKodyJ6xm2NwBdpKRpHmUr5HrV7kjPsp40bmNd9
MJpGILMrJRRuyDKK6fipPQSk3p23ByJFC6IdQDf69bG0pCanyMnkfCKpz+e9TlAbpWWoPswFDuUq
dFs7sOYmSfkIB+x50ZT1YjmNfSNmk7VXymWfq60IUTKcnxeNeBGQxAyYu2sra5Uum4X5SH1/F59r
Dgg8OONlpxzYBBYMsCfdvH5k/Sdy53l2Nk3UTSwrNYy9uOY2AT0AbuyqsiO/PIIPVkcLj5sUjyYx
1KD1kj0NGFgOcxI6JFnrLHOl98yxiF69XsRCZSjifXtx6Om1AUox7soAzJZSDi/1NDKYeUbDfu65
JvR9SXFfGdeG8dk4Y+m18/wx4QuXade82LD8yZOi6hmuc68VwZ9a6JxlCLk6NnOciRNhwoJhEitN
blgVeAaXWUM9UYiDXT/nkEVz5eXTPhpeQTz2RohgONbYMtrlpzznPaSX1j0zHcGhL91Za03d045o
lVfdCqe14t4Zjk3My38NimFNxxZSRF/NDKwNHygqqSMylckzSnXiEBe9bcBatTb7hUiBgwB0JDH3
khySBQkBGVMjJSPaHccHf1/jpEre5+rHZ0AMKxwn2zSqEczYTvrWx8N91TnZaU15LWGRVuDtjy1u
Hw7cvr01v47lqsFTr8fJ3w1i1Bxr9RdDkYlDSQUA+LwqAiIw9fkL9+gc/EY7DIteMSZ48SKdc4BB
gAtTzuCu2c6YYbOvSnH6wt7Jn3aiCeJj11isHd+Nslw0vJA5AgpuFPHoK7+9JL2p+gnrU38kmIc3
jq9aYGhwJ4Bp6tF0mC5BH9R4mES1dp/3Aqr0LhmE8w1Q+ZeidXSobpCf4peP0deJ0HeCya4KBb3l
6ckk9vxaN3RP0ZRqrcOEst6sE6fku33IztrqtMpsf8WEOvFCFTAyeCWOc9HlcPAFbvmtNy1aiO4S
zk6g6vvNvHBAlLhSmMn4fpmYNW2XJjtIRujp5tk158m8yBMO8Lsv/yrj/ZejiwFHT7bBlTw3JHhT
3dej1VxfbV5ii3bW1Qd5Gez2i2c4OypekmiiL/6UWD1Jau2Ars9WiYzewD2MSlXjSK48MqqLx+h4
RD6yppXE8Hu4hS7uKFFn7nFX4jTt1zmoMiNHasZRzzBRL9QiDNeLBJPpRub8hadfejNeI6w4VkzB
ccK++cYVRx6Y7sw5fWT2iuddXlFavEjjAVnMV75UUo63tFtshrI3Go9FBISW487veEcuNCCwvkAK
5PHFbO4qJdg27jYYJ4Ds7i2x6nxojjQAeFumm3j1dcvMA2ac1vTIIqdwj6pwczqzB/KVT54Fq2WY
+Dl5zoT/HWI0ZIDGJCRzGBrO67aDvpJKP749fu4ZOyes4d2YC+mZLZBLreT7ZSj/bstENzTJ2EhP
OK4537UTfcG/eZa9HX9NRd1Z7srYLAZFWiD8iqcrCM8choSVI7DGEZ+WjEL+wbum4Rdv+Z6atxdG
NIuOYeE9oAQT2EokSYsmjTbpjGeLVfeTawce4dQqRMap8d/t1bmzc8LRTJtsXCsGw+2K0X+V9p7J
zBb6kun1Zkpzi4sfLKjrHY5X/eiSfUXQXcN13ZKQiuuw5QHKJcW5lWU7Ec/fVSUdWvn0dEr/l/MB
4OvwLrh6p7+SMTwve4/vhKTD8Bi+G3LqfFu7/9NMA0Xs6LtxTAmZMtfHxjI7m3Ku8jtkO6ewSkR8
uu8RH34QFBW4cX9tURlnNZ+TU6vfTZQuHgvfSEh5iwJmSYo/DtFLTO06fnWnUeThpqQNRA8VOW75
3ZS2yVZo8FiCAunhd4tnFfUw5Q65zvbCiM2qdHtvWxF2uBwYGnqfdU2XbEXuanHzrpYmzunzU8nP
zjN7CMEFLBsfm8GFKHRI4ry/DBa0bSg750A3kff9z2WInyazPlTnNvIk3bAhpOpF7ZovNXCdSkhU
+LA5VGHejHqYdE5recJwxu3eoARxckr8spD7yJzZvwKbiNXEOpMteIyndq9UjWjodrX5d2ePh+ai
JKfqGklAYlzvBQEypa7Kxo1+AiUZ/M6xOjuVkuPFoTUGDvIZmkXQqr/xpiSmq9BrTopJdhIZQtvJ
YGxr47h7XcjlfRcYP0HcAi81A16m0jUaQrerpo44Di0iJqJGSVufodZX3lSPL/UDIU/cSt8EjzdM
cm8yv0hsrdKMIhaAocLB7jte8rr6Yq6SmZh9+NhYzxP7SCKUfMM5PK0+hD9prtYabOcG4gu5BFQ9
k7zMn9V6tNVXpxi/7pK4OyED7gEimPtNYsBbim9u61D7Y7oZHOPCQFzyay1+CzsHT7lbBMO8et60
1MtHhd8zNIxQQZ4Z9Iq5q0e7oytQzwLZWqMamQuwLp9e6Jlnt09Tgb4bWkV5hfjGGSVeU9JAXye+
PMrsnb2aYYXvjl4aK9u4bolASUgeMxQafzqk/EIs3V04+gdDhfNTV3qenRJgx65IFbKGuoV42Fa2
Yao6zRE4qDbtszudCIAtqo4/6H2fpyhl7RZAnL2Fc7OTua2Urz9ixfv65b6+HkabIwEiyprbZNSr
3/ttSq71W5arI8m5MdwhD56CSE3gsfKw7Vs5cWi31oEKZl9KbmCMFqeOjejd6xPmb2X9L3jhKdTK
3GcBRWB9bpnQRsJPrjICKoDYLGEazReB906GXsDXPRntC9uEXR6m4nia/L7J3pErhJ2k7kdJzWA5
nlQS7qbSSWSKI4OM6ivs7dM2bRP/owOCv8ylX4hnFMRdSSgVH0k3KPM05c9MlyNYOsxvEZvK9kc4
wwE39LVcU+CJ4vKdSjScnlzyTjGPGuedrnZsN0G49QMr7r/4joWFirvu4SqSSbXyRU2y/ytEe4SW
WqKnIOBvUlVMLEIrnbr48tQeb8zHKlwxOm/ldFjgs3df/eLHAjqwi3sUQCLDOxApUAR9PVdRByQn
j0xryHWb22LOu2m7IOQqD8bbV4MJapIdmpSFRhEDvXomBOi9cS8k18arU3gIjueRQmLf1p8dcOXi
n20GBboJ9xYzqoP4lQEVFeork8sjYRaIgb0jsn2hUGOgkHr9Sqxt0AuwA+YejszqQdvEQPahjAnq
gvPNyrns1oMZQD6nLNUvlS54PEQUaOY2DS8bdu+KrB/qvOIrE/UEJuxDB/oA/AlwKgDPz33M16Yf
4tDJsLigIoIztLseCSvuRUOi9atkbGnq0aAmF3K5aVp9deW5W7kzKhkNb2EU4obHyx7aKidXBVgh
n+bDJMZsHm+6wmftEP9Vk7XRza3iviHxNkjPPNeaGHC6tmd0+5StfjeITcbhlMyt1X9Cau+lZBFw
Hsbqq+MkcvJncoX+dyKGzixxZOkzXa3QUfi3JVJnpcCar4BYf8lUafr/TT4nSMkruBqNr40bwruJ
AB5okpVxryxo1TK3qP3wkK2pX0xEoQCK5h6qEz9f1C/hnUzNeMuy59DjB+akmkGrnNSUuqIjifeN
xMSeE/PjPwdPEUbKZjhebfo35ckUrVkww3ybIOnTjHKVyGOwpbhfTeyve9IHrfxLcGXmYXwyPJDT
4MbiC4m2HKigRhNDqrCr1SFMzU4mJaYpTMm4AWmdTVlo0WXE81QlVQwNFgKYapVpY56wSbFQP3q8
qMht4V5QkHEG3LHSu5rG3hVkj1PUx+BSauEjFRpU6oKxAQr3vMgzDETNQFEjDkUPtl1pBCLhBzaz
q/b3VkM9zR3WxzmY//g8nFSVa/uafQUlmAms6VpiLgqVJX1UIX5jNBW4er6XQ1lJFTLLrhhddXmY
SGVQXilHxF3v8jVYnTA7AEbO5dCLJDwRGdcB6gzjhReZmj9EqqxwSCcDknK5gDlscKopDJsBgVfZ
+vreMKcX0lUY39i41GkpA9WvnAFqxqh3GmNOtwE6/sqSSJsxtFkGApMaoeXZTioQ+twAmbIyI2wC
H8Aazzu5+n/LJJ9KV1S7FgQRihtjKwIpxLPX7pJ5uFCjqFZOS1/Ye+cyTRcS4SXjYXudwmLHB3YF
Q/GKtZvgdWeX9sfsz3x7koozrfhMBZllSKVHHH4rLrkDMOXpC9Fesx66kjAlq1xsM1bDZjUvrOra
FztShfb9eoGnaEFZViHmz+Jbd3mdaxs8oJ+FUokHI+TSzHwNAIrM9OvqhBCOt70s4VDtbDIrhz1q
VPt1GqTP3cuDIrJK6B88QDk780bzjTL08s9rrqIA1D2oHGE9tYHMvoNY4bI08X1W/TmbzKWi+FDj
g7zxSkhELF9NKhm61jCue/hWUb2aandOhvBnCSKVOdA3hPIQIo00lRsW8346a1fZZt9osxIkemTk
xPv2W20wjcWx527yd0fF1NWWCzn79p4C7oruxBlpwjPnymnenBathy9iMUbhtIwndMkWi/Kvt97E
ulH8WCQpPvl4JogBKjAnr9P+MVSbqqqqKmHBH2WYKc2axdK0igvuJum3yTq8+YcnIaKNdUbdHe4H
fj9VJIi5j5HilB+QUeZ9wDe140ON/A5okjNayMqQf8/lTpaNtdHSI9YUshKlyvCE2F5pg9hs992W
2rSCpTHJNm6nzKp4QMY6EXXaw0TAA44wfKgBrmjH6oNr2LRaCzVA+dJhcB2NBLctLadt0JTYa7pN
mkbDMQ7SV5RWDO6rCQS1tJI2tqTI1o10uZttZHmbbsg74pgOs0C6YnP06/9MkVNwGtBMbQ1xJKXO
jwYqlEGdYaPBLACGKs9GWOsDDcw5Z2/d/QYXja7eGa2QPbgHNHXjJaMexYYPqyZH68yKPc9+TAyk
JGmpdvwDz1YIvLuzbiR/5msp2KdLJEmb0xwMIcr7lHvOQ+5KY949g/dI+n2Zk+GJLBbQi5BVeXXb
JLR0og/2U6DmT5TY/P6p+Rhb6tExj7YBVXmbsrjjpC1azUfbItR+hPDuBbLEhVJnPLUJc9lcxyVX
hNQL3kUGoTHHltjid7vUfmyhvhwgkhGRni+SN3HVVTyTQfQ+eZV3vQ0VlmJNtte9Ln9ptAXbGru7
pwQgZCkx+Oqp2DKEZJYgA+Cxqb/5H8AF/99P2Ss5ZJqovmmkzWIIxV/06EdaD446+b6ygOxFxFEU
YTk40edzC15x1dIDY+o7z6c9b1CHnbDUCKh86AsF/XUAVPhTLpYR0n4uSJ/Mt+BiqP0Zo72sRtX6
viurOwkQA0wFivk95kBM5ufcjMT6U+M5tx8UI7cIlB+TFKoqq5YiV1N5dcaP+/STadezucp6MsZk
NJg2yQ6tpQVAzbAVf4jzRRCRXIzpZ7gBGMM/q0jNCPuED2qfhBCmgbknnxG2N6T6/v3B1kC7P6oz
BNfNSCvy6TdKFnDr+ZUZr9u8x7pzYqMiafUEuxBxe8sJE41NusKb8IkEvmfH6g0P0CNRQFcsYGse
JS8ZJywLgD6IBngDsMki57CQZbxVN28NdTF5hscqnYpcBka8H7t6ykuY9EBqhbMxkGlyIjue91rE
MlE/doIfWu0g+Wd7OCPKRgn7N6dGFBWT9BiRcCNrFFOakYTQZQKGKW6JtBc3Ae7OX/2M75Uo9xrc
v2G0PzFMFKwSr+JOQxXKa1fMqN7vr4Z0+qlg1pjbD8JacUILndQrB1j9e1rEngrh1nxPgVzy/sVc
HABpjvElqbcvlMZomcKhmxl8zXiXag2ZtqTu3euqK8SoiX6ZRDua36ncaEO2GBrkUFesJ2uZtuww
ql7IPNBe/by2HrE613eI1HrZKaEw9jKPOubbZoyWS1Z91XksCxsReFt77rSu0eIwbptWdbmxLyAT
qYDODrHfezLcANgnDEmaGthoFd0tfTapyA0IdFsUzRgoWsIJmqyaoopKLsjweoKeMWLMjAM4pKcb
eP6myxlnLJBUsDjtPsn/YaG4H+lAdWWuC4MytzuMPPtCe47tvHRvl+5/twDrMdLpVEedH+btdiEN
oyYlmLspbeFpBCGz+5IctgQ6ztvx+FhScxaORgkYZBU/LEseMldqmnN/Dyzr0pKGfepuYYXXxlG2
jFGtiDoLxqGhK0CIPzF0opXprwGG3oKlbfES4+nDq91XnNcDXNPfH1K1m/Wnz28Zaq5E8Dl61VSN
nw7eyBy1q+uXpeWQneKH4XakF80XTh7mlPyYLRGxS+IAdcXxPxWfT5D7vW+Ib66SlHQ4V48WjASG
Xn+tMrxrV6nb3H8jS7WksnTrqrMWtP+WLCPDj+6Qur/VtJfPVRiBX99GHOlLsa8rinhTSQb9Vrgu
V60TXZxt9o6SdjARQkU/9gv6WldMIlK8PXJ/5g34FKtZIFI3zaGa4Z6cwrEoSZ+Mru+rKi4t0wvl
33wSsR7/m93uJjU4xU0Mi7seRClMOnCoJFBdNCdO2CURfyNCs9TspW9yNKH9bqJGNxYDnbXxaapD
hCsIslnFV9e62vr0S5EbcJjV1gGxLXQ3FUNxstw9g1wFlayo8KvChtch/WfkOSh9KjFrWqoPlWr9
Wkth/eWEJGTG+ODE9irZRALEgDuAWFJM4n7FJtsx4mVS2k+RGaHkwEr7QN/ndmHi/tvrL2VefAd6
a27ASBhyryWSuUf+69mwWZVMrcBG/RikYpFi6QbcJlo/yTJ0+WBbOlmw+uhDZcoXbUclNEaSkFnW
mS4uVbzjul8j2JphRil3hUcs3pEw41pzdM0qzL4Nm68mDx0OWh3iZ6DJ0Sxbu/pu89BoLyMUOJAu
6YFEHLSwRHgi1SHSh1ZoCczXNNGVuCY9eC1wMmgmNVyHi9NmIo8JZRFbAcEE8XQaeDqwGLIcgwIz
AOhMsOzJWS3jrQuDSRxQXalBjJ9Hnim2EsLVcdPBSEUasR79U5c0Z1ZDnStJJGNv6vFgVsUlNwk3
9vfy91MeBKIL/lQg6scu2QpoIuhiuFmj+LCDxVuu0ksHwNzydBK1XlhGUXQ6Uh/IhC/Vl8kQEojj
UzvL9mXAYt5UGcrBhHRc8v4QMtLbBe9tASRGHZ+DiJqVXi7AJ2FwxOoZVME9aFtVUF1r5abFQzcO
5lbas7Lc3+kqc8XUlzrf+cnKEM77A3WxfJVecKaYYuUyJauQQWe6ObPJ95LZX6sMqKq9tRIwKemA
aNnesmmxBwXzRXLerYOWufxCRb7BbP7licrVcSHygxbLGG67yMlV3yFsubQSJu8jP4o/y1O5+fBu
/0jNKaulKXitoF0gzMkPY5OMczV3GQ43KXQYvtJQmjQZl1hNB7Fxe+S2vfa3liXMXygFrkVdyRN4
KC5CYDJ7un2JDOTVKRhPCEAjbLQ7gqAJShO4WToHSWR/DzEFA6tC6Vxk5R4uKLIy1mity9XN7gLv
bJQbzHHUYRgWakOBpWikqmdHaYx/UzaT3vfM4AS6zg9hPS0nAKfllcK2BS2wvDVr2zAKOEPBkyzY
FDEReMiqJ/xpy9Px6qxG6ijFRhCCfGrApKquDi3OKbqHtEapQH6UrN5WSpXDftPKBDPq6UUmcz+v
5XF9vHBSh6GjKo73kOkoeVCNDmEbXDdQe5MqYANEYFAB/LWRmkb4wm+hT7/OB/9/jQGLoeoUCUDc
yknqvuhwbePE/8tQsKmXRJnps3EztQqkpAlH/y9ZUHy9Kh0tNxFvOMoG5aMY9JIt+/IPmN12E4Bb
OjQKw1sAMnANlSvewu1alGZWG9sfeU3sU4mXNVDDdNULupziEdhYaNaDOlCqlMK0Sd0aqZo+vOdD
EVU3FxKxXFW4MsfQxnhaY0h6eo6H/qUMr1DR0ELCSer++aP3KNvzbtVOCJUUuwvk7pBYE4zVTobn
6LOfwOfKZedj9H9O4+hEyHgsO4mFkGQlpWxHefnUUjKdBK9SoK8Sb4/HvFm7KPbYkWAf/fK6mKzT
nArlpbmjRwJvlMNvqDQKlqaEXTcFJ5FmR0QhIsOKqEc7ayj28XFnWQpRA53QJA1sw3pzLo8DLxjo
KuPMGJdwzAYwLeVM06nZWNW/fZJiLqL2JnZ9P6AesMO0F2Zt2gF+UmC1gC1rByrTP8iRuwJsRHMY
3nsfFMTevaFMCdVbUY4fvSwKdJIQqZ05ZmpEWx5oOiP+MGJdDInZ/iIrexp5u63nQ8jp3x1XjOlE
gBHMjj4cUtmtLFsNDu4gGrKoyhpPRPNA4eX8Swd/eg4PJvYncLJbodjRPSr/KhpFsnZjRfUtYtLs
PDlcNpbU3RPeA75LPTTH/234WMOZhix05mgAfssPzCvwV2DaxoL6OfjXrr0X4ecfQxj/n9diZqd8
K+bkdCxTGSrRK8lSbTUD/n5Qmf4Jw3gc7fL0xjLeWkwaOpdVTd4vk8iUXeIqria5nW1/hmcgHURl
o8D5IQMkcZsejlCuXQd+2n/jZ8SYhR2wwgzgCx5i7GpaEHXRC33v9N76uh0bowGAQ9qxPys9rbum
eEovUvakh0j6ksIzA2CMgeQW7TU7K6Km617gNgs2vZzzo916fth3XihqPywY6pW8SKpf2LCmESqu
M3XKfhNkDSxIddbYFY+amZUJX4r6bE3RXfa8T4SSvAXf45yntT3G2f6PHxmsaw3mJjk18MeJtXCb
uBd87Fh0WhiYVOkWudu0LdIR9snXr8RTVEfLmaGX3MTdneOsdH5joT3eEj+Lemo0wHtIbcaYl9fV
iJr5UDwnuBfADrZuxV2H6HNtvkvPmA+1fTLuEAGL5vKO4WZ0KcFjb6hBn/Fg/PglvQ2w2aj98esP
+CRqDyA/i77OgVRqWgXR9YKvbfAJAfMIzX/pabxxky5VmNxszWEEWcJjfvMuZru5LIeqD3UtVEgz
fEqxGlyLqz9c8h0GhRdc7BQPUfrf0GkE697u8RnYRPJ7r3Pu03+LoaUhMXsDtDyp1Mslmg56caB5
YypQT8kk4cBykARiAFf3mBNHs+cqvurlG/lVDR7+wUV2nrZ1LrDbQV241KA51yJG0Q4laogWhAaV
c+hTR5Km7HLL7rpUHv18KjWxNwAr3BSYPwonrXCgSDZ5UqMnkY9WjFwbYVPorI/w6LRgwSJoesC4
wM22seqgdsozbbUC9UO1LMeoTP3GuZeYc5610Tkie4vqIeWVGdmPUUuR0P6Vg7XP24PW5Wit9pOQ
rwXI7alhZz+Gv8lP2sjt4v2TZ5Dn1w2nVNN0aCj74zywS+bYQE465iIBgE96B8Y2vQLN9st0zfpB
KAsVjbq536fvu2mdE19o/EKXK7UXHpwf1hNvGvYBQ3X3yGh9wOsxC39Qw7N8Zn3kxjuetG0ZNggo
8UZ318hJ3KtM7luhqz2D4fGw8C/Jvk60Ctod4fj+aUEHGLaCydvjQSKOISM4shVwezB49smcnYn6
Jdfe5Uv07ofPXjtzqnfKsSOg8qN8ebEhckKHJjcMnKKEgh6wx0Kps3YwYg7KRHrwWbcRBfByr7Ot
5FGYOhMQIa4zpF1oS8Vk9UvE7QGtqceSh+h5103SVJxdRiUsx8fbAt4FzQEUxypQF8eD7tIwzGyB
esEd971NmfvJufDs5nWrvtdBbimJoxmQrTjTCT9OK8JpIYWTyex6KPZ9lq2iqsgeV3p6vQfByPQ+
lnri4oDNV0CD1oqyDlzLUP42MBg5TsJnLWnebg2xRxuEqwkl6Vd1idzjvTPp8Afhkj2am30ZLZHK
aQYKwQb6IOG5sIT0So4H5pbTstBUhVDdLi/d+lBRqv+P9lyUyfsxT+8TnHB8NYMhe8/9Th9j5R2M
nZr48lX5iTBxTwA9mB31N9jwlGOt6WYY80ZWPQGr280gMeG6e9+zZCa+7PGgCFxr915xkABqRDW7
VgBWYlZsUdCbaly8F3Dc/Q6au9pnjwUDpGuFKwauIU2Nmhdl0RwfL9wPASVzAzp9gq6EHF67427b
8RFuUGJOUpHZ4FKXBRXYP8BMjP5eJAEovHVOcB0WbdH9D/JZydb4kzYdWXyB6JQyqw54B/OPS71r
YCp4uU4J+C500woOES4qQtRG+V7rFkv9ynvpdLAbdMpFDStxI2u7D+3faWrbJitdohCaQkI8SnXa
+Lm8R6FVj0NY3IOnstImsyU5Lm4bBIw3gStqdCer21sZnK2G0OEzPTvc2zh75ok1KfDSSq2O3ypO
r6LggupLDUikVc5uK7PZWEXjQDbbdMfqmrC3P6xnnTdVBqn2fnHcjDQtfcj1E5LBZB19/a8I4HhR
TQgKekgs9P3QUN1Y4ieqKd22jtZjf47hwuKO0IAdPtz/glA4KAJy9Z15p19KAo23yQAKRhJIvOzO
naG/mN1L7Fz0VpnftqzhpyEaVFPCM0wjcAjPUgoXtu+TPx5JRtbpfcNJgjsMzMUrqgOU881XVPLe
TTQtppNgCH6WiXHK6Ekn+RtjzGtD4tg8rcfO2wmdpgNfrobwkCpGiscAOdNE1uBjksuoVDKFJ7ve
mfxxYg5umszxBzfMkcQx/h7TYXnEsxG3AGmW9EKkJnVC/hfCAvIFhxna1Ce4RUMGHfw/NqgP+OFX
qqKOjnX2X20s7X0IxHktdUrGffmWiHau371aGBjs3qxQtAO2hw9VWgDFkMldL6hdjBLcLZ34zzBU
Jz14z0YeF/0BODCr2WZ8IW/s85BLgL96/1xd2EhS8NQVOd3DmngTTyAqOJSor+cMueTq+gmhaXHB
r7t92QKe6azMTnRAzuFhwMlWuPDInrY8ZyXKsLzOVXVCX+V6E555xRCZojsB6gUC4gLL4LVPUBO0
P882oIs7Xqrr3ibhEsParLRp5ux5WxpZrUlFeiQMI0P+canrlUq/u1k3M3A85V7+s90oA+89ko1K
q+cpY17Kg//Cv20WYXLUa5/hpWiDlp+gt1KcUV6abFFwLM1GJ2YY5RVChKMa9S2uyvsQRIbiIB3z
y64cxDJyyIhSODxuYxUwcFmBN30bqsXzFvaDCVpAYiji+h9Be8rbEgOhQNHV/iiePv2KRid6ztHI
BtEjRh3i+7YyJ2R9j064gqbE+CHvkJkNwpsb70RF1cruH0oduCzpOX2cppLxllWXkbpYX3j8jlw8
XvMg1owsrPKNkapGcZliyda8HV0/QRbCXUOpTnyrPq/IAnNysc8HJTuuStVfuKIELSCUINKynMkw
H+Ll+kiZBNdrKntVYvBXKdi9hN3s8OSt9n05lxTMyH/fkFL7l7CfIoDLk0RKn/Lgp2DdVAUlQB7x
mQW/q8Qgd5i/E2JdVTLAzsURXVY5WMVgYNphyN/G7hPo0xKSniQR6XYs7mr2TC3PG/zn4V728/G1
eNqYCusm+4mVqt3zXgVmsvns2nDuxskaJxJnifIU3lvtaP3xrM3Kw8vBrwqjOJX4rug7uVmUoi/0
s5IFER3BWTY9dmmbPEpku1Rz6FnomH4YM0us2aNtm5HigRGGdooH39vFLwB55tWmMzDC2XUm+Pzk
OQBTcdKNbX8ZS1q3yfQd3j0LUTYRM3y8tXvNHORn8QbOUwpRuHqCfWTQKAoPXbunrwF+kHPkINxo
MCNblFnDEXWbN4Ir6cy4HENa0qGF19kDGgwD3d16AhW9V+LXj9F62b6wKsYAtRLpcCEB0nXcy06G
WSHOvlNKz/zvSBIVfsuIfWvEeDsrGOtPkh6mjvDZJMnNB0IAOYAeyQFdvWG+d3UUiogvA0jAbVDp
hTWlmIxzSsrVQDOpl61ri1hghiCJ/GDmm089vMSlqy31nf7u+auMQqEYhp0qd6w4R2kXaaUJPWTg
5xe+jaqczPH8Cxz6ru1LiivU2klhOh8uTn6VjscOfsPWsEb/h1267I3iLOB7cpVZbsTHrV3xP8sS
Jb0IFGjiix/dGEOns/C4BCG5irf57GhsRksgYlmUUpUx0vbFrZY0c4yWSPMrFNl9U6HJNGtmuKzS
elIzP0M5nmKTJ980FqhhWklTDqHANjZZIk33R6Nb4dBz4f+fKGVr+1gooofJrgYxhODc8m9ra1cI
6tVS7U/fkeUsrP5CJYHZg8AZs1C1V7FEvAovS5/2bCqWUvDJDvKQPnxKCzVurxWHjBomKZMxyhBN
7iqSB/jEyIgHjuwvvDYaCn5GklIc+ijdjCw1xCabDRGv7WL8p46UXaUvDOORc+pXQKJ9sHiUdwmM
C+cmMaAXmXXLi0+piPQ2PiQspJfKF0YXFiCCXivs8gQkrT6aySGEqMMyQdoxYpcgkw91lPgdDH4U
hi3b2WsI9y/gZ8Q9kvb8Xqww0VvSiuGzzyhHlj/kGPnGBEZYau/9OQVHKki3+VNQ7ZKcpQYEvpaV
ZuXYH4U2BJ0Q5ShTsRuuUfvCrQV3mszUdgv4nnK1xO9WjClPIbDSvJlwYQSFsm+rDCcHqXi8LRci
QnRouT0CJrn7CdOMFjr4ezu1nz7X7CiXyIcb0FU7N1pFTRivz47JDsGlUmsRbgEA8egl5iUtEFYh
c/Q9xBFMhcJtrFEcnVF/yVqB61FmxGGWPbRCr2kGWG7+GfQuQI2TC2bVeHlzAcVD4x/bKzZFpF+x
vEWHIIOOmRitPZLQeaKOBCLYC3Lfy5/0SVvDKDOLQ6OTE8HtPlJY9YpgSLwNsfhSFVf4TZ1iWshk
iyF8hZgZsz1TzNTTNx1pV3SbNZXB9VjTSwOweVoXn6M09hslMKNeN5EwiI7qs1vxcGM49CyIfIfA
3bABKSTE5T2iH+yg2I4R9DKriEx2Um6/XbN0y19uytX/Kw06e9rhfRLAp4OodcoRFeNurvFwn8tX
N82YvbouvZv2ar563m6AXsB/5g1xyC5wQx8/bcw3SM+zXxNcw1Lu553TQnoxCHXgQx9K8E/GCEmI
I2OqgtNF6WKxqlid2vHojPSdbWD91wnzo8m7k5kzM5cSzPeHA2MCzWv43cS/88VvCTzTyOjVlFVb
Tlsluz1TIhYisxaVvK3ivS85OL7IWqyhRADXENh8AnLDxKHc3ucGZYMOwtgDztRZspdcyrlrLhSF
S0wsN1ISvcXPYyMu3vSPSB1GhFTbNwK6Eo7vJosKn7HRqJrjU6RAhe44+3GiCf6P/BANOmQU6iOW
K5WCcfEXGdbTxtEdBTMlScyGErDH8zgbHc2fZfxMxnuF21pwY7c28t4fOn+UfasviIraTXgA7pAo
pnnNS+pspbyaq+04PjxTR2w/CPOhpgXsN8PUHQAiVfP+LJHh/0zxdJZXODOpAmyYsBfTa/wnRJJ0
fkqi8z4Kl89RhDOB3CAdqr+95gd8xn907N1PAr4Lei2aUMkvz1UmbzOzdSui6l31Qt3HnmXyg67M
+lsxZAcfP9rGNd15RIPegaPO0DDpiPqcraSueOwAQZlFcSlGf2JE9Z/LNhVrlgrliaKKALZiPtpD
Cia4YSaePbwdfYE+ncMcBbbnmC2MtXOzyKiEnc6PpEyWaqH/BDOMFoMt56WheGbU5zwgkECL2Qa5
iUKF9F9xjZMamg38ax2RWLU9JmjtnuWVi9MINN5lPTQCw9HYGv3Fbc9MQVchWXj6XYG0tR0QU4Qj
iQJtDQ9uWgAATwfbUOrz4slbjA60cQUWvu+FzqBKQNlNlQjADt1cw6Lq1Zscx0lzSnjgw+d8zciP
+kHS1CQLOp6bQ3L04UHSV/ZdQHLKlN/Z38kYDqq2EAyJxb9GADS5GMrqZn2inU3qrw7/nOyRU6Kk
PO3gAFOesCACBsF1I3s+WVRsfAxzGG2ltPGXwKQSXDY+jYF7SkkOon9zixC42S2uMx3Cr59K5T3G
ASPcFuBUnyheMT0DLHZVrnz50CvnXjMeCRIj7V8ugdNGuNqN7qkqPg6FkfE0HCrUqhfhJVfpoF/U
YlBxqbZYjXJI/BDc4u58nMuDhuxa8gwPkVGFr9N3HuRcjCegm39+BE8swLImeWg5cr8btOlRhDiE
2Du3HzAqxZ4Y2zyifw/CpFtfywnNGyMznvalvNjQyhjOHbi8fTnR1CaP/HFEnjFSkdIorslE6RbX
GwujQ0LmHL8K4J6PabwyK+1vIl9oTAZNJoWlditZpcywlS3701VfebfeANJ2DmgHrOUAU1xvP53C
EZZbzMI4Fc7/6xldf/QbcQLfoXkXqs9m9HUJTPv07cPaoA5T1ZqnAJPRlcBReBLocRVlNZvASVc0
N2mzdd5V+15AwiSu0nTsvtAHVCdiLNCIX1ABd8gXJc0TQf/7wygpda2NEMHqXBDE1erO5f+hPRVF
Z92KH9oNGPOw2fpU3W+koww+ZCRFAOOReaQsLT8shqGn4UcwBLrwP9vF6SpyDVFXPagqWtCv/CHt
/f8HI6rYImS/2FbC5wElJ0OLnLNbcprgCe8NdlgIjGjX9LfgcrfMuGSgoLQ4TV6+R3lxtlP32QGA
kO3rsKkWry+bvRfvMrQaxJqKSHl6l/52sCvi0CzwsHno8WoLNZpxEGLO2t+uxign3VvYXBVgrI6J
WM8892iaRqK0buXbObtcuensXHIHAJ1Sh0YgL5VfWfc04q4BHozO0atV5Olzs/8R+uoZJYXDLitl
f9oQH0vpZDMZbfcW0E6wEbyk4bo3nrKzOsC9txzKZPtLe8h1MtgEd3vF1RPG8sZiBYwwMRk4e6FK
vdn/kP6RKtBFGwUpwyzuBKLohihrLpuWT4topEHb205td2OU+FG4PoFSmYhXNU4bt83k8rPx8yhN
atMGpY60aH2PrzQCADoTs9rCiaPBN4AFlfqfkpaZqRsKyIaWXmyeuIsoh2Mt+OQ1UDf7hq18duBz
jQhp38RgPlQV685Z3Vuhz49E2zamEfBqP4hV4a++vFmqyfiIhx0ey9fdMWXaRQ1ypjzdeTVtDEC7
IQkoudNCLNGNGWjNLqFjIspewsYrvNG6cYwzv2IaxYS/79Xu5hPbjqtnF5W7jOBB/Ibg1is839ke
oa4XcGPWnvdVWU3g4WH77JieEOSioNJhw9IzL9PO4dP26zIBpVCdYC7PQ11Id2B29CzLWqjJZEzr
o1hX5OcDPNSEKLItKfOrWM9KRwib6ygHgxVt3BeZq4IxRP74k9mRTJ9kjY71FERrmMrGSrIr1tRl
I8G3HQjogZh3Z/NSpsq7YgeK3UIRytFAjV7Y3HbmNwum3nv95STksOMDPpU53ndsgJKNRRxS1J79
UMqsLv0VrQ2uPxEFH2INxWYFTNARBtuM/T91PTfn3TQRYj/NfMm2mabmllT/RMBm/o0lkSCaMfLm
qXvnHRlYG80Ew40DM+Xt289Ycs9mBftpzdbgT2ffflfuBjiiVLoeOFFgn3yblKpPsj1zmZVLVQ8K
bPGx+c9UhOH88DOtZ4Uro8M4TA0MfkKC5VCK9ErB95ZTzXVNdVaniV9Vn5ACMP5OxVgxVILRvAXq
C+jfo2qEau4+Us5L+tGk3djXKKcD7pqu0OvYyPF8da5bftTSlAHd0qzC4fZCEjgS+mAcsXV+8uLR
dx62LoPVGcTV5d5RL9J9jPv9ztC4KcECuO9ts71Z/hB20/qHJDmH5CTQm9WpsNun6Vs/NI8YGtGC
KC/8FMOE1bWu77zwQTnMj7/Ydz0JGOzbZm8c7kki6DBCBV82cR+og05dap48Js4kprv6kPJSNgeD
PLgPNDTMaT9Q55X+7xwYRI2JxWAO4kb/EhdWksOX5B3S8SQM2rLlQWKwMatzEupiAoBIMr265ohF
28cCgeCC+ce1vQH0AUVb4pwZe1/381bs6dgcp/KyHFnDKm+Wv9Z4qeXpjJQBD3bgJ+CD2D1/jBqf
WP9fjkAoo5yYZ+urA5qqE89OTQRzW12b/DEAf1EuLSyUesqh/BlC3zLwNIga1lQmqlFxmCxgK1fT
tEklLn5+/AcN3gJ5GCgrrJGSQpGb5znTFIvYm+cfSlq9KyOIC1xRzyZBzgjWrmSDFN/cbTVsQ7ZE
BUJTRzG+XE9vWCvhb6pGbpnUMLutfUlbLOKglJ+kKKxvADOr04l8wBqZ9dHotXROcwpq5ArJjgNr
DSw9xpoahfOWWQGaEwg8e50v1FzpcB+TRU+/P4mFuo6JSTqlutOrYMr5lARlpf6rPzA6BGttulLP
qSbs9ZAG9UsJZPblJYmSOLNnRyMYCguzMQTwrlCLqe0N5rNwDleKfp0iBXlGLlh+m5H4SOd39szR
Wxk5z74Wzg+fm4lZfH2ljkggpFBsvudi4uXtgTknIcPLxxvTZhBzidTkNGjr8bq0mQkUyWzTOidZ
QeK8Qek0QEnBB660KrkXyqWkLQYuOYCe8GlbYP8WNQbEMlcI1I9MeLjUhVtbfubgHVRRq2RlQwm3
91G79Nk2laCKTFifSDshA1T56/VUAHEmT34MiXgze3tctvCoH2llkvBszPQXH4EEm3SOcDZf3FsE
9UEjzCiHlScPSniL59UxruTakl0/WIl4zChbEPeUW9RLsuizD77kCJ/KAouCmVphr6Dn/Ow1dT1g
DYubFg1/0aytOPLGFH6HV9I7rKZ4ShjXbsB1O0kIs6lQLIaOgDOmhOzXCJALKmQDkM79qfYg4XS8
dKk6tpzr4H+40UE643S6roJ8dhCfLRu1fcovyfaXbv/Fqw7pG4W/xiCRSxpxP0Dj8Tr3hKjD0C4/
Izty+XjJPmZRHv60YRH7b3X47xLmtUFrHbmmYMY3GCpbzZPFfWD+uiUgyRuYI4eHCJl8igNUjJDg
pTqHVkKRHyIvafJ9Ap0gRUXZNP+ccqj8m9Od1LUuzQi66vcWFDx3IBP88yVdJmiQmaPbzE8lgECf
DvsuxQRDhp1NHWx+s2lyl/fs71XHghyUCnrl1acyn7Wgmk5Q41Ve9FyHDgUU+oslfZQFNRTygNWm
ogEuxEdeZ2oXNE4Kdzbpjf1/90n4x+KIu8iec4UkwKDs5e2UxaF+orSnabkI/IcCECicymwpnMzr
nK1i3pXrVdyzPssOIS51EDvuMtDn9e9TgNauvAr/RKtzc1bUhrP09cZ+us/7FuSKyDor63bC/lpq
g1MJXq/Iya2Bg0v8kjicHrdMldYUJWt+b3V2ySXKFfgX2uXKXEBpmdWn8cvXzlc3lFyZHYSI+GHv
U9uIXrJL01A8Qy3KjKOrcsb9NU6gcHpi7cz08JQlQN1dGuGWuixqf3X8ZdG/sSo4cy7q1QK0G17T
kRR28RmUZ7aOonKNcRWh8lUNIThgJOK1vvf3vh6dguV1OwO3QynCMpMph2aQafhh01jDSZI3ZIWf
zXBoqgqVmmKtDXJBx5XR1cPK3/zx+bTLjj2lcixomVtngyJM8qSEJ3j2beM1U8zk1Dtxk3GuYgFf
bPmHtD8eNxpKVktSN4vyQWr6dA6SXuZpVUJDwBv8Byalgu4IEAxlWlxlz3r+NSFWEG+pOzR2c0JY
hHTvI8al9QXg1m3/TJZ0zkASulwSOPJYiHkJE+kBp8G4FUWhEcIIVdOAfzxY2uMGHMAz5Vf0q1/m
cKJ1Xl2zJTloSAy0v2iPrAIqaf7edjOMsHZX6EDsFCesaWYpWh6ZtTzDRej+XHGhuHKDVbS/p3Ku
EnzI3+ai0T3TtLd5888wt0UgfXbdWYqZ67jnrCAnezYdi7ZUVjrKy706belsis5/LrkTJ6FQrnV0
4DYzOFx4iTTPQHVwuTF19+YQJ4thy0rKb0jpyWU0yAbHyVlyKKYuLOdFUa+T1gsnVIQ4Y97C41Mm
3DOaSsqVVJrpCOSzNPBY0JuJwio6aeFqciScYQrpJuf4k3zBm6PdMRtkJjbSBzPYEnEbPl1jQyti
gMx2YZg/ELyb7wWor8qyguDsm2rYIAGpySGuknieCwPsoc6V5tfVWxzan3fQcHPm2b+srzbKL/ok
I3IVkEMd6fRrFG8fHqqVq5GACCnqH2gi56JOQEtnI47C+HENC0cfNsNC1pk7YJ4CJEj2UWpWAa/2
ZeiOmgNG0GjA6QNeCo9jHzrMK/bIpG2zpLuler5hNn+LjGGS/uO8ceJKo9TEHCcw5qn3kpL/4BBW
OTAjntucwYh4b8GBW+BAshGDPbQGjXar75NnqVwhYvuE96K6AUh7KmAiuwlTocc2ARn2ffYRLZDp
cemT0WNQS+zbahIHhxkLJHFAkBY4dybGlQcAqZOlVNINrxDNw6HikTJymYw5HNWHaNRzyDTR/WPB
9gvhX+KI9DPJC7H+dtHyFYhFMIbq6DqUm1KTYSoiILtV4Shbb+7NSSOjpmoW79HRBqRzIkvuIdkU
Wt24s88SQ66233D73KyJVD2ADzuyxIUCzk7PjgBCPEpaL4NjnHmRkGrdsDaud9l2SbSBv3CNEPgT
ljsbXLy6OcqoMw87oF9mZZqxoPGbmen1H/9QmVdPmzuDcAU8WrQTTqImyLIly0iLBULuzN02cDFj
lJWR7JZvhSrIJ+DMECZzGqry4skWcarTIt+fmskG5cTT2OdS88bdxZKlwP0GvK75Lrkli8wBs7N6
0RB+JQNVajRoC8lRIqBr1+DgFfGrQqV95o3K85kxz36o7FvpS1qfQWv/ieHyCpq60ogjneAtFd2r
0ztvdsCRi4buKKd6L7q/PNnBR8leO9QV1sqNUBVAH+F1mPhg5Mmt/iaSALOXjWVzAcbXZb4rZjfB
4ezuQgyWpxSKFKZBu4ptG+WRdAIg8w0tEyU/CbbUrQKd92qjH7q2XDb5zJmeGWcZ0YW6SlohZOKZ
U+oTtXzsTHo8reWq4Zc+yCPjQUn1+eA8JprhnoMGwajWLOv6qPfeU92IPWsGDOhXFTO4z+9EY0ct
0nTXSSqEWsFmYRV8a8ymA0HowOttBNhtojqr99j41aMF9qed5ji/xghvvBrl5qz356vYLU/0N4UT
6sGlqCqDKb1ST/YqJ9+ARBGJNH4MTRMruEUl2VhFj3PFUnnGKUQJ9moFECs9r32pIuP7fSj4RdQZ
DYrnPjFshPC95jo/pEJqn20Rov7V5iywlN6olRYm/ILzL+k8LOAR60M9JkqP+dHmJ+1hPlxLC9/I
p+7Turri+lJeakqOEYkfK5SfiZMbOwfAAaES4Z46h2Z8rBlRFlh/eh3pJGCFc9l8F3gF2uN/PqXN
iuQp4OZk0xNCvbyrS4gvGTH3VEBF2Q1YVx+acVHHGUWvrY9CwQWhKn8UJxgldeKrnT5oH1k58WB3
clcUT9xICAY7fYlLUN0yzbYZt0Ky4Qn8RUwQ8p7vnL7i4dmuWJYkajg8ZRezG6ZuhzCTCIYLtc/S
G+HfRElsXsf4FdcfBkm4UGJA4tui4aQxPMqjmivMA0CtxMWv74qKTgLMnv1Lo0h2309Rar5/r7dn
NPnjZlw8l7bEy79J5/Cm970W+xT479Cs6NbveqiDJmmJb7/92NRZs5giSnMxpHZH12qh3LNdUzru
fiolztK3Iyn9jhxR3NRNtE2Yh9OdhPM6Tvej18Pva9tQ0pxsdw1xLukovb2Tjb4w/w4e9QQEA7EN
gPSOSBndkHu0EOOKcfjQaZjGsHpe/tmodfXgP07kmnwPfHBaD9+svdzau3XPYlRmN0bt0NCMU7sx
/6S5KS10KyWf1YyUfDJeZtGKlnkyVj72K3Zh+SvJ8XyebeEaG03iCcKtlCi+L+YrMtFSSeCbCiix
hj11olcRX08DZhidihtZcueSGz3nu+Cys4Xs9Kai9hcAET7VkR3XOSxGmW6Kp2Gmas/C3shbWZQ4
6fZv5qt5WKA8LeAnB9zyZXXzolezaj2j5VgpMqLASVNg/ptLq1zb19Z4snjAFgb1Un1sht1zUJ8d
/xu4vxCeKlvuRRXJeTj4o4PgBNCfF6bVwTxCwqyuzq+xTtRU2ZGO7JDnT0lUtU63HfuYAYlEfGe7
eoVIfAezqPCIHWzQxCATv/bNsJVogKXI9h68iXZRqhSrDteVLXB2ur+0dmH8y2HPHywPZ0ERIX5n
YyVDMFRxxqinw7X4Uu6fkJXX6StveXkPBOa8hNSl3pwT+ud2CUWN3bvbB2QiYd+TuCnT+T1TQSmJ
f2KYBAB8EgsdpHg+4LUEE/SyU0u0iEYnTrIeXdlFdejChfjJjLgGS01e1q1NuBlwjP6PgQjraWz6
eAKyfW6szhVKOesTlwe6rjoMr7WV5mWlK+FtDg5TGqevg/DprHhcLF1E/V6c/I7hqePRMCwtztzK
AFnqZNQFcQV+X7wJHJ9kqxYbw/+KRfGhUoByTdn4FDPNdn81XRa8pjYfA2Wesvwr6KGHe7QpXYbf
FUqWnzkJz/nlMJdrGnlh/EW1WgR0cpsJIK26R4vcgA01pPQ8azQ4DIqwjpzDV1sE1FoqfvkvsdcV
micMQH/or19NUXwdMoZOP/XwRMGmJ5ycV11WV7f7AGJxB/jqZwkuu5Q3DdEJU4Cqs5PIZA0GexRd
K23x8X3A2EbCfTUzileoemIJEF6ip44d5nAeWnSmbrDKp+Kz9YxBl7BAcULjPBWD+LuadOxgSTjK
M0A1p91emktXoB4EXxXsA4IlM70fK+JTyfAUoSooCeIVJUmu5at3WUFGkZKibI9tXvO+rRbUg1vY
IWeEuhomvZEqhC8/GWhp9dPXSAMQvO8a3LuKL6jg/1OqFh9LxxI9XctbLAZPScmAsHuln66zAviG
iZ+7ihdJxvgbdr7G/7qecB3w2PCqFFyA8/wp9JQqg/yssa9iYnl05RK/lBQXg8R8g1v3RTO6iPBk
Np1qZTLAQudHRrnlKeOvupcYIgFlcUyL4g+TGwm7DC/eddEw3/VpTCzVdFxM0DjJtC8SznWKyb6E
m4D7+vPnmCVZ+jBwwv6SbjzAqfqFUItC2/PqwJJ+veREQz5G+zP4FQ1tPa2+timWAWSpfW9VZssf
Xse5aUSmUm8epkyu/N3v9QWehbsBpFy/a/rnRiUdKyxS2c3CUjzwgmaXvZ9966c9Hs1kJzH/Yq0C
1wGHW+q4CZho184L/8TRkcn6osdCXmyBFEZnJ8SoAtMFbjSGvdhzTyF1s1f3TGcDHtluW/KaS0b/
ddp0ANPpKBDHq5060XOu8GSbjTgdkgdiBYojP6Fv/9oEmMiz399s4kt44vhwlyVh5jK5mTQjw6VL
62mkREAgwQapHhhF9LePUFTeCIghqpxF73UawfNGKy4JPNQz11/w9Uumat5K5CnLLT6551kJN3Oh
qqvYcpv2HjOM4Ew21eu+P4jg+gnTONHn1iD1C4PF7p//zcEj1VAMULwkUgouZxQj704xfnc/dG02
tflVVCiKFRdhkdDgi5MJYGLESoZ3MTigilsjVzwVteu/zEQzODDzTCa8XKRCsgiWeDdJIfqQUOOr
rIBYQleHx/SK9FhwmwP3B+m9dupYeuDTUQl5XFIt9EGyL2HcT9aiRndeXZypcv2vAuFBOO6hjHkE
54riQ0U7Vp2/WzDRxhqz6zhxUmzQ9yyy4d45yKNkmx7iibMjPSCfPW7pn7NjTotEyKXukLK7ntyS
mFZnFDY/bJ5x4ynjx8NKyerQYpuQAwhBDyHGINUYAnX5duwmGxx5siZFlQJ9uearnwDAaMWWyh3Q
87zt3XdjUvC1QBss7NMdXN7h8xOAGPVAlqEaDbfNcBCXaw1BdW/o6gV6E2aN3mk2c0tJdJ6lflrW
tPDRTShD4dw3+wDE7HtdyHTY+q1g6uY42VCv69+hT3Y7vEpttwZ5PNMPUrLYIZGYLoIbwXcMzcnn
+d3JAKG+SCSNA98eCRGRcNVNI6hGC75zkk9ec9MijclnkiwZgcnMP1dwvrKqub2TqjBWUnz+ZHVv
EwrwgCrZcLSlP/8WU5AyKENlzqEvyrs6OXMSFY3W48dsuSZ/tVW1wFNBkKWECDl2bjyGgJeLysjQ
StycdJoiiCc44CX0FQu/mj4TOL05YfMSnNVM5CQ/3pF8FrnMWWD8LM1QrrJ1paLx47rAUg+labZ2
o5tskiHXXzAp+Z9hiuu25+APvrdPaSVlusc26RHyIUy4HPuxzWY6PvhObpvwVInS3FKaAHFpJih2
xZktbTp5ReVCEgn88ekP0+QM1baH5ICsPTRo8wDbd/bQzYZxPWWDQaw1Xyrhc9cmhHAjtjkc0YfQ
HopIsArNoqRR2QVUuUzCCsZjcEvz66sASkqRqUvILVKAnoZzIFa84hOGUJEsiv3foQ6d5SMfAvC3
KdMCPX3Qfb+ITD8lx2D5dxZBK9IqZ21icOUewMNXLMffN2N+SZdu08Mbsb3OzWrPtTty8gXcD+nd
CiekQZfnRSWzz7uuStns4URGAaSqckohtqIbN8nKKzb1O+bkxI7yTlsNUSTlgIja78p/z/Ukej+S
++yTdl80frzK8n4yZTJkerGSzYYaf3p+ix0f3beVpdZ78wQ8TyTux3O7kVeL0sfkIJEWbdoAwfwH
aiSeUwgjxVhYur7CaRUVhNmMPoU2vov7uCM1GazIkTG/svJWAKzOA1wNSiS1g98zK5YEKzht8Z0Y
BtvlgmrCn+1cxI8UAFvlHC/siZfOgI/+DxNh43NAEwAZfpJb6OcaKxU2dutpqCt1UybElbH8CtYq
nB2JkOwd2eGLSSSRdpAsN/cRVF+3ReiUfm+0impJTIZxtLdnuUJS1lo3z5OERtVMoxLiBQEEHim3
JSgXKoTCvYxltnVx/o3o/ymph1HaHgbPPLSR26rekXgSQ/arwkXWPqWhS4RniwAQj9Xic3rLUf4P
BwyQ0tdBdPngbwprtveG+TPwnmnkrGG6ja12c3w3NgSIGxjopePQho6p9TPSKV7cH/DxHUQ2gE1H
0pISFNGcrbfsnJNU3B98CqDqp7tqo5RlhYSjuRo2dW5yrIRpubauaG8aBUncbfDilL1g3qNtvfk3
w/LBbg0/L80m2zVh2ru3dzAIHOBLLJSsuIaqVGhpZhN4EXw1fZrnYkuhx12S8nFYGnWZl8NQ52ZS
lRIqjbhH0fVjiziV1le3+806oSn1+LX10Dnr87sRd+QUDNhSlvqrv/Zwumf5b5AGAHt6jYZZ3RmP
d8ZNl8UPWMfBRpJLwPcU/SyG4aqOPNPplQ3NrM51/wswpkq7deL7AaALnY9ehVze84osi37XREjQ
ZHabFd/eQjJtXWaMbNW69T+FGl7G8IUuviUnRs3nf58ZTvrBqzTPRddVjMQAwVsMnKlBrYjoWk7e
8Ze+owbrgNg3HBIzXGuBRhe6Vah3Fab5lUMNtc9Pi2tiOoD4dWRAOlXeK616gbpXYwg4mNUCZU4j
Uq/O5GeOcN9uPG7OfS/DRUOW6vv022T8StLU5PjFqL2IyAeJn2EASJ9kZXtnvHhzKTE/H2rzCatY
jT5h/ibbK577hK9+YhrTjCglM62RE56jOwSA4RtRo1vG4qKiJOMQPuuGbLYDzj8z5GQbIDLZCBsV
6UiQDgOirEbV7goJQ4FhJ+jCrBBzFqQd+GkednhIVdrIf8XSMUu9+kv7pqybCM37Zj5caatPmJuN
hIWviodJlmhmPq1OCKiDgps4UDhgvrBJJMzpOTZkDutu4iq753wrNePKtmGa5T7VbohtK3x5gntm
NWqd0sHz34YRmyzyiXNao9d95NNUQ68iCK5XwbVT4PLUUcSprK8HuskmbQOvcjjUPEF2l5bQnToW
AlAv8p/eMUd/M7yjdeifrydoPdG9EdPtcfvAhePDIh4nmrWEiJ+kImBq1R6J/XSHUpAsyLntEL5E
+cZmxCKmdHnSaPDuj3UmGw9VMRT2PYqaItDKdxI8LTl47vzbj0c/BuWEDJuPTpLcC+HW4qBOTeLC
TkV/3F3lD5RwmxT8E1DTEA5eiWDvE4+8IXRxvcMTkPQmFLRKC1w0omaS/WiR16C6VEkCpVhr4m5F
zrqjwQqyvaxc+LAvvl1wzb6d0tSppvRwx+dO8yQRar6oKwfhZ+fRKjVhlQRKO2FXsOE4rpKZvZHy
m/kIM07DZuKaNutk4qpkMqel7vVfCSOWCZSnhPOZ9u+CWYCKu6N7vEVCvd6/VAamOSPdA6BZxWOj
tKFV0dkXImvFKRMx0Ee07FxKaFi/nwomnjZuoKlpgCQgapbh3HsrQO+Slb/neCJGJsbK4dqji7nN
7ZlQdURx2ILRZwOrTC3m7NalhqQbHEiATy5rMatg0nQVUqh5eGBybk6vmOHg0gu8mmNp0ZUjo/oi
re7tU0a/VZtCp5JaZBzEsYVidZXdLhOn31NgVABXYSRthDpV1HjUVjOufh3Bud6Zj9HDqXQ46/Gq
+6hNyIToNdeM7oqduFFkWJYmlaCszixtANfSX87bOssPhHwmGq42BLK3qqua5gfqWiQCLqSuit4E
FdLVe3fdQJredFqP43N2YyyIFIwCKEZXk4bV5bfhg0ZF1xZKQ81NZfnQ94BQenYxgGdzNdaSTZIK
NfuYWwgLIFteopeFdfXPA84L/uP1cGpxFJkJBMmUF5BUdJVNUF+WIUaN+80lRV2SnZzmNS/JJaOq
dSdwwy8yVynZmj2a+zkEjzdIxsqSP2x8BcwtoS2sJaw1RZht4sjUCleiaIvuBdfL1t+sZSg1wO7Q
yY/yFva57EctYL18biJ+ilk0xaKYhHRgenYf1DH0V19uzcZj4E+kRa9WZ7QWoIEVnbtGvevxeVrX
j5ctMdXBJ1QfacPypmGjYx1eeRF/2waTcWQlkVp3BuDsIO4JEWXmelxLDUkkePNeeb6mxbqgBo2h
wVCLxch/ghZD9gaQUzNwVQTalTImszuuElO91djRzi5ap9gmCu7ii0c/ex9W8/owmEBEjJylY/6F
tyzH7R2DJrISyEDzGVm4EsQ+m32SGf7Ja6S3cnHwptiZw4lvPGPwqErSzCQVMKXqysFSPaKlEyki
6MfOPCM8E0ljZds71pJ+u1A0uFf2fRncR3Ki0KYrMeSEYYOlEZFojSoeqJYHI1nTBY0F+xIUh0ia
jrIDCdx1Rf+F/FWJXJBfYh/Up1bt5SWHLaXDFBuVPHj5u5FKYMomHg8M0gSZeADtoEr0YLzRXHR/
Gi2R161OE8WF+6R2ahsWJPRant3EBRqwC99nB4F+HedfPNzLNoUAsf/IVztcWoU/zJTluycBl8mJ
OXLpEhaOBrYW5hncpH9uNucXMuArDMV4tCrbLkyLtiG9cEiZaCrNaDAbq8y+Nrkki1zPoRoKxXAq
ajB1H/5cKO0B7mcNxKV2G/0vyChfmAzuoenfq6gaQO/LDQVk2HTFrsUL7oC2ZClitI9CRGmSV8wy
INgLA7s04SU66uteQ4vq1E/FNQvqdUxryf9uZWzyZ/2Js3NihCmsZm7Qn0ypC526WulfuJKZPex7
avkZ896K4KqFbSgFz+LrHGqWaLkzWvRODdegyIwdf3rPynavVvxE1W3LBJTqQraEGFm28McWFtxp
asHk/ebaA9tF3T9ZUPoJzQgGIndecJOwam0s4Rt6GYhrdBDJh2f6yqE1+NavFFSX9umBGeQgRXJa
hbdrM1UU1ZdJyY7+IiSX7VI8u8hKufLidJJDqUNwh8tG1T2dTjlrkw5c3WufUbzsCJZPdx2YFAB2
qAeQqTaweoQrBtdrJz1X6EYac0tQT/MUkyUh9v5TOQO2DAD5YAutoXjwXR432d8pFyaL1nHwwChG
ewppsWa4/AITFJ7j2hUVpuuucGAHb3fLOC8V8cRg5PCXoMWuRupReD6bvGURyIm/4i1RL9GHsclU
L16sas9klc6w5eelvtJ4xdzS/juTkcYP3ye8dmdy9NNXLEJADt8qDk/PRjNlqdtViIoSfTkfxCV4
7Nd7WHlSuS/QgXF3i+yUbnWtZWtp7p5DQjDpDLFyUbov1Avg3OYAUkiJaiXbH/oTaSV1AobhTswp
rnpHETgheI4Vy3EdQiRwm4P1ukRJWpeJ8IvU3+EpTMkbP/R0iCeBn9BntMNwW1+UWk1+A3fSh6QJ
Q65tis0GZV3Iy88/Ih8Cw1lZjhgxfJGo73lVdvM4U56c0rIc7T2GkxD7IO9zTuYM4bGd0jeFebXn
X8LInkj32KxfLavaeEuptoaN8odgmnqR7hH34aKkVwDq1LNsLeedma1IOZ9qJqYCOsaVDUk7dwse
aWvF5uU4E5INqcYKJaNCIP5M3IsZuWtJwvIjIaNvPCXWhFi2pwQvYH/a5z46eQQCE8n0vvIIBqym
NJ/J6bqatHslZBcjIIaQ3nbdAb76Hp68LQIGCojTmDRMXPI8hj/hUspyLnC88Eqis0kryYpD0/+B
C/XmmZdLC5peVcRQGdrEs2TQE8RkFfoq62UAV5h9RFHjqFRg4hnpheZ76DU4CFITy53d19+qMGcR
+iMgeeBX3ry4So0/gGpoF5cRLk5d+wzcMC6DfZ9FQDR3IOHWBWReeA/1bgvwFQuJpDMSwGmm82G2
o50qoYBGDkbnAyNFqM0kWfSK1w6XjTlpxsGyeunHYthWSwG2Y7TCxz/CBB8k3gciW28DksxDW7QN
sL4iVmzLXHzPnsdEjkdX5TqGSOTHnOQXiO62MaY4EvrAmFIywEyCJE1PGeRgriJgmXX2IALFnOUw
8cSZ9j0bV3A1djaWqjyJfYVTKWZdMALT6NHA9krWpwCXy3SrvyszJmZ0dSEswbI0Mm7P4ED/NrJ6
8qZXrFoMiYNNzhyZCn/xLWsDVLIOuk48eANmnI0cpB8QflnDirKniMWPP3c1fEx0Cov3AVFKKTTS
rO2ir2ouOI7/K6F2Zhmai1TcRDgXXuLMfuaAiTrVq8cYd1MTKVJwiMbih5np4BC96eXM5HWq7cF6
oWdo/Sa2X8O0xg4d7JRUDVUPW5a+MEAUddX5hj3FlbLfaQDhCWd1VJblzFqk2VLocUh2j9m9sq66
nyznnBP4mVUdYbZ88thhctBwnzJW4fiAZ0h+2wVmYY4vVwczE7HyR/aXe6jlgBMsBZVkrCQSuyCv
/AiPIJCQfVVdRyCWeXwchUzX+NyGWRq6+VoI2wU4RVJcgPcQKJEj2BXayd7zwIzNyxWO7imgF7ZP
kZhcWepYCuUTY5aBml4UR5R0fhE99e2uYePLUZWVjF89UcDHJCYmfqipMzbxmr+cdW5QtkMmKgV4
3KbwETX4IOfnNPOY3zfsk9Fv5vRpSrRylIY6O+KK909EGrxLHwWEo8jrrcNaaACzdoiUjducelTT
y3cW76o1M4nY+5HQVLOZz0tMCsSU99qUnmiS7Qff5rdV9xgMaHiJMknyldeBy4+19Wyw/bES5Dmy
gULoeA/WUDRZT03vwiQl06/oximt8de8UFa3vH+96cPml8pBAFn3+oMwJo2wTYcKOrKO15oWEolH
2xasTtvsBiD798dsjkdlHz7bgypm0/6oV6MOgKHHBk9krA8ITdBIawEx+ghKkFFyWggUyf9r6ikX
DaDGpD38u3x7jKuMEd/5MNsAnEooyuOmn1G6GJB78WrvkAWFTp1Bjab8N9d3MX3kPqxNeS632map
UhNlHR00g2G8F08TriqcGmWyGV327Al9TWzQ+fk8LzlqPcZSrJkcJ5vik8Dlt1t1ECjEi/zhj9/o
GDhahlKF7HyeLFAHY9Zl8SnFxjX0f2OXa6l+XLmF1Il3Ti80Kj3ynDwVgw7TD3bmsffKXW8tXzu5
FuTuara+2JPDqnIk+U3bTaoMWPoCodAblj9bU1yEda3j8YwGQChI+uxacDYWVyzrTlxy7McBvLtf
Bxm65Ls/MI7EcPoaSIXNcdqg62Y6S9O02dor54r8cOkiEDLYSAvT5dfL+sM33glObEc1+5fJR5Qj
ofshGa0i4tWVwd9n8TkqTRruIxd2CtKiuhtbyFsl/61HSCo7p6oAM9VNhCJfADIhNgSyk0IqmS8K
k29S+CSsOBeESi7BdNRBoLWT45gfChl4PHFh6VpvZPUjNXZ7Pn7EfJS8PgVznboJCiKRMOZB6aGM
V1Tou6NvIl9AOaBP5/VvcRV+9mUmNX7HuNm+1EDoPyo2q5Rj0E5Kzw9jOVJdBQS1M5YslE8wmB45
OphHWk8NufHA2Egkr0GfWy7LVjUk987L7rztYKG1SexrBguOWGVklXtl/PW0c8mVYKdWBLag3Rt2
clmRIInV+0nmG0wuM3NzMkHW8gAAkakvN0ahmNV/mfEltwUeKsaxD91OxGX7GRycu8aaQlq9Uuyk
6QC0lCnna/eflHHnBYMksg3fHJny4/YyeKAm9K8PXDNYP7uU5V5KNrqgGzOBorfUrNINfhfdc0Sj
hyG1j23SA21vPhz+DOXKE3QWbbigVMWBcGK7SO0aCfLnpoAAMJJdeAG75EK3127w+h48qaNW7H9+
tK3e0CN/4D/mwIUnvCvD/Cr4alH5+P1wlzTer4WAtuBhT5oYDQFlG6KH9EBJ6DOTOHTa7Hut7+q4
B2WcmSLUVU0FLbAJosshVDa9xP2q7S5zF8E0uNubOTgpSQM6YoL+9O4n7tJ9L3EqGaB9/C5IxwDZ
P+khihLWeJvPKeTod+bERVeAUngI+fmcAyMFaZfy8/UguTEJMm1F7HS4eNgbfkzSa/YbB2XWYw5n
tz20waPU5MCd1n3omRZIjjAU+A696HKrbLHgHYOWc1EOpr6L0COfI/iqjEjHpDpx8scXVzdJlLYx
cHbkP1cEOuC+EBHspaYhqky57Id93Rzmidg7b9dte7x1bz8+MzKbEDfGjYCkj9F52hba3mcrwqDz
l5HHwpQUpynBkxlXaqbmpXEP+dL6ZLB0Wow43h0JjA2Vs2tbdi0WKtD1zjT8EjDCZSaOsSA7hbFU
mxc0uhMC1tgovQWDvDkVWBy7wLSJIu5drMvh+nTHjKJuNyI5h55USW6t0zGpsrzXNQC2Br7dM9vc
kcDfkoJ+VWa/lTTXF8qWUv74KoF4zbWjqi010y74GKFeVSbvw+rFVFTf9GTG67uVRiAY3ExFI/Nh
Lz+XXYHAvxkqBtITBfA9SNOCWLqECsyCwdVdvYKvoeF7LxznL+bW8GEEXqjscaIF4O7KuGiN0Z+4
IkKaENyOdyrLnMBYFQLgjve5K8SuIFpE1X6SvOyxq8dxaOSOzSm3GSRvWhCQ8l0308211GSn8Sah
nBeCeJec8knrMZA0jAOUlmpinbKjINJmXRlJKtddhevrH57J+EUILaK1y36tjPTUJGTS1nvib8Um
qa1GcmUIWZuY9F/dMbYqocFUtZtqhD5vRpYYBUTxFpCbT3zrAYNm203EXpVlhVFg9I5/NlL2fCFT
b6w1To9i5Nkl2vW+MWz5ssFap6geHo6CAZqPlcDXX2Zw8cnrsByBoIWeQYHmM52KOFpSirperQOA
rf6Cp7fMV4BISO2FZNFbcsH4lw5B5g6uQqzXtarSuF05iEKU6LlUfuD9DuPDkB9BRitTSdIxumay
htige8uM5XWgSJstE9T9M+7Llc+diwnn6gw6LqxFL2PMlER1JRWGTLz3Wnru6F6Z119em7FJ2vN1
Qf9gfD48K6a+fHrybrwl4PDV73T/TX6PfcdoJyRWEDtJ8vvR/2yFcEUycSh8coWGIAYgJRy23vWu
c2OtHuJHSk/TTrix2lilfVMLCA6cUgQHLT882C66C7F7g4gVvskHMnAZRe1wFt9WPuncaxs+ZzDs
MpUytqkMpPS2QrPwdGjkfRaOattQGfLiuhMTvLnOtbSulguXmNKsetG570AnPjqLBiuDvVV48FxU
d11fl18V/VX2SNxMt3kA8D52o5fQe0wWTANyuLMIQLX4/HSPfNmQgFuALLdqWJn35ro6DNuqA4Zu
b1AK5aqm8Dh0Jt4FbhkcGzWaCSHhp6PNwL9FJe/+vBnrGtbLAXRSGpOuqJEk6u7u5MeLpxIN+5YV
fSz4OhthhmMJP4GspdH7hWnlFiqKvWM7MUP4MQU1L0YwCKvzMI3DreCijHekRHD24TkQkJgrcaMv
NthsUr8I01kcP47POvC/gdXc/apuPXJvsEkRh2p/iGUGWaio4EJQYQNl+m5Z8Se39OXtso1G5LgX
sgiNXzg6RPkwRepMfZFnLJlfylLWYRnhsdSAwag7CTm7V44XOXz44udD6oc8N6jZiFebslYiwSZk
+a0ujS3tEKfaT0CwsoIYaNI+UUA86rhW08LiGJBuf0pmIDHLp0KUz0a0YlrBdaaxpwrcIgOVP0Ia
w/DphmpbDdIgkSE7gx1dlwYzQZ9iZrvuyrioo66GhFstl8PhoeBNMeFL+ReBPRGonaGZSCZWeeES
JBiHLhgP/VDAO4IzV5yuUMxU88JwNA57IM7D28KTJKToWlzZaBSqIpwft3hzl7CJ9rD3AyU6kYTK
9XY7gFldxVikhDb5Yzlhsz9cZ9m+l6OXK1ES4LW6zsbDk43/UtKVffkfdyghduUrGL53HtqPuE9J
YLCQ/n/V090oVdcvEuU3ijdeXmudvCZJotJrApcOFiFAtoGySo/bMcdS4GcwQr72gcCXgKKm1AaO
kcrDBVFnTpIswVtFvdgN8q4vFfEW8H2VjwD0YhYB6qCDSseFAnkTG8LH8RBDNsVJrYIE5S+p0hn8
qDD/XXIcjZ7JPRsN5fIprR3o1XWwQx4rIS/yx4gSLxbrhuUr1QeGyAtmg51ePMEPzlGPct3TBFVF
iNXk7lGpFnha4sqtHbxBWtwxziHkpipIYv2ey7ytGVePlnz6qmGnuz1EFMwnxAsaF0JLRl3K9S37
m5DJomD5BInYwQ56ojQA00bbwP2wItjk1+Wg2N2MaqPlrj6VgU3mGSWE/k9YD3s/YdxcXZnfGW2M
SAgKbqQNccOgiw57dwYOUkOuFL4wnWq0UHZonkBXWgb9r63undYUfhBvTcgL1sxscr/YWjKhWwxY
DBQnqgfK6RLwafgQW8O/7FhUt6CCiTJdGmMpq0jgU8Ot7qvjeifxwCfPQHYuEiZuEK9k+2HLioHr
Rcz5OmAG2MEHUlFEys3sB4F/Owae9T44CrU7EtNfBA6XZmimLX42H9nFB2YpS+gANRQyVeBRITnI
T9W2qF3Ufb0ELD/3OJsljwDfwSiefG9d4l3XR+O4MKKr0xcDS0iXNRNLLU8hyHaXuCSU83dKTsEW
BPZkSJozAX38OGmuuQEfRzVbErsb3hLXn5vIL9/qZJVe2WtM7mfQdNcRVc4oK880wn5J/sYBfBiI
lrO3kyIcpJ6oWNdxVSVPeuDgPushGZNDpGAd8cdlmhAgQJvEaDWQsEsm90R1DuVARthc6ZRbkPl7
TU+Zjwr9mzhA0pw1IHK3DoKwfGF49qkRp8ppxlAdppPDcz794CYi0N86FJX1Zob2P3w5iRKz/AQR
LM3ksdyN+x6/g0RSIbZqv7GQEn6sTs8m5eX8X5nAbPhqDvWvZFtUiY/dGW1hEEBcteOLY1rJItTw
Feu3ruuMlkj6ZwOQhP33eI4v+FiBDxz7U8lbu/e4H9kH+MdhGKChGlc4Lj0D8u3Ta9x+zD6P51m3
fd77NdsGoLRtFVeIppB4CVKbMK8ojlBYWQYUtQfO59TOHRpLRiKrtezJeNPCIlZC0+Z5+BP77kxx
18nCEOxp99bjw8Kq3aPzaYYfa/uXtx1l6h5WDaY03KUldcZt1qxMTjJMtgtpGKTH1f0EikE/umAB
rqbACqEzp9jfpATbt7vwaaNLDRE1+Y+wgKBkznOlgTYya24aSOE/p9ST3Xd1yKFMQGusFuE4qL+C
gFpKeaF90V8DsDflLQfV4K5tNGhbFSBkyKuNl23HqpLrlErifbl81qf0Aj4nYH3ZRltuUhFT5sBn
2tIGPXMbynq9Wt8ZivV7R0qdRhw4sgHFErtFocv85L0iyES447BIuugdX2ItFHwba9kVsLc8gxAQ
IZswi+ZlvobkGFMxQq2b8CPsXuA2IYAQNbB79FxRTG0Dnx5EvAWhQWjI1gBRahBpDauxmnDBcBIz
TGS7ZccpNTkLQZ4jatT3G0dVGgUNrX9ibujHJ3/HUm8BRZnDx5LC5G7MDjC48/FGr+0o0bYuEfEc
wPwtljqkJHOCCmlRdoIN/ocEgkc283nXQd943fIrfFscE9W/hie13rGfKtkq1/W9F6iRzPEJ6jiF
rnHiM1cvP5UuggfozLoJ20ywGTwT+oqF8DmdlzZqrFinCLA3EwVpYAxbgnjJMoT/QxbPwv8hVPZJ
4x0OhXv/PBGoRXYPgk3iz9Joydo0g9LmQxn3V7OwH6ac5hyVPNI8BBdFspjSn/bLlNPlMrw79Aty
fJUN1AaK1H6OkQ6ohiOTKBZfKXwBv8ZvHfQ3xCd3qzxRda7GRWiTBH14k2SCNDVm7eFUaZDjNA0J
+VuNSmsHwYVolXw8dEBINVk+Xk7IyttxqlBVbcIVJKmHfeFKWIyty8rBroCYx/ucl68QvHdz5QBV
wkkKUysmNu20WFYJVrEpn+uAE49iwHyJblcNupI2yPkAIgrgGudVJYkAeF8WixsZNAz0Uf3fO5cq
LNjPfRFF4wTTCbmapTv5tPGK4rtvUpHT5X/I6pogGt8vEuP6cfgl6N/REvfBoKk5tiM2xPkdFS4a
IZLFm84KcUWYsHhkd0gx5gGiT5r7bFsIIWfAvUzA/epWzhF3ScMklA42akeEHMoOf1c218AnuFCr
WWtN7Iarzkm5g9AVwPhSXTJsqKKXNQNC0ftqu/VuQ9rFmwt78pDn54X6umkitioGl4wBcgQ6bEnV
epwEls0Gut4sWMiKF03JXmbtbj9x0ydnK8JKvFpJZBgrQeVe4s+Xtzkh6bktyuIyAPAGkTJeP9pB
u2SsGsBiLIKx/6i+2Rj72/LnLNYW5/EYoCwJdLt2Fh1k89Fg6fHZeDufzVNZvwOdbdEg6VLMd4Nk
nIsjSMxhxd2ElY9ATggKxG8Q9k2PGpLcekg1cqNt5apVYWHq9ql8kTHquDxdsIrVyggPlHMKmF/r
ASf77UlOjuTx7jxEIHxTUJVBfz6oVA10qD+nXIE+5f85XftcVF7UgnTWzhgqHOsYl7z/Ppmkz/YZ
fpTwi8mzE994sTEO8FZtXFg+7E0GLkiRLquxs/cCWvBhD50E80B+G9AaWQUgZ4h8Fo6bsCCs+8wK
B4xa+HzX9uThHSHIHDhPGIxQsD7Ps4NR3uZZ+oNhFMTqOX949ffOpoFF1GgMRus00iTDWbGGtcx1
oHZiYlIkCoRfoaI079ssX5wfyII9YNmHiwIqZRNafRM7Ygk6j97wgsPuyTXDD6UDiEnfTVN7cCAj
xcQ896QwkC/IbtTmQhrNZMHruDN+6EaOdBZcgyEOZCIkS1nBQ+GLd3hzarX/bYod6Y5bAn+V2kBX
gLIiuBHGGSOk2pUvqtrpLBOjByXpplrgqI43vaTmUAtLxA5MBPV1itNi1fRmwl8P5+x3PIqk6Ljb
dFAy2o7GyNvsHXMAdxXYcFrYHtLHJ2EXoGv+84VKp+5fovzt6O9efXu1PIgHCITK/M+lsIFwwvXy
3ecwTV333ziw+I48iX+hDVjNLbF4DCS3zMtyKghhi1FYKih9ggFAdPg0x0awp6Lvdz5YMc4kP2IC
mAVcxczjNKOIqsLX7kdN0GvwhixZMyG4wgAxhsj6FRnorJN3fnN6tFvlntfPvRdp4Sy3ecOkOa/G
zVi1cl0oUZaMYQ2WFq/ft9zjwSC8deUlH1J7VQCJ7l4Yj3Zyg/4qgXmd0XOQ+FsHwPn8ucbeT+pL
757U1NPo/NEiIAL57MLpMexJbq+7AAb9dxpStzo3/IOx215Qfq2o5XQrMych3LqZGO1naSk3nRAT
HLmwFSSHUHit4VGAiNUfGdRBWjtICoR+hLrRnUwkKYJUbp+HbNZSEMf50vW/9jk+R55JZUoP4wzi
E9eQgNWBMf+UsyjF3Hcl2u4EqclSeGFpVPouaJBeXvJ44HPucY+RD9UcoLBDdFVQfFF9RjwcobIS
rEYQ5ZAtP5OGqsLTEveXdzirsBrCHYihOeTK4JqU7z1Y1TIAlzMpPi4Sco/AsJ/aZNCeLjqrYFGT
mnBnhuGN+B/UWgxvHPCuIUyyOysmdmAonRHP3AS/kByqhqK9NqkzDi3TMx779pSTaWoVagxJ1nIb
IORBh+bnCIBQVaEJ7C2Mytz1C/g1pEzaKrHERbhM/9hTVwxutcNFgWSS3khVbBFzlfnziDTmnX/U
3NNoHvrJ5LAxzY3oV4dl31RtaL1W90m3w0DDrpiIcK9x7sqsRbmigqB7hcMPWu8XBORA+7uOFUjS
8EqA87PMyNeEZsO6rJHFB5LfcVmnRP0avzsFH4e1rnPJXTyLGHTe09RIYh5bKxN1XwLl2CYABOtK
J9f29zmPciJDaDD4e/KBxasbtLwNR6c1ty50c27mDsyIIbFT8KBCGtQNY84qBwOB3ic2Yf0q8dMk
5rOMQ/nQFOnD29w7uXMqKnppCon4PS3Tdl5KXkyXddTzEgm9VaLHEsLUH1c+PcBn/4B0bEuH0BBN
4eIcZmcH4y8NocrIT0MDAPh9lGOF/pQH33oPItGtJiBiHaF+Qe0GK4u3yl5wvoNJr4NER0CXkTFo
GRfZcN1QA3Y1TOR34D2vqJgIRv0L3V/IwgqYGU+4sb2RAgKc+mXo43KUG60MOIybiOmOI/RpRM4F
v6zoqsCuCeBt+BoF2xajAcbB5D+6l9QNDuUEeEEvTUuxwJy9LaWvQga5t/IKlCldwRIcJEhf0Xd3
z7NFI6vDi+xwSoYg0sfHGKcbftmhLUqVld2tgR01U2N4M0mLP5NXBMfsdtftPMWZkcNQsjnxPN8y
CgbJOCu2acbXKgiaTP8PpajCp7Tovg988yVubc6wMUldAqpK+WOfV5/NVbMBQviwm9NWD4Ss4quS
JX5s9keI9n/PFVs2v10iskQ68GJlWSWzvI5YeUfZl0zDcten5Rt5i79/KreGTn0UdJpdoVz8l3j5
+DEEhs2Ju0NYBKzSwBZqsiUxzvaPaAHrV/bemCMjAdQEvwbsCZDauIiMj34msUhdvme+t2KkTHAt
HJBKLup+DCCgXiwD3RxE+wcTX4XbLDDl+D8d9uyTgncrdj6ds6Ke6RE7/xbbxr4xKGVnyJQBC33B
AYtr+K5UhMG8wx/3OnVAfh9GWxXOb5YVFpVXoSeCG2OYRmNER/1ODeED0yik5PQAyTobqsIAcgLF
AejSyohd045Ighi2ZS5k4AL0YkS12edMFcLtXaeh5BniIRgIF5cVXdyD7KAcXYF0wuH4x9Cd1ypl
6qUBPXXIMQqM6LF2w4mW3bPsvPFOXCMW0U7SHYG4d4OW2rpPLhae4/tMYMAaPQnkwDDbcghaYo03
YZWTkxnI8+jPaKg8hraPdIAHjY6H+YqGcO5bDxT8xy/seFVlXRLTQuRB01XSWNFsP9PwbtmhwJ/T
l7EL7UAs2RekDoDnRCL4ZCWhlEiXsJagIrksvXkxB0elDVmyHBfQCdPEFqzmRZcYkjXtdBgZ+hSN
iyrP5xvwl4wMJ2GLHDqlFLbWhL30aOXMr3LXYAeLr9ekLQh1cG7+wNmIXot+Q03LeI3Ywpl8WByR
uaP2OtfYiHJZHgoIIEopm3sqpBBGkGetlzxkXrpVriETIhLeLEivAgG2KCkF8kXfTXTc//H+Gkgs
rApKZdVFKNTaTEvU2ab6dizxTrnJ1Q9jqEYREISSCokaliHa1XyO3Z2xTKKL2jR48yPupHoQ14E6
haGwwXPsSRao0xeOS+2Iv4U4P4bu/dI4ieQDK7Tmb4Dd//TyBk0OSaHbXadynGjAnz42CeAT8FBX
WhvTBoLtdk/+g5Zj3LOgqcwnph3ClKKSEhwwJz0qrUk/hNoRnqI2QozmgCdheFREIZm2n8mxZnDO
VQELjzcnf32QwlutIfH3oeUq+kqXA8LAbOc2vUH1DyqPkISlqYSSgz2Q7st41cHGZr8n2Izm4uqr
M7o25F1FPZbegG8nn40wezIR/cI/N0nuWWgE5nK13OVFEZEU1+aslrk9WxWKn/tRVaiLwVPw11Yi
AS4qy6uA+U29JsBHqtuYORkeOMbX6b4B4ihQmV8p00WT/w31ey9z4M1Cc3cUCw4zVMpugJjvvlxV
GcO9rl3GCayuUE9p+/vrhso20x8f901dc3f51s8jzkRGiZidgJPAI7hgTtqrCQL5zYEPyOpxnoMS
aNQL/D1SzNxLM1uS7rK0JiUVXGbZxBgLAjE/9xFKZIJ0HIdAKwDzwlbqJ9mDtrEBngj3/ciLoz/0
M18uM1ghDNd1Uuo2i3/6Epta6OROKk1rZ/U20wORcD6FuIhnjBBp/dUVbEiPNa9ofZxMvNHzWwwN
cCj5wa0B1B+Xtq+PJPkGQLh6Q5ZWfTtaEBt9UEcL4qUCwu37kW/3nwSJ5G2lNnvMiNK3ehh544LA
CKcjNywHB8D7AnB2xOe7oSdzbO95nQaV3H5RwwiZCt3gAxl/HdJIW7QdFLcH/+DrD4wZFX6A/Sds
rPmLUvOcNgZX971VVbPyBf/I4N71wpk5xQGEmP48F+kOJEv33Jlramab33g+LHK4VHUriT8np4sh
LpEhrGDXuJp11kpTrgnd9NCmXNh1FUtuuC6UUHnlPjZL9rR93jY9e8n5SDLmWyMKFFPZmQxVutHS
JR3LI3zOUih774marknvzeUy35s4YKGnyimcQa8gN/nncdVDLSoZAuvRFAjAhvqlVcp9qD6Gs50d
FBVf/gYti6U7LEYGR3ao0v3Q5W1oWqc8wRXjZjau97oX34zdj4KawfF5iggS7sRLW2B2gL8tImqD
mpI+kxAyyRuzeCR9RgTTaWshS62YKDhZSDjxC6+xIWKzmWGSOE3Kem0IPGF5EYXrKO+Cq9U2nam/
DQPlYuoo/gPGciUPG0o655QFCb1In0yMmvihsQIOcPSt7Re0iCd6XIE8yzSttcv6ZkGwzc573S5A
ePDaiqsFho5BbKed6hsfc5mfSbfqv3ctihfX88yzxjD6aTLe8dBAhJnoe/c5knDR5Uz8AtLuyP0D
lrkf+x5og2TyZX7Si1pg1B9AZIY1coEFgWXtD5fJbYQRfM+ISGq2OsWtAf1N7t13TbD5EyHgRVOz
I7ayWxJjH1TEvr4a/LLbgtamZDuCfZ4m6hWTfQE5sYnaRr/bMYj5uLoUq2slDGuriZZxsazxstPw
+Uy47zAiTA2liEqTZ/dGvxEeZYbJyECniP7pYh+CKdRJ9MR2r79EXsPlOgoK/bqMdfKvQc7k+u/2
f/OXhJuaC+3Y+xIinFKl/pnMp8nP0ErkODJpPA0OhGHCimdexnDPCLhTRHIE35kdp6G23GzbyuZ/
U8LTNl0gVhzAsz8JVixJ2oVV4qTCGQCPezvsErHnX2+H6dwi7KxuygqDQbQFBliI/TkNqLzBReS8
7w3kjdu3dnF5rAVXKkjNjHbBBJgdwvgflMpRTl7146MXG5fJpTYsKYXXIv8B0a+bA50IIMG+iHay
+LFpGIYfiSgb9NA4PoUyoBwl0cJeTmht/cV91IuGi9+22dtKsHp28YV/3faZUfCTxOqZbStOj3G1
vA5U4GHjnlz34i4VXvEnEPPnzYJu3ExhcrRV/s6pMNxwGWVSbiKEm4/pUnjd/v8PqDJfCt6frne1
vHBlcmGFNR+GUxNt09hk1kpuIPHz1vHZKnkLC1kDKl6/J4+KOzbJTletemTrqeHz8Gr5MsI+IjmJ
Uz/BQR5jE+t55w8T9nipM7l/m7R5utLVLkRUW5l0rNntJx8PS8gxUMdTyLAPeMUl7/76QeBzz+sf
+AqAqXGGdnnvMo3hMYI4ILyh5k59lceKx1iULq3rPGBIh9gBhE1kgaa959FHU56Scdbh1JFTXqke
5qxs/tgAPJKrxfSDfRGBAaKkcx9H9PlKIGvNYKDW4F3zkVBUxz+rs8Z48Kh+d3SJ131nRQkJjZE9
THU/ENB6gQLQSp+GrNoahh3kD/HOi3RwKQheeZ3n4GUhEl1V0f842yuph7KqHst9SXwltBMR6NJ1
JJQkWao7y/ddSQxyZtCK/UGrxa2Fu9aQ3dOSlMdU5bkMBNbZGTk2Oy51QfFM8/nXOdKcddBFv+ID
b6nhezVghdSByvd9dEdRdX3nUdQHJJITebTVDlg3MlBC9cs+0lhTGwSzR2zuntTBkX/gNUbyDqKq
xEUHWo9aJx8E7fPz3RVQaDZRBU9vAr8Zvtulw7fmmZiThOp/TGgT4hpnjGb5lSgy8mXbTxbHCeoX
MLXHo+7hicFnQ16TMPcpQSQSpHJ9Y4+egeFSf0AOFV8QUomWxpVn0QfugPvQDErC00CL1v3GRVWj
RLlmPLANcVDKTDRLpV+BDubsnMDpeHn6pCypa0lji/KtaHbom3eTo2PSNJNwlhAPYESWHjyog0Oc
iP1iV85LW5nPhmGhXQ4zw5Jsjdu8hSiXy9Z07jvnQx0ssUZSrmMJUgXJB2IC9k6R8cIMmDxn4OMs
kLCglLXDjfFoYGBC9La+MomHwq4InSP3qzhjb7MgKezQ402dbjFF6s3h9ivmCFpisDGn26J1d8jZ
cyTDG0JbNlGbwkbtXwO2rxDm8MJ3DS06gp+NCoYo0rNeAXPq60LcmKAL7UhQ/HcLH5+7HuNTNQQN
Kh5aGM85F1AOAqEq7SY+91VuwrDRhYXcIdBFRaW3i8lfZLi/jFigZyG0/Sh2NYDXLNtTS7uIBq81
luJh3C/V0kHHWO1p8q898X4eAwzRA/aRaaTVYu4SJM0Hnzk/SXTE+EGEdwQLMmf2LltFLdHX+G01
s7PTCgX7drsZX0aP/fbrk+TDZf9BIDITRNAPkPoiNOcl2pNH8EChVsgxf6iX8gj8ezbUnMT35Lz9
yoUeiHYeoTXroLFIeI7o7Adtbi6NC22+Wx0h1f/7pBlyWX5DyQcRcKf2Yc/1+klcRnI9y5Cz1ocY
mSglHZwC509qDo7JgjEBeGfMQF86aVTI1GdmSKf1KGAXIyRpwwzviqNneXnP9k1CNABJdpZBWN3k
e2x/pXcHxs4+gL9JR75Z6QM3Nb4glwn5DMkwThwBoa640Rbn6X80AnJciRxgP3YWj4iJHmfFt3le
klWwA/iTlCvz5W2r367C0dUz59IMSxaGm67oTKEIAmDeZsxhevnmLsKHiMpkKy8cm4RBJe+JdNoD
s6d0Uuhj79WFbGYE4nkzbNYkBgmzw2MKYPKZEZ79dYoqjajJ2q0TaPZyuFDlcO4mV5LZLTm5k/WW
ywkYK6HoPL4t6+RnOeTSPR6+ca2jxADptUrUW6xaRTsy9Y69aN9GM/rqIKfCequcHNPo1rqfhTwA
N9bbg1iPDcXedik8RG8zzi/LWpOj/iB63qUvYlI8vvllKA9hPjD0g8JcuL9jJ+F+qyYT0ThN2QUY
bF10M4jBvOd59b4T8z5V10H+R3rCWHs2ROlJYYF5RR7vO6CVaxOt2Zqir2kOvFWQPxDqxyq4blJh
J3wqD3G8bkG1Vkb3MOewAAevApG7wq6M/iHn8DzBVCPEUO11KaYB1QuNxTiW9rcCL+G9Sky5BKCa
R7r8jWL0Ew1YRW4ZWg0VVWOjmRzhMzH2unpfd670LjJWFZBESYm7rJDGg2GQGF6T0HNNjgcO7RYv
iFBwL87ChRQ2nn7U4+B8U55TjAhzZ5jgXxJBX8BZ0LzCdpcsIjHp75BmzkMHnucX6zhI9YaZ1YLn
dEThVFURvFPuMlOjxz3nn6LveEiJwh+9+vhpEbzjdYpoW/PucoLJXFcqIxouYXGFgKIQdVoMK1tB
nSvC0dhQC20ogNe6hdm6MVaRTZc/J15xrhducqcVp9sfIiIgMQbmfCOnF8F2gI0RuX6QcpIgrr2X
mxtSTk+RTdVKJeDsR9en4FFGrbDMM/CnNBbMGde4wOkY2Td4K8nBayI4zUDa3ikRwSIkcCwL/IAW
oBAgc1fccpFB0I7+eSsd2hBEl9hIRVgsSv+qxGqH/u3Otpz8Ai5cNzroNFj2ZbNbf7/o+q4pajiR
9+EKq0hrioUPBc27gglWVNVF2GUCFipVI5niIqTnTTbXAWLyq8UvkIPYgWlnGjBlE614+GcZe6+v
7EOITdwmSBFxhKLjNA4hK86ROuwxMgpBn9NvBnPcQwBQi9bI2kVmLw/Gz683n0QGAW6cOf/91FqU
ZDyYc26eyFdbsDnKleu13qniVz6IEEMZavKyWDpbd7zV+qdXnTd1yypDHDMCz/u+KQ/47oTZhjo7
l/c/Su04qGGOoXUIhitZOd5EVp1DgHHE1J/P0xL9zKmyA7G1vJ1Nek8/Mi6r89qVT7iuOLUf8zUP
SZniEdGg6qwDnlnJVYcwAjdt3iDGEEyKCTqD2kcBaQEVF2QzdVqENq4Ur3mWb7pAeO8vSdE9wV00
YmrQwIG09gtC8ypTjDZhqD/gVLCjeIL+wYZcf4kWfk5IVBZRMUimzpGO+nJLwXZCNXgDptkclWPF
P7bD0uX5vzE6soakfNCFMiV+oeGFlkc6+Th0oJXyVV8Lm1G1Y9WaDkD33nNeXnLxMUcOWk+K3y7Q
icDECaubEeN+TlPb0yC4NgQ08ehGkWU4tgJk1eEKAuslY8hdbyb1eIZeKTFcdQdmsgn46mKRghVz
4KNKBy5WY7eTLydPF4tsq4ArlBBQ3tlIfh0+fvuFCt1vIKwRqjZkWME61dooaU/1yKO9NdwVfior
tBxL7oqSJGLBG8sSjFGByczKZggIvTJ5HO7MG+hPmlmqYlpwQuC/3yiuIUVk8nftHErgvBtc8zK9
F7fK2V5cT9JbV28gh7hbIM91c9GQOgCwICd9T/gG9fBSmeJb62xFH0MT9ttjpb5ntSRNjzeQYayH
Q/VdpmaUWl1GNMl8kvY/EiQ9v+i4/Ndi0AGEUtq5HLdxmOk8E5HzIwhjqtI+WvX28X8kGH+uWKY+
7bi+g4fDvW7cWKomf1RoV5wzKZsn3UQx1ia2vO56nQ4lHcfi3OIR9drCWl2br8M+8bma9UTfHUa2
rHWTXBoicfX6VGweAI7j4+la5EuAVH1a2ueJOHecRkUbVPaej9Iiky/l6e7eEucuU5jUa3oPflld
ZWNGM0GtY1J3CUVKUut9YxKD7Ea0Xqb6OuMkOsiUlj2KELIFwlMdpFE82PWoauMPRs2/GBK39Muy
TvYBfAz1kOhxZ24g/AqfxtqKzxDty3ui6tsXFwq94JWcdYc/KGDdftv7tC56LKamPdOVWoV6jHGO
wl6sm+5wQcXTpxiNC0Vd7Gjp5GAj5u7ucnHTqq1BEfvhyMS/ejq5R4N1Bjhj2MielLrEDO8OSP/4
H+ublIT8fKvhvZ0yhVjcg+JCzbMzCK9VDTzmwOBwAT+wc3lT839/agLFTa50CybG3+U9lrt5F0Rk
VjiYep9kZzHkYFNFBzehv5hTCD5Tm9cdyD2pO77YwyKmfQ/1VRfNiO5F1/0S7hnYesObP1BiEbpp
2TCtO89armwqCcRjGgVf6WgtVKZC5sMXTd9EjDAvl2FQYi/c12/SCpVYM6ZykVM+zD7ZdAKA51l8
E5wd0gaYg+uD8llcR84QIW81U1ppuvHWkmkCl7VpaEnxAEFBkNsjgCta/FN57zqTvauuwK+yqr1U
lhKlSpLsGJLONlYPtbiJR6lKCL33uhrgo05qvi48u62rKdsFXLQCyo2of/RCG1CTUx3A46uKrhbB
fAQ4gIfVGpSXoPL4yAX5dfNo8auEfNzsw6ooh64BPA4GBg3Jw+Hz7UGXL1Og9BL59zVG9KXkZiMZ
xfYlguml4c+NzA+49FNE6ZJJf3OqhDiuaCovhtXAUD3l12MNYGEB/xJVn9uTG67rlbV9DWMHoi8y
xmBzG9KccLxOS1+gUeako//V+Pw/muoN4rkLscfXyeUNOB/4264Z8PPI0g8XHOj+4GRGP8QwfCRr
hEWp3l+XN62nOr/3Hlgo+EXC1U4wUhpvIjZGzAF+A9Xfi+zMvhFVd48cUn0aXlse0HY/KDgfYwBo
7wHFh2eUCU9vSTr7x8OxL/QpknGRCOREDHXmUs0FV5iKBn+/xm6cSs8+qtpm3EmefE82QIifsdCf
5QPaNnKh2Q9uOm+spMlFkaSPrkxKl9Pub/SEGJ5wFHWiuKg7y7NngZbWufWKLZgOtPNYuT5//P+X
rbEKhUyhyPAQBlCfMJesBk4XiggpUaPZ+08yUwcfcczBeQxLnPHyfNL7igQ0OYQ1jfwrCOzNfRv7
W7eaRNsJUo7pGvqZg/yv7NTDBqu+f8Fk3GH9EM6xvs1WPRjtm9DP8cwCteiOFThbmgKH0JH2HZUL
x8NR8oKnAXkTidCTUP0atF6LN5e52v8lba7NsdVTLvd1yyokm9Qfo8q4tFRx8VsNlD24mgnTSy77
TKxCwKGNRGOuIOJJx+YZbpTEoZGOsRCB74B4OGfKvMNubeVc1J8K+FPi3/NsuBo82GtjTw6QpmJh
d8vRdtNRptMJiDKPjohJUp5AwjkIcxgMNvsLV7qia3dxQzwcXyb56a8fdzsp9S9Nfc+0A3R/nsyX
PAUMO7Ut2mZ4jpNn+Nq7eiPWdFAjo82B5BPIUBGjfce5Du2Gtr8hRK1nxoNK1oFwJ6fuR3hRVDv0
p759y0O59dzQzJ316LVJHMlYKa2LARnfZWMeGk/ytGGzedlKBB5pr/Vrvvj8u/FfotytilGzTHP/
3qQ6HK4teuZqWiL9GUAI8cB0A8EBnRdlPFi9NQjv3Z4PyUWMsXAkI0PJHVkRupsAVZpHQQfQ4xn9
Ij71a3tBhkJt4Pc6q9wmX+wr812WXmESHPhrr6n9OVKfCyH55LTsHEzUKXnfajV5yi0cA4BU7Gac
7HSF1GVTHyLCT2A8xMl2Vl+zFcWOwna6AQxLGoDNIgUub+R+OZCYt4oCeuIgJ8KH4JZ0aPYb2b5O
VDJG87zpwVnXL9Ju6Ojf5T6y/PQxT/T19X9LcRZRsEQDzVh/yqacQhMbHqzH8M5f5kn3hpg5Khhr
oU/A2nC77G9N6r02mc9QC4E2ZLWo9BCYi+gkuTX2+YbkuYjZPbIvHIUlT3notrGeKL7HXniNoW+Y
jWUbki06NJftrtDWB7TYJVNwxoCLSvlQJMx9LpS3NESWxkQ7q5KBH+aPLQjuG5Al6TOusbsRb5ak
ckFIAQOVeJLffAj1P/9f6aQ6FsBLzhK4dyQKsmKA22Q5lKt0RZJE7lPa0M2X9NsQZtWK7wruATiA
RtH+yvJGLOZA4T3fnMpxAWdF5l/AsKDYntBHJpg6BEtBoWBsdR/iCuTKhOG9UlUAF44DftpAo5tT
42DVDSksiJDxuqW+DUBqIaukiSUuq7/4tf35jK0vcDcayGTJ/kiihSzQ5q+AnLevVduiHLnfVZvp
c8Q3HFRcHAMHmct2xRasVjJgwEdhNE07vxdCI4guo4OEKMhcMmQiCKS830iA6ayH1pSCXpSCTIQr
qC6UleERqRgiqyWwF0IZUlr1EOcV05Hx3QDPTnF7G8+8lBFIUdcL5KtYZvb7n8D4WK3YboAYX0Bu
puciBjeyDa88q0YWJHcXEvhBj3pIb3ToGviph7x/oBm8hQMHwVo2csY9f43wO3LirK+VWLBXZFk5
JTl32hSPpWFbj2V+F+iNyDK1IAG4A6OjH9cbLi6fkoAw3LJ5i4d4QUAUxY2nQ+/iKiI6L3LYo9KA
zfrB8WCqbZS+E7Vn3gKbv8c5jygqiKxbcdoydKGZC5x7tuFMnOnF+r5X9IvJEC0OjC8htSM1xS+C
SmbVaJ3BHkZcTH3G2fVFf1dSHTp7Z9dgkFTeHXNFBFatbh5SUcjvQFaeKIrl0jRfFXY7bIocCUSu
mRCB39kIohxpmKxb2i0CDSOVmXvnx1PgUiRDAuP9rc4bxayV1mPRrBS0D2/JamrIbK6PQGvkWVfl
GYSwXDUGQ8n1+Z3QHDrMjgIokOA4yIoyLjRPEtW2cv/Ngvbw3baS/JZViamSGT0cFPYSquQuzIal
m0qWpht3QWyaEB4k/kGtrrO5zOtfT7UpCMeB8ugoshAfN4EbXsIad3ILEVDXisAlsMRuGbX8Ph+L
1nMRScEdxXfUP9wuZsRxgW3dfekjmPM3jiphKDt/n1/Lprp890HqjvWfUAIjQ/R4TJzegxLk+yME
i2xDdezGKeDQpGWMijYg5pZIQtayFj7N9cs/QVEeH/gtIqYNuEmmSQGtJDE2vRa5HsAxr5qnBmoI
j+mrcRdZO09oSFDV5izI9fSD0+K7+3yCF0ZS3rdc6wBOEldlN/GIr9BU0SjzwahNobB5SQgd10AF
WyLqUw5W60LrD+DfPcqVp268VIMh1zvlzWYNrXoDvNtQRhm8uso2xBqV7OR6cte8uDmRqwRjgdyv
mDIJi3uqzVMOnGlOBWPtrwGEh9mo674RDVIn99LT9kohPhUptKopu6JLpFHDn+ilkdCafb+ZCAKt
vbG0vb5gorwV350/PhzUJfUFUnCSySiov2Z70ixwVpwgXhLbaJVQAc6dfCLLZu9GOuKHUbI2ovwF
1QNjVt2t+E9FyJ63RBbk8tqRg0FZ5Kv0NJmc1IucuHK23W9W9CMUuMvtpt9NbELs3M6auUnktXyt
QwgYfhPyE8blY9B7jR/4NWkwcE/kEnPXfA7vSVq47Z02Kee6UR4vpSHWn41BLGBaQ78RwK7SgPTZ
JvZonsritRJQNL5Up856gaijK2ag5TA55SjifSyu7TaWolO4vNfWl5e7rungYjtiabScXJFbpVym
uoKyvqb0jhhtiB8bND2plYhUUoc/avJQ95mDDWE20Hfmwlm45jI32yGE0XKs/a427kbHPeBKXiZX
44RZEDRbroapMxNSWTAA9g6/hlQF9q8lJX2awtMS0Dr8oZsGW1O8YJAYp1o6lSITWX7o0qNsFBgm
Qshua3Q13o5nU9/IK/9uAtwj4Nvmuu/qIZfAu4ZB1Hyf4f7mxEVsOOe5bznnk+UPZAbUBm08SWc5
rYLXGMs9THaYEmlVcWXHsfuXgdayV+0t7nt+L4YdifDkkxT8P1sIEIUusFr7rdlIIFfP4oiImOaR
XiJBhIjIHbwJePPlK0moM3WSuP/u1GwAJTIGJG/AH7Dc5YythMCdu1xiwgP05EPQNUvajc3SSMwP
5uajd6rUPyM1tRJilQIAuTh/m+kVXjPnZhboEx5hAikVUYdFltFM7RWE1lozs2nSkMgF4Y32eBVG
o1dsAcx56Ajde2PgRyE1QLhiO3wL4mk+BqJkBJENTPfxA52uuUgyxYYESnHBPfbtVrOwuVj2zRAU
v3HX0/JlxXuPRsYzLiani0ReRO29JyE8G3yROuu6HL0pcLL7FvXrVxTKl508vGhglGeC9gnqphw1
Vk4Eh4tbPvbCJDi+6j4qXs4s6kYqWqKZXhdZ7GxLvUBULc8hI6A4ADfXCmgF7XSzffE40mA2bR+d
ncA9mfUsVQzuUixAPttKxS1zckD9bBHzMKNWXjbSpQXeUNloJCddf+dFYeim5OHYWifIx4pdvBNt
Dy7qEL8uuby0fHsVL5/8L8txUo1puIn4IS56tve+DoLZOisWN8nh6mxuAPkGoNStXYDd3P9bOIVy
r18JRUElBT1rFmUdKs6P1XP38bOPjuNSNvaSCTVaHisGXpDewOuN3yYjlV475by7mRg0+F4EjNC8
5AP1RnwdW9Uh5CA5Wd+ZLQPC4jFKnsQp2KI1l7kN1fu/W7R0TEFumYnodLZW2tu3E0sudscrhOc/
OYysAZJuhe/yeZ3igiODjePT38g9p4VDuDGBBSqC7vD8yrwKM70wf7IBaDibfX/YqW1O60jNAPCk
ZiT2l21+C5wibK8VeGsxnq/fvekMaleqqyuL0hARwiLcCnyKXZZ2Uykqur9VEUODZ+8epuGtAfTJ
qvfSNG7A9xRvkl6r6u31fB67KAh5hsEKpkqJ3SmDK7vqU41zwUp3XEHSCSDwJoq3pFtit98fqEKe
q+bjWDooyCH18ga53acH+s2yLo9EzMdVs2PNRPw6T51rHWSuL1F1NWZtgt362+fZ0oAx6KpGRvgL
dtQOIF8y/IlS7lEonKmHdD/SXM3+caJj2wCu9N2wzoskmzDnGDzmTP0fE4tOJa9cAXdPuOKNQNto
mqthaN/egnu7DRvIU44EFOdWTsn9hu2irWRIDrDV9vPnYXyRqN8IV9r8zCPqA0UE3IrOVIcesM5F
wpOfxsBuIxjaa14Vla69/Uut7oyvnQSV0c5vmxWDw4czlbx2dbZMbSVA3oHMQ4PKJOcfGBT31+tx
PEjgzMGr0BGDyIZGbkdr8U2giQcokChmeqPAP5UF/1W72bcFvrx9mLialuV9IClqycaSzVp2aDi8
fJxj2f4p/WyBumc/UaAT5MFYPWlxel4A5Nbfht/OF0iuoHN9jXvhUKmhwpXmlvUob1e9WzgnfZhE
d1c9BQbXLZqBokKCdUsF2f8/zNXkWQc9a48CizCTS5+IslO1FZe5chNzspGwMQXjcUZLgb/SW7pF
RUwTzOZAT3/05drZk0wE00UfqeB1WztbHubRkZV2PT9SpwNWYQ3nRtvAwBmp79eJ1wdgGup7KdRB
SQT75TrmPBYIFb+HGN84naJaSUj/K4VaaXKYscd6VV92LwlVumsed4HW9UXjmbtAb94ll/xfAifK
kDfpe0/a0uw/n4/GnzMAylxHtSqFeZUSW623j3Zi6lBoDOxDK8ZT4GkMJTLgQOKj7r+QWMyn0muZ
gW5wH+K4YX4KWdIPh7rYwsSqkHTGfX+9Hx1SrojhfhRkm/GFDukVWRH/mpscSEFCwu3hM+zr49U0
mWYqRMj3pibHYIBmkPWOQP1WHDiEClQ2+4IphA7vWTQcRPAlIuYF7DfZw5I2K2MREao6Dbszw7jN
UY4165fAb39SLM+xgVqqIymu/2sYvsE6a3qLXvVs1eCnyY105doOg2xlCWZ/TejxrpphFuF8szdz
Zs6ZvNb9ARKQ38+SsqqfuTBqfpaA+Psajbumg64EzJS1WpuI4jlBkicEL0I/7UQCKXjw0ilHk4tI
Pii9BWcVK1OoF3JQIMeS7QOLOlNZG+ZbUytduhqYVSM0AXTCvo2ytT3MONh6CsnWK8n1pkyAGb6I
hs7IIAUYDeeZ6oN5QMGbnQWQpOk6NrxLZ+6eqW+K5hrjOH1BR7ppFPwHxF24gxY0qVPJy/3JBJ3g
EbBHm8HK9f6BjxgCBypm/IKvLXacqqG+iFldVPqXQqHmpG4oqevNEh1qSJKo7Shc8Txp3VGbFlBU
rUOlNNv67xOg7evQ4Cu32ALrW37LqUm6wot7P3ZB1w2pcxlqPxAI7VYvKfYL3b44AXei3dTsv13u
0njl6Ce1SZFpx/RsnnENl3h4E4/umKCDmUyjbv25o0WhJQlxPIXo7fXU1S+LNXpnA60g5MuUm0+6
8FDQX4vTN2kcUdVwTnKmvFoYXg8ic9CL8iApZA82+VSK/M+kHFOklE/CQp6rfd7BI7EJNwrBuXj0
rcMUDhgKL/5GFwIiRfMsJEHhiaCnft90f90t90ogtjfIb5DQF/PJGQnyjdtU4CL+aRpzxRp28AsL
gJdod5cloBG3KtNYGGbAQ+Qxm9PJ2h3X3T19ajWdu/aW8oZE3mMFiT25jzLcBt0JXO2c/afqXiGP
RhiDlqiN2QCNBXf8cRBGuFKiccpScWeRd7+aoYzqtyOgPJV/dXv8KEUr8F8zRNjVghC93TyL2F2S
PjWO8Rp3vQOF05PP7D/Nt+Y8+wlRrDZJ7fJkFps8HNgp1E2xtWUTQQf5AEB5LC8iJV2vKkoGxBjV
cjOnpVyH/gS2ZqaDJL9VLjmyNelms+M4jxZ59UclPj8txxAL5UBx33zHLIn5BLbgLiSM61wl6iUx
NWix6wbrT4v11OeamNaP0FUOvbDj39aEdqEq8zOUm8olzjW3aaPix5eyf/Vfa4SewxVCAJV4U4Um
e4zGesh2llmuB3crkgrJB6dTVNeib2SaGT/UE8N+wpn6VJAcLr9+xy9JWcL6ImgjLigz2YckB88I
rh9BWReXizK9XiT+uzIGu13uhQeWIwK4m/puWuK0J1RK3fyZzrJ+8h7qrN4SgW3AWgWGnJH+eJOX
D8VJsozr18Xip5WkhWE/encSHhs7fkV3TVEWRW9yBMN971vtdu7qzaTzDRUhBEQ0V9DTBiT7xRY9
ubnCL7wpsQdnopQUv8ggP+n/83epxIC2ubSwgvPOqzXJ4e2Jc501Lgvn6iJ5DGY54iFSaNrlBcak
OCgRpAQGF+8jF4AJ2eWRHgITnPsPOa3WxODmjkz4OXmSxVusAnfPuKq3TnnNnNrKgMgWA4pILSUU
VWC50+2AX0fKHMGI3dLOxbPkeSvhIhu86bwLxnjjVeWX4lGuZh7G8cFZ8pjGKVHI8HtVfH/Uxv+0
yhWNzjj7Dmj8WH1Y4Jf3g16lKAsvMvfgqitxgeYSTAJU/JEU+nJCJLJTDb367/z6VJCOC8qiI4FM
D/3y1xnRYBMG87BK7wra4mIfWK5cyqZtMjm0WTeUAOSZnZ9TNeMQP/AzzpsOPVxHG1ntHBY6llkJ
24bmpl2qkkdzNJj+xqVSLSdon51yDQDA/ygTEVNsz8UFDVfB1fYCl4t3UhrGCAn9Nvg/Cr9oLOGZ
e9nRRHd4a+t5DH4YqCkHDynp9df9rPil+mSmdOHRX4xvvxp/HgUUkvWPlhTrCXeic2M4PN2QkkGk
lao+MJx1yij9wwpQoKDlBGWkM2ujWaFacDm9Qa/N8lNbquW520HVk45TYAYZ/Y7CcS7fCzDadbNW
6/iKny8+qy+RWJN0O+Ks/8h01d2T/GA5ihdxywAFRYe67ZuM17GkajT7O1xAd3M2LhdBAMuL4KQl
oaMoPqD37NLdrXb9dC3U6AOc054V5Q5mnNalzVpyDyvn1Ktw2Ns9XRI7ad2PXP07Uuc2i+y4CKIW
RMGvfq+0KcWJypGXtIXWCxdcgQ7iVCTiFThRo8s7g8tymJAl8GS+dMsFneIMZ88AlNsJPnGmq8E7
ylKwe04uGfQutKYfRc/q7MfsbyILhLPpNCtjlvizDmugI7NB0zxc1l3glN6xacjQalnf3hJ65I7S
+2JG3Mg2P1EWT24HhBR05yk3tOOGVhTasqvx7cfRD/o7d0YQh7kpoYfRRDOQ04GKOdH6/MBW5kay
8bYGCBEiUGX5TBziBSYELbJHo3KqopT3FJkvnTkGwVuRqeR8NTptPGhrPv1JE3h9zPkFVPJZELMg
JUFU1/6BYNE66V9GgdvAA8xRVpwn/82tR3LtiOrExOSTqYTPiWmxfGcLyDs8BsYQ+hPORHzVmCL2
yYnVRj9Y1etPaKuRSLuB8zwVdXzUB+L9p0yvdCDSJVp3v1IiGwWqCNLGMUtBmKdcPj4tBSNvw+EP
TvNUtrEh7tQjcu5rHdpzrYweJbdDxUd2bYV2F94Y/slGjSfmY7nL7RJ33MW7xz8wcoLyeKdyGyp7
z3o1BzAMYSmw1yd/RBj+M1mYRvW1TYXLJLJy4OTJ3e9n4ctlfyC7vuN9BG++4x+l7jRSx+rLqysW
yFeF0PkvRywlakcDkPSACeq1+kHG7T1oqoIPZJbFqjfJgnhnmXvzGXW4H+p4/yzbo41wryg9Xexb
fvn+gb6Tz+qUPWYwv1AGAUY6j3KbaDZKwIpqQq7I73c6h2BXJQhbCjywi1giwTgP85oqLIOe2XZp
omTMq8ZKK8psnPJKw9zqC9GpZVHpXanJU64kdjX38cQ/Crt5lxQKUkDqJP702SkZZVrRG4lsLhw+
SDZU9d8qV+WpDubPg5a+4RPaaF3t1gp/HHeEE2Mt21Ezl9RY0KCkiK4PLjjZtOZNjXvWmvzQfQ3x
sA5aAMAXKnwkkBqn4qtw4kL0puh3lcZ0DyhzAhTifwl6C49f2vJbKo86Ft0B29iX7BpwDe9wux84
Tc6fXfyBUwldbV4kAhFZ2VQ75Z42CLkxmonworvKzemaZNLJ9hyApTt/krC8T8AgRM8b8+P6YdZF
gFRfpXqv/nD30OlAqg/8WmjHRECd2Fdek7fdDyQ68Iba95nlZncd6A2lH+tc+h2WbMO5wMTlawO1
RfQlQeQsWq9eKYWKSK0It+OWzDTLTOMm2G+Bj/C6TGrk2ypvc0d7iz9xOwnYpXtZKPqrt+ApCbVm
mxPnMJJQ06lWUST2kDrEPSmfBk0Bn1GGBLyTdQB+6xPSv3ZE79rSdhMfqohxr06XyG2ugSG2tjJ8
14tiYqNEdyaUXVKRMYtVc9vy63PDJqXmimxaHw/SCvQB6SgAm/n0A64wCmRPJwuffs4zyinTNW7T
wrKVea3PtqpKcdkgATBMM3fvTNARjCiBZSJrP/NC47U/wlhJomyBWNTLIEoiRuCMeN3w1H1RbfaX
MJLEBgqgoB6y/63pFwU1Fa4LFC+s1JcAwzr5MaCeWu22uMuf9Ub9+IMcC1Lf4ZYWvsfXCoY00KQT
KXBvgtoU4vMGAUbzH44WpHWNnFenpqPtMSuTIlNQ0H8+8IZ9zcfYszk8Gvh59aGAuSV73FHOiw4p
EzbWGjgbJ1FKmpI78K9uGZb/sA7fcb8PjcS/ClLcI3B8scStYxZOLGAlKS9IFhdJz5NXHE45RaIt
MEzWVqVsy0Ef0OyRrDF7u3ZYp7jyLOYUMTlLAo+dT7dtY89LV8jbuJA7sOjOOQyxUh/1hDP02C9A
3oCjCN6YOFOn1Eoc7qB1d13MmlrLFLbVM/r/Qo2CBnrnjLQDoPazzh+GMZOL/oRtQ1aN4O08i+fM
q9WF8y2gFIlg4l7nSiQO6IEWaJVN765VEM2aLhEQis5PYi1ctPYUUyf3XneBRAz0Y76YW/N1VoH6
W6XH9c68NI0/s190QehWI3U4rLucc8WhD4GZFUTfKfuZ5z1NJxemOvVpXCY5JYJAQhIxDqrIVGmT
MLhaGemXlcDezBuUjnFIHOflbG1F63+4hHV/PGfT+crM6O+CDfS4Z56qnEKO9QiQzOyeNWX6Y6+i
XESZE9PcDmhixZjZXi+qEZr0J4zIc3usaioB5/ayronlknyqRvDwzQZ6WjM9tvFZ8belsCDBFvq3
fGSgOb0I8K8yEYEJZuu3Y0FQNfl/Vsm7ZJyA0zTB1bcX3xCY+6BoW4GHUGFp5PA5cT6Zhi6P+46o
gvVb4SY9I6REW9NW49pome64BxWhoaXziIDHZFi+tt5RJ6XJOXHZ0o2M7F28p/XusS9vRBVuOlsX
ME9Tr+pJtFceNKEijMBeu5mi8NRhiyxpZe4tnyNYVMfwVzDTqaYY3QxuIzzZFhEO8eRgp+S1Kue/
kjK2BPnIj7muEeUSX6HeW4WOkwL0lfO+V/Pi5Ez7HS6Ggk38OkHYwbLIhXvhnMOTucDX3SUf01+x
wkRRubumQpHRVrahHuO3KQild1rkiIYw2KDelWTogBgVWVUKorxMbwXN4QKVd7R+p9iGyAkhkVcM
o/8fjHmo/szrDIIqkyZBqAXy9qT5Tj4xZKwRdvg9Z2CfexambddlUWI3I+uXwyKw/HmhFDtq3hgK
qboRwc4W08lLNB0U5MbUEiUUJOj0jgO3DwbJiiG5jAcIU5UJ9FkgnnNHHxt4VWlXJETgECWunJ8h
baJFQx6WbGHmQGgwbhnnwesy2VB+PcojsExAYfVr3RqQyBxWWbAZO+PaXEzA1zVpOk5IIveuHzUY
/F33DP/C8G4AiV/7qHa/ALACkY0+KsVNMJF2MnsQRNiAThW51Zj/zKfLSXy3qR+SF2eHrKqZgCIn
vhfZINf7W3BA5V1RCmK5dupOw7G70ckvf+hJSkh8gp7efF5bEsQzh0FN4gEGWGjnLMTqBsXqIE7y
RwVUeKN9EYYC/YDAGbC828uTSmni3aPdRDCFteq82kxzJsHkSbdy8e0EmoTv1EOrqJbyIqwPO0I8
+Y+p8ZCV5WAOCoyuUITRK3oBYME6PEuvUikJKiJ+Pfl+htEUUB4VxDU8/agV1G2yvzqG979QlyZJ
twlHv73q5o9RFmpC1AnwTSdsqS0366a5HE11iw5o9A+AdDqYwlwfgNTcrzdoxkAd4qCFCjAa4O3L
lsHFrjK6newbEsjJVQp9JKlzDw5iKlsY+X5uY0bXq85ZkTZVqb2L4Z8gdReSsSxBhqOQThxeZuQf
EjOkR5Ud5oo+OF6T+oPIMolUUIZzPruDZQbPWr3t6oVxBqVR3XfJ1K8lGRd8lPHo8EaGvWtiL0d+
CUNMPZpEAfBenQ/ryfNyxLAFtfAWKi3d+WoOx74YZwnmR3+pTbBcU+j0ddZQ2/8ROl+6X0ui2JOT
aIZb7ex3FXmWJTNv1oTpVcnoUgN2w6nGtDoqtqeAdmYl/c4WOo/PGtw+YfJRlEJniXpwAx8GUV9v
cthX3EzPsR34uXX1on5n/EN74zju0xmSiqteAlPDf5kfqnBZ4e/rJwALHLs2kFOwwccqDebQawNc
nwMoBKz9mUlnLNCh0JwzqRGX4iCHJIXrCBrOEZwqjcH3+FwyBgryB9gP/FIE0MnSx7z99mwfsWA/
NKgXRn9qA/mO1hwhjHQq2ZXhLA5IbxLh/oNpngRYwvgJVPy0flBrJaJcHvHkacn3s251iXJpCJIS
i2HLUYKU3ROCzVgMPg0JhXaFV3rM9wKhig5XirB/eB7vIhjeXhGydl5jm4//Vzitr98eioXQLL5T
Se73to0vZdKP1WFWyixam1WkbggdrlPdIc92dPwZZRqyIS+7s5pUXTS5OYBbvA07czaZY3Ugztbw
Qf9xYMyOlTrz9a0AP8ihq/sYgf/cL4aNiOEyLmTgyEBgzMhEai9bPNbBMkt667KeZ7uRDhBM0BvY
KotGbouLSlThkneVtntTbs++KKg3SQx8Cd+CfE3g8iPvu2A3wOXWBWWMD0254JtxLu89XLksrJwu
hI/AV2a4ofO+E2T3bt68XnNHnoZrhsDBUb9s1ACt4d8VwYApn7uQ+BJ49KdCcqqpMvFL1nJ1ndwl
x5/qCQD3u7Z0c0udmTWY6hsiLMbU9lqMUd0VNsGaiXbEpv0HPIrJMkMrp9LIRuAV2TJlycDp4cBi
nWndOYKAsdWtgZAH1IO7KOpiG8EafcOMCGa55O52zreN6sooh0GHyGrbPXKUV5PoQFDeKn/MFlgj
nAfkenwVpTZzJDgXxloHPkTHcL+a54DliyVkImj1edasbFlwCvO2nErz0FegKpjbB1M+lkoTdHdI
J8QnstF7NUts/m0q/xvp9SVcIBwE7SDTgxUsRt9R7AkoUdnPl/FWTBDBurICJrR2RTqpXUYIUOgL
Dd2YaJqvrckYt/v0nG+V5956t4y1pi7PfDEuIm71TA7uELoc7NYpkSbBZ1jeeW5/fZUoJU8ZupMi
K1M3e3+ODa5PE9FTDg/9RaK2/GLRJlNYRTJFvgxKzGhq53Y3a7HWdvI00JpWEUQF1Hmt+td1dovM
IAjsseOmbbKc8aWJiGeXB+CEm8D4g5LR5EX0xQ6eXb8u99kyqYFV6N2vn5TMZwnuJ3MZ/5QPAQ6K
Zk/AMxbffto3DXwzvgg0AId+AfRnzAJ17gDGiz4KM3FG9/KpKjWewniG1eI9tE3lKR5fYeLxt/f8
4hvVkHahs+6yc+bpf3ysDrD178iNruFOzDCHClPFVZKE7txVjU72ocd+EFw7TNF8oB71ZgpE/Gi0
Zmx+wGN2M+Kne1+PxvI2HtFlSF3L9BDA17IfirZ+GGeHYqQgCyWeZjWo2vI2f2Zqqv1ZbR1+58+x
70joDNRgO1e3KIgGJPKWu0KFmLvqjaSs8u1wc3dHRecNL+pp9x5zhDmmXAZNnQpfc7lge8ETZwTl
NH422oJv0OjYvGM/qSFSbo0MVZrakaCrbXdzMNIEMXGRGxb6kogkRdDfedBRjYee96Uut8nGd16o
Xt1ebRA9BpHRK5koQ+ILngrLehHoX9NyzKf9dShZ3fUG/56Mf+txj4ki6VLJBVV7eKDaJztUow3B
3XWeJhUjHpOjOyB0o6Oeu1qX6A34WAjRyYUPhYwntHl2HzXZTPl643VMraCg96OVEzenhcOBIaBh
SfR6X+nxAu42Uu9IPb782DrriKbpGQY2JFJoIlTlDBQmOY1YrbVvGkKk1jLsv/n2rWh7eCiwYCGu
9LLSHe4MTX0po26blr2dMgO49jLHLyZg/asi9FLh1rO6nZ0akjjIddI2Qsi6CQcsz6N4fufw54qA
DAbv/NW3Dy4nfP7XI01rJguHjeaKnN2YYrVrbicQBMloyVmbCrAMRwX5e68/YM0a6SLGFZ9JAFTa
LDfr/H/I0XSy44Yd3KAKNz7pFibv+/qmbfGNojI04uPv1PR8F4AoAQh8h86RGjyrjQwiYAJHsEmI
iiCEZowC0JNcnxk3WoL8xAHjYzHBr96lqqg2A4Oqva3OfEpRZW5WMr4DBMwc9KJnt0WViWZfKdsJ
Sep+XQwpWVmvIsdC4TBfnxe0KP63T8wzQ6BzzH4J35mn5KI5SmWd8tptY7/UjzXdOiOmJv0oILb2
9Mjx9WwANS5lIJDiOF2NGznqKqgvB0xn+v87Om0s8dLMQ1ED0VEJ2kVB6i64KuJfFf50bWE+8aLb
Gjt0jBXbos3LUdwzVSFUN5/jm8BNlBuVY9JBcCeQ8VFhdFB9OylMo7hKyTkTVZ8Gfdv5BlVJp9fI
jwC2QRi8dQF9JySL36LRBkJqwKgTbMKpmPik4xhODOs9YKAXh3D3auFyFS8DiIdMLJPNIEK7B7sS
q1J5oYaPSmQXqDXuuNTo2Np3kMCkgRTSFZpaZKjqfic8e5i4db344exc0pOQq0Fs+FUfexOhNCeG
fpx+0STOYslx+hAw0dlZMVXYGyZOKR6Bau3M1fjp5QGjDe2TzxQey1FKPomromAtxXOyLk26sXgG
5syLiqN0A585ryKqghDIn/7EN6RaLGmdlIznbKqF4OK95uDN9IjmGBUGWz0LZCb9rdtoxQ4QNKEF
KR47hj9LAlg1yEdc/ciRwCgYwT/SUgDxIl+ybjD6nQ5qiJyax6WqXzkorrW16rDC8WtTVC051XJy
BgjgrcYlCUuGip/Oy4eIofIdgo9pTiIBgtKb4yYSRUaOHP+32QMtUNGHwJSicEQz+vT+Bt/2mS4d
1CJryDkXcyv1KCXOIfoeA8P5a2RvOSecEVNy6vdAMCkbmbsAjx/MIyhySd3VcFq8LbLWxLIztoMV
KKwLFQSRochPrqaUD9xUH0Q5Pdn9heEtWy12VBVK/5eo08RcOqYxlxvoU3WAosKwADwq+e33+xZX
tbG7z9EOrsl4ebA3FGV1YzjeGSnI8oq1jzWOQgm4xpggFJ5BC/pWYbmVhRQ51oEh25n5wkYAfiYP
u3SVRFemtWpMd7HYqWWVy8Y82fb//oUcv9cZSDQJdHB2Z/Tr1baQZ1UsTw5ygUuJqU7Q6YN8vMYD
+cmUPliu7+9xj7LgJofcjVCJPOkv/aPCjP4YV3i3t2yPuN7i9xRgDp75twxxDtd25F1nduH4GPNs
0Z221lGKogDiVJP2I+vwI14UcjAqsxABNCrfL2U7Y/YYN98r3HqNCCDP17kVBWJ0tlzoJb6WDVV7
E3jC8AO8qVWyTY8iKYT3ELCJJsglI5gY1PBONAVvcaOvTPs0CnctdzS1kcJvuCwet7k738BuCj6C
NA/r4J4ImLKbF6iSfAYZHRBXf0lwGeW0SbBkrdiGFQEUuBkE8IJED2NvhuUtbBN+Gf6FnmfOKa8w
VW3nuxcM1lagXekH3DP/OGy0uJPPoeE3cjRR8kahKYYJGjMXcYm/qRsZUFmEC6b2M6URBZbrFgXF
FtIeSLP1QK8DdorZ/846IO+wcOW/cUVprPR7Bu05IVc9l98VKbVMx6teYevpaBlVr9edcvOPoi1d
7Dtz1+VLjRqvMBDUb94cLp3eQI2VCGj/Q0C7P3YpH0vQq8JivEUlcXrAGnCjyQ476DWSspDatQmj
GpuLVN+0bY9REcIQf+Vcaew3E48d8lDcFWc4r1yzNkS/wvtsdP54rGOkQP8gZi2ALrq55WnJjTTp
VZl3LvraCE+5Q7Yx7AejO9O53yvpEGLVmjlgkroUWnEkyPRqGhdTSdYG3/QtaLqB/drOD1kGXFLU
FXRKq9DFON97hcVdpuRYtpYs8ut0euiZRE8bmkkzbjP1wwiR2PMYlcZYIy8tf9raIUJk3pzcz9s4
FuH4Bt1XQvGy3qpskkyM0EU4xHwiMQHJwg0TpGeplJe8ELAE4ZoemWX5pmzoQluGTNkDFdOdOLcM
GPgeRGtLy42FIz25UvBRp3yuzENs1JoYL0cy8F8rMGMjF7aTFM38kda/IMcbaenS/HdeKMhvK1r8
Qg0Q11gZqoW7NG8HSc7XCH/7DSFABlbAmZ/LFpNe40aJrkNuNXq8ilNG3b4kUjROBJWMZc45MOa5
i30dSmMTwazkEuFNiU8tivfizenpkE88cw6/tEFHF9fFylFQ65xX5DTR0kmlNrrinwmSzpR9y2Tr
Wnih2+NOWS9Xq/sMbi8W+Cmare987cqAaFfXjJAt50I7PCZNK2Ot2+O76WBQl5+pNctepw1FGYE1
ikOvOwLUDqylYdCc3jpdp8W7XupsczM3I7nzeZ5YUJGfEweKXERF/OdLlb2U/f6CaT3Q+edouNxt
8jJg4V3l7xtVBeMFSN1/FESCuSLjDaeXTSw5p4mDOT4C3rBGTC14aJbEwtCb2Ss3a2jhIrBh2nd8
NNO8Re8gQKoBovlCCpr28iiC/gaR3c7WSYn8Z4OYZHmo4/rlrVUdNBUBrkAQtB2s8fUE6SfTS7es
4GLrrQ9Mk5c4GCDrd9WFgjbvIPUlYbkoe5c8D393AH1vs4UMH5/kJHV/Fv+wYD91as36kMg0QyZ0
zrDjDq6VKjpYE4LwPeTCnup1xS1TTivlYZnDziNL/iItRk/aQfrrJWqFxqCSWd0yeQcknSEAojqj
H3ZcA85V/0+b14PdTnFkX60YYoEPve/DloUKjUAuL09Cghm4rq+xxHd/JsJM/TjOIyrrNqIS5jmK
NfqIW1YbDvoMLvpOnHEcVUVmjpFN04BgngSa/udWJUCxXoiDMYCH8ue73xemPUP9XCcSKp8HfWAb
/okmOgbmticyiJXsWmp46DTd2v2GxxvmwBaevi+J6DN/WXM7XKbhxE2ingN0OaZ9luTSomUY4OpF
D5fp+hMcJBLA4T3XW9FALtaCT8zhrbDUW94SDvCmglB1GgrOSnubUXwqhwJeo04cIWl8rj4SCzDX
302971ZtH88B9nRrGjgMHYs+mtL2AsoCBpHf3IyKSyBJL+AUUue7kSUaEYVSN+bcCTDQqzAggxz1
PyP3S6i7IVSvY0UQwoMiNzSWZT4V6MEZgjQVLXqF6yzsXmqKQAudFGmIirfHwe9V4lW2hyviLo6j
H7uiYos4pARGNeZ47XxtE2A3xlNFzPNi0Vb7evQulIeScmN8l92XHpW/aDJeiYXroCcQ4ulKytr6
HzrTSSI6/MO80IQlPBeO8B5bLTUQdjGAILH1l6gtyOt5/oJgVP1oE42NMBvt5gZOiIVCqJEDSj3D
+J8/T/slEc3HzCjykUDSSY2dn379PuKu9uC2nI0zoN3OYgRT/fSD4MtXZ5AfuiEJTR2sc5S0KNpL
fre+Vb5wSVaSfyYDEwsY6D2NMEdR58CSLHVJOWsfl58vejvNPDnEQW6gz7qd5OmFqcWzqy22BvP9
AhWCOb13GLntl5rF9aDNGWRnGFmTAxxFiWjYmwJJDJOFznNZDUvEb2OE61yDpmJ4EFqadwzspVFx
1TOpXkqUUvhLu7Eb2vG/x81AWtcx1WgMzgeDC1t3csbc3Gt6Xx1I1WTdgHVAyaAKyaY+7G/k5zz4
KdQqf0xrKNnYjJJ3DRJ3y9FDrX73ZE+5aPRMMoNd7dOU66IdWxkat+nmQ7KVH3RDLnvcz0uu286M
Z2WE1wQnE1wzBYFL/rau+54L4NMIVu9E7gwx83jszmdVHiS5P82eCPjNz372vz/QIR4jeAYRgxD/
wOioALbBXkn4UfsGReFAIDKTxwz5ZHr/Nq4erwVq6bzow3tgmziXPi+6ANNjpjOpz0GAG50Ha03I
zhfzDeVmq2H/13WXTrhBfIgGv8doM6KlTm9vyu5uGr1nwTPBnk4YOv4pqzsdWzNVbWXavTQXqt/f
GDqjxEC/uTcg6suHVl4lR5FP8TPrTwpN11WafURLOqYpv12oTelNurUoOt45p7aUpHjihX/YzEX/
+lOyXsOMydNO25+VYVKPEMc6Djcs52NqHP5X7A+UUKCxyd8Uyvqjtkbt5BjQJ7O0fwgortL/Edee
8/X+6RA+7JK0pzTqXvgVAALrte9XfVHtrGZKg4Mh/vu9nqaR9b2iyZiRL13COty4jPHGCgN/ULQf
hM1HjGCyKj9f6XoYxf9ygTJ3caLfe92ylxlchv9NW+lL/GaMcwdJ322YfT3oh0LWCeYwZL43K/r5
scrJnNhtV0Rp09WJ3aof37zm6yIxBW6EG1qopKqDk6L99l1dpwUh/0X05o9dq6nmceSGeiPWoQ7K
dsxQfgdp5OhVwbjFjNUktucRWt6MOzZQlRfSzNH1T/nz671ay3bixocU2/rDAqKA8QDzQbzSVUeG
p+802CZ0TW7iD4f9UggHnu86BPyBkuKlUGSNMb8UoG+E0VVYzbtpVmlcdvOe9oJPkTN07+1VYhbK
XGjCPfcG/xGktjUmgz6sRAcjfESoTNw1jQLWyEkyXe5BDe95KiSCh+p5zWqwWmH/Q0fa2nzoWO2h
ndsuwI8koRwZD33j0XnlpW9ns/QU6eY1QqW/5W2yjq7kQLLhyo6ymlAaz8j95ERtP5b/nA28Zra7
2NC20T5FTRG/sQHjNzfzelPEfSbr63/IMLk0Ekjkpnsm8TNeCOVlr7dE9o+VVzpUmt4pikTETG+H
a6iDzWs400nnD3NYG09ur1bPKFw3HkpccJ6gEzB77PgaiIUz4D5cK6spTjg48uz8sCm5E6lzJnQQ
nkewE5eL7pc91/qfEEy2afGxXcOu4BAvFVzMEwgXNH6PLqfzpufnp9uFKtuWdXOzo8Zs6jDixn9H
2+e4OIaJvtM+Bg0x5fwGlm3TLX/vtIjJQnhpEs6iuRgyD2PelnQBPippmgXWs60g/hfXcufbz68K
jhyFsVKEz4JG9JbQ1j6W8UrIFP9TfHbQZHjuIaqaVy3kQN+CeMDkAdPsvV8i4+FBxJojgSccQX2N
vd4hoOL3rrYZ5ByoY8CgXD+GyUDFAdvLJaKmYHm+MeVTQMKt9euwKKyd6d9w7U3221ILivWNo9c1
2hqFjQb9EsXMk36N8SOk5MRFmxujn7XbEKNg/DuvF8d/qyyX5xiAZXX3/CYLDSbyVUMKy3wxTJ9J
b58sz16AOlstlBMHukVAC2nZf/fKaaAwP3Cm60RefABJMxx0TgReojm+KnBxSISpYn830SzEE/M4
TEBA49PylhdgISdMJto8GlludHJfiHFlsCsn8CW3fnVCifKuDLljsBgswP7xEGizxUqtIa/IWdKI
oUj7o5U8O1lvPfO1uqwRAhH8IkL3cltkoQLefXVamFYlc8K4pCb52JJWhfBSGRnljEsN3TB4d2i7
OSwozE009fZOvwuQUwrsSmsGwpVwjLSeTKLL/qCPJPBOaugZe3W3qMf6CYuWuPH5UpdQ2A0AfulD
I7DZl3AuYDqRJHZerguVZ1fWX2jlUPMW1Ab63LN4VjxWurKcs+OxppbOtgRuIXLgJrloX0wDg3IX
27zZXhbZHvLuQxX3ZIEbRoDFarYEwvnb7tCVLtBRtYXmMNWEzeysZsT8h58K6Jwuge+Z7omOVu4E
kIfsjf/19ux8FLguyMk79DCO56HaCKrz7f5XnFNDaJ5drQ3sj4UTK6G4ztquivVGUDApXnNWsYGJ
IDzPOtENrtcvemtcdxqGFx3qJW6nnX69gHgUOOdvT/n1SwbX+jdwpm9Ric9f4wCXDjHZ5K9O5w/9
5zN+AN1ELE4hWqC79DN1WzkrqZKELW9pCGiFftQWxTCKNjBYVyrB7q2Aw4yOBs6PCJfZsUxofF30
pOXwPDaxJr2RQvX2+6EsAyRiFPS2jaEPLRGNibttfqJum0S0ZQZ23uX9oqzjeYX1WDdmAOmyz+rU
QmobsrP9dcb02btuxDbiIShCtPsC98aGTKzeFJgc+mvb1t4r/vgBZ8iXiKGxWRspjo5WV0ACRY6a
g+R5ypTjkf3ZJtLWcjHDR7SIHT27tzShoarPraSzrMjbdWq3Fpj4Eyo4X600C5Pb9KtU1qikIaIB
RV5cm2tsOSkDElyEHaJOIGDPt2LzuCIZul7Tuw5WyWxxgAMd33WGJMTwWgscSBg8Mjv4YHEFTdBW
tMxxwn55cfNYI/u0Vq/oVD6w3ZRlBEz1Gl5CqvL7B8fKPSCqvnnFnva031sGmCfXf42Hr61X6cn3
/oeo4KqltuyllXaKDHKRWUcUz2fxzm3iRjFQ/eL0wrsFfikWv+kD2x9/O7UdHCdRZN4Evh+oGsgS
/YPpCkhrzNUxtQmRhPtI32fB9MqTtdMpH0M9rCpogiO9NNc5uEza3A0caAsxWXue6QduVQXt0jMY
fCcSRNz1MG21URJ04DviJp/goScmCw6I1Ux2t+AlSd7Zw1gtZODOIDUl5PY1enVmPBStBxyJGP11
RMkryXlqL4nre5wG+CyPaVKZMs2nRWU7VzC028uoPZ2Npsd/120FqnChy/70EMLuIjKvEhfl2hCW
Wr/cPgH1KYUEYtHBbBnCSxYiazFUkBFcntU+hmU0G5N5aF4kCLIrr3gTYbKH0UQ+tCtgRe38B+uk
IFl5BsDqNcCsquV0ChTieKiuLVNuJU0xZUy6be2M7IdJ60n3plZQHrLSMqfCIKFXl4kY3j+x0yLo
+BjrbWppUK6OqcOtJfUyD9dDCgthtKIBzET9ruCVoei3e38y1nnE4Ve5xrCyBKOqEeu20A6nWN/U
hwqQw/9pEhDGslHWXpRcQlJTUCRObJDVgCmf0nSqelXRDg3wEWxeRHgekYd/87ho8rWkhCpISnfj
dtZbKnAJWcTvfN7ezccyMPBP3MPFWgQG7ATWGe3LHk1WYdH2IYgj7OLuiI+ii6aM+nAp9QfhKBqh
Z7L7U3VTBNZTLaeySxjQb9+DNLtVXDEpTe72ym9YbSJhTou5gvKgAynxuQI/Mm3a3H57RNl3L/Ei
sToENMa5Rl7qOMlWwFV/sQp0jMNFpcMKEGZzFDWbiZqGqotNWwIc2vRxQedMjCvKmUeaSHcL71gL
ldcd0Me8SXZjIJv8vWiRPE/5FhPeQtqArOQYY8c67hVPZ2oxZdMYqKheb3hpPhTAe18RKfW5IKaq
RWhzdLba+cvQOSGQHoz0neKR/SPBkZhbZ+SHpD6WOr1VP041siLGQ+sdGRkou6OxBG4LKT34nbq6
VqxxYeHTXllHXy19cju/k7l3DbmP4KknNzTgcZIYgrAOXssM0+sgVGgBTM+PrmXpdkkhGLjDSkJ0
mkrtGPSLHuJW0oto9tY4bTDuX9VMieO/DOCoC/TIvAIN8T5UnUIQiySWmNbish/GWsjIUBCZy7zG
ZXXqiTrt7LwCe2rtFRUmaOhRHVL20MZQwlDxC8vVhS0zUuxsRYzWnakw2jHSCOFDU0hMoxcfZcIY
8i80+NGKYXH75Yxhi/NvWXu6pAg82esFY4Po4K7l9I3/rt814xGBNIfCaC5HdEIQHNVNyPHJJpaY
A2Ldh4rhTryE+Z+Bhlhec2rspkPiOw/w3w4MqXyDUla9DRmka1yOh2Foa+9mxjGVE4VK/XpmBxtq
U/PtUDQBJiIe0rr+iQU2Yz+czaa4bwNDsUHgGPxAkRcCvblwucucJLAZRHpKhtma65yTTRGKATXD
wAX1rFYYhdzJwlQHuAiFqRqvXsIkcLkIBHlos6CUokaP6SClk2daC54I3OnTHpmw3eIdNy+KgzXF
DskkAqDcv/CmNj0PGkeGdQVRlPXVsrmgb03ID/EtKgrVB9bpvXutud8mNtB6VMZ146o9fE31nyb1
a+MfwA72M/q5G3chOzXNAuASKz6+m+NHnYqADPw8j7ovsbu77JjOlQbAUg/lZ0xJPmznaqQyq7hS
sMDY1D2H2y7E4RNk4RFg6cVW0edQ80K6FMLg3nGKAOm5mLA++a0r/K/PQA6/m2/mp4kI+Mn7fdot
y4m3fxGrpLwJUMGS5EDnLbIuHjonsxA52zwMPKJgN57jvxqht7yjavujndQwqBxTe2kPnm2Xq8b8
DaWxTurd2tidOmhtK0VG2ps+Ew9xueHliATRs2H1CXJLq9ikluc5BKnlj49EbVNaCpgoOJgDZWJ1
D1u/5vBYzsFEuX2Jx8sgWQB/CNOtFm5y+Sv9YFTsVUNyFQYh/3VspnYxbqxfhUYhzrovDB9+iA55
vvXcG74douzhl2lVZmOSPv4XDFWvs1AKyV0+oXQwCB6/ZHK18PZkunk1zfAXRA0ePk348zfnrxu7
57GUJmKRzMoXCTQ26ljLqOCyaRXrivGhofrpUhSUg1rCLHwlxeq0vTUapKbX1owp7uOeIiCdVTdd
DrZGv0fe49bLor7fbmADyEBtY00K5k/PM36bCwAJUwBtMdWleV4VydQqOgAPMdXwCfdP4t7lVCCa
MZjGHi2XwaJATWfOAn5G0viPUbhovpgbdKdaeAfuSvCqZbSmcMy1xIqfIBprPd3qWIA1EKmb2IRc
I1qnv2aUC0d3ofodCqIrLxwT/0kkBkrYrQ9/FULkYwgQsKs5xjuLK5dud/bxe2xqCxAM8ApmstIf
Q+VHQIdz9yUSmERBRW49oM0KVbiAJpfE1VQw5YaHU0KtAaxzhCGg38UVEzpgxcEVkIx0RfQVUk2j
7q65J/AumoF4pT/nq7V9ebCvQwlurRGbGur9HwAT0tHzDltHF6KJq7RSHxvkKgxnQh5tOUa9hXOv
q9+oi+ys46jE4qML8JchktG7kskRmjRjuVSZIUzq1Ccr1yhdx6iynz/N1wco6YEuEk+jxOafEsfQ
yq3VxqzbHp6mJ2Gl4+MolEIKOMIPowc6WTNzPkCp0U+tsHzEJo3TeCI/CKNRjcwutXkInWWCWBO1
igHtiGsHqgNbbQaQCmenjC5Ba66TJ8ovFMMCbZpXMig8hgB9K77Hblb/Ws82c6b0gdUxl1KBfyyK
IjODgmTBHr4a3afo2ZL8PaPfTES5rqdu+gzGkxanTeMFSx3lDC3yDjRSChkII+hUzt2Re1JZycyZ
XjEUPYljliC4tGrK9yC/qQiF5QtRpOHKMet+Fs6Wq/ltc2ctrOl/fzgpSmIL4nBJcxns9LgfCAUP
TiHJgUFp7xurV36dprMWqN0ewYx1Et2cf4a6CCi+UI4d/fgP3KGvyrKlBtp01pn+/zACPFmJVCaa
9VnN4jxt4BftEdtkvN5BfT8xK80ilGCet0Fv1jgLTqdJYiIlZ49C/a84UfwuN6QWX3Y3jZeRNrtc
tBokuEpDFtBDd5DYGh+2BhagPpX3c5CQ83o1FFQRHq5VmtIbhv+YFsE3neRYkHjqrm+tkWgMxpUi
ZsIrP/owJMk0XfZOlT/4O/h8fAHK2D4TbOAhHCuyVXkJP/AY33jJOCeJuhXmF5WLfY96/ovjgkoh
q6zoJnY36XTwol1rqMYFBDWuKbpt0jfIaKHYnzPvClH06auvhQluDtRSMw3zpI7DKuZAjYD0xQUI
gPiO+LHIntBe7GQDejj9XwjLogGcAzwqXQR8R418FTm8tuNMTOWPbyVV5KJ8LwneigxAZSpAHMHG
+9O4/O+BInvQZHNa5U1W2i0VDoSmj0dKoEzT2f1VIMDMY1yRYeKazIqnnfumwessMqxZqLpeTAQb
3MXl93S5oII1PVD9rYx6y3pLP98hrSJZcbztCKTrvYz+nGUL2SsmWI169eNo9PkURJqM31OBlpcl
7kwVw0YmUO05vfWUPa3SS8jRKdsO4VTc77PbzcLUdkLtFg12sHBfFdpl9e+fRJyWyOPd3pzNvUtG
r/DOuX3y/jXeb6SMmrdcHAO1+9DTPad5BJDmx9U2aMXnXhTErPZrETcQVEvhxwCQGztbLXK5K/CE
khxV9LukgvsVQ7fPe972nVYLDgYJYbfJUHIu/S4QUMu5uKIhphp7a2k6DrPGqRo25p4cT+sAMaC5
3rg4VRbgf9/2etCS5XIM1/Dzw6x3mS7ZJqE7w72/8z2ej8I1RqN9PPsgIFIAwGsCips0ciPDiQdp
WVDGcXf+A44qBCu4R5XpDkHdVje6m6JmGjtYqbTPf9qBWktbPBoOKHJsRKmUGi4bDwSV8/24sVs2
ttipCDATYmZG1XfYVCJhn0wYGSAECBNpx9+p5NWGCqrdQnswGRDI28fgY2JdNxaP0GHw9hO5h3kK
bMB7b3LkkJ7g82l1V6rKXRlo5KMcSqRCVuODNFvAHBcRzO6byzh6sdt3GK1JCGlCTDh7XeGpJI/p
EMGHPRDH0PLgYuoM3qmQp6PAdLTP7JbrHPSk/Sy6DIhA8ivb4YK7i0BtErvmVEGHQ5Dajlwhs422
ICDTPaaH3A4F+P2RqV+03nYfN5deYHgZqyVJHnmn9KzfjCCkpo5ixhqZYbv4uANjsPkExB4oro0i
07CS6YO2iGIK3fiw1Yv5Xzxnpz6Jb1xfvcK1OtfyHAwp/l1+QGXCb6yjRkjHqEBEUUu/ByAIdtpo
GBekUXUzVYaEI35Yc4Nxq5JkQpaS++9atOM32xsUd8NsCsOFWlfSEsdL/u27283FszzMUXFozFTr
6tu7rcFuP3KbS64Hzn3ettEhbk232efWxMfeb8kV9nbNaXDIDQLGGGbZjNMHzvm5EBbPuVggs58w
ofuRwDCQzOs+sbuPCNR+MjyfD4CXppaKJ5fHCzKV962wqJXFEWSIHTEX1Eh/gaeuWbkabiNU4k5N
NgGw6PBM+mBveDiKMB+KHyp4zQxdlxPmcMrEnW4J6v+hsyGdP+J64RQMwHv7O4mOS/NvgikkjFgM
FqMOh3Q6T2bW2qdkxPMbVrnNboFkVxah+vftR7q2Q2OWTwvdHN8/dg0f64wRmqwEYs+7kqJDWLlT
5ILk7Pl2Uqw6CYxhQel7TXakAJeMsyvmX28eyDFOjJGFQDLWTTQvJwr3DW0vDwJ87P3LZaZpWKUq
fGbKKmEVYXkqTfigRAYVtiK9hhhZZ0HR6oVC0A9XrDfpXGGZ7NJwFJjWNuheAlckDtIuuGy//PgY
4KyRoVO8TutQxvcLk2+mm2d0S/UaRAe4ZwEtpK3YchvyHu3pBy+pgtJ913Nq9kU3h+xqc8cLWwxX
8invfMtLMJ2+25sBMhlXvHL+T82yuZuuhOqEmqFTcpyiSdQ8sao02RBjdSmaD5jEpim8aLD/uQEo
JixrCzzAxyrkGQ8WPeSDwaZ/UIKuTl7m7efKP12wqU+GZmeYt8Y48zHZAHJPF4pCXokqLSwP8c11
U26kam+FT3OeaF22IWAgAAyNgVwL02aPtuS60L2srLv1tTvoF4UKCIsJ3DJhIEb/gP3J57GydfdB
h4sE4HWuKaWP8i73dFSF6WeHmpRjXZM0Ivv136XdcXvXggYEDblSOHUTFwst6hzhifkGxIfeyOew
7c2JuUdbrzfn2HRbVOIJLoXJH+fNUeZ2g3w+6LY5G9jyYFzHfAR7YYjGZlXA9JBIGV8/YTBiY2qL
DnrLbbUorsULqabd1lRwxnTK1GJ1T5GuxGs2LtsDuwm9znQQ33vm6Q52dHuMEx+t1bTdhplzO7GS
40a6kTLgSQGEctkYTcJtSUJlYOGPSLboXokcGrwzfoEULJBFBkw1E9fnKVAmTHSrmDHcUjSHAZra
XLQeQYFk9NgOXaegTEoqDSqaO6pG+NV16ecD8pIsw74bpInP1jBfav2kyQQi5cCacoSi1iqG9E0v
TlSlUn7Cdxm+Tz6ayUa7pZQA5PsE8bU9vsDhWcuqHP1csRYnDUO+wzNOMQGV39cjmOEqAEq6mtuN
osRQAXS/mx8CzeiUTAk1VuSR52edQq9m/EglZP8SdzDHuNt+vavhM1dsyUHeWSz3l4U2i82qOmYI
fE61J5HKRso57ef0Dboa6EmeBlIT1i3A/77vN4xYdRtxoP6XjSYwlRf8z7QRMQNVV/S237oBVQL9
jn+PrOrLHyZzItkO/IlHJLBbqFqk7bSylaM205WoH05cv1XMjR4LkATjD7oTT6HU1ZoKwPQgJ7sh
90ds6ATbmSa3Vha3QZDHtSu2t5vc9l9KhRBeG5aES4f2PZYp/frqHDIcDm/H89cwzv6uFSR/beVb
jLgzqVvrAW4mmz2ftrmFvFCoH5Wg2q7qwQ9xkhFSzUIihVRSjKYNXcSaDO3SSg1/+X/iNmTnS/jw
1wMyy8nacjUGu7QRrVeBOpjA1NbiXI+7LWMnkShYQNyTAWT287JbF/a4bh3K6/qb24SoHqiS+3GV
1GdfNxn7pVbmJj3N43tBBXXyOwqjt3VHi6GH4visGyBZnfM0VU7VIkKt7hXUZBD5Knt64DtQwtV2
403HdawZ0vsblvQIb1MLmy0vY+ObOD+pwqq4otLAkxihTPTChvCZ/KCJyybu80PzOF+HWKb7lGgP
o/IEhKBoThPX8t7tgYGApzt/Nzt4JPlyfIOpvNiKjGmL4e8y7V1Y2b7TR10ckbrvPzVx5zjuj0bf
DbTEQX2jsTBE9YPhDQfojKG0iOP7slzwa6DRkia+9Y8rlo3z9MPg/VCXmzAPtJ7EH3OIW4SyPb4f
L4mITvY4kLeDf1SZY/OxwB8fI/YO3PhYaX9Y7qRr76WDq8iGUL4i2DmFFL6XqI7YQ0ADyG34JeqW
xVxMP5h5EjmXlcTQYIdTNfKzE9rfw3o9oeFNfeGw2y0nxdGgwoiwbqZ551FbNxDeEjHQMRr9wbt/
0pjsn+XLMWQwO/WXBRaPi3D6dQe811f6hjNBYq9SCGH9mloSi5xOBUgOYgX+Jkf4kBQ/oQ7uC6jN
3b+YnjAV2TDgyKSeFBoflqcbT6xOg5xh4a4wsGuPsrstul2gIwgzfB2CGB4khs+0apmTVVgGP2DQ
dYtzJyCi2gAJmSp+BqBAr9DLlU/3kbiYcPZTbg1EOPCmt89hbPNMoamLirpjFRkl5t7zW1z0rQg5
G9vPkRAZPIb8r3qErBt1LYrGXpVFfFLDE1Kxhp2QlCPwfzRm/LWc0Uv3EtGYHg7sRspLuX1YcKu0
N/jyNJD2iMtP1EBPm9Jj7ZvNzKqcKHIvT0Hub3d7jDCk/xoRzVowKn5X2yJABDlehCe0RL1xnyp2
WsJsHCUwwFtaS+SfgSEGPGqcMRNdodl3TAbQWsun3O9CDP3LCtF3lyj7MnD41uTqPHbi02BIAzjJ
sJTyPmKVn/UbmYi/V+hHfUqvm2Y9ZUi00sA5Ql2MFSA+xD6NzXB5eHxyqswkYIThWn+G9miF2djw
Fi54E6uejl3ISk8v3fTPU2NuwSRKmgMIgATkuDR6m3/MGe19K+YFun5AqPdBTrU/6xTsJj3IAE2t
LraZ88dLq2crBx/evjE/AQE8Kzl3tIXDUPjQwofNVTwwv2fCS+TwEL8YV3CIspj9Cj7QLpKdadZW
RSRcN4HRDQ+rjm2ueS6XPjc2U1dQ1S/Xsvyx12kV6rxf9dPhfIRHQRtTp8nrn2a9Kb8rZpsWC9YI
SoUrTlU5N3YWgD2gGcTGqVXLvF46/A2+b963pJsD172y4vXRPQuyOdJezMOf90k/NKRrBq/A8W/N
lwv57+VS6wDViiw5m6xhSa47AobeVwi8fkjT8NmifrFjgluyH9oz0ZkBPoL77Gs/S7QzbGa3APOu
22NCawNRloUROlElc0XljiT0Xvpm4XT8BSoReE27ImVV3LrpTTGNpgf9IBiLctjMXU35s0eOvmf7
bu8Hh9aKIdwHDqTyTFcUWrLsaGL6Bv5gqgn+ZyTjvwdzO9uPZoXOlFF9kf1GDF6hDxCToJXJQ6iC
PK2QOJvVaWJbtMsPLeZjgEvYm6ao8JheLrht2jYNPYIweXpun06G9uHlG0LKjJ7VehQW7Vkca9cS
WnxXApsXCfmHu0CZZoJCH1kNg/FD0NAkx0TsdnjDStQEkKnkn+jiKPnk6yCQnfdfh0txV54YpQPh
97esjPLXaxM7af4gTVmVF8wSEAKC6k3swxxqax0c6Ns4OFE9AH8StrbvOAAOlacOSBrSWVpkYSYB
/iAZdaL7+OAEVJXIV8lobrnwQKndWhymmonHVADXfLi0kdIXiCtfgIjDqdfZnlc7raYSbgCBIX+t
Nj+pRL9ZXf/Hwn2MDNnRNljgTQ+pqbvjsL1FqQ8G/V2Rvq2JvlEZiUblj/37YmfwQ13UYjaNF2bY
ksVNivdhHAZv1eM6ctrTP98C4RyZ/mJPh+1ifN7YwYdO3h8O0Xzhv26pppZDPb8/bTrT7j6kobdh
/wSSZc4jtk91uA+p4hDJvKOqe11L+L7+s3ulRfyyU8JlGY1T6YcZSpteu/R7dsQXCu1zqROu/Hdf
4AMydi7WxDeOPBHXMoxq+BtSlQsjDd89ir2/XTZfN8+CyZzzrXpZ2eEa7SSWdmgnpPNuvWLOEVAN
r+fOmfCOwDjgcxgZsBEDW3r3DuOkpFnUd1WYhII8WmCPUaW1kl8jcbdJRZnUQdBwZ4VPNJkPNR0G
KXt3J6psngDkbGmlXKMyeLYLC2PZQ39dnoKIdzWmDG5VnfWA7zM73E0F9yQblFHm6x7BlW9WRBTI
8rr6lAyBcb1+bW7cyywTbqi3TN41FJM/sij1XY6Y1MSnnXitUq3gnBJxBFX6tUX564Ryqn4QHDnw
rbCFYmePFl9t3Ij9WOiU7CAxBembaKCK3pxglZUFfiuU3ScpQKSMwrNRP4sXX8lXirxdchJ2RX4o
/eykOBU+vkWg4xheMPPG3nhUvmHpIcqy9iBdfntTTelVDATBVNkYgcvhgmY4b9HEWS1lEzbBk5xM
yZNNjYt//yHwBbVjevfvu6pAy23xS7r6eYu+KKXhjyMQIK4TIHU/YNU9vxGA/PjEoEIx0JrPuN4T
RpEvw94XjgH0RUB+7F6b9iT6nIqG6fczOaeoKD14ptt9ewLyiHCAdezA6bYICZntF4oUdoLrTOkW
GJQ8iCCG97hLRO4l1VOmAmWuQh46jS3khdKLVpD+zLgBatMNgKzfQGWKWdR77uZy9/Xkgco1tb/w
9zgmc/9dVeokY/nm7jyXmRUUVTuDILcG+6FClSSIs3XimtWEakL/8mlxpZ5DzN1nJqxmKR6UIzOR
YhfQ/uCNLqYrR6+JkJ3DhwtU7y248RfJ8viib4HOr//3xry2ZZpd5z4Jqj38PT5Wh6/Dy6nKWdYx
KZck5aqHGiC/2jQ3Q8awzgmoESVEwu/UxsxZl+TKvzeHgKzmoovT++yh9x/a02/QtRE6hL2dWb3C
RKg2tlDOcm/22YgqYHgZFYj5jlbJgCbO5sshEYpVjj7KHk+Yj/eJIrR+0EMrD4GOuUE02rGoBRM2
JM743sUljalsNRHokfNkiA6ZkgOZvkUTv67xPX8XD5cr1C5LAxMfF5vWWJUCy7rtOGqBJyqa+ZYj
DxNbtIpyq+RqFIbdSgkGq2twT0DWccqB48K+BKlMRlWQoj+pXVT6kiKNPXVdhN7YALE9UfyleYPF
ZjFGLcTYedXyjwXDKhe2gZSD6kCw5YjJQUL6fcTxvVvGeeHlZ9PjU4JjlHLk3QAMpmsTibxA/LvO
Uujn6pLBRPZLMqlES823K03tMbd0/zp3lilJsbb6B45DIFh3dZIzs0ds7Nmf1T6Qum6Jo24WAjyM
L+0T4GGJ8fGJwiFu0gVPVcdud0MqkJCM+qWJyCu49C3kUG8VGDyBi+kud1d/8V5V+4tc3395EvDv
gD8CzOre1uxR4GuXi0FM15pGmU63GZ0tmZVpX8di0OYJsxUI2yyVRldTHxtStcwoXv2dxGlof99V
wUj9Ph+jqRFWxw88QOH+EA39XFE67vDUYKkbHFYGQTa6xMa8FFBipjUWQGB3MIIH/9yefvQ77I2f
W0ssENfqlwGn8+/k3ynmWfi1fSO2ABbQFpFZfji5IXu2buEzE6L9wHD9/A6p4mYJ8mDFRsU/c+vp
zRovDWjEslUJUejgZmkGVznhOJ0lNljaN4YRTOU90cpuZ+YA5YqTLWwezONTO4H8ky7QARx5updn
EQEJwBpqkDccwwn3w9jEkSI2L8L5IKBQypNtA456v8uhhmMJfQivObRTsEs6Gynsf0RK56B3gHdc
45+rXNlGCJf9jrFty0jn5kyrOWjOZB1vhhsb2UUpCRGzq8WSnp8MUkiGgSas8M2b2MpRcxBoZm40
/BBJ0czxHPZVtPSvu1rJiYCeMU5OVy9NdFA23K5pmZarywULYBYWRqiYrEA8dhjxGEQ/h5N8iqfn
rCL8ENgXvZua7k4AVmzOvAI0UEW4lzwJKKLbvheWifBkKxbx7cdoA20zkccusY9KHIobXQduJ2oT
aGcQMgJZkh8h7QcvTvxWxSOXxqbbh2bz+HRVUd/xpgvIfOK7LN2UX2GHhHzyNW+kfDbb70Iif6nH
UgX41Z8aojUgR5zAjvb7/zqmv6vP567rEz32uq4DAGlQ6sddE+9Q3JLVMfrXdNav9AoFmmZdJ3Ee
ahR5kl/TcxbEa+XvmUO1hg/LXL8q2tg6v7SbfFbZsmSzp/X7l7wf5q0n7A7QVAiUSWXIMBgVkBly
tXgy9ehgVcXfT7JmP4JUcmTL2wi2dKH2M4a9HLUiXuqRfcwLxH99TYJlfduTvkzNNZ6qkkWnUDx9
VXrBar7bG1B5x4D3cyJU5RyoQeLk7JpPKaiyiAkbD809x4x5mqC4O9gj6kYPcebJ3Z1SGMCIhGTc
gLGgTSUHyvF05KbAcWShkRwQZRLy4zp2o3ymHpP2Svor4jH2aabKQ2U7NIf8vb8xvXpoYp2QIxbe
g1i0FA7cNeFofEzgGRzTtvPZamC9qLddyl5cxtVdRE6pSYHLTyf8c9O07xBIP4H9O0Y3TMazRfjU
HsHeHWFKQT/nKMQM3NouQX9U3Iv0WQ54ReChn7FKBp8E8gym++TzNaHQF7DrNzW0qr9c2Uvnt2CH
PrSZRoFG6P6zY6ucmy6nA4dU4h3SyI1LMG2AOpBBTeRX+gn6tyoitgMJvwxdFxvPdqAcmc46rB1C
G/KhdbYR3qCaeKFAztAF5WrhHIe+ksYzTR0KPo5QDViOPM9mBCW6XMzh8M2k3QvWWoHlNP8bsEbT
rEDs3SSVHBib/9hK3AkxGL2n+rXTCOf1TE+u8LFJnS74VBRajZeUtVLayc7MCBvpQFRVOfzFLAL6
IZ3Tk2xETOYOuwo3JbIxoZwxDHk5jGjXagI5agci8EI3KTfZ5NuJj5Rtf4F3dOccyN13HiElvC76
iEJLxNSP3eZskZ4PMA8XEZLNnbBJEHaJuWg6DZB4vpFqGtMk967qFJK4Ven/CFd9JxbyTFoO69Bn
I5yklvFSHirGXOb11+S6y9tESFPcws1hFo7Hf3eoJ02jRbU+pQKCHqa7ye41wlDPDvCHp4M5furp
EIR+hSJ3NEyHfBx/CSE9Qf+WXbyCa9pcWeMEZhGg9oYcUmApEYrYHxQCsXd83TKwIfL7kXXGBQCg
5oWCUmRjRorSZqNT+F3Dd6pdzli2zEULY52bWhvKjRssbb/zYmkwjPjK1/7ESYMMvp4T5sGt/Kut
udwyJt/hSG+/S8SUJvoSOmx659uU5lS3fRqfcW1XkImnwoIkUdiU/yoXl0r/7WDOiLD3zLh09sZT
ocMkJEKzMQwPlRu2CcFBCwoS+mOMDBYG07fJsJqyGXexeCJXd6nfRDs8qSRrrqjPlrT09q4JzJfw
SO7+msifP4rU8kQrZlclY7Y0YWVeSaAjEwRKxEjCwyRuDhaCHFqbG8+h00r5PACkB38qnrDaewJs
/REqf9wYX+7xe3V756Gr8eX9wHP0D05ubb4VbH3Y3sUW3Q/htiHRSfOEUx3qMbu19Rh+kj5Lupt/
bZpBixeaVs2bjZr1kYRFrHhdVvIu76xlDG4VxD5fffw9+xYXL6hWaRQEcBRIKusqPTG4W2BcU7GO
7s4//OP2q9E+kUW18yber/QI4Qib8YrYSoyvfgmBHz24F2Y9eacZ09TYZLyl8hklKHrNJAbAAPjs
IHA8+xDb1J576yVgY4JTrtq8h8ktgafawpLCeWnntc2wFntayk3fpgb4gPCkq91u7BbZwzlb7mBS
axHKoZx/2ovS0L/RwTjGBpihdJH5Ez6HJA0V5lyrXBZj8VH/z22HJmIRb8WEiMGXWaPcA+OiqhhJ
CG79ApseCKiZQwRx1qTQ6f5U5ekftEaoeNd0QZZTa9KQQThrdK0EcCmCKIVenx0aUWU1y3XHWU7N
J+jUkzlNOAcRI+2T1Fh50RgSEndHM1qNtrDCCsV2lUMCPdIc0Hqzb8zVi9VdyWjgPdl1JzbSI9mn
8aiF5qiUK2RgWgiaautjnl5Wt93Y0ANLQ94SamnbGlYbLDXEzI9Qu4Cedz6ir2mmtFADsDRT7b8+
JPMB1pxkygcg+xNVLeybabHqHhC4J0K8COr9CeX4O2pun4+MRKYXoHuHJe4XS+jBPFvFGjl6GSxe
QzKzIqSQs5IGCQp95T/Q9sS6m0gPw59ZIOgB6KYXDpWSz3aMowb3ZOMgWj/q9QeVHRsLV04lpVyU
RaSH6vAXMIZLZf1mldLMWRJton8/6suQQl8kdlEAcMCnXfcJgX/3gh/dQ8bRvOyS6jS3S2iqUYH4
14UsJ7i8KwMZyunmU8lUwXk/JFXZf661Bgm1/WvlJPFTjs+9zharFfE0BIdINC0o44NFl+itBToz
zty00T7ACTgDfl8rHgi9c3lMQ1h7pzt8FCy2EOuX4wH1JKS4k+DeiffY1ROlEEnJPxTEHOEvCMIX
FaUw6y/wt8MjVAwBdfiSih6F6eEBCuDJVH4+WGd/nqyCVK0LAMOI+KV77nVUNEdSHzodKs2bbXLg
Ok8dijEbVq7pGQImbx2LcD5J+sUftNPIipnDf7ywYa/99s/0jZ/uwX93U72gTXnW+lpuRxhrz/Xl
iEocu0ukN7d7BSgxpuDcjRAcXHV9ssS0/OHwRKvqZLmcQMP8XyxucvR/I7ZQSxJp29ZDCl04zPPa
07sJe4MeHtVNpYFf4J6U9GgZFL1wz3Mf/NCL7bgxwy2rHViu7KjflfptmgCYxEIARPKz7RD3wW2A
ycM5nztcMNQ6TGB37zJqzxpHKdzcdh13pMJMY1e57B3vQnJflzcioqou62RoPHqRPxcCvTNzMiSA
1pNHABDWZqAmGQTW4qyJ2PsgV02rDMNUI5YajrXDoduSTiKG5gKu8I/dfc+nQKp9px6xdmesp1Rw
yeg4rbtjhWtJXfFSty1j9qj66cogwbT4HwhSNek9n9XJSwPzNy5CFcMhwjaF2YFNjijz9KYUUR3w
4W1iHhiPEzq1TrBzCtJM2blNJRlgtc61pr3tGQ/RPZD+po7QqvbPsQbtIItO+Lle4Jv9lima1bNM
nHP+lb62GArR5hMiLHXL1iO7wrfLxnVO9ocJWSCT4dsxNpouPx0/LVr61nHjFy+Em/VBzcJE7dmZ
07shEB96PCKYrXhPP60d1ybRMPCgc04VPParX+/AWigi8RIJ8wAqlejFGAPe/liZU7seBj9+aY/o
Td0LGnkqqFfAtN4W+yd8U2B3dgSXcF9FlOs8H/7Q+TrLKDiB75i0yLfyqGFsX1WpGxLfm3QvCwdB
+wDT4h9gD1i2LhwhVBE1vU2kCV+DmYE1v/wBfpMLC8vYc2Q3cO2CQWZbKGY5JNH+4XWtK6K3rYQd
TYKhcxWzRu5ZadzEinaWwpvk9JxDbCN65CEY6pVprV+1DLLCHpF6x2rtDM9CB8oKsQSUyUL82QJ3
3T30ybrBWfteGVsQg3bkeyYDhBr1QiKElJyqGbeIjbzxlTfUQitIag3+ws5p6Z7TBM43gnJ/BoLr
zNPYIJy8w/+wybApY6dg06Uq4PxLuM18ihgum1fK0fwSJRgRnusvPmnK549CYtaPldSjnKdb13GA
+2OzHQSRorgnxUrYvQwinh/LFC5n4G9PZlHFKcqqsfwDaL7MUo5QZLrv8EulCGEtOHZxGJy3e8uk
OeG8Bg8G4tCEq1GM0G1EJ8p2cOB4GrqTvzW2Vre7Im/5X+Uj/VaxYWfvSFrScBfF4UTAfXDoQAOe
LuuWpWAopUcbFSS5JJuEedylHRArMWGmXQuQvPONtfqSAj+ZESoiFRzi1al5MnsPZd+3qRl9E+7Y
BcKyWJLuIe2XE9gTDSQHPZ/ybr9S9VO6EkQjnXndiVmJQC9TIAgS7SpZ9vdIF6wTwyOOwiVGXdzp
CpnypqzHuV+gBYQgRXDXYdQ2GRwvYjaOigZ9cnvAZ4V49Dg6riG0Vn/+sPCwhpQnePf9Z3fGViJJ
bhLWnTZnnRbII/nfKKLezACJi7osGAluBcCXgJW7hUIvpa0t2Z10k+TwtFNxVT90DKwzXIrM8I/w
74/D6rl4Xh+tJB/QmDOn0cV8bTRSv3wHRl5K9rYDBF4ddY1hUVOStY33K6TSwYadYL0yCkgXkKf1
PlIadv9o21iWrLiDy7KexCj8yNwwfAZLy7f0M7QuALcIFBwaVt2BB1lB3aTFnoOOqfgfcsQUnU7Q
O+WyEDGzCCl8uzUlWreXZm3yCiklYKDzxtWk+2d3TKpXkSfiP1mU9gETqNz8NlZy4tdDhwM2fboG
EdGm/AEN5AWMunyF+rybzPkkuj7Husbb4/GlTaxM74bgVHeHP9VFJOfLYlBpUEanSn+zSkWGElOs
pDX5g8g8upP+vnflLXXNTbCJROMsX4ckFKXuugJ1autvEpke/+7KX2n7rz1cvfR+FXS7duHvL6zZ
K8yN+IWoIJ2y9HtzxO5aCgoJvRNEnfeGnDOzaiiq/6eKW6XxhAJeuAF/LkLKsWo31Oga5ZTFeYcj
+JpuuUQrFW5oB7+1UM9zCmAEHBWrG2ujwfLOssZ7Tuh6m5/Ug8xNJH5W69bGWEJw1gL8uLho4Hxr
64jNFfySawPZngVOd66fljm22bbYD7qpYQrKfZxqhu+wnGvxodUv70qfNjg3O+Q60pVU5f5YWOkg
6/33JG8QtUjWblkvvQ/wtxJ9OMy9D39qscFRrMzvpevVBMBM6g0HieZWa12s4H1p0pUAuzZ95wrq
hM17F3/cYAJ2bOibJ92466YvkarFQFlNf/h3acTSG4v2x0kqU8A1QKCFwn4zmXIK+3BpKQyYjDfi
fUJsROhduYBxGo0kmEf+VQq9/LKUWN/xTwU6UiB0zpRZazG/TvUSQfQJCmniAZSbSNPCh1SOhHiT
ixiLCS7tztzjxCGA+jsgeUrUmc3YW9XctkImVfRBBKCldZpyCsEe2mnlxf0Pah1RH/xVal4vhSNk
fmT+ks+kI74CYmGWz8MYG2MRs9OlkG1hL0bGe0T9uaiGSyXCZgPXz6o63lhBxpXFJBlSmrbgyNCw
5iOuqjnvxCvdMEIjsUn+v8HsC0gYPXS/hGuJoJgXEhrvHTksUdEYScAlc5lYtzjd1S+ikNLa25S9
GcVkRJ2Ei3T1unQm1YVf2q6ruBOkxUFMYt1KD9hHtDAPX/G+dT5KxFO+O/Qhl5St3B4B7d0Lhci3
WbHJBrHHqpph7HWEdLM6ojRHvSi9/EzCD+IEceH2dX4yBpmMEgJ5seOvzKAqbxaQMvHfMGULYOpH
C8h7VW6WJCdBvYM+sODXqyTQrlsvlHGQHPizK9boUv/6hV3ter9LIirZtMS02WIAVlndna8ek6Fq
q1zBB5P6iRwa0G0k6NGUHxOXfinSMPMC7hSEHnTc5wIoGor+zWxsvkdum0GjZnX3dlAuZXkLUGn4
GJUcVrVnNS5EJ1No/pGlWQqZRboRpkgCmJgipGxzYpmKIEbHRLGQIhHQwhkVOWXaUyja4kHOi7WB
4VYGUcGOxbIrpaFVConuFbJ4mopw3AqnUeFg+FoZZm4EvZboK1UKWmojNsQcxXNTtykYL3zH86yW
h7+rF+DX32oMlfP81u0+gU+rZ5C+pNBhWqH1+fDKj0nukUIWFoBpmVtP6qgP8g21EMeL4tElJJzk
RTROfkGEUIVnzddYWS3Aml0lEtOIyvfZV1N4ohDPn/yXkt5p61er1R/iTIcclY2mE0rlrbrZ2pCT
zhccs8xwoi2MLeZ/ogYmroHRYtl+rPBhKIhtcSDDXeZ0d2QdNd10VrR0O2PNKoMWP4H+fGd+XYoa
Tz9Z49xDkDlj8uH8OQVBcQFT9LwEZEAb/6OxqZKRKh5VEqPvFfMk8hqWPgriI0ErNJU/q7E4qrde
2xp1c+uztK4au9IYVSbdGPhqxtJOaWJemmGcNlI9J3lnbjvx2oFynNSi+x6OT2tYD//aG343/PbA
VGhriECy7W4BPKusO6ZZuFApceOoMbO9dW7vYSJVy0zGNAgGr3H1XaY+ApRCk1Qsv1OUlYZVpO6P
J2BkWRMZHWh7ka1dXLH2NT+b9yyyCwBJV59326//nJ+hs8S+Md3MEUCEFnkkSfDFqTaU0g6bshrG
47UBebSMpb2vCOYC0/4NLTfo7u4XBvDqj5YWFQbgKQNaDnsapoJ6NUBKpO0iYAcIIYcZ4ubVpNJK
J9dRxN32ykNzV7eMAzTvz5ImJovwwi8bxuR/UnXN6MjB2p7zHXMk4qmCZaoZ1dEsNRU9cYWxgRQk
UqswsxUPP1Ndy8X35shZidN9nc8Q8A143ObqJnEnXx/r5gEsZZL4gCCquTc7Tu4bXmPmr1OYNR99
7BWm5KqbMyAl32gHiOz0JjwC+4czVIP6Lcl3r3psTgkFO01ffRdCKT1KViXiv45CNf8FIZ0FY5vu
tGrnKRzo7qL5E1lE0GcoVsCUNLKYTOjxIpzCKOcPLNqNsjBuccEMnlmoaBb4WDrwV3fLQeqjSwbe
AMVK5fdgLiVeG4aLggyo1LkjLyi/YGFn/gYLPiSZ9KNiZWJIPFUfwrAkkJFA9fK8wR50jzhNejRZ
7ah623o51c+Na4kHbjsuCYMnXW9Ne5YEf9/bvWdo+cX1ThEedeknXdppg5BfWUgaQzrqiI8yRLtd
JdlU8Hcb7NEsnseWQ2A2Gc3rFuNByscGGTuQM2oqTxsQ2WnNPHzkZPqXhRKX/9gXSrOWP98P0Kaa
ahvvxEzWhonn5gKiLfv7XwBqPBCW3JDJnbZot1qOR1jlB+dKZcG9zoP4WjZn/snW2pYV1YLMSzWZ
0oqcyep8eRP4Aq0n68tfgj6LipCpHIokWD6w4sfUoyu5QW78vbdlr+wEVIB2t3xYJp/si12J0TpB
IJp9tlNcZ0R4OXxL30XgZe5c5JQN19lBbO2f5E7xH+gI/Hs8f7oLAHS8ePUNZ6EENQormgquiTMS
vQc98Qpp0DGTYWT+H+oh8wmNCm5fOeRIlB1j7OgZmQrCrQjfFHM6yqAYJQmTga8h+ZkwAkzdTYmP
s18KVkLawQgoSEdmmmJt3e5a4A5+0j908GXlFevpKd4980cWIOQiBENUCnDNDgYNSVf0n4Cbb4O9
SosI7fYsykaaDxbXAR9QLYmQXbnMjhrk4lY7h0WICkOO3T6gWPtDVhZIo4rqegiI2/IZKqLwrGlH
ZiSlW5mbymYbdbQrRx4fuiMzUZNT6LOZeigO+Y2RNSexSVuyqFg150WbmZGodpiOg11IsgZsBXK6
i9lDobvsRmq773CH8DU6nqoRAxaCftCKFt3ubEYYSamIruDOlle+vLnClPiV89j4bwK0f4yXLODP
gCAMucYpZjonId308eqy3JzZyzhCOtt9SH77QfE4THlxNVjGtyeq2PzeyYbgtJ0vWyivu0b1RWzu
NbcoXNQ0VpMzLifnja+Pn/+QO99ZRpENTBtgjG6Ka+RXi4TtpGyvq6TyNkh6BqK/dtzfyCbu/oO9
67HPZnEzE9M9nsj3kmFMc3U3DGm8G2pC6I+uV+jww2HOTQU/NChhIYfKZMjwlper7p4FEYwDyT77
vHOUezaY5IuQSWCzTguj8i8BG8XgueEIhK4PCUbD85lcwHfkb6m8K9qrxdw6e0mP0+tzo5Cjfnm7
QTFfjdsa56M/KQHiNMQY2qk/p8DgckCMaWsTdTZzTSVLokPTHwbLfRUvOzSxSThUBwSruEnP0PjA
bu6CDyiDZ40i94GrbIggJsRnCD8UrBlhs3hljf+10KTwoWY/QGrm1q/urscH+lPIfV4T2z+GmXxc
N6VFLlHaz7yQmvalFc6t1PeATrVSGzryeomPmoRrfAXQ8esOe70FdctAoqDqLn312P+HxRERAM31
HMWxxNh3Evo9YPFAfI4rUMDUrWQIUgeLDhqFvjs5Bv1x4A0BieTyF8ndicyT7DPJstru8OoFxGM0
NmBa3fA4RFLTFY6Nnjw4PoltUVT+SdS1D9hLx5mvyyQezdfZZwQ+EhqjTC/TF3Vus1UvujDn5kM5
nYPM9tr91ThawCaqZWsN/0HLYxCNqDQpP95GDuuLR7NZJH4MXnjE21ciQ/vBdQaMfnGuBWnAKOjW
2wuGTO9DG+jBJJdonTlkNYloeLRMyaCuxXHpEIltVc6AR5rp2rqPHnr1QInVlzIx2Mi4wQICCYfk
mTX+7kMp7iHgDzdrrGZUtRruM53RD4c8NE439+Cv09cBoT4nJcSgm3Mv2HswZmu2iUn9uO28B0+U
CX12iOaSmR7ujSwNlclIC/k1PhCyvXvvfQJgPISwY1qliHKPTnDm9vWX27Pi8MJizmCMeN0ZrIP2
MFU4plIggXP8Bx9a+mzDgpTLSbt9gige1l0dkZHg/QCVXFXI44eo/R7d5Bi5bDTziTXlo7suKGIk
/QvTEBprP0d9we1z3OIQxEg6+e08P2wOmr3d3bVdRQ9NVceFn7oJ4psr+9CYeqVLM4aM5NZOZSsN
9nKMIOlK4T0pt3OHODXLaDrBBfhSa2AXPOoDofqQJfvFMeVSU7xTwYjj0Jv2QKEYZ4xvyiyuV9g3
I9YayXoE3nCnkk0jSPfQMn0+c8V3sNZg3mm9gsDQ57vc1kp7OSzZvZe1dAWBr2X6KGA/AAcFU4Ga
sj4YCLvReSLbm7O+nIkvmcbtTnbzOTXqCI/14STRj9IUkh2ovOJ5ip/VAzhLuz0qPpHNmZaoNKiw
NAtwNWVHSs7igxIcWY8KV/iNw55ThroafWzIMEeJHDl8wxHk5h3yKGxV4NBnPFNjKEIdZAdTl80c
cYuLtC0O4IP0Z65fXgwKxQ1y39CEDUfOTAchpyK/czWJCKyYNukyZpnUqW9W//Ex3jcHHb1yjX8t
jxgbPco90UI2NvoLrqT2fVIKgVakZfxc+N6V29UxEQucDwiCT4gJ/uPuAIsazZMxDRIgZUBi+ckf
d/nzpC6np+9j4tPec47PMkrGCweK/YBPCQJif3qnsdl+IIaBY/YipHHE/2msrqbLkq6iukbVSmkA
zzY6dsuJiZKwna6k9ZouDmG9Ezxg8nCmgvCyyKz1LriLvHDP6hgXyahwGqzvq4ITduOf7gDAwO/I
kQvKxNb0WWR2yVba696lvjHqYORcnRytZURQPRsbq5ieZn3ewdIOOYL9ekp0c09xH3s969FZojAf
hnc3xmnbdNE5N/YOGlcs57sA+uOdBMIj0kP4VW/9np+UJGzoGIYuPOIIHMkw1BlJnKXrVTNpAGjZ
bYe0g1GahXYPin6Mmg3uOniy57PKjJUCRfLOA2r0EsJjYfUPtKzy/nQACSE/Jmw15ssNNz5JP/1Y
M4kWnt3Pi61r4nYqGqmhMDy69rO6mApXf3qHuxQn5/38sIl6wINSJA5jQ22JS/sDMZ60LrdaYpbo
FyjeOBBKzLC9uaKO8WT/MfS8NgOX9rMRCzo80m4RWa9dSASXAs3lRbKE5qugsgOa7XJodT1ppUa1
rXy9P1CMnb+kciE6gti1l9hEQVMWnoTBbSbyWx4nhH2MDD7LvjM4Ps3BI7xweLOGZE42i8rzFH5L
NRW/S+KjoUItpXQ2Mg8PhIVLFJ05WY8Oc2M6gtNEoviBztPGbW9AZArPuHbrE/EBe4xZt6qQKRSP
i2NDYS8bvutdmNjb6W1b75qwalZsROm66RnQvQyGV1nFesQj+/ATwmZqPA2uQjBFq6QzI8ztngTb
utr6dr0+x40IcsNZnlvR3WZZs2XT+qJ4Y3j7HukyXUXO/kfkKMBrh1k+3GLkbN7ajNsLRhzwMgU3
Wl9M65WGYTi04ICREIbjEl4I0rsqjjTbjjtmT27H+nUQBr/MJOPCeP4aw71LVs/dkqQwtS78pFn/
wzrXphuOTWhIdi3GGhVBxMdAAKofL2IiM9NJntqkt6qHa/NnRDfITqAhKtEO564wfEQ1MMEo63pY
fbwPycxTti+cXoi+EGoSI94R05zNuKCBAziYCBPtI5feH8bY0xgJ1cLp7/+JWT4D3njlqYTYfTAV
BWAvk5IvxBZFoqNw9KCOOYnVdQw0ZZLvUl7Wnn+9vOCqFdR8/tIkW0LjPrzLGQunS7LISWM+7oV7
QJfxim9uKUvUuofaSyfhugTprvwydjB7lL0k/StPawLy/PJsBDw15Ksp+nQ+4h2Gz06lKT1GOtv4
zBKA8QtjBGEvY3DsDdqxne7KUNDF75oKNo7xra+16rcsSzvCNFwKXkwrY12ecZZb4jaNuZ0HETuX
tL11VTz3aQZU96WyL8k2uKiACLFUfx05FoPAQQdWxrUbw+k3CMkfDa/SGkqYzGr45QX7AhT9z+RH
BsJTNyOEFq3ECqoMkhAjiMzj9q4JK/wq5PvljI0T0roSxNFmHNaHFlAokTykjhhVFN23XZrdeIuR
wQgq/7PXOiAW5w1NFRs0NrKpsSDc6dKkUxCQ32lx2r7Wp5EQX/lqmtry5Z8zS+cch67kCcqUmVLh
2BxnD6IOSQ3MsKc35aHI7+6OoBuubCLkjdL9FzAaifAfEVh805vXIRzLL7r4q2Ai7jfsiiODpGtT
ZnFQ9e1nUwa7wuBy6g3XaaKie9hJiB2RrIm3lXPGB+sr6NSwMr35nyolveQxOURxFe/w9irSOtOj
OfzmTmnSyEyUJar9JSXA6Yem6Lq59nidmwOFKwGhDwfel/KT55/52x5AHfaJYl9HsdhI5Of6fvpG
4UmZ7nXkp+szfhcAsMQA1IRkhbjXKR6LfTS2zm8xiIdFYfMiaYXJAa1paRgV8vIIcgN2g4TvdUiS
2g326pIm/uJkzCzNijXk1vqfXbnX9/hUj9uGyEr7fo6bYS5WtvP1/0J7IV+gFhYHz+EHbWyvnpVq
ZO+ElScxtlhb3yBsM+Zd3Q7SVMiFevhvuKKqqABctqw9sP/WJmUMcJouPApxjcEdRgQbqheoQOFp
bdQN1xUsfI7DR5gyLbRFY20389XJOjLv4yoXUlgixXmIUYkUzu/xe7QKhIeqWq38QKVivE+dF5zV
7u9zGe5XK03G4f98doVUYOdQLgmWfjMp5fDG4IxRvRyE5gf0FvORF7FmzJwn/Te6VeLGpxNWliPi
MoDNP7J3DWnR1WanFvSVPF3kByz9oyNbXBvvIg+ngPpXzt4PEjM1TEAafE85S8ElCR4FWq1eN+lA
k8pKSMMd74MtmB09ZUiHiwpC8/12HOECS+NkYf8BjGvhaAsG8SAK7xSeXiAE8DWMuok+UpHfyaiU
eGuMgUPuwXSF0HE6dpOnyjKfNXXwzAEuPwNrdcFqvFVeEgalkh6sd7GVskd0lL+e/X/G8CuBRsai
2uR7beJKbKCdjdOxPhtMKj89sqR1cLHChnDMAljgQo0viLJY1wzSZ2xndNiUtr9avaOFA3uszX5e
+PSdAHBZ5D5okb2b2g7XgYEFyFj2kYnPN7c4vUg7ICdUhoxX7P3sNoyWhHO76W2GvOMAjnhKsIGt
YB0J1WHZ1LYQKZ16Ux7KP5VKxHzaOtU//uqriiEhiR5sd2qZ0IrnZe4ud6BpIZ/lXC80xXSp2kjH
sX5YQmCOD9XSbzoPRECRBiAsXIJOfK4aciYkIAFIRDs4OlQ2GLxdxbytC3KLSLq0xIz1Pz8yFVf3
2JLVHQfU7r5rSEGXol9oUMWm1dtyEjk4LiNKRjArajxDOCIasZLoilZXbSonYgzdxzucFPI24rEM
p0QZ9MVR+EnfOFZLVrQQuitmg3UlcXwxQcfQFj3oCZN5t7NDDRJ1ILcx+q4cpxbcoJAwtvu7RDTZ
qO5w4s2LcSGXcpFYs5du4gJwM52wlXuvKxym8fo3W/A4Kux6Nnmjth4tINsnPj0kOGXGaaCui0kJ
941PYKOsOuELkwOQO4fQqFreq4yGMBDHXWmnV9XFpwf44GWjMWSYvXDxuNQDKthXbfeyIZ1VGPge
IfpyM+NS8XWW+bF0xBiHP7hiOEgqib8g2s4FYKYq028o0j2nCTZEtFQek/bK7jLNDzftx6B7ISHk
dhNZUfAe8EOdzvFR+MnZmyxKIIlViABZ15vNhA5zIulMOhC64FNKe0qxSOGmFRt6cJxCIhhf1Upr
2832yTClSPfD2ICM33Hvi27Tm/FJDOBOJI6DGWpoqhmo59xrTbNqw0yL3dKsnqbmmtfE6em319ZQ
bqpCcqe5J8MEoqumgs+7XFmXaC8A2cHWYQy57y1dGC9vFGXDkFCrkXEM7wxOCiZhUrTISysHwMIb
bMdqrMm4Debi/sH6Nx4KjHW8yqS2AQjSBpLczfofvKfbrmWNxpXpmAasgSwSjfbBpZhnYhef4TF2
Zb7HGEqVbG3LzF3FXZlaibrJBD+yGUpvzh3jgdA6bGiPwjU4X256fq5wslImjhR+EsP5KUc+Hrbb
AYNL3WoS7rNfl7F+GFxEXu0jMhYyQBg+c0+ThBZZcRsyLSTIdS0RUV7ruI44oZKh0u6eabMLy1R9
NSwoEZZN9pY2+hSYRA8QTODzlNV+TS10xKJKDFzK5U3OwNBsHjusDmJRsUDmQPHTk+TKy8LiUg/h
SoFUwcsb5Sxh1Zz0AeKKgdVk2nM16dyv3VYNz+KzaZIpg4BTA6Gtu6x4P6Y97Oxv2INcxhIgfz3p
gfkoKa67EooG3KGm7xvbgCEzIcfSGcbAwik62DjF0ZKoc+7dozw8A+vugEahu/Z4n99qdNTJvWAc
jenXMHdUvhxN0z9hAEOfqxjuX9EQ47UJztkvBDfcouUTzRICZSA/nZZN7pBDGcAWAt7cnIMgtEGt
dleuzOEk8UieU8r67Dq9WwP5hI2fCK1y6BlcC8tu+dvlL30zkvB2my0Pk0xdgv0/ki8kcsCWUyFN
nfMrv9yJ7h6vLElwjjBmsSWqG68jYkr3zpF/NUd3D+pv4Ev4AI5DI6qgoZ83etVA4FjcUWc3dYU4
0nvxoihoQDTIbZxYUp4cs7aR5K3/Sb3jk0UVGz6FZtsmNCp9nDXJKUutw2sNjEOVJ/pioJuTd4P0
IfJQ6kQWpxs20ANYM3OcwQcCiYVrZDG8jAewNpw+R20OpFpLzc7bgYLTHi2w50I3yf7ku6eWv1It
vqVNeK5Npv6re2Ddwoe4wWh6cLVUSxzLW2ZdFgFHeilKJZQzb1qgrH3BpIGo5K7wLl/CVrSe3NuM
4D4OyiRiMsLQhvdkSet1hRYGNgLoOUM1j4Riz/H2MqDsiLAltVKNeDLUnLgwuC2+HnUGqm0NnnKk
G4WyHXUD9tz4+8FI1R/3UO2ffIol5epiRLqo5se8IwMl7VRTarGw6YkV11GyB5TGtQjwqt8QPeMI
XB8DFyV3ZAwuOIrBNt66oEpYW6VJvdVEu/8qNv/ok1KMk8JN1Et6ZJT/ssO/pdwBbaT2oc3YOQl7
MwKsWEoHjSKaQ5Am+55UEW7D9sFk/IpZSuiwJ4oYR+OjLcJb5CLV9YFeUyrMLkhSrPl++5h/zm0N
+StRgS1zoL3dpwUIZilqfETOPQHsGuPzkurGyWVNsnrgF4lC0ThPB2iN4Ye78NcGRp5bE7cy2mM5
WCwEMV0TYRGbjDiOLAGgCX3VgNpslLIWAXN5chCMNpJkHjtiEVxiFCOFTq9cmrcOwYZjn7PuYiZL
r03lrjdwnh/gce3QyMZc7wGim64jzMDAa4X7h71NBYhgTsrDORLXnm+OLxKsuutXepO4V/3v+E77
XHA/OXrbskXIhZPRrDp+XbOa3quz0yNZvhueii1b9s0o4R1Sy315DPyT43zY4+eQ9WR4jMuuS1E4
kHcRntuqI0hQH7QJlFbtGF2nRueFtEHzpcCOZ1dwQ7XEQHAR73+09aNCHTmkqwTQrp8qb51ZsQPi
GL7T43nwBsMvyhhmtblk9ctdbAfa8vRkLrw553h641GyIpAKc/S+iaCmEbze58CyIiUi0Bwvndla
h3XMXdx8BuyS6jMY7/IQnj3yaqeS89QAM+Cu1OWMVloONsLAJgHF+c6zxnNa38ykibIlwAhj6eIi
tXEZTyya8YkwSQNa6by191aqgMAevQvx2NK3NNxpJeF8o07FqSE+oSpbMponBhABRL3o8FtiK0+c
t0pUz/LHK6Dg5cLV/9R/2jAY2iVKL1IEl8o6R5+he7dKRzQvRj0lRUe2uFoXBMwUAOHoIU78U53Q
gCnhJDlsDgxUraY3PMP2RF9EJiMxZmSzKZJqNZ6CgSGRy9WBf6HTHqI0MTVkbyNWoontXhUwFJ0g
75hkTpYNRS7H6bnaNUvJKDMPJPMqDUvyuyXKZBzfMBdctsmrUB42pkr3JO1i3vZeUbgXA5tnYLxY
/q7IREgC8xWmRQtzt+6KX54cwAKPx28Lyr3rY6UwmhLT3AWPHaeqNJHQLnAtWIuwRH5v3maUULEs
Ydk9mlPwz+jULt724Wn9+i6APtCd39wKV+afNz/EO6At4p9O13GltJOQUZ4hXEhkpWciXXt/Doqq
cvVEYczHlVsq+QZvFbLFT1s4dwHwbM/nREiwmsIq5fEB9Zb1/oyc0QaM/DNYZ75+GFmWi0uuOaB6
AYQ44RnPKQvlSo15CC+oIFfDXNkEn96yfOxyjisL465ox20f8SAC7jhRSlpRlK53tbztvUY3A34m
YBTRGvZjRwq3wS53ZnyTFq54O9t/jLfKl3L8ghc9J86l/m9cbIaiXEVoTk93OThtzljvUxx61P+R
K3rjFdJq8gJGdXBvCFFkGqOk11PaWfUO/u6eiB3/19jHXigRMn4UULWwXhGlJ0niMAyWZcH9RZqf
5hbsALpegfln1oHVFUUknT8nVtpsx5PhnIsEyY4J/rRbctMQZkDl8z6DxMEjY+iapNh/RGE2t0AS
8qE3Ql+cEBlvArWKn5W3UMManE/R0vk20ejKUzFrdhqXeir+yPJfr8AgWVfJDY/ow4e6g0NDqFOb
tjMcLdgGsAVTIaAb4pciuZDdwm49ayLJSPj8hFlxy3n2DZ9KB8NJ1+sP7qqB7NIw7R9kbObmmzT0
5DMRyGbLRG5hnDRwxrFKxwZNj7LAPPa5EqSlAu0kH8Kxufu3CqT5nqri/Ym7c1R3wLzvrRekqlK0
yDdRmzNRG/TNnrBKy9xtmM7GGcvVsGVjR2lV/cK3jWvnPI9f84h5KjVIcW0gMSFEtwoUwQjPYmhn
lLyOUo2y1Jq6I+tHqgtZv+hPFdxSEmrQfG9b8AtsDESKmNJwcSCV0g0j/iq4NzN8p+L9zgurdBWc
x8/7b/dTs9lDISoEFBVDDiHIJKfgfuXhFQrc3rpFh6d9kapUnPSNifUfatZgzxvglb+D8QhK57Rl
SD6to8R1D+GHMhM5oYn1kfxb2r67pXYVjbtBP5qDHCSsPOSakx2OSktQmH+0psVGMqxLziIsc3Du
x1urwnEB8MgWbm8703LbAwleBJ/9GAmNs6nPlJF3Jb59PvWCorBzf8g7yZM6t6OpT12sSgu5DDIA
2sSVM8UowaGsdW8IuQHf78XT7KdMMILTasnefmZ//VUVH4Lzd/EzNzy0swseV3Stf7jUSX0Kgi2o
NRRaIUGXuJnFVnqv4CVnPAzIl9AizRlCsdcWTppGcV7ra3jzhKav4CpbR7qb9OQMPaHLbYCWfQYA
NAjrwb0Dyq64YQpRcu7KffNAX3vJ2ldm6ZqUqXuP2q0s6LIupGql8zGO0pIex4VFU5TbYKzPwmlV
/J8VoFp7rEPv8EMOJGNwFQ0zDVHhXPh+sWznbc6li0SAl3UvLNomsAf8gn+BGKYp79DjVrJVLkvI
24M/Z1V1KHua/8nq5SygNMoxgMOgKrQh7ugAy74CiKhSXDMfL6q4T6pOCCW24P9V6dMhUVGjrDPJ
JUkfPcsOxv84swqcLbwgz/2t4YuNtH3ZMeUpQ3HefCWonYhkyiFWOtQCfl+IMwIMganwZJ+awYvF
VunlKNWz7dspIDZJBK7skBQv4FbJrdOvkn5EtU5qRGTXisJrEYMFBNtfI6CGDC85unLsybnn1i1z
8Z13P9cWxgDh3ITY2WUxYNDx2My0WqtZHrOgNiV8ORML7vsaanitfx7HAeBf/7U5emHKVlQh0ySo
6kZIJs1+HhMLQa8zQ8PfbupRwIm6Um+jP9wV+pQEyG/NiRro/ZWz9AR9zcfE42OH9TXPQNCgfGge
qWamOc/uLpqABcGzkKmwhZyW+bb0KZotUc/dzUcTBY+NzfkKLTWi37IxhWMZV7P7zZD0EqZxZsKL
dEqMximQaJzzr3vMeTq+XNtNBw1rP5R3/fXq7evlNrXyoeqWuJ9K6+H31gAfE2cp5OU21DiVJyks
1cue31h6s3mCsCuYqFE/FdTdp9pXlKkiaSihqgqUKFdzi4ndzbztT8DdFIqyo0NhZPUSiq+yyS7f
Jt7tDlUtkkjJiCMzSZlq3pWfm5oUXL34OsmZ1ztuBvXEBLpVb5ibyO9Zoot0XQ6m6CztpydeV9fP
goUcCYK47AeegeqrorgLCkbESry6riWxOw67SRDTTI61upfCrkVfYzMzeEmOkSBrZ08CcdtfE9pB
RpbOPM1QM2goJcC/FyyA3Vajwymud+z3bEpsMM0e+thAG6GrhlwlETiOYfjaloqAbntfksovGTE4
Lt97N23nXS0R9gxFKilBUacMFXfyGWGa3jtyqAMOLiBtPMlYY7kbNHjOKA6XAWnHTzhKI5nvMlA5
AVTkVXfoeFg1H8XlkDr1w5P9+vCrbOQkRWWWoa8cd8ccrE6slff6iGxkgkXBUFFN+YeYs6+z49XB
6s4yFUDWGAKXRFZjGH/oc9YgZrRuTr25M/OycCHB3RPNQ++0KW/soqqkbSK+0kSRFCmBIzrhX8sW
Y3rf8alpY9YVRnLve8CXdX+wabte9xbI/iLy/mkg97tnMXnKYOnp8vKoIDtVHZmc+3L5Aq95M+YB
I5mAdfcKjGY42cRnT61WnwxTwO8qDI9iMwqGf1dStBPGGQIaI9L4lmgXemcJNi4mvpfmRVPEKMO6
FZ52pbWBIFpK4QQKAvc5qpK09+NnXUxWT9cKYdBKaExiijHT2M/cz98yMU7XlVPqaddTHkqKd88s
3zav89PA1qdAC0aBZjE445qLCSVfOqn3AA5apCGX11ULKLDq6o0zrOyQ/wa4k/QbNHO0S11oiLM8
zalUsg4p89iX2PpFa7VF0LkPoUMUO5HB7zYUxzJX4AecBfl8ik9YAqPvMYFMlQXiNf1/XAEbl6Bt
7ubRSRKGmE9le2p2ZlHzzGc+JNHrIdnOcjopQ/1f2Ezg5ppSphQTKL7SJ1uh4slcldTLrlA30++W
HBcCfvEaY9eTN0pgiPscwIytkquYyrJvYcyoJ/73oWoSgvcRx9dV5JeChOJ9rHcK98Kh5yQSfmFq
Jw5LByTB/S/uqrlCKqhF9NkviN3Ft+oxuHpPaXzIvVh9T4s9gppMDmJa3mhU3adECf9CsMR8YYBl
B+l+ERcM0t0LKsaylbzAcnFmbY5RAODIn6BKBInLB1A/ARFfb5g6mYhww1A4Sgh3mJaJv2kZ67i3
R6jaMfuCSGuu4UuZQPxtwJGUNoIO/eE+LEsYbhG2O9T07DA+2bRVb0SAklWGSvgCaDvxh98WXQ26
deGjhret1fYrabWLUQ2EQ7rHf3pE4IUPamwxyT+uBODUCVlxDj9mNslevzGPisHsY7gMIDya1p1i
8pqUx6VtYrtBe0HQTyO/oGdoWwrq3eDpImb7t61QmLFfRklofiE0Eod1Uc6QQRIwpalfZCdkyqGU
OtfF8nB81IhJaPvXCCvrGJ24wq0TEuhwy3Cb9JKQT2cmWDxSAnuvznxFarWPongA+rZeAOVeTDco
xsmDYdi7bR/aSKb0FjHcQ3cuMNN8XWCUepeVjiaOeUTwEm2nMmEUitl5esXseIOHLvksnoJQCD56
jFM5q5il+Dl5DwDNmEnideYPqBgRl7cHG5yizBJKEaWljrFbo0qYjvBAgPslJNflcy82bq+ohYVJ
Jtg3SIyprMTf9nVf2MDqzM4DdoHn6jYnPI92FC38H4+pq4NyyC74HVecYKoocOuG4GtoWMVaiT02
z//sHUHFS9+7g4sbA5eavcubs3ZCEaYwIYyW+FU4cPUsLI8XPoZZuxrmvSdWKQKKFC//QL+55IGw
tW2q3ANtMWDFssRDRUWC8TviOUxMKwd7McF6ru4h4a93NIOAaRh76qnrW8CXhis5lf/fcV0VV8wj
EqBA70Nz4otahsbkNSNqND65jPe6KkEhg58p45kz20aCdn3DslpcK4lcvG6Yi/l5VQsy3VqFInGD
kkp/jZntD2qtKx9kPpP+BpuSSJyMya49oHKPg0JG/BaL2FOcrR+lt3CGil8yh5W8SvpGl2UPEnYu
cKzYLYNuIj9z1M+Qtao8VV8wMsNZWX23Fkw2E14agWWaaeTUW/Omgz8tFNhddDFQ/t6+RQj8nAEF
PqXpPVzG8B5RwDdU11CrHa2oP6pcAGL4erto97cBZB0G124jH+3wVbJDVLWUyFJaKFtCo2yQIz7w
UK6zUPelWmJe2iJhMfk6oIKzloOpVT+tDH4/45318AMHiC1R4dC39Gzb9EKcI6j27M68I3eb1oEf
MWnAgy0hoa0LHQG4+Wl7ShT0JRh+Yrdd8PFuzmjLsUZsMEjwOFGX4fzwV9fOWvI/r3Q+BXMwqPr6
VB4t+8opjVdjLFOTCiaI6jnsqf5XyZnC8j9jO5yERSo0xtzwJ+hySUc3gzWGryhCjf8BzkuD3svy
gL3F7/6NQ5JViZcIOmvmI4qcLk4jVz4qoCtRweNJh26UtaS02mScujTnJfxXVq+Ab3UN5fsWsDGn
Fpzgyc+lpA9JIA18i/yEUOlbjKGPMzFd/u4VTEKtTgpXRCEFdKuqnoNifOoksYNls1uueR6ST0dM
thn3xMsIgxuzzIIZu4lSGPzDzmdUxl3lkbkCp9p6guRPN9Xg9fqlSCAbEluSLggBfQ+HkGPYUSSl
oqC+iOllE2Imao0AaVOnZ12s5QiaZ4DiHDdpu1pAWCejFDDBKhzQGwcPeFW0PPGsfZe/taCZTSqQ
nKZwvaYLB+QcGdYHCWgjK8P67i+j8LxwtbZvVEpnCaTQLUwH8pTs61YgMK1Ri0ADArQsX7yLagnG
AjX56YzzBZelPtsZIJ/Gs88iwNf70xsllIf7jwDyhJei1Tly6Gkemr/4j/YhxrngQU2HRyL6do+e
Um28MIdxcNheg0LbnjAVxdi8WbfLIVhaxljzfXZ75GxJtmkEtkynWbQVQktcIUonCsDeBblX5AyX
hA6N6hiEgll43lQcUkh9JjrSweySbzBJoJAErsixgh50oNo+qSNwDw+wzPvCmJi6ARzq+uQyt7x1
Jo9rr01NPSgwAFoqTUqsOVJDEgF9wWGDTbEjJLmcg+bZsMe6rtvaF3/yVOgEWRIeKtHmaLRBw5+P
903HKYyw4yEI5D09Xq++jBNm2uVrKfoVT5sTkXAOLL651gbYsq7pnQgJ2R2apvORiJi91ZqorVwP
IaBj7O2VicrzATZuyzBtGjsKvzLDs2FwXmw0y0mvahsMxH7pvAkfZJCLoBIpnyTsNXjvZwjSIrBB
vEoeZN6uJ5mFgMx07uw+R6vDaoHI58GAYYWPYFIvAHAzk+GtKefZwZknfMbJ+j3/2smgzlGl+wfo
hOhgr2dsIqHqRd3QNUuYZM/XxjfISJJ4AkPKcAn1EoA0ydvxpiz64m5B/XeEWB7HlGs87D3irZKO
AMcT1gxMSidIp31d4fjbAax9jafeWylpRecCWMshoYuP1QKL8LUOr3/dDdEuFpPwErII57iqcnk/
tR7DouWY1S6LhOUXEhVoa0rWLJKM27lApTOBo1KqfYDIRqGPW6Y2EB036P//z2rusNf0qKugO5Ey
CXH7jtqGI00D6OXZDk+QkDdhUOYyjay/I8NkajfD7d2J+tTixyH03jBs06gyjNQofth5Oconuu6a
W3PZEsPKV2nWeO+5llq0FDSkYO/Mb2GBDxPjI+EZHJEdJnYMXgCzQp1ixkeSA7F0zLJ3sXpya/C/
Jkun2ini+/HfN6sLg1j5S7YlvIpqxPjTQB3TPDDoXdCeDv1kPQ14cx9y88ATm/mXtm/bF1Z2jlD1
TKT7xgV7Z1Z1H759z4rAsgWF/N504y7aSMZUnBsHz2qZfSSAZz2IMkRRfxnU+3yQv0URz0XavzOv
6rgxMrv5e1f4cyOPv+7hkX19GJ0YWT/+OzsjdGTMsKh3ISNFhayBHhJubfz5tk2rYYnx0zfUwN9E
+RR5ClN9FHeZWDq9/wjfqxKHB76kJy0RCHcXLjK4m0yUFYswpf3iAnXQaeUj1yJk8YvuNvhCbili
7V1TqHF5IaEIkW6oIJ0qpo3QDvSOHt9uzsf2UhPOolg1UGUbIbfsM6RqrJ0SBF3mxNrMYPMkjmhy
ojiKSvg8TdfrLgseeTxzqoqb7OON958mIlvxEE3U4PEvTmm9ft2GUPHMI/rT4hh0pJA31LEIDCg7
EqD+MjV4Hq/Cyv6/Cpja3su/LsUpNVHmUGoAVrpelILhyHOZI3MUNmkXM1WuM0vUr4IR57nzDMrc
AAZJM2tPoklnJCB59rvEx9IJN3sWLNg0M4KDajwp72didf6/dSjgrais73lpFh/T2gtI3JTJ2y9z
+P9zNifRWr9uWRIWmDJHjdgw1hbzy2DOkKfMcDVhnZMCP3EOGRgrX98ae55pgSz0EBJ5hK20ZTpx
XCr+MT03e7+EmUS9PYahYPtu54n3O4Oh6oRNxOymUd+7N1CFZPDgumBMi6eVGCoXw5JLKqjhlRjd
TZQXX1HFoehXQWh8ofzjkIkyMue9VePlgpjNuKvxdoJkV7ZJpuCMQ08JKeJP23U3L4mTKBoG70sV
783bNE2wgMY+5qOkMnWL/9hC1CHKaTf8nnEwDeMJrGB9j+G6j2S3Rjyta0qqa0gFHAM2G8dPf+pO
3A6kta+lU+2UXP6ITApNeJxtk48q30bKIsTwtl8nwsX7g+axAUPDMp9Tjr3fHH00LSNxfILNGYYK
1YNskqRLp3QQx0iLPikqgafEvo5PWzVgQoXqXTTgTbRLTmId5dYOlhqoGB2Ol9VZ+EDz26/YCUmp
CgnXFbPucobrWRr4WpDlAKwXJk5SQT97EuUeUrVd9gH0wWp0uGT0U1uuu3PpLxw3tdqTTm15qtBT
msdi3k5vtlHJlJ7uVw6OJkK5fis4HqVOwSPJjJVWKFGBdes0ar6gGyR8ohpDkNlP7AEkmy7MQdsY
GkYzT32AZjYukjnxIm9J/HZo7T3YBOJkBmimEQxmdnwuMUwC7HgucC+h03slO0SV9F5NzSgaV+8E
Z4SfvvdTZNEDJb/nX8/qjN79hzuvfbBOR2T81PLcRLLuY1F+vLcxoJhX7bLqAWbcm0LlUBnOa2NC
dE9iPSiHquQkcQTUuF8EzhMmwkhbueLdnmrceWC82QDcncyppyEEKoUueNlSb+NE9Y9zuhZNqU1v
G7j7W0WdgmMwYa7NA/vux8jNjYq2++DlZmar9pVVpHv5UJmupJCI76TTiWPHVnXQgkY4IcMMPfa8
elrjV3ZumwlRhoLKC397SMJfEuNHyxJ0FhQafDzpG/fXq7DNXwgR2Qh3lFa5O5vgM1uB9BGOSdGg
fIRRVs+/pIDk1TGt1SMn+SPf+Z3NL9ewX3Ndyqmugw95uSGS/H7UxD6mtkhU4248IgN/gPE7fP2/
t/xZzGXrfaJ2e+EriNPYs+WswNJ6G6ai/px09duEXkfysjfphPcYzNt8P2qjxMe7oyG2VW31bJ9k
PmLgdO5jwkG6IGQIy6Q3s9wTx2ELF+7yYN5K5nx/Qn3DqCohuQwCdPrBYgBTYx24XPEzVMQwegu1
qRlBNoPCRlFO/Xh7h54ld2kSZXWeOUPGZBqzfpR8YWWr8hKT51bNq0cASDMHMkUox8vHkGYvRm6b
yXfhfzFkT7UHEk3JM5XIIHpLI34Hg6xhKpS4cLiJJPtSLIP9hg21RIspsJtlwEqyDzpAjjgk656z
cuOFcxhVxX4Bg13VpWtXfxs1riPL+724i95fW5tXvz4ZwClreCrf7r9OJhNHgVEkYeXs3qKFWy1v
HIpd/wGpkW6wljMev0XG1HWHuMjbsG4bxaxAai9+OJjVRQLUym/AQZl4BZ3jCAxPJAPUXCNhB7pV
AAo/7w/BduRtPzlNyFxx4GRKiW6c2YRwYRuSA0L1knaFgRIraFYhxCGud1Ns4bZ1r7SkCpYBIfn1
6F/nraqcCKXPWpxMHLvPCeO8S4/Fs1ntWAVAMq+e077pIKOFOvf1ILqGvaTwZ74devn1iKRknGQM
jkrVLUggbpf9KNcq+YZ/XwKfxb8NEhCHDLX4fd89QliS+jxWpo0Cn7DQ+kx/Q3Xtf1xWt+FQwsKv
eLAqaUdGBCNcnp5stUvzSGQqjPie92R3UZkIYOMXeC3ABhX+FsAkL5aXo/QDkC7jsHAeV6emUOTX
eowtAUfnCdmWaufIgWcP6Pj5K/PJ3wzJKFz79zpJ/lwWOT/arh941m9ClJjQRa8l+BsVWHsj5bKz
AyZAxNGS7zdhabV4DbBs0HCmDIg55dh19SVmNNKxNyR2vOlGZEwmmkI62Z6w0Fg7RHnUdGQ+SKEO
JePoC75gUVzVpJ6wS7a3ahaX1YEjrML9a2penxvAuUz3b3KLgp+orUJkucvaXKeHqMh1I+pr05yG
RrAbxoO8rPoyiJ4D/OaflfzYLSnjkupL4rLcJdU1NT3Pu7wAiFTN/aN6Ut0yXi7YZe29dDzyMloa
1RaZ5CDaU1MSLSJlH/h5Z4XJpkLPZph+rCfzcfJVLfhpGeF51KlaQZzwor7CzGr2YCIQBxcACppA
AA+xBMlaP3nvzIP+pALs/VuTnfUtydz4UUCfEA/pZJWTFpu5h/YMVcTLNLryibVFrpQqVfUvi7PV
a4Z0R8gZnCYU4BQ84skT/K3VsDmh8eb85/D0yH1HQboL36uXKuLpxkxfmEl9fFGH3e3H2AYpKa1o
1F9ibWbr4y6KBnbvpnojjPEUgYZjlZJGUItfWCdhf5xAynVAJJtakatTI26Y+GNg+YqLyorR8NUR
3PlyLmG1+ygMibOhBKFEa65D2+wIFXFqlq0F5we7VXystTmczxY6fn2nI8Bifi/gJdaNhuSCzrIl
OKfYIpjTwNDrXQIuCe9VN/DqW3FqXWP/2IUOByqH6D0t/20+y2LFm8PFSWd7sIczqjyCxdgHWb7V
E+ee55R3H9KW1OVkeiXdpg1yN3rqRjWfSade1vGHUQv2OI08sDRG1ZJQDqBuKcWWmUQJLX2WxOOJ
u+TgYBGIJ2/S6YmFkZmbvalq3o3qNhrQZShRG5/tAY3VbRaAtpEuaSnNP3M4dqy6LGR14/LkbEPX
UI8Ifb6+z9xGWdm+wel0JoL8qPCZ5xQM29GTIIX9Tkd7eeHzUDrZFGN5u/hXM++y6+W/XGSO4pc4
IAnQSxpq77wUXl0iCcr8Mo6fqTxJ5b3hYh9lcEQ3+TriUY+oD2lYeQr+dm4KlZ19Q/mJDXLQhAGG
YhqpriEJpFU2PiPn5kT030MBFZGVXZ+jhU7SKAfKO6varCWIP32nfcE0ujyJHKjV//nTHBxJCHs6
nDBFI0iv3pNTbMdR5PQms0EMfqq9f11dYmdCMlwWKFhD0H6lTM2VnIB7RidiaeLR4jtVY6w9NA0t
fbjExjWMlUvljeTZbxrTjjwanl7zn2QgqvPSaOMeDWaiLl1UPJuEHpuRfJkTWP6NloCq2Xi2wSaI
eVhFbP5RSdpQqYZlfnzo3dM8h7pPhoMyDf1/TxyGfRf/L2/5lcc8OOZkEYDdF0GS6BSchShHb2Dh
ICGT5YfXDGfiYiiN36jT/r95Nfopq/4HsLXD3oLZKW1XXioeB9Pq6o7VGWChHb/LBzuPLteAr0Iy
AQGhE+lHlXxB2SLR/ShyIxT9hK1gxH4jnGJncZVap6N+bjgG8OdZm/hv3ob8ccRH+K4XZsu7TJns
wiKBNSzGDowPKEBWSdU7afyPJX77huY6JWATyeFCyb2bxq9PIc1BkNSNs08WQ+XgbuBiPVfG+j1a
2fAejRZsKml+szN7T2C4n9O3HvHTekGetyb255grNXgbPwCz280VvUbqQwXwLxXiivsO9a2tCXUK
mtv0aBQVEd7jr8Lt7OYmY6h5zo1bJjQ6rE6aIC/HlnZB/gWgvBy83HO7gBL41o6WL02yLlqHkc6F
s9UK/HAt7cTSuyuysl/2ykLchQ+NgSoh/OSllWUSl+ZMSo6gtbqcMb78CPIMllemJ6wp8j9Rs4zn
sSnZftxp/A5MJJgMEKainCm2ClOvXdbbtIZr1HWqiZPE5ySAP+1hI/AV/8vJc9AJjlKFPXy6vCAi
VkBfap45GdAf6dvyVW5A/fTxEKyzf4ve92zpfyv5YUn0G9OHiQ8L+hKJzaZ1YXaMsMJDUH8KTPc1
q0MA6FdMI6GHe/GPqV8kGIIol2Jr+khotvDK2WN0D4j6XmFlhytVSUVWkYYWZctiW8rE4AACIr6c
I14bzKF8D3Wo/BEp8qcwmy4aQ0Ah5wqK2UHC96csMFjt/R0/QhsqbvGcKWd3ozzHGRSMo8A7bVJ+
0jEnseHYekB6WPMtOZlsLaIayq4O+ze5h7LqkDK6WSSd/ctLQcFlHpxnhQ6affVnLIpBFtrAy71o
L+q3Cbh9DniIvvFmU4yDQd5pE2txBZzEJ6WTlNc6/0F4VNNaMZwcLMJCO7WeFfpC7+kdXKDZmjZ5
tMUgMBXSXbfMQF/YCm1NEYEPzkr12r7ycQVOppY+DmDW5uMJCNj0fwExhPQUjScHi1Migt2Z6GEh
nf02Mid17djYBvHgiSTHLTQ4T1buAQgaQq4jd1/HuMbUygkHTD707E8fB9xOek9VwMXEt8P0rHAg
d2UUadY1o4KRWk1Y7JTVWdC5SF2bfSRbbx/Nd8V0BPd6qdiatVeAQQXsfzj/VB1mE/tnBKQ5o0uI
N/o4ajxV4nc/BQaB3zdZOstiNr3r74c2M4mYBLTRM4YCuyJq8CN/a9Tq6ZXZ04ib3ZGVi9JD8Wex
q/vcZDqUFWKPh5cWwjHP+6jBzxm5j/0hwEuy5TpwgfP95GSo31MsEMBUuc9UAuv4QRgutHr1hx+j
/9adHVsW7VW9JkeOaC5uL3aTgZ10vq7+ziNZCVaJUR3tOu67+xxOZ4DEP23jqllvlAoB5XRmSW8J
+YDdvHEclUGT1h+pz7AsZMxNv9Ambn4MQI8OO3zE7i5J1tpFBU4ey1RgmZzHUR0d+MJJWRY39BZg
b+B9COE2jQBH/IIg56HWl5fXaNMptLCPh4NMMcuIk1Frg8RNgx1nWq1i0FT9y0CW+InIJ/zwKKd3
/0M2xHmBeyyuYDqDP8v9s2kUAv3RjuhscKWNt66b9//OSEoKAVldZ79I5uVhmHFdC4bOyuSEjnBR
BPJN/wbXYBTu6iQmq0DpGxRpnZOap5pehOXS8g8+X0JxUiJmbIM00E+2VuwYCLlaeHaTsjvxGU1g
FHI1rgT6R1X5X7dm0ugD1ZkBQI+e7IMpzNDYb+pQ127/xKy45uXIt1RMvXkCoqcOTkxPUO2v1MJ2
k3wxJIzM63lfQGEs8x3ey7CksvutjqofJ+36FKKQlgudNcy53Ga/hdYsKurXwfdjDAJcsbvKOxhl
3uehxj42kIFKQXNxXCJHvwR/adwMCjZbmjhzazv6jyBQAC9p5L5i37spkMUunk4t88bMBzwx5Coc
8zAGRCp2xeQTUsjRdtx8pAk/IY8dNLSehi/XduzAXt1BYJTJKFF826bvFVLHTl6eNHUKJ0t3TDuo
+tGaGqklY4SnGpD1P/icMXy0c94y9ZHnx2nLtE7qzCUKRBbFDC1Y2J3xLlNVirQB8fR2LsCmEXW3
4mlLXuo+Ec2QUZ7mNzErmb6Sbv+qGmz0zQmmeBuDjNDRS9wziwgSn2fp4XcFQkjZE3g4wZI1SrVZ
g8RJltJrylJrXYFqf7NiDLGnxsz0EG7MZXIPmVJYABJi9C5ti4t4K7Uaxs6kGAW/cHrs/Ej1WvWD
h4SsFDUW/2FTsT9DVTBppEW8wM4170DWGpCABVB/4hzHR+azKYuURs0tudEEzv22q5fphULgbueH
kFEsaXwt8LGa2crrfHX6EYWbPkoOByiKCwu9qSRck9HZnufqnwXh39BEs3o8dtnYbOOvUX0Tmsaf
GhJ6ZFOlthHyj74Q5qw5q/AP3ELbjCMYC49CowKaNOGE4BrR3ALACMY97iWAOaSUkF3zalRVy79G
mUgBGM1tYUzaKdZ/82sDIJrDt5sHnYH4uazJxib5oWnPDGHiCHlBHGcw2AcaYjrj3VSrgpUS8KNv
kGMsPTRyOaZtC5AJGcE8Pxw82eR/sgPHgYgHt5wFyrd36bbY6X662Ptbvk0qQ7bZN8QQUf+bK1YV
I/q8Irb6KtaHR1eCplLnjkjvA3rx/czUrkw8Xan/Rm02+hrM/ZsNIhEyBH3U8mtT9Dfbg992U+dM
7PhlGTKwA53xNNGz5d/BelfllEmr6sGkcBEmvA+IASiGs8Z1Co1hStzoYJErcDqHewsforXrCdDZ
Id2E+Uc+iwAOl3X9EAAkQ/rz7/1tCpei8hXGfXswa8JBKtmAmav6Nn2amPkiLGoHQ2JJG6PQRhWR
Gtpm39pHoaQEJ6dm0LuvxUsXfRyQhjvrQOPd8bwI3bYQt0g30OBvReTh5aoX5YrLDx7xPeJVAQCv
svqJbAVU1BXC9JfXknzzRczA6SxtnYzXYt3Te9b89K+kuMIXJRXQ4Apu7dxcotQFFzAWaJg6TAeC
an6lW+t9rD2lZRgDdBayhjFaDZrDehKl9xaVNEcPO2U3J24aH++1dgwQTJ00iz+EhCRfskXMFnz2
+PREoaLoxjO4NnLrfcz76aN04UsrbR2tLLWBpE6HGMq9mg+L2HAsShseZde4jgP+u8aPwZfW60xy
U1Vq1Dvp61898ax9DY6BYsnIcbttb5hlqBlgXd5cGcbrWfclb/OjGpBSUmyfJgslNU1Z1EPHvCUN
n77e84XbriiphLJCtHYZYqpMNiCDkTDJwbBtqvcV4KHX+Gk6mEgstOnfZ9UQflT/EhR0JHSe7tED
1LtwgbsvFzoSYWpH15f4VtZ329XuRox/6qLLkmcOG80CH/mcE5Esu1XEm3NWwFF3LGhDWCbx0y47
/wliVnBTsU21/uCXjpmP80k+lwehhxsCTfWCeB9ce39eCEbQu4I4BpXqEecSmMGmQDHZX+oEQqWT
cakOICXnIzKRU0tb9VKwBfGTBympiiQrOplsaPumjqDQIFnK/GRbVF+4NKgmq9FE7CQ5pmlaZ2LK
g03BR8bEqS+M2VBuELm/YqBaRw01N0HjeBKYlILvqUaOifqwkiqdLXlCjmcPTQUqis4Bl2g4mGlh
qJCsteQO1j97bfDroZfFV94rUnJ1jWRsxD0lPWBDDhfU1LBV3KzmwTGRO8cERrQB/n+H5SYuXJP9
+kVPXi72beygoWvaCYEVU9In7MZ4TGkrgYj0IMwQVCcHDH0TM1EB5GLa33rKik40jOeOAnq39biZ
SoJGO/zfBACn8hMYIqrf6sNSy7qot+gUsmD8lQpvblCvEADm/quA1mhDR7WYF8r8eKUr+kddX9LE
D7bQTiEsjjTE8EP80rBNw3BhQiOasmDBv8gFLaaYimRzZPH2YJiFhkkTlAJPXJYftHKFxWfTnFAx
Lbt28pVo3OudwKKK3ml7c+3f//zNj+WxqOy+EpPG3gmK2RHMeD+hUxyyFaSbl4odwOf1Q3TofON3
p2yfN2OWj3LG0fob3anZfSx9B2tt/5+KrSU4uUGO0yBcA6+CRHD3h7ktjICe5nn8BvJNFU3YevtL
dxDWtx5ES52KYqnkSNlls7Uqxt4HsavqETvhSizn9C1nyKZu4LdtjfQWUrdzSjvUeideLq3cytIs
1jlCQPlZwkFhcLbPcUaRfmCi0CQN2DAPZNGXH8lknyBG1WP5nvFAZ1ls92S61HQS9NlaEpSBsRav
Z1BKsUpAJBD2KznWT/KFlOJOitZtrbNlIYr21H9Rhut2U0gdOuGZaYRuxtlxH4kQx6c/+kYa8ppM
TnfbLq7fAhHwRsIrGh4RrWeRKnEFHIGODdlAJYXYCslB2FMkM14vj1wxPhTv1S8uIEToR6DX4Ypu
UNwQnitgTYs9DblC+d/2o1aolyUKRqN390RXK60IPl58yvRvqFfp1gLL8VT+hRnuPODMolF9v00+
VidFmZD1sa/y7/mqWlo7ITG4ZhlKjQE/s2IPGjnnQmIBgIklXvTNJnWx5IXs1w50LiDNql3AYnDt
cLFu/TheDtk1zOoetPnvs64xHI0hcBj30hvJqXwKwgN2UGC9Dx4Nj3N3F7i9Ip/VvPV+NDFoVv0S
V7cXkKZS7eDqAuV8P9WKrh1o9olAHaEAk7D1kbKuwubZDizuPMXhfLJP5CvFI0v6Q65Su7diK8VC
XzEP4YlIc/ylzpbsxEpGLrp3wNpYOB9DxujH39sWxiCYL+TN0yK8MPdgcZN4Xf8KsDwLdZI5YSDF
sa54MQehQE0zgPQDCwpj3L7oZa0Bo0rVN0+eSJ/Un075wpJTTmP8NebvNo/QQC69VemdSsNTcnZ5
essB4DnQWtyhXva5meh4r5HRBypGQYEjcu6aLlTJe/0Hr2MDtyiHeBVWH3R+ugkUmD05FoeFV6ob
SqUghB84RHtuHHi+Q4SbpWkIXSwS5kOyhYp5wwCAg87kfuKPyvx8+iGagSAx5VbCorVqIlL5t3sl
xwZbTMx0ji5Qa5AhZgDZ732HyUdSFOUn75qqaZ0OfcORGaFZXs3bYSbdDaRqJQXxmFG/buadDEqq
a9m8dO6yfwKwO6KiA5zPgAnWDXnadHOF4idtltJYpoJ6d1XaPlmiMMlRqok5t8mF53PsGyB9ZbJF
0yWgc+Bm0x4OeubyFlDsy3+WJ1wvc4YeLwla5a0uHGjRiOx1vpIoFps0kXmR+O1O5Hr2ESeJ5rH3
9EfsTPi8svTX6BGPOFHWmaWWk02af/Tm5MDPh7Bxx0eJ1SEWVlckOcvd3lSmKvkbP7XM4vxwOeB+
3rsGtWp5jposb+o3i9KJ6qSbBNrIToLB9wZmliBs6vNtiPJFDGOw9Dxg05MBjmtMm5UVMJwwW0jl
WapJjjGU54JvXE93iKZ2gIC2387UwCfRIG51iGXxM7mc2FMOCWWSVk4gYba458SYSlQsEtEM074L
0KQvv2Qo4aE96poA4mf1lBEuSvOX+JTa9OUt7ZTUybKSb5ddw6KZZ0q7alokKPMV5sS74zNpEu2B
NMt9ACEVuW/UbQMWFmh2cS6hvHgsBcC8pmBMEBGoy4ClpXEHWMDGeCMEPvPPxiXySltGDk46Qjme
/Cibbr0SPf3mbNY9kbpYewrj0c845gJTyZwmmR13mlZh9WWuj41itK2fCtpw2bNEpNod6NjJ7mtB
FAqYYpcDwlvrBwzS47o+G/f4XXdfeogZvEpwd7v+Cu3j2OPUvwtFbr+U8UDYtu2/vZ0K/sH8VU/q
xB02n0ZXG1IlLKqkm//OgVfBM7h80IZSa3U5wNH4Ibzl5x5dqyRVBvInLAIcc7F9DoOzvXp8HLqx
lr7FVVmnlK21MyGlIqVrOOQhrMR1Mlgfqi0XK+1Qbysyt2D48tLnly25jZWCztlUTYlLCBXSfQ03
Rqn2xVzk8pSzcvQHXAKWZsOs7XIU9dA31/TDqzQHOTGwA4rYNBcMSrgcaeTn1VALFPHNknyrH3tY
4vhzRZBpENwwhnM/VGq+2s/cGKIzLc+5rrM7R+NZT/mUnXrI155lP2TYcX2BoAExeHMY71cPkSpB
xy7qi/QQ6oDeyMQIn51pqzJU6+1GymbTB9Cvdv37ix/uiyOEQH5C3CeLQ+AM4nbS/iKJXM/8VzOZ
1Ov/F/u44XuQlVyEf8FztOaNUYY9Aosuv/hpQg/UJUGSsVsky902fLYMnxrXOZCUGS8LpFw0IQjW
ySZ4d9zntmo+NJnPuU23YhPuyz6Fot6NAQTLLDMQCQk1REFZsASvjg/hX5UgQekHNvlZTt4uvbjh
Cf8TJCKvrhIS2g1M4mSndXZiUn3rr/Qe/ZUU+Tzr/st0C5ZPnHfjKkFyDD6jDEJ7ua00yM9XOlT6
PovFcXb+q0I5JRzkx9mTFc8E5cn1sWvOtpCuNm3/sCfKxvUTHMseqgQJknV5Yf9FR3peg0ZJlnuj
52V5t6yDH+uIlUncu/3EwGYXPshOAoagTWolUAkOHQV468Syr1IFdvfbuTVFYyFoMYMthM9UVJC8
rmuuUq9oWRR4nGnbBfZYwKCnWjTm7WgyzkQIFk6SV1Upr+J6x2jJ+45clwRwhDfr03yWsj8sm9+h
k7LhUDTa9g2BwYc8Xm9Z0nKjvSZ3ObFRNJ7CRoaLQpyLgTIWQ7E2fk8XdPveyCDs3ra2MphLOk8L
rOoZKtfm3TIu38JrcAVooBYSmrgsuf+FXtKmexTS/mb6e/M7/26iFgQgrGsikdhYvtrVYnMqMYiU
lH/vS+Jtzl+XtK/Z3wVOeWMZXxw3jTm58N7qlBHastiKXAtrDTxlT7arcy7MQU1zv83aX359qInL
vLOew9+V6hwylFXdbIgPbq6wgx3rZ/1BMZjnQ04NqkNer46NOxiONpx+HKMdNCRDGchpdDJYkwVI
MkV2+LAxVf1QWS6WxaWrP3AufU1cTCNBFR3enqSNYqkCuWKu2dekmBDygLHScYOCT9Jdh2IVLlZB
wsHwNGdMTUONRfl6bPhwHROU+S8hvR38BPcb6EJLFVzjet7VUaY5BtxbTsPtFicHgz6wVTnbu6S3
0ouEr8DPEUAqomy4yfZ2V7AiR5FlL4T36sHoeywjuo00TUEiSyhwjkSqoAiHIMIDVGutodW99qM2
vmqt0jqZ+n4vJBCuYrEIgzlV0B4Z7BVef5sX56lu4Jd9td/1Y+04KaMPTCxCZcuMdXez9Wfeeses
+nYdgmIGGPzZQbYx+FEoIDgdLi1ch3LiMNUt6TVUydkWuFK6xTiUrpp2S+y/B3bm4cgF5gJ/w8Cm
/qD5u/T1rmpP6CFMnWtgdd959cRTrzKgLv1OFEok/dJaFY/S9wJi3nCL7jAw+RAJEWDcFy8b3HOe
RGw22iOyMQWM50EGnTccGMlQe2YyGVo5YdfC22H/fmQUJRdNrmrABx5aotKe6iZyZwkO8Doci/oJ
S2az+jW/qInR3KAeXP2Nx4YmqlQ9Wh70Ancl6z3NJ3LYZUXEx6JeumNrwhJruSX58boW7lIwSCS4
vxAWvpHrLd00+m3xpQiENckUqc2fUxeK3G4NKHFRAq27oqc7EUeJxFgDEdSq3pKaA81wLgpxUpJ3
YqB6+/WZQVUyteG5qNVcOWxGRd8jr1gr6baGQkk8UdgB9lxU8wsltPvlPPpqOhYl6Qb9DVwhSeOe
doy0OGj/UTWIQryeWypifWGcZNiqIC7HCs6e3CZMrCGhnJOo0V9aGlUakawJHhe1n7oTW2n97weS
9oVDjgQ1qqDQfHn0CxJQF9uZYLW7udKiaYeQxTRPSsMpqEI0j04izWciroP6H5+RdcrBZN8/AMsB
NRDP2KL2DHp0PeqSFN4yq0yeK8lMpm8ky0iky7X3LMnN3BVvBh3/cqAPhsbRNN9f/K7SsslWwtxd
yCZ9OwAaNaDQQ/ZxtAiBfZ0BHsIzUe8Lh8Nrkm5NmRbTqUPgChzwcta880+nYH3wV4DYTM5hKlNE
B6xQlJlbE+YtbfhE+UbU5qFp559CAJf+1lUNOycz7wS+kmxqJGgZtZO5mbjZY0DmiwDmPgoIEvVi
gjiajqyCEWJLI97QFhLq5EXennx8E/lUtoNPy1Zmw8o/YmlUsntIrXcr+96s4w9qx6IzOqAXyis1
3lEFwgjG0Ut7UvAicZ2YEpxCKrbR9KOy7vFNAGjHRi5zsQNxdY7gucE3DuxgpWV+BJgTL5VMqSXc
piFtn7eA2RHI+QJjwFSaV8Bsqfo4n8fq4CRDU127y0ZPINzIAKvA+n6tmr72IHsAZVw6r3/I8M8O
00JX2jV0sv07Um1ZjowGaCVHH4joq1ziiAakahpGljOOljjtdkMi+HEXjLWMFzLAPqAqi4cbnwhP
qviWco8xhsiZqFQK9//d3nqG0AnLn5b+RkLNMwqXtPHOs7xIj7X7NZQ7y3S+M4VvVZwlaLetIufe
9nPzT0t5c9idHQQR6iJr7SD9BcP9u3mslXDjWHmYnVLnKwmXEN/bx2VaYzJJoC/mlKB5mOkzPIWa
OQQ293nu8k0zn7gOnUjR1xP0wRfwLaPjX5ruAcQLt/45Nwi9gcdNkGiZv87lZTN2QSpaDdHOPpQf
xjImfcQ54NS10iDv4aUVV2k/rMA6IqxUz1AzkQXG4kXFY/jtpx256ZlR5uBFUuN4pL3cA6qhTJwn
/KA1HAS5uRggG3dMRWJoC2x1tIkmz+g3pzriSkQCYVwDSZwrejGecV4EXKN3tGHZqnYRkg/otNGp
gW4CWdEB/bxqCPoCbRaHFVSCyE4P+gLkF3yeLRQjhfuB3CYRSWqSIxksu139whiVizBA6sUVV+og
vyk/H474043rV7sLQVpIPu85pYMPZ6xs0CYejOi8FP/1Bu90yENhVnPjuduhSe7o0urbsrkQJcSA
jGuj5YqAdOqqQV9DjviuxnnLSuiuRExJ7PxukupggD2Ic5sCAqibmXuNGaJER2t9V5KTyGfCqiiJ
fv/ldvHSd4PUmyylJr351p51x7pGZ/mww3nRaDHgE62yce96wzmijkR6ipQaAgzaQv7ywHn1LFzv
NuPJFUZSHoADpjJ/Fsj2KMMTSR8CbfXwsvU7RHQkdYzzug50C4x8ZnDJCgx/TQ0Ss8FRMeoVuwQG
mmf+vKnn2vt+c7f7pcsSMwo1RAsr6Hw8qGq0UIFluDvrzRiVDvEgGAuVzgjmLCBCj9iR2u9NsSJO
zGjeevv6aPbMNzvi7dB11v9upUCVH9i2XZenNlV5vljeRJ16ARHfeg1CV4peaeP/K59gTyrazA/R
rO/VxJQERb4lQsKuP0HPl1PqSmooyRfBvaApIfOL2w4h3euW17dY4FVWJ6KIDvLDRny3elptzsZO
KeaFUVpEP1diLlTCcrc8Tkw/9lETs11LhXsdlU6FHv+c/A/cR/d2cT8+Z0pOfuOlBYKYhFZqwkVm
8tKfTyJZqkg7qpe+hEuAKi87DWTc4Yf1T5zF3z5jRXo+q4hu2BCI6grzmw7ru56pEa4UuG1haf0a
zv04Yds+FNAIBwimnAIo3ZXIwAa2ghfLbf7sSwupDjPd1bFAfuAPnESJpF2WwMpUqDalRj6zkA2Z
DuujBEsDD7pel0LkDoXhucdfbE21IJM1gOuArC8NdazhuNT4uY/OeCZnE8oPIffCTtf7BHjBXBMb
Lbpt0bOKtWOPuyC89u3GbRcJ9hbQFIXlvEp8mGpzXUn+gcmL4FTiCFXvNX5OsDgq07SNSHY/9nbH
FZM/7uPOqFhMFRXd/DfBoJlUnVdiNI7BJqIY3rGo4C3SwQdlG9BFx8wy2KRgrOW/Kc9nLC6gHmsI
Uko5djTMxjAyhn3WmCrRfcPGTTpCQL1ODE20Jd6QAS6+cbv94vAFhbBvINgOLjllASI1KWrV7RDX
WTkHcRdpZr7eottga0ajF3RhWdT4rH5W6naFsafh31EqVzevwf7Ju/Wc/ptOR6ykJNlSbiGk2hPx
hgI7uBThixadxz8SN7cSyUrAbI5X3iGpvPElNcrrFh7JUD33bEgkWY902P4kXKo+x/i7XLmRhWZf
JinX/2O0uJ14uINyOOfWhecjjs28wrrqdfCVwTcALqG9GEU/3LdD4B3Y3PuEJ1/+jS0fC3eG3Gx+
fhiLDEQcycBjPaRlyre3jF/QmGFvsxReS+pNc9pZ4/ZeniB9QLuoocWt9eAPwjhXM6mL/laJV7+/
SWbaCGxJgD9DJWT2alcRc1RugUHiR7vWeQ1fP9zTB5SF8fnr8TU2iqh8vCjW6g8MnaCdbyr821Sb
28Mtw1PN/d6M/6F6wnBQKgWTaB5VKRQgREUCwCqtR7uU/qQproYV/nhhemxizKjnKi0ofOukiyL9
Hb8CwZYAi21MSi9A1Mc3xDwCBOC+zAjK1Fn9l5aiGljYudzBoBW754rl4pEQXk9jrJi8LiSNtjcM
1X+8J8lZcOi1Mbx1Vs1n4ecoh6rp+K3FMvCc7F7zt4D1Fh/hM1cTqrz9ItBkguPG3B/ATMNWdSUw
xNZaPgOovnWUxXlN8lbrqWhj1vSonPZPFmESgiNKH+emT65vgXZpRo+TtRFcjKpZpqgTFiMfC9c/
3+R0hXby/YLE+wgA4/r9FhbD1gPcdosUXqH+ywHYRVeb/q3MWK5uKOnFtt26YYdo5vnTzQobN/8D
9P6EiVmlg3hMqYf2zA80cyVXu9Uo7vGFGc710EG0MzdUxSU00I8/+cmGuJnUOy9fz9oUubuY99hv
Ns/gWDE4L4kFnGsBGOHd7j8ZGPBnnn10QBgPkLmPTP3hDr3Bzf5VsZTspfopo1GoSvNgN1lMS1nx
dP1pT2RhykRD1ScDENv+G7kXRRRFGnIcK65lxvsJdQU9Sj81aXJkUc5QRHnxRvUA2U9ukKI/DvOg
3a3YmyKrIJDAzqTYA6adFl616lCQA1pY8Yiu8JWc9O2COz2VQeHtD6L2ENvbRpdusFN8ERmAPnw9
fubiyTmgIpLzxi0P9FKcOF5BHkLKlstzhsEMvQlZ7BQKmymNcRNqf6MLJNWqLUIuOzbxk97p9sGB
4ztjFnaJj7KkGKHL5xcG6VnAITo9vT45gGApWYxif1KpGt4qxNDK/drYg8PdC8+/9o0M8FHNU8bK
OqYNvaPID9fUxmZdEtKTo8rXQZqZhBfE3O1YLBX7KHzLOfZp2V5fRPui91tj1gbIq+mTaMwnKex5
Ui2lr5VDSzbd37pn+epW9LMYXuLC3aqCO3ONK1zhGGwQAhUkejLeLLma4JOEUB59Ptcjjyac2nCH
kAVPgoyt/K3PiRi9upTQYcodWVpWmw3rDbh9/mpHMXKQIEQbt2JA/Df0QAigEL6J1ObV9GY7garT
K7Zcfd83VzBHdqb+5YOSR29oI5PpbDykJzNWRS+OsN6snWTl+AYuR17x3fOB6j+x3tZD/RxXuB6u
BdiiYVpAtZXxTqek+FzsCyolE2wd5bJqq/6/NSa3xDZSkMo20q3AfMlD2dZef3E57zTPhscAm52h
Y9ZxJcbtLmlHzCN04kRfL+xqSRE52ifCsvlpkYUlcdB+lvaIgzQhMLr6Ep5YU6GuYpaJSsDZffmg
8euw8z/3EuJ619zRrP8uN9d8q89FHEqKGiPCNDFv01mw0lxvVonakUsY1ecZ/pfChKMmr4tUP+zu
o0P32YJljhElIo/r0YicbkPflUXRTTu8gfDitrn47ZX+YvIPajMPpjgb/qUF1vuHCFJuK/h05myk
Gaz8ptIyyOwEc4kMuj5hjw8tFDEZ03ncV7yMgpc0vt97vLSTA8CYInJemgGLhLNRw6scUnUxat7S
2wqAq5D+TgF9fkq2h+u6xWOjK0bv9D32tUGTq0GYvyDGlk86l1jNm39BEB+HOiNGVMsWTbQ5Fepp
uoVO+Qilyz53YVBA+6J5DW8b9iO26US1ut2Z16+w1hDO4U6LFy0HvK4NvCQvmc/Bq2U0wlpfnNUq
DK6f8YgTzlT5/HH9cjZrt63K6jLerm9KfGuM0WbQ1ZWd7amYKd3u+psxGl0ZSbBPGdxJ+vB4aUEg
Cj9GOsh+LdzUAfwZvTB5r3kZU+o2JoI5puBp23QMhINB1S9nNNUxEHm1Tslp1eJyIh6kBHjeJJ/2
hpGI7Kp7iFvPTU/N3ViGL12VhfnohNFKhP5m40cY+mIn2ybcEiGKP/dTi1MNQCy9U2gMmrd/6rZo
43c7Wv8jcOmVCMDYQEFt8aBwDZF3Af6KeRi5B3Oim9FA1qcy8Eq/BiVYHoyzrju9QihNl7Ogr0qC
ncl/Vxt2OYTV8UUlWsCRZvkcqwCy0wvrUMqmlz9S1L+gtGKZSDYOoe/WpNMSGZ69WRKznQNeDWar
8Jjt/20wOpa/8UGBYz8Wg734Hponee33HI6PzKt271K/ytXYhAvVBKE2TL3mBWe5PlNCYBJB3cBw
shaZF/D6wU6FeI4fawRXcIeuRDZT/zzfmkaeK87upG++i7Zu30kFWQvYz70jYOqjSsBXSGI6QsWG
kV6wyAOaXUKycWEzvnOF1ZE8LWXIuRrxKXwR7c97McFQHbSUxxfLOfQswUfVcNGSjzhIoYizSNFI
5Hxl9IZ5V1qOQ2iEPF/KTijzly5kuWY3MXLv20Qk91wSDYxzKH2B9iB3Lj8MfL8ikuSJPJh4Y9FH
/EX8qsW1iBTN7/EDaqFWt8OGG04J8QHpvMpbBp21TqmEXqSR2/BNPvdgkgCoKx4NAmK9Y0miM1pe
oQHFNYkgf9uORUUQExKkXi+3eoB+2YVu4wZC0X/hyAuUAXccmowMt/T7nT1RVZyXrEn5M/bCoU6g
INK6TdxpMJSMn1Qq1yL9i4/2Gxb3RUCZipd7qCD9UsqNd7WWKWbNxrI8XTGqFk47n0xmk8Sr/BW8
b+X+AgxavPZlbF7nUdWT7Asf8pWvDuqr5v+xNjkLCKCa03fSRnI17OWS9H4etexqBPNr59Vpmqgf
L360jACHIEuO0dcJic/i/3IgD+ryCY44qR1bZhrGoS1I1ETfqT+NqYiGJLzymAVjGBB5ubInzND4
dNKub0kSMnutt7mq7liMeecF/o9weinvQwsUcnndKhVH9fIT0R21H4rkmcwgTM17+R2DpIC2MVSN
m93KchxH+aoHc08Dma+xv8cOA4kXTU7DsXsWNjEJ+165lWL5HOXIg3CoY4Npv9XY+wUMOu9QMyVk
IFAaHFTRXdhJmIWKM2ieHrdC9gplpeeZjCuuRc8iqv6+dFSts8MvCbGcGYFjudKjfmuH5+07Wbrz
3DhE2NNr+fmgWWRmGPLbEIRq1gmiL2CbqbUTbJdr9vO5JiO74W93e0dO3O5ZS/aVUeKjGSd0Lzcw
xWmBRy0kHNa7rH7G9t7tYGgZ7nhls5tOwer2jfQklAmnfjqg1mGoc7LfX5M607DNvoceDkWPmtDn
dcvsCM8ILlEISsdhUAmhilGXcTQwJQ4xFFbliMBFJZeyuZS7LOM2pM800pF/qfRTmyGJqKuuy6ZP
sjsvSMEGt2t76jNG+DE98t3j0tc5Sc0yMYG9guc06NDql3KDLg6d5mLtYeJVXqXn0YbvyWFOriLg
Fd7RmBVPrRD5pbidqH4kpoAi6wQDdA2IvxmvN7+7KdDiocpuA9k0jgy0P+Agnh3sGljqVTHWbJyP
2g8/vY1b7InIGdXMbNDN62dwJ3TM3Tl8G1QSQrQLlcNrXnLpsFjKtbt+lsEU6CRRi7Q61sx5l9ZB
7DRKkPsTHf68TfjRtaCXHZAq0Cpr/rDKgoHRmXcN5qiFRFvJqIqBUv0Om7wZPd5dH9aUnb/75SVh
lLbQnLzlO8txiMQGCQueErDzlxdOe4pWgQKp+pS0rpraZV+EgirywF1PVhS57E79EyySRt7UlRBZ
pXx3rr0tWny0F0H8rG2npiSAkf5+c/cqYPdiC0m1RpISRvOMNkn11or1gc2tJpdJBzl9mdtcAg0s
vUOR6jHQzIMPXxgNwRQLGn1X5iLhNxifX+v+KJYoGDRfjHo+O5Hkr4uyqxnm1OBLG2xj1foRoKLd
6TdfnTKBqxtNUAphSrZxPNecLeslzEnrwf8pfykyUMZaMxjqOKkDNKySf4zYRvUdREhavUhVXCCk
gQjiSdFQeCzWwBHSbnodpHdufvrvb1TJ/NVktq2SRBZgaf7VQTWnT/bALVhPFcLeJ5zAZjavFkQ6
xJYvirWcwTs5WeN6xffgCkK/LlyMi4LtTNSZO9zIYr/WDqTcJZ+4x/7F2kg3s6nE2BhI4ZedKSxf
cpCL1t9msUTEycexbz1HO9yGPXpYcesn1kF7Spv8/e1VNmp8e6YOt5ivshIf0XSTfZP3IxRhzjDf
Jnr211neQ3Pdp0k6tkNelRJEAOmPNO260beLW2Eiu4s/ucouNcPFWQPY5pPwYugNuOz9mU4gvc5d
F0CtF2I0WyHj0gcWTYWVjJL18BKPtxLnWgZShycRWkvavMBFJcHp3crszWtjuuIudKbsZu4DyX6H
5Z2i9DhwMdaRD1DNJHkuDgExbx53wpxlDgM9j1TVI49T2TDL/sw2d0526zLxB+MR05uoonkMwWdG
n9XaZVryKt8Hg/Kgx8t1x2xcYhXiib7wD4QQy36Yu7S/u9Rbi6W01awCvvJPWb3yOBzdH1DDi36d
9IDmchg6yApC6VDc0OdfSQ3FnjQrQrtXT0eq63hfMSt4CtD6CVA1COyQ79vcD3PjoKm1mWoT3mqq
xDwj1HV9xfbBnfb78A87eHwzkdtoRD6LMMcJ5d7LmSFs6IAEGMe+F95rP3o6V7FBkjyyQbUfaMds
WSkFXMxj6D2WdAxwE+bOOH5OA81gDZKfkIm8/UZtChqKjLg5/sjnAA+JW3KXIXYDj/PCpTqv/OML
h74MaxHylIOXZfzfWm0jJ3VeFoByC3CNIBDp8opaw8g1BBPxD32B3/q2Cx3dLy/fTx8FvqnrGokz
N1k4LQsnc93/D9RtxiQB3pYHvq/Gg8XWgOnYFCKh/wAhQonyGZX9ZAxM1cQRZXfh7Z4WqJqsQZ6D
l8i75tS6S0UpISxLUuDkx/0aktbW1jLGInmeC2clHPp22ddP6Ibl8XIqKzMm8TbC1738FJ9k2anC
32b5Tg60gpXF1GLirojSFIz0NCTDWFKbRoFQy5lopIxaA+redJ+I0mk+wZBxn6AOUEjd09TLQjsr
Yj4mVqtTKEvVnxjWoPwB9lnHmVb20nHUU/7YT7J8e/nIYWWZBQ/8mYgbfUDbT/1NPKc+n18xjak6
5rGjPI1MtkRpDAToVUFFtxGebCPH9SAJt3zOwPDAEusupjBYofx3FYoXw4Wd34cxpkuQgguQrY6n
neHvwgazAWol5QrKw2SG3mvs+8NcXLubpf53nJOyow+C3LLxh7aJgq0Rj8AjYjdvY/aQtviXcrKV
niITjH5uzl0WUGeAuhJR48B+fGQ46tZZi1IP8Dwksqp+h7ASL8yA1oIC/pDh7+jtgZRMNopC8fnB
zI3c0Rf+N39pOMwdFQmA/tpDmyi3vz5SccoalHkG38rfZYWoSJeFrKSXsB9+Vr4u1XMydqsPzxxf
C790KkUH3LpMIhvEJoEJdB+prOCrvs9VYRwFI6cJRCMncX7FAQOkgYJ2yz8DbWQGbsY3g77Bp4Rg
bqTqVb9Hr/kOuPi78L5zR1JTXIqztWeXfsvPgiQvLi80KVJuUuz1K+AbcYhcr0pTZi3dRkYYybid
iSTUch39ELrfiWpyYlriaMtwpHOy/C0B9GM1y1e1hoRygVxGgi7Xuwno10NzlCRIjLrYscxWdjp9
JxDmh8pu5bJfsYzfTG026PXY2YQJxdfBPxgnYzQXm6cfDzC7qctS2EYf3ItLj9ugT96+3oE1HB6D
oxB/wGLA0HnxcQbAGi2AjYdC9ouIJZwBCeBHSx1GNF/MTRxrTWyCeA/JgudCue8QQ/bW2LI04kO9
0bdUxxt5MixgtSeyvDCZt/RHpihE7FPMb0qM9krWDFlHGIxNQ/qbaXIc0dDHkNanuOCwXnvAwqBW
fRPe2A6+D2NKgLBZ+0CQ+za1umsdOCNyZDcmzQdkYe6q91UsLM7gforGbGyP0+neOQRQ9Q5FvToS
tRbsPOLou+eLWGk6C4EsPQyHRdGLHVhnT1xHhMaHW+ZukL50J3k4Cwpt7aAr91WgJl1QaqqUVGG6
NM6n2S5KoXthrs8rKU5j+T3+4Oopatmb+qqn5a+UvC3HVQWgjngE40ICpL4c4al1fwmS7gxNuViO
vWxPy8KWFHl9UoPOWzpmMklKQNut0DA0m/MWajCFhuDzZlRj/7188Ckl5pg7F2uSo2ND8rhCVtt/
u5t31fmAaSOWBRLxAZ5V7PNneafYjFXJfoYmjGc+hFNg3SzQ+V5hyCeYMVWS+5D9ZqKarDxtHncj
/q1zSrAxuSBaPETpzmJEWhlArDcjZY0C0TmLKa9kQTBs2XqmUl0NCJatoBrkKX2j/yEMhonItaLR
0gir9F1D5aWcPQgT5CMHXUCjRXXCi9p9BJZ1bMww4+YI/ynZ6oXUYHU/9gOBjoUe1LZfJB/SSTxT
wwMUCXPPJ7VsTJIntFm7RVZJNOj5PgFUyfQJQuDsEsw9t0KBXa88/Z/a9a+E1MiTvtA8d9AggusH
cj1GMVWpAqekpW7BRg1L0QFB/G9+MZGsW2ozJ32VrddH9c72ho85LWEhiWn1AMs7AHOuwP7IvYd4
VgmpUAeCl35FvTVxQ4ahBlduF8AAYgPjRvfic3glc7T4fZmG/ac2wg0L652sxgJ9T10gXPieTled
t5TAw7Qqv+Pzj3YjnkXXO2nfcTCKPJkPXV+SBROd9D42OicTrD/yHFBqZdSdBUahYNCTkakBeigH
jpcXWOCusPxWa43+IxlzMyv6iS9LbdtClbs6c9B8A6K49CXL8kdKPMyzKtDemqm1RslWc3gFzp54
e97pslj3/JdcYN6ANh4P71taaQN1qH4Lx/RMG76pTIgeYXZenwT9uy66ZK0ua5Vz6YeHTypC5+Gn
RI3/tAvGwe++7lNOUFTSuMuxLXvPTCXNufTulaRomHKemEUVUnSqBXLZ7Qgs8bGfBkurkuPZdc4g
hZgcW8bJpLHWdZWVR/jFJHXg4D/9wDm+UyHrOHV9uDgo8WLUcgNh7P1vtUplPWIzfa2ugVqPkV7k
awH5xs/xL06SDyRrmcXzBiVc3sLg+nwcInAHsGbZBZNYjexImNYdMiCkgxx1IzwZbNWG9YHITAxI
VrgrbjtUrCHUrmKB82qsOTUzOyfZWlfez9GoI8/umLOi1AcUpw72iLoB8oefctfWXlgh03Jd46ky
UumvTOx32/LFB1/lmxjI7HTORcffWjuinXJ2xHI91dedbPVu107MgxjJBQMqZn/ZfJ3BuPQmo6a6
kGPmwnNgPTsH3tr0StzZXxeioH6B1kRKm5+MPMBGmTKu34gBbroxVwqjZ6Npm7Avr3MeGyQfSM4i
ke4QmVLSyc7jBv7GBTwFcE88Yxcr2N9ScmFlilvpTK6Gk3sd+CXi0/N0oSW2rfmaXWJSyjOBa7UF
JUQ64IYXKvPfarM/PaCcL9+XAwDnhjXqMITHhgNe6zdoyu+pr/j01sNbR1To5ovQrtS0an4axJc1
Smm9ylQGekrYLzRViKl0C5MLQmjXhC7yDxIfKff7QVYwSETXdQ0jeY71Am6PpubyOZ7xv+5vrOkf
gdU7LFdXtARq1zoOTmVU7DONp1zFvZRAbuswEgTAy8DwG42TKYjCwBeJtGtU1dtGcAtAuCChVt4p
HPG5AKy0S2oAUYfodnquFwRcO0kQklLxgyRspBCZIEwljPNSc3iHXuJNwQpkspw9sOijY9ycjyYy
6LRDAvLIu0ooyIev8z5p7R4i6Jie6D6VNTBylnqUiV9acch83RV7EOTHw04nR5aLua7JDRSwnvGi
qJnzLur1qosjuALxAsuUmsU6T46VCLLAO8apD5pcz4FMa/QYZ/DK/nfpMmykD5N0LuZ76lgPwVQW
4jaDW0fN+BP3qpecaf123hS+/Y/RMqcfHUhtYKbSR0qrhMrFxKsMOy+MT6H4ESjd190A3pX9RTRj
XycArpcZGyLPII4ALyj/I4mXAmgZo7n+I/mFiP4fqgo0lsa5tptSs4muzJp9XO9wSXsk2HB8B86x
/p0AuAjqFdw1i2m0qtIKD+ICbpf3mrypclWvE6ONBbOpQQjFn8snglQojVCgOktrXX26u4X54Hfj
YLv81pUmognVil93nJ57UMKMFBnxgvnwyq9dzOCZAMrX0vRXGtswW8pzuKlHjpYKrnRcEqxY3DPP
z6AWvVryfvV2WjPb0g/HI0KENII8eAzmAenelQUJQynP+tXaLn1lRimENdt9hiEFTigYY1Vj71Yf
meO3ErK3IVgD88CCrpuuOzrKXYGrGC17VLncEi0O0MHVh2zdrnZynj1Wu+slqTFjtpxCPfnZjN9f
dAsUp2ELOzQ//p9bpDkoR3+OJ63qi6lm2SvN7UI0BVU11N2dLNqzLInLvFx7NKcysGOAji1ADBIE
QUWYD4P+0djrupDcVfm7unx3wut1v+oh6GS1Kio2HOXq3+qT7IFwIMvWqXnYgOwsNhEIevt3TUfs
BAIgVwUq9l/T/OH/EE+TwcwOkRKaH5jD4988dnLdxk8wpUSOt8MZhK6rTcWPIJOFVpnKWBYayH0u
HIRy36dOeUayqRP/t5CZfz6g632gENKI2E7SCirA8ESAuJ0tHo76au0pvweNOeIwjTDoFk1eHXzj
VN3FNE1oCM/PpweX6R7BxGoEU4grfWkRznEcRUclSRsmTBsCQbemxEhdkC6Wbrtp9+j1w4S/5o6t
H2OlNsrxBsUOxf4vvW2viDxRl99FXBVxMasMgRK01ZE6s1sXGbHBv4mLFzZKZr2tZPu4XGSz1D2Z
JBVZhulTALQZ56xJ2nYUSyV7p8F0Vm2U1+cQoCH2KjMRsgW/+mNyA3xWmdOFCzELbjflpmMB2KaI
blKNWv8LER0Gt2TL7KVW1G/Y+Cv0SPJ9IgXJgzGsIVwEejfaA9qD3S8lqEVmGLSS2/JNF5PsWhMl
oSD+uNBJV9PecGXwp+E2VqU2LskD2WKz6uqdjCkKOG0KpXEEGmKINHpeUub48OaSEmuxN5yq0u29
JTdleyb5imr0Ljz1jcUA163eOg8t3o+A15abvFl62cRz2LahGWnvyFLWPS6LaT4UWre4dvGB0LXG
eu3GwirefHJqJNG5wedg+rNaiGcsmk3kBzdjvbxg41Jjv/Z7E6VyA2pE838AstaxvQzy998nrrov
aT/Cq/mu3V99++bDinY/Qc3Ly7iRaL/HzbCkfJtUuZPoULkf1DswTZDhN2if/uO4xDi5wX+rZL71
FslrEqxLLvMxBWYRxrKkSm8Q5v58lWzJZassudgBa84sNblwClAuTV+KnKSgNzkE0WWCo00M1XQV
PTHN+qEjgKH/rD+OfNK+z8F7VBPxcKhUqz6NZQil/eTH2LukkMkjvjvgbJsAfntLBtfJof9WguR2
ZXlvRjmGux4XafQNiB5MKV8695hCXBZ6jjstePT2GSHBZpkhaiELOVl8NPHdWtExtlaDfBNUgaDX
5Qy57Oo08r7Fn223sIovYt8+u07tqquWXQQ07gE/EjAHkELxaQUVY1xuuzj1NLkM8xFOnK3BqViv
EW6BVrZQ/1x5xVwh0tOMWoYgyLyOcLOaVkt6d5LpmmQ/Zi04qNcnKyX0INIjkUIachO9UuBu70bh
LcIz8Nc9X2QSPuDhmUxpQa/4suFDbsbrbSc8fy/8myh8+F7bzUuoN7iA8pHRGPXX3X3JNiV0ird0
+8N9FwgfBRH8Fj3wlfQQygFcHWLCr93yK3XgR7jRP88LeKGoPmy/C4+qVxDrQ2aRbBz1Q72R23cn
EhracpVMKlZ9DvcGi76nax+yjEc8hcFxFEjwHUjtYiDRPjGmjvCshtgQfM1xyu1qBtBW3bEiOT8G
gBQRrkvLJVJI6mO65+CitnPoou1xmfxXmIiEJw1rzxgRlMaTRUz9we1mp6qD05yNBgTxH34DHI3y
cVmJFX/yeifEoOz/gl3sp8YUUTjz1nn+ejuLsuDWhwI9v9XSnnvmzA9ChIDNo/bWncNMcZTemktE
E8jxHqib5sTADWkREaaBK686DTq0GU4PHMpYG/pVX3brrNmODqns5AtVUTWKsHBWBMQQ7azCXsZ6
qgLsWxQuRusKcK2NSvWzaK4gHTcz5lb3BpPMP3yZ7FLr9MmrgP+jk34jUyKiw09ed9RCe6v3ulAx
VDQl64YENSOoWNSprN2eG9Z2qeJEsDm76G/lN2mar/yocuz4g4JWV2crirI0v4HtIYJHiLz3TWvw
P1b1tTgouST2+F/1qgvt9njHSd2NrOi5543cp6IF3mm3dmb4mvEh/UGXsObvtcOd9cWYPUxoBEeJ
kRzxYjDJLLtd7YDNVgW+kCmxrF0FMJOqYfzqsJ0TqEVuqDLD922O3DBp2RBwKjMuvo61GzC2FCBK
HYobnKMM517goa7jz5jLAyA6Xu5RGfOdVmC1dVaq8ly5eChrU8wS5rpWixRjDmKQLY/aHnsVRnuK
3/t0qvPOso7VN7AvAZp9vCoHQ35+pTA8b9hvUztCybHcirMuk1M8fCgZCfNu2+Sm6j09Y3yZf5S/
PeC6S86YRopK4sPLyQpxzgWnNY8RWglx0yhoNc+zwSOWkScntkgsjQsID2x3s1m951aD9w1o+NCy
Pp8FDmwBlCOXgt8CTezRnoL6QoYwuL7ooTxl9m9zM7KSFImSOrqhSRCIAH84vlz8tl6m9O8CaF6/
8gTyQd6FUXVR/Q6HU/tVEz6qpLQx5mkrXwRq9vpTnEJEEBwPQ0wc+r7FuQZjtY20JkszOJPYrcFQ
6pFv69UUYJ7hiKvueivJAgX+UMNJg2wu9ZSkmT6wjLST/199jpx05eZx3Aw8ikO2iA9P4nHWcvUf
bNyK9QcvmHDDW/D8hx0AgnRO9CkO+mKnm9qgpLE5z4A9NhOdQXv+/x9AcQQZSyZ6WqtVsneKxqLH
0ZArumMBG14rZkvo7WPLlpZXeCJ2v2zcBVNkC54LlJ4duvrVhS19ha+636KBbqMDp4Ym1zgKizui
czEPsQR67iRUr0LYvOmecJkjGA5kl3cSdsrC9ckK3x5Qmib6UC5VhNigzANTjvo8o15iAFm1PnYO
E/72ta6bwwR8mgLIQV5pdqYYXv5OacGDg1EMjPSlog4K1hEFdUxZzic9daqpHq8K9WiFEya84Ra9
G/dfOAlV4cHe1tdb69CqECMuFATY4MaTigVUmIgTStufWk194PPovgVE5Vy4bduX3N7cfnTnlChJ
PPgdqZhD17rpLhuhkc2yRIEHgF4bLkJ/MKwffGFAkiWykEjaE1urF4sTTM9Y1RnABrB2DugZ+nv5
2+zHhPSh3uDFqYRg2mnpsI5Hixxw2AdaVhihuAKgg6V7AJp3rvJ7k6HlEe6fX/hSYvLD5xooYziL
EE3F3XHPpiNCBXwXPa2pPZukWaj6WAthzGfAnaRlSN0gqXfneKcFEisbuIiPS87+N+c/pMcZy7f0
wFs2AlrIDqvlbGIrtGiMRdnm4yld02XqY96p1fD6J6YBKscr2imrvSl376pKdEHXzY+6vHlqTGcM
JKf86rchFR4HXsTiRCVY7QK6z30ck1Vj7CkLFK1WZG3fIH22yEhKUoOBhjmzPMWbz7i7WLqHj5f7
Y83LnthcYQv4mxbTg4lOT4Fpwd6Y4MXr82dRoXFZgwisbJi/RCktYvyCuoB7DeHA1L0mB+tKYgte
nqzBE/JtyrodXhVL8NMxBCFD9UFKaz1lddtpPaaHwJYrFV3pGZfO+rChbfQwZ7/vubxBhjoEob/U
8ope/7zXtvh7mwhDL4Ktw6i7zngosfuHfkjb4AMX6YQ7jj1+NrZGr9ZzepJ0VJHmbuwElWoDiS/r
40bgf9KdR/kY3ux+fgEQNMhgziUmYjblvX5mSYgreZREDe/PHRgoO8ql7XMIjci9A+oztgFpoMlI
p2AQJuUTyV8ZEnY4OP2sTmNYvaVO7atpU51J69EXLtrHcKQgNz4Pq7VfiF02YtUHBLjH7NH5sSor
oJis6Yt/SwAayr32bcDUxgr1cB+mpxE4nrDAaYvSZ2oZ1j9MkIr6+dtT1p5q+JnrRFd8be7q5ahY
xF+6egDjAmx57TLWqJxcm7NOpaOjGQGxtY/lOO0N61mVRUxON2M1y5gaBV8hyszXL1MqtLkwQPFc
DXpyH/x2Pbc6i+YOKQECDPuUZqKy1vIFSByvR7/xxHU42NTpLbkdlewvMsPpmVzf+qMSvX6WQB0W
mqzGuUkhbIxjgCTCvAeJ/jYHgSHRvmizbQwTTgic9dlNgKS0bcRpi4yOE3OVeUad1+kTsdza38nR
bq9+WdJnVBTWIn4G0ilom+tiKs8/M3EJAYO8Y1LzNcsmVwGEacnyrMdx8opNPL4WNezzCJnlqUhU
VB1T+Gu6ivqpXIFzGnP0UH6tO/sFcbEfPczsa6TIp2CFISN2Vc72yzFn92f6ZB4UGCHfxDAKIta7
BR0Og4IZYOTkZxEYVJulNue292PLXDab4ZriPl+IkWr5kn2RGUAK0Lj6x+f9vanEdkqjV8St2lbO
2ou2rYMZVh2eGykFqa4qWgPwu+ABPTDfDTC0PnZUqScrNxStUpv/Lqyvcg106xhOMvkm9/TC0AOY
VOY9ksWzjcPD/S2YV2LqBCu5hqs0RBb4s33KX/aoTj/DJqrYCO01BIw0M01kwvgBuiBhclSSl9DL
vRyA/R2S3ll52JlFWpvTyThqDzv/g6+OvIOACxjDIKF2algRvAtk3KM7APcRKLdnpQAdpYE88c3d
NGR/O/nBlvLLIoGh3phs6jK4Ptb16v3SOU0OWCHOB8lSD+4l4bCApfswnHwxWdM6JMqUqVII2Cwv
SkXIZUj5tVm9Ge8TlSWKeE2K1HrVY6nfDTsn6L1vIaS4jYXtpZ+U2zCyjZ5QtnoG3Ii70CZIKBbP
1MQ4F25IjfNt1U9CZvY8AxE1jwU0Z3Uzi3MEPYmT1gLSr9waSM6fJzOHW1+RDQ1V8VCWTDMmuHG6
5Du9ne/Qd8bc/Tm18capBz5qJ2ljztytDJfUrZeBFr2/IJvYKbyk05vaGK72AoF8w6ztP+bh6N1P
TXZJSJqeW8SrVTnbu6ZNxuzFiBFnTDu3hVbmx1/0w1krGZ8qiYHrgyt2+55SNRE4IwMYKNjXhc1+
HUXPyGO+W6X1gdSL247i7+5yObNrp0cj4rGaC4ZsROR2QcG41L7kAagCRSYvv2i2HxujXhVMmAFf
3VnhybhS1HmyV5VQRX6jVW9k/lZwHFO3pqcIMwptYE5zLyv1E85I9KsWzWn8J8lFtbXOlKR5wb3g
NgYyMdPvBgL+Sz/00v5U2x6yOE7HL70lyABem7DdKUlfCfhuViNlxussvbOfnwtpbmphg+K4qU+l
MpqSJFEcKX3rTu35AYGod1HfE1FCIzM8KpvTNbWwh85UIkXFq9i46I1bGeRrIsqt1UZkdIuSXwJD
QwfivvVvqZ+4mgmrnujAS7+oqFcU6fVuTcsjqyy+mvC6MgUpvWeXrDiuuTJEBLIZ5EwIUQ2DjXkg
OQxfNK8h/7y3Y4uDYZxAT/NYtb8ftn0962w0FuuQPPdWx9h5FHUCTJEgYWKG1NDy9JCNAOk1jkJD
RNnNtyIb+XhCjjOEtQXD+okonlNiD0JbpgvtKhnRpnp0gWjhuYAoFNujRUyktRMVFhhGPAtNwBzs
5ODkNYfZLE6RuoFEBpiNM6LNbRf7cK/zFPG34jwG5nCCcsNQaN8MQqWV+GXSQbyCxCrJ0MckVK3a
pVJeV/dph8RDIQUCCqCTaxT6b7zehcqTCHRkOFSUIi46rAnawDCAbElC00SvaUTvcgVD0vE54j5L
cXKzxr33PGL7RAoy1q5svPUskK9HExgR8I625PNhGfa6P4oOcYwq9lDv7qSd7cHMMa/zKlnai/gs
lsodMv1bxi2gkTxa7FW89fnVwKP7r19trjBzIF67Oeiqjlw4ukmaO3pRc9eyeHpS/3V/m5R9xjwG
bbn9bYluhd63h2YpBfn/CLc2LhMic3aZAMIvdVziLg9em3vRiC2YASNtEo2nyEz5js4tFhf6apPk
uE6yIDDYELOq0aR79NVfvdTyzxei+ypOl3QX9cjxEiLSb027CYRHYK7sYpM8sy23gJih9P22Bh9E
oB2aKw9zzNxbpaJ2rGfKuhheLs3EIQXcP4N4rFDJbvP/P72JwoGqE+ZvawsC8cxfA13SmGDOPYQP
0eByOz7sPLzBytEnPS6beqGehO8YDN85Cs7QTf+bKVLIkP3zLIdZPFDKNWnveLYxBzis6K5/E5Oa
P/6FCjbtbYoEKmUwEyfcffgIPgcw84aZa3WmHOYDX0A19fsPAvlZ2AxYDxRPm/1fkv8hyXiOTxDO
WSFLVy0+/B+efGcKFdZLUZjIY+aBOhm1lxspZ2dnx8mw/CsO+PLys38qhuaM9gNyT84FWQaQ7mr0
Iz535AhPCqK/eT8owyZLlojHI1rq+Tl/gFWTKkcFAaXyyfW7Q0idqzrGQTxKLh4emti7tECTmS9E
beuCJnr3LhsW4pGT3RjSYCl3vU3e3oaA5SPPgJDXltTonrryySq/bh1LnSmGJ1qlaFJc2qE3MRf0
Montj3J2lCv/VjRY2TdJiIEtrSIT7Bi+HWwBQVmagxnUtwr69FmRFFLmdNwEhpbYbVcOSiMX48G0
YOIouFwtfJRdq8dhn1A80pRFT1pF/iM5iuzneIBm/JC7MfSQhyUF/uLOolPTrfDRLQAwa2yvmca1
FBQFPpYWvajoW0L5vWwa++LAakQKnZiK7cC2W6rH4OtYtIgH9sYy/Xu8MwsSME/g8r4Ec3E51z7t
DPK3WlHYYQtUKGx/OEs9k2FLMkgOf58ZqLGH7wnflWFxF8unDfOeuCB3653hpQa6sjF98CLGqbXH
P5nEATTTW8OBmg7F03wz+DaUzwRVLkJaULPiudv2zfUzsXoYgmHInvjB8CnVaC4UJl1u3T9yU8Gh
r4krLioegfqzV6KH2bZhKgrPCgxA8ncfrY/zqkjC6Ku+SKvf+jE9SFMH8sGSCEe6IRPegBbggdNt
FPZKMhCngj9tZHiIQS0StTYJZjsQvIBxCyrHDhl6dFiLj5peiETv3vAGdH9GpJouOGVIibQanruY
YAPkS69nz+ATw4uDMuhPYrFwCTeysQazBHuhRgG2oMfna+4FmBW0XZg/Ro8SHbjA5HtNlOXx6AQw
XQZ26hQY5eD5JY8parOKTrcXgNmdatrXcm19D/4orkBo0FKgIYkTKQu1netWORRd5wOr0+3VFIhh
XS76dGkCsiDzVqkxup7lnLjBq9G9gcnCc0V93ohmjCRVvZhBTBm3d+fpSbb3lW7gNQ/DKv7sXShK
BM0q5rVIEBmBXk2mfD4dJyg7QIQCqrhDRjYR+QAKg0/jm4K9GT/rRH9pQzFvif995Ajkuof815sh
d42KceNVoYzXlHyIU6+zjS478USaDIRCtoE9St3mPIyUzXPTZDxTxkuC40084Hhv3cejMn3aoZiW
mqWpFDjlXBNHrdsG6MpUDR/ap8ygyLgLoehnkW/FDBuXTa8yTQ8VXoq7qUwudZkIMLeYYShI5e1Q
x8u5LINkcSxQjGCm0M7j2WLWibjPoRa7EbPw1y+EHEvlX7xwW2N3srVQeWjtnENHwVRFHgo9GV6E
R7Mi8VeRW0wFH1WPGHp+gCXYx4wo0mC/o+9yvm3h2iXiRQ186PBBY7VC0gJg9hRG2C9EbaU4npQD
JHVP5iIeZUQ+GOiYFjNbh3B+BQRmcOIcxT+iGZ3U0YGukdupRFMEdN/qce61xWO+bEhQzeJcUYn8
H3EBDw0F3UenY+ioz6IRqjNSH2swMyjK2v4zhjT2+BuJ/f5Eq65vyj1nKA/BE1YB7ZW40oEEwIWE
b1BgyOLseFo9awjEcD4O4FsXCYiITVCi3n5ht9qpvY+7ykYTqqEZ+vdAQkYYhV5sK292vReBCsn7
tSH9pxgX85xKzKc8aGiRNMvDORGKO2yaAH4wuCNdS/9XPHj5CzE2isHvB658vZsN0dqhput45r33
cmTXW7guWF8gwedjzvAmV6pydMW00sPOBX9L67sgU+hxJw7tVg10gEI+00mX6+fTybpjyKVGSBd+
CDrqihOJsPRqvZk/DK9Ibo7aaIZi/v1cRipXLTBlukKWV3FSsvN524bgsQXwMw47YTgXh12XFDM8
P6noDA0eZ38MhBi+QN3bJmnLLAcOAXemdVFDuQxHodvx5VrJhWubUzSaD0PvfiMd9TMBKaXtBHCk
y8y4srMw2miy6RJENcx++pk+1GW/cPKjbuwhfz9AGSfQMCUbuS9IBj43xpPAKpaVTxuO5QwYiDGD
WJXac4tjoiuLQrefO+Tspsn66/ZoO3Mn7k323tJ8NzOL472nafFeBAUd3CKFZCEuFEXNmuvX2F76
2w0lUi+2voy8WO0GviKMZRL8dsYAbe+xhfzKy1svEr5ptbm39iVw2Rngv70JIGTkQLBQsR/p8HMN
7exxFog2bJXDsKOUGH2lvzxL/K9pJPDuPw8am/7OO0a+yNkTfxPnAhD9RA5cau+QU+JBK4yFK3QT
MxnEw/1yVeUMJ+B9cdF4ZKj+crd+UkJWMtHhB6050hiBoZJu3cnek9UrWw1/+PG/vC+CXLohb7uP
4p+tMgvSZsdJYJGSUqIs8BQi4h42SBPq5jR3A5DytLhiJ2Pb6JFAPSn9G6MOtgW4mrA3YhnBoCq3
+3LDhHxWwcpyzmv/LEWEpgek7hjxlKFCpRUgMwyuCGaSMuvuLFl7PXbshS1MwoyzVnFUhCS3f3fB
PFHadEsXf5UpPJbaV2RmTSmMEw8vja2HEVxbGmxbrNp4u/Oi6X3/1CpyFkkzCxqJQZTLxKjpIdJ0
pncOsrybJpnyFBR+QMBtczlmPi4PQKiVou8rFZ5Vd7fuMUY5raAM4c62CbrovWmv7XDzeGW5J+tJ
Sw6M8XDyFXNWtHCprDXmUSpZPX0XQEtFzrQPfk0Jj2lddHEddfuHGXYkt/ueII2Gh2tEjTNOut7x
qT3IrArwIoFoclAxs2JLmtyDNdnSb2uc2To/igQINzAeMSnXgZtrj/EE6fn3H6fTNJwyuwLRy0n/
EWKjw+yoPMLw1bWLicTXluAz7nWMA3E9S0uCagkxzln6W8fnGZ8oR5P92oHlr5pLfg3/D2MjKLCH
5yB+Tgiv/BkqmuBx1LfsS6o8Bnch/0wkYAwirp6axRyaaBT62RGu3fqw9lly+LlBV3OjcFI5eoVg
MBn+B0/rlRiVSkYuF1QqjjRGqYBhKHFtitEVHWCMxzGDodK8NPbVY4kuyRTYQg4s807JyQm003Va
dDjfpN1IixFbjugXbYHQ4s6pm/08mjKRviSjHLXFllM47xQeKf1XVV5yaawtlnpo49KRG/7nQDUs
xF4JGwzEbN1hlmwA3kWex76psm0KtwlLROnJOYK1dEP07VbVaEFvUD7fjJZtXQphOAIPSwdQ7EpD
HerFnGvshPVEfGjlIxXANjgV85AXBLov9MSNAuJgKwc1qizcWzT0JBGNfj3sgkk34ddXhOvDve+Z
Hk7Lokk9zXZdPjmiKV7UktTk7LZQFzdsFz5n0c43jEmCwZjdxt7CCNkJ1m4sU+Qf1s75LuG+PVcR
xMNtkkYyShRJt7ynINtPTU0osuWLX16fwsLCihWTj7mdGPiE7PGuS0mmEjCwVzbTe/u3ykOUNPpB
KUiDRh77CLeo9DzPCpiVR2MVvLF23s+rMhts9UBqQbIw6nF9+1rF2+G0sx8PE/p1c6MpBlZ/HaDt
WRzI76Xqv1zlif16GoDPftGN+6uhT2V/eb6TWStb5papupODX18ETra+DyOOWu2IkBLw6ZnQaWLz
0OjrzwbIfq+cnLKYR5r/9/T8LLVY6jh6paZLqhAgrIQ9z7jSTWF7SrabkCxY/IASjj4osHmbCzlN
EjMXYZpZTfp3Ar0b/ZSE1pVQH6/+RW9Asi8mm8+pQdf4YN4KshgobABTLAJnf7elaQiE/Ee6qXpO
Th5kgneOxMnTzlW6HCHKwYecYGb6O/vfNHZhl6Mvoz/HCsnHYyhVxdd+milIl5EgDQb5zY5zVXqP
HK2vmxtPGZ1+mRVMr1zYIpfSFTTw/p5UjMt2kr94v7piT0U3kxxWqtbvobct0Kou8XtIKKp967FF
UZGFN5Qy54uW7vHeTp+5d30SqRxC9lDj11IcCePd26OoxAmMLhhZGFJbhR/ctacrkMeKA2vedafI
ei4PobAIAHoaCVm9PODgXO/kZYPV1gDRyA7lkcDXUcZxYVLtA4oXD0albOMqC1z4hVskl02gtVrc
vFVpMUWeTn8DyYfAZHXtO3t5Zc5btz9BBYUgJ/aOf5vUTePCpP+9DKNi52ZnGgTy7GLkDwoHM2b3
duQ05JpmoPXHSoZIFuv7Eb1rYMvKmU8OoV40diYJevQ+kuEt1yncoZFVk2rHAqFf+Ejy7Yzhoufq
Xpiwd3Ci2kHaDY0ptCL8Z/pzZP959EP3a1eJvxADi9KBf147k8FRs9sZCIwxfkBe//EltOez/PSN
KDRqhNPLPTklxub0oM0vx6FtyJOuhZR7QFk7rY4bkLv8w34fBCMUfL/LIObqqg24SxaJ2mJQKezn
U9vcLOOstF1wjwA+ZmXCjbDvVNt/EFgMVkA6/660O6LvEeRhpO3Zahc3Vtzd/aOf8WHqsxoC5Vln
vKNNcgCcuWznMA3Np+9MJ3Zv22C6z2jSfrSzc+Xhjb3+duioKTvw1Ui2smMjv2Y5JmLrSebkJf3d
OQ/1ZsCiXDv7HJiRicdEiP7pwZh34aiBLmQqDXDyv/V/KLvd0Xwj7Rz6Fn2MbB+X/Yz2w3FK6FUz
Fl26IwwhV4weRDZBmJW69xzjS3wIP5WP+XfVzycWze3hF1Z9jxsFBSMmxDBz+6/OZXcjvMcenIfo
prE29LG5qi4yiuJdZ9qQ6aZGJ9SZJr0Aqs2aGEZwyNzqNwufv4b/yoJMv9ww5Fg6g/vnreoOwX5G
wxyha9xEvPAy7gaO7S8m1pOf9pTsHGWelxvziL1UKxCrGsWOefFU1CAIVqFfDXYJHdpeuIqJJqAK
0y7lmA+x5145RPUJ6VH9TImYBHs1zbDoi53HHHD2yTdb21J7Aghe8HmWUNmGBuBwXP5AC0opqCiI
vGAZJCzERP5TSdJfS9v8xtRb+1sVMlSfOKArKr4Z/k1Dl74vJO68UDQbmp9nV1uYiYuIU9A86ah0
k+VFwlDAeoOckrM43sH6o8rf7BXrkVvr6tZeRIL3zKvoxxaP+mvGpsaAlrX0L5VNk8CrQagq8CIK
RRE7S1wPGnQroXFpcQnyaiIXmttG8MQjvUm7giUE3GcsCaa2JAtOrGcNEr5tSDRE+7e9ngcGAVKY
edF6BtAycCxjCUkM7qzamaOa2qKOCg4tJAVHQOra4V9oJfw5Am+NWS/2K9BAIQEEDeoAWXqagFAw
v5Dk5Hekd2MRv+jw7VRnWhv0QexC/k4PJoAT09MCu2yN831nSWKF6FTGog8zgnMCWjLU4liWzx5y
JQ2s5Q6ytzIXlvg/b4RyANj/FOLPVECvUcn+VTIrNylQHRKo9jblRdTsXQw3wZs4z/W7kNOKN9y4
wZbYPvXrXr1oJUHt6fk0wHmpQOyYhckGsB3LSm/myLcpG764DpIxrrP/EO2fpDGAAKSD+ihMjSqI
IErAADTJBfTyn9ttHtRmOxyVTJDGYvKhqTTazlQ9Jz0v2hxEC5PWEKcFmKDgaRE6jRm41XOkQ0ak
ABfo26TZSmgbt5Ql5cfOTNR1IPRZ0uDMrHlHqwiipksdwo4786FM3K9bIGUCH30rEDnmuiz7abQI
cClYeJfr+jKPjt6R6aP/tpnd8rkDuyjyRT+8sknCmLcZMt8boAzKKyZ6MOXkMtqSHwvyS0ew4WW/
HuZdYcISMiBWNuTUHWz4jOhLF2akz2DtqlRAf5iuHYNCJcNx8Z4i0SYlxZs2ssgdzDlUDrySD/lb
+6yYTC/o/Dz3KwqxYDhuPMVYLzp0k7Xg++CFoUd6TPDViBxVk+YX266GQE56dddcwE9k5O/j4bID
vdCw4bVsxb1MSsTQ7Hl79O+5GtKsj/BXOr5uM4puuwoY1unj0z0q1kyeEmrs6sRj5W7vDQ8yk3xa
OqmkP0kMTlpzLVs0jxerdPkg7YoYpKnEX65LGu/eVZD68gwvZ8BMmqAI2B5c5Hq4JodBYyQJWAqv
CXCdNZtbAs1bXKde6LnOmNIwQuhsSoxAD0F6agny7lpJLXi1nNbA/hDvUQnQRUbS0VwyPzEuFOI/
SaR+Q2l8O03cXCLXzrjZq/fvUVkSssQcjaVm5d9C8fOLbwNUCCWndWZoQiw29c3FySik4NU7al/H
JBMPmINb/47FHzSqi6eeTOXEUA5RElGKf4trDFAUBLwto3jRGisAO/JHgrkGjXpXZtdJTWaKTdlS
lbyyC3ffVT6G7TJtRcSlqFBa5yD0yerTftBmTGOIKzyOsestgo1kcmwN1BqcF7jDwQ9ncK5fKptk
zCEQsvWdM1JEzQB43r0kxhe+72uu/RdLjcTOvkvSo684oxhIQEobRLfCnvCfuxXEyVtpJLGKuG0Y
oBtjz6ri7SnvDFdaONdivy4/m4znxPDgDliY/4vYbGlllG1o/0RSdJ/gkHd9t2OhrzHBIxqPIXd0
pteKfjNmAir8qrl8Thdk6mGnUgtCu0JAbDvgM1ubsiFFWcbwjU1WlyjkzmFT7QsWF4PNr7xw7hID
siOxfxKROtwIms1r+sUBZpCcCiz9o1t5AxVT1ZnMpgQyIG+csP/TbXzQT3VRp031j1DuAr07L5AS
kvTbhlBTf28Ggg0P4MYcXO39qMo8IjAkFq3q+hBdgXFzN+pAnuIEfvlI2NpFt/rg4pihfi6dtPi4
eFs3g/mV0+mLU6OS/tjCWYiP084vZ0g8Hm2EpeaC2JfaRdxc6pVysEE4vzaYd3l9egZq+O8FR/KW
D18CVlwKlFzFEVyX81Ok37w71leYV4L/P+JQ6My9lF4+N5q2LndlIQFRH1u38eHrn5zNR1ze+Fay
qtPur90mTvUeelFHZxdfL0bSYYbfY9DKDrs8J4e1WG4lYHgbofF7XZmQ7tOLZVCe3bmEjtxseMoe
oPJ+NrirNLKMZUNJsUMim8F6TCIRfJO2eNouTqPek4rWFDm1RzfVzKupT8FtDQSS4M1LdZ19hs5o
NrjULvndDX6ynlUOUgTSlsmBOUC+lbJDfikzRmpg0Vo1qOOimNvNye/tHl/qm5MnXq2AJt71Spj5
OQbm9vqyU5vXsbhybuYnFfi+49tNTrWCTHZ7pGpLelZggvYXepRbeZnxswIO13ZT84WP+BPLLLOG
BQ5G+hXbPFQ1xWKahTB/NuOQShD19nRxc6SL2h33kpjtCz1acb5/X1q/NjgReFpvl42TfxbXEHVz
vTryraCQQ2GByjzq0ayZCZN97V2LFO1t/SehH1XiY74J0Rr0bqkBpnKNX8CBXQAS7qbIItVsomyq
SNqXzVj8GRkru43epNa+R3z1tEuKpviPn88Yqajz7cYmbCCfnecBDOLejP19RAzh2q6Ef3XQxX3M
Pej1Cj/0Bh39nlw2908mPen9GWE9bj7TKB0qSZj1Id/pCNaphEyhUaIr7m0wuFEZyNjFKNPSmLSp
yTGZMsa8iIbs3zVCrsIlqcEUKqMZ4gDupQNZPvSyTf27/BD94mdZkMU0dF+lvgsqZ0l2vkuo0+ao
u2nQJrM9Zk2f48JppbZ5iySnlN9Z3SdUbmiAQyeKMyVYk5uV3SQT1gFa7fDiXfp1z+pb7KLmB256
Te/BFBLaCkf50xBvDYclnh0Hemi/NVf/4WvwNDomQS6+OtVxgi58WcU9TjHTPD1zzEpEvVIqw9r5
RgRAnYLk0GcCS+5gXZ13EkmrIEwGlXW2qN8bEXJM0kYhZDWXFzlB4jJNjkG/I/LAJl23EY4HxeGd
QYlNClxNFbB9IRL5nr+n3zkKX+aT5sVP3bh7u4Q6D2724ilOhiXvjJKeWtguo7eP51osnXVaaxck
ADMip5E6TANx/ys9pzlLXf2Xd3dYuTjMpF64HaQSf2NDPbFtbZEd40CaeQH0Xeqqesa4CQXcO0hg
+R2LHyn0V1KvU3G2zis4WQM4To21FZ4okOBuvG0q6ywb7uktDWOEk8bCY7+g2ZnUyj/Lgv5tDKuv
w1SWRcTZCvHPV74K05Z3jAcyrVqPmuvFkWqL+bCFGs0HF+EP4kZeL2NXGfaNOqzStl9IMYcHoWHp
ckbkXGNkZK09641aekT8bKqYYOOMFEeM294Xwc9B4dcrnu4ORM8olj76nLJ5NSFnSh+QIfbrSZTn
Q0BPVdKAgqmWSysa/VOXLjEHSIK6v07ntW8BIOXMvwUsCE54BShkC0EvAPQ/Z30M5m9+PHbtLeSI
Voj8NqbTSU0VMPyOpw49ys8t0+ZCbjplIWU7VP6oLAxPVOOSHc34iKthxJEIeJDnZaPMr9DsqYJc
G+3NLZheoxtqJKuh4epPGbCw0PmQGG7d4mO24st4o8e4QWg1hh3NLOlel64nctplV0D8jn/2LUu0
nUgcaauKw5/jCFU5Pirl6XGCUrEop3kRsg1v22Z5LDR6L32xoCwJ5V2+xeDU3FXp44YKGkkTFBYu
8BuoWSgNjVcMF9+saxwSE9cWdis0coUkSaedgw9zZoB4QIJI1UQnZgJFTWlt4677HMwKbGrssVeP
B37t6w1rGvyvGrWHIK5gfg/D9TWB3Ajz2FqtqAFSZn4s//uXM/9hjE6W1yLvQCrRzm8Ouf/dfzLE
vWkaQ3nCZ2C+TZ4CQyIn63MmRZ3MK0h9TFPwo0S3AozKZ5BOsuiFu/bi/BbW5OqLkhjToXEcJFJO
7KTctJis6uVvdAi1bZ77wYPcKPlTQn+mHGFylfLMj0hwPXrK2q1hzqxKaOu8GaM12kzMs837wyO3
SGrGuN+DOoQlfDYS8ir3MWZEt7/+2uneZoCXDghzGyQpwYjh/PtFHjxkf4Tn/VRTiToeroNinM+D
U3Akvhultsr+0aFdZ+GfF3zMwfzj4EUR7YrhgTqABEcNTlunmI8zu0ueFs2AdN/dYUjtdfGp9DUW
pRIq40hKGf9byVs/+G50Ib/g2Yey/N0YNj1GoUu8W2Ew+O85v7UN9bm4I7rLZMG8xGoC5mFONqvM
3D1X6NeQPqw2pZg648kcQWlQNb/OYb0H6F1StPSP8Ss06n4zkcszErUEkYXfMxhVqYnf7fFU24XL
VQiiu3yhaNdShmWaIRMedY0K+hElxYtrc3321ZqOcGb/mSw/DQizWxWJDWoFdn9Tl4tZrzsQDg/b
s2YEHHUpWLTyZZCyLbNKVNt3KOQsq3xCZ40kPhQXfssSluylQOqBP9TmswEPT2pNA50PqYYriVC5
9/NNkyDHhsNC4nm8n6FvY18N/jE2USm+nH0+6YoQMezy3ZpufFonifeG3Qoa/WyLLBT7Si3JxzoJ
G5Q9HzYY5JO0wQdiPZP3iJ01Vu/pbwP/PWd7vxI7be+8wt7rFRjySShrHQjOIZsiVQqlwVJh+2To
C1lefiYoE7jY419VRx6ur3RrjaCFcQkq9ei+WbRRS69YtUcLU1iLKxTGITag28jthbpo6Mzwlzii
RC1F7LBt7mZOewt3mQtnuz3sx0DQBPn2ZTR52vUKoouyf/O9iFTAdFZauZ2dCu7pBTDkVc7PWf2F
VHpPWxBTSRpJl0VSdRdy+xcA5z9TSQatWi8ePTZZAGDADCvCo37pPw1QoAkzhnLfQaLACGGlpdeH
XsYfa0Mu7bELwGYGMJQlcajMaevyd8XBYQMYiVTXCCM88K9Ktm5o7SGKXJa1McLVoymZNwldyRiV
66lVXGK2nE8R/dhVu7Q+AbL8jnDuXK7ONlX8Repp+HlOYGXOLeoFpZDDyrzCk9fgncpK00GJ+dLv
vunn3LASMBwcTANHS9Uptm+Xs8Qz1z0cRCX5JX73gfRFN238mSlKlBpkc6Sq2TCmTv2kBRE7W4Pv
vxThq8GhtHLRL5rHw8u5BWhA43BcfuxqosIrVbhun5rrbfr9VeBpNCBBFT8SJxHiUvb7koCxcvmn
Xiuy0fW3hOlRTOr0wUVk8dR91tgeZjtaRycx2Wj0dy+uCimkvWc4EJHyUaC8YW/k+0pDk2YaQSMt
CeyQzolacBsFIVFZw9vxU77GWk0Z45imJLtGi6X4WIoTmdWVlcNDlh2RTplw4gmClyCL2b3M+sSb
huWCizcta59OM/bsNGd2RNjXTJ29pSmGKGrdBZr+giRT9KundJOhLfOT1noGpasSgjnELonf2v8m
U8UvpsLU2D6Co5928Svt1cRTFmfR66DBGmbvqwo9qjYj4ovujW0BpHiuSu5ZwJMPW39zT7E8JIo2
bIBpwxuRGduyZG+68n230NASA5UZ6wu++CmkchIS/3Rug2nB88V+dc22jhQ/jO4VFJAs25BVOJsN
zRjuOHGmoTNx2C2QGoQIBNgWIgDnpUkCkbsldgwqfx2UlkjtT4J2IEdGkgLMS6AvIVtj63ky/wzV
pCGBBTI+956HWxXt6cCOQWrurCnM85CvIzs1D1M9MFsv4DHEZEu0Wn9d4uMe0ZFXg50n6vN3AHjy
abbJfPEA5YDxMimqws0UQb4XQBRkfAMW968zbnWt1Y6OSXNUzMZItQNTqckAluG5u4bRnjwJrnKe
JEA6jr5prxcFYrmi9rEA025Ca11TWg/TGMuQd1E2BnHISRNY+xbCyyfRXCe8BcUZs8OPmepn931J
AEansCWRQla5cWQRWfSFyhAP/HNa3GvTXE7/N/kIdzveBjYjGdtTs+RIJHJXNvLFGSVafQD2IwBq
84ZM8uPG4YG1lAF0ITqvj7jru2ewpdm2Dkk8W2pfKlYfpfyU7zsNHXjoMalXya5uYW40agpJt3Lx
D45Jo66jplxH0yH6FVgL4OSjRvy3SgKxKfsaej5GddavyHGloU1RZV6fTy1dptv/DEzJWUc7XDbO
S1tOnGVwGNb9fVdJDZ+qbkD5vCox0b0/c7832UI8izprn5AIAPOb0JnEL6E/NbQIjYS5Pyib/Sm/
ESP4QPA9Rx+fnyF4JWHdBo1AKSqO8BhzdOl+BSujR4hnjVwmnQDcEbN7uTf2GpZ8u+N6OK/gq5EX
ptT98hEYWQj3adMpkWhpc80ELdKcKq84BHBzwaR8aSg1Ro878+EDRi0MX/0rrtSmKYIJgazVjDie
+AQomg+JoCwiTa4XAXVFnN+bRUOb9nanZKcDbjJ3okTGJOvfa9WC7hjAASguYXCSbEx37Y1n4zqG
S1u1AQrwNev1AXe8HHwdqgDe/WLF0Lt0EqlNpA/L9F5ArRbijrx9ZUiYDDb9iu3roTqMtKWD+q06
6TGviv6IU6g4WnFiSXL0M3M+FUBcUwyDFYktghVtoD/YbhTaJtcm6DZ0Stpn6sEVSfgB0LP+gJB/
jG35U9IVfBDvIFblxaB01Hhfl18CyRTpoKz+joNERgxnIom6Nh8xeo/435h8+tzQjvugdlwZe+Ou
+qEE3FHD8o7P3Tt4WfeyUW/PtPCjZSuGdKsJEd2L3NzsrSH2pqtOT85dZHVui8BSo9p5O0+bp00Z
0beNT9JmHT4aTH7Lv10k5pRkz6ceoCCY4KMOktvKPYAdZ6NcFDMhC84nSa1Zy+fo7cdyuPGFmiYl
Gquby0kQPPKxYHF4EzVwODEDDLwkC8ptKGomfRpeW12g/MNzHvpGyOoQ2Avw2NiHW3PJJBS0pdMt
V1sVv9xsPdf7D8+fr3dWnEiIq88nDZcobVrEORjT9/QWnqL1ToRAIGpBpbJr39BXsUr84QGoDJpg
AD65tViVNlImGLzt+uGoSmlxi/4eovufj/PAmAqlH4vMm4A31ifPCgD15t8lCgkeNjeUPfLZDhtx
YOU/b/uXPnwcYDFo6qGHbsQgiWSehITOWq0UMNhJ98WCzF1mmNOrB5+/uU/sbUMaeG/l60Ho6sGJ
c0cW/oiJKZyzjeTF0WnmMApKV+XW62ciiGek5BUe2hALgtRh5oOlaXealYb+H/rCOXSoi4wiWoZZ
/vL4tZCt5hauC8Iiiu15afLLmqdYfKeAs7NbymngAirHfFR92fVq6eCwhqcWkm7JL+h1H7JnS5zv
SnSNZw4AWAzWK9UgC7YF657xhoJfqvni7281z1zf/cZhDAW9EpBSuL5OTkbpBAYN24oJ4SoPlPAG
gRaUt9NfkZpNtPZa0ynO4P4kHzJPJdqwHeGcjP3P6mFwamaOEmuTeU9v4hhRW6QvZKw/dh/VxsZf
HebBngbteI0jiHn9DJPpf8Qws0CRCLK5nOH0zT/MzsliyQVtHN8H0nNihXSKSv0HX8pPnuI0+dSW
GN0H6H8OMECDU6ohwfjbMFfFXJ4JSDiIxwWjR1DfcU/215ImeEqMjnrqDj7Od0zN0E1cCWB4hZj/
dC+ODJxk96WWmxt8sUCNU8FmcO+2OsG9fNgBCJlWBTjLuOVHkAWHyKQ7Nvq96smbI6XHop198LzN
g3gznIj6K3A0euy6I3t/7KDnM55h+DsF3yNXM/ejs1DQ8S8hmLwBkq6vAdJd8GlKyL0522cZLqzI
r1Od7BQD2mNoT1foFgAG2qEVdsDikOgBxr7ItgZSwZzlLr5Jnf+fNm0Gywv6ZaYTm3qbsUgjLSWw
QGhLraMQ2v9y2qS71Y6/IqwGYIkcRyuG2cnj/RfMo3y6KUG3LzheWpRxaXrWG5dc4g5mavejReih
9RTTtCQfzgW3O+GGjsc9scs1lEqNxh7yaupbXTbvW12CdPn07xuv3HHRnTxJV9cv9xnYx0MGfGpI
fasUKqa0Oe6X1KJjtq8yQo8dg150s8pxU1BSZ6yUrXrQNqgEJWDf+cqJE8vU9Xm8qLBLcybR4xJp
LAQPf7zdqqSn80iPJ+Ns6mpqHqsu2H1VcRAA9f0rjcJxsmZEzJ8tGxka1NXD7ko0HI0RbZ7PHxLG
YBelRV5LZR+yW9fcrFEqHO4QYdQhIWqfdG5+25anNpHoo/YlFkenHJ6xIctmCITx09XLUXi2SJOH
RBa20rhQzZ4eHmlNydIOueqLCMMjvKP4NLTLizuASBXe7tVsBUyl6+HF5uZCiEy7IkcZesPpKfPw
QaCr/qeIWTSQwv8p7AIYyOnc4i0J37XwX4Ornl4mgLebitj5Uc/lu0+o/K3KCuToqb1dz/HfF4nK
KaEZOC4nlN7ac7lK5c9tWG6nfUsm71HLLq/h7WPFcIkjhZ5qv+H7S4+ibe2fP6hX+A1vxldNcKEu
qbNhpx1OpPoTT5829DhF7ZbLOIRJX+bUY38G9/eVMx8xX7Nn66NkqBvFEbtt3E1+oQP4M+lIw622
/bRX4GxgLkRXpkVUc8EUS2EFhAXvaqYUJnvjvgz/3VV4WeuUMzuFrUBgOxqU3HUV/tL6+Ya3a5pA
Rx2GnCuujsW/RCzsn+6UATlkP+9ptJvydGOBgysPV2sC/I2CGA+8m/jDQL10a7GDtTEsVtnehKbR
rYRdKxvJjgMvf0EdPWzxLzHsJ7eaE0E3cYN006EyS9c33LXpt/5eYw1wMHu8ePdT8B7GRYrHQ8Ae
gnrhYSszgFN78CpPS+yYQTvDOQHD6nMrDPwRzo1z0VrZwb0ZAUT0TlL8deuUeYOml/Ti5XD9rgK7
9VRcVqhpsKlNiO1ldBoV/MFVoKRuA2q5AQpF3LkuxEk5S5HpkPbgmVmZHnZkYRWn1E/MNEGCHSr9
Uphb7by/IgonBuSiwJ9//mk/nXje6vebmi3aK4RHmHMdxNnXyW74htrNwsKWXv6ZKD48fKbErhl7
5FrMrYEuatDoOZ7glSWHITlud4dh7f9DUVB9CjRcStuMDeN0Wf59XHfBF61qn4uRazkLNoSeUztr
+ZR7EFPtNXSy+1L7u16KNOVukJ6H6Um7PS9s4mD4U0+Y0sB/LYNCwASSlKy4Z8FQvVJhZUVl5y2D
lKuZmum9oSpPUtIQJIpJ8p/dvZzs1Nf2yzr4q1xI7OZ3PuPMsoT+YN8VyAH9/QPsu0JnK5A8OICV
iuSXsrXySKGo7waqe4abXFlIvtiRMX+VOWSVKl9PX9VenzMs5V6hQ9/pR2KcT7XhQXZh1tCNXHrl
I26dH6EszMf5rKa8GkhoqOjJ8ieH6On7afSb4G/YguZ0ZSx9CpNTQM1muFeR33Gs9dsy4gXdil4d
8WA4gCyFnxl4ObNA/dXIEnjsrDPsqOHRiTcJ+TBxoeprGBEz+jC4mzh9qRpGCXh7f+KH7p4zjMM9
zhSs3F5XBEx2V1FaNe14q47eA/uBiDkCpcRxlrWHUpiedWhyeWzZQhdEoBwYYP10JO3OnFtmf8dv
3mNupHh2GkJtSUgoTbNLNNK+vimy55/7ouMb3AkkYwXwHoem2A410L99NdEjQZb6P0vJJ5G451s6
e6ksKqUDvj0uRirRqSSHjS5Pfj+rkwl4KXxGtgP1TmIUYYzCssrRkccNCHB34QWu0QV7D8Tn0ysi
Xz7b1gbXYS9l5QJoo/tw4/GLGLiCCQuezyRHff1w56HjwzuLcFIraqpTJHMgTlPo5vSmDcrhM7f0
kkjhNPJ+w+UziN0/wqRhvzvPDl9Pqji0Ze605+FtCq7aBMFgWgI0uwa/Mb+inL4ZIApAxfE4knvV
fkh0psB+hdd3DZnd/IVr7BGDyuT/dZtoFJ6/MWgrH1CiQWDy7Ve5C345DicVJqyKp5tz7031fQt6
4gKr8rmZG1O+WNzgJij4Lt2H2aQyLs40iqHj/turmLYAlsseyl8e8gupdJnsST1TFOTxRL/ZaxuN
CKQ88dFyexC7otHkC8qvKPLpTXxjoq8Hkzv1qQ2W2T5nIQ3eDUOTu0GyVvHYO1lIH4wcdZZd9QbM
+AcZ/9XDn6roLfYesYf3mYP83pqof6/a8mi1tUYsqeLRPiLqMDSFyCTbtP4yUrhQqkdu1JYy4rBP
26TUFtrCY1SpZj8OCDB9me49IMl15zoRPSM33/WYKv2ApfC+lKqUv0QQyJSlqipL62IqZKeo6A5S
9dI4QSVwtqxeNw97+35Gss+mDFBqQK/2bT2Cy1IH0cJO+AS+lbsC2p6CMwfH1hb328zZQsARphWg
gvezFGeAtf4UgCFT57N+12yM3Y3YND04C45RLyjDOMep6y1eUBN4CxMKTNPQ0uMUiv/P7wtF7OVk
CEN/IAp91vyDRMG6rTHs2uxIkQIG0zOFLQeotRxj8wb06FoAmIXVNr5MMhpyWqYHtvgRwSxQTFad
xLLlyursJA5+CjP9m06i8Z4gh3yFymqt2VelieuOxLIo37kQhq4pXdf/w3LBEIxxrUU+r8b3neBu
Ltxbwdc0yl6gcagu+zM/BdsA6L5LzkC3sljW5IHC4bQEV+ImgphfpCqO9Xfj0GmtC4XhSn5ZyQ+u
/gPOR5OCC2zgLprHlwEUtVK6ZmY3zEtwfTDSGfMhcRx/FSrxZfXZPjW+zUd0+Xvl7si2VgFtRl1r
bVIvJH9Pq4uNTQmrmTMrH7zl7LxSjD/pfWplec93nhh7c3YldRTELdwTf25adNBkbSSQFD49+dsG
JJk0AEtBxFU69n03ptOFY738R0as32l9Fm4tyLeJk2LDMKuzL9YdxjAEGzFudBytHOaISEW451pI
udFk+3HngJTmfULD660HF4q48EU0BWF4y7fco339s71zSxhTAJ8ZoIh9Y3diSADsG7DtElDX+Gip
UNg9CHdMbI8uWRKFqkpv9NLEsCxcBFi8cjBgovSCDRfVA4vs558cT++QBX8PneaMD4nw1JgNvAT4
TB8geYWCIvliTuw4VAI225j9Q85WQ6Zg3OM6Dc3vonAHBKd9lMu/r6vQ1nMizkmX7f3ZWkd9YczZ
ilNjAJMrLCmbZI9DW9Okqu9D558NM37t6yTanydLwcb2JboLbtx+jq8zouIbcFGh8AP/nQNEJdW2
2VpUOryjgiI4jdVapUkBDoFP4WzNzBWUvUPHQGAjNBcSV/C3XbZam55rYXyACvknPLiNu5mbT07v
uxJQtPW3e/bmlN/Cxt9uh6UGGwjBJUDmVCafLr/3N+36+1Vp0qvPGAy+kXwtMrGYT2654FwJsgIo
bVN0cASw/sAjF2pfjH6WTbpOPOxADrr+FrMbCLr0s62Wu1HR5su5gp5Rbs6e89R+AR+R2CG8VjAi
0/CH4wOmG77LVSYpN5Uy2AdTluvPlQPMD5UcBlOB2LLCs2RLXkBfRJ+AD5c80Nfd6xPomP1z7U5c
IbQUBRPHeHQHj9DqZKkqemeWn5uTg5BZ5Df6yoIpZ29JFWQOYoq4seE2mKgVoTu09ossyCYETaXI
jsBE/kopp7+8NEdeVWM02In9Loy6fmv4U9uoW6p5bHVjxGnHoccwSnTXtGotthXPZI+7s20NpLgl
HNtwifCxYUD5KShgxKb/LTXbC0yuHfQ0/DvF4y6fPFHMdLSMYEJgmn9Kkepgyrr9iqTvEmTZp4oU
q1ewhfebmZOO2US6sfk5BYNWbBCNfMuasGsNGB8GtElAB7slfH6xMmZmtseUleH0hFah2IEB9CUj
ts0d6GngNKNeWwVy3Lt5/bPTtqNxXLhrIomAprWUr+odop/2JrIDtR6hXCJjNHVJWznZQK0MZW/9
2AwZ7Eg4K2eyiUnwnYabEmnd6gmjuhrt+3zrF3/FtQib2EYAgS7LDqHJlMwM+LogCYrr/6TALkMp
dR4biOlkc3UfmcNZOMBUYmF21pi1vzjMtFToCPcMjWoyhzJbTRp0LXksc5kxEz3+lv7zxCbmSKlN
JCcAx8BQFZI/UWtC7YV8y9F/l5K7PlHOinNfNCJRX4topjizjLCe6Bm8PCdDcbmI2gpG1VaApxn0
I5AUiQS8MO/vOIbN4NcJVqExnr8A3mf9OHAFPorIRumpgGIE/3P23Z9PKw3bwg1WBjiuj1AEYT23
SFSHXvsSMKtLN+KqdbUcImFz1lWy37w5OwHTR4aTDzZrGCDyydbXK22mpOGDPzBiYvGsYfUSfbM9
WKyRqGXqU9LkpmenwM6J1whhbTAQ0hBLx2zKIYB8o/f3Rxx4dQt309/Z4NLn3ChwDWAexc7LM9Gz
4elzKCjdhx89Sb4YaGdX/i1tcKME+vmCg+H+IrGIi2Z6nIGe/Al2NspHrCeFqF8lcAabHdcM4di2
f7I9/J0rXAWn5UKgm5UtKcw7fFil/6vBQnhrDXO5DIUNcEUpcx6LqZ2tqb3vlSgvL4iHrf1uu1Mq
xPTZVmdNF/UPUlD2oIJhYGWBC2hVrasncrRyODIFJsmIlOXmEHuxDYdqpJP+JROnar0vyegd4lm/
w4YVwL8u4lkUMAici/iLkx+bDaeNIHQgDfUtayNvvYBCtDOu1G4k3BiLQgW42eHH2VMNVDdpnEK+
a6Rord7XQIBlpJAVJRc4vgQRvnUTIvpdKVpCBlr5sQUhLtUpttov0VWf8vQRM/auOEK+0FRF1AOe
95RLsfOIgwA6Y/gQO6zfCj7Hfm2xTq034HgX07je6rmXjnnM4qD1+oCI8B5ROdlmBoBTO++Ixu7L
zsWA5KImUpMkei+RPFKk4swqMA5bclJ6uA9IWmj3X4VMFq/Q6AZ5Sa8FyiTwzgmtPMgVaYeDiJ9w
EusI99602NXXBjCIyC3GJtOQ8/DW6PfI1Ad/u7trhEIP8tyWUXgDzwefR2hXzLSUMl0pWd6gLV/Q
sApy8Cmt/BVRAtoO6NRqwriNBE9XRmKxFqzZQ6JfFvOjP//Ju8j+sGkG7WcPZttOYXl7YkMs9mB2
lrExDwzzwiWa1lVt6If697R3LuZYBMvJhnkS661PWa2pbJqmfrfRXHDU0Vsp5WWhBg8E8WsjvdHi
+lMVC5dwNYhxT+HlF0hi7NpFNS7Z13iI3fsqX+RwqpE8BXkuIcY8dNCMBPK7R8UtGnEPTaRD3gZt
mcGbnsU6wGNiNXGISm6cf1MY4VekQNpqdjFC20IVjfG4W8ZyAIkBGGcC1L05BSs0Z8IspvhxCa9s
4duDnG7NozpcVKEFxJaYyxgdXh4Mu4tNQ5wItya/vNZH0d6EtczyITfaTrzwwAvp/gueTvvj8aU9
xilLr69DzfGdA32iIwWP6+xJ3LEl7fbpCmBFK5Y3TQYpOTnnfldxlRN7YAjD5JpeieVke9s0l8Pe
6BzlidEOXRESJhcA9hCGC7B2cge0Wrsa42ovrZ3hQY4cV9S3wv0DfjwRdyGKMJAiROGoRe7nKeFN
3i4cPlVWuuV2rEoNtTMJR903wnMd+Czg0ENU4qAhEF3gmoYoMEK4WUw74xx1IxL+i3oDHGUcu4RD
qDLG5hT+pAzH3wdVDYi6726zj8nZFV/GOpsFooHENJRC5I8zzsCcyHsqp2fqfvoE4hZcIo2feUy2
n40/p9kCJ24/auqsFe9CWILEkKI1cYM9ghrWW/1ERqx2HaUNm76GkrZLG8Xs1M1EXqUJqMAqxAlR
FEBjsEaxiDfqFEszKuq9OdXzKWfHutc9JyLKCCNQWPfGe2PONGc1VSLgMeiGShpxgaIKJ4mhUHg9
+0Hrf/jdU3SMeTpipRHxwe3RfLaT3fL/qw15Pnvn28hrjjvVHPIF5hf311M1Rsm96R2o8hI7cq9o
Z3fbU1PnioMUeHuCta7Aj0qAH5+0SKAYSpd8jFsUsXBveXBRJds35iKafeTbErPKs4faE8o1tZTm
TG4YYw/CNc1w2ptZCxCGB04WPjG2Q+kB9wcV7+sKrxw7hdo5mZjKgPfnqxfnTdpddB7Spc7bNUFh
B5zH4jr/c9ZE4bM0hLmZhqq8wfHkvFvwaEezjTExYzONgEhJVXlC5jd2sCvSEmH2azUm2he6dyQs
Y03LCAOFtZ0YjqvegX+qStoxZ7AqdZ0fcdD+10fIlTdC5fF4O3MCNTaDRifVQ9RFAV6K76b5675b
sB/mNI0/Y+ozS6r1vdZ0U9zOnpkh/3aZf+tICK2/3pnyqEXFzGMA8Cs0/0f+fBUsNKVaFi/MBT5r
GWIDn7zfbIgdiZGbttcmYkDpY+D1RGHSg9xkUqcQytmRl+S4pk7EYof0dVLsVE/DEwhGPCYH47EF
D/egX/STzjIgw3LKBnMoB/M9jOf79kyd6blO7iiioUekS6EmhJQTi8DfwHEtN0gTEmyx9Fvswp12
RhIch4VpgtMb8/Ykebd44hYA0DZeg7n0UEUQK1Kc8iJTJbeW+zaMxEFECgrmalIaT4IM+SR+39Su
6YxkJDy4Bcb103rB0M4ZFNaXfHZPXeAIgDIb35dldILPXzKgXvD6B2uqZF4ECH5iNwF8gA3RZnMU
A53Ys6SxeOB62X1fnxGCWV1pDokgnKfCRX7KR9HcedlJrTn5E/rCtGfVLzRXRsPIYhqc7K1tHJyx
IWBmp5ODBsZ34MgqpfcaNwbZdqSqZD6TYj6wE+C0llNzuNcNlJKjCxGxnpc42K3CG8ABFoIDTGmk
P+gvpqhueTX54o4xArarGs30bbU8e4vV4gF5RvIOuw9hBCeEdlqwGnWTkUfgnd0UHDkOabG+PBRB
IjC3OCudSNoJ8P+/CYMriQH1cLGkwheYIuGO4K4Q+bGgZDoveR5jUWOxOuO/ffIRYckGZswUtYdt
/wECcCKhNnM2DOVItKSQd2yKft1HkA7MkuBTRlJFjaKATbq4iIxkwSFxoSCksjGjc6VWdNFvlwkA
m61oKL6stEu5ZxuIzfJuOqchrHmRfl4fJu6TrfGB1IAfY/Tzfn+2yFNs+CAPXAKj+H+0Qm1vDD/W
IJUyDbukL9FhmMV/YcU9v1AvZJe1W8A5DprhGPyPBUfEr8QbPbwmayHO6tq1Y+i6JneJymVuPg3B
mlWmucCOK4F461P/kJxjG/JehZuOKvpqfwXMz4VIvxKs/9ukXjaKCjcPMSgaSbf/TwyavjoPX6E9
Q/lf0KkeAudBreAY2gM/kpM/4iUymlK/9vhPtedtkm1adOvMjrAuHavCyFrlp6qgw9SMtHSH3Wfs
8NtB4+sAz8DfL9HfuB0s+ZX56np1yF4okiz6kQQhWMAzYLaB2mYwsOJT44oGlqwAut3uBcUMB7G/
kebue9UoYBeVOodRT0io4gT2YMgW4B5fuCtwYrz600biFBoWI4sTWD4VbKZsCWOuUV2qx1qiQEeR
fiMotEOx7UyXsHNl1OcXqY9Wj9i4LWiiBvVRPSTAUmfAH5BIies5cvpcj9VrF9msaViciffbzqfs
zkNAaMLRr+iKNjAqHxNaXnpepmiLBYM0CdABy23HM1S24BYhM6/ltTTG96mTn29FYT/GRZLS0Zpx
BINo0DMqbC+R2MD4d/2EQA1EFm1IipgAn4nUj2ElJ8+KjX1cj7e5v9NeXK3ioeLgg6vg9sPoAqOR
9cidPMX4kD+C/SrVBZ7sGNC+SpOduxoclcIXRHVe4+M9XqktYMjssuX3WtHPHLQqBy8hiymsyb6A
VglhSdvoeoGrIGRQZfjXxAhr0JCGux+YbQ+41ch8NWp6OBa1U98aqg7wKbpkO5eVfqMv7w0qN852
2rGaxy2r21DQfkRWcThn24pnQSHe/w2q6X3ZENz7xgEI0ggNzP4aVNXFOxAhsT2HZA7fFuPMpv/J
yxpeYilnvtWyTsQLf6pNh1wAo3cW4xSY33pvtM2ohHyPAt3srbZDo1Ud7izPKAs8OqSdm9WrhZpg
NpddvsgaCu2j1QN/G9WZqajnCKqzyrNQ/+synDn/VisF1Gdfb2WW94yUATpvNqZcs5bi/AEZbDMe
j1MX4LefV7WdoF460WRrjVFPqMmoWzB3J4xryT7HpbxzRlO+F/9ixUrS2QVXrbM4fUd5ao17SgrU
GvBAiHCVqA+5H3bM+0lSX12wzUQZo5pKrKf1OvmGxBunWn2jlsPnQydhP43XzMREUke81WJt58pj
jNo+hZkd/4Jz06ZcmkT1UDshyJerle/5QdmemEhq9btW0H1L5rSNOWmD8wVHvJepJVfWElxicUpr
w1meldFqzloVRn9F8U0DSYSdrFPgbKDurwX2eYp/KQ6XFXZ8u54bMN91fKhO2fZQkBmA4ixsMSor
fLKQzvxh5FQVh78XZYcG/YWBDUEBFWO6yP1eKTMBRlBf9jqteUvOprT111HhI6UJLmJpDgaW1lX8
Lf77YfypGUaf3qxStcFoZrBHlCov5ZT4PaONZznHgTnrDfxmhVSfM+Qd+7UCPLewvIlVwCs00Iix
MLMf5gX2z022JASK/3UjJCpv41geLqq8Sb/vpssQZfFikJ8C/yc8cu3DzoO5fpUXES4c2i9is25Q
uwoN90xEc69wFOG++ar6F23ooWocD4t5YEdoQ4RIU3G1iOzNuG04hy5QR49DFM/fWmqcNGSf4DQa
v+L+sUDFDK0Ox0cZ5N4TjxGR74X1TuTUMCAYNaaeC6OaUBpR7Ttect+wqtK0VVyHXD4faapeirIs
X/hSnGKM20/5luEYivZrus7a8v+eDiKCwcB1aXpgAPt9I7h8NM248Gpx6m4+HeIU+xbJJ8rENfPh
utwSCtUA+vAGpWnI1PBaDB/lCQSZp9ircccPeceObcQFV3f5Ctp8+wD+RxIzIjNjdbcBqYreboLZ
vIwsBAWut/u1ztdXobRbk3xCOcLM4O3C4Spa7lNipvQA0B0R1lp0G9K7QCdATRDinqCG/nM91/jj
1F3xn8LhQ7+UhsdjVCIo2z1Wi6DckBjjWsk+8nrD8yDXjUhIN1fIq0ZaTORT6xgIsqebrAyNPHQy
FwfddX2R/8Xe/5zum99TAU2FObWfrwBuW3d9EyW1qW4riksZoN5M1UL7sxgqnoGe1Cvf/nOmCXXJ
01iVPmEzS979ddUNtx4ln0pgqWHYAUtWMtxiur9dlKdng99+xOb6Bec7JPX0Q2/hMr/v8UwPIja1
etPG1yaXOcmzerw/7Q/d45x787HPLlbd7Ixwx7U+06K+Ox+tAb6/ongejwzFsmMQ6jzRluVXKkbZ
74PMg5Wwr0h0PlPMDx5g1JolbcwsAkN3JOiuvghQoDDNicDGlvu14yFucLfMmsWCPFgtA3Z9re/i
BaPNu9ttUQPLmHQJAIfaWQ131X3m6A62FAeZJIIIUz0aGH/AA6Obbnj1oV+eF3rL1ZEMM+1k4/mD
NYJfuOP/74RpXKSb0rZs5yofwdnFTkL87ZWkWxNkrYvB7IvmdsSDGptzqUSHMIiZ7aWpm7MaiA+N
WyYt3lj5M00rrwqlrFLwpC0fQgrcpnma9nEI6iI3NWMfoJuM7MLWEhxPtMRDbBldotl27tVOEdml
rSqqAbSwfoeVpslWvdDBAj2C+sJclF5b3EqftdaKc7WFnqEWwGx2Ykow4H0Fs51hSyClE+7zjbY3
4cb7D77logfPb41EiF9PwhPgz+qQcaTXpWxnUaqVmiJurF9okXdX/48t3XY/aKY3guZFh3F0YX7t
ewKe12l/oTdvP7FAoFVVkfX3QCe1bWMxkBgQnhfJDL8lHQbxS7qrHTMWDEXQD44lGcS0a2n8sK/M
NSWr1VJ1zvsVLxHYBSAYyXJCxiYjO4KF5jpfvi2kepZPTHuv9uXkth9GBN1oGDBCsLWQjVV2cCNK
/ZISwoh7CVqY00k1dgCsNI2DN/6dIFApzfluvw2ItgHc3/Z5nGd/oyaxDRT0kDFpC5xnt6upfx3y
2XU+r/nNY0JlwK0OwFboaRqB7k0qdsJV5uRkd5VROrsGzTE4mWu1rKC4gvRRKGqsXeXlSFaNT8ST
GJf0Obq47iLRjisVQ4IYaucXslaHrCB96l7RSvc9BeG+VKiBoARu0i6ZgTlmdsSmwZhJsilN3bV3
IynrulkLumc8Dru2KxiAxpst8dw87ZjkS2QWtc3CQJ+lGZ/V7TXLLGKoYnwnJlpBmp+GHSiESQo+
rD6EE35S1I3GoZn+uvrJmQJOstRBao35Zby23bblxgi29nArOCnIYNtqGiLoVy+aFpch9+6LMqDg
6OQmfG2ZhrE37BHZ6uZkIIF8HGFTUG95Mu4IYqXKRd18eooyQP1nHnuLgqCgKMdkfwq5vCdiVLim
gCERBrZ+jvOBtvwxjZ6/hJ9GeFrlkswypPjtddXnDk2gpn2IqZQnEt5t9zjgDd11W6ZNyJnSDIWI
JK4o4wZqnG3AZ0uwxNPoOJPt1da+8hn6CnJ2O7jn56rDcJWXZUUEagSdH6drNUb+LrSJzPKpf4UN
xkeSYY4vjfVjhqogEP/m+WYBRKd3WCzFUg0XpI5GA9zc+NnRRozYkd2MiEYA+hnx6Q0r0Kt0/qwr
+aV4ljuKehzxo8dQg1J6VKHF0c5GyBvhKrc2iiff/t2JFNuWJz92WvwfP67sV+yxJiUHAHuJkCil
TaLiSRa04JozZtJ+u2aA2DE81ELkBwlvLMtNrkfAY4PyVQiPmI0uAE5vJ3f3tCowwFWqbVnuuiNo
/Y4E75SL5YU1V5cIfpEVnY04mXY6Nv53YLXR3Z79Yh+8z3HUV+IjjSZLyRHovv/boPyTA07YEOTr
+w8G/i8jzyAn12ZhWlotZ9gJ7+jCAppKI6s+PLIc2z+5ZX3tGwm2OcQYRQgNGyFiWPdAHIubz8WN
zPpZun6AQH545NNPukej+IeQlNtV+YyIj+bQo2HLM0mqlZTusTK1lvHtGlJok/x9lVGJXMx2CC8G
+nXgppZ5VoFma/8eqCTVy2Zk3ygqlBMyxKGrBf9jz/OV/riqB0p8A8YXvyJEsNTcGzyT/uRsLlGn
CBm0Zm2Q3LxLH6vaH3/Lhkkb2a73b90ZYWm3UuJWfB6HRNYKL0yeedE2vyU9mxJTXnhg9gC8Cr8h
S1R06ZpPB77vTR51AbDNcM2EJfoctmwx67X0uTt7KiH5X8PErZpVGjL08SWjRheo20E4VVLDzjcg
jM73f4qQh48BhFeCaSKWvkrYVwXncnkiBtnZN/Vo9h7t9EAyHf9tHFywraJOOPY6h9F5s2GrdRC3
F7RAjzjF9I0rz1BjAdh8NcPns8fDT43O4omyL2r06JKG51DPZniKrcKLT8E5Jd+oDlh7z+5aju40
OeMu0bDawORbmzesSxfQ4l5QRsg0+7oiZ7S2xd90uQlPgfbYM6grfKuDhQz7AtwRh67U3HW+vHlm
DAaMsHMtHn4Ot4hnxpyuC3ciWyhruA1FalZS5dZ5YK9tir1NuwEVMTfxnrLyN7SooJEj2AxA/JhW
dg+YEGDq8vyl+GhoZI1D/PxNN06ib9tIhXAP890u7sFbFGerPXCYCYUCYByzbNYSJUoeK0Nl5jTG
P1pw7+G2wmjI2ZyPGSpK03E5vHkq9fqiNvbONbsHo5H+WTDubRUrz2z4SLaU80eitiB3in8Wnbv3
ooxXOtcQlS8sB38HKWNOL5WI23ET7Zcu+lXxmwMs+hPfXqsGR7fevda/58So0Ysu/mD6qJO4YHJk
7rTNWoM4zLBZrL3pCu39hYsVvXCi0zXS+PRf5IgMFIlRZjKuRlnyQGtwy5TCjWNO9Ph6yz5yP75l
k/SIbFeJhVcodLX0sRBXIowb/41M3IKoOS8K+fI5G04cy5Hb986+SFqjg5lURhTHLOlsEsqkApPr
2vhD9lqtYZYgO0S115Qa+uDLYoevB0/EXTF90O0Tbb4Uymk63xSbFe+hdAVtRhwfGrnEMXXUYij4
BruipvZR2+fdUUeaZvP9K4zdq7vMHoPbd6ihgVtKc7PfZR28gbY0TJ/fRFn6pJxtFwaVYJful9j3
65FPLLWTOGpXYOksEHQMHYajpLBS3Owl1kKNEL23AdB1oKrVLdzwLkjHVLU+eb1WoMxydokRRi7Z
NF4yJYcy+UMGZn6HnhXoM0XQnwhtf3ohQ62Q8f8tpJHcTK7yTpIyBaEndf/bgyinZUud9lCOThDK
mN3aRZqF4UkB5olRhQiOIwe1sTgx9w6GQdk0HXqxLpjG4q7dRNbBM3M/z6HYUbs+llpUjD/Id9OD
KzENDWVqiOYhy55TcYEmkyapk/DMWsWwWQGgpOKolt7bgDC/pSmUmYHUCtkEWMURoAVZOXSHFy0o
Ew2r95iZTsMKdRJpoa1qhTiIBw5eeQjk8XMOBU+WuqAkNm/xCjWLUiVnRM4Pec6SIUk+WTeTzSWP
8bBQoAY2/qgH6wFU3T7Hc8JjcDiyBfmMidCI47UQ0ohCowgn2gussiUhWmYOvoV6fEtO3tmdEIXj
64TohrYVUhD57RaBk2mBeALwwFquEOpJ2RQ5oM/9oSsaEX/tHWiq+kbPHhx1sGVrgoBKgVRBoQe2
26Q4jRggNsmjt8jdJqKZNcXXZMA2zrjSPE5t3cPDScG3yCdWlKdD2EYQHW7GwPm1JTJ7eyIky4sK
V7oX8hnYN2rcP45mPGGGtwLeBmiCaAfP78FUTeb2ieYi7hq0t0JbkWjyjYIIIxZUl88S6d0asDNr
yzjR8TkedQ88JLgfM7YMpTLaEyOgi35tNxYNx8e8Dhp1D+sS4rURxyaJUqNLgmqpPwmUzSP616nl
BSwj6brOztwd9My6SQDCZhV3eOoXsy9UpyNXv/f7qYxZDgXLlgKKH6THZnrP6KmkGuYd9nPonRq2
a5/sqkOmRjiNbuaaI+nxOKcu+E2894V46LSa5wyrW2nfb5j5iim6DvbhO4ocGxKYVcqKNOC0yJai
1/0WwTvmGu9BLzHXSJpzdJsMVwowHodl+YjKxjbMrXKDAYQ0e3hpVeeWyl/UkiHzktx/VS5Giwgw
BCjbYn35PpUCsJCU8mKisO+GTaIfhvGSlbMFXf89xCoCSS+R7QV9izVk85mWeG4C0Urgml1Tx1Rf
Oj9jUyeVyfC5eDi0pkLQWQPOWbGyzbYA4yI8iyeWpNh/SRJufiGhhuOlfvwujomqPzMebuSJDBhd
FJ+DqbA9ElbosG4JNeY69lQNXkyFXKjY56c8k/Ns1Vqvj/A1bnKBwpWxrzsCrdrpDbKOiL0XfCbn
Kz/nTXADFZ2P4M6gp+TB9MGoYcXVmi1LQff9aWSlznUQ9wrdj4+nEndWIDC7AxYqDkOL9/K2Yg/D
MmgLyv7B/ap0nL3Hfyeqdd2PhZIWCOf2yjf0KrvZhgvMvXNB1doWgGyhrmL/MkPA8I1v7rQFGCnJ
9eaCX0G4+hJOxWDACyk7wWjVZnJktYYnKIZiFMbiN5cF/wPhsULCYrrnltpgjWNMpoWa4+sxRAvY
jLpCVi7E4925yA77soeN+shKNIVVHK3phrmGp3iEkdHs9mG/d1oNsqfKJNKor/HQgVVg2/C05ojT
oRFHO/id6W800tk9Og+Rwzn4xoly+6OM6zPts0LYcPjGKxfY4nDQBLxvEqUNqCtjWeIncM+6eOC2
MKqfyJDADBt2rjC8sceIFiSvcthKSRR8vZNlOzQV/5ELSq0EHwRRpWp24Rm7GUtCh8Gp+UABlihU
eQqfR3sv5sjKXjmVrRXxsCgWTc6/yXEBCz7FfPeiljk+RCQhf8HVTOyw/YbvnFzAQpmOq84l+bYB
hmr2Ynt85sqDqQOAbxbA/L72ACpjEDky9OIEEg0WGb9hErVrOHzzhbE9+gCjOsg1bgR2xZNn9gB2
CUc1EEv/sjPGs/TYosN/uC0eZFU6/E/TSmpDcQuDw+DH+TmAKg8DW5dMyqfz51pfWu3AN+1suW7y
LbMs4JTynvRXhlB0aIgMkYDoLnX20yG5IrjUla4SsXUeSmG1KP4xnEtaMYi27/16n6XU7Z5AI5VC
Ae4YgX82iLkKgcq5XYeMec4kXew1dNFqxx2Cu09jLZMH5OY39kGnj6I7Bw2EashBABL/D3FP3hAy
9kUKmMovgbO/f6WafxEHOOvldbnCWC3y/FhCOoGNB+TrUpJiBqSZgbF6kf/6K/emxlWDiyHDUHML
bLlWBVBO9WqpFf6tkXZVGHt/OdDJZZ0AjTHR7CO7SLi8irSQaI2jygE8j5QXqqbltEcjv6ML0Y+G
Wg0zKHp3uTaGG6saxElopygBlJfUSSk5pq8e075e1ygcUWWWH1nLWvv7PEzEmsqcQLxPkzTtacKD
1FimnTxve1d5lKv0HLP4QaTAlWBWfHE3wmnOBW0BMTITFAuAFMehxB0Qdp7Ig7ztgGDYbBJDoyEB
fap5I53yGUCVWC+Ffg3Netn6GXrf3pNLkEu+WjNTE179wDlsWcwW+zzTuxfonyTtrDQn8Zeb7FNK
b4v2LJvZsBdKan07u6DjXv+WQ2MS62Nsqd9LAtM/JqB9XOfmiyqIQBUfL8B24U5bn5Xq3/7G6itK
tandV0zjGqOpWwGHRmIL03pccPRPDn/7WjORMCkc/uKylkiUsxKfEFj4u63/TOPPWXaPcOwVAAVF
FOXrHFFCWouqXUE6Kx2CZkYko310ZEs5VAW5GQFtYfWpR17fOMN0mgPNHDUg/nf0DPLze5U2J+HJ
9Bomfbum0JLKaQs8pQFzHJf54Ok4Hoc7ts57B40Qsrf6XPUp6oFke77p4UvC2BdtboX8cOtbmGEp
9SQTnY5kGvEF1C4LxMezxdh5h862lH4aQEsZ0dK+zmWYkBJ3eoPw+EO+KlEGgjcikIm6XttHd1GI
qJguYmX33DfatntxzwFsCoz6KZIaap59rg7O4qkhy62maoK/s2qAQyly9huJC5EhnpNRZDfVI/6y
u+Nvs0ydk+yBNTxF/X4Llefy7dQHd/pKegjO0BDSShntFg+49R+Uda7CUG03zGMpiJ9RPNYGmZai
To9BEVWNwwGWpusIVsUKFj/ur3A7Phi/g9YQaitljlvWk03zrcIK6f/s2s2ekWdse+Hg9KaJICtm
OAtxsKoH0gS+C/WjaQiRgfi6gcXLwZQs/o9Qgj8Ic7d8uIZchny7ZPcS4XTycjSnJGl/5KlAehX7
O8GTZzqMLd4Jv606plm1xylKhGrTa0j7fUJsRdWHg0pYICLOihb4EjXz7KkgXrW+KLNVngwiEbjX
fzFDd/xfzrBlPgPUjEEu4Jignfkq4upbzR4766rP0l06SKTA4qW1HIwlvWxDKghVQVph0altKuAK
lDG+OD0dC+ikb88jIPRnvrds6NiEjcZsmIE7gksxbnyrOo2GHHIe55YEbW2O6qX5nncltfPORw2E
G6W8owlSz/kQ2CB7ZjRsXYo5nTRzIkjWLTcinon/FpaCrkGkZv9d5xUI55rc3sBxCYcBoch725pE
HXu26kQ9IGXt7ikkzxL6A45vvYuE9sQGN2stHjucIvB9o0T458n1IBSQjIDampm6WXCSE4VrfOBq
Y5AnoF/nyuweTY87sXraXF95XF9E993wHFp8cgE28UTin1TApsZsX0fyODXG8+ZUwkJ7vFsMd8Yl
1Dw27pH67oy9GM7odUPiYOridyCWjVpVakkSrd1boDYzmiH0RxL0VtKeTGmlrogV+sN0zrQaOPZM
Y/xJWUOUYyKZttocPUsvq4i4ApNs3i3jKyzOXvBWzWJSsAVKqaVAFVpEmntozFlbre71GDP5Tij2
zphNTmw3mH5SWQQ8NiC5Mkuew7oX0jfHxSmuoW3bXSyg8bew+aASpLXN4FF5BQMe9+Pun/j/Mfmm
fpddSdtzCisGxluiz5VzK1hFKxBQGppBqN9BsScts9P5tBPMDvTB8QsX4oBJx5AQWve44IxT6SwK
wrOkqPNY9akPs9b3P1C6MhEnovdSnOStFSqdTllO/+uOEEbD0Ct9w4Ib7mEcwGqG/t9/8eURdcmG
72LZ9TzP9JwUqBxa90oo3edXIRbgvPpeIxkhuCbaWryRk2quroeyPh9k0Gxafnpxk4fruKD87jfR
gAWUZ6ED/WmE7fTZc0oQ/wYq9UQj25jPZKaMbwtgYu0IP804GVKcHKKdtsVQ/xk9Lxp463sOhHTt
BNA+33TC5WoImzJ07I82/bP7QKFfPfG7xIYQnjZNQya3Nezk0K473cga6NQZgfWNlJEiVVtZn0Km
6+QaJXdTNPO0a0gIWnYMpOXIubl42+DDjCLqLmlmqPNd5MsnCt/BsJMu/Q0JEQv34t7KgSosgkV0
EJUew6gZQ4A3WcJVWUhbf/q+j1L0t5npAJcfszU6oiLc6uLTXFaOq+B6RKxW01CuWSzaeVjRIZG2
ehGA2dhYEQ33WvD2XZo5pcyKs9cUtdKsyh1j9xVBfEQyh/CIKwQfZ4sLaAJpvI9nrE9YIDTDrqKc
SohCpqLTdHkkI8GcbnV+AjFRpIcckf8cOsDFwQcqf9oQ6Au7eJqRqnAXHojZosJHDKh6OFS/QEOo
5uv3Ff/IRzxiEFWE9xy9mBwSinps8b4amzAVI5LBfRQ757jm1AkqTeeQYwFmZOM3d2mB1FH1yUhl
QsjaWo1RRJaDdyIW4X6NCbDeiR+SHKp0W1q73mG7Qt4JkUtu1VSxEGiMPvlwgdxzwp02eDHx+dwr
d6Qx+AW6tzI20u6stN6JaiVNQZZef9TiKa2aT9ivEo41ltvY1bsgkaiX0F19e2pXdTVbZBQsocCO
CyH0wH1Ey6sKSvLFiqhDil/iPY07jjARu7PUbp+xtt8BzmFAe0jYeeYiXFK6AkuxQNwS1lJRukJb
uXqLIh1QubXv3l+gzMTzByld3SYoioElj30AqFtzp6lc7GxMwzn61Qy0WyVF9MfQsDjPvgzcsqlq
YM/lXB9XrURyumfmjBuXiPLK1YH9OJX+GixWRUJZEqC9wGSUqTrpGQu2uNTe7hYaji9P3GgLCGrq
HY0jFH4Jjam1H0fCsypA0VzC5z1XWm62rHCUhLC0ZVJYWpL5pjSiGZ1gmIlDfSFe84GF8d9JoBEQ
SnLC+0mw3tPXsv1INRUhtPUfCJoy+Egu7Lzjw29kCWTtuLS3Ei/e0RtpXDNaOXwCuqin7/kROyWp
x1OkvPXstd7fRtjxBONCn0iHh05kAHQRX7cVVfLL43Puc/jyO2Gp0XPCKRwoyYg8befrujH/l91n
RzylQoshdTAXHxnRtW5JpcydwL/yYtmiiJBN+c7E4rNccYoRbc6gOId9Yl0Jtcambto3qUVsoR0O
P7Ge7NSCFbb8e/vQVu4cfs5zcEKxfIJ9l0jgRWSgv+ewb1iCxCCB3tolLmNmz+44B2huCrtGJwgt
HZEloTNpTS6gXJBpimN/V2G72XVRXOGPnRJ4DeOL7soVAmDXoEt7HW6OFI3GDpfGxLNs3nTf+p+u
DPk/rNuHVt2W55fTEE75eBjxB1hOMx0AZtmi4Fje1lE1R9lsK7LLG4m9Fe02zDromELfjKy1Uj2S
p29h43cYeA/Nh/1k+mwCtq7RsjAGYgtoNmwWIa7zvIdKx0lAlYko09aMO7piuMF7F8vKcdAVWZPn
cYLAOCnE7ohPgfAHPZ0T496PajDwpVaMignC9dWxJVgrwTiQfvNn4ec1rXzCM8vII/lJ8/TpZYcg
g/vOdGDAKbu+xdZsNdebDbu6qPHwNvuGw2lW5UB3A1yu9X/TlGqLc8gIAdbDwkvEhy4WD4PMynnO
I6hXc5LO5PjSURENuHhMBT1iAAgcmVn5cBj+EV63KpU2c92rRYDijhGYyAKQMFhubzROLRYfJTUq
LO15ut5ESslIGpzC14BhenEVshWjbF2DHR8S/OXqt2/OP3WtG/2FDrQVVcxNAOrMoBQnwT8SaSzT
HBu0l8ahFmEX3UwsRKOj0rrRkiJSnd9TFut4rK+rNGcJiHhH9Zf7h5ifI2cL1Ona3G5pK4hemjLP
hcrxODnAN0Dd2QU+ckt72SioiDESmIoG2RAmBCvZBrA+CiY95fZ4o627mfXCmqxikDEGiBszjm54
UwUu3m4Md1WrCCOZpUWQBtI5BB9CFcjHyqkNS9bJCVXLGTmbtNXf9VV8/eeXPuG2BY0zLvAq1C5F
BOZQ9CR5xVoi9fqiwuuvOFvS/W2+PI1SI+1gnqjtBmp8OtU8ttZj0Ki3jxBMOcXgYNfm3OSfcvZ1
/Ohv/AsmVzO7o2CdlXz7RE6XCtZuafyeTXcygHLuAB71DLHOkB34IY5TbK7ItbaFIfBF3ocT7HNg
Q2HE6f0OirOugPOt0xcScA0ohMmkdq2M4BuUJbJ32vlRdu51b0pA8LraFgkVXU+4FHCXbwxR3dsL
u8rOuO+IiAnAZJDU8KX8qCuqjeAuiubp4TD2mrG9yp5gH6Acbas9Hthfy6KmYdy716XEwIG00p+n
YCdparCgdl5TTLEVyzWcdH8jMyotTv5lNbsgG7VhDaMrwLByoWeXOhYie4jscQl1P7P/DHV7TRFp
w488D/MhfEgfR5JkXGcABGWk29cRdkR1OP1eQuf/cQEazXdm1DxP067Qj5XaZNPSVfT272JR/LRm
4/IcX/Z5DMt92o2HoE88FBwzG0dgCoRV4neGCJKGQVUQC/lv436Si14A4dJJPnuPbi9mzWoNHFOA
vxrgXHt7uHNGDuHFrjrSQU19p2dULwVDefz11qf7LQon6WjHmbraSDOuQckvZYyM06KKRIBmzWmk
IfiX7pMf84exJU15wlGpB3azYa/Jo8C4fIi09uDLOhY4cEh2Y4xjZnO2Ncr8HGNZ1J5qmWLi6w4c
VszsdNLdVQCXcLv2YuwY24ALKKkwDMw4xBj6d6fSJKS7Ncl494VS608VY0cFIFniPf342OwnoDPL
14qKHna6v/AUu0kMzY6wwaGJYXEjl3sHaEBTpsnC9vjulWlgu1VgumygadNOOQW6/GFdi/e1zlCZ
NAGydha1Hr+K/Uxa7MwYY9Nr1PM7nmOCwSieTOK1nlkPyRAH2UpsttxkH/esEScaT8p8aVMlopL2
ZsNa7b68Do8daZv7OtcIQmwGwskMAIByuZubp8EcbuL9TZ76tTwx2zPsOE6Uk7fg8zYjiu5nnFa+
erno6zXEc+vdXUO1SYW45Mrs/vTQLcxxu3LBcV8T/9XcWwqGWQjxGyg1scWPDEkuwzd/kSq88HHj
GlMpZQ5aUYVpStMQtWFoLB2RBnZFyaLACL0GpHqsUzAZ4D4ReV4z6pQv2+t5oRuKimRmFSeHuSvS
lq+W0Qac+aZAzThd81+C06jqS5QlD55INYNbJJfhFiNE22oQZPleT/H0C7VCo0cJQEquyE4qAMSg
wOaRhpybTyUrTTswNZ3jOc0Kl0/0pwdXvIfgRelu34OHFaEbvmGGx4uAAnBUNIr+71qLggjdiIUa
aLtCSWx5WSTniHMqG/NY+cSIZOUZtJn6IddCGMvNsxSCmsxaIs1o2xtIheP08NjtYwAEi0Ws8Lib
PtyEmedtJYvyhUzsjMS3P2KkIQMBd/fDaLS+ow4sDrX5WE6iXa6rx/CXkv/bIaIQ5oKnLWn8VIuM
nL7vTpkdG7e4uaR8JuljU3LeeR+rL6dje4ugT29A+nigYBqk+lrChIMkfaMVhceWZU3uAT34LMoe
AdWzSG+94HqGVSbB1Es/GQJU+VxLgPmXtOK5xg+xYjoBaV7f7pdAOUz57raPF7V1GZ3CGCrkXJTF
QNppqk0KAVJas+8Biw/etLY9v38PrLIbfkfyvacW1CaUOPZ39xX8slpZLQwReqykGf547gfiPelD
pJHPa72Pto2eu2YilYwGHV0Q+Gm+xNRad/GOigyRocNvQZJ60qD/EH9t7KAOZpFGpnd0f0ya0dyF
erwHEe+TIt/0MDbqnncpGKXDASanxbXZ0zdf/xBexom1qqFw7Qax26RO1k7vZfuyJUI7FVLm3vYX
Dji5SZoCuV+Z2OpKkOAULl5GlEysIz161jQDX8ePnmt/pSQUzj9sSfO/mTQP+6O06kVsbjkaHqRO
VaRVJKfMmWvj/WcJK5HXx2kCh/XXRlqMQy6NAANrRsmgnTbMV1xbokkV0DWm13ohyHFcLgHoBk8x
lVuNqcf90wD9K7pAL5x3miamVSvCFz7XP3AMkAxQYR2RSdwdpSfMyXQChEqFvAnQqTmcmfeBXYpv
oT4Q34GtTjIHtGZjl5hZiJao7Zjalh7UMMa02vyUAqXbAvey3AB7N34TegVt27+Y7+g31ticks9v
8gJKL13f6jS/2hCn1uxlYAGEQ39SHOZPTqvsH7t42yRRAmkvrVfaNw2k4KWAmHEthvCZFsgUN7jf
SOBcw1G1oF8uJzpV7GAnD0CJpXkQfSDz5BkD5VU64Pq+VY2tn/s60vQvWp1umSW6z01UvxfclJc6
TbU9aCAoB7CxKxIutFxFU5jCS/+/RKsk5soNGkO9WiSizK9kvOLcW9e6jxN9+Zyx9OaW/B2vSI7N
aS7ZxaGPDPDcdhXiNafkmtnTE1v0BEK0hZppGoIj2NYGSbLao3LSKCtNZI+0Xo0oWM0DjMpF4WgZ
EwArfG8kiOBXt5/LlAkNn6VTFdXx+f0LYbPgYDFhy2mkUq0cPJlE166SJVc3jd/iiEL0oMtrxtn2
xwaEH3qx414BpDAcBDbE7g/FUmnvuAGeVv7u82NOeJDrUqJtawUowjwHlzlBZIB6LaQQyzygaoEd
rtVDSEhfgGPafYTx8xKeup4kmXhnKZX2xC6gsh7Bgjr50GB2cGP+i5QXVMR33SweUh7I5gWJUhia
OvWpa/ixcbge5iMUZFlPC0VXZZpyAugbnKEWMDmtC/+62SeK6nkTdt6vWJGS5OOrXzGFqtBj14PV
wnUjLAKxfcyl3ha7dPmz5FJCAVhKf1Y80Mpunq38tv4UYB7IwLvwqVg1BVJ3kJe5zP7fX4wSG2Wz
+ko7+QdURM3UXBkRap91yLynXp5JGJhW4myGLGtyIJypo7LMgSeKYrjUttGgEzv5M/CKI6DF3rzF
rrNWSO8QdjONFM4GclUgYM5FLVdYrTF79Z4hrqul7eiHoBESoBdx9PEvnp2oolrou1ii6Dyz9v5o
0Z02TCsokREikOv7wNv/fiqXKSzzcSJzZ4o1DLmHHt6YITMOn64MrbM2k5yhd72pM7MMyHy/hrjA
454y00NEGyErudVMVH30Qr6cpSZOlF2k4ZQJTWR+pNUyEojRZcwRd9cFIcvFXpUwaF1947xbe9tk
TXoNtJ4SBGLt8c3AZ4gpv7PcNeukQ8KMg75Npa+uY08niAe4jXjhYBRJeqjC2DgKpcAUqa7Puuwm
k/3TNUaAJH3r6HKdSn96bF3m5IPyh6S2iqEjHuEjxYl5FFCxUNWtU5cuu5wHzwhTu72I8o4ySt8Q
XXPHoxNKBb04ach6b6McOWDyD5cAWYlf2PXJ7DL0l2+f6NJB2VHLTppHT3eZIeu3sN/zME7R/7BL
ossFL1JJyfVPoo5BMrz9FF8J6YbkFpSOAlkZBTst38ViyCnAdSKKZnUhAag/t8S9FZ3XE7xGY8Bj
gxT3jf+Kf+ZqbhT/YwqvzojYoVeSDFbLq4ze56qMjMuirP+6WkTFeed/aCZrvRw11HKQJTVW2qHu
vlNM8A6TMfwl5Plx27ysLO/J0ZbHa43k0IwOmN9edKUHQo6U78MOyH72Kbt328+OGxSEYHb0DPJC
J+wjhxWDL2cIhZe+AeB4G4uaa2R8e78oT5YZu8KIKya67DKsuiByUHKGJJ8MpvRXvZhICaVuqdLN
Yw2qoLWL2XHxZ5ozVs3KP+Czmb9E79kL5ORgr+H94+2ZCzGm9Vo4ipK4YuakQgvd8qnmloQDBKRd
rbUxYCrWsgVz8ncLF1RxLgHK+iiJYpCha6iNbm3xXKEpl4eICvLF45Z3ObYGekWgURIJmT7w6rov
i4XAKTrO0tqUMDlNbVMXSGXKDzmOWe7cnnop42T5o8zide47neaeLeu7ZYYOX2kGUx7TV1h8d4bS
lM7E/a3m3Q4v9iBMKUaT0fXeoSbvMxBs2w4yQug5Vm37QLq23mWxi4831UOgEBSMla6HWMpmZOwZ
iKHX+buy5LG929L+SF3Sr8MM93B3AF/cmnVjvj8ewqmbAedgL/gjXSbtqDWZJ+2IhSUOqL67kUZ4
2uSxBW/YCiaMkNaU6FzoRBK17+toQJ0QskaON06a1Jub20gDgCAfmTW4qwDs6icoqx6l7IsD0AR8
CXFN7Xh1mJhR8n6NWLCmebG7h07n67DOt2iowNzQcKGgYSLGRbziNwMbXZrivJRasNa9Tuzkj2C5
LX7z2K6O0ws4skN9Jhhs41TG2ggo9KjbpVQ0exGX4jtOJGPwO1fuksshIvxqQeYYRgkaU3FlI/m8
ToYOD0c17thieLtqEeeY5cpHEXYBHbfqMT3v8l1qxbJUR3w7AumnC9hCo/YyFc6KbXvf3UyvtOJ4
WWACL2BFwJoOrVu8IehWr6Vg5QKuLrSLtZSMTTxIYEyhLkoBK5Rezn4JyUZLBlC++2w2+ZFDowE1
PWZnXID2gYMSY2Yg1ohDEIV5drn5b6AfVIo1dAhPKgQg6jU3brmMSpPz98F3DnVENAl9N2yPyqHt
5bQyPgIC80ZEwSz/kqrfLF8HWBpRe1Mr5/jaIMDD9tj2nLeQVp55j9xpG2pEMhNfH+7HGciQJsTj
PH1zOd3WrkCYbG400r+kvl0kb610HwawP7SRM5Wm74VZt+1gehSZEPXkQ8puY9cbtVLNeLlJFGXy
oGm0u2tjt+yy+FL99hNdHnpf5KXvpnGqZ7OUFHkixaEL3pty3IBhXSC3j6iVejqfFzxAss1oF0O+
UPbtbHqnHOnVVsoSESXxsyZ0eHwdqMsjJv0Ggu6wW9g8SSOpmtUvNg7bKALcU8z7MpdJEGKUXbYB
VG7Cid9aNIGlJfn9gtOuIn4tP1lUxtr82tus57DSCLQyq7AvMUs/mxoZUWkhwUOQdMoUOkVQS08i
j0v0GqusFzitI413+iSZdxVo/yp6uK9pI97C///hLhyux5cFGKMGh4BbfFHvVKl4IvzBTHtIyLxm
1KCxz7dZhBnMIQBtAUpJjST/EjGcEUjG17K06tqk7YIM8lb9TTaPwgmiou6Ip0CumhKG8YD0yHjL
m+nXymgszVjdvw+ZE7WQ+YvQX2JXKLACJTH5StgAhZ9p3bRKX3G8UNv5Fk7GnzvlgpxsTas1BJcp
j7Mt415pSAjJ3FyWlHuRNbyR758r4n0oiQEmuVK5vkhpZSdzLLJQPXR7uQNxocg8QcijUwT85Cqs
0zd4Owr+AnpN/roRGSKGx1nxAQsnTTohd+aeQ7MA0K5bg4PvxxixEw/YkIXUw7sg9O9JoY2Q9q/L
pssSpPDR8DkCeP+b0I4+102ulkmvLZTUJtmDOif9QRco39JnkU7KUtrfRLlptxJAmoCfxlQl/FCC
F8xOuY6Ke/cxAwWBjjXCe/giSpVmzb5hxoD/4iovXvXSH41f8h1rq4uWt1+sftY1KHT3mtZGZeAq
UR1jNouKdgtftV1TAaP5bMd/gSN1gmN6OqV0ZahWcH/Bc2UBAi9yVrrJ88ov7i3Q3UOLhSg9hGYk
EzKEl2IdqrHZ7+DDqDjlGHdH6sl/m+upJPaIbnmr4s6vpZQTIDxetm9ob3NnRjMkauXy7TB3N/o6
7j1W7zsHhj25zkfeMp9PVaythKeW5fNI6EZi6oo6cE/XLbyt9JniG5Wf4tAmzApRd7PG8ojlSB0m
RRPkQ6mr0Cl+JV6xVoB/98xODnGC6YilsJY40LIs0moSBp1s6U6oXPdmyPVBJFC6tcgQ2fKDeL11
Q/LuDeiy7nqA+FgeuRcQLPzhnSgyAe/katCyofqFK/fi2+Ru0OOzzAQp69GnccKJzcekOf7welMi
AQmAVr8N/SVZ/5/hbDj6cRD8jrU1i5h0cbUxzt7TZXSXIz3OBSiwUTmWRmAgxAZLzw7C/rnXwuYW
32QzimVNO35fZhQv6hlmiAMa3o6Y1I9UxHsCTGQDAZg5WhUhn6cwgA8NEPt7IDL7Ed/44rqU9Kth
rhz4fWFgoFf1uncmKpb14otASQ10MQm5midyrEOKN16KyV/jE8XgctM+JsBTpGP9dnYMWcF2qmWg
8KFmhpD0Ae2yZo0Pah5us4mA7zVuUxuJk5fXEnAcDCg8+8DoNEIyL8eRLS4TiU6kW0TM2tnK4UJB
Xs4BvWFSagXwbMsW9UYjudJZq6audv7mfuPEAbB56iH05hgaJxUfcnDqqjbmM5kvgzoOuGd6Q6ZF
x7KVnxMLiZwAiw+Qdot4j5CKLHooA0dghuqR+neTDxWZDDn/Soi+08o9sFg52tkxrI+My6OkKrOA
10PcmpDy+J/caTgIGbeLgYeGq+/F1IwvITPZmxG+28lYbpFJs5ei79S1CqUvogDzPzFNbbYYy6Gx
s5rk0oZUtBwvhNJqrRAU8evPBTFUzU+6DikucVT9f4Blu47YVYDxe2lWVnIjd5X4d6hq8gHqsBF3
imbOQ5BBlU1lQ1/qcbG1LK+WAjQKj6YiwEmxE0CH1scqC5/nLnI/O89a35pJSBSn82CDK4Ezob9T
UD99/Ga8vi231x6c9KJkwvQ/dsOyBus3yExbwj//Qdv3jbWpRDVSWPcI/0MukIGPV7Lu6zvT0jts
FmcY8IiWi9+bcIsjUFzzTZI6JsUYFRwFJoQ9KQKYkhyQe1NKsuN38ThfV9nkhiIYjuSXtUEY3XfA
/hlNgMOwZ5gYa8MmQZO+cJGHYeFB9/ilKKS8J8N3rycl+oa8iv7NrBxXbic/WNGIf5brGYqY1Avb
JpRFjcXdBPbc5F0ZJzmFlcGuGvwaL3Sn8ApIVzi+5NLRXjzTfpeYaoF/uwe9KkLXIFtvYpYyw5PQ
gYo7SxMyn3cGtyyoapvlRUlxu8Zr74u2EGn0BKW6XSnEl6d5llpmVdUNTddTZemKKvPxdtrQdHln
2/PaD0Bdn9VFwUZ2yFF83Xm5JT8Uk5eccCjn4Y9GgqOfV4JMSIoNoB7rzWpQljqW3Oh/hsBdtwMV
0J4WaC3o3g8EqbWWJcWEU7wma6Q4sTfF4feQiCYG2VwSPiJBcRmYRXiI87xj5XOsE5Xme2RVVGA9
+Wv1MEMyXkqz59rs7bR9Szv3jPka1fkQPFyXYazl+x3caJV5TGqp12+QKHcmilKVkel1HfjQiKi6
boVsk6IZQ5SZdONSEwVZNdA7cLK8bpNXiaseEYmoiBP17rroyyICUW8kyhiuYy95RUA/emncMJc/
bmb6EeDESOYywJ2bYm+ONAMaLQz3TGif2k1eE7V0Ds2DQFRCwOzSBqZQPGGcNnW5+ZIH9qe52PLM
lU/OjjUgeEL8PLxbSW+JZB1dulwbzorGU651+PszYKr6c0z5fbEFprWeEhKAlIRtx9XnOeuW8drz
ei8ItmIYcRWHitTrWbP9aqW3+Vy8i2vbMABwRaaKi8RQS2NCipPKEu0WbEtvbJmlA69/RxJ5i4Eo
3ZeJN5zH073xthwBJnU2L928GAofZEkoVpuyDxUWk6N4B0GpfhxF6dFimYnzfZee4C4Zb8NYOOFx
r2pN/kp1x/yWVHfGq/Rg4ze3N6rGLrh22SwzoSHrnr58qV3dV1dMDvCh3DymISsQZQQqjjBa1CXF
DR8gf6FZDzx5iR20D47YLBTqLSAGpvGGEz5aiw3mHXfQI0qUOj8yBg0/EroyrzzfarlvH+0qqJZq
N4v7HAZT5VVUWzHPE4cjgnxfgmfem8f6MF2tGwqY568W+MQwLilycBuYW/dNKot/Opb6JQk8ULUU
x96IYfYbu79DtpMcJUwg4K65NY/1o3saF8Zx2QKQ1eBAzKq0cL54TWGGNkYYqS4738f9BXnyJj6C
ZoTmUzVtHzF+oekOXxnz+dDGbPgegLR+HpFpDtbi4hHErLQHs1DvR5vOsLXgey/dH2EtPU+BdLcL
HgOC5tO9nJitwNsa/szZsZHU/N3ihtynLhg9v5pG866dd7gR3P3W1wqYKmF2u5jTdMhW+OK8lcyr
YwJpKngsoh3v+4sx5cNCqQwQ5ZeHt2PvaQRSFV8ANb4qEI62qn+Jza0Ts2IWwzKKDax6PFcZ+DF/
TDtLs6+WRZc3EoD7LSeD8XKMTj+5Yn44SC8XpPtqMGkV9cPDZyQIa2BBn96iWmbdbamSS1sBZdw7
uf8cbpitGqBPIchtPAAhfs0JHwKeXSfUsUL+yuHQBZoGvuSL+NKXSXDoO6MqZ3piK+juTDDTEao0
szSqmlfaRAkxbDt71x3unIO7ktnOo9qsNcTSNe4BP/LvlIlZIA+ThMJ2AFzUyoos/EYbMQLN8uTv
QvIfgE//BckOHO3pvl8+W/PbGvnf63uxD+6jT06Wj7awKOvtR8Ppo1YnCZadTIpEyG07iaW8O3Td
XZh7i2MFAVrYLB4WwdfgN2KoVQDOJAKDQ7k3VpKVGGMg7DqFQ6HmVDKTa2hWurgORr8mhgWrGEbm
aovIxHC5OYNGR6aYdDqu3yEesZspwsuRs6yyWYO2iM8eaDiVUy28PWpzkr73oSgvVEyqAqUCOMWl
OWUxCfwZXp81XsjxzAoIOLGPjxgFcQaov/sOX/wiPJZ+4uXxv4hB5IHY1ehK/4DJ3Bz96S59Qglj
wXuzWS+cuMGkCzpDS/Wvxsd5s4v7HO31KlfjW+gasj740+ypHcWpV8AEBjxgqa3YAAFpaJGT8r8I
QRLnuN/r5vsIF7SgLK3JpYR07TyjBmLPr6rNTl/4kQP5OIXDGboBKpRqvg6pDisDhMBJhM+D7+EH
OuMPz+OripuDOZdUPOatSqCukxqtMfMEoP5iL6iyeYUC2ygymYOX4PZDT2dStSsINwD4YdsBjLwr
i7FPWIWrJfKVkUdGv5oO+XA1h0BapC76SnJ+svTpVuyuaZ/XarXc8nwh+Uaikhv2NC7vVSB1G370
EgPinf2QwVc85PheDuSL4oH/De1xffTaxvwBIcDVEKKhfPyrCBfzjrRS5a+ZgE1asXslMweJVZJZ
bwG7+Ct3YfcOUF8seuM2Q69jpwey5lLa5UghKKAJPXARUSmpN+JzfAEDf9vbPIytUQ9VzFNkFLpI
YtPbvP5ImUj842fJFo2G2ygNNrigoaq+FOr2KmVJpba7I8q1bYw2dZ6Nnf3xhlt8bM2PdQ6aoIEw
1GKE1oBm95CgWrr85I463OJahMoUyCnOzxDsLGXxHhiU5MEYEdcm9NLQtAKCGIlherO9qNQc2kSv
m4ocXn+A2Z0BC6zyxn0BSHKKYk1YyFhs9M3anRg7Cp3azuevLsnvQkoaLNdQvxGHM2gcdENnuEUL
1nXdn/mJt+mnbdcocIAP951z+4EljyEX345FEUuUH4YXAsjEaJmIQNiUIB20rAnlJIfr5cyvnBCG
kuLPtO4R7WwIw4XERzwljJEnZPfRvQdDEx39ffZ7HP0/NAmmjcPI1I5UjJd5Tpsesg+J0pK0mdOw
4uB4JmRN/nnrtx+8BHQu1vmJKy5WKHHLXHTtabpn5gu0SzeBBP2E3j94alUTV2lpIoWRbXI+eHWS
zW1Uui2mK79t5dzd9luJp4wnIaJtS5ixRPPt8tAjpsMTX+FYsKJGrSvvBFqwpTyLLPfk2qJ83k/3
HrTUVdloidXRq7OFD5Ey7LhQ39vh0CxITq/QEKssjx/XycXDq4XHuNEsbv3Er/eyza+i/mO7cd9S
quMAdwdVE+NJjkUE9fZx2HtG7CQ2qnU1jCuay7HMARlPBMspdelKcvIWQZ3NJXmhFEobzoq7Zzrm
mSsZetN50rv/W6JlgnW80QUPdZkmzT/j/foTggaROi0/FzNMJl67qCyZ+IIPOD/OwAQ91dJUaQAq
AcixbmGgNOx547RHReZZo5GqchwUqXSdWS3DQPRn4qBtS8+165LEZ+BidFcrB58zVSuFNJWv1IyC
H2iV/nRUGgK7rD0bfichf1IXX0maKLkZKNR2AYxjiBaZW2Tjhb/v7NyZs86Qqz2da1htr2HTmB3R
stT7QP6WYvQIxSI2eVmjPVFDaqHBCFOluy5Dy4G/jAaZ62slFb9Yz6pAqJi2s4EVB/ltHw9Ab0ni
H8mPlo8T2DF/fZAaw/ChL+rwe6YSTZ6IeK2M5TmcLSFEZ2jHy5igqgPhbCUS7SJYBeNLDBXXx56z
MWRSAt8fytyrQKvu/4+v0613lyfeh9Rov5hrCkrVQLSW2iBNTlsX3NLeKvt5dzCB/hZdbr78ONW3
jmvINtyDRPqojhqNYPfGTsFYrMNEBEcyerP+qPZkAmZCYtZSG6x4ra8CfF9MrkdIKoVMy9bDCbzv
zfFfaTIKxviXGM3046ggd6DB90frE7VZ6CNUw7nDQeCbycHGdI2GDi+4+HMuZjEHbU507B+d2c5E
yG1MmBlNCgpRaQuC7e0ZjLuEQaxwXQqWSqLOPfGF0PPoSy/q4LK3BZBSv5WBr+T/91BAttS6nopm
lchPM2TItjmPILekDwgP+Ry1d1Ff9RvutbPm5re7olQ2QMQ0WNMpkfwClqi9iCLcB0YO/KdZcpq5
G0Gb8AMrXd4n4Hgff+n8MswnIAkR99NAXlKU8YW5NDc4d7CKppfQSEFKpxXBHWp5UhS90+P2XyBX
zuAuxgadd1Q2eLLi7amadvjWC5wPV1vM4nSehQU7OhaiIjT3HloWYhydAqT72JUpAJksYyCzTd8O
PcghlqdECGMpJ5ntQBYGB3udi1w0i99Uz4ZD5rotIGBNCkwVgd/alXyALrmCjnU4BGAVmB6CmQxD
JGu6iK89yptgVoSnfPlBB7f58vAymoarKogU4N+Uc4iM3p8iX8uVo7EK5AZjII4CoOJXbNIUSk2m
01sKEpB0YPrEU5/LT5MEbTeCfGVZJxV6vIU81bG9Hc/CEGcR3P1Tj7bMRoEFEuEiUsxDIqFD8lJ2
b3omVWFkP2tuZxASWOju0dpIXOaziTJ9WXR0NFJ5b7csKhrSQTqErLVXZBLoawWnGuQ2sFjYhqWY
8QSuEhjD5kvTO/2+GBdIM6rczUFDitI1ZaTh5YMkdW2izV6EN0HDou4vTGL25s5U8hfS4NIp6uaH
F6y4LWhqGatp5O7oFVkX1Pqs0CPU7dD1u8n+UOTVypVXKm6P1vDxpMmt6setmYgVRboZ61qk0akn
aXtofT+zliMBc3ILyNwKrPfqTKEmLhZtCpm1eFtazgLCe/9S5a3k5DA9YuIZsrj1NlluWpXH3LeV
+8azrfi47Az6BrsYhSZ7RTzSO/OS7bvWHerKQGmgYDakj1G5mnQUgcF3/wVi7az/3C3hAjcH0rgw
ypcLRcWtqu5FHouoQolLono++B9rLeGSPnuNlXeooc2FMrk6WsSfwQiLJpr3tPdZImxAoBYN7/0S
3xfZUJEcOnFnIOu9+9J/1nHK5fuYQ16crx5WRAQzVK2a7TQb8f5gL6w6Xkqi9wnxMZrCscJP5Dfj
X7YZ2k3HdlxNbRan+Y3FnEdQ6C0CzDlb+b7HoGzEwr0v1XQpBSIoWQjPuKQwUtiAm5ZXyNzmc3mt
BHkrY+DH1h8Fs58Msq0xYr1qJAPAniyOy95wdImejq+6jSV6Z3Um906bDo/MKMocYs9RQVLwEkUY
J6FOb3jrV/yLNJ58cc7iOpjWVbLIfMu8JBkpQMlIPLr6TFHr+fCxHdO0h91wqF/4qMwWWiFEzllQ
wzqnTMqZ3FPyYN2lNfa0I98h7xeg1cLllKUY8HpY2VULPIROPVGqPgUKnsu8nXtDeiEa1n1QGTjW
3HBSyWxZOgsDv8hLNrptqy4GO7Zr2JOEIssy+KAY6Bp0+xgsZuB2NOAyT2m3Ncd3walGdmiuSAmj
+qgf94iuwIulGeoO9lAXOcspwvMAksgbG4FWkZWM+3fHx2FY36EWlZZfPQNklHcMeGEUFLU7sCOO
ilhTxpSbPlkQF5hgqDOSIUeFgLh6kPoF1rCwjM4iM1Uikv5rGBPxazE8xAKblCUXLgLPlR2B1OLG
OsPLM/LI5MF1oLp3UUQpjpfLQCZUmg8X/F3TYLz5NMI6AM6glDohsTueYkevZ6FA51cfwa0J8nzD
bpWjh7esJMXU5yHBTy09XZfh+E/Hu6ZDPzjJ8bZOxpZfg7ZDgcDfXNTahQ3jctwLQE8yLQ68I2Zl
u3rFb8egk45fpDe0FaUsYrW8HONKE13hDG6h72gAS1+GRB5zw5995biRLKIyO/yJ4ObTcgQ4YfVH
k4E/ADAqmGAOD0azEWcSd+UG3ANaAUDGscXiaKxUPocHWLwVsl6jLTa44+vnQ9fnCGaWVJqYlOfX
9091sEhGrYdeCDHxTMkiY7Zv9TlP674Q+P0zrryl3dWkBAbdPmOd55phVcIu0uWinFJKxyskj8qE
23cdWozIVKAkX7vijBde2EuB+F4UefyfsIDL8HqcgPWfFsxOM74Y5K2RLN7lrId8VlkN/G7FJ3j1
uMWV/JSXwoCG0R7xOgVgRdKxNtgINQsjSto1XX1oQCokQj0OT8cXS6hviW3jNqV8xtSOetO+BQdN
+GQu7N+f8lpTNqo/+2vrzD9xAF7/b3lDDsumrkaxmZvNeFXR0Jq5vVFRUToAc1CdSPTh1OFw0vv0
Zas1x79p58K0NiP8Wb7Zyy5kJgx8cf5hQ9zSkPxKF4eqW0vvOd2WluaaWu5wH6OZPAAVbb1dyDz1
BXMpVfOfJ8tGQ6B6kKDBrZ8yTefRZ5TO6fR/Y4C97ZdLxESRNt8hV5bz07632Spk0DaNKkAY5/4b
Z3bXHRtq/haDfbQ1XiBhxdl5fLw+wbbyy2CrUerRW2YNHDrrsijnxxOaWoQCZCpet9dZ5EdU0Tti
t71tEYLYxeRwSv3mrb/DcmQiCUuxQjSdw/CoX08bzRxSKs0w+5L4EUw9ueMHE5qDMGcyyzy/L6Nz
1X9aumUIjUdudWZTB0Q7RJynJ5txiDXAi743CJVz4yQZ4vDp8N2P+GYLd0yjYsjneqkrrtAjMrv2
b+c3h/MAdB9PPRbY11rRXWtbfGgw5ZkByNzKS59olEfGb4YwAa5Z1JxxzcCkrXjHcTzXEC3WZ6NF
WppZgl57U0s71/ZOceG1QNEpqpKhgn46GfMKWxH7ZI8+iiZ8dlDRN4MdkowCD/PVJD7pjPLYuzRi
x7E4de8v48QK3E+VUi77QABsFvVEtqw+7p4yQsnA/H0VRMU2uyyWMA+6mB+yvyvhf4DS9EHmlqsD
kR9fv8meF4b18nxL6icOds8ye4pvjoySuM0Sfzr0eo1P7x01ZNUq0SMgF0X+TJGl5DnjNuVNvmBM
Q6Mw4SJIbXzZGhE7XazprxFgaIsnnh5ncsxNY7XRIWBPqfa3Di5nLMSCy8d27EVRAujd54ZTHZRZ
NxJL5ykfIOPmHhaUwntUcaO4op2ePvVOr6qr6L0of/ljU6icPeF0qYw+uxSHoAfE6DMzd2NeWpd6
tP1vHEuyqMZBHrN9i2qLrWW8CMNEumP9PlJJVJCGaSYoM+2O2FMq8wRNE+EnMQe0BqPxgtqutnoT
giw8oKazd7NdauOxBwGQ2W3FXn6hvIKn3bPeZJ22YbhLvpNSz+TPb22on9x8UD1Gu255ngbzh7Lb
EBBy/vrOgN94rfiPMsOKUz14pyWfZioas7Kjg+5MsHPK5cLaxWKqFmXuB05NnTrKToB/hUcTLltQ
1f+HKYGbxJ419MlqF6LQqjkE1GSNQO/1YGqHmLk7FQE+irr/l/F/PfWlLIQ6kFUEH7EMcV42obMV
hGwFC6rT+PWekS7mKgxX93jOYXjkNMauqFLnphKCYtohQiGKwJWK7LLBcO/fQg8OfjM2Kw+oB90x
DPkehoVwbA9AmSxX7dhcVIp5w2bFi0dMuZibehugJD6utK+3eBmBus3Xc6GCJnO6ZQ7jV0Sw+PdX
mQN+ak7XyRlyNkD5Rfvy+xXSjhVIXOps8tw56IeQ11ly0Mil7KPzPhShNkkLRcqnEPvo5hGXyFm5
YkZL4vjDYCLAiI+GVaKFZ8XQfYQos80L0i+wO0LNeS3vRMe35VaXSYAPUiUB8dclgzBq3we+0ICH
d/u2NwXLSxc8/G5dRnK5qo9brQykV7oX3KczGBR/cOcZOBCt83yCGFOjvUMjwU3f6+xc1NWGUjY9
nbXEa8QUua4fevA17Nbjx5CLf8eok4CfpZb9Dh/uRRXynDm90J5l+KhIDkcvt057Qll/thzYU/qb
uXlBC0JAaeRJkdl7bbIgmvyJsQMhkpOYSppduZW/J2dgyqg6WI9W+e0nvbIWvr7hhKxBBs1U2f7U
MvCiF4DwNtYq77n6mOwka7MS/sAYpLf910yLnUVcUoFeff0vVj9H4kLUx1RUfqNVK+HKI7bqoycz
/cGnCbDwnP3P6SKrErMR9ZkGDh6ipRloBnE6plkQOQYEXFAr/+tC+uGbglg6+LaWKUZLvIicQ0bd
O70Okw1eKFXluZfZ80ro7H9af2eHJc0473Zc/Gd/WEfugNc56S9hXviODPNQxT/x9SIMxD++lgs0
FbkzyWPMp6COqbVYpGg2MJtITd5SymOLg1I/DrQTuS8v2bChMLAvZboSlAzlZHqdjg58VZiSL7wd
+pasOzsKS7FhzkPPb1My01OLGnka1F4yVHUSAowtmK949JYVUNEPUc6dK5b5hc7SjSvJXyN5Y3GY
8z49hbdwuKxS3WvW2WUVsql3w04XXgd1v5LCw/+cUZJ7s1FEP5o1uHfw/7jdst0hFFHZJfNDmHcq
6+z2WWhOy4XueMsU4s1SGu/YRz9IFyuV0EVV16QswAbsvOOu3pVEU0i8cdTWTPGnK5i0J9YYt8Ql
nuLc3YQLfayHqcHKpGIavZCNlE063Mk8IxBJEYfAme3MVn/OiVcCyIYzlcapwtjCwL3TgvW5EqKk
+HfY0WHb+aBRPuStdOFqdCkr8M16JIYP7jmBy1DbAJcJ4ZNkKNEn7dtxWGUyOpKt//D3RNtskz4u
PqgSu6YzXS0yUVNkByBRU9JJcGV6tr3ddFMl3uQeUjnDIBoNWRK2g5VtW/YmvZYrVjtdwWqE7wM5
yLBouJeg8kXjoHJ/FQTt8sjo0FpWIKJrtA++CNPBGOMyX8xYAaDqXC+MucqObBQ6zHbEBpcLoeCd
O+2Ylg6OZDhihi+m49whmmrB8UiVGatDc1kgVQkJBvtrqXaskcdJmlCVwSfk/tjkfES28niNfy2f
WigwFs4DVsScAAu5cc2U8DrJINk/wCxgi9hXDZjZsxEoyVM0mTC0sCHIqFb++jSmRq2q2H+jnclR
odKNsDvsYUYyo/wchPyaAsPQCsAxYt/asDVxdkcWGI5eBeQx/5/5ZgpK3VxgHPFlYkA/1zXjyB+T
uqF9ryHjzAnhWQW5LtTImz3lHZey41Vvm9Ns6XtLknlFa4ndN5otNe8T4d5TSp7ojFL0OZk4ttBk
1xjATlhO19lA8VCC4zORxMdWdg3vSIuXRsAMhSuPe7s4bg0pIqc0wAbWKed79V6hl3GlrcwJGTMd
wNWp1ImN8uVBeJjzUDa03jAsMRHEIuC7NiPw/cFl/ToVY/a2+znkFLatirrvUqBqhnEXbmQ9QXbw
4kAgFyoFxf0+KahvqCjMQMgod97WjD6cVDVuO9IqvCi+BRnQwH9PnlGTiSTuuOSP1xUe/HYh2ECk
kK/DrGRZ9rMg5I/092dUXKw43b6yq+67FnXsusSWVSzkbbeY4NvdCyb++mh+4wrQ55OXLaT1sJaE
NgXxxnEObXTmKDF8f92mQ90KkmhQEBjrBeUCjkeOVp/ZKuX3HWc+AeUmY6BV1R7xAXvfUiWtL8Hk
CkwwLhwCu5gxUfSL6b8RISw730MDqmim0p3Rp6jeqPfwZv1WqH+pCt6vCt1UvEwVUgWDvG+4M8Da
gfmVvej4W9M/AlUE9UD6R2QEhLg0dZmFEaRmMUhFGv/gw4Hnm4NgO06hYr3e+EoD1tMxoM367N9X
GGa+4g4/6Ewq2ZZ/pJPtm6em/Tl4cAEvToBW7q9WM4kZRSpF4sITM3xG14WcQmUgH3rcB7tUgYaz
4WLgVJUeV53MmZrbzskihzByfkHtnUneX76Z/GZvmOVbFjWnKGseIzRXBS4qkS8CXyMljNsQAZnd
8lzrB4hNP9MAPptlc6ZL54kOyKRZkWra9bo2GrRiQe2yUWyq2NjWDNHc5Ri/I7XFQKa3bZr1dmoi
o/8TqLuKVjcTqj3vxkXWpoRN7ISi5fKwmR7T/jT8FO236k/LpVRr+eV1nlMBwWBNzPj2LAWccnCx
TOGEJy6vY5Vpdc8eACLi448VE9yniaJllE4aF9lI3Gghw0SUbaebrJ+nMhSJpt9CbgBkzMgeqo1W
+ZZ2p5B7eeBgtbGkahj1iqCvtruH5VdvGqfQeasW7cjRGJrR6tF56uLG5HYMTvNGWfPSu1sgIDxi
Hi6Jm7kJMKzeYJCR4GPBmYVw+6UBKM/tUTDNcURHnTw53J0uA5kBh3/TYrgTEyh8V/MwlXaV2vgY
GgVu0Stl3qXMlhA9wjth34jYKXoAmNWFSg3JMLalcr/hSTUZr86kTnvad25qR2Nw84ogeJB/Ommw
AWJdRvG6vibz9tAowPlELx4O27vKSbeaFtSjDZBLqIpxIaiZbLTqWZiBpR8q4Em5HlSP/yh4vLhl
Ctr09T9SUrlLxUg47XcMQ78ZfOdUkevUIqbBuV3R3ZqBQZ4UItij5xbWbh8mt2rGd04DLvYO6B8t
DWvMuetylktWPPD8QlNxgh963M6tOmrfAVlBdXR/vzERDoMXiD7/Cl5f9wPaIG+NgvIC+Rnmi0BB
J8LakOzWAYXzee2zxA8RyMnNQaYITUTerMz67ae88m8eCIwNkg6yRTjWpCBMbCjPjvgbIwP/HukY
TnZowo9l9edVX+yR8sdI/NDr+emC2NHkfFRKf/AJpMokXNuG9h7W7VsfLha1CdT91uXToO4hOAlw
Y6fH5Nku9sDdnxKlJhlzt1OQAbYt/c6GjbhWq0qNKycssv0CsXHPOd1IwoG5xJv5YCCs/qazYK/x
Zy13Wlw59ke8GEJ6zaggj7ssYtEt8i5oN4+it+O03N574pBJzXtQ2miOEoZrHjzUxK3nHd7ic8u3
k/u1neF/OGev4nwufiWT/ZnZKP39ChOu3+B2rRDT1UraBs+Ai5c5/JU8o60QWnhJI+2ggMNAWohO
4H/PspdgB/1e3DKivHLuFNVx1kE9eFSpjh+wNNzHtAU5sUbm3GWdNmJPXkOuekGq7Upf1kcXGiwE
8TFuPugsI7iAn3RLrPl+2x5/gmy4XRTLaj4SZR6dlgSmgXhPAuj4ICMKWg0pu9HqWWJq0ziZZPtX
NhVpk9Bnu53zfw/BYsNZPxAMSCf3nPqyQLBdffv5ZGhCyE3DkIA8twmJrtk/rAIf4DjrP70VN7PY
k3+cGAkzDx84+PsFGRqkfxCkcF4KWPEgLTcwB/Ts1Ch2J+Fn//6tvWbYI6pjZsFv3THA5Jr/As4U
DTDfMcMcehoWbX4sukvUIA9NG0MTDlDKiwcm80UFQEcTfa7Y+mJ/We24PJQov0k6ALIKF4tPkRao
Jg7pGOgWTvPBYbr3YtkQmXK/rwzQMNeO19HHK6l2bVoHQTgIJebtVSj+xEJvXwq2tB5fvW3cbRAY
XzBNYzJHYAGAFwZaVdbSxhrcFztylBoRCbmUPrdBQ5UFwdRfON4io1S79a6sVUK8dBhko1Z2+qIg
Xv8d4LR8roC4yiP3WEGFnEkAEzrUiRbAzfDomOgewksrqaOpMH1FYm5+OmKaOhkx6ynmGhMVNB6Q
e2SJpkLwkGF676htBRVuwwkBizXzUAoVEnQwDu/yNo+WLXPLZxCw1c36KP5nURgmqGWS4ZS9yk6i
8i3s+P3WL5PkW6sdmBrbRDPPpLIrCS5nS0h4SIHKCMQBC66KBKGhklACsnX7VoL70wCQ4YyNQvhB
FZXq4xky8WTGC3gWDzC+YcudzWvul6yTMnMjzmz/hVWbB9wSzTxYwZTpbO88kRjzUFJP1bMKa4g8
NeTc4DhKbZahlX8eewJgMaG7iLDo5y24NwVGsJWU4/Wrn8OsVwo0sXPvfR8eG3b/D+fcxMtQHKwz
dr0F4riuiqm2BWTEie8so1Anuwe3sxgqa3dhvVWBZCHMx6bY1KSlVaUe8DWB9KXuH1JCdYjms3gB
qqdw49BJB5B/cDsfEKGEfviUQlsEVz5MDZ6QMaW787ZzSl77EQ43yfSqglqxFRbrl1T2wCW5g1t2
HhYKXp0erA3sVOV1JOHvGXZRx3TCs/kaiHXCTJjCYfccXu8vRojiiE+3MU7Ra3Ew+hNAnFsx0ESg
nM/BHn9Qeur8WuvwqO2Tq8mmZzlhAhu5PffNjCCrAZba3Lixnt0SIUtxQC/jfKtp5APP/RCMm9tG
YE729Yj31kY1lNzbcdzB7QPaZsGy2m8OX1uHk/ypQX2gphMaHOF0q1JNpjLYE3qTaTvHBS6yxjM2
pn2Of0C/rDbW6l4kzYsc+dbSlKxPaDPHt3FZkrQbX0GpkaHShj5jlj6hgXNwmQOLuGfINA87X0IA
9lLUSIMCpP5Yg3LPYrH0c/05S9v5YKvHqe2BcsUy7ZzB5JMiVU5huDpY1118UlRyyqn/SwMOaoNT
NJNY6u49ZYCMazlxwtGMbjtVvDcF47Zy+iWgzB5mRw9sUqOweU2h9h+yuhDWhxljzWxjVIM+P/vF
0kVWjL8Xa0PZzFt9M/QKlBdnuITyqmILJDU8EFjaED0cvi25vEbGAZq8iTKwZH5TAbSHCxmFnVJj
CVbiUjG5KtfnkfxLBVeNmiFc7Y+zZliAIkk8AfZHFXCUkQhl0ycV/sPeU3cuDfRyp8nM4PpPR4Eb
e4KYsKjIhIDSHH3ZL+awR/ntnqyS44pJvT4nAfuDEpnL+8HUm46Rzb8ZwOwXkI/XWTsvLmukF21V
+AEbiLCO5dVG9s+L2sGtDGsYczey0hAojV7sNbJWEuFA7wOArgbEUqqWqIpP2uaVoQYhKH2s02qv
nAGtfsg+n+DtaUw0FBGN0Zc1+g+yTD+OpJ7cSEPTr6tJvYwqAMHiETigHcJGt3nLh/KdHEtKoajl
y5YcogRRr6pBYWdG1DRPZhLzmv2z/R0LNa3SbE4T0pn6esdEUOaXqun6Y0Va0mEX4oVOdamuP5Jg
P2BI21G/I47GBcPq9okWtNVebvMHtfejcJqHytfpTsgCDzpn7CemlXlss0hugSU3/4lJGAJMrqpe
GXQaN+LOBp7ciKKD+4R42/QWt36SEqNOiSj7ugZ1wisVDBwKtbSUFzPujHlAKkhBet/9KgcoxPYS
oJIH4UbOXV/DVuB+F+dl/EcBQob2quhHhdhlbJ+wHf3/EfSvuffG96OiMWptBqjqKvPuuovtLjkF
DA2gaHGa5pli96+l3AzDqU6p+eatQt4D+5tJFGlEvYj/4LyHhWG9/0SHKbxYaofbrud9aImUhpHX
2LGurAGjLjOh91TFfj0xIIIPibddDEPIqpSK8g4l9JXWEO8gEwuO5SVwCfLlqXm7USAT2sVLhvJ2
ZLK4Fp4SN68kJvffgIYnVO1CARQ9VpopaofhLle1RuGmLVp8o4OwPwQiY2oK9ZpWwp/vJl0q/wsK
1vRBJJBWD3TZeZSHZgxi7tteDLxUkA1gxNf7doKRz3W02JdlP/1tvEvPEt2Hj/oLNbqmcL1o/3Ex
D3ONOzAs9QR+qkQJqfYS+9WGM1p1+WOwXvFd+iCGzQkZ/5E1+vHjmq/LCOIUu1UFi9y7OuiAGJOD
CCOILmQhGWosWc7CorQGDp4a0k4nfVFfqrH8/ed0nc9zZThQF18sNxSZhQVcbjGp6l/vaAluEvS9
vriDs22t0HakZ6NrMBIm9Lh88UaHXm4nIt8PLSflZLD0c8GvLtpp3XHWU0190zIbmb9GhooIsAI/
Be9195ZB8AydveBSlb3BIDBsLEALf5wxZ6lDMEvUBvi6pkvbmxYfUusROPMBcXCMdOPYyH7gIF9w
7VIrBkVAL5UasCkZpVpU/p6c+WOxfRQG+HCP54NDwY9apxqWpi2zS1jWi/3aykG9YY5USpk9yyQ7
VCvc08LV2ZS5vJRFgPhTkU1KiO1c8Vh/okF53W9FB5z7GkCWXxpceYRqgyNpT3aSC/7Byknyqwx9
MgYeo3ROqZtV0NIFSjvQBmd+ynPLHTs64XCjWHrSjtsfSwZC6fpNF1i/uz2BrI5of2jOvmieh4pB
W/IRBkhxxdzcz9AAiIqn3/yxzKxYqOjLJzz/lBScG6F0JSTqSmGlI8/nyqLglwl4k/Ey3E+556Th
STQ/t5PoyrlUaKuXFkKh2ROjjL4/4sNxuwGDnaSES8wuKHxMKKLGhK3+KEqUU9TQYo3BzzvZJ6Aw
V/u7OsNWvWk0FIpcAzZiMH3RlUwWLSPyNEXIIHeUlIbRcdNpBvMWF78XpmbpRs44n05+HRt2Jfv6
ZBDi+Qfyc9cSIAHqLl9yMTMvPL5MmIAIA0N4e2kEQCoUcidPi2N5x1XQCFtnqIu5f2H6d/PZo4+I
JyjsMmaC6hR3j1jAV3pUqQeTICaEZAgAP9htCWATwyU1+DanwQ7zNFnJ3b8A3LGPjoS6r0NqJAI9
T19O6fWuOx57hbUCH/pXhZZ2aBo76FcXS1ht5RcgYorbPJgz6aRCD2tKAy4W0nhE7OPNSg6fPoLP
QaMPfJXoml/EaskUG5LwoiAkNR9GAcVfZuRcdbFdbqN9VjeEvB0p44mwPNJUDOuS1d5IL7EBc256
p/YG/5hAYaivn/garHBeeEG3n25PO3U+27rD+YJ5+f3H1sHVn/aHYpXQp7CW+tcbVIsuDkGFW+Tn
U0uYolb90utEuKGwVxbB264cJA7i2ksntZ+AGBohCLJoQPYSYLH5mGGi9EXqhmF3sgny0kHqLhiD
Yc0QFgHGBs63JYqV+GnkcLZaSp/TcsPdouXtEfZAtJDJ9w2qn1rS/QwRaUyGOCuAO1vRvNbdF2ZI
qErBZ2wtRMEHMYvDiN87Aj0NPFbzt3bXs+BzA7uvvChHuGnN/BP+LcezohKzI1purfMwHW0KqBHx
yWrPOIFQ/1NnNAyiuMbZ8EYzn+BMsQhqqwJE/gSunOY6arN3YXKfqtJM7YxSnVNwwwWAkCarADOq
+WbEliwt65HoibYrKysAA9kuXm+PO3aQ1ZM5sH7puJx93s2tDPV30ui4MIzayY3XbvDOkJe/W+hl
mm1JCFoMhkerQhR6XP9OB5TYgCRmVZlTwlRqGHgpZJ+2sl0WnIF0FPjV3u20TfTPxs7IdpVQAy7A
wTrJ2foJWB+52MS1dmZtZoQtD1l2wyQKeHJWHfPVDVRfrnaMWo1jjf8tGOTnqgGdHVp5GKypKBbv
+d8BjUBGssOOblUow+nAArj1aVbrtQuGImUkcefMQM9cftNMf8y+otFra97wpyDV4SDnI01bmcsA
S/2RjsMN8OhbuQD2wSgpGsUvPTpdowdZizrbeAfvpEPuHhCx5CPCZqM8jXtXYVF+yMDOoBJJGP0J
5cMKKXJkCRgSE8TTIzal0uLV8aBi4SPXG802wFJNIzUZzSt8J1wiw+BDiH1Ql1HSL4aMXlivUFaE
ZG9W4s2ZehHEb+g+Vg21zdXNK1IrI3U7bmFgDm7foGJL1s0Emj9mo5UxABQm0Gb90TOhAeRbuLTp
Qeaw2CniiKGNnn0OmE0ET3ZL9Ol8CoFnSnpRuUZ1J/4qxaEqSrq3jVwgD7HJbwQglCLPEev10JsR
XG1OxQFggar57GGUCbp+tu7rsas2emC92KPK50+E03NHXE10YL9RaaaLmoN0uyzRnrv1y7C7ctaL
MdY6EtcceC1pLZdnyrvXGgDRFRMziI+lp96IYjYJ5wYR/KipYtyfB0rDBvN4doXSjydpaWNHwJfc
o8NIk1FLRKIBr/WLQ4VCRejXUH/nU8RMsrHhxumdpWEebKHNMpIqokLgDOaJk4HLuZrkQUPBsQCj
r4sF0g3O+cHUyJi94VDZiCAdpo6WH1m1uEGNOhdyKrry8fQC/GbJUxYkj7XIfNtP5+ycQ2ZSn06B
bBRIcJoh/k6PPcRdVmEq6r1h8RtvgAnBkEVdUvqNBiHn+t7A8dqaNJ5uI4ChLDwO6P6mk3Do2sEx
uicje4wvdbkDURHGi3ZirqlnfvEj7kcy2T+oZdKcZ+bM28gbhizixkSHnO0P0s3u4LqapWcJUJmC
ZbWKXHPKe4z/o38+WvCp/Hb4Gr5BX5q9R30945CuPT/DemndBDx0roNUqz/CnVIgRHR1K91DoVzP
TnJGj5NyaHMA2oUc/ZGiWna9rIm/7e+JvA2j/phUs32D8+gGXVYmg9bvV7JOCCg4Cgvk1JEtK4xc
Mf3Eo97U4Ud2TduSS3YCajzeMnZxv1wM8QuOiPd7B172pnsCJ6A4Fyqn3saGy9YBfzHt92bf2aRO
SIwHnRArEt9Z/hGYixooHhVGJZVJlKECItJ3mmjbSjjdhys8t7XY+BPYlkF/W7EQf6dATlbjZZHc
KG0GD+e2KUIucq+yavSs9w00tJ1RT91RnaI1Bm4tgIVxwcdbmGl5Om3mcOKQUHIyl/oMU2qg9f91
tJpXdUMBpZ/0OJMFeGlRePUUY7Q7JSs0bWL6GHdJB7Fu86eegOjt4Eo6OzgocVQH35/fnjnvuvpc
ONYDPZM0/hXpMYAKIbuikf+yphJtbo0+BTS8R1JbvfltUEUAsDgUDpNDQ7pBEN33yjJFhfzEote7
5b8ReIS0G+b361ga7xC/FGs2kXIL7zqmlC5EgvCRZfNWrNEhysorGenMH9U4Vm/wYUHGdaj0unmS
FXhQH/IBmJwPpxTxokGdAyAh4zcFJOqdNa7SCzeoutAMQXQ82vJ+1ge/tlLZGt85z0KUAw/AthWc
9Uiua7HhdBctR/PTASX4dBrxsLlqwBfYYQODr2ZTrLxVQ02LNbXzf3rkvmaUX99fB4+cjDEWZkiO
1ksGFeXhq0WgUj7BQVYPBnt0e29FPkFkJ7BzLrrbSoIGNMFqyaweWdFPB0+fdPF2TdBTMCeAWGL7
ibGsn74XRuFR5iAtHdqYI7TGTlzPAbJ0oCxr+inS2MZsmdFUTitLFpmEkNIJ1Ox8z5qaf279kpYP
/Sv5pDTlHYIbfUqlcINuRYSwEqcH/4iUXNwWUVSKWRFz3TLFH0HTGhMRYDwGlO651wFbLGt/Sczc
0PZ0sbrC/52JgFpsMnV0kLgHzZqmFLO16RzyuewyALVWo/p5ax51RXhG0VOEacDp5cctss7okMNA
7Qsz43MID13WZ/sB7aV+j4bXtNOOzsKhowxcHRYg0n3Ez/f/McdUf5Wl+lNxtvOIkN32OPXL0tbF
Ftm7Ih9pZwp9KQCOMCjAeAASWYLEoHJq/LG8xPgdQ9/sLmTiE2Z2qMjdyMffNl2aiwL2kWRnhKc7
4qwix1mPoGVSzoFTufNV/r7otHPV9fc18xRV1yxewV8U1kamN8V0YRT+E/Rz7S0ivScORSkZhD19
C8kt7fMEicixUU7p4ZP0Rr2GfSnIDP/UiBfoDhOxet9+XFaRC5N8cIAr7UYPgR/NhGydEts8KCeS
TDPz7TSWxYuzlix1NffP5AbDZf7n7AYXEo4RRUIjRoYGq0R/H21nkmxs+fY8fsowiNdXcAVhe0kF
avKlDVk4MRWkuldTxbgonQxaHLmbM+5dsjFPQ0+MvBwk1hK6tOVPjZNqrPbX0fPvqSUxKRLwrxTD
i+eyv916SAQS3tU1rqlhmP437nLHcVuli8opAH3jabDG9r7j9EvHm4Vlh0U5nARFvZXnhuEroQ5w
Ev8dqPmqEiQKwsAx9QykEZDdaudfsrVwjbIJqf/myfChO4cXpKYh/SdPONgoLWbxNc8GCXZGSzTk
o5T590m1N8o5g88q/W+1SGJrqFD7MrvnP88/rbg8etsPKD/Joib1FjiYTzG0D1ktRmm26stuLZm/
yM3h6iX0oOi1jqqcUE6VXRJgWyYzTayaauRAPMPU0gB7ch1KVtlqq0LiyYITPMPvkSGSCzeFCbBb
s4zzSX08msL5iUhdN61f36pWpfBIMdsbmO8OrPFJoKuN1IZfF9/JoO8Rqzb2pZ/pleH5JmzwqxTC
AoZRENewmcd5wNcWNzG8GQYpnbhh6mOtdBANAh1/DTdA8F9Gar5GVmWSSzzoHlKOASFpo0RSQ4Ea
0O4AHvi7109rwIPdeJTByMsCzfCaQvatzwPDV8sjsvb9dLR8DbDk3v4wovGHiNVLqJHgIpeLjSpP
73ENmWQSxbGQsawOC58pk/IP3se4mS6kyOXW7bU4E0VsI81Faftuc1qQ1jszcJMjG7wAUZbiQjFd
Cy/Sf/fG+NeC8jnWNIsyn3kk9iukA31/w8PD9ov3NjbJL9nR8x/Yn7HH4IVmZf/TO8Nz7upQRUCr
eGPgw3JhCiGso03Q/BQCDFAm4By7xh/+awiH7mQgvwkERbHe7hjiyCYzKMB4GUgjp9D3fr0Lfyi2
LsuE4xz8cQCS4F9gKDM0LSVu3rfHsjrWSVs67mwx8k5MrrjuW/edDCGkuAqBVxdTJ/UO2E+xm41j
vujhUutD9hlzsdLeOwyoh3R9Ra8jkHjpdvuVPdQwzZJAfXD0oLAu+fdz/HXGWJDTUa4oE3q66ocM
RPKFTvnIHWbkviZkpH9dXl8LadH4Bm3tJoGPBvRbr45lymkfkZ/x7o7j05hyy/af75ko7W+4bVT/
ht+/GxExLFuPTLuAeeps50pZ7suOUtGmAXN7EFvYMfrfQuARKer7kOAlF2efEMsXgZCX1jiORCu4
s26wv8sxhu9mYfiZXAvU4aUikMAWkBYwhgP6ihXpSGIgTwmlw7Yf1L04OjPXH0venzj+80L82NIk
tXjRrkVm2nZZlaJyJMB0uAjXBpG4akN6TQtPDVgdoG0ZoiEwQcw3ppt1YZo2JN+Y5itUJ8x246KQ
K5ihyhMwjaviit+s8bktkqdjcaSK0GhTw13j08vhrG3X2/5ixrGPB8Rfg4qj0yAQjYSFyJXwSU2T
APsFUowT/isUrDd66oOC0SgH4hGapQ7Q2xq70VAoxyjUMJ3Oz3mvQQiMRIQgcwEQmtxL8kRFXvAg
JWOd68gMKHBI188+Ze/caFY/x0yfYq5GOFxlvuIhJ4bnsTy80LTjY5QH3U004yJceSac3PbfDTGU
wjWesD5z6DQIW9KqEL4PJ9FJa0V79DykHqWC+EZRO7smwyhLri/IjOBpJw5rQ5C92iG6sj0NNSmI
rE2viWQaXUhhKzrVemefXPJ1I4IEJ+f2ilnWeoMEXPlU5vryzTW9wev2pc4B30DFxC38tCxR4wXt
V8P3fVRTiGTogrtyTgeQSqb0Yq6taw7gA83QfTfqKIhUwYZEouvWgDpcZo+tcKj8hiIat2G2xhUk
DOF7PCwbwEDyztKY4tPLNdcbKHYJryrP3bLCXKrUBiDJfOowTvzAUCs45hK8juSbXCDJ2a7/MQvZ
0l8e4KDwG6VUcNWt4U4ZJg943YX3YRohekBw3oFATymLI3DPO0d3/wwNWmw4AkKYf2pghd9Ewikt
d9EioWOjLVbBlbE1c2N71hPOaLiUYnSncKhX22SVY7B6ymFdKtXwxF0CkyDeGGEdbBCzihDsduLG
0CPD00HQlGceBf1EnWa9BIKz/2egNF8dI+fmWvqiVPdm8kxYjhZGNwZn/HG3W7bP5Ns3iBoZu8u5
BHK6gEjHsW3wMFHSV5lt94EhPveg4IHvrxDq8omG5IaS57ZYE1eY/udcihh8BTo1szxEPiiwQA8w
1Fbf4ak8Eqv6Tx/pqlRPiuPsvOSNts3FOFGB18ny1MKyX55KXl+771kDQOLx/Uo//uhGvt87SKnK
ExoAhFmEwERBXVUrvfr8jrj/urYAerOcUQ+/9GjKZVKfhDf+69DauKLxGll80BzYu2Jv8DpW5DGh
1IfpKW+1pbCaxfO9JFPFTv5cM2cUP4Q+qlXPzKz0qWiVTpD5dQzwxH1wJEmpXDm11HYtgCKg7e4W
Vanfcv/bCbKk7Jw8DksFMSrbBhFOXy4aY+mRAn4jMXBW9Sy4C+c3vBWV1SkYYJBUNxTaCpBSyzxW
L2H3YHX1XRHC9e51Raq1pN7TwvmH3C+o5O3a9L8BCvZS66uE0UWF5/PiLtDoxmxQ0siL0CfkLBqb
fVdef2BkZU9SUdbOD1IXZsz5wdaD8fEvcWf8QmSQiKY7Fd02XK2OwPM22jmKEIKmPSbtKK8qqCz2
qpcm+dlfJSWJRI9v+DiUutiS/IR20DjgrXPq8W4Ii5LuSB+zQyfoDoOGnCj4MTiNv8iLYdoJsuwT
B2grLD93qp7hf1hug10s/RLyj+GR4F2Uv7/PVgMwE9lCVnX/paiLwAo+JFuvz5+c4NF0R9JxGT5o
Oe8vYAm4D4b8HwfqP5YvZ0FSLqBGd786kYI5fVxn3roptpps61WBkaPagwCl2Gb1GmUB+QqcCrJZ
bqylHRj0jmtvcF6pvgVPcqA/0KMJyPZ67fwj51tBu0RPSW4GyNQJ0KT2t8YDDYffMOic9M+gPc5d
2V70xuyH9KcqKZN9LSfG1DvCWQjZ01yeiXTwku4R2hWoJoDQ/qL5E4iKzAf4np2BzXtRKvr2Jnmi
Vzs+Nr/pCOayvw95ULzkXRq+FnEIzLvW4WbLRQYpAF2xq4X3e4VbvG3YbAJrTA8cHa92o97uGH58
oZAxlNODfuXljTY6QuC0K4b9sGZ+2maCQcgMeWHvFTeDrah3CRyIOThX/XZfscAmq+bLOmHFc05W
XD0DWwXG9dp0Oi7UdblvAhCJ2cuCvjA5PJBeEurLSMb0XFqa7IlHo5sQiYEw/HS1nirqW43GDW3h
erwPaRcsrqsFpCOyPQC3lUt07xX5KhuRsNn5/2pzl4NeohSh7eyWz2et17436nsMb0OkE1zUqIzk
Sy/S1U8Bd80ddX/x+3VZupSNIDoW1PM474iO6vNuvvWZchqWVgGKj6wyvVMeMpC7xNWb8FhDEKlW
HLsDWGdWv7iYdV2vnZN7TfERsqFclpuA1YP7zE7TcKsBN6BBaAbK3UCpW+ALFFvUyyToqgsGGmHq
pNjJ6U4hcrWb3r0jInIXRFy2gJK6V//B2M6TlWdAoPWxqhKtHftLirbVVD3VXLm7KE5Eag2cyR1x
onlxfQExtNbZT6QuFExRcQRSlcRu3Eyi0WpBcGjyszQks9Y+2oT4qRRid7sGD7kV8BEH7a1jZBLZ
SjLf6EyvBty+wgaWYz5rzNmMNxs1ome5JlgLdWMkqqc1o5U+sX0ZlwHKnp9QIc95VXMdoU6dTWGY
ZFDc218s9EFG3bRFL8WuBfJiHqBGXAFfnTp99E8vxQIER3fExiqr43aZoyZrC2uCzUch06TPs6jh
sRQNbXej+UQS2z5gMvfNEPzyLStvKwgeVC2rhD66alzJXWEJJjaQGPF9QQh32McON1s2yQd65yaF
hwCLCfDlRPkgAG8AaqRslFFMlMDfqR+ir80X+OLqq986AOIQQ9LLz3LItEjYpaZtUQvNIJcIscDk
4/E82WlzOSbJAZEuXICwKteCHSUrTHYUSVk6lUeVvP1tHfaowejZfw/Xhv9I+7sI3mPqVpVVRhhb
hW0RA3uanGEnbKS5RoxuwgPBCBmdbg6DDwfWF/vczAeGfDxy/PWIwGaN1dDmAMLtZJIOplfEm4Ei
JbkaJkVTyMpTWYFQapeC3OUT/3bAE2AgkYd4gW12f1RBIEMABW7aYk5pxIzHl3i4jQ4BXylala4t
zKT6u8GfOacQzo2ka3WtsMIrknchW1ZHIIio/nYZXukznC7uaUASsKaI44y57l1ONA6Gnh0PWscX
lnyoNK8va5j9j2kvcRN4Leb0CRkH8Oyw8nYmbUVtu0GX2UsLhsooMNyPNo8cpn+1/BRMB29S8V4T
fzpV1wQ+WGVczXlssiJipQ+hq86wfBdtXUWOZMyfSnDR+mGTM2Gwug47chIiHoqHD5AcnAXGVHCp
bmmf44UYyctrqTNlw8s6n0bvAUmxmUf9FI/w7udQmwO9QoazNultXhOFY83I4p9nJHARZsVRk8LR
ZOEMHAJ5np1ZR/D70QsHMtZUCe4TWwUHIMjPRkJzIVltxumZPp4In4vKGTT/aZp3wuRQtQYM69lV
WUzI7OvGrz9hPRBkSvOabfF00FeELHsECHsCsh4NydrjiCxpZvyoiNhRSj6aFhlSNJS1XUVoaYGF
CVp2pmz2fxkp6O9pTHlHTkNDseKUQSkBRCrCwyZnu4PbQ1xKkKvnjnvUMDnkIZRasx8LDxr5RZZN
A7Kf1NOTTDG92L7/KCezWIQvzlcd6Tjg9WMsPeN/YWti7Ck8+WpuMPFG0S0DRMf0OoZqHhrF4TVx
R0F+MOSw9k62KLWMi569HBLOLmKiQ9JZHmwYoKARUOPJp+5EdcpAkwh43K7L69MF/Osvt8R4xuX3
Fi0ftSvszTBNINIZxxIkEDPt7GMgSjaxu8m1iGW4u9t3pilSWDxMnT6lS7UUuYiZ8PilEFxtZBd2
/MfXG0MKejQKpRy3UYqGCbdQh9NGDgNC7q5SqS04Ur+wzWl9mhlbBNvMFID2UKcDleR7jaLjZqnk
wGvLcgEGECRTJRXFfwgZFFOkfGNjDq7ep0qGF4SEzPyjY/BzIcBGmStiBBW1u7sl0Ccrg4a8vvJE
hz2YvzzRzVeb+4rlJdq+EZKo/ogW6/K6GUctscj0BX4xRUsExZn9bHnEKhghwoB/us3NQOd65WSz
ZKMZN/ne1H7M/KhhQrmkVWgnKlO9oKB/bjTCqBuRURUjcGv89rqBwPwsJfGtqjH7jj1BXTyTTi7P
03fzArc4+rL9KH8FwLkU2rk8vHAcVCb9fr40pqIaiRwFfxTaVNvatSM3G5j3LI0XzgXXH4GEEx0y
2iJZxM9GdwNXpxZR8XV7Ju3SYgdv2SydduH/KPNsC13V4d5oIRKdxozTqsDK/Vcd0AK3jQFlXuGP
XFbfU6z5x2P2Ai074K1pfjb1aIPMmc0M1NisIxkBcs+1yo3tCikGo2gpA9Ml8bGNbdaEIrVaiG9j
aUNhVo2jIVQ9QPmCLAXL12+mUkqHFg1vULgB4PBEyb9iDKC6XFpAb0RamuzOgavEIpE2PZthQ236
x/EmMH2qi9+/C0nC9a43/vxwUR7Mu0F5AaKCqvBhgrmXrPfsWol/Q5sTKu2u4J3/KR00gky+Jf3V
3tPN+kt6ed0pCr9IoUdZLryANDJmzjdXeV9ps3uGfDIIg2FTrLZIS9sdw2l0RGyFnPJbGcd84IiA
LSVt0kZObVUevKWgGtsGESoWmgpm3ALG21ogmx37wT9yg1zqhr3f0TUj2akVOfMOg9hoTHzrpcLU
bWkm9FLhkfUqd+jcqxBxvcz1rgTbe+a7X9NIfkCVueh4CF4SGZZ94TeeXpFZTyWb+Qu9BQD+naxQ
KdLEVj6H8OSut5fxVoc1A6ET3DaIWWwgCquHOu43WMo9d+jCNSkdf0mSniTXtYgr2vigGzyVbRQn
afFuYkpaZrTP/u5qhoBIYF5nelewddshRYk9xYUCQk/Yej01OkkcwXfplBNwiliL5baAMcaurKeY
tdfWRltyqg1iDhNxHL0OKFGYzsfk5a8w/P6qF8iBnXkY9sl6NUV6osV0+gr6AIwHaojU7sZUN6cr
w2Pse2MCsgTHD7B/C7qC4S9uDF+XscMZj88uGGt/rpp46/EWkvBg6DZ/gEqvlAzCrSEWRcQILikU
Bf9bshKc5WxwnRI46AAcODajvPwwgil06GwE1N+RIl7NuJbPd6Dm810whRRw4Uk6s83cJ7STUZKz
6/eBCN3+MbNiHTXisKp1m1k5+elX6MgaYhKsqfwIge9BhmOsoJNJwM8bRbIxENtVO0mzT9TLVvVb
DK8+Xkygd+NaNZIyqigcahWIeYJWrRknRZ/sRI+fow81YD75ebG9p3gxlEavYSCe/6ah26ic1Dku
mHx4c053nkYNoWK1bIhFf84SuroPxsC9OiIVcuEMPU5tLojsUzNojHyjaXM4wVwBW/t8zpYcu3h2
6ZOaOhoKpSKihhVpDDvluENWrjFe0m855swdk19Emn99IFxXCfv2F/JF3/ZuYrKi4nYtacd86C81
Vm/1Or/yAtyv88VPfoZu0dEeHK8kLptpjwKFLEF+mzRvAqp+4Xnzjj0fZdl0n5UH7lVaDC7U58Rt
DL9fEjGWoWdZexdAHaMGOWyQttrbQIWrRV3yNtVm3eJLNoaLih7sP2l3cNb0EfNWlDUBqE00HOdr
AZkmsHYz6UAG2e/dT3TMfNIBje26ZRr03RZ/xIBuON+YYAoaH8+DWw6bjoc86ckhsbEYLNBFIKae
eCV3j69JwEc0bAvp+SYFYhtnZoSKu66grUs8PZYAzSH/zxMjoVr7RAaWsQe9gjqNMG5gHnODIB1Q
Zt0/j/Rim5zs5v022tLe1r0M0mPRFbH/3Ad+e1hKSYCXJZ9fr5uouraQZ/0hd3LtGd/pK9cTPXWP
lHc7U7h0wfn2jLFxKrHu8m8iMAAtjwdayUJmOHeOa7fnMlFx5majJBIeC/PojX9t5h2MXSfbwN0C
g1ob8Vxrz69z9Wc3GRm1Jxa3lyM9vhhqflzW3kKog8VozBkBXonyjMC4rMuD1/hBM/MRFRcqZqRc
YxqWexlbNldSg3litaqPvBGLv04qlmviCC26nvEKESZyp4MIjrg7jZh4OYkMYaawgF+9xw9PkRyi
p4T+62Kt1+ugPLhpOTCwubDnQOndxDcPlbEOk0Ixa6onmHtFNfZ9uBrQK9WjWH9hDOIA5nVmKquJ
uj5+QtVp4Ojtrad/9XHrn+PYAMPeKzMMW0vTguAYBHfns+bgSU2Npm3bId3DEb9umnH5X11yJQc7
+LujWHLc2a00KXe4hYcsox261PwoFqJ+3JP7oWWDWQyUeXWQcV3J0OQmNfmu/mIrN6UX+NTIq1pZ
PsuPXinrLd9bjJxtSrdBGcRe9Py1XZwAQ5I0bsPALCF+RTD/n1zrhhJTxGebpNgaK7jY7odWHu9v
Ess6r0SC7arTHN3iVqOzhCSHOhydLvPbmfGsPYGdjNHOQe5LZhJIKK+I9FdbNFuKUd7v4GZ5aFmE
Vy5twFn4akdBpshFny6tosv6Jwhqjm/MsWVcLM/P+Je6K+rt03Mr9uFH3oQu8Rto7FjapqTgxAvj
PoIFwNsVC0Rd+lrKgpH7IsDo0Q4t5deszSYfTtkpvt3VG4b/S+gTxRhZ2zuijQM2pb42d7M0qqEV
w2rED8WTtrTX2J+J8sdxsePpXPwT9gDV6KHgFElruYUSKsc2/HKKfq8xCnICv6UgeC0RptCbpabG
u0JKTzB9vY5kMR9duCQU8phUA3A3ba+5qN7rnF1hP7CrH4+Ed2WxmU9AoAC1/2gBMKxXFsXBtU4S
pZ21EgigekdUbmHbOlg3YJ3vrHJDECVxzxeywGF1xCtnEY6lHneIlaZSyXJBZr+GKc9Pj86+mx5I
6/fisRYlc14Q0hSIYDpNlgOEgmxsAVM6Coxn1HKKI8xbLAF/tuYjtzE0JXoZDvGtHQGRqQjrSmYE
aggueCEsb+0zJzeJVq8qksreBQMaFQl/4iubpbNMiDaL9lZ/3N8rl4cqRkpud+K1xXdugGrvXp9E
iOlqMQN7FzLx6agHkTfXRW6B2LMApjpQGMTyNxqAqFzVq4/MINgj2DWttif3zkIyJixudDeg1CEA
2O6UPyycpqljUvPtFWg06Jncz2gBjwvKuotoQyjTf80ni/5CDtYbTwMvsnFsa1Otb7trlPfK0prd
am4rMAMpiAdwtqcUv3eMKBmvPwI86IXneoQTvMwInoBxZBwPXI+ZeYnktaQb6tHvMekVeyZS9S0g
WPNCQg3YLbmYQ3z2sI3gyTHeFdn2ac51VyyjLY5ML3yBHsBj+HOxJk5tm3ZXgPax4ja9x0S75cjx
6bScoHilIUka4gr4lHSvaNkZWZM4C8YSzZhqzPLQreoRe1yoyTV4CudHNA7I/u75d8x27iIgXVek
ln5UYAF8djtmO2456Y9Hn5o04xaYbmBswIAT5nEqKzCVOlx0SX2sBcid08OHCsP47BjnNZs1kJfc
dueGYZ+mxOMmFKNmYe8sKqdSa8hmVQnW3p0BGR6tfKZj44FAfkmy1mTd7eUJIfgiQG5RsMnuqnmQ
Hf6p02xF6fDt57pfWACre5BLHK7QN6x4ihDjTAem1q4uhBqsWZAOsAWGKNsiMYgg6Va/kG8v4qIc
/Utmkws4EPMpKHmgz7pwRdlS5Q+7B9obszZ2OmN8ODOFb3y2BWhnH0wti9o4GL6JWg/7pOpKuKcr
lo+z18Xbtpb2YhCoLFbjxbVXyEFv7l09yw8HmMWctuBoHswA+TNAXI+VUWJGBLagKBMMtUGjE5xU
IyKKLL5+oFCa2RODv0nw1wthZ5bxMP/hiDa8617yfWUHNt2LmgP6gViAz2rd6ddNspYafIGhipo4
cLL4X1QuaJEMLcZqcLDJoQO9P0HmTgXSWFSxQPl0IvVVEeT4ra3luYSDWm6IiF2wFXL1vCFnlkQN
CamNAW/zdw+5fzkBAdC/bixu9wA5+G5PZaJS+FL+BU1kLhuNwcKYgu8WNtH7T4/CAYv0AyC/uuhS
wXYXLr9nmrLulFj0yHWoc4FK1sGDPbSYJRKcPu2j1njXH2Ho8nM9YVGKmPVC/g7VzqagL0ltbtGY
lQYZdvQ8gmVjk2qvWE6pqV8FpJZ4Y+mi4qPSid5gf9hj182jb8GOtk6HgE5TppB1+E3W5z/EhEo0
mBkwNDIkDlmI5xI1AmJysNh0+iQpFe4lvam9MLjZ7OdhYxjNywH4HivD7joZglz8eRt08F0u0TOe
pW3ZUN6YeqHIYwZrPVfX7qTXnI9l4qZbRP4cbu0BicMCl06Babu/ispCoTBrXwb6yzG5wK1isuHP
+NKqAB2dTeuMFqyj2o5STWzTtJXgfWe/Hg4e1RafSyren8c4U4ocbvPOeplRMn67EWrt5FYXrioM
HjK9AdxoYCSUYtJWMW6U9SZPyU+6eYsA9gcSr7lMgPds/4z7jkaimYo47Tq8nXnCFQp1oPT+nh6Y
Yctb9D7mUz6xPVd3Qhwm8roPwvOJOK3rWKnXxf7K9gRCD0DYVgcytRerpr9ZvQ+cnqU6GM621W+X
gjccs7CXN1RSIGWbbQMiRj00vkglYQPPEI6zqh38ezFuCwApdsGRaxolLVQu+WcmHxVqaIP04AQd
uWq7xZc1fDbWTu1WPCmwftG5BAmUVMDsY1XEOvGVh8cxCg2whdnZlGX15HkL7EfaVpfU46bDOmYw
f0lWIH88BbSppK8xVLGNBPZlVZVSg8gSEylYj8tSNnDI/HiqGHPkOqMEzEoZRX1ZRuhHWgVUTCI9
lIgGgCfNDbwTVSLzYDdWWl2wUmmK6nT4NvwkwlcwWtyH2xwV8TQWxoDJwP9qO8pB3cK5qCtNWNym
acpuquw7VD8XDkaV/CYbCq7JfZY2ZZ9W59j6oj6e+GJ3ip8UDZ4PT1k3HgLirpimj+/Jz2k1wQv6
sHrIth5+N1N0OqO/dnxFQ6NfkTgTpM5fTja8JMIHgzFvIWZPaaEYb8aKJK6xlSceQVvfLGo/RZKL
v8It5dZbXZ2RcJZttLJujA7yXo4GxF1a2a62iL6XHSeyZETL9aBbX4P30z/2L1YE7932jbNYHcCK
GSK2MCk7IQCEGkW0zcQm6DEyAss2TsrKyiErVzvxjHaIANxxbB3NHd7U0769GxVB7td+XWlAbuaZ
eby1VL0oHGB0n/XgcvvWBYHIWg1oLVdZvxLKRqb2g6Cehjj52kzKCeXFx7fRDaZdF0fsLPTCVXTX
HhV/hIgZcCY97yY4HvRu3O/Aofw8oE9TKCUsBtkMifUuRjyBCqC3X3WzexdM4jmcUlrPfwOuHf9o
g4879TSXcZsKmbQjnaw1/XBhNFSemVXNEEm+DP7/v0nMUqApOlX6ra+/t1tvZm83r+rBhDqdwjSM
8vv0p+nU3nuAcE9mRIB6ZGy8b3RiF2e7PXsTcqSETQueIpfrhq26R2M6OCuaN2X6/Si9Nr6H3b41
rNyDYZlAAl1rvh1FJWvguNZ4Xy7Jk7Y8yys/i/s475o2kXZYfvMDMnvJTfg5WkMGke4N+xIJ0nPA
+2lTPH+for7eX3S2Uzf298udcCnoHZhMLdMTtNpBe5+5V1Vh2DSl3D5Imqx7u9gDErtyYD15v/kY
M01JYmWZEBvQfY/aRl+5PmTLpKh6WUltQoUHTCtbtdDbTFH8Jw8WDsXrHniJgywRMEzICpmd3rUB
IL409WqKMrAwHzxk8qMIxMfsHQVHn6Lxn8hNzTnYjVh9sRt6aqBpu0Lb8VGOoWGehN8zintToDS5
tMMXY7FCxv18GANnBg4P8dA69Q2z3OvJSh8/SkPfr3UEntfNk74MkIcw7lPYGXAna+4AxomtSulE
t0g7XM4E3G6VVsNkHShtE3ZFHkXTJNMpisZThimlTrk8ZHmDyfVTIB8qPRztf6/3JkjX20+y3wSS
nlVasLjyVBNLfBc0k72WIPSC0idfECUBFnAyF9oOHKkLEQ+DaW9QkAYlKQAaqBumMV6ckW8PJiEh
nVotZ8rE94P5/T/2edDEsDmfx0l86uTNrQg0RopC8cJwF6zySr83sgq2NiEwAC/1mChVzvfU19Bv
W4mpXHnquee4q2SOqkmcqhCLNp9/CCtUPJfsqz7i9LrS7TGUQfBJ0QDr1XUDHr3nWdGXARSO1p1x
KZwaungRHVUbg1sKWjStALVOm4X/nUt7pS7pk6QvvoolTKfPkj2hz25o5JfkanIZmvEZduhId7yW
oRC1XL8WICedATK9etq9BOHXiyvHGmEFN4rblf4DVV1B7tTmUTPFS00xBOMVEiLFiTUU2Yv7OOeE
wGM8Oqv3Va4FHUzUozlgSqF4mlOzMSTJXYNktx+HL3YAQdUoLb/8RMIxuC3+Yt5iUEL1loxz0mjb
GN9uCc6M9sc4Y23xKR4/04AfJyHRwBQYsjRuTg1JcGr8kxUoI7HsUiCL4ZaZYN+tqaSbGpQGOZYX
1ILwTA6AKm6uhN0L4kiGMuKfsKZeQ0pJsyfcop418eAGFq1hWb98oYWEoraGj3VEVMpns0163XkP
cV/f0XXtuMM7K228IVbGHKyfiXW+X9f+LP2ZQip0fm91kWQgSpFvvj4spXWCJCuOrVF25TgqX+i7
AbWDAZVpMbGgUQYo2vy8v/fn+uqjhL/wEk1qY5UmHD09pSn49TDGgRcDfrf8mIZMoAM52BoerX5b
SUNDYs1ZtWediMBa2BNv3otvUjM3Fx1oDprhxcEKIVw8WFE0WB2R9znFSJHKoF0KDg45Dpc34M+a
FBG1w1E1DQblcH1WZovS3450nJRktX5LPawoDnc1Cdl+UHQDli+C19I6Hq/G4QPNhhcdK4YLmc7Y
6xpF8Ue1/wOTWYZLQ4qzMKLpCZA5Pg++J6HFA30AsLdxnvR138h+ox37TIZY7riidba8i2UlMKVH
0xCR8i20EpUcEAfI63PICbQwy9ui2EZRnGRR8L+25JGwF4yeUEfbrMvKo1s8rdypoavFg4TRKscp
58tcdshr4IqNrrqZuQjYyfjz4y4A8Ctz7Ohj1pklgaeMnMwpXFuUjJ4pRg8jeiLp1oX2Wf/BKKB9
chRBHxHWKGE94Ox74yc3YcoXlppDNG1gQJbSH0BIxcZivUhNWmvGJToLoOPtgikcLRjE5UKDfJoz
IsU0WlrQTYDLf7PjgT/3AJ1FQ1Y/Whnhgd9f/CKw9E4yEU/iaPrHLt82rPbFUrUY5a5YFy5AYs0D
3hePBVTm05XFyIeBtGkw+9B64UKKrXSrUP4Ih12OoI8XPU24h416Q9AMvWf02uf23TIL/fERGVbP
VLZ6Y/noC/dWBZveRAvMXGwgdv+qIr8+ZWWzlYP4N/lvi6ymQ3NjwCwCCq7WNi6oOrQB8twJeivx
Bc0269XD5k9cdRMEbR26zGMIWzuQltfNiMg0oIk+PiP7pFccDuWRgXbxDVHa7ld7RfOCVJ+IvUdH
YgJ59/AecZgV8AqtyVSOUw4kmQpcqgYaLkIb7c7RKkZ7JvLSGplVUeJmyngs3FlyNev0iwKUUhgC
eBzwNIzs1t/n0CUppXwyUZCOZMLf60z3puD2oVaPbkIZykVwcPKWB436stOOtfTioLVRtMHgX8vv
kYDh81On6xTGRm5jF4kYSLlWktSmUvhgeeZ5qEMhnq0ANMIYDOtMSZdQ9JebU/54rTTUNXnPPCTo
gju9XySoJ0PqKzW+sM+t0d2mK1YTdVN3rZF8yYhHc5fv73o48YoGHBrULkb1V/V7+nMOH/rf6WXE
iiUqWCpLUfxmPP5gQTtwFofbp16rtPbuioksYnaVmdTRj8f/c7EYGCeHfJ7HrUCoILzmv+sSTjG5
u4TsWe0YHfYJfmJuxnqc9DcHzt1068/TUYEiG/Tb7RTJ2Ijp8Lf83yaxoRAjlnJTJdVv75DNpE5O
9VHJQ1JqMzPMRiRqELCcRP2YTHDRAeyCT9yNqCwg/nrxlMyQ6pbzJBrdbDrKpHsn+MP63LQpAKlC
Uog6kYS6LVhhSAE4KsGUWFY6/9WB6tDHdd58SXMHcq+iCe8raOH4C3Hhqg5/UaWQcgwhnpPyxeIK
aIQsxAbXFHv21ft5i3k3ldo6MlyfkbqKC2W/EqBtyWdqGjqo40m6vVV/jyqzohqowkAjz6b5EtZH
4td6vz15hlk0FnLsKBZW4piBVGO9cZXFm+xjNCvM6JJwESWjlIajxEX3dCSzITI0IkYoS3PTvxZX
+gI9xZjOSdEuNedNkWw0HOCOWhJBVxYhcX9vrZFx4Qb2u2Uys2tGkBPTHqpZvAlvqpB34Sd1juj5
o3YKH0rP9nDstKCaQzOG28Zna7f6AmFWSq21nuFKBqdbuUWV3HVqE0VcJu73ji1S8c+bjJBNjkqA
0Cku5TldNDUf5EiXpH7lhJ65tHjaccewWY1CqzjAo2aAmrXFzsTv+z1efOZWr0tDh2rO+0y47Bgv
syLmjL3SRtyndyDZEoCi0hAQpxLh0reP1O1GFZs4ofrkEKvITFRF8x29k6c30+BUXZ2qizCDWyi6
n5yYme4ddxSU5Bq0oHqyOOJqEEfCYfukudhjYhYiUgimUs/rFQSteCHAoS7GZ47/cMrI5aCul5VE
KxCE7x0f4u80iLphLm1xDptHr1374HHEX1Cccxk4po1qZhUe3hMpNKmd5zy5ujkVfjaLVGTQiWCv
c3f7VH3TKT0yudiiMElFrYiGItV+R8F/R3ds4wzWpgnoCcbmn6YSXHVWVX5O5TM1WC35gFkf+8La
b+0q3zbECu6iL5YB4mnYC1qHxmU0Etq5XOxwUq90fxA0cue+W4SRPBLqndsx06UmNyoSB8+xYqp6
s4JZbPbzQw8F1G7QCpIkQu8PFzJNYkpZHdqC64/tcsxn4JyJYVdPV/ufFFWiWG2rxoYYtVH5whLX
zIkN4sGaee0649XimP0tQ9zJzGLwsIprHVNkDKkJPcjKXrMlnnY5R+gDCH+5IyKyzBveqztNfwfT
RTZ/7dagX76prbt8f7vQgk6zUl5d/PryPb5GSjYF2GYgjcYmSpDDfQj/XC7Atlcd+aO7zPOhYyQZ
Ktpsboc9RDuAGg/TkCnz5XOGaGbcPf0BZGqrMNFX/r4sle3Vj2YOyvjtC1bzH+PjQ54Ye5Ewj3iF
Ud73vTp3QE7vlFggSQiiw62gnthzGTo5rV693pH5xXYOW4yqgtrrG4UaMIdYhgAEBaJ1nm/I2aWg
60b5dA1+xrMY0zsGsAijxSr1wC5xZSoRmRqPZ4wcbIIId9WFLYxTi24DSXOtKYtVBUtdquhH2QRf
godPRankmu+GzTNMlLY6Lv65h+161UEuImeFp2D9hcVuXdcfkSVMNHvjiK/E40mGpNV0+hE3sHIk
cpam+OWIcXwmHY6RmTNWzUIBujcUPejBmE0dMxVa9TVPVlHWmDWHdOMHt/VQr2jdW9SQIVgkDioY
K16+Rh2ZhSAVMpRqJqcMsC9yk4JadBEg0siCkyEjB8qXTlhKyECxNY7DDRYCzPxtl5K7tO1J7i0T
4JoqRoyAsirRME+TidUj1bW1lbPejrRhx8muSg6aQjiqbdfytTWC9KEgoyAFOzM3EWQAdOmmeDIh
u4aOdWzgAvFFkWHU+H63Bm+iNlbSx/D92V6YgC/sG3YT3FKsAaC+i6XZW14flFtSm/AoYOU4sxhw
8ImO+Jz22rDsRl6D96+zoztofeIonRDcHma+dfnFfxtnRq+Ap1W8rjaRMRhVVEZS5hemXYZSvcX8
DVXgrUMBkBI3nCZnvSPUil6bBveLraKy77uasr3GIx3ci2dzA2qNwiYUJ1orqREn3rtQVOpkAvLJ
+o612KaDKcsQrcoXBxII8vciTEIDxMj3jtZn0NLn/2sVTWjj8HJbe9ujiHbUXsNX5hjgGvQ4X/9r
zsiEcqCV7W4loonr6EPfg+lD1K6af6IyUJk2VNL0Q+uNSJaZgSzNtZDSARy8RbNf5jwSKD8z9SZA
yBfNcDu/wZAMlJydrnrC9s63CKcvPKAKnEgth1NpRUGtUnlMK6eo2ofvrPpBMWI6Vjwjpao/Zfrz
ZVGMuFqmys2oizrlKCDn6yna/hFKut/HKH2AM/kXZpvaP5ls3KZk4svcg2T5hAI5zk9O8cT0iScx
+8Se86rsum+U00XFqbktAGNmPY0NuCxVVUNHeHgZqB5l+oTE2+2RvBbqqPL5RpKq0p1tZYToz6xE
oZgKklwtTJIJ3gUKwt62HBi+4FR3303FDEyhAHkz85IWieR+LQ39M4FeWgEdwD+haKgI9Z3iijsm
U2UwmHTa8BdJN7iblSw5EQY0BWVHgq8qTj+mqRV2tgpSrKtFY93patHs8lT6pUynD/LXPJNLx5pf
LspjfQOIjSyvfMiAGmOMfDwEdKucSLPYVFBw0DTJ2h6y6uVfQdSQ3INvGLPA+2DKna1s8XGICe0t
NU5Q6AiIMtyepFJQGxBss8G191Es40tca43QL2qSh+mLB/oLiI1yyFvrqotO9j28JtYrp05mYqwy
CyEbRSnyDPuGDyaIoS5haJz9rq1e+8o6mHUTS4yICU22ONRZyTIUnP+C69kba76eCwxcGUHoBwMM
tA5HUF9AJwVXyQG9WWPzLdDerkqeCVKvX7b2/oGoo8E5y/JKNhvKtuHGrR3ih1pFTso2dOcU+Sc5
OEtS4GADn+rwqx6NUNuMbXX2qXsQnd9bNQsHfo4qhqPUe3a8eyxgf3g2JChwTHSexTO+nMQ7dNzH
bqyo8nk/cZk2N++GXusbShjmD2Y1Irwqy6S4P4g2yYFj7KX/MBMRu3Ar6xohPTs7VSqL7F+NyOyM
uFG6olppBPQ41kOMcQNv5jqUHGlYJbxY8m+KJvfF65D38yccdhRFHLyQtbNNHOAN4HGuGvniihHz
htSctho0dr7a/KvY4FoW9lJKnlmyK5osDg8xpkwPD+hbJn7yuuObjR/aKzy/XOw+rEIvsyhcJ42A
UFq57xyB7C8ycatZz1acbg6+WcfnkeTiroBJCZ7Om3PNpC5R/L5QIh2LQNuPmlIwkmDXKxwbdg8L
9b+mwpxza9gaQXresSrf2ZWbUI5vUK2JKVGGW8dh84zKq1MnlZY5OIz2mY7Z/WjEk9N4OuZ6oi5t
mPUnjqYgPuYzj+q+WZ1YRblzP4Fi3ClIBTuMOk/jZ++JwaUWt71ou3jbo6XsSbtebr6NrfXdXqPq
Wc+JfbGAzjRWLNIvPt8s6y9NXikgOMJE7fRGhH4asPLANyr37F7qHzDjZuOlNNuSxXgFtdmh5+Kc
tnabYX7R+HLRHOJonNOMa2mkvF19IvUY+XXGsCmjcCRz8D1Sw2uXa78fRhFzIN+exRBW/YQv4f/y
J5/bCZPxOPnPMemF4vWvPGkjBC5daHpvsANXBVhR72sYRdFPnkLGholzmi6DKooFv75GHA+hfUx8
PHKTrexc8mJcYa5vdWNuOI8ob2wJ2BdxKPbR59mZgSKUru9Ha288F257xoGu6Zeur1yWiq3zdR0J
ci7m0FW/ZYvKV+caDyFB5QXfryNkekCzeGJFRAGz6p6q7UMNXJFphB8YRqYPeftbchuvSOuL1gwf
NGboCaHeSw875z5CyXvhF19vwUDfHfswwS53j3VZu/Z9m9LEGUYGbDby0PMzSkXQx0DCaGHevyV1
3ZwCIGyPwc6XuBrNS6CwjyIwFDaEwi/qq5LpAyi9wgR+0NplytD9aQASFNlqKbQ+dRh5I5OGorrr
GkSnXOdmxQfU38QuLC1y+qjCBvcxzix3hgHsSRZUtzsQW16U08SqMxr+TlSmeFMHDoaoH7wJmwvF
gln8cuRgn15KM5B+I1cxFJ/Gi6zVZMWrIf3erM7kCSHIaTdI017qx47p12ZemtcwnyB90WL4NUqu
74YvDQZa3mcPwoNGVRmw9fkZkaWVTg/KXZq8kkns1xa4tOj0zBM1dZaJnM5wIPojax5dOjRqpQOd
chSyWeBR35mJFw/bhhm4jZHmF1CYEKsTYG9SKmyyYQvk2SwOsFYNGuqDU5omUw6HRn/Yjh2jqOAN
laYZonMQ/B7DcfLcuX1cznNmeHqqq356K9FHXo7mhaFLunBUFtBwsfxExzJiiaJ37YvHOFKf1J/l
XDQpnzpgqBarB/cwkFSwI5ThRRIU77f1EK3KmCnEgrCMSML+LLvmgFOLsvjF59LYkU0YarF0BpCL
HTfwapQTpJfR9ruxxXKspc1P00LPIpWgC0cf9n9+MVWDViTDYmW5nb27GBHM0Pb2C9HkQL9x4O5z
F2AQXFoa7erbfpEvm4RWvN3OYOl7FsCzug+D6A2huXmEkEw0kF2UJ+udKZz8E71lWBy4hYpSnLOx
/eeL9VjeHqSpERejA7ovoHuErO1pDpvd+USvD7G4TnLmgD5F6K+hpTIxafcSPITdpPPu6fjBXXTj
n23QGSvqIBv4ZkTcTaok2l1oh6KijBwwfsZEnX/Z577WG5BEk125bnTy9BExR15naNM/iNt4NLYf
cnt3ItQ3UlDBlNFm09M4u7zI6WpUYMdReAT7i866cJk3XuIajYdRIGC97aF7+QF3hynXOWcp7Tt1
K5qLfWn4HOH9xuLIkEd57ajHFVDYGJH9DsEHdsfB8pnLuXW7vE5IBxdhPZ/HSnGRjYbBJ0vcz1Xx
xGejPeH1QebOkjNR83Hd9TQFYn4/yojaMWsvfbYaNvIz9Wxupy1Ox9ZxY4v/DK5hiokJ+rcehqkI
tArNG+Zf7w7blhrqiotJGAEC/qC/JwXFtuoHmbMWJ6SRQL2TmOL9LRapfgbPTifIaMD+mrTjULAq
oLc9pp0juYmEQHtEmVz/sy5ooL938OyJQy/8O3nNaKazGYHSU9M2z+rc0t6XVX70xiIzN+Hz4XCB
V7UaRtEp2mhvpdNO8WnRU9z0gMXCuLDPLR73UdFB/7VqjOFGl4fZtWW4wv8XiMwzNlDru3czQRMP
wZARYarDprbt5bxtWng4fheeGm24h24eO0tdAuimcahRpOr+DDAPMtHFOJYkJDjSpRgToAnQfzzj
wRg5VnGeWcEmA4eKlMiawg5fPDFA1MPUVlpClWQ20aMUclbpxsDLeL2R05vwv/ZmtkqdQQ+2iGSB
Z1SA98vCMKRP5BfWZyEOYat1K9NMzF1jqzU91RympvS62AupOsDf3Np+6dJXu+WN2gAExYjGWNcR
G597xWmYVKCHC5k9Iu2VdiosHdcSfm0hVvbeqyJQ059sOIEU6JfJ6tLFkv2Qe/FcPZVVP2uWYxFZ
QZImVhtvqZ+xcWFwcI0GLIgnvrqBTNeowt64U2LZO/XTh53btI0OkyRPa0Q85W1XQedaa1HhTBdf
s25DDr3p72coflP6PuIqUfK4TT2S70IkpW+3K5nJCPSGYbx7OCJT8dYzf4dS69ekew36U4HozLyQ
iAaznL5y7ddiEndNqrTbhE35z0PVK7aYFRHDfZJPyJzJ9pHczQhDZvO/3l+W3WAD+ai922rhEDM7
5JOAtWwHJ+c825YVXy43YQvw42tfhnuXDKb2PfioXU9inOprM2Grby3wJCJxEnHT3c+FN25thew0
+9l+oDBmqs9N6i+XpZAVA49Rb1Nswe/tERIqo9Jlyr+C5FFB0nizGp3FuLjaTHeR06vyfn5pLB59
PxlqD6B+P2WFYbRjUNVNc1iduWyJIP8habldRa/o2izSWLd1InQG2+RLfsEQAZskOMTMzI4JWQEd
kPl406BH86iVxTZAAq+TkFCfn9Pp5BzVf6mswV0FxryO4HsraZkMufmv8y0smS+espiW82vdHT/7
sKb9U1hwOBw+HlFSqD5TpmeLPtGC4d57Ie6Fj59PJJwdWkhpAWL5drankpsXBANAfSYlwAL6sS26
hvn1/S9YmLy8UO97WhaDBTnYUL8e9QPOTkf9BSRcDWkHzOImE2AvITpRnpHddHx0o87r2Y2+PS8c
bEgFW3LOmq9IJhjhGX1p8EzT9+v9rfV8ScHgFfsdphyrPNpiurAWTq3vLKEsW+9vnTHbjzWR6hlD
Zcwzxa1NuqJovfT+ehr5BV7G90tU8/maJ9uBp+6qUAeCPRR21oZujoLPuOfoeqDHBK1I3UjUsmPG
2JgOmoU9LsaQTnIALY1m1YOtgeGUygRKCKDXPMwrjgdUydr1uNHjF6AxXPPKYlZKekcKi1L+7Ht8
O68HSKIbu1O8hA97mXaxDGIdgNHYyJ+OvNqFigEytXZOPkgJZ1kw+TReDl+nVlcOrpTNSAEt5vL/
SnrVj1NIQ78nuKYOzYzNHJ+jqkUVfVKDdKstb8PXZSkA/vEI/BeZvuBexBDB8d7L0qvjJ0bcPrkw
9hreKHSi5AiezOtP1CxGnCQlyg3kFIMvjO4lfpSSx1rLxza3pZNZ4i/T8LuvH+7D5d1smtBtXRED
fEKXqVBstAe17YO5lpfg1p7rHKH8YcVouBBFg1SlZRBOoWGIC771vs8tLEXn9Nmi5kf15cGeRqDW
Ryzolt2T3fbuCxXZ4OZA0gjfbMIein6LRn0WT1/FcMYGoHnfty3qX+B9pige7r173QoRuHjFb/As
9+qyQkhpTOaOwBqzP3PGwT0W7QGR24DpkSg5lyNvBEDzCbDlXijvBKcZN/owGgldP4EwXW9IPT7p
ZVEJ3D3BpbeEFiNROeSM79qVw6wnhCKnzmos7cIsBTQz89zFvh7l7lTXXvCUhmGJidtRnNqQrbb7
uGZXCYJxm0/HWzVwkEDsqZ8zLLv8mho2hAX941buxxfIZrC2/zfenOcAdR1V8uvuow7itGVzcrpN
REes17C+9cS6h/Cme8530V6C++sN35eF6hICQf8VupRE6cJOrbp03jtZQzcGpt1AXBCH9z9Bc+jb
PBD1nAGFVmT3QBFYjamZyLx06iRejgO1JAPEJpOJDUi17nSWwRzwaag6w4ef+Mi8c5JAC3g9uyXO
f3XoczDJwbJiX7q8QXn10hyacbKGxIuaPUumsqy8fmNlckj6fDTf8pAb98wFR7htVaxRYrVxAuYe
/girX82Fgt/yIwegF5xD4tHinIuCw5OJ5JIrKgjjgkNR6PlD7Gh7PY1XdboJE8Da0NXhQxbvTTl+
BD0zHykgS2NB0goFMJzTEcW+G/50OqKjxO7Hogsi9K5xSsdIRhEytdhQCWATKYMNXDXh6XCpWBYc
a8wBsLuliVVi0+ECMqONR5osKeEF1u5nZ8pl4PcqLSPKqb9Y6BBYZJs3+HcWJzx14jUQp+hNaO2v
qntKdoV3PDQk3+BldKtBuR+pUEatFzqwGjgcw7j22Hv0n/60DEKEngGfojuvkJa5v02WXO8WtE3b
0GdyDcCG8jsf1lo8nneI9/ul59F+6iS6p01eMrIbBuO1GGpsn3F0dRVkvK+pfsO8A54ygw70J3Xz
hqnl66QVFb7j0PHay3Z9LZiinEFEesDrx6P1nhqWvONErxLQwsIxjJvUdZ+MteVCLksAMcp+MKax
fyT1Gs+xQAvrXWm0CpqOGIaWGhoHXLjHLbjWrnxLGFL1/S+tCMy2H4FFK+cTZk2QXU0eejDXS3Lr
m21+6nzfRvcs0ZWWNVYnQJgHhTv+NemqzbJhfCO8yWhHwnghZRIKZBnJnu4cmUCDEfgadgTIvc8W
2yWQgBkCiDhOKabyx60hCeD2M0tj6l4TkdIa/BMezgkKUAFI8oaqj5cmYesTIKuEpl3dP3T9qChW
hdoudThx0rw/6AHcV5sa6nasMeySUJpRQo+k2xJVHtxOcFjK7nj8toNt3qzjWoaIBBjn9knT975e
l/r1Af+PggSiRgRKsSh4dtT+wb35AMVUPT+VQ08UJBD2J7FbxQyldd31VWeL3ddWSEeFHTbpQCGt
QiJgUTuAA+EdxbjOsa9h23HyQIpABYaybKLc4IcfSrcNqooMjtveAmODV+9H5zJCc7FJ33PzLO7x
DeDqKiy0FVMTtQcPU//C7aNCcT5EwTQyK5+BXrtUA8ufE+ehkxS8xxid+6huAmBcG+gK0lJfeSXF
59QohCfXjWByD856wiKRrwfBgwNtUEuH8XdiKicOJ6VRDzFRMhUj2CQN9okx86vMAveUMasm+xFe
RrYno7wi7xq68OpK3/h69nW96kz7+lImFydh0Cw1CZ7NfVpdhaMBwjw1XMAV2j3EJMS5xpE2NyMy
6BFWMiQsgMJAizF0KC3EPeT/Q2+XVyOOuDv6AbAaEdQPX/9ruRJDbylqXUWrQHwNkn3jo/fiN0Mq
zmJDutRmVTKjJGH5tv3KtzSEUtiuix1EF3K1FEt2rTgK08r56IRH+9z8mMaofBRddD/w5I5fVxbp
249ciGPM5W5GTdetBx5oGuj5hLBFRPmT1btxNvP+nA+6fBM5rg9YAHXIvATs49QK0ka+ycwDHkJl
loNFl7L6FIizsTCRJCN6gwf8wtyDQVN/xajj6sRAcWauyavcxbYGWsFg1ijIWUy7mCJHtNmda9mB
cOPPppOCjNdlzS5ptQH2MEarbtXbxWlXmUwXQuaLrijazTJ9Id/FjnX2RGn+ZB3DO1Hlp/c9/L0v
7I08KBpAhxDeliZmo1onoUFKALc1VpPSFv6En4jwNEkgmqUTd24FhBNYnr0MaTC0b+/CdayB0zV0
OqUzeE3Z7+rZEH7tsh1ePAaALEi42LWZoWuLFpuAZo84M9se8i64Qz+2P3BRWOjDjI9DrGxrLfPE
0RP3FTtmM/yjrOhb5/WWlDK3zQ9MnQBZ53UsMa5ChXDgILlC+LM2tsNkxz+q4OlZODxqzFAeLJXn
2UX02zgyCJg81q3R7lEHu5NsolEJ9GGhzpAxclb44rJ/ysCpQOD4A04AJhP+jOLKcJUxYtFFb29t
clXFIm3cExB9NDIAhKeNfPOUmH9pVJkQqqktn+IY8w21Qp9fzaq5vEg7DPn6rhHU+unxFjX2MGhq
i055rBhc1vqQ5Plqp0cxZjqqxgLJDlNuteY2tFDdcdh3lka46ZxDSSWUNYd3iHkHkU021BpaGUmK
1C7sEQP9QlZKIJkow7wsIUV56tv6SaPO9pMq2gH0Swh5t0syObnbJhnBcGE10bCaPajrtFXdVfOU
By/fenVB0JNNFkDuTpPu1KadP79TrwriFItN8VpMwSV4CwQ9wgR21pdIRYy4pviRbu66okfq6T13
zvmcTGorzQBSFFskEM0iYTXuAbYXWxgkVJTjmDU7swNoIA8NP8rWcRSvoEGirCs6YRvV7aEtzFmD
gHxMTUhn/jEWGLWbq/9BhURorUfMO5l9NjMjUzwNhCHSaBuBWNeKSgtXcKYHgrT0Bpj7sJ0Exj/9
aObjwv7AUAcWi4iTtnNCzAFhqY/9N8lDSo8OlausVR8z23KNed7RCBHIugjjQKThgGsMSPTqINJ2
s0Li5Tw/POLXxD5HsuOKS3VjLWTyspK47cjfHXDcgfT8d/b/3GYe2Uf9Be3hqQh7CJ0VKUhXJF3t
x++mDLeX9ogOFPttjUP3Eaclku4ILK8lD89tGqPM3tYyX284yjjCYc+8aKZMByWWI0vJmXtNxgGP
AlKs/I5baTCtWeedokNvcPZVmP3Lt43di3O5xkd225sUqlYJX0K5APyrEpW7CelWXD3JcGxVyOoo
1eAknfcR52cXDcOxA2+y8551YTGL4Sv1fxBMLF9zDpVcMK5xpJ8vbIJ9uSmgERdeDAuXERujZ9Wd
nFulWo1yPHxeAH+2Ko0dGT8LPPIotrC/iKv0D73cStGCtb9oZetVd53knu0hCNUB7Nb2W7lngAqP
3JztBPSSwIEAzfUpWYYwS46e9GtsXiEddxEgiUl76NKtWEZmurnFlkBIV5/Gg8JIef7Q2DDZShIX
rhhbN0VbdhMAdC2ZtCmweSZd6OfcgRl4bkx7n4hrvBtW8jnPrGuwINWym13+1rLNs12aopfcFoI4
iFLV2H7t+0Wh+31LcTuBMZuXVJKO2LdrlaRj2FIE+VLvOJ7ARMycrrhwUkTQSn9RQRRUVViELqsL
pt91xhN1jMRDHIvx2kpcFkIFCgOwYJHrZ1YsKaaRfbCSv7q0VEq5V/i2ceOZUry5plcoqAHVQ2TH
0Oy3Zk+9Fn2d2BixKdeojPk3A2ehV2YHVB6gakrT0E9gjHL9WbdtxH7zh5cdmqOpVIMwgbkJHqC2
JnnFlrftaeh2MwBnVlV76xBQoZyNJXq6fyQCyXkZQhUDQyODMbhUYTP3EGebqtxfsh8qx545gFLn
yew/baAAXjRYLD+n6fPGhMtIgVvT7sPgk8NfRCOFeHoIxp79yuzhBm6IkCCvScOiXnf+60ZscZDt
BYJ9+8ZWEvpQTk7CNlK7LSKmWTVnhivDGa2moZ9/TLrWUbvUY714TINNqUgk/ml9tiqR+9MRIUWq
lwhT8WMDF1pZ3x7Wjd+hCjPizx+eDCRZyF9SfEbjmq9766qN3qm7FJG/86Eypu0tjhqihxLjQ8sT
wItorXiSdayihzkVd/jwAHMbh2X/rIUDb/K/Mr5Ig/nk1H33fH/OomVHtQT47Sj3QN3BDlg8yeeE
64y633I8ZeuebFPuxMNUQsyl92EIDHAoJzjeiG/iQT8RcTXMCnLvqxBBKSpRudwO3PDedQ3S15M/
xFO2xAkA5qZ7aX9omL8xTyNIq60dohHzCdVgsRaFU7iSHnUaTiFVDWxCEK8JrQdXD0vg6SbqR2KV
TwQij2U5hBtV9dOqyHBIWnoGfyUcapqMixHP4iWMvRRFr9I1lH+FP5VT7dSfuwLXlU+hIQ0NU9Ja
aBAja8MKIWitEasIhMmtrlD6q30wLJ33ni45TzagV5zGQZNF0w16VEdhaKlWYxybWM7LV5DLSn1f
5A+1eyfzhV9cljF96W0xr0HTGeE94Gtk3bW1mHIQceOXPRThYV5Z7Rpg5kkTE3JqEopCsWFIOXw1
YTQFNQulgd3C6FHnPh7pvQpusG2FVUSbtdmT4+67JeYegIBhmUQUhYlgpfvnij75KpnybC82Yqjo
H+PUISEIXF53PXnXqzcZl/J716eQzDHKt7yPbSm8mOcgPa/jESABTxh8h/P06GoQ7ho/zRUHlKOG
RnD4/yTP5nf0DbwzqfeR54q8lFqW1SRjWfJjNwyRYTHRax3p46w9uhgowgC9GOGOwa/ZZQk2YQOv
XSLSYWBE/Jjy0yzxEg5niUHFu5Ps9rcK7kUHLQJOOehrFnqD1oNsjGx07K9tapyFUiZYB5cJT9Ge
enOIug+Ky51lo+XXc0OVvlvgCWoRHGvQoCKeVVbpCpnXrRh3MFhgwc+Ayr5mLr7JEt7HXpBhNfdI
F4tZCeZyFZ+QkJBzFBFqi1ilv9xQXNbHQWYdO2mU3pws5CvxKo9bTyi9S2p6tyJcA9cDimGYAekm
QrtiPnbw6pQJuxDKwosN804uhd1w8C5uHtvTaQ4L3sBddUc2GGCo5doWfMQxJzgmpn8p8l1jqvoN
Mu8b0Be1AKsdrg6wTv6rLPQFEiAlyVKuWzN/m7zA9yNF0tnKOFIDy4n3nt3FD1svwDBgr2T5tsPx
NGMVl/tjx1tadCU5XNvAbFsi+bILGUkXqGkj9eLaHgnDNPiw5ON1lKyb2hF/u3M7beW933h4mkOs
P1voW2z581ocER8tvI2xdhVWPBRelzfCQ7r/5wOrkMGcGglTDmOnCqKizDfI/U8ZPNCpARVfi57J
L2s9ZXXsl9kTicoaPVKrOeu90LNz/uK56jSXY9MwoJsqtyAOZTwWxaP2jpROXaRxMxzUiM8CqvSG
3DKA19hEfT7h5kSDMxaQ4Q2H3Mq0beuv77HMtOSO0DS50j9UyI4c1CNKNr6xQpLQLMhT/Ed78snT
qfNXnTTdANi2R8GCKbiRTSYpV0TMe78LkuENnlql8g7b+nnzhMBIdhtem3Rhx9Ook5c9VHm7zlRI
rTPQXk4W/KpJ8/SJ+EjHEHGbn6HFEqSz+MODd/t5IFYcmyn0IJYqC+jG2Tyn9VPSHq4zWBMk/YPF
VkG2iMM699us9N4Alka8L2c6hCfe+n1xc11G1O6nG8cmIxYc+br5/hK9HBWyoig2SFyok2Pzx5bF
W8xbIE9PsRmUJQ0U7fVEfQDbYDD29BUjuE/zfeXyW5p9a48T5jt0S4ZlOPzSfQ4ebm3yXpFAwXZJ
nlUdOogpnPBVCElDwUEWCkzTE7Vkt0Xduy2Xu8n9eFBtn964s43nUBtLzBQmGscxUheFFY8+zrIj
JkTOSIBvzVJplZf3SDbHtHPG407hFT+cAOoxSSoYHegSXqFSG7I2s4B9rqZDUSAQ4kAXiI68o0Pa
PXduW79laLKic4CaReDtmCDRTQEqDwRpB+y+55fT3hDIAXpeWel+jlHR53kZVvbdONviF/dlZ2+6
z5qfxsyYrCjvICgGf51lQSokbmv3Bt5QiG3gnGLaUq4PdsBBIgDZ/eIZ27ng0pC3ysZUcQN1ZWgm
GQIoAd09pzSjxC/2u55TU89nM7LP/PGygsQDnJcWdWA+k10OP+8/MeDFF+gQebmW71yR5BccXzhP
BT4UboVYXqgsM6EHm0blnszfMqShLsc1rbGBDtYIlY9CIDq/8+huvsZPy+h2xV734YjgY1izMr3d
hWbrGFXII7r0iN+En/OSjzyqKX1/exDzw6tqcjD2AvHp1QLRI7iiMxzR3DD1LCTU6IiK8V8RMINK
HN6Cyt/x4UOw2+8WxY3s/8XiMtCr6Z1neXDWVteYCY204Xs/Ke/iZuiq8U5PW4aqVKNOsrU9i4qp
qkNaWjWtgZoDLu36/+lduOnWnZDXE3L+u3Lfj+CqrJKPZr2vEswO6BLXiLUCqhzk/RfgLYW23q1P
wlthz736YIyiKhQ3PJgbxDnXvNJEYA5facBoOkflQTnZQuL1Iy7QjgUR7/GCamqHLOmXIOdIqwDO
D1RCyBEfe+xSmb+MbKI+veAPZtYvKcNbgEQiiARHOS8RTAojJSZuNRC4MPkgkpCGrj+PmdldvaBO
fduSEbvUfXVlSe7lwmcs+RgT0UlRYEVR94md/S/6iqUO95VLlrBcnJyQBRltbYz4QwHZYR2qyD7i
sYj5h1e2BXlHfqWqgc35qr26K3SEeYi8ghQ4vWEzkmnbnMhVvMMkJAPbeDRCM8k+uHOLDL4yuVU3
CnfIfWOfpFaGZ13q3roAjbS4DsTRY5DohfY18iXmrZWxA3cY2dEV2VvVNsBtTGp1HxVMKgfzGEA/
1aCbwqtFFgzfwPrr+QUKflBs6WmGnrRNycmW2AadTHef2wN3lsA2DPotpcrvUI60eO1SJoqqGLnQ
obZMjQgFNhMH1lvxctOGKvt2Jq/9pcYr/8a82PWSGfEW1tU264Yt4hjZUPUMckvPa7Sdf7DSsaQ8
rXagDDVT2JIu+E89biM/1qTdwbQUb2zT+dtW0ImCKAkrGeM9aJMzRcsT2B95AydMm30405+M6sGE
YQ+qXogOpgvox8tEaT096Jbw7JAhhfkh3pOjepnyBzXPmBT5l0hD7vsr0DkHm9rExqZrNzvceuot
GMnFz/uldR4uvn5TkB42HvCUspQXnsVSQcASWpsih7O2kkjJWr4P4F65KXetIGYhPSZGyVpKmKw1
oC6rBcR+1oSkeRNt1/FWI8szB3EhuKzydxeP9Xc5zE6AY2kDhFztbq+pZB+2MjHzE5gW3q3VyZG3
eW3SaJqabLBGNYzJkOIwX3qyU3Oc97WfoAMiac2i6/k2/SjB6GkPT70RJ+ofJCWk8XjNX9ufKX4I
qaVGKvTrDVGLKRYZANR+wBmBHZ7htdtIW2mfFsykQJwdCqD81cpDZfDgU814z5awQ2lATD16I02f
PBRoFdaen6HP/1FzYHxAR9mCnojwAg3MBOzFbqeXwgl9B89MCyHQ1UpOm6xDQHFbUnOdv5VZB2Jb
vIgu5lguMJA5XQwzeXfsmRX3IWUmBnO0weFK583RgxE22bJKRZ6YQRGpcZyxbjEg1/ygYozyphAf
uCol0/918/hExuNwlJ8I6hgtDK0aytKWNpgz+Nt6BFsqmrkYoJ9W/Lb5hPJCWnjTVjUQ790aqYl6
otS4xa+1xT34JOez66f/LybdrS4Q1KAEGjVBijXRzNGgOOafAY/t3kAMstwloTeEvMdCSd+z7lhs
rWYrEDisLy4Wm0lD7Sohny8U0d1zx22Up2V4yYNS3DNzbFyfU2ZlyUPb5kME6fro5L3ARC41S+e/
bXa2d76tgUxnwGbOPKAavgrcKHjO/cimhA+vEKrMeLfTuWzZw9qvQX8l2+K2GSmOEkbh4F/8N+yI
FzLem1dfMnVDjys1desbQVa0iY6EVdO/Vk+5zvdV/isqCKR8QkAjOMHbDUOu2yYtKK2Zf5t8inWl
JjRnqR9E86TTx+WcDZ6+k03PpDKkocXlwrvpoUk7jrTre9DSvijBpVysvzPuG9p/gFECRE1950me
8WkGYxQwYShbpT7VXibQGei08akmDaquEyVrk5qtD/XoJzoxCf1h7HmFYFRRTM7QJwlDKDg3tMF3
uOqPVdKhTjFtcDdXZu4fa2EOEUXCA2TMhZ+MfCmYPY3q5ckQXONa32HqCbtwAQGn6Ng6QMH2CkZL
0D/FQuG9q4SPYiT/+ZdiyhStypz70bxS0/6zOnzQf38xZZGu0JkoxE4CTOOdZMSSg/i5AnXdFHGc
nIT6d4KfFK3bvX3qxA3JVTOZO3Eul36yA0beBWW2gjMNghMOZthOJPq+jk/5V7mqkCDI4TPP2lHh
Pd5socnumQS1UfeJA4ZQFcLwnOGemCTo9NJEzQraEZTpL8aVPlbJEyyXDLNi4D+zVTCPtT5CnZ0c
lKVHBANZOs/l1UZYP2XMKIn7qKBkmhh2UEXV53fzjRo3Yy/XuvzzjG486sBzZrC3Fi6qJjKhdLrG
grpLLGXtBxn+D1AKiFFMYI/izln9RozguKNIjJ1D1tk7xxjrNwcCOsvafO741kiWCoXgfZj76Guj
/Rcb1cm/rMjbwUKiihSM7wPpzhDZecpGagw2K8qS1iT+NPYqpql60wQhINWhc0+U5lXRpKwIvhAA
zjjyKK6ta585SntVFsn8VNjAcq0kRUwfAEe6ge16hg1dAaEHQMBn3PAj0Jd2cpEP+Ofn4BktiU/Z
RhL+MiwdIV8635y3Z3xIIjitGXWCmUVnbIlJvfPHiWhW5vK6vJ9IymutIpeCSh872XFJgu+z6kt3
0JAmThO6tLEuNUSRTgfi1VTUWIBtbztQBLLMrXnuO0CiZ1VOUNKjESwtOwVJO7TV6LTmFN4Pwflz
VHjVyhRyRQ+vQR7QOpoZMmHBj9ZMu1fON1MTLXJSSGwwikVmBtwMTqozhaqA3zRm5vETgmeow76v
3UMYnZu27ugNRLQXZ6iRHErcWCJ+5foXMKEU1z7tVUSHtT7OVH0grEwZkJ8L7lppn1Gzcf6lMTkp
XV9vXQq8q/Qqx1C4G6p0ldo4FBIge6zZK+muhSOPHpyXnC5Vt0/PUh6uNQNbGKS6TpjGELaPvECP
cLYeeDH8rTLAeRarlfWnNGhybQJ8Nw//8fpbJM+iNH1/pLLvLHIpZqo64AhRMOz6o+EB5P42f9GO
0MHTAAOVMdtZ1i5R/m6jl5AF41BZjDSkEG2ftp3CbX1svWZkflJQvdmDdWOSzk3IGN0Q5kkJWUM1
WRcS5xgFES9EHFJYmQbX8SVuGRnSxyQtLGNEiXetjCq8wPf/0jGnOvsQ5JGmhylN3K5Zowi6L0dn
3S296oJHo21eJAsw8vkn+BEX7kq9SxaumYQ5CO9vK/+pyPQKWob4QES+E0K6KBfo90TbkkyLb55A
WnwC1mu+rLplcinL66E/MQwrTnc3tN3gdobkZtX2ezD6WLBLDHfkW+UJvtSNvVpxinbpgWREtHnP
hkkKo58A/M1VPw0b2ma/U1FLG1xdpkje9MZNAU8GdkBoGmXFhiCK2gGtsk6MuEbXXIeX3lbdcbCF
Yv7QyqPxMqZZOcIr19uII4R32iAUog5LEIb6VUjs+NwgzI0dabzaMSEz7K9aLeMT9D85+9f7pdAM
yb8pjs6++oK6tscSfmvQqP0W97aRG0g50kxxspPTPITGYW1i1v4g/amWjsJblqWL8ys/KcVw6NR0
ZHrM/O6thjKLJ1nA9W8M3QQaBlYPBSCk6CmhEPFBbh9EZlR5ICfgR9Kr7Gs5eP6v9a2iECYyFM2c
s9H2WK0QT2QCt8uxQ2jm6arQH7baQplqryAt4NMD6Vx2E5wL6BSShJ6CJMYrdV2/UCcN8uoSpC8c
GlorMc9g1PvvP/6ioiI6uMhaAtStYkP7Oadhbr8h9OBvssgt8B/O5/pr9m+gAIv4Z44jtB5JspWP
SyMaTXnRqMTDiy5V9+a1iu7YgmumkkgwXHw62F6bmTJp8LUoATM+XH+6LMlqvLyIjV7QB1HzSCtS
U/TrkOEtM83cztfl9cSESpCASs5qSXjscXO2xq+uUM2IMovQXgR6IXgwc60t9/t1Sv++dtOg+OE7
hkB0TU2InoxpSswuaF4zvFlyLIe2Mh6cQ4qR7gQuJmPdx6Y/gymDZHQjLgH5fUaUk/VCpZQOU7hr
k7OCU2iXbG6K0gCZfeoLurWDZTX9T4YOY26qLSw54V/xYDBoEeUXyg9k1ZJPkFDpkC1XIjdHYNev
EmbE3XqM/7snW4E0su/+xt/CAZIbkr2r6u0nJn3Z3/O7OkLmoAtzrIoSSUgdTUcvtkmlCGtk0d8i
1zEpsEdMFcNiyDPuV+2byMpDejl+mtZyERzHusLBunlQBZQdBJ7xUc1RjjbUgocW5rEd/5e4RHY3
TowrH6lV9DSry1Nv/i/G5en4Rz6iIGHbNjNdFYhtFhFsG9xmPI+v+fPFUKpPEoPlcJYVhmptIDx6
Gw9mbwc4RxW8xsA9kFykNsOS8JeLQXUp0dJBJrrCLbOvcXMuC+g1X13bLqhTCvBNVtBIDUZ92em+
Kh334yVnlt0wlB9qbeYGbpj2IZIaXrVr9tvD54JpTNVbodIUYsXEQ0nPW5RWCjJSk6QmeUluYOHZ
nQyMPIcNCRvdOrRBYT8Pcjil9b7yKfApjave+vwkmV8B+ZkRKVPC5zN1ZITyNKtWs3SrjAPc1YCK
+naa6xvspTs3vJZJdR7V+WvxD8l5TLVzmy5JJqnCj/SHKjisdyVxl4+j17OUDI0MNcKx5Fj5Np/T
m7tRHwpMPCnc1+AbBugmqJoifJ0HShevStHiOn2FA3mVP3mhESkcJ3hB4uR5oJGF/zfHNFp2s2Rx
PsfK8tLTtoMOWc0UFEDPRwQuD4+dARgcLe4jmD3nWLmlGLx9dR5IYbWLMI1Kdi1G55YKxekN/IQb
zGjPZYJnMtzDWpmXv3MBmhZUwrxuZd8g0kUi1kl/ljUPLJH9IwngfdQEiQB+LgKaIPiCpwfKbWnl
2jWpsqDe9mDowTIf3XKj/BdvjsuEGJJrj7pgAobdaMxsL2AyjOep2UpaZRLMXNdp6NfvMKR9RPmJ
yu8ROZ9HQZxC4h6O66oGXCYtdwfSCMT79RIAhmGfHWEOjnRud+48b6u8vDlG/ggEKmuu3DiKpu7r
++jkQJGZ5oxDfbsu2H+o9SvdTQXPoAEDpqTdKG6ptzElLxcjDC7MKO3Z4Om3LDOzBdB19htIMP9w
WKnFBC03eZ7JN6+3cozBtqDvM/LOo6lGTun5dsQTgNGEyP5SZFVSA1s/H0IhUyQaAst1BIIMdYk0
xvhdG73mK1KeUEmh712/hodMiX/V9QKgWfvn/cPestt/YI3JafJc9I3qRGf4nP1LTDkI0MD0tJBu
iK2TimVmI5irpPfMdq3Q7W9t+oFyfq1regY0t/uA4USPuA9ggjxxXslH8u9MExKFgOJyz5/znU4E
HXrfY3QrFjKe/2X0V+UUidY8SFgt+HmlifWwrIWKiM2QTm2CrzY8Xy3h3U3kEPY3APeQZXlIg7L8
V46UwWc0Wug4gRgh5eWR45ANs20mpo3TQ89+tK/J3j0gPykJkXdl54YggK6kDmRqyTD50qVyt+gU
oqyIfvGUub8WeAKKQWlFEaf5jT4Y0R6q9KUVoj5JFSLF11lpryV54y5WRFhDpeAXob6Y00wbXv9X
lwoBgGzpRr+kYGAm5IzT+UZHT9FHmC6/sL8pWZVhMsl9iuVruXGo0QuMVHvhktAOBldGVa2Vz5IA
ytdjfo8ETtNul+R2UGn15XHQyuifsS2V6NQalqvgFf1DSNfk09Fsw/C4zhwLv7fen52GZ3d/8Wmn
8uoONickaghl/9q0FMTREDLb22VBw/m4UZh4eOo0aNALKZ5dFNcRKFiWk1XVFVT4HWz5HrEiumaE
ZMRmiDSPeclHzckh6OwSds5ZeMXqsiRxhXbhY/4UaHYwA8u5PNZec4qXFNnZh2LKxdBl6SPSYXB/
T+L8sWDAyJo19v3ldgdgHGVaZyDAFffmWXAKzabwyELVGe+oR8GsvvnT7gS0K3LuZdPfePb/vLYD
+gmXLsTWvv+92x7aQwsT57pE3escoqSHgRD2KFywMxvlA8dmwyJeog5/l8RvejHsEW3PLA0GK2L7
VylQwWXeCYrMFBxdmYuc+gvCFvbxDNOG1czKI4B5nlUw3lJ96rth4TuZiTB94xW1dazTMXbYxM9d
3jRjc6tqGy07oh1Ik1w/khx9fgTWXN8PfaWr15R88QVM4LsQD4D3uLK5KA2okOK/l4p0o8IfheX2
2aKwcHKpbwNoGCYJU1SfHDyW5kv9fvGjNwN79o+/lASwGmwHNHLmXbjD2Y97mE2JQPAhWEbr9ppx
LXNyEMWPeP9aMd50riZT+vicZYHkuSLm/3899kaZpV+KuRDVtc2Y70G37z4QS5d2aCscT9BvRySA
Mq5LIMHDlGInDlCgltki4qqi8vaVk/CsLoFcFH+xQS9dNPQrusH22zt6/Smqla0u0TzS149CJ4L0
YDCLal34ZkuYrgqtcHglSPdK7VRupR9B15qYAwBW07RDUGBM5U2UcjbvHZJ7B0emCxMqBxoLKBNY
fNC9Zswy+M3/KiQy9MmVppDYZz7ZDbDloIfywi3ugAkG5dkHZsj0HKBMIF+cKapS6FM08essFJf2
1G5vCVIOLyjq0ZieIveCWTDWrIyyczJg67nYMGJ+b2WZwgxNbTg1MMpK5E/15F5t4jELEot8YpLj
/ddFhLcDoy3j2c0LEOYHpN92pNPq2y839JvQA9s/BPJZOvwcq5cpQmb9uvfm67L7RdPuHDSCN6sO
WAK7QKefVJEnYsPU7m7+YHtjhmx5xKAlaMeOC0/Jldf/sNHfynNdOVagE53SBMRnn+1ckjoDgj86
9T0dkJ3vbPYVzsFSsG94bQuI0tjr7d5FXhhmlt6eI19iX0VMnP1kv4RX2yPFf01PQbBMfqRpiPl9
+8hSHIawpjwTHkDu98n9U14cgavPSYh2+lja+wELLoDAGgDw8GCYuADdZQ7blg0FcwfUNEhUQRQM
boYk9h/AxVqKs13vMWTKamt5wcRhxCqGXUW7/fpGBOEDP8mCoTajL+j5L/hAH+lt0rwpFqQXuUTI
6+oziv6asGWc7j/JH1iazCzdKufEXfN81IF2vMg4ioG0oU+gDJmXpcjPlQIrwKaZSQkeLla9UYQw
wrKrEBRolVtBsW4qgSuNEmOgnQrb0xtZjrWw8cDMr+nbudXAUo4XxgmjXmLIV7N/rwf4UoCmuThl
tmYp0AtyN9GhNK1I9baG45E2HHNQtZs0C304BEdO96xHZCUWnKuu8ooCYriqlECRLTtAlf+YJjsz
798RWXgUfr+YJRZiKXq5Q52rLhburoRuhHwHScNGyZD50d4nMezeGCCdsMzgTWyQ8vhdsHBf0BO/
BZ6OS1RkEIQwwubqDzdCh8hmYd0pC8gTcIYR0BeVbOdvGWf31cqFW6IXzG6AQgIhNKsbbJ2khNzI
DnY8DD+VhG5WiHuF9yBUlhYsy5n18p5+1ceWd+vqYNDnaEE/pwZ/87dl5YPgl4yU3C6HoTnFCZ0Y
XUf2o23TOpW1ap7bK0ou/XOSPLoqBzjUsbMOWmqL0tIi5pjhJIgY6Y/O5aeIKCjD4CHT7wpZIoNh
CruUnSe57ruicthj+Had0oItGwlCHyBhqzpoTA+8xY1Fat1BcoSCJgljOED/e35dgxmEBqMnVyS6
fO0LCLLt+dqz1kTWQm3BUk7KQmUjXlYnY9VJ0TgwQ8pfKo4/w3Y8vtP0TRF8ffXMIXA2Nqro3DY5
ZLexUAYT9e9H4hWyK2N9egkEDU2R5nMXpaqlyy8C1XXJhxmjj1XLCkuz78O+dLDkY/LdG11Zvc20
RVaFMYRhzJ0QuoDqy1lLe9djby+iLbFzzey6S20JFBnpw1mWJZci81JUcPxAZAGOlI5MMrZ/Ty0n
QePD5S7Uds82mD+pEF56HdWE2njrXcFwYT4tCqoKI/l7E+vlRzg6X2LR/09s9V/AJPSXVeDZGcQZ
wgU83LhLVW9qqWPfjfvQ7t86az6YfFZPqUPLvr4ot2MtG4k8PDQpBzoXbG2nFMmEX5RJ/f4qLpuJ
g0qBu6HA1tSbPNMH5evFSIfp/1S/4wum89c+Z8scJB8XAULbwwp3NAE77Nx6JSf0lwXYaiu6BTYX
ZryiDGVq9alUmsBkctndDMIez6r6VgJf2y9gos8GERjkK0dSRW+rlH/I+PLfYjG3bhNa0N4IDLNw
3XF0r8dGbX9fZj/02jrbFaN0xAoMp3yZ1NQjvJfaEgxmsrtuouA2hdUh3LzIxGGyaAXHiuvEDjfp
5W3TXt/iq14vPJHe7/Z7P2lvLCjH56jC3hxSgU4tOo2BV/092BbI+H8eN4VJx+eGgrB5PqAYiQ6i
FFd+NSqMv4kfp8DIsBPJGxA2vvFngcaMsjkJP5g+UOxNe48iUN+KQWmdbsnAndf7DI+rssEnZnmj
xZxGf8YYi8blN8AXUU5JRJfbx2IabBIPBJsvu22jXOVKo0f7mXih9eMOaVViRYdiEJpo7tv6OpuJ
WdlhT/0HjYeBwkSueib1EUvECADNtnoSvUu8xOqDcqO7N9vf6OlZfmXpcwNy0/maQgrWMtp36iFF
bzGFmpdYnM84FACR5YQoGyMhXQdKsljy6LbMnL8vuH0QDT1k9/v5kFrbOk857v7BzAVSKGPnBAUg
DmoDY51NjrJGiDdEDT9vWTQue1e0WHd7HiuVvOtzYJbJT2xZwyiRB6zdHBZEj/38kXGuVhph+BP5
zMOZg6l0AkL2hDVHh/svhydqRK5SaRcN9ZAkra8P8Xs7xkxLoUBtyeTgHXAenAfuJ8dgRP1isLBv
Fu2LU9RzvWE8EhflFtFNaX0iWApD9UqdRxl+LMic+8HPNxPthuf7A82b0D7eEbmlwi/gEaU9+tDp
ado8zJ+dpOXSxjq0Sj5Pnpq2vDtpEQTX3YoeWHbyDdsAmTm7VQ3rUcc/CZyPt7/CYiJH/TmeNqPT
GrDaxfzPcWIRxuLxpDtC1TNabtxwtulPiI47MIeZkU43o9Nigaiw7G3xkGCb2zH8d8oQII1mODkL
dBPv6j62sdfXG7nu8FVE2e62FyEQGGuYrb8kES/jAzToFs0dDqn2KjSUm9ogs5aUJqM36vwfRmtw
BRcVWXrGDFF2hBcmjKt4fyQKQ2KNgzCptHdFmQ1JDyWbSAXKRflQQONDGSorcNbMooZEaAA1Pck2
5Yc3sof4llxEF1JdmPitC+nPRFGlNEwgVIcCo4C4QlAikB6Q4+uf4Rl0W9Gd5c0ORvVYmtPqDnHa
wDK0ZID0nTacLdmQqB6dw5CNTfcqQzC2ERSI6x8jffQm1MlF1cfEHJrLg7Y90nDTnGKV36ShKzdj
RWv0q9/wFJHXZ16jDdOfVHIpmREj6EoNtfHOyeSdu0ztDSTL2XMhgv7ROYg3FVggUYW7hE/274vh
7SCpErdaa4j6HVgEL2MQjB4DNyklmnHer1rOHEjbDKG2ErNd/wx/A1pilskM0qDfq4po79Q9S0l7
Ty4NG3mRVt5kTbDJJoIjC8iZneO9fnPusvwt3g6iU/Xcpv+pLSDRHu2U4y/6btfCnf0VODUEaIWM
VaZ7FWYXLp0zSm95hj5OSZr/WXrk95QOC9mtE9oYC1kfFoXLzL98v/fR0LAqpBIEfYyF8u8A+yCu
WtqGkPTdrfm3tqptSyFQXCNb+4+HjxswzVWXmf+XLoEUFTHmCwS9P36a/aSwH7RNrqo6EPX6WQoT
3z3YRLn624kVoossTzn+hh75bOElGTIaApzjJP9mL9cgWX/2WifdCoImpFIua3KWk6o7GdW3QVhJ
/lEREJtERbtIz+BB2is8GdTKCUJ2x4LGGq8IB7AdHJVD4JlBfdlLVaS6PP29wHDufnXZIVqdbETf
ZFxgvlpkpN8KM7N9XRz2OmvxQSwobc4PUyFMghHe9k3xKA/OVeohkOtAdD/iaFn4lLN/iDOYnvyV
EViK+v3mnXkxrsrS9NqypsGiRW1SrSb5u5ho1VT++j1naP8TYnmHaBwXGGKXFWBg6wCW6Mm0VU8s
lmzcZgKJ9WSCk+QQ8WltJ5R80iK8CTJeLhJtYkAcW9YF6oS3TdQkZe7jDH8ztMj2w4TTThi/OGLa
YbantQfxeO9X/bgtZfwwI9S4YIl9CEeXarn841IV1G6M1lizNWr8h3vxT5BBSQhJ8669IQTXTfpQ
zd5+omOGAR4Z8iq9ZhBrQ7VxWGIclNdupEGyrXGrXXGti7C+PdsyA0NvJ9wCoBHGlO+9wmTCh9Ob
UeQoifoAiOuce7Jj9vmgROWCmGjzAMsV6HWHFnDvQpOgfjrm0/gf2uWiv93/Q98jUqqKKt/P3p0+
IHBa7+SdDt8/jMCrJd7dH2tngACELUKRBKtWUOmvQNDWh8XVo4+BCl+JThjPKRt88zg+EmkIs7Qu
5daNNfzxJSk5DoHB/glutUjY6orlPyPc7kyJcx381oCK+LHsKNvt/zO2inXw1RdD6w23jaMXd/uC
7FREpPDreb7js1rpzau3WCwEa1wQp+mt0dKeXpC4nh125hWV0R2DnSC2/t6LhE3Yt0rzMII6/eAj
fMvygCxmHqxzMSUyN6PZx/X/98KB4PUEZvUEJYJ7WlUe3EIN8kgsTJwbfr1zV097qQPxV2HRNYR5
TwqNFruz1ABSXVT/XG/86zy+d537ryVbLhm1HgPeYRitgL8DF6y6U/0Rgpgw0lvaDF/MiQmarDgj
uWqpR316CT8Q4MYGgHBy0PiptVwWpPs1fqORb65woEz4cyN7XSCe7FerXFeDpGpjYSQhV2NUFtvy
kp67ZFDX9CPUzX3uvN44f0x4nFFU/MH9X8T57Sm8crFxOksZloCWMy3W2ohV/vzT9bG3aj+kPX0j
xMAqtWZWR5lIKOeFqqKK78FbYfrkrkkZsqikO62L8ztOlsBg5Zk6O31M6k12tmPyifMfmytsOqgv
LLjFhmyRia0/VWY5opa65rcI2/WV3+K5JAtLNmV47VURznNyZNAfWQJbx40K+KLZ2dApD9t5UIZZ
CtXC2+qDRpbFu6eBt4BQEGFTOD1qE28674nmnT4wzCnl+KxbdCVi2V4eVSON5hmh0aX2Yd1hhPs0
B1MvO9+aNpGyBsUZzDNn/Y89Og0kqllyK+jZ1XGMNN8y2Bdu/8ZsERYIRZn//F0APY8DRqzLL+wq
MYrT3o0O6iRaZsuMd4YNGjAjRNAY+C/sHpAJ4DkdEtHk9AKQ9iXZjkbuBiw2lRrwEr4inX4LYUVf
Hawh7tv20JDeGEFQn6T6RMj+3Mpm0KmWMUbKuWPWJm+VO6Xg9X2cSJOa57erb90abpu8wX8HTpcv
YQkjyKst3zCY6DCoWIuEZFnilLoY/k8ZRSSBTm2wi0Vw6/F66KWVJ5jIEocZ6JT47Wsa3QaS1u6Z
7caUhGzYOJ6/UiCAYkts1z9DWZBWMlttE5T3MIvd66duwIyXxgxLEZQdk/Iy9F/zspJTCcF+9lUj
qP31NzdEvMo+kP83vl7eQmUcyxI4MC/VDkZN6TG2o+bK5gPHhG3Wanz4CxdNBxRdxKjUxlwBCl5g
mlvyMpPAvdrGLgbRfMJCtGCSBbfekxxtitEYTh+ZqAlzfCJQ3AWeBGoz5w5Xx9/XsuNBaG0U5xXe
x8seOOG+8ZEQvx8HhB/eIWYMBeP/7kwg8uXuCXM3xp2Ec9qq1QqP7sEs0pOp9vMlLf4wHXjSfjL7
flFRq7AWCyUXDlKc9/cLS8EOwjeNa/NhTXrEpfoJi8H9iJHy/WGiNpJcDCQ5zWxIlH+sb6PbrneM
xvolerlIhznzR5ZGwmm6m1SQYQqX/LRcdSv2BQH37voBPuBbWyIafNlBXvdXRD80sGmKvhd7a7pa
RRp8mwkBD51TXbbidmvFHF//eS4/5lFmYJ9+x9Qho+yd6x8GXOcnMtiYOIpL0vQ0kUNDzrgmsIiU
2Kof5gltYg+6xtdBcnqic/uvfbKtu0v/EmtbxAMUPoTnYsPemA+4sj7pLDnVL8vu/ph8QdULp/rL
FoOKWGamgvV68/VKf/T0S8vZLDkG9hcMuDHDNQ3fCSxEJqGT3tGVB5MQgr5dvOr8QsUH5DlPgSNi
U2jMn+tyB0qC03OK7OO0Fd5FyWcEREe5fi5GDZ+/bZtVuo/g3OPmqYpW9xdHh6fpeduI1xdDvM++
95n7TdTeyBAdGelJhSCbLlP0HpzcrNKLzg3WfuM3mjTNuupFytP56zUvKRXydRggJwURqL2fneum
byXTR93rliuZsHF/Ii/6RWEy37WQg+KqQjweMI+i1GVmt1qY2oSiiJmJozjJWNlehNm33y7rGlIu
8rcrvw+AXb/aR/y/1Gb3a6c7qZOR7oFNh7I+d7dYQcw8yXs11gV3vW0SjLtpdSnvxyDECme5VpvE
8lP3hMpjxVj1Fj+knnZAhMgFPVhKvFLTo9PwTVDiClWhzm681u8q5V1/YYH0R2sKWsytREa53CST
6NW++6GbrcLFSRWSUTUtZrFrvhxD5/wIfJp+rFkjvEBJQ7hc/kZmx76JLUK3VjD8aVDph25ma+gW
kwXwM/oaJCFh6pFyxAcwasJTqT/FNPQWQ2MTCCp9MBtq4TcfYdhInBdJnGeEZ5EJNDdPMu4BsDMc
BsAlNzRAgbDG2aSGWLxS8JoEG3J7gv4ddpl9puVFbTNelpK1gio5FEbL6xh/rkrTxhOkNwqaHLUu
Fg5xTMmmXmoLLC1iy71rvXc6Lso1pjicN4vdMRLef3w+9YjMkGyxi78+ZoTkA8DngR5mCqW4CVHJ
EStv/RM8iWkIfOc4bU8GipXOg57TXUmUayKzY73ypQoWJoISpUO+8ithJXt1fe44sisDN5AOSafz
Sj9T9exCmQtJW91HuDhHhXIlFBe/RkqFDcRL4f4qil5FX6xdg+1Olo5RJ6hAR4zk7yAnwvTmM4Pa
A2/FvOMkeVemOf1qs8YyiH7pkcqAA5OxDbiSD16As2F3zw0dS2kvFsqGP4hmITFDBt58JwWAxLEk
4oUpjp1CyfVHIqCbO/0XsT+WH/5Q+l5anjN4g4vcGdQWU80wPDqzrH/m+xUe3PDf3I6y86ZL0QRd
b+vNYC0kAcg6j60gh9uFH0ue8bJSy5vcdLrbo53MhEWxfSVqjplvwXBRn47ljuBO0oXduUXLXUQO
boZfJGAjVKIyvBg56BU3nzOqTXDJZazc/4lLevQzW58d4q/hgfp4tPt9HfNUefPhz9oiXnpqA1TT
y8jbxCTYBFFakvDJtw8QYxZVMV+ULTLEH5IS/IIk5kZaR1ZKBx0PX2nbV8ZWf4bbM3A7eKwZtgQq
RJk55T+t08zdOtlJBrGVk4C8GCRvxaLoXgR+FkuWPsCC7b9kmKpKiRg6yJh+vwD0eAwrYwffu2zG
fTHv4P01xpvjAYPBfotA7t9lOYDUaNdV0yJXhqAh8nS+baQkfssjDARCvEckRzRxEm8xvFGF1CDK
ASct/djlAMubxuaZ/gIu/lDkVb738C7ImnuHHRN1SzRcQebH0rUuaJ8QULDpL2Iafml5JWsVHBNR
Pd+LIAvYud6W/VhRndbIrWXFNYwUeHwRlj0pBeiaoB6AxeNHJgA1BI2UbQds0fLd7wLJqM8x2k3j
XBi7wtCiE1wWhocutsJNNw1zgIDVO2A7hJ7ev7iG7/tI4xOIp8TTEi0EEagKQb4D2wVcCI5P81T6
Uhzferr7jeEl97l0lj2FcfRfWGis1lqOkc2NehGZEpPgHeZUIREFNXj0NlN8t/x4yfznJgPsHQNJ
VcAczYOedcRYj4dONtGcB+BADJGxWlIEzU0kp31s2wlBy1YUHu7pNToDNc4m5nx06KWSm11YCPT2
1OqpQ8WoyCRSC+p8MTacR0WTL1kTCQjS2o913tiwBiOuJWRF/JkTTckX3p9eCY/uVxhQpnD4c/CI
vhEY/eEWxIKZKorM+FPVGWNC9fnEINJSo+Kzp8GMl3k8dFHTizovaQszpZ+fwULk5X9IoYcKVgHJ
i+gzvTMq23blmZ2Es55fcfkQIGmDoQPn/AG/KNHxT5AQsznFffSndu7QFBCIQRhrVJt6S0wgRmUd
gA0OAM3Hd5TucZKgAcqtBbJ3C27aXoU+fH7JFIHYeDOezQYkc63AcrNLS/xVn+O7D/snUqeOwXcS
+9K6tLz3kyrrBAqpO2lH//Qeov54nuogIJZ7kpMu62z4Vxj+IDxdG6bTjy6DYnl83MqmPskwDc1b
9621NT3WD23kavMkbodDbuDOcqwjhdZAY9nzBrDKFFF5KUgxu5+8/EAT1p+60B7/QIVf4cNjLymt
fGmrtd5hHWiHfioz1j6cNxeZSioUU+FDrkWsbtlsihmZmzeB9gO5zHTADCgm4nWt0zsuTh5BOrqS
SfYqb5fpKMy65KphtN5WzKpIw7AM8H76yIVvYhoEyZreRyM2ADt+++9LDuzQr0l7Yn89o3DCfbq3
f9gocKSVbicecOwT9Gf4/uEFoRD+dYiRVDz8pvnc1nJF1mtlOS3//IXWTgCkvAatRBhD51U7gWaw
PuqNNp3vviFifWayW0NEgTYDw82t9JlUzv6W/rA4rEGcG19puC3ZdnZyt/z/Qg0HBCrWpoFqd+rz
G91EOfn/o6vRK4YJXVhT1fqxPFC3PR7KpHxVPouHto4AUePU2lZU5UoIqWwgCVBypVngeNssugxq
lG0svYd8FNA2ofUUFXFq+w2Vmp1qM3xhyjtMFdm6dI7UI2R+Qso3ARTKjEEh8XGTov2EBmFoIQoj
dgoABjfgq2hy0JdTdK5/lH1kbxy6Br01Yz0ueDGYOhb/e/RAxsH5n3F9L1Y0872QSFzh7y/bQ2G+
WeUV278B6/z8WLCrShgi14kCFuCZP46ykYQgLR0oM67MN89XO6193U9L8nRj7lrV2jdsOs61zkW8
ZIgZ1gES+MMzQE4Sdiv+pvsuMnN0NVlMJpp1a5ZoYv92fSYLO9n3uq+gOkwJGCeRNmps8JhF9lZL
s9Q/YsKgB5rDz11OvfcX6AmL0pjK5Ts187OLtsDifHmgmsdi2h/j80jlqiYTLw/ji4mLlAostTq0
i94VJzt9G2Hw8JAGv/5kgUU7aLsXGdEwlglfBeYl2JuSX15mzn8R8FWmlwTiVLKpK5YVgSTBW0tG
6a/gGKxwQoug9fN6jfKqPijKmu6HhUNlUf5ybjAofD4VFXKBwyoczLCJOtGDuSgYjhu6wTEO2TIq
8tyYfKnyLi31CIhOwjGrUHTlO4bPiymFTUFMduNhsH9oqkMpWwmPyq9eHJg2Shwns2tTtPwQ474q
ffWK7BhajV/SyeocsAma2G3PSzv2dAZXfC6JQXkNKUcCQsaTzhFvOirJOTb//syX5f0B1GsFemv0
M3lKVBhTdf89uoK4aArzU+tp5/xvCCHy0Cs/Naxh8q0YkgQFYMYFOpO7Y5AoVOfk95PU/czBjt+X
J40/P2ikzP2FdwSW07UDB5PXqVvmMhqfjcus+PhOMlLgF/C0CFl8PLlpJgUONK8hr8tPD5X+dkYt
Ol8HhP6yxQiAGYUX8sTGtl4fFMH5HJsOPgZ9uWOwOuVFH0MSqd3Bfsp9PSIs+eLZ25SiH9FEh8gV
1DpeuFId3/RmWL/RvJgnJV56hovFhgRos0mL5pA+wBrOwcy2sr0p2XDMvBF788gsKAY6J4+BfOwe
wBAPVoLR0Wq7z2kh+M69YLqPlT0vqnnU9UqaBK0kMMoXbMMTUN/YkW34ly5tQEC5wgn2Solvy/xM
0kfUaSMOauzIxJc7V6/ynaxHt0n+Sl9LX9QfVAvEaQ6SEtGg1DKEIche4E9iMSOdWG+obQyfcZTk
/Gr+uPOfxsnAauwcq+fLsBRFU+bWDBb6Jl30ie4Tqw8ucW/JzwgkrFs3pQoCQ7To/Q11yA48s275
L6krkM1Dc6cMQFAlARGMUDdcqYC5fEq97dOMWprqzPAdjOlF7qgMslBVusIwOH6QtkbCCNMbBiMr
OSArNjF6eHifHeV67cAlVAO1xY+4a7TfRjdQ+MJ+ycPha0DL9q1RDYnLRMKE7UumZ+QmQZTPXL64
Dbhph8o+uJLzqlJPPsSWhYqxsa6YLYOvz7dlOErnPmhy7GnvZEFjnJqSx4dmKFz1GsmX/1P9VD/9
B6aruyJb+3WgyVLNL+7R/o7AzPcAb5qcgnL8PONx9l/3O5eicHDQlGU9UMmkwtZxIELc3sM6Kade
w41tn4eMflMKf++5S1UaratwZqNmq2nJAtA6kZ7at8kI8F+eX4z1Fh4zqTX0pGZqS9Ke5dw49ZGz
qHeo1NFmCgVjPe9LktEvA9UzhB9TzhZUx64lWutk4e5b3kpzctFxemi+VwGpCppgfyuDgjauTOj8
uN5cuJtwknge4FRwVjEhLYOqzH+DRyeJk+kw7GUZCHS2FjFwrmudDWxNQhqmNUmCGrza1vUW2teT
2M7usH5LgJGVcXYdl5hIn4jEMQ5kBOUQrD36brtWMvPGeFRSZEiMrpIQ1gXusWOmAbjDVT0FNHAv
K+s9xdJz5niGQ1Hd+TzkFOanzSaxOfR9MXxi/LHQ566SQBFHVrPvMj+aBP3MrDDXDh7WXeKyNHZ9
+92vTQ//ynNDSSOuPJGQkklFqTHXaj+d01bzC3RkR2aOMIFF6cS4Dp04t8B/Ax4GaOEElhRhD+PK
XB4fnlxd/H5mwso2600Zxo44I8G4CYpZ11iP/wQ1XR5510eWAz3FP3JXo/YJb3PrPc145hcgpDCw
35zQIdOUZZZAQjvt77H3son/qb+B6NeNp2ectzjkp0DZBFw6f0sX6ZKbTE59CEcRj/ghP8fYVqb0
l0MNXUGzNUpuxA7Q5EBLrJBCHj8kw3LFtAZ71WKW9SVwopMmPw12wVHpM1AHN3I7vgHoSOTxGG8I
zpXkw/JpnQVswwYvxnDwU0+seJ5zg7gX4Pn5QiK5VrzqVvmNVMwhyJHMlVPOq8LqYKjdm2M6gVIw
cwtZC4EgSd/OXmDB4xn2ZI6h7bHFNesUA6uweKk5fOqVx+/uFAG0RfehcZidfATHkDoCY9qSiD5y
U1LNz/0cxUyekUdCH6mBF7zb7zumvf4+Lb4bsXuWiB6D2wujmhBCzGWJfDxEe3QU7ZVAcUhZxINX
ntzBqn2jGEVRKBEkkoxNyGcek7RDe6rq2j8Cf4s1SYLB7GCWnOWXmpkOExZu9dymLK+Gw/SWTkxY
LqiLPB84pNFq/k+RGgPNeijqewII5hv3OH5lshRtI3as1HcskGZTrs2LeMpuRmH8vSxjgvpXqG3t
ew7wrCMqq4VKKpLenXxOzjigg4/6+0OcSw5qN/LkfOXWsi7KeihxaehHde6hZo4VopWu6HMarjzx
R11Ojjbz6MXwMLZTrHMRS49biY/+LU/9EE/EVhzOicEo5N93fXQKXhcK7Yn/3dV3sayQLHmRZOa2
X7etoJPyYqmVCcwufme/3KygA+7Ahxl2QINSfNLzRa4gSpXr2h1c0Ly8GXyaNSJOntldYv0Uee58
FWqBRO0Ev+iZK9NP2U1MuZ9EFTRyoLe+AHgDt+rElerecdVAmCRV783c5TMwpF0bUjXkhuBebfba
mQSRL+uTnPCPCS1iSdhjr0VVHiZx5J2991tKcpQ4RKtrL28cJdCSlVEl0UbBMsgdP7lLuRVxGrxX
TrgOeLRin6YBzzxTHVcqAAmoU7RnI8wf6gmTwuOdiSgItNkx8sevAhhwKpkEmylEtFtbK38nN2FH
efTpIH97DSOOhD0oykeP2ci6hXSyqZbFwbDkroXyGDoIkZIbld5voyp+lTAvX1UpnKLp+M8EyE5+
MUY4gLbWuzyxg1BQhoCu2ev5O3nhj43UWzeY4D2cVVHEQHA0LRLIiRfK9sHdjq7XNdGElXTbLSAd
6ww4R13XtYJGiETZQ80aUHZhmzYtc4W1vkgOo92e7J5hlRanEFR/uAGL4qAMmJbHdFA26JrRpKCd
CVOX/DKBFPwlbXHDsqOdHmswkLGs5Y4YbDwKdxzJjPiPeJZSigSl5CPcDuaXVp1m4egfze6j+bTh
nH2eh0xBIf+02dnlNDbckvczrX8r09o78F01M42fvQiFhye+awh0+7JpWX+SIz/5N3H6qRcpOeC2
32gsAzfLvqLUQKEtlzlWRMtbbz8qHN6Ld8S0QQSEPl6TM3ljIA2nuey3LV9rWPM3gZ09Q1v/9m2m
xipu9x8lSObr8sjFqbWGe3+xWlLNuyS1cjDa5IXDw5/G4jxzqOo4tLtnukMTr8SdMCpc40nmcNgp
L487r1hg9J6NkHX4SoZmMaWygzKZRlH4r6ks15EUpnn5Zw+m1LBMRxpTTrDi+d1uDNH+5tuDzul2
QCqgM9zUWWlxsmsGrUmyv67TeeefLfJKtCDFmM3M38Jek/zdbwJQGXhcpNbOPSvv1uPxjIc+6DKM
r6+YLmnSMpwdAlHMuFyDBEXXjU2fs12ATqKrM2Z0IWqEksnqi7OL2rRy98jCr9mBh9Sn0uSWEpLk
0AiUwAhSTYg7scrp9IE2GCtEZp5vjm4rx7IRFO6Kz7D3cGbnqwNQKsBGAwqZr0xulsaWXjwdKrEH
BCCNS6OM9bgD09GfzEsrvtTeI8t15u386khx3OH86ja5g67Uv2BPO28zCJSRD8JraDsJJx9mCArV
qw6uQp66XQVDvIlrJIwjMIG+7Wk8J+FjbXNXMvHEKfP1WPnPmZamL9KPnthZ8XjBKv5qahIQH8hG
4fPfp5BImtDq5fGS0GLScR4zBTc4pUZdH6I0RUuBkopWE6rJ3K2YmQavRok1jJAPgFNTkvB9d5+A
DzPSf6pWOIzx9Fwf/Es6HfsqiKi6j6bApAFnxaJ7FctmQREgLJbpeUyXS5d4iV1lLsfOmvJy/TEg
pnCq4rT1LAm4eElXD0kABG31djEZCYVfEdWLR4HoVfg5rCcf9zzubNxFIFUINrJXl9rvnKWq8KIz
2DULD4b5qk2LWC1/NyDcCUv+rOETHt28Aso53DDa/bkOaH/9Jlp7U0wHpVYMHosUU2t0dHEWEi3Z
M7//lJ+ccfRoi/yl2u+o1BlyjymH1ctKjo0kl62Fz1ergUvNnLldxFOkuISZ2RImOCwKMnVIRsro
JdB1DXmr2knphMsQeNZ1kbKQn3KEnGYzjCoTXSGZ0/AZJAQylrURypGTMAVPGGN4M5771PT67/v/
SCt4Ne5/lQ+sTx+YvhG8AfAiUpsDqZk4xq/wUkMdLkoUtkXkwgUs/mEUPG8qdqCHQPRAvTNBhIUR
JEOK5RAwzh2Rm5bAkLaNdpJzlqKdgiZRTRgnHuICertVpUAYPrrEespvpfR3BK43Np29Rc8kzjIO
XF+rVhUkK3S/YdhNdAFa+WtCPWwF44zVrko4UFCKQY2msyGDZw7HUmkwCYXrF4fN6bJZ3fJjMY1n
hvRG5IkUP6Ef+1HNcEpk0Sq75FvOF8J9B0oJR47YYfoQ64+MjzohODvh3ekSknACsJoaZaje9CJ5
Ep1lFRDUimN5rExqYci02+xZQG07Kcv7RlayYR0MJNw3VYqyLLmpLrgM5T24v8rOSSqjsBegy5yF
k9v2zAQaxpb9zhY9IK8tYb3lkbGtbuM9msQflfKlgwifvPRVEXmKEjL3ncjKoQkMxbuEQXutDssf
TWMHNFkrdayWsvPx2+lHEKHrExXPXcWfakGY9sT2kXgaoXxWXxSAaEjLlxv1ed+GvYp8GZ+tFUwC
TVy0Idu8ni/7azqzuiFsZGJqqAVv4AYUZV+PXBUzPwIyJVSQhjikobwpRxfNn/ov9KlplTEf8uWy
xn3m3Sodg0p5KhAZ4m0GI90mDEDGCjSwfmfks2y6SaUxP4MQqPiAlObVxV8BEfwC36+9SznvfbVr
StTLeZ+gpfztujt+yQ1DqMJ8P51xut8y13YhCFWCoqRztesI/mZD95J3r+ILsQWJ/z6ldp4cSBZ9
ujkBNVyYFpZg68/5tk3R4Hl18s0Pv1MuPOirpEa9dwMSSnIJVxlbEg3eJwtsxuHILY7DgChowZHA
hIcJDP7izKIGZuZECToh8cZf5XUVwuoZI/SAbimRjYaoW56gIL2Fm0SWnspZI5JIDD4GgGFL7jwP
0I6E6XEYzSMJWaHcpIo3mRc+4Zr65KxTL2d55CUvTO5rXH0XFmNe/NAf31qXxBj4nOv4CHZl7PN3
UuVP6d5AtURGPjP3wzTIpaUaZXSP1oL9/fufgGPf1RwpHmLhmBbETbReWOxC7o/4WfTQqzetiLID
xJtQgURqSUtSxCiq5Mm/LkWFcabYtsVB4Ssfi9TYiRA/paDgRlYG1s2GkhzAgH3hWf8Bs05ev24E
YiVp9wpWufaLpiCVh83078Dg0MHc5IFGhGKKiwJZitEBv38mFAjySCCDzVVZfSvWDs9M9PH5IMd7
BvLLWkfBeOsklol3Kpdu4N7fJXvOaRtK6XehsxJVDXphjaDkWnB3Wz2SwJdA/zjvi3Xk/Ac/BncB
5m62HUr1I+6KfbSN/kOMjtWQ5KNaFq2Kipje3Ktaehq4ibF51FxPHnNRb0hY+XzQDDck7zJTdwpu
Y22InxV7hjwehD5bj0welZjFYMkTk7KyCwJIjGslix0lZjoUCgxD1B1mzCwkMqTRBVLqu1PKDIHb
quOxxVJs8C5rVlgPUMfIdVaAfhzA53OZkqC33tADN4r1qHWgrFW3Az+ps41RQCNiZoAaBgEa7Jge
i3+kwSi1OBqhvp0Osi34QJGFfzi90QUZxVXrnjwGoXy4ZmgJUZVK5VFmxK0x9ICjsJOVauQUAJ0s
jFTzq7wYJm7rd9kk+AdiwkwJajYlciikunquWA1rD1m6oxnhICu2/FE63g0EPR0Z84xQP9X0eVdd
IpA6+Zq+TtXWqhQ7tuDxRkWLO1a7CBgA+O38bxFsH9CYXj0SUuWSdLsU//pl779QMAsD87WEuMHV
M4gpKezrjTmACAC5ZhNlBi7BwyncXZo+axq6qAsg6/zZtPIFUMVhMwJEq66X4tNY2VVpK99jDRzU
gpjq8AgS0lXtf+PqvRPtSb2qYPoh2ExWlmxG2QIm1NCaxRJYG4aSEAnz2a4PCQGcteeRBXjpTTQj
Bo/tkPYCSpdf1KO++25ceoI7NrirDYWWZPLGG6/bvl+hHNQG4fAo3le8zZhD0lNp8/DFFbXNiIc9
k0KF5yuIwLP/3+v+cuo/XmS2OfpLAEG+0PDyp2UmgmopaHzWggAf+uTHZ7QYrzT/IspZT65rNnyK
Bf0uwy8DAirRCxWSmjUZXMoXHAb3ZOnlt8g4x0DcZ0su6+W6QEZrapKkYfKOJYvVNZFF7FjGqqxk
5eudHaxx05MmPBghIQhylzPYG6nbbET11as5c72vrUH45LJhlTItKm/EKbHIf2bW1ygrVl81q7eW
8bNidMBBZpTlunAEqshS1kz7TQmhATYw5ctD18WvXYFC9jimFNke+A++IvibbUk7kJAIuWPh9rsS
8c83VtBGNkAWH6VJhNLzcfh0pR0j8RcvjEpS95tN2r9oSaTghTY/evZhRfBaPdN09wkY5NUYkZyr
WB19IR+vvVlWOVMtyG3xJE3aEQwFc01K1SvlYlkO/Nb4QOgxH0+k9kOje4KmCyqcW42pJFJRcsb6
X9TmZGjsB8RoMJ89V0WEWcTM1/a8VsVkDfI4GmhJZ1z+z7iblsQXUyvc5oFqg9t8wMvhNkKqxjaP
4a4qSjGZZl37Mv8nWsSySuedbDvXx4ac1AIeAhrHzRtechyg1pfiCkhGWj6tUgH0h36CwRhht8y/
wF6kvlrTYVKe+bjq5w2Z2e5td3RSrDIIxE7aNxKqhPSGZoWP6LgOFKBn4SGjCfUVeQz7/scIzkAb
9poS9S1KEB7D01KypUtsjfb7dfRGZTRCW9pklDXmj/YPCbRxwqJFLMi1+zy9VfsGzioQGytib/6u
5gW6mIp7MxJvtiPANKTmZnUUTic6gvFQMdOqauLng7yI5+yF3duhrmmzsep3J5w0sIU7dOVjBsPM
dDUnG9MsHgAHhbMUInDT4Zf2B4+K9WWI0Vpes3ZPI7Zoc+2IkK8bVFyXbvNG41t6Gncv3KiQJZSD
W5fP/4GARfBQZliBF8G0h0UM9V+n3Syjnn1k/8126vHxl7ChhziFbsW3Rc40gm9HM24lVfs9MXcL
KgnJIFgmK31oe/YcgO/w4HRei7RBiO1OrYw8wPb0PcOLoZJdMxsx1qzTkpP1LL3f2uH3MzhlTvao
BYGygMP1fQ91jyN/AC3cn9HJEaietlfZxuA6x94la/oCasXTjiPl1ZqXLk+MYBdi5misbjhWhDDR
sJbxihvT3L6e/FIi6ts9kjayfsd9gSkVGkKl+iUqDiTtqLZZTSsk7ZHGeRgP46fzkdSaXMlOnDNs
0o4DiPzAbjJgWLzWZh7EYFJKIMhyFEZCEo3YJQ710+++FOpU14RytCFyFlKbb+6ZO6hSovTfkXbY
6soaMR9mK7l401+cQmAvUEP11SXM/fbWzTEoykc/G1YH3Y1BMSFyRH6k4tKyKwIA6RkEXuTRI0iB
EjUF2JYxLPzHoz/d4nA/QSGOH2cOepXr2MaSfYMQB/HsBfwaxJkVmP1PEiOoOve2uxd2XUNrkxHV
St4YHjHXA6jpWiWFbsbStQ0p33uNULZLP5fIZooejQzKEq7XZGFTUfZolriyaLbGD5uXUC9e6a7p
Xhuu9Dx+fzvQgvuvYT8ACD130fcVsA/UIvZshCppOghZlmtoQQCnH4sE7jrOFCJftxHvUwnczGCI
xHKQ0tL1wjRNJHqM9IdLrkr8Iy7xOSKvr0whEIpIjn4wXSbYYizhyUPCel3tSRyQy2fY/8tTSeH/
2KD7WjDsa0lJDN6hpIybJmCVzB5F0hIzDxXYyCmkwm8Ak+zqS+gIRKnG+HMVBlwm4uOiUVz3DSw1
TWCemnR+FyqaLIlztNNKqBKQaAn2NDct1yUg71z9bjigxkqmqbHXwR4k/UUPlv811shc1g67YlEG
MtZ9koR+zYYZp/J8M5KDtG/OVKI7JURxP1Fok6j8woAfhP8rnDx0QjvB5dJWOCpT1MrvpH7fcOO3
7P0Or+QXhzUXC21Ysfsc1QJkTUTZLiRKi/HVrFDnEN9Lk8LxViVRnfrHRdf5OEBvDDuRz9SI8tV5
ygjBJ8tZxDFPAYvnbWJ3n0hFyeOammL+EEXwC1GxlLIag0+Ts3J6Q8lWrMwBH/sS7D4X7J8bwcZG
KIr6Lt11FSFPh+YJM7c7wHIw59HAKW6SjOrXVevZIjTcBgkknhBGbQcH8UqPva+F71ZpThJQyVnN
NvQpKpiQtkYhEYi2froSsOnGOi+vQabTISFMbwk8RsW0jisUpi1vQAEp5Yf5A3596+3Zpu5PsfcR
5jXbjk14fSKVAykHK78igr8fdZ4uwb+H4ybSyzozrc535nfaPU1hSt2eYHa7oh0C59U1uFdPdbP3
uoCWcG+XzP07UcqSuHxq0qtZKw2kQRShhhgodFquR+QsksMzcrMXsXK7FYgwqOppQXsIPhcBJUOL
LC42h9SgB09+CEJfDLqch5qXEqKfj07mW89gr8TlQSz9RUZmvQCHd+qqrvBm6eTz2V25W5b89dn8
j7r33Ip/07A35yc+BRqjkFhycLrEFf59GuvpRAPI5x4nKj80bggczuP1csX7THlY054+H6HIIDjj
/qjBbjIu1cF7h2j9t3wLuyEVQ41p9pIIUTR2gCtBRZZxsRsIeFk5BbMVEQYTArYaz8n35PrPWvN6
3qHKKLProDaFlXoLhE1wZaxx/hdpIVx9xEvYs9NlGCizK81u7B4XRPEeKxSuOy5Yi5YLipNdijtT
e4Crx9TPfkWKoEi1zlwfWaI1z8kWs5Xu6Iutg8RuHToe0Yeo88NbKVSeASFJNFdrIVHh/uAUau4J
mYrq/xI748htrAE3stD9KASm2Z684oRf7C+CM2sikD+SU82P9inyqv2aPtbBB2CSo6Nf/pUA3jf6
dxmDWgH0BKYRX2rNJA7svsWibjuoB1ptUvbPo+aqvvTqekowvDaTrXxwEQci/7c5Gwdfsy14ogKf
XZeo6UDpOv/s5MBfP1OC7HCjOG9AgqLYGXe7krX3H5seG+ic9wZnH48z8zNFHAOFba2Ftoehcs75
ZAWasdFh37kRvl120ILzYa6jTQRRtBJ5+viR8aO2kQCnLkFraLqQFUSeTCa+OqkYX40KJ598EYz9
+kH5WCnymz7JadSQSGcJO2YmE8E0nm7ckRocjZpiwGORHKmyX2zJk6RlrXEb9Uwl85HUXWMO5JA6
wGAjkMGBmwnHT4zs1k51FnI9cVBTeovhSpRPbFL6MFsUtljTDkn0ytr+0X5H26tBQB0W36IKlKVw
mCUCLtdo1f2jtjw2OhAfvV9iCyEbsbVUfjKk9O8YrGDTspwCre7ESCD6ObaPiD+HnsPPoYEtGalL
rExyZWKEofqzVR8/VghQR6TE18AH+bU7XR3V9uZJWO4kDS1DIKQxSgxPfAH3BehaS+Em5JFjBAsZ
pnCkdw5pAnIIZh32UJjQTQdtV6Sp7XGd+JaUy8+Di/BS4G1mWSC/Y0MyTOAO/O4fo9PVmYKuCLAZ
17wLFR8F4x5B60/qFl/SWypq5T8rYshSa8C8HARG155dhRZW7X0jGV2S2hMT1C70Xt6qloWfN8Dx
7sZQ1gpIBYgFrylZokp9Krg02WJiuQxIzjFuCsS6vT26nrEUx7mJCRQIc4QAQkYzS8wJj8X0Z+cg
DIMiq9GilH40F6VJi5vFkC43JITiflq4JRJNr5yO57fS9j2A0gkjzwSYTuZt6Sb8zescdGi9WTsD
ZWXLKGr7xmKpIMOku0AfeGAh5+DJngXUWJmkXYBuFWo6KZztX3YEtJUlH5E4Is7RRpai6YnPCYQ+
3x6vTYO5gMeDPrw/PuGL+/1YnHpmUbSqw15oK2POkGypMnyEQN6jPL90rZfctzz5NymKyl00Kgy3
F6gelfpvcmdx0Opc0mKyicaxSHEFbC4npzDp9rQbAXbOdgAWu0B6X8EdO/QxkuAEP6ijJqqPUbGp
IAW9b40DceWiJSJnbN2yYM7j5gVI3ySgUfsNIXVF81baoBjjy3Uk2kTj/OP1cGA3vQWXYq7mukjP
gOrcs/wkLm2zHlLgqs5RGr3TkW6SL9GwAINveY1hl/ULIQk4wOq54ek5NAQdRdZv3xzuK2HlzrPh
0UvQYNtwhrSea1R+oFvMSdrgPeJX5rGhbrQ2h9tpc1XReMv+0xIBMShnfdNExtCtbOVpZtwRvYHx
Jqh4IsZJNYU2tuDyxhWjpG4hvYUUbOHY0oluYeGjH3YKkKFXWwSGVvLjrIFMFQUVXV35QPKagxZH
ecvXbp8rZEuh5laUOt/vfjYmfQ3NzF/LLZWoBzPAHhWLD+aWBbcMFqxkhacY3bgmSSw1bwkbGUHO
0WhnYRAB+AKD0fJ3L7gmHCcZmpnqmlwQJnlQ4zcyoubP//D0wLl+SA7AW3js2YcwUMnclnvurcwk
PvEGCx2az1xbWdNj6am0Zo/Ov3EoscizM7F2mYv1719geiUY8MSOOLeAvtJ1CRGzVg1XzPlBH8qt
gBgJijzNNeudxNahZkog7HSa6dRElBhsLBo9imjJa4Po5DHUmxUb/BBqgdK67ATOo7crAjree1P+
N8Vkcep0poje9fFlCNSdJUaeJeWECaPFjYqVI11clxShEWKFP9TDd/addtJ90MBgmx2WPCG+3WYX
GWEYWtkDGd+rS1Dl1LXw+qnaitw8zGIG4Ffm4TYOSQI/OeDto6PKpi5xMJd4nkBLtMLINZ9ckv44
i0Iw7GqFgpPv8pY6/Td8tlqOkba1/clwjTzUMRTEvN0BpN5hiZ4w7l/lStiDHCJBTrbwgw8uQ133
TXqigpRDYf6cFJ4Y18KGYvaBOMEvTSbgILC7Q+ShAw2+oN4bXQ59FZiKfwehPzAd3MXgPq55uYoq
ACbTYHCDEFvqhoPU2Oq6RryyzDaAlGM5+URqI9BhhO5l64fWP9NxPkhgkXfwwSOuZSr1wazV2vA+
6Z9oiPthwTPKIzhJvJA/EEM0JWAhKtTBm7dZySEHl2YryH5erg58hOXQ8E52zhvMmv/llVO8ICPO
WaAnhEwZOX7mFZgbBTebkylxisNQvh6GeEIAdrWNf2gvcL1keywtkjmZol4dI1CBzlG+KMRBdPtx
3GMbPMgv4FY8FfKIuwhp6Wl6gsKhrAe1Fw++rKBXaRwuS7lt8TBgBcJ/dizrOHIFEBtDgGET7bUQ
um1tcVZg0a4/kssetMx7VbUmBDN0/R+VPiyOT1xwR6L3P5bfqeGst1Lnh4lNbMegPwrK1jWbok8A
72sCSfwWu2V9PLKRwaZCr7QWuang6aG4E9NZzh5dRcvz4mDDCpOVuM/IuYRjiwH2qKrwJa5Lveoo
//Nu7W3dl/i4HLLD4McqBeiXyA+Jfnax4LMxzJrZtkm05s6rSr1/XtVM7qExI52cNbbuF8ypMxnq
RloZ51Ok35ZN29YIzuvNRzj1d41S5RF8uqULP0Iuu8kK06BwiRNeNV8H2TbVYUT2MwTcnX1Z86nF
jcf58AA9kdOeioMayDivHZXrERlctd0doWjE9IXrqXL8hmbQiDPbw2Y5yIvv65HB4ksuxrQPvYTj
1A20NinNZlCLcrzE0Q/vbD+Jt6CTblbievkEWGknXpKbpr3h9KIDBLNwvoa5alCUCNzVCTbsnT1f
zj0Y3PcxMQynPkpFvPCYmFhZWAdxATK4lqDIywJyQ+XONardP309FtlQpj1Wv7Zz/fk1vuGLZsl/
1HucGRnD3sRxK2MFejELcEEvRuw9h9OUMJUPF9IWUK3TsWXALRgR0wNDyMuaa9G+4C+qRdv8vCkD
f+wCL1aBU4XmsJXU82FguhGCVECOYcW2i4DMAIT/CHrWdwMCukLzuwEWUVviQ3aALQ0INGGyiLjJ
IDbjJBA26GHt01K8J86MhhzjE4EUu8tfk6pXWyDEKbJV5MIwyaTNN7NQ1knsaH/BxO1rhxU1B5/X
eAQX2YwFhci0XVUxtfcSpRG33KTF45WjpfaKlJGmB0oRz7B6BhF9frPF5NhfWqDF5G2QZ3+G3h6f
QsLU7Q+iU3QHnfLrC0HqKf+/0RLFFwD3iozxyRmWsD6Msggvl30VIxWbTMunlTlQ+r4gbDBcUF1e
zWCVg/VivGcz0Odtfdpc855inUATNsakqp3RGJwWpYEySKYKVJibinYSILlaIxZpGF42NpUU8W1s
m029ksuqDp9zi/vB2fbHYkCFHFSP9/kIEkfWvUx+QEiMQ934ozIHXg113r8P/OWXymLSfRRSH2bi
WW4B6lrQrfO2+NOog2pziIELxbosa/6TP/9waRRhtFJz/s6HbGqMAaDpduvLqn8kOY+GRPWQT4Sm
ef5zPaKShIlmr95/clJPs9yUoU9FbLEcIOSDGA3f243HBwQOBmRjVpKv0HMwWMITE2W0RUWSk+G0
suG66QzsTIPRIXJZlaU/Y4PJ3CtsWeD9Vk9T3Q46d2p1wvCCsKEuHoz1yeVG8YEoJsVZ+TOInVgl
QbxfNYPoOdf7T1u4k4AmyWsi5UJuijEa7xQ+Bm8hZ1e0biAn2a/ciNjXFI72MeQ9b4Dkp/HzfQkv
oXCkLidHkVEzotCznLxARouNAlnUe5XJ3QhtSa1i5hIYNwn465gnlMzUDKS+sm7cC2EGCvGJKzml
vZ1b4BMC8RaLK5yQrejAIWELXhq7eayq03Nqs5ZSf5SJ0rs8Xhktag7rs3kA0I5Sm0JnyWiw7thZ
LrVl4P80kaXozNe//aK747MYmVoMy6fwkjs7LRVB9gSycU8r3xtiJUUvdyNJD6M2gJXnKkKMtN8g
+ajMi7oPElvDJ33JjK6kJYFUQw5UkWBbxUEjZfy3XgbTTgwmilhGtJQdibbKpHvxmolNGq6rb/7J
JOB/K7tyq1t9UjJRbBepz6Ux9XvCIfhe62cZRYM4Rncm91vchCRbwvDG6pJ5ApdOj3uwgLUZJClS
VM5lq1ymDGxcU3F93R0ByaUMWCoSp7zYc3Pm3kCfjawkkVjxVQcDne3vCxYfZuo6QffQdJ4rjxa5
cRFwS9r/GITdDnPwLwqGrJdLpfEHcEISKuYpyPBnW5agVvwMk/kOYeNycE1aDZh5HqlWfCn4loj2
NoIW3JdS6HkwUNdnweZUlHrUvwam79yQ/9Pedf7JqyJamrP3HfDD9IbRGy/Q1Tfswi11FjEuv3fo
nhDqZhOXTu77UmpO7iEwps1l9136qiIXeDa0WiPwRxp+s2koJruNj91DRHFYcmzon0KkD/x9xX+Z
mKw57YXJ79h7euoRpb+47fqPaXC5s0duNUSJur8B5HFq2p+QvUy6YT7OLu4MTHseVzSlgGswpgUx
DrZsasVwLUOfYzfl+YcAl2zhA8ae+M6YrnfIFoX6Cmq54sIPxGeyOfltBB7DgEH9SSnKwmU80em+
LQSF6X50ukESbzqYUvHhmGHs7/j+rgM1ma7KwzVJg9L6AEE6A6wbAAByIb+47nm2VfTRf+Vd01Xa
CL6lnwTbcmZvjtw569s/2IVAgSBfSfaxgPXg3km3wlbmPwy4V0Oa0MfHQDX7dS4oH3UJd+P2FCjk
ax5MuQp1E7xeN9uUwSbHJHWUDnm+OqpzP81ObQj+XeZzVsKyjcptw+LZnEonZrdellvhMoU+e8ZP
4Qh6zRofu4n+qoYc0wj4GRTC+bVdBlYe7Uim9cOqY+Yz2ASpnkk0TDVWzp8tXvEIlJR6L/K/wiM5
lzlI160idFUY5QAS4nndq89a0i7UiYzcUD9PpsX26ny9X1clltA4mhei4MfZzVpMDRyVMYAqHxWY
hqF1bwY+4BL2Jr4C6ROThMU/MSwjDFXy8jTA/jrlgMqmepkrQ9Rrp+Ln82cBWSZOhFK09VNyGE2P
DimWIjJ3zwwfpGSBVV439rnQ+9zVTDEHXJ1nC0TU29dMQPobd5m0ICLyIJzqw3900T8q2EYLeYO2
41hK3Oja1pRxVJ9fSxKN+UzsjbiAQMph0xkJvmFKsiO4zNvmQmshc4rS7Ts3zTfkr4IlB4jaezr5
kdZ94BtPC/dsZm0PJnxAYAPzib92OTEcRdgc9uof/gE+kPtlOE/cc+4nyWVEMp3tMh66pAiD5bys
/3htR6LOMAiWOP5vzhjr+rwZSncxDUjzfc98A9mLg4VnkzueJ7tZubRW/2KM2GQjPmjSdBc10Ic3
tT989RJbuqXDHAnehBof+UG9r0LpyQTQUSl/HUKpwfVXG3GsymrXgOfSgNAnNrpe9eXGT4AKDSN+
fBALJ0GALIrsCCOhga8rT9+fM70OTbltE1i3ZJB8yWCUGkyAplql4dWxnvuYm3z7LzTFSobLg7cf
+SeSMFhEVjzUsqu9wYzTEYKoYAW9SSl8/LKNmEH8/RAXam4wkSZwdRQh390AIeDoFsj27vjLxC78
dCytXBVVxJ1NsWKjzC4ANsJLQD8hGmwgwuSw0LLLXRQ2bbFq1Fs93oxZD+Gok3rcd310i1a1Zcdx
cyNXutAjCE5f2XZu8seqTpPo9KqId+6X2LDcS2X4nbq3Oz2WCodx+ceag6Hp20PliHQyMLS6HP4c
P0ja15bsPWbiWjA/NtVzudr3sGfWkNJMxPkPjZNEqoE4t2Jv5DMKRFW42VKL2/RgwSndAsCFvuJ0
t/eF+0MKYxdLioIZhjCB8egfi2ROXCJ1KxT+FCCE8PNkXE+99zElsV3QubZzb+vhuPl1/GQ+fL4T
k4yfOsrYyPcWcu10/hril8Q62wH3kuRDKU4PEST+D19OZdkAHI1h0Oo29TH87WK1zuxysU/g45j1
VkEpf8u7zny0zOv80b196hpuF9SXgeJJW/GE84STOuucDUSrDYhOqlWpnPouVyGLppiFvt29gLnm
F9D4JKUgNF+ont2l8M07y+bnUfhlUfWmRJiyM7fqDr70BgnHzuV4iAj4qzTPDr7eardH1QPsQvAV
b4xOygdK+inp9TUHLdS7KnTUoFCj+0T4oExjv3knW0Mh4MTMzlsa5u+ES1Dz+OdHADDFtrBqwwhB
Frx2ZWK5yIaRt8kWXOjOkdONMiKv3G/JswyBXiz1a2SkLUy/Va4QH/00zHPez6hrI5v3ZCTz4VOF
g7YHbnDAKtyh8p2yM9oE6nhj/qMmH1UO8lL0mIyo0kygfVZjd6l5MqUuTlcaatDaufaFbDG23b+d
dFyZO0Buk5kp0Va6+AJ1TVDTrv8bKN8yDV/h4fCODxWyDb69GnTpfK9IfgJyOeVJVaMimcB+My4l
wG3ElXVIeub/Tjbqg/Sqd/vjgYaMNkj5zKA8E8XRS1cqr6xt5wU5Pecb19eDEaVC3by6gdNfsPya
V9wsZjVTaAOrxgNWmUR7nDHVnp+Sk2qk6mTfrIupcDq52yIeZhN+zhfPD5tZiyVDZwEYDhGG1i5+
OQ/hHmz8hGx/W9jFyvPY8Is4VETBNaCnoWrKAxOsqEEWIbSqx3qLCfa74CD4MXVMsSIlnGcPBnCj
lHT7E1JKtxIO2VhP+4Otzx9Vt7nRdLHSioacQWkK3cpyk05oGYRYW/pc03VEbLSxW4sKmOi6SMS9
zA2Mx6ODCZ6W/KlTNEQ8n8mfPNeDCHCmJKzMABh+Rx8bDOnOqK+wC5NUy5yLupyMHJH3DOgLOz9E
FoYWs4QJCUemhP3dAcbkJPsLOkGwjOkRd9zuI1lLXymQd8SuMRcE6ysj0uWYUx/8AB0lnovqfmOt
FUqfT/U0Gr5SgBohx/7mi9u9enyHtYEO43UBSEUQTLzhSqQd8STkHSWe3biKw1XZEAvhNbFPpK1A
+5rM2WLb/lGXQJmV19o6jRHaOZTDVN2vCa6C6/9gn3G742b4J9yg9m7OkQwIZ/NBXo/6rXmA7rRK
3RshS2x6T54cOisFvgMYMrPVnJaXRD9eflloZ5mA6p9O36IJVs5UESHgTrX5Zt68GwJKYFgAFIjR
dMj4GSMOOWWZf8+5JePyaiMKyJjIDyktTQIFXwFat57aTdqWjXgJavkiUFMaCwxPpVwtF5joX9Yb
AgnUBqkKPZBqQUK+FZ7QpZS6yV2vx+foy3LdFEdLsDyZn9Z2ZUYYTMuZBRnSi/LxnkS8mS6gsSg5
0CoidLTHkHruQuTcxPU2C9xon9snYsvRxSJhBD7Z8WNjbPhWNakc6mO7lmxAf+hEw7/GyNF0JcQ3
Pc8hGjvXvjkhS47buwV/kxU0MMrlLjsV27vR5/E1XpVKOdazhGcNGsjLj+rbtm+72ziuGGibyo73
mcj9BTYXM4WpGfpYPWVZBIXCdjX7dv/MIBqGSQ2GFfz91joXoPDzuYy0558xaueX1hipmbF9lJgy
G42Uqh7Ly/buA/QrkRY8lfuuVS0rzvnZCctZBl9VuVZOS8Ng/K484MvfnOWx/DDhzf4dstp5V8Jf
CMFID0BrWfDqjaHqWhmhXlLFm4ytGuJZ1z4oLtkaA3fTQR/HI2oBWeVBjWLPMzJr0Rz1OMMbNTfO
qeFfAEXCs5A7xIQ7W1FaVLprOUvV6nDUhtPBQ5ep1CTKRlSWvEr3cf7GozUMXIeFJ/1ZKH37M4Dq
JDGaKs55aB8cExP/bUGaRzt1f+vD3VSCq2RqyCEMBWb0m8aDhgIBzlGVTiAm97TNDP4ALLWpwa3p
0vTRfTKlNqaKU5PHQx0RTG/xoRUd/8JPJFx/OZYZMpjQO6NZN8GCD/p7LJFioVios0ETa5dA6gTv
dRKfBtABZp+ts69nZqHKQpkpekTYji+MyG1GYQZhhjPpO1QwdCd++mVb3Q86t14dGL8F4e0UtFG6
RQhxGFv/bFbK13YyVdnOGB23uaMYNVz9z8B5GveMsyY5ANOW1AXIGcVGlEy4TyHD15dub6E4Pcrl
CjkM5wiYrfSMWQ1smYshoShZuSzoZJnJbEADfG0MujHAGxZzChcSCnqQJ5WwSy7bNjDhFBoyupWh
H0lNH1V8ESkeLQKcK4pbfyozekwNWLeyWC+NKZXHQtkz9wmpeMuiXOJF9XQ2Xz9gkLmod1zU4xuF
QYnYxUREfvtOZ+8xoFWXedqMzGYczDUuK6pa43xMqGeyRaBNBoKYb4rteUCFO6BQmgOx1ebaftYV
Gj8T8TlkhKcFbMyDRUFcOd6PoyVV2uBWIHfqRv68RAmnhL8fWybA/Y5wtvgaHZwwp+3N8mTbspjP
nJPYeap3KWWywrHXlmliqvtyThkXUQ2ayL50HAC/NNj/nRL9YeV1zOWjSD+p4aCrqu8CypCx9jr5
5WzCM9+eadr7Lc9s5QDRzmNnpeHu6I5ScLRBzX7uDEONV72fdjftaR+5HSH6i5LrtOFcfd/jZZS4
XiGwoSOGdt+4J7UQRHoOjhbqJ1T3XPzU7iBFLlMALC7osu/fSqKAxYO2aZ4m+pHKzkJn7smHzdOA
VZqF+fMAUJHW9RXk8Xn9s+SEmV5U8eDdlsVkpSdwUMeF/v7nmNFNWfdctuj9Y7AFqS9qi2jnHzv0
t3WKMRUxZ8hgu3zqQRvZTV0B6MgJq+jk803Ngni6o4fc1FGXk1093sUOftZRcITD956HATr1Us+y
IOXMxJxAPWjE95ul+IOenE2zJedQYDvARH2Lob3WW/iyt14VJX+JEeS3J/v8f/XOg4iTK1y6mwu+
UFeletF8qz69+Or/hqJnP2u1yeromqnTkpKpYPHj07Ex+BK3VrWlbm41aVBUAba/7r0U5tjWFGO1
vunCpKs6sX0EVjERTFRxSUm1WK7q1badq5SLI7t1M5k4tzDf27q/d2SZN7/hjFHCv7fk60Da9a23
6avlgRrX/PVBT4J/zGBX15dcbkvfyVButIhKut5O6qinmalxGcyTMXlE1BhMGZKkwqfNG7BNnWl3
CgLmlHH4Db6APydtcA5/yUgzLDua2LxOUWSXKLmlRnYIFSeTYSs80jIzidBmTm1gIxXTfQCjUJUH
b6/+u9LjZc3pZrD01L1H/K+FQlD40bOaP2CtKS+oEqNCnrzlhJHswi8XP90t/mQA0iKNnVRlST7U
rQO9sNvVmObR8ZhwwqAHAGCmQUGsLLZgOP1OUp5OfoxdXBsqMrZkrx/hiisGy2DgwP/VzmzIj/Ni
2wqNNOpg/p1eRVSoLlwNBfKHgkxY/ulDOqoENTKQLFRuHnZu6HrK3CFBs0QjRZDxQK6zSruqkPhH
5FtA4lHFzhPJcVhFgfbGJzrsLbSn0mGeADsZXYBhkf+DEPIafjgfVXos1R5dT8Db266fxzXbc5v+
tlkmHQ8WbYXFj3ZxPIt7gWUQAnuxzrhdB57WdgtP4SZ7iHGPYYMRODjO+FXO3F8LuPK6MyaK/fAU
CbSbox9PkY10Qxlqg+8mO0c8lDj6wbayYLSey7zbTo2S1SsT8sFTwQ/WUDIM+Lk90IPpe6L5CkAH
HKr9RdIVH44L4jv7yGBqW1Rm7t78TM3zAx8vKbTMXTSdZU0DArRQaUlgI8fDt94Kr5EGYxddA/W4
GcDSqmH2ek4GoVrhGWVKuXNvx/rNwDcv3OMFPFDnX0nd8963SvB/8/90verO9mVvtAZNHWRBXPfI
U534TMZ9TxWh7e+jNvXDwSjGg8eMNpQ+j8ljEpYsMSIaoELwlQusn1PS44ETGAtzWlo1k8tvY+wx
592bzaTABFQ0JB2bbjjJMMqSrGn6Ak+TFRjUaFITSov0d12AHAxdOPLlW6xXRCTl2Yy/ouPXsOuB
S7Ruf42fEQUCZVLiw0eIVqQfRImfnuZizf0TpKIhv9MeRGqnxwA6RxzVQNlTlKrAD1THyf73RIM5
xlmCPPYTgcCcx39Vpxt+wsN3cv5hczCO3EyX4AixNQV1Un2Ok8N8hfZkNCHjU/a+hKDhxZeDVYOI
GNuN7ahmh5iw6fQhZe67ZTbXkthIsPBwlPHRUUrvW/PM3LkCysD7sdOGsqNe/KObXNM7OOSrKQMS
B69h2j+9GIserEE1FbdXSEJgKz0Utk3TjlcSGGoUVrsBWreOuIIZ9N0VA4aXJG5OPxTvitEeEovk
p1LsrT60uJXfejRh8NebCZds4uorKxsAqvkctx+BEMAH62aRlxaBRBsPQXaL19RLgX1zxeR9n7s/
69zQdNt6KvoQDghbTfNzg0Mhkqbxpb5Vb8vwxZuE7qFPs7Mr6U+Usgt2s6u8eGbFrfZPOrEw3OWH
Sb/YpueCsxKNlBRn0HPyqs3lgHyziS64J//cPuZBdcgNxOFHbc0asfJe/49vNR1obgpx95oejRvO
Ie8mqYXpAUvv29TvzqDBzm4CWTc9yQDoxomBW0geGS6sKxgyoAoSsv12uR8N+o2HPXfqVObWCqbY
+G258aKUWdW/KaFXX4Pe2t3/sS+v90tju4PtdD76BFw9Q7Uuun4SkPo6df/sIB20VF6MX+gd4wZ3
KtALmsQuyQnD8Yx6qgtEFWAh/ETInRCQHrI0OsFOG/z0dLEDYalGWTwcq9UTQm79B5EXTWRS8rob
rtd0JKIrxja7x6LCeuK9Ua0dMdyqO0BPR/qVrIvp8ClGA1NDP62/2Hxdp9F2OGPiegWqTXqsxXdA
0OqwV/xkoVLFmHlmesfiWH4BYmvXil/3N4LdunVMKx0bGt0GnmOp9pKhdZmWgWSKbfD7bHdKtx60
AsiMICjyv/QP8H6Ldl4mE4/rcZsidfOariAUkdgaUOibRnEmBt/nskurFQxJ0Y5vdE1xxagdNmCp
KDIzEGHdlJu3h3yCXXjPlcZxsLOe6+lhDbhnerjmmfr3TSJ949vg1rBzXNoEkq+xWwM6qXHHAyhf
YwVfrLcjFKX0fLNmqRsfOTOh29/c4xfZsW5kuKEQjE39BpB5EpixkIjb8xca+Ogtj0UYsBw8teox
PxD4WwGaKC9hCHwOv8e2y4Md2QIE17SjSx8naRegsy42NKnPIGAYVFYXlnv120maEf9R8dmAd6LA
Puqws1nIaDNdkSyCLc7MZn3R848uHtt4BIOMJ5PkhpHapGgXBeup33Drd0l6bm6RAzyW7LQz7aYY
JulDkYbXXQFkgxbbgDaijEe3c3VlDj0YlPQkxC6qkb32iqVi6zC6MeLirHxkDBFf8kJ/vBHJgys9
xWRfYorwx7h3xDAINx1EgdFIsi47cgX6DHpFsMIYr46cJffaRLEx4uX7Im2SyrWkin43OId0oEpl
KHItlsivg6MFc/sNXtd3kIdv4+8qcmkutvtlyjEFYXE9aUJSP/6JoIp7W2uJyyFjWcmoVXbmx/6v
DDt99AH3wCgZzSdk1NRCd0FBbCACfU737U+j5REj2oD8QeMMgCSRexZkeIjVz4dTBwaYGEYACv/C
fSWc0s2W8cMeolnYzm3II/0YNXY2Pahzy8G4AYHqyKXlso+sTRlAAP0CoemiwDL7dpHZaLW15oQZ
rYb0/+pz7zGmcXy4Bkk1gZVOy7q8/YfvDfAddYkGjcJjVzgoR5yH2COtApRb2nZzkhSKPnGFnzCl
6WhuoXw8HOQgop8YMRlnQVH2pnn9TNKw3vKGDuRCpU+RaWESW6AeZdu1WB7apRPSbckj9P+cdWQ4
jFeqbU9YZQVYP30fIInwdeiAXKn3qQY7CY/CNSU5ZE+ruDCi6RZAf8BEEBqU1Vpd6SI0furkR0L7
rpgPTVwH92G+aZHBGYBTjjNace9UIW6+FMcv7KtYJS7mpejEeu6JjyxFu0/IFCTcOjlpqdHzLBNm
lMN9BUI3lfm0Lgdhjo2qceh3VlqXDGzVHlTXKRPc6HOSty9CFa0YFxqgiKA+xY6zZrbpCT+scS03
Fx21rwI0YuVygzG0bvD/F1VWEomAFibpmv4Jl+74AvEqkM6ateNfbhEVBCqcAbjUcQOoFIEgucWF
PGbynewLjnGorvVGkpAmrvZfOiyrnN916Lsn7a/9X5MbFkQNC4EUx61KrUN4+gwibXsk+UwFz3hU
Em4K+mNPMH+GlRdqZKQ4wWpuUizsIAzbPCsIzVKgD2bXHdupmKdL51eoGqpW0zOE524lvZKsfeKZ
kCoPtD5qK1jnZCcfUGonZBnL6fgeZ9RJJil7ucHlwgUUD4aydTKb0SzOItNbE+6FeDTL+eHmvHV7
4W7BkKC0XIinF3EqRgGpNA7l4jCZ6/3jufGedRiKClxXYL2LvM43Cw//vcrtiV4uEq6BZwDkOCMt
w7Nakk8+Pbg4HYSOUqM+QbvDkvYqVSMzgyvH5nuD8uC59a8vKtmS93cj/Zep+3xrLFBYMY76Az0X
8x6LJjje57526mXJt8tUGHtG0gj/OwEOsGS9QsuDyGA4r6i97eNqe5BDOASs0G7iro43RbfSSHWC
svKBVTZ2t87i4AvlhtwjJyHBVp7kpTDtrlH7WDf92FrfQ0mbC0HiTqbhqpFbeYQ8Da738eRHbYoT
YgZH1cQ3JsVgR1YMjoQibmhGjP3WfgGXS77W85/lZmpSJEwNnmfKL6KK7lcH34zbQRFjugz9iILW
eFwka2SGeJ0pjGyMnYlPPswuC22KVDjsOgRJvD0a5aF+N63xQqPNx3BKCvHwsuTe9Zr8JUPdsvo9
9Y624KSqPo1kLT3sUpQ7dbyNjFou6hncCDyar23shVgGMSX+d4OTwtiqfMBR5wsuQYwS0kDM9zMk
GbMW+ycQB60Njt90sLoN1rPE06kW9lPiWAhIWG8dtb9DAfpWdTdmXrr1HyZVEf7rCXkGw43hVmVO
aNKT4sIDyHkzSqkwN1Vg+GPFq9RL8IvuDqyEaTH9JdZax7Owshu8bO8h4Zlzx4EtLx3itDmBa+q1
H3GHcUUUCZmDfjsdjStu9waTIIzpXwBTJyU197oDJOYJewtGcBZ7vnSuQAnctBCC9iEcrK41+ZEn
QJouTBvQtaY4kLEueX7loITQQ1qWXg+vPCIODOSmjHv8d4ftSVuM3Sgf0OJhsx7fH0YnKbLhtfgL
1/CqEWgEkw6tNR6doZ9QgexHxNgbtfgQU4UE7BVFJIMjf+htZJeZZtLCqaxO9LZqy3oQUah3Av3V
+GItmQpO8ccXTzp8hKSwUyIEkP3dv6Pm0OGhwJxcl1rMSrClk+ZNsF9vHLANmtr4c/UU89iJUAaX
PG0TE8Lje0ch8DBsslZKv3GOGJ9yzToWes4zGV95JSdsPyZ7++k40PG/AE2i7ofqOylAN8jcpB4W
9WZmkrysfA3xqA5RwMMWFQHfdVeQ9ZpcYnIEOBCssbdrCar531OsaUEmZStmV+F9eYB11gieKl2n
ID8GWzFA8CpVmktOStR+7hhlDMhJ4wHIK5kRJ4AOxwbZU1TtVDzHf0H8MnzE/2e1DwKNYQChO4Ip
+Br0YjNoyOe5x5+CjvmVzZ4aLMFa6ZTSm2V9XSBPgP5YpS9ROvTTxpOMmqDujiXFe8IrAkrJ3Mws
JT4hnQAH4nY1+FQ5/Yoz1RzWdQ7p7VBpISSl9GDr0A/yQZ8nsaWJUf5ONKQ9E0tl46O60aG9u/hA
XvFChBEW9bSns4vfIg6eH3P2IqYp9X2Dr1y2mcIfIEouTIow5w2VVqtIm12rvt/S6Jeyg7lsBzCY
cIkIGtpl0B5IhrwmfOUQ5i8V7afRhlxgn3EvKoMivOAWDJPuknmV7LrkhVKZyqzQFzQwxTUiieDe
6DQSeAsMAn53dyAMpy9Lex7SLEsq+zC1DRj0Ku2e9P7n38PexOqNPfagL0TfH34Qha6OGp5wtS/M
0qjTYQ7Df0AFnsGxlUjj8wZAszMQ+8jablcO2dqCHC1b9xNIAGWvzp6stDq4wMOYSQn1L4XB6cX/
HfEsRJbPYTUFB52n0z+ZLCX2GqvNtZFnk+e1OPTtoC2jy4drddwhbTVxUcx2cHK1YIZSGi2CkGwU
3stYW66a+OJpaNr+92zhXZFL/hj32onR1c8bTChXjtLo1B+1RRbIaQJ9SK9ksnAE2SQwrzOj9KiB
Jy+VzKCjoagEYWO4JXLmvm9vWFy4Polok+mxWUreTNHuOfJXQwlLLkKA+om5G1xduMjwYR1zJsBK
vTbzh8DhNZnOKxYMqFSu1VzYAd3gxLuEamzOgl5wu6W7T2PL1lyeOJn4Tnd3TTbIhBce7DRt2J66
OsCRl8CLeCISp+/EKIrgbAgMdiWSWeihh/Vc1BAXgKmVlCOCZV6A2GxTOFL7JgE74ceVQrPHSr83
xpSWopc+xszUudshuSIzhAW2FPCAt+zU5fRB9iljTTfCVh0vADJg2005nYaGwLYS/CjLNMFVgn6o
8PXkJfDnjz6EgWWe1XJ6cdoFHrTeVNYZo7eqmprCHdrJutgpkmY7SvX/1P6JvIXVSHtiAtTlrLtg
Oz+RBgn+Z0F1kNU/QKR9dn6LLSZFmKQpnzmDLNXBxdnDau4LQAGGlzKp1sZsgHAumegKnitwCOKC
TvdNQjdm2qFZaROk2yyGcfNFpykPuzPUw+WNzFwS1ig2TpqAsscF4D7eGOOSsclCupc2iUUDtdkh
G4JgJktsC7FZhm84cgvOcV1GwCMG80T6/K9lpJ8DNaVANEnv0fiO9ZLV56ho4YFdY97Dr3xVvp7Y
VFrHdKM7Rzi6jDAJDAWnDl/5Wg68XYLCAKkXuwfkGW83QPrb0wzSsajeN/bSC3lJ2duXs4zHPLCQ
xIB6rlyBlWW/AHgcmdmXBv6Y6Sjc+06zz0QwQ/14vl81S4MlRN1Bnzht2OZQQ2zT8BueFelbREQH
ZMHe8u9rY6otKNg2PBTjLxud/WNRRISF8nMEusFdbAWEd/vj2f37l/UJVGHx6DO9HIMyEEyeC4gm
AkE2vKm9SYvxLJRPG2604PMNTpfZqsHByIJM5nwInCU00k3+URaJPnKUdKbniQiWCt7ZPz87xtRW
SEH7cXrnV/dgzModKSdJ4MJ1xjgmtcH7gc3E3PQMcuDKQLW+zJGeO7a0dic78kC/52IjNUyzn+xN
7XG/WfwdA7dwgaTc7AowYsycZFt2KaexT9UlNYBoh/qYM3P8MMeKbDnqRoJeicvYIb9OGOXYgroJ
M17k9JMAASMXKxpXZrgaFG6idIux+dc7Z6WOFnmizdFKm7RHcKwkjo14vPEEWgeVSxPv5zw+INEI
0db/XMH1lFKHQA7gOMHj1zHbM/p7mOr5nd4aRfkKd7hmNMF+m75jqMaQXlFriT/fNArxcAfN5vb7
yfsF9pRtvCnTTkpDib55+dEy8K+nsIYItU3pXhMCWFWANa7O3W04KF9mRwLq7VSJnTaHW4KFXLMg
00iwCKFph6Qh72ZIhnnOdeFvHadxDk02YGS51zkJ/T0xG405eXO2obUBSXVDi/0HEurdI4ANPden
IEeVN+tp2PhBDZp0v/MW6GhSDF0vDJ6CePLne85ybt84qqBbIxaNu0eDrJV1vju1YzYg71sZwJJ8
LGXlVp9AwvKVpnyaVFP5Xc3saeQD0K/YBJjdsRQ4KuyFGbXpKAUr9PoDoBwKc1NparGdpAkEuacU
z3osl7NbVE9tXXgLznxbCFexnGyZXxt+wj/1bt8qcUHFSLyoYQTjRdcJZd62qq7I+AgPR5eBCyZk
tuYsTy8Q229YUSt9f4Ca8FhDnMg/nqg0Uzo9sM3Sxgh8vf9MlpEenNeUE4Ku/MTCPLj805t+X8ja
7xI4KrqYBd8utjGas51Lx+BzMAUZjj2lnr4ce7A8492KLYO3jXOicnFBqgeXHnq6BJ0I+B4fakCX
aBnu2J3lnCpWvHWppEwKT/aVnEJuuunMEwLmqLFHnGYfxhzqStuBumYBVFyKYfSYfajQCXf0mUfv
MsKvcmNN1b++3L5IJ489Dxl86hXXqIAy9EhNb8Txzk/TBOS9PC898K8hAHHHESBrboCqrcnwkr50
8KiigCoKAGr9hsFEMzTU/vneJP19x39U8To8jzGzXV7InVVodwGuBap2Z5mVcN83Sx8Ca/Te0yVJ
sbp66fYxyBj12nmjZ/P0zJBpu7OWiBEqbdzGfIapYERTmKSlBqIR9HxpxJqSJ0/ej8TZWVCEKKUZ
8CFbRdVjuHhSU/hbPLGurYv1I38ycJjJEW+DQwDNURjQ4aeJwYtbM8jQkx+HklPMW9uKlogiqrM9
/MyOasB/EOjpT9JwVUCDVyXEJ0WTHuQZm1hUqxeyVRXFXSrgPUViCp1vDkXLEynwxhDlgqKXjPbB
inx0vZMzLqRq1DfJ8REj7gA2a0+09Ilwo7BsAoTejqNk5Yz4bKAS2a2PmJW5vGStUeRi8UkjM+K2
w+mc1ZVPVdquRTiM3vWXF1+Gv8CWrDD+GhYrehmrIXyBoC7MYf/mZAq59eoPpyrPbFCNOuXFo/7P
okDC33MQmFvpCargMBizCtrgL/knymG0obd1ZAymZHPEPUPu3jD5dY4Z8onJ3qHnj4moBlbB53QK
y49GNXda0FY5/uB7ISGMLGmLutF2v0492suVhxL/RuFv7MDZNeIaD54+1nyEs/N/FeIaA07AWRU+
7MCQGNWkIaAImPrVTzlyisKoCnHSSbHNgKMt+tTonDfpRHeh+XugyFgBJy+yiqXgo6iVfiK9qg1M
heKZdBgAyclfdlgBMPnrWImr8lRtWCYUhPFgcUSPFSqa5rYvVVfP7UtRpYjcgDJS+V33oLJzc7/A
bc8MF49kMvsjqunOed7yRGqhFRNbm7p+Ty2lI/BiunYrP6lrMwNdHSEVa/go09E9oT25Fca3HzXK
8znbzAzSGhO881FmQN8AFm3FXAKNICUyt36K0qdNIOuXdrYUOcTbfKLiIKyOQHucGzSS1nfmmFbp
4BFnLj6LdykUWNkXXezZ4a/a7krfh3AeNtyXh1pN8jxuCDMmiVI3PdF543FdWKuNYDpSMVT5bTxG
wkn5/4FQEaUzvtCEwBlAV918YU2lv5CQ2DOOuixDrh/XNYGnEBovP2viCNqKqkOSUAiZl9Bk6Luw
TuASvhNo69DH5ygpQj7m69n21k4+Ac9VT+vMGk/tHtKoS0OBZyGKyK5fa3kG0lbULs61Y+G82Qkd
DMs/Iji24Qqnk8FYWJz23eTOVUC3ONEq9IG6Ecy+tL2i658m8PyIudJ2Ae+EMs69qY7jvr7Z/Fmq
W6EE+n7gLf3edAWJAt6jHzb/0DSNSMD8IRO+7oB6FUmQFZV8hmDsB9YsdCRjsTKCcesdzf5JRsSq
QPA1bjtvf+NwdfirOf3XlPzn4HK8LgH6FysNyQq9wYeofZMAG7EtoLL+vM6L9HjSAqTPbz8vcFBy
cxG1BZO4IFVfUZYGFQTRxnx/56jILPkk3r68tjmK2C/qpNGFSQSWBQHcFdrLFvky3Jo8z8dbWSY+
sLFoql80zbNp3bwTsx+wPP2lW6EtpCQnaaRJ+BN7aPmrCH49t5cfXFnoXeWPXMW9eygL6Ot0Qk2k
uhiGZjFUF0xxP2R9Dezn2lp2JMkOSQIBJKp2uU2j3twL8H8se1TT8qq++ABu1qiU/JV43Jk/VbdR
XMldlH23cJI439VXL/aDxDTCM5IpGkDD4CIcAUBdfdx+jBxt8JdH5AuUnMJc1ncNEn+aMkldDQF3
94H+1YbLanSu7DU/PmM4uuG4FPN1ytE19z+EjTBbcaozvFt81TnkzCVv4/vlSZ1KQHF+BQuIjroZ
AsaqMIkIM9stpuU3nIDWyRNSqaosgL26xGbj9czHhBgvsIx9vLDLzAmk+T/1A49mkJaQI+4ZQxB5
N8L6AR+UFa8vsuAj5DVmrkO5cHzJtLz65RfJRWZraNjJsOfp+tZUUS9onqCtBqiC2ca63tXBmwCX
J1WdRuJGHd2htvmdFW6JJlwsIiPj9X8VEComMfM1ot7EulsouE2SPLBWuxUmy6vhhSo9xHKx/qxP
ay3qmTWZ2aFlOh0Oftaf39S5S2XlnZJLzn7XDNYWV1OanszWLRKS0k9dqCowAYSjAcXOmR+0/gD7
ILoA1qufYGgy4m1pY9D5igQ6jfplGx6Ug0w9LKXxScfgUabf4R/2MKk+HII8JgA8A2VWiJHH+OJJ
Ytyu48THpm6Ado8LmdD46PK8n1D0EHeeZdFpuA1DLNCiJLEVXpJllJjycN5CcPIQ61wT/tkZDKX7
chYC0bz8lVLeX+WpS4WWpDiSj3sRdWAs0r7dWGgtIGpyzBqGNAEgMGzXugA6MKWxVHCFSyzwmGjG
cTM/QjcLe1jBXcBo2dERaMl8OS+4EQ5wAkImloYmtGqyppGy91peboo+4IQzFDWIzKnxMDFY/twK
BWvUQrlY0Hf40GigGiny31brVFiecN+NenUMTMpo6cIS+ZWBEDdTnq/km3noLOZHnf1qG5gCknW7
8zIpWLBKOgNaMA05fKVUgIZ0ozMkPSxJ26oyKGa6T7r4tDEWYdkFkO5gIm9RIFPp0cGft8YJ8rwV
/NkoeLd0wi+O7RsrFxeK/oVCnTtl7qRQUdoqbEdZxKSfsXYlNqQgNt4gPHifdyG6OoWm1lYiOJec
XS5yGNpISfacSBsidGQSunXDdZH4wcFl5gEFE2eHseDiAhJS2cptDnThbUHGmSCxKAaSf5Yi3n/7
wfiop13g0+gdEQYun1qqo5n89y3t3tfcMDXXtV3z1GmwM4yxFR4INrrMIoH6+PFiCMhD/rkNZyIT
4RLIjoC9YylOa59G3cEJv2CJoHGQIyjyLxCqV+ovyivIc5g4z3UvA22hDbnXtLp9u1mrQtdIszVZ
vklm6+27e95cT2mk9Lcfx1ro2naPwIN9lB2WkvNMowFzImnfe2XS0wFjGDLQTVGN754DEWGrEvrR
RAwj9j+dKjZjwlHn0PQvdhsshWjS1uRoqztA1jGvdx8HnIqv1JdJDaisjvWsWX9bUFosqbQVVOIF
1MpLI7I2FFHyr6YLeSCCVCxIZl2k1hIc3Dfhk6UEMOmE3zbIiGTvpQk4WR8deIbvFMsRnTBQmIxi
okpqKmcpxE/+VqVipONcD+pRpth38jquHpxT+RJd4p83ZL+Y2DFJ1dETcPbOhbhbnldUunGcawaJ
dWL3Seld1PDhfV6/GcUQdJR5fjVsL05oP0I6rbxK53Wxo35z8uRRLY7aQ8tlzny/8WNRBzk3tEKq
99WDb8rsJXEu0IsU5p7215FkFqzswL2QcCM7u4gV30JJ5C+5IfPoQhxXjnDQGDtfg0/av9hBDMzP
gnz2xNk166pWHG0/o+iV762PTnlg2Q4haTa2cnnzOvuFp2qWqdWQtPO7PZP4C4BK17kI2/EoddwA
gxOE/jTQH5IW9xLXRm7HrxOXoGeicGwVQDnaCxzJYRYHomSpbO8t4FxvTgPgs4IDJFAmlBb3QueF
mW6Cllk8XXwM/NvyQVMVO7x9sDAeKPA8JfAB7KPHwh4JP70ujNzq5Q+xm+KiJ0czntD7tdiecMt9
MWeaYXCfvrigabQNU1x8ZhKN+FZLRcIe7bbCbo+7wztmHjion2xL/OAG+0pbSy0uv8/ucwhssiXR
+zL0GrmD55G7EEkTYha1ne7lpavpDwYoG90DJlLNAA7xOKsjuGW6becJiv1bHNRoXf9VBKCrs4Xj
mddgfoHUBPw+TIp63I7VU4ZpkKAXQgqeyHckcAxHvryswStuMQgsyWwulOgm3FuIUbA8hmozKgoH
mKQjTsIqlyYlqAuVE+ya/ANkHY2ulbubxnH+9cPToMkzk4UfLQ9v/Cr+3FlGjE4quwHPfNgb4pDP
qw7ONzHw3o4PBIoamn2TAyjRK54i8GdinOVDWTFIxRILI+XjhSlppi0BckUl13BY69x0pDnSBwlA
2JbRDTYDYF+hEAEJkVuOwIfV6V+F9tudeXwSDq6gmfMWyTRHh/lYaF0Kxxi6Un/3oKkB98x2reMC
XV3XKTE4c0L8YtDH2f55/jYoHWBXQckEMCUlpeZ32SLDeKefgx9G/RF/Aj8rZTJ4Lb1sIADKFgb5
BiCoxKvdtJQB3rKku88i1X08MtSeQl+KPwfs0E4XKVgIt16jjj0OqPGpaWQ9Q92v7OBXtewbyFrP
W2p1djXrcR0RLi3Da83oTvNhsl9hPbZfLpNFqIN+53R8HBh3pQuHOH+im4DBcvA3E+7S504mgOxj
zhXp3FXSA8xJS3xIDVoK3xKB2P4T/t0v++e/UvdI9aMW2GKyV5ewFHxmxlW+WOoBlz9taLK9oEtD
I7mvvHXNKNIWnJ/TzKWIkT2thx2zSLL2Fo8oR9scrRCb7hwWlwtSZCRyuKdSEnzSwl5zq4/Kzse1
TDP3cXqm4fTY4nmbn9/QiSJrm4LZwzp0aOjEjppsKANgJfQJ+w9EczAfm2CLh4Wll8uzecb4V1TZ
AebPEuvRGr+80FLLxJqpH+RvX0NsaVQxQHGmNb3ZJ637+unRiuVkBmUrHd+cn0Q5q6wsTbY4nwr/
tjYXcGX9FWBmLVIeBcPXFGyZ/bx76zl/zaFMfD0lpS21J9mpckaf/1jhrhzqEATIQYoDHGd7fdNL
CXSWVuk4iRZsE2LRzOOh07eRDIz7wgxXrTKa31aRz6oKRb9eREYkNN0T9CdDRNRkj7XFHx/OFX29
9jcvdA0IlHFe5lyQDyqoxerjigetbphRrcazH6ZpoKkXPDkNFQWoK7WJFXuBtWsOk8glLkzZ68mz
JobMlr3WVVdMKZsGLkneY0txyDnTYUR6c8NcBS1g7mInyw2yCs1VnXe8d1/T0V3ffCCvzhw+IXZc
xZmurUc+HqFdqEsL1F44ll9eEBMqHZra1grSb2ES4uY+Gpsh00yQKiFvS2S8cG6gMyc2bFLPwHD6
JUc3tyFEBmgvE0+8NUk8Q0nmbuy9uOG2/BIxiB5eu7xDi97Jz167uHO0Qt8DxhcUK1/eSdUxrp/8
bvw25Gfn8tc430Ujp9hWRDiU3ayBtKASnq3NgyyIC/Kr2uMHMO/nZCVA4yIv5ZPriF4jrwYD9+K2
6fH0RuKAhSzSwnPwZco5Cl7aPuA2yQlXCNmcDui4MiC279rrHQJhVi+V4G59qTJBZJVDH9WKM//H
rGumcxqwAdVnKs2b1O3TrL90GrXz+qXUGr5BbAb3dnbSp8WUxN9UEAcss9Rmxtv4VzLkGw4daY4A
Y9idcUbeEEhzd7r1vnMqcOnNMxYvkXQ56XYUl/uterAAPS/VilWvKYNcXiAcTPQXWkxBCo73ao+G
swJwC/armMhwCb2OxS+E1xPaBR35ms7xpvT7BoJgn1+bva6deFEIOGdfaIUoxCi9rrZkOd7rZgg1
3uxKNWAQOZjvrauid8jsweWzNJ4+/QySCr5s7u/ojNap0nitt/YtWuoKga5z78r2GdqtCk30afWv
RqAQbaBqGI+8Pjfsj+v7xIz5OuROlFh9Vd7l13oziKiJqXMJHrBCUao4NV3GIaARhhtBSmg1Pj4R
/r8oIs0hhS5bzcQfaAVo+mpaVYvFoX9ZevmrgxYiD0TTtJ8ccNliBleexnJm7ooaJt8gIzUg90zA
wQjLETdsR43pa2fxvmja9GtzFBWU/PPjf7+3OsVC49btrsoxeBNIVtj9m0TFxzsoiStCfdmNXovK
C0otCGHi8JzC2rYT6vnkrDtBLBXReCDBuMJu/MdKGIIecc8feVGGn5g3lNKnsH4rh+DAEy5O9I47
FW6kzQPmzC6D7xxim3D9iI8BWiYWlxOEOfq/qEY2U+ysNCZrZNt6zIafooEo7i4IMU3Y0qI4cY2U
QG/UH3aqpl1a6IlDDoa3RAkOYbsvc8U8InXTskx8lV21AtWUsmNJvoyu5k2oJwDQos4cMIPayJY+
6nbQM2ejSj1hqBrcds5h9AQd4M5ksOc6Awc/ywj2Wb9yhzj5fI8gihiU3bfHq2nH29kl1txSQG5n
Z/SbqGWNAJvsRcg7MPzw2SpnhI10grl0ets6I5r+v9qHDq7si5Vy2NeE3smfXnKAUD/6LEhIAe25
gbtE/9BgyQDzxLJgWriqMS0kwl6h7lFhlzTUVjexwJOcP50CihVD93+5cimGTS6Zk74cDBNboGU3
XVygn+Dlgvxq/JbcHNuLR5o/k1iNsMG/9TlX81eCb000l4ON0QCkcrLWcjEW8XDyJNAUDlGWoSss
ySD1Xqlu1I14rqChQ69/sWpnalPn/K9LBv1JmNjwmCkKfzpa/0DxqWACBzjX83BCaoQLHuWPZspC
zZnnLNSz5Ocdx0sBf6cnqJc8YIHPd29Tox5X7RcbZDfhDrk0ozTW/qtT6Ful+lsciYM5B41kmnpj
agxdsJjvU8YztMSBqv1zeBb17J9jD4slHfHOjVm9Blb/VcCrkmcnHRkoR3IJ9br62ypBbQdnCM6r
4jZAO+BaWDwZYWqzTdX55JTlopf8MkGyYTou0diACyU5RHmK3T21Tg3z0KDr8G9WMCRLwDl+dTQQ
I1ThIX2RqyEGQMjswJQYa6QXN6VL75PhX1nHZ+YVVrY/yullztxCjHkDnOIvmtaD5TN69t2xmeFm
UiaVo7XIbQVRH/mjtX9/JHwPepUDL62dyg1JcQ26cNdHjO1VmK4VzzreZjf6ug18f2VPKyTk1UCJ
pTdgh9BEoPfVVfhBdvJSzvzmVu2AV/5qqnBzujZ36q4aAak/k6BuRh8Rjz0yjxybPqe/NY3005yg
TaGqsNOu0S2o+oGnA3ea3wDfdUYOwxyIhAypgSvPSJmYdZPZse9x6DAyMNspdYgW5rf4SRQAwX/x
2TNxIEwCSI5GvUmTalSkzpRKb4A6wV8qsfmEmyHYhIAXaybqzQ8t08qNxCUmFbaCzH1RSM+SLeiu
Yt2D0Rh15YJ7K2hR7I2M8QwFQxN0TIBSrOro7Y816JKlSKL9wgbhcU7xrXqGATQio4dwxmPrNtMn
3htdyApHJxMdof7Lzngy4++Mz+4me5a1ikol9VZLEw+xYvNdNyaFcTf8r5o1gYHcF1lr2RecHvUN
IFAnw/CtTQCvRIfDQJKmBqocjZpAk0AQ60OFPzdi3G3oB2QqQ2BVMWGL7lBiNTRVXBmHGlFqb9LZ
VKbe1hUAehX8vDzqCih+AoRdCS+5FaY0Y3koGTSAwY+Pc6buDogh5d5Hv1ZPjvP6MLndSD6D0snP
psa2EIdDuGescmITQIgUzRwDZ192sZzCD0dRMk+Ay1/nXM7VmKWObYEmcITvGD2AsBB+stT0Cr+Q
XkA2EN8GP9kCLcxaYkUhavBXjeyzysIx2vraSBMph6Wdrjuzgl0i1rXvFBA6POBQ9L1CERNvL8iL
2Fi7d/GaggO+OALzGtdmtSRkPoTbp2NlWtE2jbnJ7Nbma7Jyru3xFrCkMmYB1zS3JoKyXQgwDFRw
W8ajLSrET+WzoaL7i6xxew01a6+x9vs36wbHvQLZa7A1DYIIxOc+G6IHTe/CxOffKBs123u06xgo
MulRqtYsY5H5IIJptZ+RO49u7Fgs2p2uQl0Yi3YTfu8hah8TqnzspVr8bH6ED98ZnEP0t3P/Qy+v
GVkg6PFfETfhxlmTQXFbDqQkdd0O/KUKzXUZwKZx4ufKWlUwjj62vZzudi/AiUOI+9btr3AORLE6
C3PXNqlIBBps5cU1e8fXO29P7SsXPBP4B+aPPQnE6N21YkGuXiyJSTL9u6nEUJ03fL5kz0X55C5+
GIZ/TTDN+H0smQnXOqrjqpnrUpG8K4uLTcW5M6ntY5LGm2v/orc+87IuyAE7rnXRfr/mT2GS5hx5
NFEOCMmp+GWb8rZNBAulcslugeIecwU7Kp9fIF/F3Gu7qLJh+NfqYugQ4Tp5waDEU+dTas4HlsCH
/fvxAbsNVfGS1Lgcg/pkaT7FtFaOQRB+IX/X+Dg0YfxsgULmwSpHN/qErWLQA/VJJmDmCpRFJhky
TDTs4YXayzfNYl6dzLVMbpkIhYxDu+oje8YB3cGGTzuE+Aq1LHDjOw3JiYOugh63qd8xgPfRP6To
IUFgDpDXSuRMWLioiaR0SRdRJ3GnUHnA1I3/H942njgyKeJ3Z6Q+JzRXxlzBHkXOXKjXCR9TEQ/E
ChSFxQPiOoR0LTKWy7q2VE0b6yEGI4dbO1zp8UwBYTX4veon8grsCIsP/zZkYd2bfkQ0a3Z9YEyH
lQqbvbamsnS4u0QRm7ZxPCoFRdNbqf6qSVi9VKgKazSpHgGljO+kEko0aKKax09ydR8BlcLpxYtL
0+eTFx2h5N30Guk+7NvtkP80LNv1AX/B1OkXiZNCyWYlsi2Doh+XFO/hSIGYS52IPbF6AlqAG9Jt
weKrHPOxa6H0n4N4xEnb331uHxCRaDeK7HN1a+B6rW1zNhoB4PB90Y2M9V4WU7/8bgq3FHAqBCda
glWIbnNy4SSVD+nYFCbaM3TqAiUhMjgSb7Dp0sURwNyIPZR8a7+C/kTObOskSMz3SErTtFOVXjxl
RSLt5NBjezETB5v22CXUxOIF+PbWW9pmm79GoM2017BEbkC0XMi37Ocsm9FUaPqTLdMClo/4uWy4
uGe8g63Fnkz/wDdvi6g9OJy8M5cNNri3DFnSpKc8xXmBhKH88mum1nd+d7jGVsKZ2S4eZJXnzo6A
Hohv+982R5cH/wsF5amdklqH3yQ+iVr/e95fl4AMTjQExP6s0dKkzRf/e4FaCfE5HGjeOerKTzcD
Fy/KC6YAVuN9gFOTC6MiSfOFRw4cwpGzc0H7bGwBRxtNV2XL9jruELG9omrNfTi7ANA39eJJu1tE
lk0nPU7lUkgycEdnpkgQ756dGxPSaTetfpUlc6zwI9mSD6fDbzs4tFYBC6gCZw+FATNDfl+LRJcI
CGf1pxORVcWrHPgSic1AU0JGq2puBwVZXumrFCCV8u4Ie7BHDYVNRc+jBxrncbRvZSr8VPKMBjBA
51sAAI20p5Ku/yn294gqvxkX8+8ReIhLh06/7UQVJK/4ueqbejTM7AXpJGgVOvtFLEw9eMmwPDoI
sB6UPNQf/XY/MXopcxHiKo9kwn8pyA8KMrt7XTwWJfdQfdCAC2iMIT8vpjGz2K73+g4WzBHEOYqA
+WnAD40jPUAowiRaSV3VjVj0+o0G4UZDh7NLTUvHVdKLif1AKwOgFN5TCMQat3yIZROg6MqeYvcC
RsaYlJVm/x/HGuJVJtMGV2bl0jtDv1i9mRD2OrVSAf3Y2wgGssVE9YkZMgTTfai01aSgTxNNSZJ0
Hq/HVdgKcoY0y5FZzqDHsH7hVPFRMG8Nan6MkA5ZGY236RmC6FvUr7sr2bD8sLl5ldpOeb6JulUx
mavkYjHbICwrEPDJ+xv1lgL+yDTTX//O1ujb1e7y5C9gl9H5pr9tjexDjhVVaDE1qYsJVaVSiukQ
Nde5TpUCPS4gEutVfbF5dtLe44SoYF/Fg+c/j4NSnfpFfPr7QYJOkGqfSLlWxmZW2rd/47EX3WWE
h8ltn1TXrYnCrRmK9nYMeLYe9M7Rkl4xwIq1WqC2v5RRbT7dio3iy2I5Ws5rMQZa/+JGDgPQr2l9
52eW9dlqsYj40Gc8XxIwupmlffteifNu4D1154DGxzeQG/Lbw6XW/uZL/UsS01BpNbQZBJSunUld
6mg7asiBWuR4LIpTE5oGPnL9d1SvRPzFd+46cDMVnlVwXLhcHvSiGPiDur1mzT4OSv6leUrlQWG0
RNmrWeXqx342kiedp0vozKyOxSqiCcPy8vdAJzekikf8jbmCm5MMDlqyFHxb1Hddx0uvNcMIivyI
njLCPq9f9x95xaO+F8W0iVhmKVAbnFb6F2HzF41ta3lOiLTkPkcmXxiaUYn81LIPyxcb5ixJsKwv
9iftMBMZsDGHsH6cowFrJrXcxfOxwx3Uo9sfsdS9qdgAXrgrwbFchpdkfVbatW6F2XzXtqeQFLuU
Pg/3yQhKu9T+Op5WxnklnlHFI8yil1PRGIlKTA0DGfqwDj+43qvh7OArMTN3uw9LPoO4ktVk8boW
Ui/muZDPrIC91qafZxDPAqdewz1ejGMaLCI6F1Ny2glVKip3SXJHbt37DJffZEX8go0rNLtGWfRD
hYmYjLpzQpjNZsipvWS3vvSu1U1Rmp5nyuoK5EcBrOtMWjRpNVGktpYXUPRk8PTngijEelLwUrrB
Xktwk2sjTQtjTaCucmkixzskPC3iIdNvXTDYQkLNEQzD54n/UaR17nSwqkrOQ7nd4fyu7cFX6dJv
46pwswqSZ9t7bm4WGzEnH4uHw6MK0A2TOsl3I+BMJIXnwHaybfCLIw49z+U1vdMGWSYQC+Ul4n/J
m5o/jVYbvz8KgBr7suRIqVFlIJ+bPB8rUBV8wyypQW6LNLPBHT/o+8XF3JKyey6r8qWTBzAAC6hR
TMrC/KcjQQB2NcsEO65XYWETk71JuD7vnA31rza4eVBdSjFohPz91Q2IU4MVum5jLwp2zXMRjkm5
KxgWOL2xRFkJJzdN+/fG0KSsj250T3YmU+gn/VOHT0oT17xtrbP7FqZJ4APVOw0Ke1pyDgJpLM7P
qoUyduJ21etzFFrc0K76OIX4p5vYhwdvXwumpTzbmzVocqAwD/fhR6sis6UZk+y3R90/EexOTEOj
mJ6jI+z35ngk8MuS1sCJsNceU8EhBhS4TqZtH2MBF4KLcsBwo13zqk/Jgcpe8ToMshJLaHGxRWFU
QHPPX71yDq/FNjYCtG0oO7GF5LPzBFHZbSawjxoR8i75N3opD0I7VkUGMtyMycQpktMgcgWuIqC2
DzicN7X77W70U7qy5IqcCyo+K3eGCZa9psDS/AMdm7ec6HSgnOJ3wyEoaSQ7nNTNmc9qxK59A7mx
tlNljLf4mQNqi8zZsqJJFse1h0h3+tVqc6C2mrSISv2leZghsZ/416/yqoa2FOADEJ72AkNMtgiO
3drZxhlhrNxsXMAYpPXhs94aluzZpTs/KGLZz+sY+7fdW4ztax3MohHiVk2CGoU5CcRQOhJoQWD1
YIdB1GKmhsg4nRGW+oFpYCHCD3MDnlOl49rp2JZ/ktxRbJS+BAzi0i8qmPGdB2RMnrVVP1RxlHUy
JK9bBhnfpfBNNUtTBSChcy7oPVckwAzmqdUpEzNHnbX+BTYKUGsYdorzHjwrrlLNHjOHArBSR+7I
HW+x8VtLPgp7y7GugYZUkPFT6tYvSWibMbWVBYq2sW1/yur1IscP+pOjHRs7bDIf8FasVi6tj1RC
Q9Wp+whhhqL2pWHdmPYi44jf79yrm81Yb+NSlXmvw2MgKvgPHYJhGnYFw9RkVS2uB81apq3vpuNt
/2o4EUII+dBuuK9JpOwvz4jDzvSX3Y/RXs6m4jQcMSw1UpBIcLIx2Fs0ffVISJ8gQp+/ppPvFMRb
WkrMjWjuTO1O1JJWKQDtpC4OQlFiRy2XuAw9avuw69bUYOS+zaGKU0HO3GrlpYO5fB1V6PbwtqFw
ZaPjT6YeO2+nOZRsx2enPM1hzPozC/cWTMLfTuVJ00XqipNHBHWkbO8+mzctj4TIzwy8zzDnxGSN
D9v1Ni2jYcndHMufrL/oVcJt1kF6VxTCMu5Ttt7XuW25ngUDaIiQH3xAJ2OtOPoSC7SFfVwib1cX
zhuCd0WYt2I0Ng62xlUh+ZpqesiUdqX8L0vk17CyTH7HjZjy6t5bPjuPncZqkHjua1FLg+K4H0FI
gTc8me43RqxY+5yvVjbi07GK5Lv0PgdTijoB77yDnxcTipA+7vhaOwifPr0Es5r6hSenbK7+FYH7
r4ykjkDfR6zWiGzJYWS+wtNLOjOuTvzpwBV2lciTnn7R7IwKcJ9XhfoGGvvT/ikqOsTMQ8H0igbr
w0hciRPwF54X6T4bkzmOmsiMfsE9RYeFhfaKV63upTYTnPK3wmDUphyZgsm2QVeJCS4bwb6Aqisb
pBPZ/ORj3FckIZf/r2Vll6ZlNMqinP91vhqxYKGUygBeB+HbersewT0cTBdzd1qW+bWEJkoFecdF
BsoHRxoyFA/CEERlwORxnHHRe61BzCIoaMwqx+Qf0YPG0m9K1NQy8bM5kaJcPOpk86B2BNls3isI
kVgzhCGC+wr5/QWmcgIZsoXZnko0ZHf9kh084mHhFI7hdcjdyeGLVwoho3a1K9znIFJLTrRWC1/d
mn6G8nA6IfPL/RAjAC8F9TsU8OXlPnkg3OiO8BcZx8IpITeRO5HEvw0KIxY5H0d/CM7K9ipJNZUM
mNIA8yfd0wVPXF/WqEyaUtGjFXP/TYnDk8AqcmbzqKf0SdQQqcm6BbCUGy+8wYIDNu/bT+jNeqRV
rXQaqvP1DV2TBCN66JNujJwnCJZJzoL7PUsJlyufE3kv3FYR77LJ9cVP2GfZKqrV4RVGdgsHdFNq
ZY+MwWrw5bfyWbRubLzMDQu+rIImc4twEMFxQpWhlIh5Dat4baxc1AQmqCBDMJ23g+lKkixbSNMQ
VfwA6ywaD2Hgcd8f5ilhJiPi5gSFGBO62yb6YvRthrSlhcI8BMuZ/UEDVnkVKWRcgyTRDDsA73Mp
rDMbYP3VAauuXSdZKL1YZtimO25qRaTqEXzmJHf5NHXTjy4MEHTbWXweLcjS+I7j6czMqVJjFhRS
JvmdPJPcEJQulEQiOjkv0C4i+vZ7IEK90BF5ocgoEclAvb1dfawMjHVpNNQwF5jOM7g1LHQt7HgU
5lp0D6Tg0WUYFI04rbOH5cyjfBq970G0HswcuRaWKiB2n/sAYdnvakFl/S0EM8SFibpUSFxwHm8u
y9/reFRx8zZ98Ttl+ZvOI2wdfcEjSq/aiQIaJ/Marcy5BdyIln4D7n2KLn2HGYnTEErOU3ZWBWeF
5aC51H+Mw4nRZZf3G7UmEDHUCLUzjH8dumxKZ1VmkJsUiyUosIIxt5XJ4zVhoxWl83Zi6fxU9z+d
b1lVptRQE0AFM0HCjLKJpey1Vjd44ZL4i8yGqJgiieHusdBkh2JXZx3LeuKOrV5zziaASmxOnyW3
8GBocWFuWAKH9KM6dkjEcHjsGXHChfkQ0KrBfyRfJGTUPtKmhf+xPEzl0h2+UhnEmSDFVKVOrlC9
vvEqv1/1hCO0QimkD1vaE/qtcjoQ+5ZzihsfqWSUEnwBZI7jZotjdtdrP5oEuI7nDUqxrcDxES21
jns0+pTPeS1aQA7+H44pEiHV72G9aSag/OFFGjxaPxBsB6ORy6VvY5U5F5NCeQJLUWtA7CCZvKCY
AkYmB7+dxsucoscvNgZV8fV25nvgqhjTyQNsJN3G3CfVZNjfnLWPPDNdd4aIDtjiwnc0WaznBpwb
RZMxAJrp6FxNHqvAJtPVlzvurOABvLJnqw44K/HUImCJ3AiWh6DcICzL1vV6TzpZPvkcDZxWqekJ
yg3yIz/tgoe8jxvpjDwdQh2cddAsPBCGQxt4JbLF4AEHWIet1I7Uo01mr6DsXSL7t2BmefTDZW4D
Jbbv2u1v5vxEDi/L7Ygex1b/wbCmG7CUhis2F6ylANj3LMkxYrktW2iF2v0SGuCFgbcJ9l5id6aL
mXWgHjOVHfu02mG5c3kxGEexN7NrLCPioZWWz/opsMZ7iPKxGx08WKZa5/vb7MDISodz8se2dEZ4
GelOnYYfkWgez0OrE4XNwX2T3fLXy3/wlMvOyR3O9WPSPn9d7/RzaVvFvOMMm8ShO2SkkU0zVQMK
/3l2wo28+oK4irbZPnTQCNJrtewkHyT5HmjKdrOcLe6Oi8G+0sjtEjfFd5tT2ldUadEWO8+oQi3N
iiK7JY7PmX7Mwz07gok78NJuExfnCa5G0obTA8OnRL7XfYfFMii/eidNacq/vJHDgNvNwVuXIoIR
ORwjfJiu9GxdnEzy1xvZy61Qn8aLNUTy9T6WyKsSqVtrvh6lAR4k86rtTv8naCt9mvKtZlwunJ5C
v6vNcBEDbPZhGTVt/OHxnKx8kyvFaZNQOhI4B3HFPzIBZOc+ONWjj36OXQ5AgB9yJ/7ZJECkM6dO
Zlfytw8nC9ulbzln5nCyJ6WIXBaPvvLq+G1gVi42wEHht28ClNDmTJeNc0anZT8i9WzwAwVKeXxi
nVhhXysJaI+UNPiX6IZ4qkWiutu4zZ13Kws75Ct1QE+g9o0eGUarjOfXrxxFc6oh0I67nFMe/iF/
iA4sHVcK3Flwh9UuGS2zWBdDW/L1IAETsMUNSW33iwMVOLiQcbKtMzzDmrEfVHclJC/skcqMIBnG
Jn4OHl9Ip7NOZyrcwfQqZMmNXhFKO7RCYcZjp1eKkCKYvEQpJGpz4ybIBNv19HfjDFQxlMxX5ow3
+6o/1ko5+qyqXpqERHJpKLcMCAyW+MruRB/0IB+4iKvTMw+6SDWWCkNZH2h7pAaIpwrqY40CjSNa
W5o6yTDCfXuFfy9xfRyNKyu/p4FT5/rG/CUue4rgAu9UqXhTbD7ohx0ycgpchiPfBp8TnmSo+/q2
0A9k2ZIahmb7y4gRRwDK/G1VKdDSX4/AM/iGqYbt/5hi74E+flfNqMP51BJV7+3EZM37VMGOx50M
7Ql0v/VRf1Gzh2r/sqR9u2dusIn7eY9Ym12j13GmRXcbMAaB8bk+YmLxlp5p/2sXmN+CLp56XVS9
QkEJJbrl1OzIQAz4Ae01RnznJK/fviHxC5KQ6VxbCrEBR1LIa2Zq15o7GvyMOgsR3oQx6t9TB8P6
KlQxhv5wLaEZEc+RDiBTklOuQYs8FQ26Z4xw6qxRYnX+lHOBwpiODyhVrERj9x/Ihp+gNe5bGWhe
Ylo2uAUHapIRPF04JeqNI3N/xWXShdfXpzsZfhc8iTjdbdnGat2eanuOsqzjCQylheqGo2hRK3cn
YPs+GmLeEK6hP9P8Bp+U0fwFDMvXjjD3lnn23J/IOpvpoP5hm/6YJnAFa6+QIMQFoOR94nIG6dRT
0jKz4E+f6G0t+a5Xw06UFRIa92FcFj8Yy5WNE0Qi87eRef00hM8gVA2HXyWklsjNJG9thVoDITwu
fyFAJzjyqn+NBFN6yFAJXJO7SYmR9HeeQ6ys+LhYzaMswQTfwuT5My/MdJO9RacweK+14ry4FXN3
Mjpva75AfWLcpGc/lq1KzJ7OPxXg6llmEdY/DTQ2QGo1eW/qzW/PgyqlXy6V692vqsJ9W7mkobCE
CYGod13SCrBs41bFqoosjUIuUyKldcXtkMx3D2nmGBLFyy/Hhe3Ddw1+WnVrtytH1qlK12mFGpYK
fs1V3E/A5ATX4dIO7JEgPXNepHsbsWTBX+O4cBIc8AKXszkvM92OeOXdzgz6YBuP4KzwVolgn4eP
Y7JMCVzlDbnsykL05bZG6OAsp2GY+uMKgJoxLQ972XUa68svGsqjP7vuJhIx17TRNevNmWGOjttp
euzop1g+v08TgcZfAO/tRkQZpnCzurw6uZkJkyeq+H+av9GKSeUvGDBSH+BA21svADSiaClbLAdK
glJb6deZDkRQPDugwCR24i9FKkC8MA+UxlIW5X9vJCwE4JGPOPqBRchxucFAf6hfjJGpbn+uiQEX
MzKXUfYACVUOvksoUj4oqK66mvQXj8xaiTB2l/AGqJi8oJHGvWmEzqN5hS27RjdA1zxS6FV6Lryr
7ybuYc5jviskFUWeZTJ2mwJlaTluE0idpFkAAfvZ3fjwOn0yjt/9iuo9pfTufJu/yRPpTsdH5nIS
ICYN0MxjJJInGB1gL/6LDUxeD555fr5pR0a2xMrOwoxGdYAvEhOwsGOqHYUO88G7q5CUCtYZRqE3
i7tMJ7OXsNvhtWajZi6eIjyaVy697D4vl264NAxtpE1D+i6hy42nbFsB3ayG/fFzyXz9XGQjGoSW
AIIRiJB2ATsYJpSp3gSb+ZOCJhLmE+LPeDanALZ4E9tP7k5AmmvxXfK8cBJm5DjXT4B8ak08jlR2
pVaX+q1aAxcOgbkzrRQInBF78YN6LO/HHSiWRCrneg7aKVMDcbgjg99DDiIBoiGBSiRPIh2egm7l
EV4bBEMm+gQKOFMKGZPDJZHMHsiL+/BXus3KjB7OjGJa0spDDeQjl0DrRlzi/6WU3BaVOr0qjnQy
xd+zkBmWcw9/O9T7P0I7f7jOIj44Q3jjCQNnJJtCXAi/5LVonSvCt8hqLYbSLKtsy8t4G4FXIYXf
qovSF6DWo1TZWazxARSbjHKcBBDy6iUtjrS9NGDjNKTJwrxgcviYfhUVx4mC0T96ZQx80Q30SZ0Y
P5lodwFRanXmjKloLQVA+fHrZ7IoFDboaXDyl4H/8km0cR1JirprddSm51KPjfo/uwkn/Vr2QOQF
vClGENT/HEkgx2aFiZxpW//LZ/4mWWVITqmyzl2Bi7YzkUVHzAmgHazktm9AlHYCbsJ+4qVlCetK
iZsZtRPG7JGOJIIUiYX31GtOozbXI1xpbzACa1AgB0hb5hSO/4ui39dEBPF592APQznIrtgSgy6c
CwnmJcuTSBhyMT3a/H1dqu//UwFfIG8IM+Xzh5vk3eYDOaiCpZGaCPIhFrVBSnmBCNScec7W/NSn
3TMhLjjLO8v/laprjbAUza/M85siIyRjz6pEftRlgBmewfY6E2oGx7PXkPh3S1cg/7oViLAJ2YT+
Vi0bTZdv7830PV0QWPbdf9SXfnHZKgPUSdMwO2rkNUzhLST0lUqQZI9EODaxOMIoYv0zeIVbfGM1
cITBfIhk7qkzcy4hKhhQChAeVc89E+40uCpMn1p2EOfEmK1w6EbqiDC9PGE+5UaDTfVgoM0/sKx1
EfaLCE6BBMgQNrUAv9+3GTTnpU7cNemdwjjJCWMDlzis7AcQUPQbEj8FTaPNbYDeMFRgntZTEti9
DmIDadgkORDgKYp4pDMZMXShbrGymcUfCz6/f/6AGE739kQDf27tA9XA+yQwCmdK2aXy/MMPjzHk
i7VgY5spjDFJ4T4u8SzwmQoWQR9bXyrkhh81w3GGsUpGoU+hpFiZRJO0YCBfOmNsRdpU5gnUmkPs
4zztNAyDS0upgVQ95FNoYLPF2uToOINc4EHvuH6uaC9lXxhwz69MeKZ7X1qHGTVN8X/pCIcIRvsb
0Azrw5qAf5NPr172yMBkaD8LadBhVzVKFz7MSXO1jHRei2iYOE6HpAnN89KSzOlRuvgOQZ4Z3ANn
ZHmbeh3DJVoYtawhG86m6w/IyPYHHRrvVzB9NVA73+XyliGIYqEAw30B+nk/sgi4Zb9l+l7rFnT6
IOUk6spjdE/yLVO3XnbgRYAuRZL9G0+m5etAW323JVWu//D+tkuETpy83w2i9BdzxE/xaT1IIAn2
s/Rk0GaoqLl/Yyf2MYwXMS208oaxaH49TmlRUu9Atyiq2G654tMORu4eiS+ISMjwbTDT0NcZooHz
PvaO2MQokXZ7tsHn6CZJ7kVhy2XcAjwV/flNeC3EA5iv8FCGaGJYG14qYUyb9vuNxAsmJISezAjs
CNCLPb1bzsDLwGkh1FPG/h8rspYxwwLysiBgbNW9Pz+DyOQfoCF/5FeM4EXrJ79xeF70A5Ur4jD+
2RxRmIN9kZeN3Sq1RxR+Xn1ZWwhLS5a8hiw/BBRvm/tFdIRmEQApO89Bo4wbDixWEVmrHRAHcSL1
vNGG9Dm9M/w3OHNMFPXxMklIwzB5ccGigaJcnU504Z3pTTAHq8A0eWbrdwzXrcZoqN94khb/mN+Q
zjzz7NN3T+ddXXcTdC44SkeAcrDzqOD+IWzvQNsGxm/SkiMVOTp8mbeaFZTofqK+1krciMbecDYa
yMnfaQ35Mk/Tr7zCgKYxZbvQ4rt/AlFaOfp1/C9NQKMDq64c52xs6ntgg//WskeSycY2w42Ysu1r
wWFS7l1jhNyziNolcsEQUq2c1t06V79srY7anbGmSDxPfZ1y4JebmhoneI8jtaARyGjCi6Yb42ok
7QRe8b7fhjZFoIxY7UadxOhIeCJe193PMIkJsWEkyRTVuOkz1ZcOYoFLuXXNqLDrlWE/4WLMXlog
MVHYyKi2XNZlOuE+iT476kE7dcbr3DbHZ60P7g/ShpEVCVQ6C8xqKgoop34ULmULtMz+a/tQJbKi
hvIVLssYRd5/B0fX/Y4tJ/0h7bh+pKnljIEdBQ5EYvyTSMAoTDaowQXOkii7kvc+T2t3uWQ+nJaL
ocCWidxtW15SOGyAeJkpC4Fl9iRgLXt3v1pCM6yhZUFQNtY4iLw3wbVK8r3oqY8f3yM+1p03ShBv
wlCI6TfN8+0lm7v14iWcm6zfvbsQUPl1IW5c7ADAJwztlMqgfSVmHxT2uT33FtGMZx2cF0n6C4/X
uo/xtuzX7qfL/e2YX/4da6OJrfMQULaB2g7Zw0XDuUEag3vEaHkdJ6QH3FrYrJgMUvfq1qhptFhi
U0sAxwirassyLLl39dHgoFuceyksviO7/VJ3Xh9lca8UFEKWLDvD+wbE8YQKgReV7WVTRi+w+i1e
seVC/agb5KgWOg7n/XubhoAqRdfcMqty8ymlIoyElj9CTe5wMrycRKjlwGALnS2h+Q+9kdHhygWc
PIazz3XoTHFj1YzdQlPBsQv8e2N2nOOkOwYFLQUyIY8qLQ6gqb+9LHpd9BxXE3LKyKl6R3luyLu4
8gouNrDfWa6C9eQYUxjnn8v/H5AbDJVr2VpJ9hAeMmpViI4EOEMQ/AgoeSwOwy229+Xz8wsU3wXc
w/gt/kSdoNHZ8KvPyFCnWCdagaqnAh/gZ3pWfTKLd4ulCcA/8zJQ2UChKtSsCOzXtwlj1E9dDjWa
BXSgdvY+wZIwxYSc9gHUl0h4x98Qu1zRQ5AwNU7YHDv82rdv8hC9Myzn7aIf9GlwHIWdIWD8I3dV
eAnojI/z/FzD8aQl+Qzo9ah7+EvRhVo/x4SuJGyVPQi5yDzXPI37/KnLWVR0xaFxCKaTsILg9A0i
yoKA4QxDTudPrK2VQWQ7mkRHm8WAkeCyeWRYm9jMzlTNQ2UQJkm2SiRmyYN2rc1bcf2dt41KpFM9
skXJZ100NLG93VIhWmQVylxmnzC4m76r4lL1uD2qQ1dmGKJTxL1jVeHeQ9hIVbhS8DpqdOA/8LWm
Rcko6vlyglJnAipoO1Gfk0YWA9FVCL3BOIn2AS4nux375tGs3SX/pqyBjWM6/T9PYN9qdfqIh8hM
0JlH4NfvVsKrNQQ4LujGPPc33fVvBYFSsCTKNo9G6v9rF8ZfBow09xGSai0paPPH9i+wnWQBFjXr
488H9ewFK9axSknei+3fmGCoCkHfNFcMfVGZx0V4YbEiqJCoCzTNW4VtwWuocWiH6hirzMWJFcRy
D3tJiugvLRA8hXUw95Xxk5cmzcyAlDdboAAuymfgfmx4quoISiYwbhK80Nzc/PMd9BOGeGpfCQ55
X37am0xTD51DJtnKjIDa+iJHSib4Sue2fhKaICWbWSapEuTcSEgcyDqqXhsufdEyif5RITSTiurw
lhSpIGKmC/fep8ddYwj9sK6lOFnIjB5aFNEZLw05FHpSCbE4LcyVMtBZPxO6dtOh+HPKcCQ6RTUx
YDIKu7Lfm7A1kN3p1KqHo4zJO4zCrLN3ltvXw/3K2xUh0Umg38054N2JCW0fSjtUlCy58EdEEUS1
SUj7nmt7siQB1SoCl51/6g/cG5otveoCwmZS9iM31txzWAOa/RHuZUV9UpQTUSICPkx+GKsa6Wly
6SvWBC8swQy4h5zBT/8PLYQiy3NHsx1oOTn6s27E3fuK32e6uWvaM9HZ/o+/UigSJ+VwO8BioZLM
cID6OKQJeC6jJxAbtQfPvN5yPE/v1LCZlXEQZvfpoTj24nLehEy3TnsKDjwyyxTGWqSIF00kUI3+
n9Tlec50slM8cP9skotjOH/kMSc1URwfEbf5lxKC74ZKf1do+PrfODFpiRckfb+FGOCX5OK7XOt5
lQZIVn41BIkTlA4xfytozBP28tmPmHQzCtFgc2c+Opd3lXxUAW32NQ9hRFtTPKnIPrctOTYEkss8
RiLMMSmWHmo7B9v0b/grlslF9q2nz71jxAE4KrShNY97iD1z/69Erh9ImzilpcWehpwLKTKCbFeh
jSB/FZf09mKswagJLgAtCkm1sNDMX/y3fXTIma/z7JYWC74X2qRcYYt9a7CZK6Kh731ub0SkX94E
vYXFdz7dl+8NwCg9Dqrpmn0JEmHILizicTL8j80MybBHKiA6UVxfEgbN9hP9ZsDc+5mbIKKKNs4e
yWApZbR7GeIeludR2mr6RO3hL00dq5m18kgAsoP0rP/8pmNz8lXi3dwr7laUe+TyDsv2LeipRVOO
6Ffi8R2PcIy34WdmJzzzSfnzJzayio5WbgHHFk4dtQb5HKGMlx86xkOd+w1ttPnu04F4bEDdd472
blBkgE4vyvxqc/pk3AZrUHTOc3DNWozjRue+m2KDuZfGY16Pvl1aKShv35hw3P+clDsdxtto9MB5
7WVWWPkiKjnlYm7UaObFK+XLuKoiCpAdLipbmxhUoGyWR6UWlXUAiDD8HnxX6hkf229scpgHv/1C
L0wwmqXSsw98gnpGPsnKSaXS3ag/opHKHT6jRq8sGNbD5eYNgZ0iUXXNZKo6b/heTOhjy8X4O1Gr
/0DUbIXDeV1CLiQ8QLVZ5iUjj1QrXaBji1wPzr7KkuYm2d5iGtKiattaeU/QU2tAc1VrTkegM3ia
Qn/ZrFuLRZxPqXl32a5RwRT8pAMA6jJ5YXt8KL+O6Nu7BByTg5YR4VTAdCh/6z/6KI3G7B4Jil9N
m1ApWrOHgLX7O/8bzxduJTU+bhYriHzW552Yjm7vcrXC6MP4TSg37MTkYy9ATJUU80sftEfB0foq
4hWK289KTXYh7njHA0pubFgkALEuxhxFAMqDWw2rc4GSPdoKHYajLYVQLnIWeBhU0QC+jeM9RdPZ
jDSMZJ3IUjSl8IKsbqC7CqiE2Z9sn3wIM+yLBgU782qKn+lpXoQR51dU2cHdgYlO3z9Q4O+1p5tx
g+Qn+hf/mAusPh5Ry+ATCJzBWpBY92LnfcITb8vDonKSxWaAvO37fLrLZLtfXHvKfrylkMZe6wX7
kXxMBEFQld3nz2ios0Q6u1nJm7+fxdQNxb934/RUydDuzEBoAINThsyKyKwfDuUC/U0pl5OH3bcG
f+4G9F1PE2QMF8QflMCS5KS79ComrIfYf62ldpfbdzPRc7cjMtrskxKQ66pzE2icPSZhw62/mWcc
UrXkEcWScfZ3S+ZjgERd8P5KWjvBWpBkJMG10yiTSNyv6t6nRrh4wU8He+jpfqc996XO25lTva4w
vB3LsB77ePyDonPcqaUx5gZKmp1Hyp1MDoAvCALNo9+jxuLQLHZABKGY6eBxnVwmiG8UD+dm3t6R
uyRa5kAutyuY+/7nyZGv5sHYa3ZtaKTsKvfi5Lxnlu+zXZfIqrj8cD3WCp642ariZuA/tUWY4JMu
RLMZ2agxdDt6V4STfhN14bIZy1PzeCY04AFDH/UebYDmwylUWGFsiFQXuf+V+NsI6pO/2g6UtPpn
kDP4CNeVGvLIxoxfmy0EtpoVS/gJI89Jd2zK7Rz4gdcSc6Qqro1Kmd6szCw995B2m1mSbjiE1AKZ
N9kHXu8xW5u7D+k+bpEVrm2DsYz2ZadRfWP3ecVLelLLZ4Xp1nprmcvXA76MRf4T7h4bEjOJJ01k
Fz9STRbDhaD60f+qGMQ8cViwYGbhkPlGTQgEExj5a2ye31V1+c/YAeF+a//exUQCy2OJq6ZR4aw+
1FJaAVprdly38iXZKZXi+XhEksvk4dsqAeg9chKO1l/8b0pYVP6Smmon7MJyVCl0lfARm0X0OnNb
+lGDHUkUvFkXk/g14nGPKZ8XkC3ZX3Zn57NVFMmNLFsYsoJl62ntCeCmOXRaXiFi+wLHFgpcSOFa
uHneRHpSmGX/QC6v61jKUOSSC0QjqkfcXxHeGY4ZD+3mr1tbBX20GChXrSBnH++syNCBiAHIRLN2
0PhQzCT1xT+K9VWDWlMyW2y9DPkuIUK3Ks+QSQCVjB4OwJC7nhzZJo6ydXkYoIcKf2PQWGsn515Z
o4eiTEqtT5fRYmJZQP4dS+4JCRdRAEYzyxTauW6YBv3YqV+Ku3PmgLbQkNRTe9d0/PFrSkkx80He
l+usPSVWCK2fOLiTDBnVJ7xlMVf6IeCjY+Y63xWhhIwNcJLZjCLbB8w+f0YXxI4G37tN+CXaZiVT
b0VCWg90TLolp1gckidnGFy55zjhN14hMbZ+oz4pfRolTVRypzG5ALVdW6/DI9VFPmyTtAhDgo5g
Cv0N4Q0Gni/eJHDpuR3K9BGxHdBvkrum94AgT8lbXtMhP73hSdPQGYmZ+lY6U1n3/vDTgDvFa3jh
nas76CatgNWUwlpCYfdQMbJGT7/o7Emzr7YD0eZN0X0xd01E6TCOKYi2fXg4Fh1TXREocv5uSIp4
7BzGFzRZ0VjXQ2MyLChSNP6HVIs4ILzhlkAlhy/3yQWTrq22FLio2I7A3u6IjV+SkyJJXvCqD3Hm
2Gp3iRQ5QJZqwwzi55CcWxCr10AVUTd4BiZ9omXd3Ytrglao5c3RxR1L72IeFJkvLoZywQMnRKtq
QoCfKgxBp8qrLkkIjwD84NF83fvi8fjsovOLWQ9jYSZiFGohMlaKVJ/XbIABebMvv/n0SqB6ITfa
imaVRm5VGdfIWrHK11gsV5m/+qjyZUnhsBkV4nzWeobUrUxztIT0d92/ZoJRnVC/wj8Y10qJy5nE
Odk+iFQrAT0T1BDvMjoi327DYdYyPVbZGzd149T7LWc8ymbNyM6XRD/a3el0xPJ1TYlVBc8nnHz2
hZo6DeQ53SVWLh6qOrXLdaytgw+tPPmnDr99vOpRYF1emUTy7uk4Su6jFVIZoQgMyjEi7aiWoVpE
XnEuhoDh0oKkW9j3t3BL5cLnWjjSjC3Qo+I50y1z3Cg5mx6TWmVTnnuNoEVDtiu2AhfaQ5lu6/Ym
GYcl7WzT49xv8Gu1/3zFQMQ6Rzasg2xld8BCnwSZzx7L8dVi2aramknZItkePZl7Ro99LV2ZC860
zXS8osc8hxi1hW2shC02vm5n3NWTLOYugfKXJ31VAxM8umA+M47cz0s40FYLSJkSj7zA8q4V2Slr
VQdeK2URWg5KsxplB+9sy67i/Op96HvA3sMT6+n8KIuCuxC8fOcrLsX0uCTnFWVIzuuTJAdGch24
sQp93MzNnC+UMpsWMLTQtVdzM09SJE6rYMd2FF2Mr9UJMHM0RkWWLI9CN3yJaqzykaTxIJLLT4ZH
1s+NRKKDel0juHGTryWyrXCOvjgffKOzQXHeC5xaV5ZYBnmtr29Cy3qYpGbLZMLjzl6oKrgyiUKm
FSg4HRsxR6miR6gBMVsj2Kle1x/DrQnMkTtgZCEUH2kAWg/dOoN228SCORKWRkRjYKuS6jLSJXch
F5lI7WeFvUxQgF1wbZdAQMuIf+nyplutReLhN8PlzKZhgyhihpW2Dcqctu1tfbnnOAyddYrJax3z
4P+rc9tzc9/P3dFFtGdbuBZPybSB7dzP9unCbIkDY4yOl0ILjPsOnB9lxvik7+IszJt9P3bYCEFj
gAou3uDfIyMe6dEdrXl8MUsjeWAFon/wxkTpQ+skVTMyBgnZEsMIbrWEFFZv6t9ufhljSqczmOgw
5n64rTmqmlzngcrtg6zSzUECjWIAVG+EeITbmZkw5tYugJD6KWaqf8T1PDKDM+2Qh0aMss67amXo
/MLOykVuCHZYURuqmKFIP0OUXV668E6QLiuPV8NnaxBsAvjIe+k90Z1nogSwr2mBEOq8ZkJmpmys
qBrZJ6ty//rodXX63Dlnp6b6+DVhyXRao7oVpOQIQYeHAFTFOzKDLXi5z/tWax4OLKILZ7e11sHK
qzdIpdIJbl6qU3cmGBJow4QoPbQBtLKk6bhFu2h+Qnr2xuuazhODmbeT764dwBRlib/+GuG8XGN3
llBGkTt/WKU+7B8Fo44L2lKmnZc3EvdKEvcycXe2i1UCi/FjlQvmSqfoBUM5LKVA9X9wJLQrUDAG
2iQQxBmGyAWsldwb3LPcvE8n5WABKtHAViXkMAqGhVNab28gObx6C1vWVHxshuxn7GzFJl8Kxmxb
t/UHpMlyyh4CkwFX9RYOOrlW0FtywOgdhNR+Gwrgup5IqPIDlzo6YzGpDL3KLQ++AQtKHTsDeBCF
0H7MhRZ3nrhX2XFlla4rbxJEItpdYnDPDmGsnLGKudoXJObApeuE9bzMq0cxOMMiaiDl+MfJKg8T
9uQc+DBqvRLeKVUrKj+4KEzaJa4tjN/09evs7zXAE9Pi/oZOEF8mjZA8HWsvvKerzCdnXYBI96Zr
3gqmEbxGnDX1glr8AfAZoIucabRoFzwzzMORjz5jzzmcv2YsyHDPhgk+wcmqJQ5Ql3jtcP5/aG2a
vlGdgwobi3+U9FQxv3ifDlHH4LSdsn2fwy0X6F3u/QpTW/4SLLW0dQZeZvp6vMtUAuuy5oOf8uh7
THPVIim3JPqZO6cEcUIEFD33znK8mRCkdy31oqQV1x/vOZZqazsQTudJ9ujIySCRvC1SYyXcg82E
ig9Icn3KQDzi8t2O8MlhDkSVYYEXday1eYroVrVChkP56KAKN+R4ioBnyneWBxqrBSKvNkgN5m11
t7ZlnOAn49VEV6YeQwIVHEEMDP89H5oCRuMeuLnx0CgUkS3jKpA8X4MQCQbWMSrhD9db+qsSHDnq
PsIjM0w84DOB4L+JMik/Yt9FUlufZ6PYH2jIsjHOuDvuiR5r1JE5bo6/55ESF6IsUJ/PE04g/nZI
lVdlyhxTDDtLmDRngX7EdY9lOaaC3sh0hCleZOnUwmrPLnuDwYdVKJUEd0Fu0EcsPX31OlIUpH1D
KuqjDrGPH2BYa43DQQSxrwmO0nATnt6c6C6G86Kvgp6ffh//GD1WSXVLjcyRK3oza1ffth7FzhVy
8j14kS2Z3RElKqu/sOM+9aq+KL5GUnudKGDkS2eCoOhLMEXsz55McLrUCvh2b5xt/G/Z7Yhzhwr7
3IhQMFdjGqEhdYWp3ezEcPl2pqLn5w13+stWwNljw3SIdXt2vfsLyBy3nmQX7D50Sz94ZDMReRYA
O2spS8sgQWzA+Sga2QiKgVojQiC7ltDiiAgMMbahZxs1ktY8JfjPN1BVGdoL3hjpTls5JAAppPpP
Rq9bJ8oxDjH+POZmiTdcScUorTMvZ1oCBE6JhG4oKf0G5tSeEW4KeOnagymC7fT4mCDCZGUmxBWW
/u6Wqv8cs0B6Mpp227pdOvnzl8N/hLdwvGs9Z4Ufjh3SbW3qb3njOcGdypujJNXMo/ldROJSXI9i
qMwnmN1Jcri97AOcsRd3DzL9ImmC1LdIkxVNrAOwGzGdwxJrgXL/azUUF9iyDgP0Jp4Ifcp+J9wX
Is93F+reaSxcSyuVvgcOBGabaBAwT1aAlxbAxaZg3QefUmzYMES0AJ8BWyipNJySGf+LmZAYBcEd
Wxwj77fwUSpFH1SPIUjwVypCtUqFZwNMjVkuxHTfQK0TT7ufEnAVtf2gbaUVcUjr1p+J1jKMnt5n
PT0FiQcgyQMSSbgu8+Xa19hJWSn77seZZnk4bXgIZe97/smCt3OaCDgKZqv5CSmKQ39tKO8sUAav
UwjrHod2bHoqQ5siE+U5GvhaiZqexGjg98+aaxq1s+jxxT5EEepxWSnCebI6uClg09MDgJCq9B+K
uj3Sub4nLrmYXFuwrriaryV+Xc0isYqVM30FPfwS3nfYZek/Z1o8UGP68CS1p+AP8grnJXMZGXoE
o+4ZKQaQ8HG2rLIC55UqmUKJMsAMrebNSM06IZoBbuCdNGuL4Gh79fc74dnzg1B9md05jS6fcoCZ
FAu3tetsOsQPm2GeHeT8viL7a2urT1eErrhKTg6z5TelRx3N4FtbWykQdxQ/V2f6vEQ+hwrUy8NQ
kPNFxEvRER9zJS8GewoGLz6znDKCxQq3c1ZqQgdnkNsz/eYuvuewjVK8oOsYBqgA/knFnJGL/lGG
BUy6DtfakKd4phJmFWHJ0mtDgpKlLI311t3kFR+gvSZOgkPthUSEulBelr8I5mmOojiTfC+2WojX
0oTvViVbvVggjo0pJrDoV2qjfNqA55Xgpr8Hnf7uB7f6veQm1nbTZgHZ2FfnP+5D40hZXuBIpwD6
WfAInWmNodMhSlU/88CtcdveP8l2XyA+Des6YwpX+BMYyEIjtFJb2N974UnslBRrp1zBreY0v/Tj
OKiFaloJOQtU/rRadBKQG5mQw9nfYmidgJ+cc4CfMUOR7GjzhXGXvBY29PK/Ps6aWnfLC0065EyV
zAeQMViRnQ/fUaOw8HQxLzTc/7DGzGBApbKlisiIn7JoqD7DrnfxuK+ejZ0m6+TlHW6deC4m+jY+
EIP3jatn9H3HSPvVvzXm77W7vz/s4ae0c8WDrW2J1DPx2iS864Qze+ugBgsL/pSz9LkFLC5RCfaS
ukjM7JUkqS0AnOdLM/CNAqFbtiSXV0SS5ojyMRfk0yFIYaURl627qfB8tfSFPqIzJoi3+wJtAHMi
QYjLChR4TUGeqGAoOSrro/6EeqFFXFrqb+5dGDcIJ7mK7MwAyGuQwl2V/eD6dQDaR8Ckue/5bPeJ
XEcQePYkiVn2nwCyF/GV6AtlRD5GXxUxWDRyKiq8gGTht4Sypf4oFX3U8gpyXxlK8omMgEqUWeJe
JzIInss5fhng5+YlyQh6n6gwCFbInC4XCIZagGbYPoyF5gve7ePW2i+MNv4a9qHKvFImk53SB+su
N6vvx7Qucwk7wtqwKApkbqr5sFuf29KPWc+kBg1QCR+hr0fNWX6DOQNGdORenG35lAQKC8E5CvoW
Vl0+lXPpbk9munIj4xbAaPU8GQX+1QmjH/rjCoxeFxcJ4AhOp3aWxvdgiWtOEEGRFrXSu6FpvOM8
BBx3KBsCYd/tl2l2KMoevaO+8ecOUl7S/0xM+U5xI7NxNiH9to1NEkXfnvHC6+0z6awvNxg7fbHG
iVx+73Zk5Pn5Oge3NzK16iL8GSDn2/r0Rr0J8eLzRA6aq/EFwgx0s93f3STgfRyr920kO/svu8k9
rejf4B6q+Ifg5GjVVdob7kcFc8xEZlieBCTM9qrArq/s10jzbGbZxnPkSjPxOa3ZfxxuG1UTU5X/
4PvEibmXxsG/Pw+sTZ8pswa4WY/tTJCOohdVaJ4+PmMkuEgmlk6cMFDIqRyvgyVl/hTdd+BFLxsI
4KO7HtioD8AEoMh4sRQuboZH8FZnpRqZ5vTxn9ga3W2pto7FGB8tkO9g1TTIwaiCX0xuNo48QtQ/
Ce1s7HFTju5CQi3g+0YyNroDI4X1am7FLKj8RDr6PRSNAVMcV5WXFQlXmFcof2AJJl4z9TN90Ed1
CLmj4PuPQRVC+DmK1f27Tyz5lbfWIFPWPj41DQBPcaD9M02sa0pcV3epQRyJbssfbKZvWLLuNTuw
arS9AnePtvdJZxpcjy55VBUB/3vaURWih/ziQXYFW1LbmHe9jzNJXDJqG/k6Y57zGQ4V2QD6TsnV
pJtLAvJb+G0EllFGJnnVpv5BRoWbAcA8L7plQ4W2XHurq7loK7X5r2cCW9IqGQk67qoPVPyg+DXK
9luUVRtqrW4C9QsJi3Ts+rY4FfcsJ1mV+JGUwTN1wzTqfKFQl0uN9ZdZD7n5e58e36beTgvrylbG
CC4nAaIvDBXSQpvKEBPe0qcQd7kNO0EM1spvz5KZCarWlQTvM6LkEhfoFpB7KPc+G0f8A2YO2kO0
o8kTW0sT+FgLuxdWu+KfuYJYIwtxHc4hEddGDxvfPW2JqIa0PZ7KaFLkgaSMgGv2OPqXNG376BUT
d4YtWwJa9dQqqjzTw1+lfy6OltgepmcC0MEFal2SxmvHUJtmj4f7lMZ93dk7nsbhapsI+1JMwKZy
nYLa34j8JnrtpWYDFBo8xjpbu3kFjH+t0aN1nAouwDLEsaXYnV0IxirWn9zWKEiLkC+2OJm4LhGM
88/tCJKHh3E8cGERfis89HR0fiJhxjZjNmtRZqELKBh0j5WXirBvv2Of3e48RwElqdj0qDKFpcXC
mSgcDCYogsPhhfRiDJcqJ4SwMgo+AFdRSVZAfmnyDdT/0MKPcoW9nIh2P98LDxz9qpAXVyqjTA7F
KQ9A7YpztrzU0nrHThviHE3LMYyIvf73t2BzCEzbVM50BazW3G0kAYxjzXlsqAYtOCWOmYtBHJwg
bt2NiKTkof1t2Dm7MY8iEp/L8oxr0PH8y9v9DAOu2Rs78pQTR0yCn6QNcPj+ApKxHLH2n+sp0MHV
X2SgkMVkJ+9zxvq68Onyd/LuBRj4tdUi5mhlBOXwgcsDXEbJv4QqfgSidBvRWbKM0OkXwBPOF5ux
juLr3dndRt0nt9An2cWTOjceZQ/xjXHneofEKOdARINAJHjlaHRVUCkSaJmZxSGCKdOqW0EGn+4b
zQVClU79PRVo/0QOBdlXzNq7VxcaEZnUHgyh+afcP/QDQvfi7iyac2NIZ1s7XDZ9yhZBlK57CGXq
ShDY/LsiWFM0SaXe5bc0IA6Oo57CnepLyRK1C8o0YFVd3hFODT9n4OTL4khhsBW5JeX2LyKUC35/
3ceNCjCmqh8MmAkf3oTY7mFIrxpVrz4/Pfsrb0llPhOewkEhhXhfVtZ5qa7qxN5tN0w2g/xhMatZ
2WRZakZG+kmN3PUUBbxeZixOgksJx0sBehVk8jDuslaaxv8s41t8FgJcgLL1MiQgygpYcciuBPM7
Q1Zs0YbBFP6+n58lRek71HMDWYLnxgpQsFkRAbC9nnnt6iTzL1rTNoMDAFcSIYdCFfs2Y8e2qWLu
fXIDVcPrNHoGv1G3ps/Cun0XqN5D7Opey/7oLFWSJJeJvf116UaboURLjQWoeR0ztJ7hAlHA2Sre
u7e925Md+fRYtxkHmBCuitCE4UgRqh0isADuOZCHtFUyWIhxPlxS4GxGT91UhGJ4MsoAGNhX6mM5
2R8t+mYubLUNDPK+diPK+36x/I8PqvYoLV7T2Lokc8at3aRqsAHUHuSQszbesdEG0nPVytN21xm0
8d+PsDFYyTuf7lq3AwZG/+E9EB4J8lgGgi0j8JATCVMT9RyHAmjZDWNZgmzhYcTZtdfyxnYYQVaD
181JY8xPhDhv1qvJ8hCJXOaHvBEj9J/VVaUmXTOxEGWmEs8YOQy1Mx41kPwee2W+UJ5xp5wK+jFa
3r6qFLXvNozA0qvcHJmNQDTHH6w9G64sRiTU7yaQW776vOeZnP7NxCkITg0OiD6XZUR/41lCpumS
bDe7BKwBpqvDn3soJbAaq3juMaJNyf7boS+hDJ5Upbuzk7XrGe11wH0gqlieN6u+CpBhzhK0xsIT
kqMekhj5sXRdu3Dy7yLS2fdwZcVDU0D6aWHIVzK9ydW0xcrtyerNONMwuj0hmxSjeL1kfaeR+mY9
nSBscN53uK5qunOL4Y8BTtJJhC26gdbfZCN6ZB7yv/8lHHAoHg9CYzSyJsqIvLteLuKrGC1qXjre
05ZB5FhtWk/kpy59tTqH8fjdQ58IDn8aGaqJUSSFUqAnrNPplzEHvTfmKpVbjdkjPnhM+Kdv82H7
CB1lDkKHigUHvscagpmeEhgkubvTrWiW6HUPhWIlCDzR8Lc7jtFNPCmt/hMRBdKTS14wAE25xmId
51ecifUstGqbqqbov21XJyNOqdEeFUh8oQ0XjCILSOqEKtW2/o6HTVtS9bLPZNXi3lTIqAy5moK9
ZI0OLfAmyDNtsQTa4ME4JJgLSoyA4pXcOrNZlZfM1H0FWFwEbmnYRUglMNuP0Ad06DcqWeHXhT1/
99UMHNyF+4L5JEjssszZWRLnVtwp9Dk3uRkic0bAGdv139/w8J3LFntgQEo8WQ9iRFCO8T5jxC7T
geScD8S4hKHvjywo+7E/Epj2fFeoZ5GcvvKuYtn6tMvHFdgT+cQs3qiLSdZ1hCMacHKkjorZSUlE
PuPj9uynHda9Xf7TfNkyPLMkbWrKSEU559JBsmE+5ysbHhyrF6218Ko3F2dWXj32gg8eoCr/ZuWS
XTT2lkw5ZthW1IvRm0rOSfbSpEDlXzCUqkPVZyq/bBKLEcSqIRiYKPuVFLzlej2RfC9bh+JpieHh
OwAGjRl3IvSHjIURGal3BffUAXgKlTIhoUaQHgQ10V1/8xX3Z4p4UUfPk5hlChRpWWkyFxdWFhM2
nBkV7KK+X57jHMzVYPzjDp7HrkG2iNwoq6TfvbwkrflzvvJFDSp2YkA8Iq527c/1+ebRAKDV4fJi
vo9lftyQ6nYN0NxBSlfWDUNOUuGM/nCkF4ERkTYyzCl34dnLBo/yv1yEARgNnlWuPxcr7ctnnHb2
xV4pUu1aQvDhxkUtK/xs7Qh6D2T4J1wOeGuLCly3Gte6/OASq6+v3VdbVk+wg9cIrdGc9Lw3CLDt
cWxLVGvesR/+L0O9RfGSvOs5ZTGW7442oEGvNtKYHLvjHVqtSUwzhrj6z7xizrga2WFIjHksWRCa
cPjohZb7evh90JzOaPxoZAwj0/q4rBepPkhPnHlUh4HMK0Yj1/3b7nq0rpYuqoEEYAv6Cakz67Vz
nY8uEypYmwNNjyvfR7AlhgKVebInFwb0p0O1sMTYimWuekxjP6TqJifc1FZzkByYldSGxBLfPnKB
6RFBNMe8LrgAhqmeho4jcTImbd95CTgIRv8L+bfRksjf3x87vkeeEH49y+O0AuEaHiLKHw/BmDq0
GvMv0S3pHB9eUotMN39/MvdM2F2t9eAoti6VCcOQIhmIRkvykBda6mB99zZuem2953IvSfGTaQDu
JC6o/sElaKwd4+7TNLRCNfDgWqS6nEcp/UESyK4QaGIBdrxXCKQmkCGUnLBZW5AuEyRtZowyZf8y
0vAa26nHJM+Jvk/I9HZR4WSGWbTALWR5ii31xmPpdQfwr0gaqThOrJlZZClr58igsUdElI/PooEn
BohYSXHWBmYe1EDsHc8BgH6ntCJOB7udKLLCLvUPTsMxeeaC6PQOGMSAo8tyYpsISLrtFX9KneyJ
oQu7e4XThsL1bB6up2faqhvXhq2pab3aEtj6USqINeMiUg5c6SkIoZoTNkPWBllm+RNFJRPmR/Co
AF24G3l68VtBTC3OZJj+9c5xWqx6f2Eq246+vKq92T674oYRelcLQIfP9OMpG4UiyUNID/AWlFUe
98zm5Ed+RHjfC3F+ezjmtILgrh9M+wNBX1YNrUnzt19NCNFYsU0gubiuGyvgQrvhjrW7eNFSIT0G
goQtjbTtkYIqACTmNImkOw5CayBZSE/fvuNpa7dQXMasGsiV8tM0FLWkdTLOr8yBnix5M1IFnjRt
ZFUltRrMje+7T+/k132JOizCy0w+blVqWbtzrndYyhXdy+plInVQLqWsnL6/w7W5vcGjWsWCXI+2
oWOcXOk6iOOls6QIIUWSuVUnPHIgUI2KpAQnlyGQk5t4Zo4p4gZBiKX4nr5gYE4GKOP4F0f1Qui3
MYjBWFhn5u3sc1sKj6y6F+NP0EpLabXEgG1LYsuoadbp8coXhAc46myap3U1QcVRSX7RQn2Md9A9
6ZQAcVxhADrqUPxB2NfmYQW7c0qe8Mk+vsVAjzWLiiCKZzi80oPbl/m+tTQ6y6HvYpCV6Uw9m0cY
50JboPLGDLcpTQeFVerRijTl9RqqY/1RGCjzJ2CfXVJQAT8+S9N/RQnbgv7CZiz4TnTB+pt88YKA
0M0tjWRZrgvejjRo/hXA/2efGvPonv6sGiLIM+OuHhlfHn7TifD68TK4ag3NL6+PX3y/dKLwDLw+
S1WuTs+q2C9sfbVqq+acYkL43BD98lZ9kU8ywrB0UABoi2MoEff6O+erKYF7suYdgX2jrNSBk54r
Ak3dyEIIOOucR1gUcfGrgZ6M3RmV1t2WBYc7hX7Qw0AIGIVPJxuudGlUX2/hg+YM5khjyFkNK0t+
NS+48Cnpfw7NCqj+qEJxwHLsqtb2efs5XKTgr05RM/HKaumjztmcfOZxtURqkgDIwW89iNTjewA7
lHU9kbC/Du1RUaP+9MffIxGIlDnwpt5glQPwyr0utljz9XcZTD2z8blrcrcWeBnONnCX7HoNxztY
2h9cIiUx84Apl+VOaeiRk3IxDszBxqUcgT6Brr/wEbPlvxeoYteSNHr7sP20Wt1b2QJb+oReQbUv
JmP56wnNaIseFOLo2Hb7qqcIY5T1UhwjjEePT9xsZUvBA9o5ka0OyEWxkgkLQE2HDXNrSYRMzBCW
aeHDGYlTjGSy5hjstU6Fcn2THAPk0rojHsSzmH3XzHUn/LvpNOivrD680hv8JUh7IwFFS/7DVWZ/
wvMiag5d/1qPi8Hf/jpYuYFOlmDHJS4d92keQqnOjVQNTwBB5qJafFYpEM7FoSWc8EWQpKwWKsTp
y7hY1xZWaim+hnQjV3C3Pr3ioQPAKFq+M/zzsnP5IUZEo+C9sPrqA9uN2lqp1B+6s6l7ISWf9mnx
O75I7IIbl8OIsOtKr27Vgari6O63uq89ZhuuQnCvOGD6oLK4ZZMSdEinFdWe+RzNuUmthP9JnqG1
hr/W8FXaPZBC0u0vgnT95vDJo9ySPSrIk+GRSXf4JULAgCW2nwRT7cS8LRNYeqFG5A/1+vVgtZeQ
A/3rmSbfCJn0te10up5LXArSTLWpBZ8t7U0rsMAEyL0XFCoPS47UbNn5g096FHm8s+MDWqR3glug
76uFql6sYlvSe5UF1QXV8kd5UJrHUqkdgJ57/JXvgnVnPIP2L+TOBkX5a6DQUtmJFgWUzMwh4yUj
l36SZ5HVv67Ya/6BzSLTvFcjKSQEgAG0mDSUfTbF6yTC8hExP9HV/01HhlVYpah1i9oZFuuqxsii
L/7xXZdPM/qavIbD3viafYDGoucb7nmabURRFHpU/3KonlRM6CcJSEYap+xuafYytV80VGyuwwE8
dfLVQqIv87k+DcMTNVSf2hd/vXWocG8hav8WRQ6pPfJ1hbFcniXcAp0iWlWAMwqR4xS08P9RVnQD
qGaricOFdH64qh3eFsCoWnMQIa8FVwFHf/CeVCEyT8UzOdMLXXLVGWL8T6lGcC7iMhUmfulKbCjF
UN9cQBWanB/lAM8FFnKGeS2FAbqOD3FDxVPhIK4it5qtujNA+Uh2Fyt444u0Rs3HSIjf0GDcBxbb
O57/S9tN5ngWE0iDKXweBgpC8S0fUFcstay5cp8WllwqPrvkwtQvirQjR+k09m/8RWaecr/iI/In
IUNOWN0j2yKW1SZSZUUFe2Oj/g8TyOMM252wdWD0/jQka1cs+jte85GCFh1Bcwr1L3FBgVoOv8vM
CPOxLLCiaA+OAsQzuMx+zU1+jnOBoHHxnjZzxKPAAsJYFeCJwNlSE9afEVxYLjLr+95/l5fskTq+
Gborgwdiv1178DzaC1YAvYjRbYYUkaF1jits0CE3Cddz0p1MKukPmnyC6O6rUNjTXMjt4MX5Vu3n
7rqYtkpcZbuUxeYa2xj02yGUbUyus0q/ia8ibrOEy68cuu8F9vok9QD70mmr1asFBojz2LP74hrF
aLgrChXeGW72LMfDtkOpjh3g21AzzWTXv7FEHdKkrjsWc8R+vyApuGtzUkyrqUmr76vMt15IbHRk
9Cm4Yft9/qV1gaRjztcRFCOiCcl/o1/PzIkbR80INCzLCxdS/bvFoPeQTmIrinAt5ZwKZmt+mFvB
a3v/90jdzWmPj5HyFusbpcxoByjHVFBeZPBwxlopjkQlU9YST5kwGrtWDfc9Y0zVgd+8S82GOUv6
ypUdPb+mPJv4VwPHjhlrOiDj3htsyKGEtT2YSJgYkKtlyIC1dSt+GxwuGeSJvGivIt1BpO6dy2sC
2V6X+j90/uThsKO9S3SPYNi4H+ebgn5fCqxewdhjtFlRfaFkPJDt7/YyDc3mEy0ijlAjKyfoZjY2
h0QlfNYmF56dUmN71jx8M7uhMrl8g/4YeqOLSsgV7rqKadi3XTAgkv0FJyx2BZoP6YO/E19qu9Tv
Oe4B9uZGZMFAEyqUzhmgEKqaqFtodoKUktwRWqakesh2/Zw+bxTCObqw+2C9AY/lX3UBfnEIUssv
tk1Ov0m6ZQxrxfklDMLrtVL2eU8sWZ0x34jIDtfPAr9EzL8k+RsSEP9vSGh7qU0/dap+rS2r3Pql
ec09qwXgO2IOASApXJ9dzrOxeGaEsPGRAyWOWEbPWR5TCRhuiNyvgd3CBkogfJsQQ0vxCo3sueZE
pIpf6LV45orUMZ3DoP734iy/ecThHLn9zdGU/xR98ZzA7pjM7p1p6TBUAxSFXjpTauplja8K9gnh
Vz484RT+Vbp7wT0/rWcmUOXhmy8nG+48Ke2LQ/tTiYQok/1EP0RniR/iB9y+Tpu0+M2EI4uSgOAm
I5tjoYqJnYJBEmaZ9JGO745OyHVialsShM+QznOg5w3pXJESVjpYQJWTycLoBuXdJwqwQLO2zInh
WHWGAnmT/9IZA0q+ARbpyQjWvMtdd4TkJ6JsRUXO3o9JnQBIZwSMOLxOLTxJnoFGucIY7lf0LgJC
qxYsdyphAnEZ0MqOmk3fdBjsBpwwqUOzzMaml8BDf03BFOQJM++HO8E4AIb/Ic2vHUAhyu1v2PiJ
qxVk505YcizW1kXz0nIb/qG1sYJJ0eW9GS3nu88DJ+8fNrzJ+wKbWFIxNkdx/p4a5vXwwh+Ma7aH
CM/+zaz9gvkbaD7RHUiTa1zBG621QCaFcTBpUGsMl3pToPmW1y4H2xwgFfsxWBU4mq1s/7UdX+NX
gNWxqgQaZhl4FsW/AsQqU0qIujdojS4WVuS0qOrM8n9rD33eNPSwISmoL1+yYq7B/CFRDUqUeORC
BfAlnaj7CpWEJfauo1BrwAOSpuJIOuJHP9RLLNwRhxEJWk/Z2K+WleKLqCjLEeOd0CLx7w0TnJKe
1hGHlnmjK90AuzXI7dStHuY6BibLFdSc8zlx/DaLa1Cm8/VoP1b8DUjTIW1olOWd5LKJBZQ4uVbl
dRxfP41cP10iXRHUNzUE+P2cbUqUwjBY8FmSSyKIv4IMYvj633HtScBJZvrk5MHoLkQgkW/hFmX1
ZflDPUoTGKaDgcl+N/fnTUo6iaUUr6go8KNN7hE1yvoIVHiXm85O0ihwoY+wc8IsER28Q4CrUtyQ
PplKjRNjTNwpSdLtmK+u5E+HZakex3aNfBZacXQVoIb1QbwCXNisIhO3jVPaNXgYKPsUnlOwnC8P
NYupN3LeR060iEtdFafl8BGV0/AzewzL0LZjcJVCwLs7UqWYlbzyurzQSTgfTeTcw3AF9VUORAKJ
7ZpRVjWIPcGUal2RzCTjsfn8b3TJK7SILq1H8IGQO81ThIqPawCwrjiD75LA3mdkeLwuClubtP0p
Sd3l4QDGpzJLsDFeErcgtJ2+j82cpY0MI0GvPhPOuDh0Y1UAUPVO/9WvmTcjg0WXxE5UqbvBkxW+
jSvm1NWSrSv80BQkOthsJosU3zkq1o6ppT6a1KEEL2S5JMqJRHn5GqnEc7jNyAmhnd5p2+qbC8mb
CgAyulpcME8/NUBmT9TSZyRFQhGoPg+kWr7iLLs15T0uD67s8sdstr3olrZGrd/EmwMKgogMUB3S
dSfG7ahfFClzv9vb2qJjmT/E3PRNReC0myXqX7Es6Krl/zr4LaIFhEPqz8azcQwPYkANwxdm/nW5
SMgxutDRI/qkTVgtan95FUVu4BeVUseUQgIceFlZBuZocErgza8V08BVY2z5oyjRtpg4EMsBJA2h
G/hnnZfeqjzuqDgyFSKpUgl13WJnACKfwJhH5U31Jds+BIUZ9jzafnweGM2yZkHtU3kGDP7yf9KJ
mPBSt/qc5nXIO//y7nZViIlggmWYulbIR6Fo1eN+f87wKx3wC8BF4rs4id6sZ3We1pBusot0YtyB
ueAzYXQJnvXTAr4o+FUZVCnzA2FQbZz4rH0ObkZKtbWEzmQbiqo7w3Pzz65K0Tor/SIZJlObRwkn
dvhzPgHU6D+k9awYzVyrUpVhqLjzMthR5VU0M7Zzx4VpABpgrIFgoy9NVo45tpu8xJInUPcLCntG
EoCNtBh4YocB3gNBvz8JlTbV6W5AH1vLGbmuDrJYXb0IDAPRGwID1USj8brk60lLBpUvjSQv2EA+
0KPtKaF7Hxttrr4J3mj0hlDO18NkPXG2UBx3sG4HTFgKPHhfNqes3qxxJkW5Fd544E9RnahkhMhk
PEqFszjkyeMYbrJtaMAci/tRbnQs8YggNfU6WGHzxVCv/I0BTBK6VjEr5SCla96wo8tYZvbw68Tn
PuqTGLqo8GijFzFRHzMn9KuvS/zG4NouQdqJ5pRHjcxOYzu9ZutfxNtJTEJdpjrxZ1jawpJe25f0
VEPeUPbjLgEhLD2kIwHqYbxDXx309fa7Mu3SCuBbj1WXKqPhM9qNy06n1Uy9olnYnnZipKutqBws
3cF/+/Nn6AyY4IzBF/FH7Kpuo5jU+qkWl0+DkFnX+YnuO5BJ2F9BMwLLHIuIzX9Pk9ijzgylW3kc
/g7Qzm4hY2Tc/3RzcHxDYYxAZHVRZNXYQqWdXa16nN/pC3CjFqFECIc3hpWN4DV6FKJO7FqkEltm
GWxUlDmkzb6Ylg2xmuIdcSF/aI1VZXNY+93/UnTOTqP+aekDruX6pm072+aNxo+2M0zpCcNJ1gU7
Eiebzc0N5f2Cz7lBiwulD00tFQl1WIhU2R0ks65C8MIigvtwD6wbfJhjxMshoiFOrUPt+ITbze1u
rfIQAdMbUA4a4Itb9C2dmR2ADE1o0RsxmQ7kGJiVokFn/Stv7z1VT9AZi3ySWLCP/H2klGYrWj1c
r2nsqgp/uG3igW6KGmmQct5JsZVjLWnhGVVMeR5WzhKC23mhX8ugDnfwEQA35790wOi355U+nVTF
GbaWkv1ShTqqkfl9Y6x6NEktUTO2ftj1o+tWcmYhQKbFSjAL/FKjb+GFw1HQQaqyr2xY8besxfiV
lRAUbhifeuo8efqE1gGyG7slazb6qaMl+UUfG8vFsB7ihwcU3Is2SPxCBC+Qu19dBzsIbmgsWmbp
F+6a/n8bum6i5CBU6PM/328F+ZmH01S2PPRD8T9OzUkmunvGavIJKLG8gNewRzguy0TOLPm9MMg2
7xDBOBABhtd9J5oZYHUJ95Tesq5iSBRZDi7fgRikfzWtUMJ8WqxFmMg6HPpPuiHhLrCzwrUEGLaH
2cK3W/dOAzvyXze/cX4zNwdVY2EWh1OZVHGdO5F3GprnsTPprKdfECpn4+NE+FJusLxLPYW+LEyr
NMso1y4oRo88xAM7zyNTeu+K9HFLvwydMboMdv2z29RVdtMDAz27/Rm3uMR3sq0Za/QHbl0yFgpV
AMtkgQfLm8OfrADlo72DTIgW/4tZTcV/UkMAmKYpnqjmV6bAY/f/33joxgr5aPmFihRnBe1W56r9
geVOAwtPzvObOMpVSa8yE7a7HD3PAlwTJZlmWpZQrNMkaeufsNNPCiQlkIAmToEUU1ohBPoTAud3
63c9hf1YrProLzGEHRovwSnUmFNdc56u4Rm/41ScFYFN776BbcSvSp0yLdR0emzl+mPZByOoWzzx
9SpGxESVM7dkXVC/JjSUvMkC/gwwRg1Vwj8fhCXk+IV+skWDBAKSpTcVigVkhWMNSwR7XzNKjkxV
TrecKhsoXJtpKp2WSwpbOwrhDwi3NI+5eWt15QIDRiXGB1YWAnVETHVWaksl+y/MUa96Q0F/FjeF
RsdfMHpRtdsl/ldjuKlTBgMrYr4LCx7LlgUW/eDcIkFibER8weROpGmZD5+ZP/1wupcoRP/2WVIc
DN1neLwVRSGJzazTtm+40Z6cImzMEKeaZmP7N9f9AbbudQETAsG0GUPK4heDU4S+VdbyPLUG6mSk
aQvCmKxiTYmctfffHXjj3/N6yv3V69Qn1j2WlgIKlmyMFpxFKx1RwqwUzYtLdZlUElWmOVjpAvGv
FgAnOHKR6oSW60v5bAarp8/8ZWlH3QoHr94k6ppPYqnbk8t2FfEThRBnsNoriORiqaoNg0m/x1bs
h/jM4DRaqiJn+mw0fukrswe2y9e5ctGPLd5mVmMKwq21IIHBk61qCFIj/PFgVpH4vJViIr7b5fgd
sL/A7EdIQ02a68v1QUWW4wK//jqg8x4X1osX3QGtZH1wkcFs9z+wdGFuhLALMbfDFWASdmhLNFli
mmIz6MUfk6zz/zxbxxqOf/ZOP3FWURhI7aAvcoURmPTBg3cY2zMV84bgm/viIpETxHaZi6Ginm8P
qu3ot3jA+v+Jw04rGTSwEUyPSR3iA/DJf5TFUqvQ/H+44/HhDgtyA5VZVUn22IqvKws9CQiEf2rS
tl3bPmmI5UmKZGz3jMSbCfRwZaRqBbPR5EAe8GXc+kGEDnvESFVV1wwtnY3S+TVZ35gmgNagHWFL
WNMW9BmPo1AR0KbgD4sSYOkSweIBaGeveIt5ZE+qicJolp0W11yhrq5hsvQi43vM0h+ibaGgb27o
FgOpElfOFnouxeJ72fvE95n0na3FdED1gfhxGyOYKhGBn7mmYnKuB+uJUuKbP+bTHWwzJNlwLVgt
cCpACuhRFklk5fGYvLAcp7MsHZU7yc86TE55+BEBRAZfWjqn+XqM5PfHBTUckZxIDrfftxT0HSxm
EynkcB6Rg63N3J+va/Qen3zuVVV2v2tNYHvQo+kvMbyHpJqj9vcWoEc9Z4Z6DLsM6z7wkmndHTAo
qHj3uZKh76H8if40ojwEKt3wnxj2KgCHVxMvr7nY7DpWLSDSCQfaVjcHDBj/W5SXjHTvqtQYdkig
GpYpM0dhYQ7B4oT7+iEU3ZmXQzQoXjmw+YRCRnQj+aOHdwkPaim94jE9Xy0TmugvhFuXGy+dNvkY
nqlKDaIAsguvd7dAQEYo7nu4Ojb7waNUSny1CTc3uFBL1hPBU5jd1aLleWWj+xDTviDIK1iOjS9g
7kUPs6aQre47bpM4ucfyfoQWUosFNyNML3f320l6lsWNbGlOV6k1w9wFAzuiAD+eNQpcPhX3jC0u
a5zE3dk8kFFOtDarlKqNnrsspcqwd3NTXSML/pvBbwnzYkFtOktvbZrLgM1kSK0BmqvnbrGqXqt1
hQNrKNos3PZYtjJ3GC3HMEMcXHLXsxqZDbCPk7xwdHBjIFEDSdmAqxBvRU+hCQ/Qd8MKDz/dITva
PF3RMS1+fPG+r+EoDp2hfsJiksI48e2CpHl3mV/WJAsmPZ0FzCT1QjT+xmviy+rnoCgZ4oCJIhqW
2koNQVUaWNy8zLxEPZQuLKHplcKeQ6J6L4/5EajOLTXOVTJKiZNNfSbVqrnmm5gPk3A4JCvVfM0b
8xj8bjalf7q1OX1jmpGcAAkyUeki9SOkLD6EcytNOsdbyBzjJIyqpQ0py3mlgtOO4xjoCjCSP+l+
sWIypp/xlE7pspyW5BxcBhQXo1bOCnO2h/SpcajPCbPlfAsFQkzo2xpPY9YdQ8LpZ27CPOz0S63X
U/AMBZV4AJkSr3cfq55VspO7HBkS/bhJ2yAv78wZhsO37bEJ15AI/+T7SjXud59SOYF57bOF5BEe
mJ9gB3bAbKkLZS49jtnxHkduGyA1NQpMOss1iYaSmYG6Z6LjhuBlK1pPq2mwyGsFHn5RTWyRwm29
HPEgrZZvXpJNoSPQOQOuQfpprV28SAHXttFSA9Ztxko8e+BEpBx7MlZzGmui3MmxUDwl7RvCYawc
ydCO9odkzF2ODL7gCQ1YSH9LsOHR/NPsbzotm3I9SarxijOyXE8LbHOpC4M7lth2Y8/DHp9gBJH1
njJB8HfqzG3IDL32vMS4ABVMkyyrMV2ItXrZArrXE+yzNKHfgzdzQcMNJqV5ei/ZVmlDjFKc4vbT
0Nw/3G97xkB4PllmsnZ9tG964GC3JQEIEZtFyRvpK+BB05jn2caGF375MfCf1iOYdl2wMnL1msIB
//2spvBo0sBuS6D+GN07/BJloRyOHQUNc4r4XrN24jfAe5uQZfKaeXcFAqq/tHPqb3cLX7yGnB0N
+jLi50rUpBlI9qwjg738kJWiWnZHOBuaGopn9fDHUV9rG2cIVX3BGuWURjzdN1W+X951vKQl1+7/
lHLSN9SQZFYszt2ewyVMTXpFvpImZt1J1s4Lx1KwPpxndUO9Wl3oXjfHz+C+lKpp2I9U80IWOChg
85QFqLeCR5vyK9K92KkZ+ICFnIL+hb7KQ2YPXkkIDrYF9RdN7a7ywLeolk200GQWlY6cbCjNwW5r
jxs/d0oaTBuGeZHud0FTVLubHWK6GnxNnkbXSc/4vW0HP/uPBGqV+SWVIvA/sIfci+Uy9qAksShX
oRXtgqweKOxuITs3oDAswmX7LkX0m5HcKvICeWApawtIVULzd2OFYyCl4JNqv3hqwq1UU/oXddOD
4TbCZq5kGhz2O9VJOEMx+19hmXYjxXS67gL2KuPjAJiw0ypKIXmOixteoP3PCmkwJICzOx7m704o
r40Z4jfuMlMkOPMpaiBxImNf7ye/FfqchJIM2+sEnZgm+P/WxFXVmmaCIxMo1HKU3QiVDIUGni6c
O4YJDECijQZ7ibJ2VZAGQ86tbrzkUTolvHPeDALZ+fVl2yI8wqYIX8VChWT1iresHubg/fjBXIOy
01QWWTqYtFtRzdoBneDyKcRNE/a6gKyf/hMi8szUgyzq4X+2O3pxAqhHYeBdJf0VGAWCOXuo2ZqE
fR7HtfRBfk0PaAr38QRyu590h8Pqt+5MW0iUSFbpU0qZpZAynpovHmb+M01/3bMNcf0ULNe02vfH
8VdXxiuERWwIW8debK70r2CCLcD5DdB/3dCGAzrIVJW23xEy9v3EKIS1wmNIkhOpliv17wqb03S8
hPBhIVfctO5Q/pCAlZHlhIOca8sBpZyjKgyNA/nq/xKoV1KQKZkQ5tztEk9WUedT+D1C0tw3v7Uf
2TfQH/xXtLILvH2RRYrN2MPlOnG4rTk88WRfAO60uPKAc8klGDImO3xcHoMR6QHx0oxxoZ0kfMhC
tg8YLDVl6km+4G/PVIMPKK4ZQ5KEnYjcTGjBFTFMC5rZubW9lRNJDL8PMZK/FJ59Xn8vMN8aEpQ4
RB7Bz/xMSI8ehv/KMP4+UK/neEUDCxCHJt9wTqF2SxHBXggIGbFh49TkIcDG6J2Fnk38yHacqptT
9rUxPZbBVz9+zOMnsPDmJUZgBHlxpNZRMMucv4ocbFnvzb0Ri6/79wQTg5EgvbsFzkqnNicyXm9+
1+UMqvbHudLAhzQAZ5ODYwgwN36S7bCZmUUZqP8CvQ0IzdZUqSSjLiDdZ9AhrHDTdwk9FLM74QgP
I2/Mrb3DmSyjWTjA7ce2KcKSrv/81824Z2fwMANCAyjdUIo/NlEsY149HY3Xl1LyLDYnLx7GTgsR
l193BNQNjmBO0a4p79GqaJNr4VEqlG1mNl3G42FAusWkCAkf1ih2xg4UJN11X0sNXOeGfie8tV3Y
0u7AVihLo3qQtnKiL4B2I4CqnKsX+y+bKqrVLrCcUSCaV13TGEAM8GnMkEY3DDdmWRP+DfAPIoCv
r+lcUq5cLaz3Pv9ZdOY1BNoJqYPXlMEGc9cweHGZz7YRDPfRnlJBJ02TmoL7mhvG4CQj3iY6L6ms
SGuNonUttoAikRID8Jf84Es+fdpgNVHOqmcBBfcOA90cM/vtef++vsVq+xuej9GVQwWLoJ8XCGHM
qc0ZsxMvFEDRWMWgYXRdFgvkYfaIBoMfdk7ovEyPv6SGewDmLWozy502aTFc59tmgbNCNdAtSkX/
q+Y2rRFanp8oW3Zv4zmPuSVyDDg3nR5g9ukDAHWJbJTUPlN9Thn4ra8pPx0Ssx36wvxv3Dx6zZyD
gnpnLDRmVif6OT2hwrqrWEPQ4ebkWrcSr4DtwxwNEGrjLh+hE0NB5mki0xGMz4xr9WOSXMtjBjnV
CqM2d8+9u/dwYOqteIeUG2W9SA03p3+fFmj6aOUtLxgk9qvxX+kjmqEHbm+htb/7t/fNKkI5oVCP
oyOzBzqjj3tqy7O/Dp08dPUQR4I9W17VBThPwE9gH7nP6Ke+5NkqZ/T0RfxS6FvQuTwZMcGOJEns
AlYmdRY/TKj68FW3ANNdUyCXaP+eNeEYTJ09x8YS5zfdphPR17WjnfGC85noqRTgpG8maqAUMsIZ
Cyf/EQ7SOdXPra52+FvU1m1SLYSUDKGpW7E2yIxMf/1xSFhIEKR8QjTr24xMAykSL6etPjXywE+g
S0ULL3gcALAU2SpEYyPr0klfavPj/C5kE+IqmBSkrz3V21Xd/MCINRrTkH0hymfPfK3DU+cbOiVi
+cYK/RG/SE3b8Wtk1TeJEOWZEwg2KaloVUQdSyDHGiIJSgkzVnqiYtgY8x11ucLKEn4ZSIXREFrY
Dmg0yreQtmu1kEuKrm7L6kmKV6AowsQNYfAJ/2iBzaufVtwOHTsBo9/sCPfigPnAzeyydSP9/9jE
LqdLPD9kjVRvI+oQQDHiP20zNhU3z6H0J4IIZd39R4j0sWCifO7J6d+cNoTWmqw5vbt1IFmA+1/S
y2Yluhx9fD3Mq6sTVA1ac6iFGbxyaJOCD+iVOCEq4/anXMhvscUz9RrsvQ2OconXh8sP2k1cDr5T
v8aBpt34LtBAlw8PHB97INGiSj4THcJXEANmYP+yM4V5OfVRqLnd2Mh1WgoiFMYBuwQJXpZ9MXpn
PA+AoRO944gorL5evYxyYattuuzjcy0OeAhiBicxKN3KbdW2oxKJodCP8zmJgt5b60l0izGpIuPE
AHTLcEbV4aO9S2bKRqr4SJzOjF9CBvyXRUStE3ptmq/i4IrLDTEjHuIDMF2/xcJ7QuI9A6J7ZnLY
qXr6w7tLahhaOhSjUe4GXDVFNXYLXSJQp25OAy+5gGvtMm2Zr3MN66TvEDz2NPRbUnffsdlOc85F
IlHX/HN1oCZeWPXk38CGnJsrFl26Xo4f0OxwB0YAum0swYDfkd2s7yA9qiTFizEh+Um0qJpVtyrp
2YcWXJXm55+1yL7wsqaskR/O+ipJ1skZwiu9W4n+frItss4CneGjB/0RqvCC/RYjynyPmIHjZHNc
LGYzu1xzWG3t4qmrl/0KjjXtm2+/VVpZlI1BVy620Q6bNustMjSm503jxMaAeF7QdguJpFbOEwCb
J3aoDv+APAjVIVxVlBQrPuYmPvMNE1twisAfTyIpG0tkRK4ZLbDWGA5IGsbO1gvzmX1mDXp+rUgb
8KKFOC51a0iYQpeH3uU1znRIJ0E45yL73K1VC5oE219O5utEViMr5px3a18rwEUIzi6YJB3RbwCq
+iKiF1p8ZlNqvrs0zO3M4Cd6Nq5Ro3EhVNa8yHcYj54SyXRiy1se884SoAaL16S55GF1LJozmCGY
qawRzstwuyLjaDb4dH2jniz0L7r3ZvduOcgcDj3qD1wnda7NHRn0Aeb0P7Wwk60vkMvcCbGMErZu
KxMw8xQzi8RiwTnAf7PaXxY9eXJs/Mz11XVbdTxlu/vOmko/K1LvVAqY3Ohscz0D/Gi5VSXNC9MD
TPxs8dwfr1pJez6KGATbGdPM2DwXtgup6DOamM9nkC7HLJOGtBKIwiRksBCAEElCihV7dBr4etzN
0Hx3mAGeUCyVf+4JQWv5BIMFGrBPIz3B/ZkFVhesOSsbgF4xlrddVBmnmQVGMr7I2Qi9IW8+FxdL
apiEVA1n94M6v83RUHFnxr3rZ2mdppeEelzcrnDXcfkXUnl8SkRMQR3FAeb0n/NM1mJB2UsGBD+2
g4Ec+6vOFjENX48tFB+BbgumTc5ihJTNPzGqEOV5lG2ZvNyIbcS/lGGiR3jZadnJF81zWqC/Vjpu
lNlBSK6gfDkMkMQupoURZZXd48VFsI2KFNzhtUGWTCYw9ZAgsvyACHA9Bhp38qZC8l5rZTn2lwiC
r/zus5iQVpyRNqDoAD7Gs6wtbmCiYBC9qQdM6cL2pkDBrnLv//pTQHrV/lg6kcIKJ3+CLOsCn20B
hrTrZHGRTOaQ5mdfXTPDYBfYwjbhdmq4kyYhEbC1LqJWzN2JuiSmUwDES4Pa0EoEeTss3WcdGTne
MdQdaZksACdAVqmv210ZvIi7tzlM6Cj5oRi5M64TPQEG5EzX1ZKqkE7784edFBpW/rUetAtr4WoZ
tHHLi+gjCseXfcD43T10oqmvl93uIt7CE2+tEwICC1EW6IpeY9eAvuicAjYexJkWXD8rvE9gxLtJ
jN7sqJktCj2Dz3e9z9pjlbqZ4mZOjeXS8a9OvD12xoZQSKRB/Dn5tQRplaMDWYtiRk3I7pUL1198
vZIq0NwLYpEXRPT22OapWXTmq44L2EWCKpZ60WV9pN98APfhcu8Mbv6D50PHUmUFgNSAKU3J4Qfc
T++n9zH/R8t5c7K0LHNA+cENMq1nHluOviSRkrIGHF5R4cAz69X4wsxum+nQtGMgP47XjQHagMjl
rUhuC1TNloD0XQPv+a5MSWlwOki4OjEz3AIvzJE1qPtGZ5YbOVI2oALo8Lqn5cJkbxm9ETYMzPcj
4vHQ1aqSrycbmGuqO3F/z6uVkrRr17T9r16wumgXQqULmY3zbKEBQ/detsw34HzYBzao6byD2VmL
3NoIWZ6C0/5gaPmp13X/o1tW2JN2Y/CGuzXPySkL39yuEdYXONx6IOljD4txuxyXtg8aWSFxXWe9
JoXQjrZPaoW7VR/j5yVBQy+GYr2tNeZXsy3wr4Q6wLFUT6RaL9ykRjBT2mkRr70zVqBGj8mFsIgr
3i/LwQDb3l8MrVYKtfQJxjtxBGucILeVsFVSOesUTs2s3mg/FH0IgG9PRK/1taeNHdT0jVxRimFx
hstmSUYcm/Y6EUgXySRun0cJ7rfofjp9yDysaqE047MqATr1V1ikoAg9G/npzS4TZUtLg7CppNKO
CABH68KXPUjOxogAhyf2nxV4wAFlzp4DeUN/Mk1jQkUdZWDFlFHhBYqLMGZzfNl3+7TciVL7X56e
0aWLPNy6E/5ejvMbcteK+tIjRuaNMx2ks7wc3VwBzGPVele0XJpCWH1pbTQ3EeW8W+LD3ZK5mx2G
2SX6I81X1cDPsWYUK7u8Q6BFy8yK+WELsdjJCIiA0ut+6kkzuubJ3MBraHTXGND7QCp9LAoZo6S2
UBVtjonoG4URQSvJ4uF7L/Je++OoSfRSx+P4EdzrRFY7MHN52AnlRgNw8gJMizp44RdZCVw8e3o1
wsfbZ7U81G4Cpr7euYWFkTdByeroNMRjihFid7OKuRlM0D9URfc5U1U82/oC4Xk0wN7Y3sqiFCZr
qkUkLreggq2XxAEjxHuTI6jvBlZTAP0dhBWmlXPZ/AnPnk4JJ473VzeGY9bjOASAzVYix0LHTI1E
v9hMKBFGe1FyEYviKbzAx9zuiobN/DnvRijwzsHv9ehow8QVZIdM9zPNLyi9DTK0aNnfIUjVlY9O
H5f3L8/yxsue3Q0a7uV4tVxa8AvM5j9zXD0l3fm5iGc9EDmOXieUBh1KLmj89ycKouhIiYrJFJe2
oua/4Q0XG0BnYH68e7zbeUFWbvJT10z0xT5Iz9Yz8iRwZcTG6/MR9jNdBMt1MGoS8z8LySbu7qDo
dzQRCrInuM4FEELGFdEwADkZLAm8CL0bpP+sezxsw6xjmlYFL3FQLRjZhYyUNW4P17krVcD5NaA8
M63K2z2KFh/rVn9z9FzdrcRG3RZH1H+KY134EZb47p1gg2/f74p3DsUpQz9h5AWUEDEK1KA93WVj
fXWzEV+/G9utjxDqlTibHCUInf1IkgYoRRLV8QIeIvSgo+4KL30qJ6s278VuLXnyaK6IqU6RJoxo
a2XIRTdQoYLuaRK/I6hIYFR5RVe6Adr94UNaiS1yZEsoJKNvAT0QVMRzG0mlScn7RvMGz+Ivz+6T
x3406RrP3TQ0h/PP2ssrVa1vsNEB7LpFtMTLdpYL6aSMOh/A/iBd73V1A8i1zpJlqC1UidSLJCnT
TgkbXnDt0XUnBg3/Vdk0sBn5e2TGK8kuAZGuLStKNh2bWK0kkSVtTmCbXmzVWvgfXnWzXBuxFCVL
slyDIwqUsNuDm6yCOy9LuD8tteIUJycOeZU5QUS8UviR8bfcLwf/ZjIDAk9CrtWVG7YcnVVXSpra
qbL8JP4hyPPTOKGKTyLexpYacF92RP3ztIqHl+g71dzOZ+eyIRG5c2G3bQYIRVD05BpIvqTBoKV2
UYrUbjYWV1K3sYDkrpWuMj130auS3gV9cmUwxQqAxw1EglwF+GZ5bpJZOhyffteaFgvL66yJoJ6d
V9wZqt8TbV/b8dsxwDtEBaeRJSMET/UB307K7kb0oAg9wtJbzPpR2utVZLvZFYPsQp43fV5VLsd9
PsVqLXoKVJnfCCeEQpjhKxrWP3Uj37coqxSrU92f/C39HTDzRkI53s+IB7y3z5iKbCQ9cjfV5UoJ
/o1F+tWrVIQWCeuii9ZD6lj+qFUx0RiCIAFZMHPtsagYlWu5GnKgDlMvAEdYXODczKAMOANAikpo
+CFfkEVRigFyBWDhIaiNqo9Pp/EDtL6K3kpa8Euq+JjLbYCZKFahv6UiVeOV/XfllefN1dUXTApV
LXZra08/EuHW8d+97VgtXRsnvjkE0DdJOjwfFS6aeQtZiUFP54Fw7bCusutsFwAyt8ZCXvFt2ioC
yFaBG6HB1aVcx8eQfzKjyuY32OXmTdj9sahM2PJOekuzLQksARU5D30+iRwx7zTmhGStBIk+r7/F
DJT/K9yBXkz/05bnGjgwZpP2Eens3yWE86VnA5ntdTYO8KqDAugi/a4j2DDo1+ZIdmopqEj1/vJe
N+oOUkj9DfDVdKlu/1m+18Igy6IORhM8JyWi5g0JktMYZdv/WXYrpTH8wJiFdbshYH3N4s9gB7po
4pFrvm6sYEMGm1zj28+dMvDlJQewCrtVOIprmQC2uCLcrnQqI8KJ5E2us3uw314cf/91mJhsLAve
tWTya6Y+t5Nn1QXUT/5vx94Vx/yOasXQJdBr7G/RBEMKkzBJL1nEgut07vmU2hwE6+O0FWkkJKT6
538LMgcgswobQn0qQdHNeTKdpuDqJzUJrt8hLR13f052fOimGXwGBXd1aBvIMkoaXSJpkzI2KJAC
AffJX29zPWFjBjKjKQxjd57JDeLVZYxOuMAB2A1PKKcNil4DRcpgbs2gxGDLH0YcwDkgs6DFcWCl
88gzNQ/tjKB7N+82y5mHb792lVeE9S9EEQ5YzgoDYX5Zb9twCCrFki2hHklMgeAMcDN5ZEyPHYnA
NAzYm6V2wbsU9XgQoMGsAa6Vkx4Yd2FE9Ajz1vy55Mo08r7RfnvQuBBWsA8h2g+PJG75roZJSot0
xFQy45CthKcxLoLBTyWh/sw7hVERJZMgVKaLIwIgKa6bOB7y70W3VWFulz+laKvUB8FoJ+HdIy7Z
AgSlTkfdFjHg3XxRBiOj3WGWiWbhnHpexThXgwavnU85Q2aV/5UCb0Oepw0yCFXpPtkl5npIAKsK
eIvRm3jX3f0hrXKU6gDXHIc+Mr/ToqSJl2spaun53xbeGVW2VzXnRPoRNS668lukwrvS2nCyBorr
oYt6B+BPVGVqmal6lKfE9wpEm+oc05CQx5+90UbWGgyDWrIb6HY3zlMnzA6lpok4EEwbEXBjatQd
yfjSypIbzspRIxy190VmHUQj7bP3U7EsqeLLVl5n4YG+8EtifYSk4TqX+xVINSit62Zk+A2q7z1B
eH5IdlsW5ZddFT5RDqnxNxhBnex5NY/mKuURJcMtsTJeHGB5/pG3cOl/mnkl9iSGzSUImLUKVwi4
6LBeIvsV3AXLr29txFqQtJs6RnAEg69+Uqns5U4+ic2RymN8/1pBo0nyE8C/aCPHgXrazb7HBdt0
69n1cnDL5muQk+MdrKremHERu3cgBMs1yChOdbZC1a+2+jhXPs6k9i6cPBqtwFntk6ubtIEYEq7c
8tPgLKzZx++JpdV7PlIX0UpseSFv2tmvJQX1nqlWYmAwpVw0rFq0rTiGiVRpsWYiJ/1t/w6c9X/L
jPiTmownAZ/1k6UN6xz4Ji/R8GIxBl0h9q/9vWxpOgrhe/ZsBeBCRZC62HYDyExZyIsWhYNjH2oD
2C9GkI0EMMy96iZamUlebgxOlnH/n1kjv32d3s2abTWygfkJYpBhHXKjt37FcJSFSKR8yTlsLbpN
zbQAl0b1Cgh3eBlNQvGY5j+I1CWeKd/thXu2+0dTPCQwVD2MgIrVINeUg2qVzXsay0deo1eIBzF7
RbNlJJ95eG+35Brme2UKIbRnX2g7ilOwZrxSuBeeo1KViBa0ZGUqFzWd3hcd50RvrwbB7dGk740a
hzD/t6QR+hX0pTtLmj+CXOW78AZETRfMnxTTto+Uo3cLQbH91qFPxBAYMm27L70tVySbuiifFyXQ
DA3MchE0ucANpn3/bPn4dmkI2K0jfdxagy4WufPUhi6xUMYegoy8guvbnT0SPeBv8SMK9OOzSTSv
4B9MIH8vTOcexUJZ6zhL4B7UflpQk4bhm/V7QpggryBhXW5Zqv9JIEGtAQ4wLYX+qlv7qZTIfGy4
2gwyajsvUD8MV1KLEE+hYr/2DoewvTHCJr7Ts+5rPyKOe/GuvlKsRlX+wqeuNpmVD/BSRDE2/KI/
WRj4s/4pFHYm0g7Prl1Eqfp2YWCk4vSWH8lg7NBXKKAqaVrdqepGP3GGDNDmwQIdbGlsgSdIzuV6
f5IDXP2phUDE2Mo2VI8rznu+vbY6EnW1/Fz5Zzs7VWIUVv0LYVi6oQSUmvCiF+9QgWQjIuf/Bo5l
RqTFCtJinumPQM/xnXtHo/OcSB8Sdn1Z3S2BXJW+6GQYX8UuKojsnvvDROzFlb7pddJR6gVak4LZ
XtgiCcmduHy35m7sFHUoqw9C3zML2ospoME13buU4sCYZIMX16cG4g6M/z90wVzfAQfJrXmozVIy
AhZF8ywzv8ACcDRHFf4SiJ5AlAejzo4KZ8nozoythk7xakgbljZ4jOYrgGMloQkSB2OmxeJU2BkL
QBOZ/rQR9L86UtEJQUV8jv+U45c+rN+ZBJ/ryes2VJgOGL9kec2Xgzy9mP1mLc1K6aY/z/c1gspb
BcPuOJoqhCvBBbF7JWm4KCA7QH+6kUpPZVc/LnyO4YeMJUHhiet0I75TyvgV/ACvKPMTGGvMJW5L
/XAUbSspKVN9Q6pvhmYQau+sCUWT2FXVPpazwx/dX+JdfcGscGBA06bHaburYSEk4FMNiusioz+n
sIMyQEd/dCJWgyqivh6NSYEn4QsK2bYm8R5njEE+xWBbSDtUG3QcPq8w81XIzPdWgMxNZaB8CSRx
g5B09HI2KZFqmDqzCTNMNyUComSBiM70rBpSTKV3W/d3r01rL9PtYxA+9F/Z7dJ72oXyHmS24cxL
XvBkYCZxHM0IgWC+rqVJStxL0WE4z6GVNV4pHEEftVB88y2HmpGx4OPHw4kMWdWARQwE5c1vHdg2
WXjI/qmhbY/UkSokGH2h5jcmJe3YDzIsvj2t8JS9mLWaPSe1wV3r3zXgM/m1HzzzwBHOyvpmGMqB
+VSc5M4CZLJ/RT24RpUJom5Dj4yZWh7oIp/rOBFkhIhNTTnC8M2fpAWUCGyavaDftwsG7j+OvzU4
YvOlIxEY1lKlCIQVk1J0Gs4uS/s7XQFDqs03LrWE72UDsM5pWhpCjiaKqxImtr/Wyw+31+5IIxpt
UbfEv7iW2zcO/UO9gDRrPe/3b/In4vhiEfzpkJ6N+6MFTV5PcfiedeatKvHdB7rMiz0UdE+2261V
fSiUtvquE+8Fx9r+noU8hKE2aq0+7lIIk7b99FDaPJh59dbI6L3VKrL3lmNVXVEDWawR9+aBQh95
J/Yx6G42ijfZaZ/dCxurF/EqyDckfQcW5LCIG7hA7KtvOInG0boi2rdP5ZOtTuHJGfSHbUl90T+x
N31pgD47EcEI4Lnqrds1S7Vsl67DT8PF2JugylxDEsZHpQwmrvTsVLRC89CWX5kS8dvN6H97yVC8
GalnImQvOCl7kRiFHh1MMsfwrR3WbH/AbVDSxcUMMMILQO494J+9fp94vTgZ9IfgJRezpsy5hM6F
9encAC8p2I1rqLR6wlKA24yQv7z25VTLwAOMR1BO494U3yIzHEW5LJbSDNAv8jMrncm1ILpFEZSs
9I3yO9F0eygdfu6Jvb6LJ096lqAkvkLpv7Hw9k263MRmfO+qnGSp0JgCEVrgSvRxpWB52SPszKth
H/0/vN08wmVbYLRBIzkc1C8Sl+N1VRIxOiAZFhtvcsvLjOkbwMY7ykeK331h4CPcGlsPcUJkSuvu
BgIDb6Rea/UFimm1UI5qSz6QV8Dc0uljb7wI15oND9np4FqAb05kYM6viNf5zl6BP0n80aEXIWEu
+0lZYiVyU0CdehJvGADMar50FMAAiVWF/OL3Or1GsbtTvN5WS+H85ySoZs5GeiGgd/f6ZybZWn2K
inallrpndG2YTlf27V39f/cSgJZ+9TX767A6wH/vbe8931Jq0EZN3l8B7NaDAiDwHrVEf8Wn9vK7
P4NaEWbUZPQ3iXzWl7iysWsE7PjhY2v0e/Ijtm8K/YOikPzH945Im03iJ+nU58AXsakQY2xZqD0A
YJZt3FWXp7M6MhFWI7sOCGcl8yG504CQgVOvKJ4fyfvrpV0B3OSYrSpxueqje7QfUQKP/iM11qxu
enX07kPb/njnkZ1rkHELVXNshzoPr4fmZVQ2CsjzD+XGgpHwiMn0AimFSRxxyJ3M7F0dtUX9XUOZ
AfZx+wHJHRsze50EYjL+PHuzuXXVWBxuyBvegZ1pMmfQ5fyl6jptyzDkN7/Y+PkV9mJzKZ1i/rG+
2qQzon4Rao1KVVFZ4NYnRKkkwmyfDFr4cvtygFIImPBrAvvLCWO+qgqtmDo5N72tCxMV2Cl0aUun
5ibB+X25jlXFuuifzXbmT1JY2G6hnDpIZaOhZA2bItlFs3tJToVBmi92tXRAVqbWefgsExSSww9b
m71tGTIoQra5V+9iGTmIXYQD153c3T10wM/LEdfQkdKApkCu5HnKh5eVSZbQXcJMBfHncb2EcCZY
tkDxg3CQQiTD4FYMLyuIyq5NNXcMi58oAhw9UDL0ZuQaJeA3U4SuqR9+Gygm5B4W0C6Ko+YTazo/
Q2XjSl2aY0N6BPCBSk7qyGbgVCmk4pFgxkO1SsocXxOa/vDwVahhm5ifBlf2IlEynWG/O5AG4gJg
EtgFL6tONoCpCLf37K3Y6LJf0U+xT+wKvXOsEhsmwQ2x8BotqHAmBmudhtWjGK1QicTOfbm707iP
X7rpXBFJZESAXIfcZtOmsenSeVRv0aiQ9WvbspHWBG2L5YuuwAVUrnI+zdPH9Jji2Q4nCwx5S5GQ
dWki9UZqOoxNtNDhi1x+1DEOoD28QKc+hz5gJILrMqZ6fCNxZCtGM99CmDOUkfR61KIA9WBt9ebm
w5ONK37jS7qUOtExiVfd9vwaCKyHbdxTadzwmBnQizKaCCz0r9eckf+xjt4aocpUIcDOwfvQ4rdy
CemM7ZOtr2vKradwVMHHHK2rzu2JHCpdO6kvOtOzdBa7i7XN9266jLnKk1QopuCiw+ZzBWW4ewF6
mYT1Wz8cKeZF5AhRmx4hLPoSDk7b06ylqRoOcfAelgC2I6Q/5bCALkoSGiFufpTXzkulmvGDsR3f
s2Ua35J9V1pTY9TkgcxptehP+HCUDftxXXIJJv1b329kLohzXGWIppGw6ien1Jd03IbC5/qdJOnI
x1ApMO5fFvq6oGwvPeShE1yeBQ+kduzNp7Yu7QifrIuwdcpSWceGh15AOhLuNV7cBb7pqweNH9mG
pUjyJ5nNl50B3fb2rqPJNDSduMHuA+d2lIBxRRsjYn1R44w77Zs2atDXZ1xB7y5qx40ilG8uwL5g
PA/UspS8jKx0+wUD/qqcdT9MkYyoVgqeG8CqKzL2I71+DoC7aGMOXzVjN/E3jAL6sv7s1N01myCh
wcr4YL7516FzTFZ/zsHg06HvW4BiT8kSkFuq2FUNARwfG7pomRro7J32MTjXjelxHZrD+Ypho13f
H9WVGNnkZbmvfxzpeCOyZSNraidMPpEvTJF5wtUJSTrfs0qrDTwoqy9S8ccsjNaqBZflM8nf/NZb
8ERlI805EIUpbEewcvWuE6tJ6aWbCAXYCZ3GXo0+ounSTnG5o46IV9ahCBYsY9KjRT5UOKkuAHTB
yGX8fz7WuWIhwP1WaXh3JMtJi27aa/P3YpjY2G//k37RvrZHs5Xz7jXJJxC8Aj9GcVTVCiZ/ysxn
5JIJ7qCv6Hj/8Fk4osIZQFQdcZNu1r3pzxlbJ+ucEK7enUxONvhed8ed+UtQLk4t6F2c0zQZrJAA
aIp9E7IJw8qZ68Bs6u/DyyhFfhmb/vEYK0LfZgpZS02BSq4vZjlBODGQ3VthaKvxqI8kkMcYl5IU
zHg2aN7APVZY21oRGUVBGDMoeqSOAqQ1q0JtXkY1sUpM6TAbjayx1FGAYhsjGieqxa7aq+SlbawW
K5XNF9fCaTDRmR62f7IKRqqMEVlhUH/1VVoR+67iYJnlnUEbRShcHMJBUZ+KQg+SRfAUjte21GjW
/I8iIlPaBQv4KAEB6TOhR8aNeq6kmBnbKYN/KHpz46fG+lLx+MofIgqyTcl/GR2Zt3gkQfXhmdCF
Tq/RRbCsG8jjwaB+IrEu05ckMrCZV7GffOR7TkzPZKZrcPwpKMZyUob5rEcPOwuWZh1gXVkG8RKS
QK18nhbjwhFRkTJS8Tzhzom6pW/sq8/5pW+ZEhgnUCapsGO4eF+lq+Fk28frT6dDeuIYh96WkQb6
MhatipGTgkF6l0FBQLrfrh7iCJLr97OjsPYF9OdtsS9mp9zNv1u2UUAdJU0zrPbyT16rvIFKnTpg
rxTxPWtU6WlS+todDAwHOZlGkQt1zNe7SVIBLj03fNsYUz+r+FVKxSNGsTmg34+X7cEq6HAbi9n1
hLGoHuihLDzd3wS8jfHBBfLoPNV4LTY8m1xmtF7wc7l5PVywQy4kBaTqfrWQMe9asW2VPXjmWvkT
FtmiZ6TruKVD7PVk/jqkkqecSPPPtisoeHNp8sTfvx1vzlrnzHqXgFQwSKUn17gnpZ26UyA2br72
7z1lCGbu6AMAl/Qqutrv58a+lD4cphpzGSwYY1MO3YxsqJFkdiOApkACxpMlCQrKxliXMQNCl+G6
ogIyhQhdgB+q6fHFmA3nXgNW3rFUS+YWMkGyRJeVLRDemqha2wNVKDw2wc0kKZwkjTfVoyFAOt/9
QFkgu9RPDt3/GEQTzrXsq38JXSCJb+o2Uecexkcjsl9ZF/GsX/yLdJSMlmLm5A+6jYbfbUpLW1MJ
8/T4lQFt/JeMkg+yRy1AnHwNhmTmI/MUClrVJ45e3D3rTlfN5yU3Ro4uNBuHtwnkKvzhED1Kb1zo
cyzuQxHAB+4EZTBGb/2NrFQIywzkVNUXgrtTeFRcsP5FUE1AToNF1sZcS0qkTX5uYUA+W7Bz5jDm
/ejWnpEBARtjJivANm6bDjzApfq8dlr48cnMDgQP7/FudYfjTXhKjhTEdJdIBuS77hZoktKuQBwx
1c0XrSaTl0wboZARV3WfAgrE2ZNn4vM3cwa3RHkXaqSVbl+iir1aRTbzRFxQmJp0jh1zMSY5BCnH
ROfPm2lS3M1wNPNdGXYrcUO7qcYQzR6bLjuLK3BagTAoHR+Ps/iU7qQWn/+wpA2o2I9K/uyQSjIK
jT/yNGjpWUdHG4ldb5nZ1/zXlC40VYFMv2iMz6oJq5FwVgTqQiMKSFGOlzZ9VP1wvmRhCyv0jgeU
RpEaKf6FFbW9uDvL/C+ayBFF4n7bqOzk0KAInyb1qsU69SUEw6I6HuKwfHpoq7puHKYXq7Uk6YWk
lvF8kBeRQGL46hp3/4Ek08zanXX0QRGNBtW0BAjCGHykkhr2vUjae1V/5YBqkykFX24pyQB/skAG
w8ZkYVVa61pJoJ8w0dM5QZIgCXKIda+XgFfylV0ZsJz0lNnWqVmFMMIWYG95YucHRffNLD6Ad0p0
b7LUDVtGxt5iy9nliOlxlyXlWeb1OIUiCajPCq80EPZowNyU5rYknH49IjnlmGAqtqyVBHaZB8P7
OkXMOfhzX8ZUHSoOmv4wS2R2sQiksjmjPcAWwFKeAZBb2okulSfXXAXtofmGqEGFya4moa5Hm7Dd
Ky7fuxR/Pi78N+lL7tF1xpzyW8NRClinXz7uCFlDhyKHjEdp8xa/MiwY1hFCLP4ajw+cG8DBVSaG
j4jyZQNSKOpZakfEYbCWujiIe6yJ16P+mlxkRCVEwzMIkUJSReKAhOc4DH/bkRFdnPiI/XLqpQCx
OaSvjbqvctHvrP2mim6ELqYdUJPJNGnpLkYwuj8Y2MVTEZPRi3oHdtZptna37heVnWEnu1O3+mua
F0//JwqCArv3PJ780kBHXkVGeTLjxvXo8mTG+fjBX3cb7fCGNcaJ5ZQ+eyI07TdnrNygDUlGeEMB
Sn0BxbJzxgEojwYvbtJ+rajCV+YvueVOzsRYlyQUNCB/uNQ3r94DfMXThB/pDAHvf/tsQsvaMfoK
x5zKn7SkXRlzHrmbj5IbgusZ48c9s0hBszXvIDpuekz6W8oe+Gz/RUf4/Lyv0ePTe28Pn1E2BWWn
7DmY5g/19eHtAnSTvr95gVX1n0t+8+QvcYudAgvaTzjEUss5UGbsXHsDuomjU9yB1xdqh9RKailA
YWnNgkGohgbfyFfaUotp8DHEYr5+TyUNfwjVaaLo88eoD5vYb9k9sCBJFtSeUL8pIhWPfVJF7hgW
CFdjc0gEBT/ScaLL5n1algniF25eMA1v+gTCPfjNmgmQZs6Quz+HrdeH0fF8oDJ3M2NGDMHHckrH
zkmEMkJ54WhEuBFd91sYfSUwFaTIK3PjsKHVfuE4ez2NBXpXeeKmb3HYzLYQ3lLy1qi29b9+a5wB
JQBQyLYb9mUcv9bwVXAJzmCueCJl1B9b0hIWkohTUlQ1OghD4WL4iM5OFZDq3p2sQKm1WctNi72P
nK3dMYPy3MifBLvTUesHKvY0TOMTqRWeuhIQSxSb27iRUx57Y7hn29geSy8NCOGcTX7ecL2Fwn8b
s8OzbKmRh7g0OLAa82sFn2lGcCFxdzZprq0KxR4YY9VuHwEhaJFly/oyJ2eWaRXwlxM7nb4U80pS
uKo9UIe9NBxkESuYIY0QMnKvXGTgcLT8eDBliK/0eHuqOCZEGDmbHfOegBaF1zdCCPzkHVwcEtYu
Ow1BJUHrjvbJ9tepNcmv+TjDw5YyVdZzX14TAxrzKTdAQHJpRCWdIHv/CszmjZFA4EUZyzh19jkX
ydKQN8TW7EVQ8DLEk/DxC2tcik0XFNZJMRtcblnSlmBufSybY/u3sn/onO6YqVRwuESr01vqRUEs
FqaiNhLTdj9yQjZbcLZFL1NXF0K3iyfM4R31aFX9xlU80k4AXcgwXYpeF5WcDGof7ffqnhoJxFXg
SPOVfPUuHRDUZKIaATwW6WDbDdmKhU2s68X2In6ozkhtl5pfbCJX3jywUi74uEB/K7VaJHfG3319
5EIcDpz1CruefNxlYnSuqWyvZd0Mfbo6z98rF6ehuIDXKA7T8tBjAImIsnnDdhrumlJfQ6kIzFvs
durKquW0BgDh8qsnuN54Hj8ZZCu+J0M6PRaSAE0RwYv8N18U2LzXsmMYeptweePF+x4QA3g2kvKd
BCgBbmhxWLejeZLyi9UGfodmwKdonR5cnbeQeAl2ivb5Vr0ttz+hhlUCgUeTGnKB/Eien2puSCm+
oKrEZsdr4/VI/HBio4tqNX8lIlAytB1ahAefFS+2YgsfF5y/tUeVWFaTRJnDWw6IbzT4QW3MScvm
jvMhA0fRz3+Yn7oh5wps7xJLHVIpdbwF4eR5EvamLgxJ5HQBdy1uYlKj67jkZ4O4s5wE+FDT0IXB
dn6O4ViyQmt8KOP+AInbULqd8KW2/Fi1fEXAU62rPBL7Fe667hpspmjnHNKgYZFetqoloPWmX1iE
crSubUVwthKg1cmUfdeguqSh7shfSeZN5E1H1Idto6mCf4fFXi6Ub2N5yxSeW+zn73Ze1ZwCSinV
Go5BU0KBRziaDSFMDAbaWTrgnaCZLGgdIPLSCcgMKqJhKzgeC/0wqFg4FgVDDhMf0fKCgr0tgDbe
BNn5yOdbDGpQbEblHMXeXjzF2oO57r/9WDODNvNVpnZ862QOa5qTlRX98eXM9++wSeaqMyxYmbR5
THqxMZrcPoZ0ZfkOdDBWpH2E7u1+bxFH2sMIEFG0qnw+Dy2CqVRZ9LfysvrKhXr23GF15EDY5s4C
/y1/5vfFIU1UeVOaDY1/QzGINYKt4B/eiJPllx+eHe0yT1oMyN7d7tnPbY2u1MuuxVedwTnM49qV
nFPc9uX6OltJoGt0N3PeVtNiB+5fvgTYC9PXpy/nqRzf7TpPuXjFQoUzNJJlZZmwo5t14WIb68ZC
6oXt1wZ37ZJ750MSmjx+KTMOVqed7GcW9goorZYS9sfYTx0RRghL1W2D7axahz+ZXrgX/JTpM8bE
MIi8Yu0p+5Y+H8UIX1CX5PyLA2ArF+fQ79DP9mL440WpbUkJsdPNPia8Zylbw4FmOG+hcCiCww45
L39O00cBjQAoKoZ9QcbYg107eA5zmYLjviWfYkSO/zpGxcmI/8XomJtSOz1fTdbAsOl6FJS5O7hQ
wfD/cyKtq917wpD6g9CVDz2v8zbCWNHcR52BG0j0TwzIM13yVQD7PWD775FO8ncxMK6Ehb0W+Pei
STkbBEtncwR4H6H3KHMd74eLCc5KtOupxgx/WSAdNtCkC55Ewd2GiWWZlFytFma1P4TVnnrPXaUy
burxkeHp/Dq8epFFSL99qxZOHt0JhJy3uKH+84kz3iqtkslYgb0KrbuuiUcqYRJHOimrdsVpt/Iy
ss0IWhRugCEwPIB350BCF6ECJdz9Jddq6TLCKWnL7ulq8d48/EcruEZhjwavVphYq50pbi48Uuh2
UXY7T0NdKMHcSthC702zWqdWI8rnGq+fHBx98aV8bZL5pcUMhLvsJjwBOEZ1jnLtWQFLaWv9BxOg
pmYTvnJjxNunJ6dlzgEj2J8iZqDwG32z+S5QsKIuzYQ9CIW7e+evTC88MHki8/zHTNjrFJUJw+KL
wGfRh8T83EBcH6sDzSPz4fGs41ASDqqRRA/lFgI9dY8GMowccbm0u9ImLtQyJ0nMwNq0jj8cc3bB
NRGFtW9PCx/jKEQhWUCITxcqhUx9VrOhEmmesaWw2YtL/sEaU1s1v29k2zRzIKI3cpCPquYgxxc0
7rxXq6p2hh42qjqqOnGp+1U1DBExAlyO3JVq9JlZrYXCrAQAspMAWn+a+oO/cGpddFe4kvC1aCSH
5reg2v7UYat3Xf3zqA5EGQxlWYlcs7xLQLKyUlAXOFFET4SmClxm/Zl0+ZyFCv90OaPkN/aOoTaU
J8tOszezqQ5F9h/d7B+Ekg18KaYvGhV8MkpmbFh2KgOVBNg+eJflt3oO1We5pcp1b62MbhPj3HwE
iQbkX51Z0OVHAiGXF79U1l0ZzuJ8gTDZ3iJ/Xu+FceXhP3gtT+AeDrF0/r/4R+MVFZEpHWSqLrL0
HhoC0Fm14E9wdi6VCWXqSbVfneJgcyXw7UdPmW6oKxwvJYvVaXdB8Q+brM6ws2iBWYXHR4pTAy76
HmeQWXdtEHGxuhClJsJrWraw7sKNrGWdzW8s5xFPAHX8khrLHXjOeImyGXef3Nt+FajfIFIJY/lY
Tx2ncUrrVwBRylx2OyaBNred6WENX3dAdWUVAUoW3sr9Az8v2ospCxn8vZ5g2sXYJsxSoPxAgpnm
Cyem1/itP1VzmBpOf18kgd0hhGy6irS9eXERgEaW1xUDLawuW8SKqbz+j3RX/cmthbovPhKYjI7z
UPrCXXuNvVshle1Tjv8deXOFuQahQ7bxRfSIXiLvjkEKVbCan+zu/IXJM5ai9dGg9afKHkEes5tI
xsUNCL9t5FCvYGmFgI02nEakG1Ips308gdCT7KZ5GVfY1vmhcYjAMuOTzoVh6ivwIr2826R8aVkK
/SkMwgvoHP1E6AmUCF6Vm2QNZTeB5XDtW+MbKPXu19l5owyJnGUsJQPJ/ywAg8vFsKTGpOGKs8vm
uHcxJm5NUq1zJdTICdoPxeRmYZjtfK6icJGMQdu+/qhAx9+w1UJCCL9bSROXm3+e+ziprmGKogfV
xWB6dFYjuQZlZZh1NTocr1UYz0FpMXCxkHYtD/KQc5rBxajWtw/K5JEXBGW544p6eq71JhI5gb2P
ymwdR07qC5Q3v3dG+78b1LAGHzlL2pI30HFJb3Z5XwiGcqH0Z0afMPTI4l1/Swd64cMrmvXMEbFR
vPTJgEUa71sVN7dTyGiZPcc9wtLa50gvLdvJznVR6gwM/+7hb5NNQAZ4UY1Pi8IghKB86oWdvIVs
kPaPrW8zbkEcYM4QYRkhIhDjJQz3y89D0mDXTI0am73hfLIUTCXnKdPAeBYmpwZ2eL+SwWZQabtu
3AxRkFxJtcKIbeRoNmgYskkBiCXWtFHFXVuHhpKbSh1OhMEge/o/lRyhsI4EksQDGl84DylrNuO9
N//pUD74/DJyaIqbtyiY5gOQwz0Ip0VvWh7wJEgJ+xNip655HCTBG7fj4xTCqgA1FmtAarIdTkiq
XrGnP3ybwGp5bH4Oo69QHG8I1HvVpiEwfCml1bEhFmivf1UkDh/KepSZaNlP188E/O3F79M/bf0W
02yg0Jm5N6EbCQS4pIrWMrXAQ/9KTbaXYORf1kAgEhRA/8F03OXWZbR2s7CEXfcCM6z5QvXnugnl
L3HvF17KhyijHKrYy9fylk6kY9oG5jfnR+R1hZNdBbxc9Cnk75NBO8wxaulTChAm52j9xTk+oUpe
qb+tTQowi99AOMLMJN8lbhDEF+E0Jk90THOGTFKE0J8hwOaZ84ZnN6vEdsGzUjqhvXIyEdhbdEp1
Yx6y81c6nzZK19RthAoHFZjVJ7e4pWjszy5ylMPgcgOPJmP+MU83+D0U8Wj6jL6j7AyuDNd1E8x9
p6KSo4D2yeJF1ciCyLg9lKq0ueAQAhmuZtbvP5T1LMcZKkgPSRa5EfsM56rtyqMklXqZ5JhO7PFm
ajJXuKwgvF0fyfad3vHvzDfskk5tVx+FwnoF0asnobrKt1LPt6CgoigeYFXXdR284uVHEuJ6g+LB
kNZs72WfSIwFoohuZxrt96+B8FUiaRz0ssp53BFEJhcR1SuOZ/j6slUKkIVKNcdLsUsUcq8bcJWt
sHBPAVRXMAwzadz6G7ha6HPi9ngXb8CLVEIAw778b+PJgfGPpq0re3V2EglsJJVQqW+UgHucMmx5
8MB9R7bbosX23scnb9jCzLkDXGvrcl6gWYCtzQqHGgFmA+nhA3AoHh1wt0k9EekkcVQ2fLlfCaQL
GgZqlDyNsLREsd1nG7wZ4Q2BHNid+Gv5o5yWqwZHmPF/DFIRmLlJ7g+qI/p97bJB+i91VsIi87jc
jEg3MlwYxVZ9XWowJ0uidSmJHziC+jN9ABSVM/X4A3CYevF/tZzRBzFHbnf1I5VWbjKtoAepj3IW
sGdXfECLcYJ8iH0Ie0VrvwUIq3pQWU9xqBXTvjf/HPSrqWL9JpZQjY+HRa7WPCLghFS8AgITjp4q
mrgAlhRvBkAGcooLhxxfvtyeiCxDjItc4zUdXjSozYo1S6GyCGmrMi2BIlxGuf4SHOsGwkAHhUAe
Zwj86gc4+kqdbuQiPws2jXuI+lau0P+ta7zYhKPFuzThapBMLYw+/cnibYyv2NbuObYaST64294N
zM39F/KzfThY7gOUl2vAgZs4SO4qm8Te3kjIgwAXcg3yBYJ50K5KmA+gDSVIwWZPJXzkP8ne8YrL
PdySjGkTJw8GOrj0gUifoivNMo0XTw1U+3GfrmizHLzHBejDnNvWIrEisVu25RloLhyjI6ZE1Xzs
CEA8KLB1PmmDzYL6WAn5YRzCbl/sCaQjgRw9pb5kyH//NwnE0aB27MB3aU0zoKzMpM/vflmyjBH1
6QNpo92DJNRaz6gnbiGva2I5YZQUel1i0ofYmr33yNWW+hMU1OeQPcYpVSu3ij5xLl0UN082H9bJ
D3W3C9tNreVJiJ82UrP8vYLoTM/Yvhd8eaAIvCFbNjdQZ9exJbg+CNjCzmKEnx0hdNSmqYnd5CDE
PkVkHrwUrglCqpabshQRsdSBPzhjU5VwGIYP4RtQllH0L4ngLtOcJy3XuUPBDlM+kVWRO3jx1z1T
7C6s9KJLTSruYypITEHVicGthw0Ltg0OY2e7uXjV8deb0EBuYG/ndyO7dXIe/UFRfieNhLCLVLB3
tnn9k26vZr4g+KrthLcTtR2qS1Wn7DjfOoFzTnLBLksr5rSlzXFRx3TZrMHTF+V2Qwl7SGNH1hEZ
61QSJlJCx/A2V8mLfY6hj+v2pkdI0uQTov4TXBANgay/8PuaYVDdSjZsWsOawmVYJhQndE8r0Oga
8THvYrYU3Q0wKRhPQ9Ir7VtxXN755rOfgjTksVUrc1dGdyIJizRn1yOGD16m5+eyQdfsQUBP8aFQ
cR9RP6q8gmevlbfEGqOOXrYeQPlyZzFWC14MY+3nHZ8gZT1MNqrEppt9hLP7Qnu51aW/x1rEYDXj
IIyQddHQmnGMBV6/eALEK4L3/0Q2RXFsszGOvLy9fuxQKZ7lELicac+8dLQ0wUd5QfdY24P1epNc
LJG8+ZpOflDmKrL2V/OQBRfvfaPs55yZGVmUS8bac6KCnr0LyLNOJLgkjQLZd6JdbjCK4i3a/eZs
JCpbOeTlPPPtrYoMJtREfu4Z56//YHsbBpRuSMUmeWUoV0nRxCcvXIHYIWSCdow+zpGfkAT7xOao
b4o4KdCwd9Rykk7C0M4GyLxvL6A8OJfLrTrTIOjtjsMV2XvcNF00Vm5ZcFhV4Dql9ErZBOd75IiK
RqsnrHuZIV2HhuhikxMiu8f5g/1WUwXmY2+2N8Tp8w6wPG1n9TEjT90vKVh/7CaHEl5HN0sXfmKj
ZnZ6Ita4qW+4fy7Tx2vk6vcd5+5v+wA+hgtwYbeOo4KNV06LC0RJwkaLjYSxZp2DzMDbt+IeaB4u
j3cpfdyXwhzRcSTLa2KXmD5VWyruXVB62DccLFHlv4sJTqW2PmwjaOhUUuzddyw6ITiLgh+fJpTj
fIoEFrfsklrLcmQH2ZB+fYRv6ofOziJe1ytUJRy1hGqI836LPbHWNx+/Ds/hyh2EzEfoKpCWU6sh
/lY0gbML6oB7MSOaASB+DhNQAceLmOV2cSVYopyyeHAptT9M0wuri6s2T0vDEQv2cZDK0w+4IlIE
vZgQS2KkO/YAuCEbCyYHQi5Td2RlYiVAHSe/1qNQzh9yZX628gznJTzecQmIwr4oS8mdFfZE7Ede
aGO4NjleLZYr4kz+E4RPtjDM8ow7OIPFEjQ9zskGIbtbFFaV+cvyyPw1n7g7QIl243asXNxDdOmT
7inG00RLqAHBkTCzR98/Z6V6VzTzKqPLck8dPd30UM64wjnsvlO8XhCv9LWBmMfaX1rA2hpDHXX0
p2tVUVdhdw2VvyPTQdeuy/PeuJpg5tmfK9l4dZGmAiaF4RnhSLqkJieUQdTgGbH/WUsP0x6n5jts
fCphvgWkkljHVoAOXgtxEVfO1pHMY4qBE2yr4+qxN02BEaSgdwF7kbaciR5tHcy1stPWywOSOnQ9
EQSdloyFLATTVf9Ai1OmR9n/lp6fF7ZcZ1r7Sa5SBeOtg2juaI7gDt/acLpFli097RdNcG53VlNI
GIZlrcQt3i+FtcnpSbR83tcY+j2+X3b584JTT1mxkLznv7K85G+fWzMqx8Bf2eoaD19moNGD9uwc
xrJ/J+iRi4IZwwLMvfMZfZ2y0bIW8DevP9ouK5A0DMUDhdi+v0KpzyuibtaCy1T3T61HnCq3ZViD
U4pqJx61N5COS0yyjl70Nj1G1+6U/qj+L7YTTLuDOr9N/NVnPwSpRFQTbxEN+6lJ0OtY2uQUfNiA
huVAYjk+ZktqezjmzjO4r1z/mOhOdWu8PAUnPEPSzg+jQDWlNd6ST8Lrn0VfsiXY5LpYn1fzP36H
MD20ARfBiv+iwDMCVXv8l1XhFG1R1Xy9nPQWgadwu5GwTHce67H1e9ZkNF3UL+YxJ13zOfJBbLVk
xipjQ+fQosrwnHz2N2wbavEsjWOtKQlS4H8y7a5IOGRMLmQYtTjLE+5Z/A1kVG5RNP5R8KQixU0v
uD5avBLvIKa+V17CHW9A6Kn+8TVcffAtOnjlrJoFXv+flBzd4taZ2MYcP93It+C7D8R6izNfQIHc
QyqtlvmJ/dfha08IyLfm5/D8jU9SbCj+LhIaahnOvtpgMt6dGis70SdBZiA67uwUFa8ATGwSIqsh
w2BAnJeRlD6nOqBbVnHS56WVZcL78B2l/zedELHfWc3j+1XkDw2MA6zyrzKcUApo3zZtVaTHPAT4
9TPpXwgEM1J8tx0xhFBvoY8vFeEeqTUebhHwKdKQ8rxckDtPCwzpEeSWQS1ax81eIceKwA/eJfd1
0GMbHkQEbQBaIVzpG/wLo6GBFpzUteUxMGv8CY86pvrtAuKLURFlNUbK+w0Gl8WsliQXSPZWIFZa
+0nqGXmrEGirfs4Sc5W87/SsIdN1dCz5BCMD056OE//j1dEBI4uEsWOgJuy20jhqzvm504HTS3JM
vC/x6nHkpBJny/RZsrGIL7GcGDLX7mhqWyp5DN9QsucsNpHV3FqwMMc0Z0VK5IHQyaTNTyuHFEZC
lkJor3A+sK/2UQ1UBqBqN8rWV5A9GICwrZhA5B+sxrdLg5i0J/gPDYq5oQo3O9k2gMI1uidp+67H
RjwwbMbj0eNBfuArRQ0/isa9IwwDjjMjXBRFWbvjfjoUT+MXXSIjZ9XVFv4Q+c3Zj+b4ZjhEGNNt
Wz0DIznC811KZGjiNEYzcTQAvQPN6R9sgnWt55TkQvFhUa0g6wXuraV5Oa8dRZtC6Zo/8w1ZQTPJ
iTtdmab8oKKA0PI4RzC4bKzGyPf/8HKzpZBuRQlCYKhp0zd4MYDlpZey3J0hFNXB7Ch3tzubUQMn
LvGWroJ+ZfF6LnrnrPIU+f0+KzCyKRFEuMk9GZSevRjjMrGOw6aJJ0Kr9iRufx9O5SjCADZloyXN
oTRjJggjW4qyhIFEZ0CtOY88eLc+MlFRPEyJod8j9pQOfgehhVctJ2Yex4AVIuPfZ/V0rhEVSWUn
hxY1PddodcRBIbW22rG0TCacBxP3R9OV7gn9LzF4mFdixJlJVxUf+vG8MHQJDv2sJ/INtc4jUPn8
Lji/f7WRUo3GF9eTpbj48gdUIt5HB1yWv9u1H44Xl8UzZ8HdqAD2OGhED1in8nGyCINQESRZch8g
SG4iJBKqxS64dfjFrNeSNRbkz6ciHNFbrRVA5Yg+J13Q1C6Mirj1NvsXh9KkamMHK+6ZAfsDwhU1
U5JNSwuClMHfpZnqm9pL3Yh4JdL5u+3u0JgFDnV6khBAQvqw5amDJbzqA4fGPKgM4lKHVAi1Aut0
pJ3kLQXETLAGpLQ1WVrMCg3fAmNWXDQmo2n9tVT66innXoLPI26T35V4ZhBdBvBn5hAnrP/875XS
DmCd8WEDE7hQnsiQVHdpqzS+VITzoD4nrGtH9TljT3HsQE1NyBIBf0Li5XxyYQiSicu8Wa9xLsOA
dYhgriq8EcTpWc7pN19JuwMVCqde1Bt4QsimB5cY9Ow0matoYo/PhXgKhO7lXaWhW/kqGD9lx6fG
DR55np/hXl01VNz3uJKpFYy/G3wf4S1uUPTlEU7qyzznVk3TorQfgTEm902/xmo4ajKkz6EhwaPC
dms7Nz097oFe4/8EySrPx64wP3fJL6v1ZkirmcZPMXqpkk4ghL2UqKSvyMncwLK9t9vAL/Zu3ge/
gunQ7TpuYsA2IeO2UUR2stDvOhlhQxRsSrqV0XZieAn5+ff6lO0LxvZb+5LEVXW5do0hF7pzp6w2
KZTVRgNqZCBD3NfrEvLDL7ApuN6yXe4zGuEAmSnCxJCwX5rysTM+jAp+e7t4Ho1+PYL2MYshIR6J
uyW2oNNMkPeYKZv4VRHf68XN1N/Ho1UEQuaXHzK5231gx7bibiBQLnLC8xbRIr8OLrEgYGhLNOrT
Q8FsmTeNSsWSiTnAmOYHiy1ZxQ/PvMK3P7agKkyaWzT5RbkBzyRbiHyyMTivht735M7cYvvfhNMp
l9XwRV9JapwBcrAYFKdl5haJHiCw2/apNS/CETq0KPrTOLK5qdMSXMiEmkKD+kaJSvgmbEM9EOhX
nnY2z2pvWnF/T4KZeUCasA3D8JDEaKGrPGcGdCCuSywtxJtjGvkAaZEvInEap1h8keknb/ADfIzY
EKLAm0i6z3OavBJ4He6ruUmiur5NRd4XpCNXDjxdvP6R7X8rPUKMvsYp1UL/Bb1C/i5QKkU4SxQn
tDgtuywKM/3eynFvidB9dGA22d1FZzSEox7A/13JidnetVqmS2Gi9ziR2n/Y0duTVUmsaqz1QTkK
3YtQ/qA8xEO2gJ0RC3LB6qD2BuHBiVkeGZkB4BGlZMEXhvk2yqzHY5M8Ec0HOumEGQ8MgbXlYcpS
XgnnQRGPb7M4cnzxNfLZqrcVoyEnMJpQ/juXY8Wbr9c6hij8UWat4afdkfHIjjGpZ37dgVRHP+mr
nDG96PaZnig5lZsXu7LUH48gJx8qGOqNpSuBTEXMKO4P4HvKdKlkALU63HhvctRF13qorf9K9Og1
4gQ1YGLMncdqKDxyj/JXewqgqzli/KEfMPLySKWnvT78xeVl143JS0eclzhp0aRmte/rxsbBnXy5
fWYRB8yZLxfEMxjMLx6QU+aKkZNJ5GG2Nrv4nVFGgtaQnAQ/PSj9r4Zn3KEgG7JB3d2Qc43eNgZa
wQjRFxizxutgLezaVLC+vlTn7aB684X0WdRRWAoEBrwiqkKfC1QziTEPIKS1nqjeHkK88B91vUC+
0YNr3mZkgUS9nI1yoir7PR0pI1javmV8+GVbE+GNrfQcGXrQw7fnbNFdaMmPQ9qfBrvluLQbk6gs
8FUpUdVoBUvFnxSx0a0NiKC+D4+8yokzdPSEuNV6Qkd5b7dEvF1k07fXalbksAhqLm1AUJX++7ML
WmLK21o+lsX84cnaOHefemuQ2Ms5+A0Hl5s2zleyt9pQJvg9+rQWitYDuOiNNvrdW0au3g99FzMa
J6I6wB7e5uR9OYkPWXtr19NXfwBe+vkS32iFRYPmPRkuI5sh5/YnsjyB9M9zqbskxO0zchYJhmb8
1soAjsFBwVCyCwIQ7tJMO+McVqsL13OICTBcS9R10u4NuOD5HPfiHLivhGN5CJ/3RBZtRghDHvWt
8GDm1KWYa3GNgPuGNgLubjV29iKippoG+OP7zvqea/PTRwUXrmLUiQjhNpYWIOh2vMwBTYUxNQJl
RjhOxnfMKyv6p0DnEcoVdyxozuqok5lK/qcek9EbYPeirG+x0b6woTeakLs9NI0Q3Wd0eo5t47nx
xgO4lKxiZXalLqjAnQmpdiKsKTICSV71/DQDmwg51hQW7hzHK4dmsDRystQonPnZ42DlDd4T/BsT
AIyHxvv8oQrTFsv0F6Jr2ZWtg0lXzL90Xj5zKdW3vyccy0xs4IDzvI7nlodMsuSq4veYt8BX1sfe
tlRAcfk9hAasQqNg0G+8jC8toJ5YKvtqCdTEWj0dxsrkgi646wGxM+JIhTI85jpbWOqL7aaQG1TJ
MNBS6DO/kEJYfBn6e20xux20/7Q+biZjnizQc/KrfnAYcHIE/ndEvJasx4whG0om+JhCFZ8JnSNA
44znS66DNhOCeC1883mfH9TR/OyQ0m2TM39PZFti9oXYMj/pk7FZYnvFPfO32zj/3Qrd+sPV9OwH
cKP6z1zLpnhcafqIX90HnprElFXUCEX1X9CttCnfJxIutxVgSgyD0HZ155d2rmhyQapfSPUSk4Mg
3vGkRiHOaJXV35WtxtoNX4J/LpOKx2GmzXqcVEHUb9WeCl+/KQzx8KTWBZESJrfT4fHOAJOTuM5A
Ws3m7RccX3lgEXkDt9MQmUlEKD04i2canpkGLqpEeJ6rO8klIVHryLweASLvbI9LgcVwrzr7VYn6
C/i2jFsgL0rpNT3zHRkGH6sQP0prWnR/NAKkB4KWdMfR3Kd/8HLApegk+Pwi/9MbQ08TnMjZW1Oi
dEO1Gs0+qhFV/70xZL74dlb6sXVRIbc+m1H1jOWumDTjREk8U5WpDhFVul+DNYTIlpjgQGTYDWdU
knIr0N6pChXyH8lcmZMBztICftA5VNsTD5a7DpaIZtccz0VFDP639QB08Rc90pWgmnMe2Wi4KCTY
GBKXY3Io7LKA8ypvnYQfy0fzqgzGVsz1cc9veuhE+PamSJYxh5Qdr47RikqHiIABogKGiWb8V7Qx
njRKJoF9/+eoaAAp0J296FYONA9UJayi7bRclQ9bB7xan/aXiPIU4XN8J5P8o1nK8NPj3QR5ldfR
VU+lU2P6Svmvjb/q0AB65PPm4BrTntAE2SZpQwaRyXr8fci3Xmwam6tcpC2hWi9YFesRebfIEQ6H
UnEXvFVBd8m8wHp6GfTeoykU6VrLWYn1jKhh094pGL/gE9KzdZ6MspE4NmDEzhS5xCfelMK7ahfb
CMH15LvOC7NbdjAEcJNmI4hvTFeM58Dr44BFzgpJN/Tcv9T4tz6cNUSf7Vx8hJSXl44+MZlkFyu5
CjC/HV3Mg6fMIqBD5diYNym40MNM1RjRoQeoRQf9+0SPR0w51KPfnkSBintK244QgaM63G47MxzS
I7StiAjJLD6zAMvR47i1L/ryLlhCPwptI68PVsrw5F/k+ooUSw775FafMz3kc5+WYRESpKVrPC8n
tlx++rSMTxXuw30l/FmjccHFF/eGVqOfUAFpwaGYv7hob96R4u0g5x4A2eKcOMxxZbhGyJ4B2Df0
NLhkLCvNB7DA0ZhcWcYNb1kvjxiW/N61Vj3jz64S7RqobUeHBm0By+h6pVgSHZ8n2Wl9uMOP+kAu
mLbKaaNKivcKfu6ZYzPpwEjXNOXMxR6cCzuzhaMrlYAv7IVezNR2KAx/HbdSg8lRHDU+Tj4/OCZ4
DFTHAu5cEZrwa7y5kEoD8KOc06cMbzLK0ItwVmQUimy0ox7mFDJvRxq6a/oeMRuwWXrzWm3PrjOi
SgBCjTvxjZ2cSL8/dvvDX9boEmVdmprRJadRcIblQJ/XDn7fuCmRaf86tQ/2Bl0is1BEZ/ATuqoS
zGcD78QK00etuvfTRYc+EjAxxDTfWwPnI27lMEDKuKVvK6NXxultx5cS+hyz0Pj5/r8c7P8dw6wb
RJ/RMMhFeyOGjwspE8UB160L2iA1jaIUoLmtNGX+FKlLOkms5am4HZm8TVS3EHhE2uryaH5//Nwz
FMUhTHE5kCXs8zDFD02krKAG6DDEp974nuAB/As4SGikHtiF7ZgFIPDhbIlEABjKYRNIwN0LFIXf
e+8ohLHIotyuS7WT+d7BpRBqYB8RaBgARHEe65VIfYHDNUIJOJ7oG6nHb5Tcdi71+hIVeT82e73A
+Tp8G5TR1W3RZdx8KwkxS1aO0C5bmMukjn5Q7N5OyAgAQNpfWr/Xu1iWJOIVJxj4zcdEnjPwBnqy
vIhC7VaHbxUZbc1gX+eRlJ+5Mq0SciYEdr5ZBhgfwQulSKkUStgZzil3vznUPX+KP1rLPHCGtlRf
wIvFj8CSNO/Ebz8bK3yhmoK6eWuUp/NTvbkCz7T6CDX9EcpMbxrLWOWkJy432NrwcAdebml3EXkQ
IV0+eBBv2IvH/T+BhhXDkRTfXQDvQdYVc4MRV3O5fZBvj4rqhQ5ziGqAjupxZ51eLUhkYW0FgV6X
4yhBfVTjNpVkohw0AZYoq3IQWe4YSCQSjhpkQ9GLwuJs2y4nVT9lY93d4G+EknGGgyK1ws7OC9Pi
6IOHzoH1y9jyk25KZaGAVTYp/lqGRbts1flFcKlFx6ElCvg2u4Zptv8mbI4HWnjh0dc0h+NlLfil
lQRyvalUSsQXCHMMv811+yP24lsn/cn7hTPv3OZVVtsX55QTRAadhbB4iEUhX6yIGscqyG0wQRMN
12GrrvbUFL2iF2seMlT+r/hIZ0MKEjtWA09wPh5ZXnq2oPJgNQWELnfMIyOR7xGl5r6Z7eFl69Zo
2s3CwfPiA1QjR5aOzGStlnk7pTSx5veKlEb31XzMkX7tQfJyrp0iycZUKpe9bee6jj7fLOeEQOS9
yj22mGwYpjzd587wlin8lFKBkLFrIgOWUa6EoVrGQ7xYUyIGCWAvHqInvhhKAmGptZ9NUzofz7w6
sKd3NI/Ms4aGkIE+z4SjDIZGkbGHW+DfTbEDeMpkAZcaw5LTUYrTRY9BCAZsmO2KevR9nEhaFzT0
4i7+SCchIXQHu1YFWoO18uXrNwDDtwDhkOIboZ4o7GVVbg3idgjlKeOATufPDjYQhpkm68pSNU2X
2PgsquFnUk9gbHQiKJ58N2l78tqW+xIxGqRnrHr117m68uFTSuCYUsffhgg67r7qxlKh2jMVoUbM
xTgKpRSmTPE8w3jG4zze5eyBPesLIPEGyht+pBncnCu3DOJJrMAlpaFS585xjOqk9pa8D/macsgJ
08UMMiyURfr1cPrusvfv6l5dmiE7lY0ztArDZ0nsrnpmXVqVxIGQ2s16/8EubrsUyHyeJ14/yDwr
ZkH2dapPkSHMG5s66PWsRMzLU/bxuofsDIzBdrM0NVcT6UGAprfbQMhaPfbyvmr8r2YoQLsRjKV+
F/FZeL9/q0QqffWffDfjxUNzPqj1fhkYCobGqfArmsHzGInHMs7kGvf1eotS+0BhlAOvlqaXaPT9
H/xD7NvjcH0KQRAUR8dDssD5uGDjE7ZPJmIeGrvjEFpPBSlzwhjqXb2YBu7t8KyH/9oecEVKsS8+
uiROUJqr/1D7VdfmcL+IenVG2eeRTfIZMVqo2+W1T+96+wBTohw8goeUd6Y2dD1TEAmaZ1lGOoAS
y+E2aOEunw151aO6v9UCVibIfGbjRHoT/+mkGfMy0GAj6m8VQjTYkF6cB3cBfVF5YHM7JhtK5qQ6
iWM96axgViGPE46fxFB7LRd3Xzt6RmNii7g6ZufKAu/8QorOuWnYMTMP3HcxZ0x7hdHY2kB86qbS
jqltT4bpu6JceCpHVeFR27bwxXiqzfuRREwwLpwLeEmMoNma/phsi5GFXFzZA//sKVDvoG1xdNly
ZkpLIOrergcCO6wiDOCD5+GAfk3PTHP9s1qgf06stX6fPQ9tPmBX/nJ09a2U8zfE/WqhD+04xOiV
ecIdOaeH4tk1wYDREs2jemFLG90WfxsEGRiOdVK9lHD67Q2+Zo1c3f5dsCKpk2Anq8upg/32yXLd
UZcAqMjuZhVo6Pr6LyeQ3o88gm4vPHeicvKAOYPy3VD2MolH1liFCdaL1OwyFCJCWwXG3u6SOITZ
jw6QrhD2eQDTpWmVAgKSBLhtoVugqdD4LvUWbeN7jNsVW2LjZAZvXukFSKBljzLE5FbRTLH96+GM
qgkEsMilOCrAitO4Ja6ec8rmLM9mRLapPEKg9ouEOntVe61Y9SbTP3PtVkifRm6MJv5gCX/mFo9S
fncgWdP1uzbD6ZsK07yZsKzDBsjmuBZNSF9VOTCC7oCkWoobt+ws6DuU21YOydlJSCV6WzePm3M5
3lAKKBg3ytaPfsABGib7EUbmN/V3hobLwFgnLKqYMPHabd9/zqOezgX4YMc3b2E142oZm1U1Dwaz
2pYeCKiKlVWx6+k/gggdf8z+RmBKJORiAP09XGe5mmV+Cagv+auZKncaaoVJPKasWtm3D//Szc11
RnL7wQyMOTRK3L1qqmNkhBL9xAhbq/Y8kRXHfuvEO7v7v+rbFS1TygNIlawxC9rzOz0aaHRvqPLW
ewGxXGeNSfcdNF6sDinjpQePi2pXjo9XegBAWNRYrfJfYJ0rWBJM7JUqmIrL//30kOEoSm/feLjS
SWxU3r0ZyfBGDG/V5GpLQ7AAxactXSQI8EkqxuSyeA58lLgeF4mRrNynKDwywOR6Jsn4qfhe+FHb
B2A6yImE2idU/KzAq7R4AkrJStW1bXIJzkSU78pN7Z8zwjJar65j1KBtI4OcM+KCvhkjufRJkA6g
IuHOl6FY1B9Fh5f2UBduT3KgYOL67ScLtg51dmL//jiJlWnXPmaKS8g3Es0DTkkVYtlEq5t0JqII
fqQgC+o8g1mFWqjtz6VIlNMSfW/u71KhBzGDUMHWl/eVr4Qe5WHqR6f0mky08MsiKN7EKbboG7wV
9uLvpB2Fpw0ghc+oIj6j2owhIksIsa4QmV/kaI34b/zhDUpl6rmTpTgryrJ03P2szcKVkyaVXbjU
oadKAAIRWAMY7UqI6wJgMSCoR6rKaMElIV7GBI60iHgj6IMQCm9Lu21iPqIKTZcPaQwWw5aPki5U
RAZSwmL10I453+jyYZAzeHo3n7kicHovdr8w2v3Y/TzqtGQmzzJ0uL/XQU2J6MdLvnx1+NZN7Zsb
6c0rQiL5VR599bZvmXsjxaYNuhsNXUCXLLjfMyUJi/fL0RwC3a4zJ6op6WXaR6rlghMaboUxxZf5
YTaPdazkXvlb1oxMCl1DXogDJBwTJ9AbSNAwtVLgDQVHs6aUflJZhkH4IoKIUIvje0evftXzGllI
yV/D/hYsTCeF7nJrG7tMwDF5v0JoFpI7JLqqvqYXdU0jQksXFxsPnj/22+Vr0Lwo8+rAwRbmDMZA
hNPbD0JxmucIhgRJo6tmTafdxKPDbbtKc5MVObzp3DNEOHhKo6gtLt0yegnoeslGgbiTlnAQegFZ
OWJqX/thXa/euMz5+VcA2Uea28MmGhgaGmkOcRIYL1rtQ74HANY2NdVkO75GvhRMUq0EQHo+PMD6
j3JjSsCHFholc4YELXu6OLkzrG67IdYnyQ386i9yHu7QSBzWmr54wAxn0ESINFKxLufnFE0KA9gv
Bb7jLvaEqK3dH6+8vLBXcTsBZEcMZixWSLkhajhfY8p8mSmb4gMeFEOtkysb++5skKmFp38gDk6P
GmMt+8ZH4GvwGSYtqWuH4rhmReQoHNBqcZwbNaBsquwhKY9QLRPMtxtvsi8n/+W8SwyKOOSXz9yw
RdTfb5/UREzl/CHh5JJgNlbmWDyM5vkDeDVNYrVwfTW7gh4CADrfeceB2GH+fohh3ksB9fsjeeRR
lENYYErQHe+PkFbmG3cIza10T4zOZkjfx0TPPsNazMcBJ2AolCgNo7eHmH+WGPQlGyp0alhwQRo7
lhX2Ma3AgyW7ESbzzCHBOhps0AE1tutjGEnXQreWyae/S2vPqx7hDV3ogsZ98MvpfK8V8ygNvBdS
PSQFoSr1w8FsJkKaZeLRffuWtJwMygwee/D0LoT+FttZwBl4BduMTeehu3Kj6TH5s+Lg2gTj5maN
0gh6BYl5ZO+ryAQ5YwQzOGJONPf2Wx8c05nCB8OPcE5PpahD0NUlHyIE14jlQccSq30TFAFnOINI
jaYAtCvuMDR96lUO/0h9Gg25Dlz2DGTHGBDFySJ3DEdp0eCPZEX4nXwo5hGfH92bzUYXtmtA43MR
IHisfrzrtOaslw+Dq+dJl3UG8kj4SfiBAXcSZ9MeypSfJNgL//2z0L4uLEVClMUBwdkbQ76sFvPA
WQ71CnWpipzdnBwPXNTgN/epi2yh16iQK8osSLObSTznazJfiUAbRPmuiDhJlFJeGz1uo9Mz+1Dz
K1w9EWKBZoTmAy55BR2jKRgbQZZ/CE08pP4RmMCBl+wypqmHQUM6UIm6u3xFJuUGimYXzbdbVOI0
87fa8maUfB5T4OIr881CgL/P67A1uQLQ13QbG7vOD2v+Wi2VMUB2S173ZrgEKvvbW1cE0pk0H/xT
RQzPfrXRPEcFCoe0y0zTl5t97Td5aXEQ0BbtQlKAyL/cHHoLwoau3q92WpFRQmKCZsPSKQ2fO4ra
gL9AxaOmFqH6TQr0aUHd7ARAmvEdJi94ttiGoliJMsazQC9hjRiCFKJUhj7U+Yffhdd5zyWr0vdP
bwPBqZw7gxCPsy6dzfdwZFpz1xtJDDUipcL+WHayx7cafqKY/BOOxSs1Odw1XkXzFQVOOZRq6gEl
ZG6iIw9QKa2wdfRWdqp365Erbg4Lfvjel6Mo2DRmdkQl/nn3bT8taegqyKBAuCbA/eIXcpxElYL1
Roj00+oCgXierG2cOxg0Bv1UxOEDBpTqaz3hVNasYYpXB+apS76vLqUv+6OTwfN9cAlZP6eY53/1
obng5QO1z12N6zWNWwR0c6cMeSm46bd+04fa3PaP+3Zee8bMSa0ycgzW4duhRzMoU2v0GUIMpXUQ
FT/BawoBmKOp82Ic8UJwTxmGs/loyYcNZlu83eO7nRVjDYQrA3aPBnN8m5HHdbCiun9bRssKVQBK
q5W9juCgnnS1VYXjapgeq6uB0m8J6ILsYXOa0HYKfGr/ATBhC1J/lQaUaFsY8Mg++7ulcdZIL1tb
mwXDmwx0Y/WVdUkcvSpBjCMtZpC0mHoGeVvrv8RAHYM+20m38V7Sh6sqAHNjDC/K2Ysohb5EnydG
NnUvTRUeYvt0axqXOvOQURRKzJXQ0LZKhFYTmXwEYy3Cn1UaYF4H7a0mtOXVahKG+8QhbYCrLU2H
rkQXjI1zSZaYIJt7uFusU1Bd7rVkzZYYwI1O6/Ns9FCYh5sjd9zq/yCT/3fUc1QZGLDf15L5pjrh
L4FJ5JN6E4uBls4LpvOBUpTLQGJLymBw8KIBN56ZZojUFKD8xrf+/9kBXfpgWWxak73kjAa0pOeP
mkSoBlDH/gSdmI8zjMdlh7frkqmUvHCxiW3H/tj9BATuM/jJYUu1w3a6yTx8dRR9DOOu9PZ/UTWd
dsw5o7WOMvR3NzEqxycOuMy8D4R/DOS0dBaGxZta7zyAz7gzuUtK93ciEKCbpFO4rK6ugCXGjZGF
sUpDWSyIiyNJewR9A4I3hePwbYOXZDFLB/lQLUWS7UvU2nafZ4SUWxIaZWN8ILrp3M+49oTdTqpm
z6pr41iUS65MC1fgQneNOB7GG3CflzymN5jkvppHsVnf+O+Ls9A73DaIg99P+J26BC58J+9nHqbp
M7ZHIpqRtE78zqZVetswkOp0YkSf5JfEE6ssjWzHdM1yd4OMBmYDyKYDuShS92w9Bg1L0aonQsoH
H7mXq0aNjcKJgVxEDhFLBXPdqbDCa6p37WuHEqLwkhiIcLXGvv6PbwlolRjeNnFGxRg72wT5mYap
aaqNWKceAawuYYMmcrWoT6JVTQciXdf9EVO7Hae307k1/EXLTewySC7Yd0BPa3BYT+0lDE/WX8tP
X1ts+Fb8DkawSf3dusTtZk3XSGhfG3LSWKaehNZS2jxOqZ4vVaZ2Hc0wJS1jUz9h4fZ2SQ3PggER
PB4yGFqJLIwTtKUJOnVOC9Ea2Nffs7/rJEVzbMt739/o1CbJ1W9jfShSQGSUxjm8hnWW6tDoaBMc
bvtD3PDV+OPGm1dwmMP8VEfS5vyVwMD5kgnwLXyxK0Km9NCIex2ixZm22HvYsKgQjiK4R3p/VzzE
mc82Y5OnTMIkf3DCq5ytUNXcMIgahsgp2sncAFjkuzaNbGWSpN+kRHzKC11/lqIX61N2HrQf0Mzu
eTeDHxhv9gvw6A75FcUMNhc+/05fZL8g6r74veHERIh0ZPGu8tnmi10Cb1Ay9e9uVYHiSia8E9aU
XQnHVcmiojLseQdmuSLyCwGCfK7PTM/7mt1dl1XJEIOmr5OyJFgl5rs9PCFNapDxDeAviGUwRIpx
iUNMCRuY26/3ZyGLewFJY5rp58/lhhQSU0YSRSogQuHBhf9XYdQOQQv/Kfep+6lSZLu3xqvDLfxi
v+4aw8ScyXxjqxmD23SeerjecNUk6rvhydQ7MTIdIH/6r1OC+agqbbJQLX1twZQrsyPWhTjgThfR
yXyHPxosCR09lbNE8PUKZwjzPzmOz0S6w9Z5Kb0ZQNEJtLtjTD+i4FVvlQOl7vljAXQdFYIJ5fq9
mW3NARDISOUPTF7s43lh/zLLgYjncrKVUiCSqK0n3YlwRDru8aZ0/ytHWKAZZmFxR8dHCDLgf+Zx
Dou7jQ16Q1/yu36ZgcQO4rmM3AR9Zkzoa00+Tmi3rQrct1NwuH8CU2QIZD2hbRUM1t/OprWEoM37
XCUovWRCPotmpuK61P+l3gp8J3z+H7aEBYBW9bvbNi9u6EE3EM1Y20C1YMoJIIzRuNrYYf6JQ/NP
GQEvu+F7FPqK2MEPJqyY7nLQcsn3n8lBk5XywmN5xt2bHbzKdHwFa5YFPdJejvIOmeNIV+Zp58ZV
mfn/ebV7czWVHuKjwZaq1Jkxyw3EHFH34d/ymUID3W6fy+VsXSb6QrK8dBmOkcJ4lYGkgcpImGJ3
fSwwOQFJo0KPYN7FR7GetP0vNxPFRBte1tYsCmB+4nusG5pHlWb3OKC9LomTPxffyT7SK3zXtXEf
zqtMvd41WAcBu5BWexPSE6V07Nl74m1VIy7q89e81rlthvWP6tFp73JJUKzZ8AL5ioFb90665OHR
3YQ0UG9ZFXwlICp6B5nRDABFJtahYBOOzgMrGlRH+wy6T6jxDNpVga+od4kKFwB9ToyqmEhRxAll
r6vtLK2bkulBAjVty5uQBYcaZ8KDUyyVLdHYa3H4u9L7LHH/BzyRc3dOsPUFFrTuk/FWH+KTazMi
2gIigLvjf/ilAUj03NtGlfMWtsn45N23Vlv7uRM8F1K8X5zbcAjOp16C9YBWvNFRs/Cx9IR5FuCI
ixWqVJOywXU+YvaPtglQPRWh5p7cSG1UCtKorFBwVY4amO2FK6oTjGdO3f9j49uQFWvANlVbNuKl
ykCdrcRz/kNJuxcBOw+NfmF3KCBUsDmcZXWalc2+VM6zM7nRsCUjcjvmhMPG/J47V/zR3VFBF6sf
4V231wTWNg/wzNZLJPmyNXcV3dDpDF9Y78IQvcjN8krSRvmCgweKT6l/kpECYscBY47UkZkcaAk7
fx90qXkQ1CDbpkM27A6dzr5U1qgSQBqLkitQvMMn2HtP1d2/bmewyag6A5Hlst4D66bRJMqsZKsc
qN5L2gCeRSRYTCeSzthuInsQWa06KBLMGVsdDY54EKgfnf5Jg9KcMVyYug82TuuqX12DOv1WZNHv
Y+vZdvQpm3uHQ1GoGz+UCP3FjnvAJaKqvoDgIDmv3pCJyv72KL0B/ogFaSN9obMLcwkGEW37YnrC
phNUMtfk/YU/8byn/nTYI1gylnm+Tomn8m6g5o2ssQZVVIqEp2UNvQ0MX63aK0xNk05Lr/eDu4cb
eOk7PA1tkagAAEtruanpeV5Cm6jJ6BAysgQcIm4qjhZvW8QLCb+6Fq5uZltIwLQPe9ppnRthcBIv
YOZBqYc7/5upGtd4GZc+lL/1xGe9rZGygztTNI70hymfb6hlT5ZXoYHUWFzWI5QITHCfV0K5AcPD
GSgiB5Deja6SP9xNDuN/cIPf11mJPn3pnW6cOztjXdU92Sm1n+ZBbkiKNMNkQIHdzXwCHhgmdE9R
QICi/Sd9kYCkFF0tuhPFe5u+RtcFF+iMWsT5U/0Ht9CTFAMlkIRYYX9i1g82cTjeBv5fmelzEF2S
JIITrdauk16g5NAPEcfHiCe39LBzlZtLiZ8h4aT002Z9MFJPRW1XMDSujqWTxTQnAL7l6hyJIUld
mB2L3vBj6Tt5/iEjvB+vmvev3y+RS/ZEKLLte8zki9vVIpJ/hti3uSGpNjRizsBYDiNIH2haGsVL
2eHQXS4nFkb4DihPXvaW5m7Wh81Ta05sgW9qTiRKrDgDXvdFja4oZ3pzL3Ofk8Mx1DDUe/01iSjN
Ix9Yz+E9q6bznKTXPJe/qTTdwMLl5b1wkVt92Fq0qi8Vk8FKf6p3nIfMk8V36fr+bl30T/Sk0UTB
jfJNt3mZj/brdTenF4mCzQB0rD+2SzW2l+q1kpykBxCz/mEsv+Ug4FnCCbUILLLHxH0EQ+/Mu6G5
YybEo1+QTWfxd+Um/SMEB8CvbB2Su4C/800Zi8ExLdIYNYq/T2P9UBOhPZZ/qVlarBeBQ8Vg6nlJ
CGsgurltwXGoF+498Lv2Q6bFi+AGILprJc0AlMA1rh/tsFpOUJPrjQ5RqVb49EMCMHYrtl7UM/BI
lHia81SA2CfCSXkiDXHU2cuQqn3jdG63w9yUqKt7U0towvhdDXD7CDSaTAKjo+Kz4nfBqnvN7Yob
xqQOSamAqbMcBL/n4tLTGimg63r2HN/RWHJfBWWzHNLlpoThnefjDEn3qtiouQKcJ0kImsaojlX+
wbbfcSDD2Y8Z/PAEOW6X3ZPy69o+ppu8/cCJkTHFtrJsI+06YFMslXSO6hcIa5IgQC96xIvP8mjq
xDTh/antDfBSIstj6GyYAhN4UfMyOhXXGBEWD7qtBxpbq4MkGPQt1RUK1DeETsjgEXF5DRhYb6Dn
DviSzKvgI3ythGKPcj+dwXjKPJug0rb4mp0JKfEgj6RXE5OZ3G6SDS2h4ay/HhBMj2c/FwgEFQGj
7A4tg7k1gE/U59V/nQsgm2Rx4LZwPqUTHEtZ5wR5q5xN7kTKtVdiPgDiVjU5w2nPw2Au3Ei+4kEc
d8fw4dD3Yg7KmrykPc6c/QrCtynwSqfZMAswZsaVU9MlUmD4gU9C8qNT/GO98VuI33JqKH8rqJVe
K+1Vtgo0/v1DJZpHMcaRxNB+Yn0xNQzzqPRD1MxGB7MAcF66MT68IecED27XHpHmdvHRDDnffMkm
F9bFryyHgkJjmr8dR1GAoDhqT8zDVkbwrA4Q+4jqXvS+ARK1bIgDEAxNgDUUUjoorgmgzDF1oUXm
uC1Qc/gFVwdSjEL6lgISTfPMgEMeo17BQ572AV1T0ULnwkyFKWKRxSpZ5mg2RpDongmjB9L/PhrN
zvvhlqpa6dV1uHdAeshzIoLIXHL6t7Kt35h3jgjVyAAribeinqYwc5zm1s5A+L+0AyeMga+Z6uvH
YZIYQrDZvaECmogIpTuv2vL2+k7XsicgfQ1Ss+z0KF+5MJ9refEwQvYavhztg6wB9FHlzzXaeA9k
a8kJZ7wAQaYiFvTr2TlLIu/WT83JFf2WFu5iklidZV8jOhEERKk0RjH4Qsmv++1qfBg3MSu8m19y
Zhq4PJS+wJpdF/vOqP8TAlUPGMaU/wcH7JUFa+YbXnlor9Ei2vYsFaEJYCMhUZ6FRciM54N+BLQp
FnQRLxmUftNQmBmi+YC0DOZO62PtH6u2QucAlMIQ44q1hZLni0lD5TSgVDI184Z4PA33gDenxJMH
42jVgk2EQmwWw5z9vqyndY/a28BBnsJKXcQBXTxWVc1zDPj/Q0Bv2ZwAeizcbH8fdQVvEl0EtJCa
cWVVy0ECEzch+tAzBy0Wcfb3cVSTjEiUfWyBwQ9r/0KmD+twyl/S1P2eypclDJY8wJkbVU8XNumJ
3IRAbZSPANRFu/rFa0LVNRQptbem2pBHb7vZqmc7SGggFjbobUMAYsiVhkh3e4pXPDJU3pn2+2is
A4axRNZWhi25w62k1dUMqM4od6Zy1wjTOz+bAqchNsSWfRjQe2KcHIkfsaz/RPsYuFjnqkVgS2JK
BtwMbqcoG7xCekxJJjsO+lFe1pjHMKbirTLaw5/ReYpbhG+aHz4K9E9hr79Yg/hCZ23tZqnyQTFB
j4lMkIHpYZmF2bujwB6/QB0K4CF/Dd86LC4/YZXULZfosfgO35wKxnSFPakZMVet5px/AjOdx4Q/
fK5xko33PngoCEVSB9O1xcuri/wXGdcxLlGTlHWH3fSkXHk1aGh+zesTL/2AXsiiK0so5LGv0EdF
PYNGfiR2TBLdkjMkayv9XCS+zHQA8PEUbSEO+bNQmi8ANpDc4gFK+E7hsOg9FD5PwRHWe8Ohd+RA
JZYTz5ljEtKLD/wQsKYg1SUXcmH6Acbs0AUYN9z7p6c/MFfTfL80qZNz0qcPffiRDFPpWcz5c39L
F0vNoAfPcVS4mDLd1u1dqNZ1wn37z1bGIOHq71xPSN7MLQV4U+0Q9t6oNUUEH8jRBNiQc0/7lIUP
tbf7aecPPkyAGKVZvS6Yk6+KzDi9CJe9G4sx0vbvIxEXt3d2MUWi2IoD02JUIVr/FPzAC+Zm1xD+
yapv0+6e4axsRm0FXzirisFB3Vjg/SWM/ybDy7wMAigIn9oY5XZulCULg/6aQwPZIHYD/VGiq3rl
ElbsTJG08HrhMZ7IJDGRAU2I/5Ncj7dm3pL+72UybjIrK1JYJUH4LXaSLoYWI/whV5vNtO7e3DmM
Zi8CK24xiUc7h4+Bl0KGTUwOZsUBf8hb+fAKo1XNFQQKaJYJWhZyjIZbhmR//foO0bVIQOoYa1KD
JASMibJB6G2m1ssnzFVISkdO+9KGcwCchaZPTCcYOUZQoUCOdaW5PusG/LQm6p1Zn+vao351sZrU
/EPUN7kX/jL4+kQTgXzEIJRWYJ8pusQk844JIVtitL4UAx1s3FFvhv0rO+KtCpXSUdpwptR/Go1i
YnrIXgE46ovOd4RRAlvelA9F+NYtw5IqUON4HDnVY8nN6PLlSbm/UTRGdeR5E7P+RM3r9/mBhpFw
X5QV6eN8B613y5lSVwfly+rNIWvr7jleiV55gKoNi2AclGJ0++ELuHRwVi28WXmvMra84ARkwv7s
Mjp7XvFc1hryO7Q27BhpaObcqxCUNG4jvJKObnjAFqlCurn39T+inc6U6Pw7PFMUe5Ao83ndR9M5
tTG1OwhwFRUr1t32czGKw4qePzzQrgSCunlgQBAEN6vXoJwPk2ps2zt5qpszLdWe5PAOGoh9FP4q
pReIyPgXjrIG+W0A3B4dDh4z1NgMTTAdolrrox0n2RuM2HWbtWhieg1ALIbxsGHlJpSLHt2uSZMa
WPV/gd7htHFsFLej7lTo/ilOX9OoaFKZ3kS8eFugIK/2noVDu6EbNhiCk8JZmtWKso03kEDn7+gn
E7laPCur3PgyQQlQkS71z4gxcgbk3UITVDLFqxuD5MxWKbxTQT7afBT9SeDno6WDgSIGBruoVNHd
/7oXrozKd45AovNHrzfbbZ/cU+AfkSPrlSRs93YUK5M+M4GurHvHouHaPY3LgANkQNU7TwiHqVqW
bDf1AHtETve0Hmpb+647VWKqbXVHChiYdeVjd2ODmzN0Sd5EIOLQBgv+f67zQcVIH6Hw8ewz3U01
QMLKaIX2hsWf/KkBm5vwcbLRXz41t3eBXZXQYOktJnYUT1h/lJ54XWWpdFX5wqzqtr14rzfkGlF1
QvSAPWO2FwuDCyinSlSg2rWhXt/7Ya9jWXcHqP3n3I1plgs94se5MwcGBCz98CaacfKN744bX9kp
Buni+DT4zdd65bPHJKAvjXg5DwKTSgpI7Gy5bIaDbbITQ5df2ZNG5ioD85ReJK1C+fQrVh4PAmvW
QhiRwdrsyNmHNA2E5n7DBlBDDyHrhuwqG8WkmUjW5rbnxVCgrcYF4C3rcFV1BsKcSjzlD1b44PHI
x9bsECw8e+/+LdxIqoZqIm53KFTFC/RvlKDO2UybgYsBz9FBnj1ifZHtjrl2Bd9Ekivx8zlNCM6t
0Kgyu+rj+5m0l9eMMZ8iXreoCJcEy9IQO/3SUj9Fx6Jv79JTfIYE7Scw3TG1BOuoNZbMZ9nmgawv
FNmhzOr7kDiQi4LKMfulvnDcYEfdVp9xYtrLZh5cD4u+HXzYeAs6CmeRQK8UZ+MT+ys7RMZ8Y4hZ
NVtVBQnbxuUJZOSxMSokjMEez0B0t20yvYq8QheHA9aGxBONPQxRZnrQIW5aP0078wJ9yCzmUVM2
aCdwu1+32oOnaNPyoICAINB4C03M5Fncpnr7QCTGGZXIekiRYl6basTnGnpi+lRdU9OiptAbE54p
WRr7JRkTQwRXeZFa3viJiXyFZOF6M9C2gi6L9W6uE2Kr4ZRiwHzSKXABtIxNqGICXp8OprWq+xGi
HF3asnx0DAqbtn8BhywSpNj0vmv5OEg6iVnYyP/ebADq/ESn1A3y2t0zbjM8nv5uGDo5/opOVN28
Z00sR1ZkfOwkHfCm7bQCgv+x0/hhTUxaxJUjMJymmdmwWBPsjNU1wuHlYs++3GGBFxXKB6z5cUnn
y0qs9td8oKFGMjDJFPfHOAvEUlOL2QNogMPlXNKWBE1a4h3Pyp540NiyP+SJj4rTbSBiPxVU1BjC
CZb9RT3QwGFzD3JMpg9fFwyMwLAWAUtBcG4p4SL8tCG5IoK4gein2FHB+o0GkUs3ELVqUy5QM2da
dyyiNWubgc+bhknoQ3rg+p5rac5qWT5k/MayVdxXNOo1TfSadwPX2FbnACfNXomS9bR2VhVY49IP
YleiR5JkcQEVFNCg357/HF/bIBhWr7k0vrCIXoOWER08o9iGU9cTPBF9VUE5oBC+Z02tz4LniSv3
GRnOsbiYIuW2vUFm8+s401Q4ZI8UXoKQICW0UVCY8goUGgFzz9TwM/3T9WWKgNGVcUCgZIUdXXh5
7dcrmhSUklwmU+3NR1jbRNSIwrxPoaOsE1qMAKYk+5zwf/H6ICGLaRSZx2iO/lqilDYpBUXhRhpm
ULRdfZ9YSar3g/5TelD1ojO/TdI5LkOA4WvCuly4qMuN9vRlXL1R/dz9X7L3e83s6X9sJefG9QkG
A3ZT8KXVMFHmXbmzRVOHR01Rw9nRoObBuyE8/8ngA1BVB4iVuZWzx0OweEhXgHo0XMfNiMeKXEI0
PDXVOsRg5NqRedrSK4EjBMr4mKAzPSzC24JGJwZR2aIFcTevmaEFQq2IO7826mU9hfx6/fUG6A/8
f0pKnDCZdL2imY1SqbGu2FVIoAkD/ii/cngOJSxsYp822hKb7xzmJDdueWSpGvf2UpJMFIk6dm7T
cnFP3KOtj723mYEOa7JSg7AlGhYWMnw6cByAnGBt4brsjpNxN6Mqe5qQFM0GrwCsVbb/8oS4+iup
EUiq//J0VvfcErTx2STe43TQbUF4Su6POivFgzpvmDag8YeZi1xc+5EL+9MeKfiG02Fh9olJKGV9
LahUYnHnXN9fem+hZISh8Qa8KBuH1x9tWRWpaEwp1MJWHf6nqNNE0anHscc6vliq1kMzvwvGObx9
bb/6DeSft378AQxyBo2NWmKfyWEPxTsMOKb3OZDVDlZnyuSxDuh8Hr2ZD4iAKVVjW8BpGphRtvs0
zX4phc1GN2O3aVb6QVsO7meYuJMhWh34r9VTQ9W3eCdk7Sxs6OLyKv0nLO44QE/OCQ+aTiK2J/dS
OMJs6lX2GKRilglyHQMzSKw91u19vYv1jiFAf09OuutNqdSM6Kqbhy9f+IG2oJ0U7pnQuFz7pLlV
JUSDTm93f3rr9hZj5TwR1lSRke3P2pl2g2E/GNRbw/v4WyLalcOlVIpBej/3P/L5xoP26I+nFjao
e3NYJC9ptIjBiIMOcDNTEDaCDoklPJCkOkl7DPO+Cz4c/zoQRl/1DEb1SwFuSklqLLUrUYxOEMEr
T6gKzaT/NvX68kqmQTW2vOdkPOXCghL21h6CEYaTBnH8NNPZtXvvuQhcjqIbwc5Osieln+01HTce
1BQ83yAUyFAK9ca3q4ppaE2V42/wW2qwbH8BmuK72NoIawZPHbbV3iY+C2jb4bt1S1yn1OGyZQNs
yXLbId7MeKkMAqa79cRhA0pZpWVG9ArWg0tigzy81wpfmm6jAGrXqMx74NIINVUU8TsJQRTcxK1o
vcG7129artE8aJqpvYKN0xlWOaizSgm5POfgJ/nWoPh715GppaafdIxZJAJTWawSc41IMf84MG4f
HwuhOXDup/6YZEUZZjh2vYtByKTd0/llY7buXzcBIWZQbeFbLg65ubCda6TQcH79UDZfmRBkynzq
aFo1XV0+70srT5/KtuavfvYBLd0PvuIgorDAQv4b5Op7BIcFU5oDtda91atEJYYeKTNIaG98Ac2v
D8DyDuohPUpK21IEtGQF04fC7yqcW1EXDkPmmweIw6U8AlroEEtT3QqY4KGLnwWCAw97D+/cAFZm
2bwi+yn34ktwWZciKy+Zjp8aAmO7QsSdb4pE+w4QmpOc3mpGinJ2DTol+s6H4ILrc3Be4/VjR5mv
WJN5wn+NpXEC17PgUeGAJNm5EZjBeQkj3AugEA1ic5sKCYR0cH1XzFeh55w0ZkGNYb67ygrYBqhv
znki1gbUYjZgwL4qt9Glt86NGxvprTHAOYBSq4mIg7nqDvQk0/b1uCxOSZYGpkC+Zz46QPasFtXV
jpM1aWekrvSXMjlJC+hO/uixrmKu81EM7v2uVOFtseDsFQZAwSMzZRgiGyShq8k1vceOfi208Tkt
mzLkMqL8emUNakfZYN8wLr4NitDT0k0hBzQQDe9lo6ExF3l7wx2LeU/47tt5dpv/IlbsM3HcsAxN
3Xy7P7wSGeyPsc7X5cF3Sja+cybkpxct7iBz3Lw9Nycp3cK4IGfRyFESLu2yYtp2d8ghFcx6WJ9t
ce7FPfC3dvFCBEHkGlYzNlHeu/xuf2wI/nM6n29ngPo/J4YeSA8O2j/AgQLIgg1usKKCJcfuD7RC
UyTFiJ5GtPrPFxwuyj4+BKqQmCzio7A5dwOIyerZ0dY/n4zcv0nh3z5L1SMXfOacS7088B9zNXxS
lFNPRM/OZy5OvA0qGsT8ft6i4DQPKco884lb3RI6vdruuU/tJlSv3Xl17z1iTC4l92pTWPUSPvY/
tpArXfStAkLMkoTGxmcQaBRDecLfjpZYml5CrSoVZIj0ycA9SUd6XobhYaAdkcv4Gupa6XozHJi8
vNwkOFiPVVbeZd9LDisx8DCngTiW1d1zcpC0TPhso1Hv7x446+5E7FPqbK7+99RQfbQFaSoDFqH0
VN5rFeYTHRV0iV6Et5HYGQLNkBH3uWqH0HxjJH2pDQJRRVSCl2m7NKUQk2Usnekj7rAfj1Jnd21t
vG2nQ7ZE0Kpk5NSpfuPR4IPN07JqrUaDA80W1iNMgml78hkabJ8KBst6nifC4mHrPM5n2AIcuVqa
P37GM5BOhXCe/MKPE4pgh4eO2wm49meynkif5coZQ74FzxcYEwMssqz3fxz6yLZNQVjp37tryHVI
jzmCA4U48xZY67ev92Uxlwff+rLobftI95MaigpeOKrNfpiS1GU7EuZD7b7HJBfsXsrisNnufNYv
UeTHEg0Y2AkfHWQr7T7ngQMWswXlbbUwwwxolrFX6uvUWW3PFC8sS217/NQfygeVax9WzshKhVC2
aN+muML4m3ELKZmoRaoZs+/6MbHxgp9ceSEeWkx6S3/pKs0PXaaym05thMjTJeTonGtFGix93dSN
P8Fh3Ted+JeiF2R2Ap7AaR5ttUsJNVn+Qh07kSu6wp3SYZc2V558LTpGsI4BNUONzICT5anjWf4M
bz7v16aOM28JUtMFFYqfAfnzyHAaGBzu0p/Fp69mvjKBTcl81dshoTXbNxtWYHiIlcEE3kvZg+tI
t0nVurunps3P75pJn0VpJ+QyfshgVVeDPEqj4FuAgvg6b66g+z/68G78qUCQwW46FqTXj154r37c
av5yzh/77Jptekne0gudhmkiwaf1QYfryKK0EEpNcKYWMnjxr0JZ1E/m4r6kALmt+dYBx5Vbk0o/
1WMk2s//r8rYfNcBJR+99v1hI2EGrihXs7AjsjLHIJP/GQPQBx+QyjYaLpkEi3sTDxoMYzltk8YB
RrL8309wZfyNkdqwmNPOAcb4Vy+ojyjIHMGZrxdUh+PWGkUnh7pAsGkMuQ52fzT1MAJ7VtNGBanS
dLDBvkpbcT8xdK8AzHb3wQBLgqHUTmR4vlmTtFQU3XJxDILahsMe8QiicdxjlGm+E2uW6vJ4OBMq
mQKAvOjtMzsileE1kJfOuBpn2qxh9MLtaOw5SPEJyHuf1VGUpNOqKR5JPGV8hYYULV0WnCPY/V7l
vgT8wnnh7+ESz+LSQWtw3EKL6g+A4J7QSOYeWfY83eBxJ6RqL3XDfl/5falJ/bT/Er9SNbdxy/b7
Ec6yU9MgirfRpXml9KASq9uT4rZtEEpxNMV4wRu31quRPSXrdVRC2h/O1zZfSBCA50P5gVOwAQUI
4Yp3+9Mfgb0BMvMZ8pPBigMwRY9GK0m04dTf/iZNmSoHT7AeOQo51tFv3N0voGo4u8pWWbp/j/D7
EEiE356MdkCaIeUPSPDoCZAlFPcxz8yeMJ8tuEbvijWIxJS6WGdIkT984fs4qT0qQbIfgiNol/VI
PWjEMNKQ4D7ZE0rWKqbttsyHYt5U/VmoTInA2oe0UYfR2SzVDMXOEmH74QPqc8ywPvDfvf+o8IbV
2S84XK9LZYzDIBmNimT1eqjbr5ip0+j7GeIwSmC5bYGSDxkja+Xemh9oN4vZ6IcDcbOHsJ1Rlisq
sc3hm4klaf9LuYKG0SgLm63kl+xc+JQKBOukJEudOXiGvCiZLj1misn4b6tH41NRJmNbsXBkR7EE
4oKuJB+Bh9KDx+Ae4srk3Wm4KhNM/+YR7Db/7oukrwyyvAq3cJAVev0O/QeeYc6n+FrUsVv20Bx7
M/bajl9OWO5TCiBBWAPLD8U2vPKKSLT518LmrtlriuQ9NfvjPqW5wdPn21XVmUTPKk/mxzv9q4fp
1p/UHZvKAv3t4t6EBzWbDQRzjcYKksHEYVnwt/sPG9NU3D4E20EjAw632GcBT2sxytMycTF1g7s+
G6nVVPncDa0egF2xb0UjH7U6MMd7YPe9q5tnYq5Na4qPjVgWR8JURQ12NHDzDX4YnQsWO1YVlUau
qZZPt56BtZDQOgTtRDqqseCq787UuUUyxOVH7gMkU+5P1FC3r7VR31X5yFanU5ZGskInBAUfoIN+
IMm9Q4FsQJv9gxk6WlnYXkAkEEGkLyfZ2wg+PJtLPJ1UCALiOWvf/tOxu9VD1xKWRFQwTCBmzYZ7
lawd7eT5uIKBqOJXFQTbYK4qduxdPyZSjUbyJSxXs3W0gl0eEHlnBW2cSEfPuyzLvIvaDa/LHXGB
hs4RPyrOkTxHvzZSUCHLH0AgtD7ZfqGoO8qLDmwJXO8dyBCUv5XiHOT00vlyOCLwGqjMiyFoJJKc
6NoU8C3aTLfrhSicF9BzXA+Dq0rZnrNSSMpYa1Uer0A9mD2Tf1vk/ZpaF6FM1/rhhRFe1ymVD/LI
Dy5xN975TrWMRDo3ulB31UNRKDFO+iIvf4UU3muHr0HadMEMkVyVmz9hzX1DdWVA+G+uS33S0Jt6
jt8iwnI3fvpASuBrAEoV6huYKUAQAghf5v2S/1p85s8rn2TmAM3BShxmSKFyd+NcWiOTnyIOoKPW
NAVF3kM+dEwHbVVnjeTHTjUa03SYDm/dbaMNIGKP81jrWn84s+NkApTbhUZbvk3YH+PoXPHc3dXb
Tg3fLvIB+oM8triHHoqldtQCvHvFnVqbFlSfXipAQXpqdCKxhdUC0Dzb0GZ4XZmtoABMoAUb+5Ng
vvWK29D4RdYSnEHz/dr3twiSZn31ZLU7rAbtSTqoAbMAD1H/QtOEj0h2zxh0iwaOZWHmlLzQ2dN+
MslIby8YDibjOHmWuFqHgSltBJ6A1oW8EUazJ1+kWaQgkLh1gdt03EU7ZhxtJpyr3FAN5Op1f9+O
Zjsry0VVSKPCbnrnZPVqm+Y/rMFNN8SLYM8HMzi/s8i7Wa0iBkm43jrE4YcfIqGVNTVYGV8JwySP
jOAcrpWP0Ve32lo1KZ1LoLAa3Mmu1TP1omnFRVcn0n8IeCtrdmWqGMaJJg17FI9K9QMdSGvmnmHp
yUMsq8+9plkDt7TiRmJFjp2HyifRzSzdaFxgtt8rvTWYm6ipTqvddT1PQfDEQvJcozvZr/iDXza/
8tscNNKi/QyeT0wlnQO38oprdLsE+lSnUrmpLqSzJsJT5BRaBMSsEukpHTYMu1eB7+zrLcTVYnLi
CQns7K6atdn1J6LZb4F+nxtlLIB9tGJX8ie9kuAbtMMa/Pm6pNwlC5WTnR3eXS2dQ6CayVSoacZ9
T3RvvQqNOFyGxBTm00HbkMGnvkf6jKuJBgeE59bnbbwRLvXehCs3JmbPhfcUC5vGojIoS3kooJNg
lpxFlKEbSe2jF7H5qC3dkmMkviLwWy/t3BJ10YwZv/kQNV8wgqifUKkzLE+fU7WxTDmbYZsIPq8P
6zoLgkpKP7fAvGdIo0EIIxQxKVJbo+gRhyY2wOWqez2lT0lwXmsZCIytIHVdsrS3YeqDABEjdHMS
l53FwY9vxYdQ0uXkHc0EdYvEQZsTxvh3pCrkfbGsResNBzKwA6N5fNoJLDTRSb2+PI+jN9Nq2/9P
A892UDgfqvD/4ShPJu7g5uRHAR39utgfTPHQBP7a6n8WSZN0vqIF4eWfZXTzcRd0P9hTAX3oKywc
O9VqmASitvka3RnO1PIrMOJ8WUnm2u8tkN4f0/ahz8clidzKi88Il/HPRNde0rkA+XP6gnEmvEaK
bWlTOZrIY8NkyjZIrx2nxEwmwPI3vPBZz6UN7Gvk3KprVriJo5i+WzGtcQDcjKrIzF9cRjrcORpE
+By107iqzNpOMmiXOEbkETJmhUqDKIkxfevI7idVBUaGnqavMs1L1/gSw999LflYwzM8rISy7N1E
emLDLHc8LDfxM84StSbCo24TqKolMD6Ki90XTDEk5sQXBsNvpyh3pIG0n07NOmSKpf5+qvqAKFIw
9ccFz470ZD00On8SAOF+Sm4ulnJCS6FUls1ypcpzz2ucf7TS3eGDb1hklO04o0QfzpxfbCZpGWxL
8B0ZrnvQw7MVFkBgIB/+IVS8bHwdTDPX2KLvAg5jZlYKfxgdDE4pZItG0PKKiGhqVk23/b4b6CQm
RIGBAamCtbEAYWuSaXLacZxZx9gYUWMyteFermI3tWlnjSbx/YcD5gi2g9tmHQc5IRGZBgRbNJcx
z1q1JcvtqjoBZybpwxmhXV1AZHFjtvi/yeCfvq6PO+mYDlgBYBy+n5oQisygehojWU3THqWm84qw
I8y+opvK6Q/CyO3jzcyfL3paSYuFWvqGGZKSQcWzQ9y2fsq/9bNDXwzNwKP7MVWTYM1VMB4EYD8J
BQ3JavSTV2jf3v5E+ERR/uKrkC86dikuvWlU1Y14RdAmzciQMb8w4NcZ48mrfJHUuexxbQ929kGA
5e5MWFVUXbhbfnSoe9/3z903EUHVEQdJ5C3hjKikqy6qAVkN5pVipzk/J9B4fbRjCu/jhAkpo01I
0t37Mj87Bn4OnEDAAvjxlVX/vZderK5yrnuF4zIMPzQ83fSDTHJUhK18MTy+k7ro1XOcY2qJ6ccf
+DjzdHnCGOoz9Xmx8Rxyj1MRb+7OMk0KD4EQKyrLa+JLMpTbFrPH1uUbyByifkqRHpPRA1/hSHha
IQkV6cR6Mja0Pgw03zpI3A6lLQXYln8n+Tsybd3DCzA89XtD8kO4UnXE84Vouw0wGCcfW40x4dHr
P81/cxvwVXhOTvtHPaVtmqUUc6B4O2oQTPJYzsTWPC/bpKOQ2FOFQM1PYCiRMTis84M0h07H7qZK
AtRyFqRwVi5a0mJmGfOsQBRgYOx0YqYxo8YoSCiWx7uwn265LZ6RE3pElaWKdnzM+TJyIq2sk3WL
q2MBVMXKwDTYZNZ/4pYSp+NRp8u1pYmCr2uk3R8+Bja1bovmlLTmK/PoVJW9G1ur4MKtY9rK8FP9
JWL+a2qNVaR6PIhBvH2DikUxnAYKyAX8ph+nAaGa1HzXrJLzO/k/y6iCJbMqmXB6jBfWT8oBlXPs
GXYlGOCcOImdKOt3ZJDY99cIH9s6U5U9AtbqOS1U3fqw11LrjWRwnv8mggLIJUvKiOsZD2MQEM1e
ax9GPY1gQwfu1yaSKRXgOUxDDLxErzCl9KudmHJdyj3u5+WcZYaVThnYPxw9eRGPcEWjKgycs5cy
0M6jVVvcJKGveVt9NzxDGl35w073xQ4Ot4FqSTJg6uhzl7dXwNJ8SWglw1+BmjXxNgzeELQi+iVm
J0rLB7FOlJmy6NOg9X7udzYhGSB5Fa+85ksEdy+4OWDS65pKh4Ot1zKSU0qRhMK2UR8YK1AhYxzG
cJB94w/Kn10IAnEqqco8tKynoI0v4r1f/dm4K7wZVsBIUSZjgtG+l0+z0n/ZzHiLOZCAk4yBwKAr
CKmvdy4vxOP3zVp4QBt49zAJh5iICPGi/xAnvgRNWg/mzRZzX4FmAlo8buzvVDl0suDMxw9v68RH
J4svB/zAoDDU2Ic4wc5iLuIYffYRApJjFPYidY8OkFotbrYXgoOSi5lVOigGsh/Oihyi74g+sfLe
rU0vZ/sLHv4h4trob6GOAEtsIcNTkr7N18XpAx/hu5aDyZaxr4fa5G3bzDZL2HIUQAJvQRNRFddN
wlRjkS6Eow0vvnFKncdHJxzPK67c8prTFU6wvVmrGHitYv15A8mzGQc3n3qcHSB9sz0N/Fl5HqFQ
wrcJ0tpXdo0f/tejZ2WNWFYqqT+Tc6Nz9Htvu+4xMYFQ6a7Gqo7VRZ3+suscPSg7P94t/BoRMSic
smhdMutBt0dGhFVtZEMulDO4dRa9SZLle6kxtCxx1PmAhJKlRA05eQupmSr2dd6hOjUgEP5w5wyT
IsA1Z6a3BkdPJjy1v4irOeAglF3vqdopxYZLghmixyu0HPiQvDfJMYv0ZA7Ai8gE2HPC/dI/JSbR
bkg2bqdKYPj1lQxnJ0eVzvUXaN+tMI0qL3MUrkJYiLwyRKsRUmCZriVPv1ZbKVVfqY3lLo4ENpod
4mkupg6rDoh7M526MfODM5MWPkC0uG7bqnaddZI4TlIWOxFYEbi+IeymkRjxVQXiDeyO5Jve8GQR
aiU2CSnRIbSXypsqs96Ht0SYGx+aHwT5j7w8lt7r665Sfhvql4g9gJvXikfB+5tKtRD7OvvQAl0b
nfjVeLr6wkDbKHOUI7MB/J66pW9vduWTi/Bbfji+/dIwgiMdV3Q3e72OVnBur2VsfoMxNM0Brp8g
EQZMXu5Qa/FwLdWq1RV/jFs6wEB8rKXvKuXSvibAujwO1yGz42F3Yho73SyBmvtGdGBiruI2wzTk
kQAG6B8GHeCfdCHhNI/Qplg0mSN6Oh49vBG8t6nkXfKeWBdKfqUZREjh+WsQB4jpeRf63XVDRFCM
lTXgzHia/p2oKnSFKoRXA3eGGODiivsVlMNvSVO0azc7I/GPF4yQ9ySs5mJQBuXnS8gcpplgCmES
lW5yTQgjJXGEuz52YM++vbac2PpMoK0Ktcfe0m0mRtyTQqYLDmcdiJjhFpK1cuwWatDRprqd7M3v
Zff1k6bc7xP92SmG4uxgVVwYKTg4zz9/wQyx+lNCSSCENLeKyHK9wiXWBQzCB1X2NLOBQSkGqgWB
NTNwzmDVlNUj2Y9S2IUWL00mxAf1CMh9OLAPKz9sb+Fp7hFDGh1Ck6lKDaPd8/0QHsM2l9rirXE5
MsQJ6pE3gKtA7HAusFqHU8CXULDbgBkQCyKB97DNL6nLwxBxQyJ4IBwD8LS4E0YQOKUFZGyAoLbx
W9yQ1+NSzTRdmVSskxtpsP7N3kEiyEMRPlAJofClMeYvIw9e9JpfMLfhNb2PtrnS2696I86uCf5t
Xyq1o5gmDAnuEOAbvYZArGgmAx34RiiwC8eMVJ79DfbafInRYmeoVTsg6HTKQbFgJv/NZmrPBKrg
1hW5gn1BdqQl7TcUQWW0NaTd57t3EyKkSkbWrIIBSoM9RdBV/RLE8/BrzWDaAzqpqQ4uRgT2gIyr
XXyKrl0tgHEb0JN36EKPfS550YvCQJlYNYyYLC9/VNSf0wT44NS6E2U3ZgejJAvdt0SGopdMSPzd
cEc0p9dLpdTyiQ3BYalAM6G7GpJ/WAzNiUtOATsT7ugDORsTGpnmKPEd473JGfNmeWa3orLqSUOP
tyG5RpaBqk0KE/XyLNr6SFSKkeXhWLr5od4XvgOhckXaXWtKb6cVAy/a1rG7kV2GxBpaQNbop+bb
xpNLRVyCljV6DA6p3b9SG+otsKYiGwoEUQeKV6EOWURDDXJrY4YiNFs5VppVyr1R27tFqprmC8Us
9PqOnCk+mrf1arFivuqW1K4+OUm8ApJ9UDg1ltnq07iCaxSCCPv97H/15QOInH2a3UuAQg/CiGaB
a3QMLx97cyp5XpR83WzaaD1a8EvfnktNisDRf6H8CxzgLhn9zbuhKuHFPY0b6RjpWOfB6/lfOrv8
aEDrJoxjBRe/z1riziqRQyU2ZyyV3agnJNM6ZyUYsVecf7578izX8Ihjtj0gWofVPh0CeYKtzdDj
uvcgUxPl+ykY/yuENIxFhOeRqRdnlp9MnhLyo2dW5R2JLkgaK+LaNqWXOB5Wuuwq+fDSgN5q04zz
iSiGPGNNCxSsektU0NC9WCt5vHceiTCnxTcpeMJakxF0LwLjvfU8Sjh8HmBI8iGkDo0UKQAFWHQD
tsSmOfov5dCx6wZXjPd1GRpUcf8/rAxSzGCZyB3I4o23PvUTET6EQnaYeZ6FUogDQdFYdZurR8vJ
vnU7rt/+ytKtPCJzablijw++3CAU/qEz3vcq16QHZiHVKi6V1FOVF/dqmOQS5BV1cZP51bOmW3DG
usQl4gLfplpEOIh/sw+9VghZFUE32XxKdmrqHEXJrM43LBizL1YfQLYU3YBkKfAYqh77YjzyTOz3
t+hIGA00IsiCbkHYkYmx2W/YpDPhzggwW97XS84wkDzOtm5kTreXM5USf+y5YwtvOWJkMEa1xAXU
ZS20YtqXQVN2AInHiBYDa0ZgFkNSpsBaLrOdcWivpczAPmFGgFP45bEa+snlHJ3hzC8lQc4gZsHR
AnghtMxPl83e5Jol6BL9SwKB0HBfdf7vBIseXWeFBR+xHH6q+oxl+gNy51GRUQxXOjLu/z77WS2L
UPDa9GgO/mzq7kasmBSYAidXoEwqN2iaj8FHop8Np68xNkAX4iBCn9eSU6z4V/cW1SOWrz5U9DZv
i5KIQ0YoD+NbYa3S8WYVmECE5zcejx4RxHqwcj+RS3tBdwOAV5F8JH1qLq4c4Q14qkeDqW0yXesC
1DsUowR4SPCEIhQr2FaR2MaWvrD2ZHmYcqBAiEn+Ldj1SP1jX6VuiY8cvMuubT0hPYos3k0ZIP0d
791Dzcan7z7v6pjY750LcEg2lr/2gGZH73BGVgfHomZFr0xVzzo7ladYUMTqW87EOFxcmnePDb+B
+QTbeyMgwm1flF5w9dGtno39wQG35jEoE8H9T4+U0eumyUoVhbBUR5xuRdf/52tkeJdG4dpeTjE+
SbwTz0FD9ertfIn+We2oQqHFyTMBr7Y0w7DIc7G7fkWhXCFrBJSROcBMhISwUTOjdJQ9R3t2tKQ5
7Tn78VAUcCEhxjRSLmges2jfd3wIC6PaDYL9T87ly3AxDRsixY5X0GK0B8RQ+HK1qkm6AK1XUKCG
CUSAjmyjWzdeZJ2JAktGhYMXZLdfZcHQEwtb1EZ0ogkwRqormq0cor88JpdylskCDxMG/vRMXAKi
vR06wqDW+fQpPeeNVDt7gvGH0ab6buv26/sRZM7DKNf3VDXtsU4w8gGLPMd4gK03CU+dbrE+dndR
ERpKQ0CGFFK9OHtPf0+VLffHNOIM0p68ZZ4SU8oekhvmybfEBaGqRII7L7vEIHH4uhdy0Wfc/eZV
swv/6OEd8VBJdt6VErhhUuf+EcQJ0HtHsgvEJnpFmcLUetaJKR537zC26TQ2xvrRwcSjLPlohWpY
ysaeLDRWHhWwdEDVUv+P3CdDzohoUwAOiZ4YBGZwRg9rpQ6UDd0CDB2DsJSRPqOXeo1oDsTIQzPi
imvPPS5mVCJon7FQ/heBMSnwuQ2wxJEQtATavWox4O/cgOUwf/I9vFiILSSgmsq+Je5LewVarwS5
LyfDiRnXyuqwNcaRngC0A24owxRrwkPCwiDBBgGEnb2OSVHGTQRjv4uC1gQ8pecJhcoEO7mRKHNc
4BphlNkFcqNjn+HFzwttIMZCHRuYKcg2bRzrMVrw0/r01qQLhCw43wQzXnPMqlP71Dg5BpYTQHHU
LPnExOrlp7OuBCCnRuBeDoMLQL/H3/sMYkv8/dtm6+cbbA0QSNlOrKyvpaaFmqEtTmMk90uxm+qm
84QL/5/xD/ddV9m85dNZdQTht9boc2MGcaRsyxNjirppl8QKNhjv5oF8odY5cC2zYg7WU+BjQ1aq
BAAolcKhUkgxBnW/rwzRZiMpexQ+3BrrnfHJuwluBwdbAsjCqOdLwOIvHXEbYRScv7CPs4Aqtx9c
huBUN/Q8x7/sUt2Ha1hAyuoy0TnNR318LDHXhQOg+yLWy7Y/fWjj+4ii+lNVlsFTrEYY7dPA1EmT
JgMSJnqgXBmU7nYceUhlUhXNwz99qrLRjdILimw2msQwDuz+w9H5o2ptA66iN2Vh0cwbLTyllQ0Y
gxEd7cwJhEEen+WFasYgzE2OhvxbAUU2KOPGVn1YklK7e2LFCifl83AmSC07cugOfEJE12tTfBrn
dL0oOJStEsDmX9diiR8FUMji3H6YGU/giGTyFTGzc1C9pkT1CgSzyXNgC+R2m3V6yAnNSY3cjftu
uKWJ8EWtDt+pghXLzSnOmUHtYQjrQSzfkz/YDVGww5sXQPwAQ6fwYH+i5cEh5V0qK+0FExppJqnn
FSl3ZSMn0ERdLJ+9/WzHkJJueoQsueBQkVMBB1tQMNDVTHA47KD5iBUevIa3HHNMLoKC4COsfULw
vBGi2fE1TuF/FTGveQrrKX6X5cWLlfWKkREQPqj98C62isxvIpAyjVfcRixrXOoyQa+B9Wot7WSI
lGSOZSo6aHEY6yVce4RArNMoB57c7IrbkwTBX2qFoLohxVdrt3pfFih7oGGBdUe2UbZ/bbJzbt5e
SVDN+7cY1hbJJ0etCQ0PGRu1x0/vIhGHK50RcKPZWpDpqGBgeZk9GPi6sRh3NA1RepZDCpNcPgot
uiVC8yMQFImjcF83B2iRYKQ8u2Uyikvq8JD2q1WG+JQ0X7q9fFGToyBhIvMdHLfjETrvYDOhtLAP
MtBlMFddtLYCMhiemPhKRyRfv8o7WClpj/EoKrg38TVCGqUQjGDp2rDW0FxgbVRQzxoSByz13XvK
pPDpNaHeeDLXtCstPKw8PL1OkNqkvFTu0FMtAIcr2hYzMbhVRTqresIyiJjfGeCQAlDuxTLAX7Gb
zXcqQepJ9UhhM9wVFCRq6d8qN05K6UL/jxy718xzaWnROu3vCDaT4uaTB/g3T4Wzg+sXqhf1JFj1
ugOLVbSg3NoEKMt5XNRuVOM0hYzlS2y6Ulrvr9gznSnEayyNDp//L550wYTAjmxEet9W28zFKXsp
Zz4vKrmlO44kJeG/Pvs4GivseXVn576VglQRE/UH+13qd4G/rEXp2KcXjx3EMLbTDre7mtT38xhF
1AsswEqXFUNaeJtd2dbzs2YIwHf3lLEVDNWmvvpZUTWLsb18OWyrmOEfyo2xHTBG6V4U8Lnot31r
nGq7FXJQNjq0o6/Y0U5LMILfobfz6DL+GNLGSZ1c3Ky37NAsqQVmZWnmwntIUd/emuiikywz9NzW
OnTRMMfGlvTrvbgJbT05IMdswGAcVM8bLXPRd4WvMN03sok8aF4Jpioyb3V0hYpmVcIrGANLJeJj
MaFA/AzQNmZ0RLvzEwOWwW0J4AZ/drtvgxFnQv8fE/jd6K/Rj7fGn5A5dc3C0fp4OGDndrkZK/qA
Fudfn37qtmZuTsxrIxSJgT/SL88z6jp1NBuPcrsfNzjfE4Ttf/Y/UTy9/I4oucLDekF7u9UyYE4G
YKZMlXvim1vxoFXJYu8NbAQpIoFjBmPl7PYopqdA9AZh0o9PcL9CTDd4mg1tg0e1A5lb4lxq0zeI
MiStLWZOR3G9yQ682cFaYsLLKfF51bLbvpoVw8qGEkWVsCqcF3F7phg1sQ9Xd9IPYEgtHmcgC4KJ
+v9V+1ToRK37+e/tXzddm2fFYVPzThsk/8xD+7V026STbiFxRjqd6i3hnEZbkYg+3dD4YZgWsQBE
R3GCp9dL+jAg0Z8NwK3wu1lZYptA0yLyHSgiaWhihV12DgVagQhMrDFMRzZSKwnk6Tg80/Zm3od5
LF37syIDm80gu3wkNppR/2aT8+tkDq9Ow0M/lpOXoaBmWb6D/IrXP8zzi1KkqI8PZRdzNS+JRSid
ah8FyUjLr7id7zu7O57903Hp7uM37Lp0yaVFcCXuwrGb/h2imnbp7kqKT2BCI5i/CysxdjTsTlmd
twEvU0fDQjGrrNYw63Sc9INnUJnCerkcWfDVFH6d/uhK437iwrD0J/glzJCJTidUo0ieu1QecLgB
JguM/2bacADDlseLo2wi7cQQNb6h8eNuodvy/5uR7nN/meeInMjh5bsstXbgNqIGVZyvHoeIxVdM
7wFtZVOp8qpsQep72cpLpqxgF0S0/l05ZrZhAXq4dX8FzvscuDsHOHt4SZsjzNs8G0hLNMHz1jON
N/IztSHGG8GQrP2J4MGqFLYjhj+yeSofmN3RrDn0GB/iJslSJN2Lc5PArGWTpB1wY8WRu6XZnkw4
8oT27NV7wu2u/m3IeXg5Y5xEPgLb5neTP52o8+dTptdm2AlQsBGGLgqbFarjiNCFxoMH6aupGwQu
Qge/uYOJANul1oB2O5H/0kmRwGwT4CO+q4bi/ukpeKA3/YOPNSZdKRqV0Pq7QCk1ssgkU5AbJKni
8nZYt/YplQQUCLWblyql76CWSDG4jhzY3PGO4D7C0pbgLkPpHi1W/xqxtfroJo87yc1kTC7UOok2
5fWgepnjP1iDPmGobrEhfW2WAmXELAFMldtzR9yw2KDCdiiKi/gPLSVrlKIefGU7zDNS1aUXObih
oeDul3wm46sn/twLWw5w6sVMslP78HgdKHPqHIPTe3DdYOdNqfUHgxJc73qmWBdI0oBX9i3tAcA/
xKSLsBnKgVT1zL7SzWBQKro2f+PZe26OzVbkQqkzOGJmOqmFIwrWlbs14cPhu9iL8JoN1sHqjlY7
SoE93F2cMzLQmTr2Q1ymAAgF7/UIJ0eY0cFQ1A9TaFgLlEqK6zjzzbaNkwBlyWPQhsQtohokhQMz
YPZRBT9WlyV5LqUAsb0mZWy0Rvld9lsHw56UdSiCrr0hCVvVMurYE8cPTrQhoWF2MyRysFiG7l0w
63cuiA1Kl0P/9rf+hMaybbdoGWMEY8Ncl3tUMaJC/iFQhD3uqzKfpl/i4syTogySma/CC6VpQ/a6
tnoYuJHhMZH8XmP8oFw+reSLfsecSAz7wHriJmh4qeYie1EwT7jyIdmHJ3vObqipartjZptRTSbW
b4SVyWebkhx5ZSxgUwqAJOWWj2Uh777X9LKAuo+U+YLvcomT1M+9scFN2AcR7weufTbI5r9jUUQI
7IoTDVhz5uBxmI+jIo02NM+ZibO1dtYLNukFEVjMyhU/xfz+d62Omk27o0WmLC5h0OpdQD8CsM1Q
SNq5cLVcx/2Dyhi2FSm03B5tkZHPf6bM4/NDTLY1z7UKI+A9idi8luaTP9Z7W5kmWpg8ju70KWJD
b/axtMAZQljM43ng2dkjkdiyRcsJRnU+Y6tneN2dRR7gL+FSyZIQ0XyrinzB9qtcK/2RNJOwJRmS
iecPfMqfg3rJnQas9PepoP4Vy3i7h/SXhdrXH1sXR9112WsFpgygeW5IqR7ThmvF+VMAwRc8+06q
MvGu3sUwPkK5hQvHSeNLJdwNFhBh57O1UpRz5SIUTzemdwzIke7+iSgnDTFveE/HUMUBC/DPn4l/
iPmUdLcBSGnffZlSI3Ley5YVZI4LJNjtj9yF7lnZNfqOBET2fLxhNvOWDhn2LRL1XWJ17nio7qf3
nlP4qWt2y7Drbhbtho4qky7wOo1Qi5QvB6ndqc82gNMX4A9s6wfK0fMyh3VWgMuW2ILlF0vWB4rq
DISOf76oHHNlUHAWoiquyC6Bf0SWjDA9lG+juWwQgpgtKT3m57hVw6xahzvOnmV0inJd/3znTON7
VPKpm6C2ccx5ghAeV/Uo7mqDILOh1BKfsLGWst0hzwzj6ZZoExKm2Nca/+v9gQQcGICvRLZ6YNty
P+NZxGp4/LOfXB/5SaSXrw8A1VkLxZ55CSmnN1guLgwHT6qk71HKnpMQGaeIN9TMGSVnNPhyKZbX
EB6teOyVD+3tgVSrFU7AUi1bzDlg0/fxJtlJ6LtHnWmbsqP26zwqf8Y8K/UwO/UzAB9PFcRHuvs7
S0hIpQWsbuMAVqDnJO5Z2Xoywazu5JZ4rzRwnWMDz/l3SM1O4JM4m9USqAurZd34jQ8pR2t/gzTx
8BaxjTFGGrXbZH4qZnPoY391u+YAyNzzPxD9+YdCi5oIYbt3H2dn7HvsZLiAsNkubO/rmsy+fclH
D3CtDeacb52G4/vBthxILGSpSv54PoKItiYgUJpL7PU6S1ibI4LqA0dxkcNszCWzmR+nVeNwMgXL
d/UaD+bWkpI3meKJDSEGLS9n9ILYHZ5u8ei9L3iakUUQr8KjbfWw5wsRpQ2LweyN1S+zLR6EOCrk
wmdtsabXtYvkk7nvUo5hmhdQHVhxwoUK0/wFa0QpqR2nbgK4ydhRiL/kleIK3DSF9daIj6PzV/oe
L/lKkbdpbhcArzlKYOuWl7oGEW6if9H3a23isV7ZQ4wmM2iTr68jkNu2KFjWklZExYGMlVWgjsX4
ydOKfdfk7H7jWquHfQJ4H8qvoMI82hWsoKRQXr12cASUX1y7k5eDf/yTG8/PY2TChu8H4WyN68dV
KTK66M9eTCg5uJwspd0jVIpvJWJ+pmC9iqAeNLrhn3XN1wCPqw2N+m4ppY+8l16wRYanp6RW/oL8
nhiwp/7GYy2becugCmACULtAsA80Sa0tfp+hs5rOrYV4kPjc3adXtBcIIu3JuqYwj0U/DnDYVGFr
dz3gHFSCWW017pYWNCyhve1SaqR/NVVSx6EjGaqnFEDhol/JekEJ9ph5B08ZdGKCvvkg7ATtYYsz
s0EVWaj5ZZPbvXM8qwwzHq36a/MPrDBGBzjEWjwhnGmuclchs7d9OgQY0gFVsehAN3bROYnLA0OF
cdoHITu0Yj2uc1p2yI6YUrBQdw+3wrIBgcYFUv0vCoX1LuIpbVMi1Y2ZJjocTWpCbPNDBcIirrI0
ODffTxv6v9EmseM+6O4RG4Cb0KUOmNIrVlU6ossZ05Jr5vmWmdsVYQ2tp6XUvaux5sPd7psdHwMT
7M6e0TSjTEAoNZlQ6gLA3FTDUdIMdOr1h+jE/2vCTJ119R5vQPjfJ5dm8GIQto1UnqETkVphvpl+
4b4hvmdcs9CpXYkCMMw4mpo6lrXnv67unH4TXVzgbmGF67t8MCHy3nF3ICu6CNYaplgDzox/tUrR
KOPLwmcKnQxlUL270ZjmhI1bBZ8Zw9Ng3wha02jSuAPQBnr05rhOKJ/Y2cEsXcj9oBysHIGfqp6c
rR42DJ55HBv3BQ/fodYnXDvyYL9SFUxUv+wrnBSoeSuHWE9sevD2G/oLh7JyJUGJ/FKQLigSk9hi
HP6y65u4JNsPZV36Oo1zdpt1/TRxYzpaq0lIeBv4uFB/JL0Gkkv9hoQ2VULtzdxyBxAKcarXNP8w
XcxyGbOt4o7rFgX5laPGNBBX8IveK46xTHNuhq9ND3uGVX3ysv9O/CnaNWYYPELn0IG7x38L/AFh
veV1V0/1f07I38qcbXiO/XvUsnAZY17HZubBjQF3svCW5Ow/Es8N+V7B3ojUPMEHSonQ0BfGmGRn
Tk4r6QNyHrFtiG0xrjezTZVvmkkzyXb+rDzbSKDwX98rH8PUd9L/g0vc3EbwSJkokUBeva+azpRl
p0agnWkKTuaInQxA184ZhA1Yd1Q189PUJwGy4WCAIrCvfABVY/SiOte2lubuy9bAaTWrnRwxEYtb
QEd+tgYNzGQvrVUiPHtwflLYdqeRaVS652pm/0ZJCN9W1WFu/0WkDiD0Xt9KZeEwOMEVP3xMnBJo
Ul3FRtP1vM3GkUSYzUrbvUnDXRc02FrThh9Xay84eg2IjoqlqszGEKFTpxSzuHk0V9v3hPFFMav3
O2NIAM7KNIs+LYS/xC/LA7FdJp1Fp8/ydDixdJ3BLLv+6eE+zL8/vzY6LbWRm4lxX/ejk5nAtLyu
6XdC0qJg09fpvo7E97Z7zbeLFfzohJj6yUilDtT/zEou8hX0OqM2l0pKvHOjqtr9DDMc7Zx3qG2O
0OHM4LNDWWAyQjSbwMzWW4h8vd2iqxE97H7VHWsVfvTL2i2P8yHutzsOB8EkXykgt93NE8f1Z1EF
nz+1HtrdyI2rNykxZBX+KpgjWPj+dVd5i6qDcgiMP9z1FHMwdkns0q6X90SDiIla5K0Fxmp97Tds
nHVkYFYE55++oBHCG3EBVFSScwhtLt8eP50X4ANNFddc9wQvHhrmPxPXKGDq5bcWL4RCf+9TBADu
GvaM+vcx/lYFVuqz2aDxG//j5kPRny3J069Ngi7G890OptONwFrwDrbAZY3e7GVmk1AKIOjaHB4Z
w67KnusfsNVM80gHa/8w1EboomRgce4WvR+geAxsbSaHZXipR99M3endYlBegg90tzcXqY+I6+zh
3y+RWaMGRkSopHf4Yv2v1GMOW3bmaIDOlcqhFpnZ8cNBObG+K4zQLIEuKcqABTX/RXxbz7cxEbjA
8VBkbAyBMJBIgagIUlBNTUVMJ4aXvOiAPq/FIqyYC6J83dYjbIO7USLpt59MoLqS/dDsgmmPUqii
6nNNFtceyd6cyIL9aP2lW57jsIcT3ZT1R3XTIGDX0YxkhLnhVVGnZGJnjJZOwaZBcrxOQO+Rn+oU
zjNvuDeb0JFvwoZGibnBZylQ3MqMZKnjVTV6EYI0Qq07VCGJ8CDOz71xpH7EoWaEriCMpt1Lj/VY
a9qevuPFOztM/SgaMpbhfHP8ohZX/sJS37WYzHisvgHsdZl/Y+8vkX2RzeLr7QJ+3qP9z+rcqAaO
DKrGLbvaIzSR734fDt6MQnG1kgMFoI/ol8q0dHnTyOj9bLO7kft+nTaU5sPiL1dloGYPNn0qAuLJ
2VfzxT8AQ8uOsCl9YiVvm3e3TW/IPB38aMhtp5Zuwxknc+15ltZrxhqoTEIS1ciczT9G0dCNK1AA
fFHFoBIhwc28JRBOo93HqNMcyzuhrJhhBzj7+2obkdmPaGjR+9ZhZOPqMgvO/lWNJf7FqYlxfKTb
P6YfwVv9QWojWHDphhbIUWMPy6PhJffE76dwpmr4Bxaj92GXfEqGQ0TDNbQLya+84N9P+DDrn4ZJ
QzZdJxdOX1OZPmeRLGL2P5i2iZLx4qVL086vgGbrw5Y9JjM0Q8EkWt+daXmohHm7/2FQlQl9UvUt
PNr5bO97Hxt8lKMOQklQxLWt5xZ7n8T1IhEQ+JyEgyWfQWTo4TTmUsqr8JrIjE9L7GYt5uccsZrV
kFTuMOWb8l+uqP683gk1pxy2Yw/KmAHyGZhAboPjEjIjUd7sBxZ82y3pVfsycOEgyrWWtbdK0A49
k2jKUbJ+hTf4lNOeU//NWWSiM73+pAHYtn9tCeNOCsTe27UxVEuZ0Nka/4KNZekQMeRt68Zb9A60
Rs0T8f4xOfB8z17MXfl4XpaHbYabNMJtL3GwsLJbPYq4yLeBjMB4ROE/NCiubQagPtCJ5D17qh8P
hn/D7KiP6oC/cMy5GNcmnrsmX3JaNDBJ+HWXkBD3/gzLDzQKi/FsEQbab7UJ4ONUm/ZXmVOqYkPc
LwJcum6s4PDrnMZusVpPESUVz4deG7P0ufnl5S/m/H/O9IeftgkhNScxCIiUPaPFLnpMRLLBeiRJ
DaHeq8XYPJYtHwEyMe9wUe/xuQzBCxKbKCT+NjD3LIDD71TmVEvekLPVcTmiomifJ/cucEGSqqzT
QH89Mj6R4M0Eq5RsHS0S5Ud8aeWb2B3PsqAX+jwHtvEVkBARpQRHrEDfAADRxtuU6p3vvbFUdhTG
YOG9h11QtKX6bSOrXY0ejI6DwFbcm1MhfITb2ngy6Hb2kVc4ii+3Fl08qeHcINAXMr+1oCm+CQET
TTYbOCRO2/j/ozrFQPBOYcD6hs23CC/QxNV8+qIYfNUkB8L43J1S52eZ+dtKFEzU9CEiQ1WRGDs5
LTWxROQnsJ7TdNvfpqvCJiKMZws5y81JPfuOLOzOb3nBCbwY1kXSPrz/9iaW5LlD/POJPgdDEWaA
DfOrWxxs4E4a1whvnJ3OaKWnTCkeg/sn87MMXWvHhfHPDITe8WIjuVGJ6x1SN+kGL1m4Usk2T66u
mSFYtEa6fNx+qhSiMApWqlPCZPM+yxYZf8PvNzhMVet1cCYr+UFSO5rQ2JcN6AoiFSZZRi80EQIl
7VO3A+uHSmxQly9HZPoiP6AEUa7WQGnrnFNNkWoUZdZZ+ihg2SxLl7u7XZBp4sY8sczjB39Aak48
G6ZSY12gQXrJd3KuLsW6BQNC7rweXcaCWrzfT0MPpMhESLFG34dMNk3ouiqvrDufnoko1zz5H7yG
vyCIlBQH8UOfArRKnfvy6RMSNQ9PwQIK3qUt3dwBqTMz+gmFxFzf9/pMcjvDzVseUjDtXC66N7T5
nyDo+PGaray0TKA/U5NgEI1Deo3GFXhAdLmBgwJRbzNReEJOOPekhscwlquEFifKNaXrpafiKud7
mzRFXYGoUTaKElzhcXlCCRB7p4pTNmc9sE/v08D6jDRc1eTzaryCkT1IcHr3Wxpz9YP2+mEV36b8
eiU8RsyMWDI5WrkbSl+LV1W+QLh7g5GvcUh6YUNZT/y7/XTuNX+sYjQv5aD/daBgya6tEwd0lLn8
r/Zz4IdIcrKasIyXf9dm6W3/MfmdOuQnNn3Nhpc9H1x1wtGWK3+4FXopXQGbElPyjf6724jtKNbj
gfpRZkoqy0FHicltDHgV+fm4zsO8SXhuXaZHVzn8V6OnplRGytsqxC4mH+5SzsH343hv/4D7MPAz
45YuSiphZuRxF7bYOwNEWi6W9JjZul2xz1FxhN4lR70CEQya7bP+t24UHkSod9qz++mktwx4foUu
lH2Pox2vE5G4B/QLYsKDXC823vM/Ey/D2uxVrjoeWRDhzJGdyL83AYlLk7OXfecCS8WBiHHiR5ac
EZHvOhasnK1A9Wz2tt4TQgszRwO7QsXP0mGTbOF0rMSQ1CjK+ObeY/6t986J56O2gKqqZpJg//Mz
OFNyosA+kbaZcfUoNUJZaE3YwmnOnuYmhHzwzt+ADGrX6FcytF7vaYggBpZvm3TkvoNwvw7qgXBa
8Mu4th05uIx6V1Sbbc4QNLpkTImiDQsvwAWzV5GpHdJJMJQHw0LwNyknbNdPNfKEn8m1goP+clfd
9tgEOSK+9bLaGoo7cmnw6lYHE0WY00/nmNQYp5nAN1c6FhjRknJP+fXbBhsbDIzJGFFzIJcBl6va
ydFGTw60wUuqJ6orh+kYQVWytWIKxkGyx1EboD/ReV5+aLlGEBtSjIq9h2vP/coHYvnkScKJ7wxG
bCS1P4ypvZUGjlx5HJRCTVlB9NnXidIfT0EsIJ1lnSxxPcgzScl5RDswIzBGtDSAkmgPU9JtVvy7
a80SrpWtBwWvua7+e4nb3gKCfClaycbTidIfKcQQ9+OS/ZSTlOF4cw0VfKGqHs4A80oj6K7moiFe
mo2UC+gq66YgAu4f7ADm6iV/Wh0v8EUfcb4d4sTz79Q+47jRwEJwO4TH6IhZdgc2tLS01L/upOud
dNVc+29NV5xB1svYav6ZwT7SPJmEAzCDNeeD4PjSQsfpnZU2XXUTXevEfUlsw2gFuc+4upGpFF72
Ywtc8TwPdAt0DfPDDZlXV8ZyyV7LpcpOgKaBgkMf8bsMoyDvAX9a4IguUDKHz3tyA+w829VXLurC
ZW8xnUb5srGkhXC2kbque9CIby8Wl6LM+dL34XO06fCAK14jxJPogyxUakzo5dax5JiyS2eWvwuI
h0+TJTT8Yb+guStlhftjEQV01uVkJ4bU/k213w4uBeHa8l+QIQA9yucFwzXliYbh3VZtfgJzdVL/
+4gwTvA0AWYhSENjwMGgttm6MUNwbnFsGRgt7AWtF3GL04S7dCp7+0tGMz7cezSqo6c1NV4UnWx6
xllmnzOgH9fnsQU+wdsnL9M7i+WhUhhfFTyzr3/CCOTuSDoAGjXF/SfbaZs+Aa4+pOv7vw7Umt1K
0aBM9anuTtNgtiA+9Gr34aRCpAS8GjTP/916JLYmht6fko1eVC9Rs/OWu8hbnvI7rtfFT++n8DnU
jkpcOZbQaEzXO1ODUbYuQJV9kWP+VQAGQ3oAFSyrMto2TqgIpuEGSIBPpb7yXqtSzZWA9juaEMPZ
TqrJ0cs8EdeL1VfSvTW7D5OqI3Pg3YGxiq0AvjNe0XiZXaq0EbLtIohrYhrBDJix/I26FkReLz08
EBNj+aRx+yRjsl8KgPQyZZsRMyhTPuCDLxA14KhMq7Q434dE7rBkgNiM1O8TPIbHDoZcxV/XdwlN
3Q4sgGN6XTgXRfsU+3ENFmdqXl3M+7YWtplQFKUPH4A6d3a1ahbczfez1s+BdLWN7PbHH7pb+uyj
koxgAFLN6XRwDPmoU5hnNKbZJFbn0u7j1LeSLhQ1SXmbckQ/5YIGoc2IJor+cz6Jlyj3XZAHQgJi
Nsh/LV3c/+yoVRV2Lur7TmJibhpF6gaF5AYQeKBIQyAjZ69LPTsvD3PxF/jxLtBT+zN6v5HIuO7x
N36l1Y4gsxx0Fmwzf9rwjpTPHmIGx5+i/52c/3i8GK2PqVoPhzGMhXesZs+mgbkfkwZFFh9EMlIl
aw+uiZlq0UlbUE0tyW6w8T7mIkR5qthCfnNLtP9gSE4hUE4qeSsUPZe/6P5cQ68QSvgCmuWFvRDf
jdYNtnOpH+fqxE8B2j7UELZIB3LbI2Os6xtH2IXO9mmEdD33d5VxgJKzWnKYqX1xjOirisu/Cq3e
2LSzap+OrJwQVJP+YjsCeWjKlSC3ZUhmRNHBXAHg1pdDwvSPrNHHe7T8PPU1kuMtJthGi9O2gTPy
Q82LClsKVBuNLu0Kj3cBR1wqTJLREVT+YSRCPQyi6L+ekEdZf5dDIFWVogCv8PdbUCnqOvjX/ZMr
rn1D5VLHajqGyEPcQduR6EeBMIDJP/OkJ5zXdfohp5noWfw0SdBr3MOTxCYK+UycerUqFJqu6QYR
n4jfq0quaV51600VIUs6I/noKIxo9OT+mCXYsxTx4tdBRp+7Vywis4mrNKTO+9UbmxR3qw7Fjif2
1cekIRwq7o1nicUgdZDyJFh2xcwx/m6WTfQpQ6pNMnrE7Eu07o1OEiqP+MIqV7GbuNkUX0m7GnuQ
R4ky0q50CuzOvFccTuYgSdDrYRt9fX/DbXs1X8CeWOP1eKSuq3mkGHqBhuoFwHxmxeCLpn36Zgj9
WheP7ub42srC1Y9bIzqC1BVg3oGOYM/FCm29aJmXLJONNU7TjCYz5dTwPwnH/IbzTb4iy7wUc+s4
tgZiSMZ2qeZKCblHY9ZpF2Ml9GUyyTIxIkE/15JW2VSsNjzV57gu2k21/+2vgpbQIRGOcfUl6NW/
8Kw/icrgAWhP6RUhNbGvC9l1arNVcNCHOJZmYdFWTLHPpAr1B6FibkOI6hvA9sl/L9yNE17UGnSJ
oMgjhsQjBeDsg4n/IWbvJ/1EpvoVK1M4BF0M47FD6dX9hRisNXHcLuYjR8LsgI25aDcc3GJ1s78k
htkkNgd0QmrqzZhx2OBWkZ72P8BfQnMiHum8tlioz59B5KdqGQcGCKgOGF6J3SlrnQu5O9dZ/t54
+zR7nNU+PWkFjJ7vNjRrEp0VmV0k7gHtRbgelkppVFLjIaCV8LmMDCMxiazU0oi6CaZv52/7gohe
G+wLpC64Hn0RzToIZuKbz3sVYIX2gaIICZwCEImm5TYtAeNpN6iS5dQdKIdxMn3SJ1c74mem1mV5
yJ4DpupYgE/VrMb2nxUT6rPVcC0C3sJxHa8Tflu0r7BkdLs0kcaNOq0p4WT1oOR8uYMuou0nncuF
aVZaAkD9uAfJiizo7LcF3Zd4I9cGu9M0NixmUlWjQJVo1u9uM6fdMSnKQ5pKn77OcxB6uKW+PFrw
0/7yqiPARBe6Ucshf6hT4XRPslJfiRTGnCKpoFl/TNNEjKtwQLRFJKalkml+vZtRky87dJpsLX4Z
B+l8mAl0ozl3eEgmGJ1MorM4A6nsLyHtUIWHzKatV/Hf7WITR3DK7QpX6B4bXcrR6wJoy4wN6+CB
iZgi8bnlDOAlLp6+LAF2BsBTOvF8uHH8E7VuBtCG0Ep4jfg4AUpdpvjpJcUMYw5VRMfDqsEAo2y3
WGyfGUPsZQEI3CI58SFytbd37M2Q7hYvenCD3zxecr4jaxtN9zqfEBjBYh8vYvysC+ATGuaN3XeO
vLcaTZE2vDNEgv0zllCqvxPV0+YSjMovB8yKRaHL1oGFkYzeEquq+NPQOsd8xFOfE4sdg2FjvB1r
9r+hFWDNZHCY5Wl76QNy49TYePkylcqRZiB3IJhioJzr0K65TO9yNsEGw78OhU8NQ19/SqDYoNUC
YkMO0hhNdRkAcP3sS0ire2aI5LAwIw9A1JNwHcUXg8A3MR9wbAhQdDnio1DCoyM6s2W5wSxC0QDV
kMnIcv5CIkGUig5RuUpXcfw5P2vr6bW4K4B0zZXLbtJHX61z1XO0g/UV8X8Hwt0U5VAlZVKRoYR+
HrFj2Zko3wypvg6TIYUK4VcFxXhH/K6Gix3EgVX7glrLk6XB6yp7NVZ22XJiU+2HsdpP0uqcOrsQ
rH63P32AUGOp9sKWWpL4MoYX+Mv7ZJ7dLbYUFG0K8Oi9vis/QsF2Hzb9lb4L484dYn5aqTVFNhG8
+0a9Ri8qx3qGgklMTkU9fqnkzwAtbTaIzvAl1nqQnwSKix2qqJSqmAzRTcL866tWJ0jyUKOL+R50
Jj4tE/9iY4LTs/cY2hmyVLKMeaq+K8IxHHmouaBHxqS93whWTF7avBW2HBQtWjQRCtV7ihTQNRH9
hE2yFCmgrQrc7eANMtlENP70ubxBjKVZpZ5Dt0/9kl5AInI8y9BX3PJHQR5fKeGECvQOi2oXMtlx
cm7mbOj2mGonKe7m1cDhgFctTgVDiDixrv5edxuqva5t3l65r0Jb+qJWdOVQxNIatifTQJMvqE12
EaX9C7bg1B/esmYhM36RtYTIwU0K/iwlAs7tkiI0Hi90XTJ1ZPb3vSTxz9gDjoNIOFza8wZjND28
AIFCqiYdw5NtmVhjBgQhVd59Q0XqUv8CPwfBCxz+CkYjusCqvcWDWWamPOpqDgZI5vgyfSC9drR+
3U/4zOs6YD3z4Q+ju1ktlG0aVx2IHbGCcKoIAZzdPOmeQS9gdNH0WGc3CBZv/80eDhB7lYwL2dMR
9DnHkrzWZ0jqiF2jfZY0GpK91pFz02JxPAw1ZUcNpkfBaXtgWtZDLrNfrojHMLdG7iKsw9QddaT+
7tw9eluqaUFFjrbE4o8sDOb2+CpL3ylZvZ5Q9ePwUR8w9BedcL7XTTAznewfo3mnmigTcYPSfE5c
thUB0gCx36+R2O4OHkdN7Uun7aI6pou7AdiekN93HEJppVKExG51Rb7z9ncQv5GcXSIjbQcUPru1
zntnNVviLMfFw9lXZLKSUJq0rwHPg5hvn+REtduVQMvXqXeX1ZajgejKU295lUyG5sKpKWYQaD2L
yhU7J1MJmbvzVTk6IAs+rVWGfClD34+JcQy8YQ/3IHLF47ZC29P348bWaDb5P03mXMkttgexqrwf
krsnRfzDm/oBBkoLmsB28pQU5rn1w1tiJSGJ9rEwWtBM0uxiIA3Mp+tRki0uQQrB9BVbLkKbP3jM
RMe68aCBacgcz88kaVBWJjCCQge1b2Mo9q7pBryfwBtg2nd5RK9FYLSxIed4V0AQSab/5Z3522YP
riV1JiPZZjd9jnDTjt7lVgBZsxAtfHhM+2jqzRtQ0yaO0FoZ7NUB92xgbfAwgGQS/kKYmDlW57L3
npOfB2FYZW1/lF6xxiwOAIxMpUa4pBhBhFErhDRAcJVKmQk0F0XdNYlb2K74X2LPWUesaoGrc8UL
YGFV7vNLtgz51acF9sMXzwSN154eP+RJTJJ3g3g0HRFPJzg8Bp2+HcY0FS3m65qwxV38XtqYcdnO
zKd7ylU83PFMBtqYGXze91oRhWyBmgu+H0R+gcEulAiWd743EOwCskX7VGJ+dCeCknGvOIAa/V5K
CuJ7DD4Gl9EbWwtfBxqrXc8JeuqH0yBUh0F1tSt9AdQX+qLT13gTEucEqiNtYCrlbay1/SQC06qz
rBk92tx3JGNss6Yb1hwpq8CqopFY+sG9hcCeyFn/Ql++/J3xEa+aNYa0TP4KZ8d90IFqW7OJu9eU
PuKpiqKnK0f4kcVsM6WTNmggZ/SDPhlAjDHbFPRKOtPpHGqnYPryby/VY+k5yCMGU2TGmT/Hpx9B
mL7EVq95f78Mr/lOS/G/kNiTAdl8kMo0msXahxftDwgCMelCDzVAx2X6Hvopp6AuTfZnfMFwnlyG
14VqTl3i/+nSpedS3BZI3PFob/mqgQs+nywkLYHU8qcBie2yc4IF0WA6kx8iW/e3MBLRg8b1bgVI
XIS15HY9O6teQ22HolycW/JufkK+vXd1BnY9Q1oz71Kgqp7KVpc5cgWLnB/vATxdDZKEI4iXArmQ
PaaSzbg6LRbfGyHdJJGUBO9+/oex8K+2r0rW2xo=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair23";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair23";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair22";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__26\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair210";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair210";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair209";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair178";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair178";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair177";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair342";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair342";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair341";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__19\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair286";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair286";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair285";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__21\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__20\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair241";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair241";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair240";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__23\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__22\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair47";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair47";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair46";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__25\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__24\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dheoa7qy6GoRk6iGRBTcCyKnJw4WEJjXQUofGqUCrTBz9TXbAVyuWPyJ2ZLFLnPZAmbZZC1Jttgt
3sdvH+vCSqcQNzzuIgzkA1hvpVV9ZOAXL5oM3VuRUrz7hnAt3lSLNEpBE6p/6gtJ+w+92f2WwwUC
21rbkp5TyIfkzW065sE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KFbn7tTAdJt5tIuHXM4J1CV/u5oPGCBiZ99rYke40eWUgexxUrV+t0ZAJs8vm2t/6KyPrJ6RzNhd
85vFYVJRpJtzZLGB+iYTXXU42O2ooQreJllQFZGb/aUh+DngKaiR53d7RC3eR62md7GC7YA7Kg2/
koMLbR7YrRJko0/wcNvftUR+doOj512xDuEaJrIAWsviMj/F2TO9fxXGe0HanjHaC/Eij3g5E3d8
q2lVpHFwah8hb0TD12rpE7vS6ZPp/W2GX2uhCE4AHfzii4uEkYoDCmSRTxo27ruqoJLDBK0u997A
Y7PEwQUPVSHwpqHqjexjrUauUjh6XI5w9/nkCg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ENaxhv/CPhmdw9dS/ZCpvmkAQ75sW2WjIDmxy3qcEQq9fZ+/Pqca+zGebtobkKK0blL2RH7StPik
kJrfpJ2fwBCZMHHvziLC7t8YGcyF+wXLzOHrc0PGSnvzCEnebbJ9d9qiIr8/QmIa+RNYtdWNne9X
ND0P3GzcTYgNiYsQG/w=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
syfsvQAbWS4UqtSx023kV/BtyZAf0ag5qNRKpm858vck3W+vsN2lhK0cxVuyDeNlmMl7oy0/W3Af
jU/lbPHSWbIr2sAhtmIPobNuMnEc89wXsVmtKIahmtBvE/q4buiuN/U1miRDpjCYM69XJDFHTjnu
9l9PNIo8Y9f0j+LzFrnJilWXBEnhNNw/EdjUE7WtVrQ5NDnPMveWrbWZYVQb9xPX+kw/RARam6Ar
rWYa1Wk6ZpFazf9y4jKW6Nx5LzWpKhtc0PR5EEiyDOcxSSQz7BjQGBeWjhp9ewNVJRZFg0Ih9/2L
64RbYKHxA86Qe/ffHFYW40e5BCR6+Zy4Oc073A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AmVDziCOCiswI//oMKbTwV9Y4cyhGqEhT1JnUisd+4dqLyq1TUFpOLn9mF7li+RfW9W1m4jKYulD
kJA5b4eFJOO/cpHbqrV6KfIF/IkppLiGJ7oNvZ29e8H8LVUigdaawOL7IrW8uXFDn3td4VZ7l/0J
enSZ1q0r/gNcCRQRz80QSsxyjtFvgfK20VeSyoWLHSexf7L+rfes9Phl0ijrOnYt543aCo0gu3AM
GLApxcdXgU4TCuDhraNXQM3zRgNiv4ixC/332IXO05SOkgJve1s0vrAcM5sr63Z04a5ISE0KH8Vk
0UDsukCNzKhC45Qcts/BGTHwSugPzGqfdpfUWQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iF1nQIMjUmtQOIrD8A87pTN+7ZsiWnz9Xj+r6hwpM6UwgAecu2jUCfftCYO/LLpDtsnrmiy1lg+W
PUXfnW1liM3UzmeeeTZ787pEdodOHGHIFjqahII6nAliVZteg4pXjco+ZZ/Yua0D+E/qX7hXtZ+X
wsXt38YVsjpzpcy+apfzIOfut7McxcGx3nreYhFCJK8isYHJfWlB1OqOYLLcH/pGb4s1f440XSZR
8PsGKoUQWWoucw1zcGD3Ye9Lg1a/Hblay/0LKoYXgoBmBXdjuRUZKj2yB/c1q8uQ2uatHOy03kKp
4LYjRJWz54HZYCv7uv4xitpIi5vgN/YiPqKB5Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XGpd/hDywwUv3qEUIpSpFU/aGAqGAolbfoqID7yTM63Aw0gYlvUK/0UJU5x/lboCkdq6HcDUvSfM
EtLfDZ8/XxBxevgokJwml+QniFy7PDMvjE0eJeqcG70FZeirS40Zl2KrUA3CjGMj9N34nXLFVVZI
67050hdyYTwKO8KpfxKOF2yDpNYzUZs5HA0dpSkO6mSufNtthQLI1JOXRRvEIuEs0yjOUHxI+Mg0
s2QNxvyBgOqrtiEUWSW2P6GyBgb2KS6CimKcv3HQqmHmD+LSYXyHjnRdZj1nsfvdeuZTprGw8cQA
3eNDO2XG76mTmc1pvu4zd2SKBW8reuxARL7DOQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
txIYBGYclM3WJyFO/GAY6iTCGrnUvaBWMRrewSXZS2VCcKdaSGkooZc1KcOMcdAxduXl2PR88DEi
oA4lOnikzd6dZKQunJbA7p+ze4GUE7VLY2+Ol5+Ts1AmgGAGn8XYwaw+trP4hoeD+VdKRRZCenNU
4/7UnBms41jy1M0TkThv1lqzFnPu4tOX1sUOKas07WQ/6k3CLqv6TQma+HQo1mG/OA1SpsiOQxms
vKoPd7g2sBzHbXc8w2xrvNgMvt97kNSOxS6fWeod/8O+5UYSlU7OCt6ponbgPXJa365II61l3/4a
3sqnka/RMhjkinMs0HpR48Wh1uDgPFzwmI9aHUsvKtP14DDdz+TPqojEgT8pdTCOdoc9H0DnAQN6
9ft2KqjfUJ5YZACEDZ+izfLWob3iuuBJ8YmOjGV/ZMulzINgefeD5awRSjwzx0z4Iy4lLxoC5t65
bnWFxnX10h4H0isknHNdxJ1RPesYSLpI360LHACanMI59GUZ2vApLAtQ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H/C+3tbi1GTKqCxcSXccD8ddO7CbBTWKEaKQsuXAyRh0UO88wtwBzQOlYtOrF51zB85n6YhsaDcS
J25DMNfjhsnDtTzED+dirm+l1FNsykm8KfwtoQfLSgYZ3onOaOpzSaVy4kMEeTUhTozpWODl32K7
+r62PPCBtKKnaszI26TxhTdfv6oh29UtSy58AAmQXv13nMnFvDMfo3w18e2bzT0+Tw3Mzwe6mrRw
LVkRxSo6Esg8aIpqLuvsEg4xtaSfxrcfPLzcvd6iNkPpw3mzzSpJoQm6ABjBA3DM6RTaghMuDcGg
fM9t2RmTFaJZ5TXN0GGYtNkKAexEtliN/lKhOQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 78080)
`protect data_block
mtLwEPzzo81EJYPz0W1mMqVdWOkjeYZ0srJ2TfYOk6od8t+rrf0CZ3tC4RNfSY3Ogg/8qrmJ7gWf
x/GtfkWq1En5arZohjbdwAozIiWzRQVKx7o5D96OPsVFOwj6SjyHyCP8w10AEfYvwIAXP2tbB+Kf
1ck6LahDr9P+m6iaYQ25nRlbZFkw54VBrgLyfPN3rsgbfvwY6lHwo56giM54Bprso7j0JWUVmKgE
O/Xz2KMCBA/7OtRgVIdLl2QW+nBi3tZ97DSO5FPq7P96EWnEOrAsGJLC8Wnj8tXYP9hIMMDI72O7
YVniqSfm5bRr/BUsguhWe4puTIMgAWn1TO4OGWtcTcDFkSv6RXVUhJdRtWypGqI8P+mfYSRqIh9U
xpLfbFBGmuYZ3Z5+6Ip0zu3mQQNjvmTfU2xLgP6Z/pmPpYRwMhEamiJxEV8U74XQAPOAR0H/+vGl
bwChi6sNBvjJ1eIqKQr0exxvggeL2h/yVDKl7+xX0FLY5SJd4T5UMKiZcn/VPUH6SCSZprSsDquJ
UMnd1lqsWb6G9xuvWbn+cG9US3El51GtXQdgizv1uuuLG/46rxHBmyhutGKAHfFN2Hr1Z1lAqw4m
6TSJC/8Rv94X6rQAYBwZGb7/jJriIOYb4OD1uJeUVeTL0kpkXrgK9Xu1muB95iTH7QkLrYzs4HEi
U3sYB6anlmWSU9Q0XiYHapakbl9KYj+djL4/zklgDAf/OFMdEmZwjWqFTmS0CIyf3PBL8ELn3ytn
A06VxEhHOaQo3JxOGb3ihHFvNLrSgdUekzAylYumQu2i0ir9RZDc3+K+kKe4hyCJgaJoSDyuU0DF
N6/rnYIdwEFCqrhB4cc2F+AkVMFfqQlnjnFICLlSC51jCj8QD0np9y5HenPwLytiruCZ19OywR9n
6+g56Sy1xyMVX5YnO/zUTcywR89Q2d+CsGuOq6KLBhz8pcsYpemhB0p2Uz58uwdWJiEO1kmzPrAT
ydpsgVQ9DmRmaWwVCgafN14qO0919do9wbPNiqnxkQ7fbHvCSwEqQD71ttj7m9Hca8TW2enptgrc
pJkXp86wutI8kzQ1Xo9onJ81ijsAI+eyVOYunqkUCmD68mEBbbnA2UQ64kp7LW7O85OjlHDZupDi
SCPkszITq00RcS/1CIn+ElcQ8r2afXQ0LQ/s1vEEhc40ogftDIJCvxMOKBwS7Yi0gjYwlGQin02I
+ImBPkKKwZnnRUh355zeVowJyeYrbYWWDApUS6IeZiRCTLMwux1mtt8P2dP4AXloL56tesgdOeHR
1iVM6P7CvqfYqx18gVpLoWY/78Exos6ObY6trXNYnrg5KNoJU9n96yOvJvcgp6OqkeLjW4kFGxJi
+lwtwkFv4aMpJtnBp+x09a8s/L469pQ5tUTdfdbaEhcPEEFKsn+IlFdiNQobVnJJvYRTBhNodiCo
PPrXUt3dzmbHDn53tfjb36y7shySl3+C2Iv6UritrZVWK+ZDPoqnfvBDTGXvw4h3jdFl9L1u1gRc
sAlZsVBc0mpiZJLjgUN0AYo0+zSYo7+lmrs3vM0NRCgRz/k+z+Zdjhk8r+FFM+xpq0ZHGDl6uJd7
kJUiXWDPxNzxDmCa+zseNjyLpo4q0tAIpXvDdGMz84c3m1O9b2kzl2CYDL0OvvSpy6T10IGQEV/1
hDy42eFxVP6lziPasJh0xExeyx3fy0TCdDl3xnmil42BbCRMiv+kldZGp2aM+ltSKEv6SpcacNbb
1+ntey6KF8XqL1w7pqEV0Z1nZnDXvN/uw7W+43YDYxNdBgqCqKt/Q6FqpwkQ5Kpovjax6z2eVpGv
IPLQDdw3AZRCAgfNob6ukiUKvi7wwieCf1Icx9dVHpXnJs0lns1rrRXopAnDXSqrn+z5ObBJwRDN
NGiXHTScGJS9prOoaLK37XuodOYR3C0l5jrUaH6tzygpYTxV2UvXKiNIaQy2oOoP2BG7QZY7WZ0n
8wvpA4sSIh9D0kNwvpWrXhB0kEo/a7mk9fOkcghTVMPv8EsDYMRSBx52ZKjRoBunzKU56HcQACvs
xoz1/Wc+bBWF7+fdBXZqxWhGlMik/wj6IHKsO8knH5kTpsBgoetKcuyeh/ltZeEyf83tIszzvMyU
zw7Bk62C6+vIAbajMAwLJsIUiZ6YQOaeVSGvnq1X463RlK2EXjOaKgdP1SqsQpdtfVlcodSZBvip
2bbrjjuWLVfJsycwv9eXvnblH9wA6hhh5ZO45GhK5nCFJm0LXIPBwJGqgTaHE2Lc64v0/9/UHaTG
BBL3ZFNh2BRTIkoKxLEfUjVUk4toemTguGiJ0kKQNiufCxdYloUmp7BN8ArtWNdbjL2vPyLHmq6F
kivBBwjwsyntSueTsUFXelAwOXWltFPEQ7XNqUnusVGHBMEmSE/1iDxvfpGTZSKOWZHyDGX8pUxP
lFFhfUUbcVCrTQBKacjWb7pP3eXwrJJH6ZD9P+NeaZVN80FqLbJuIjQOGqSfmZPtiJDH+ZyBytH5
/Pg41lInwMJw1dnitdTY80FxrahBr8GtRjiGlRko5i7HQYVnnbUB4WibYkmTj0Yviq77EFgoIqmE
oQDp8DgkLQfCrjfgDQgdq56tVLTUz7CWCkrrSmaCPWkE+huUiAynLOIe4Afj1WxNvny5F8mvThU+
fOfb1eQtctJhW18g0GPHPIvmhfuohqZPtDDg6Yfj7Q69dW7+VWa4whVWiFXRCE54vx7zLKuy4/Yv
i1SEZ3NLoovZDX318+cYGsuNJDL6P+buNrK4cAUx0ZSvAMxuTqIF1/1zuK+7+p3Qw1LmzFee9E76
QGH1v7Z494C2+N2UA1LVDOMpgYVEjT6J0FiMwEzhnav27plfQo4/j6BIQvjI3q0UNy1xQWE6A8Yu
cF0m7DwLMHedYLouEddYjMOPkyD/qxq6NRzc3svk41Pm9E+KfqRI0zbOZjeGgEhcYnFK/lqfqhBg
N/gTJCFDmY01mGygdl3t1PSvhDWVwQ1Wrw2+jy24/cb1lwAz4VrJrf3W0mbfoWms+Z/VFIUy3YsI
AqbLYyoE9kIb7DC471uAresQlSlFhToOQRfLSUPKhKmlABw6x7Jx3EDun5hcyexUlICGTivM49Dj
Fo+O25GGbzKSLh7WRGhPjyHFECQKpPA0r953juqcEy5demozyG4uCY+8VMhepuNP8UqdjDzXfCBA
BEhEUkhu8jbRbeXYENcWA3wHGAfj3hQjjKYF6w1YzIohpkZziT4wZcIRcZQnpjJORHzyXuEK14pN
K/M3Lrxlg3Sz1sd8mvJQy5Ysn4y9VwC1YU35QMxPQXmEdngdW16CBiacyPERdd3fUWI39o5xtPRX
8mG2DY2/deq41uOhGLrihdj9c5tkKgytl8lJbnEc23GgCj7sdchNIbZtrEpkESoXxMoeEpGoB/xv
a6KguxvxatS0ofmFYFR9n7e01AhWsZCaCi5abUxs+saMTvhMhEJJl7RhHX+vv67wMsUWLxxQwZOK
94Fs52GIQQHNnwL0RT7RM6yBCaQgmcJc+Oek5gtIObOlICMOdluYKfGzYagFz+jhPA51pLuG8Lwi
/4ssn2coKag37P9QCN7+Ozgx4uTbuyc+NRlx/ZTxSm8jGDh5I12gRSPDGK/5oq+T7hi6vAa5VUxb
ZIW+/oLEf71C0yZN6ZKuBKFA70caAzQKwmAl5l5Y7Qwv2MT1MTnSDvsMOgZibaMwi64DztAGp7BV
XcXRQi53FXYnDVMJems9LJjrsKVil7cw9IjeWVqhRTP+RC3laxh7Et+BYko2/y/jTw+ncICTbpgT
q1IMlerxnzyopjHyMD17sJzF+ywqOS53sWgwpZyCNL5s3Ifd8GpUjVPkcneJyT2AqyE/4K3gm1ED
EWkMo8XYNmzD+vmrm2N0NlzBUetDUQA8fRu/ccpSnzTQ95vP5POp1AbhKioUTxOXTawRY7um9w52
vsPhC+53vYfgpc2QltbawrKXrKCHWP3s7KdwOIlgbA62gpc0Th2li2WLu9Hb1ie5oSn5EFnpqoLm
f2F4C9l7adz9oblH532UXA7FU2i+/5yZz5qNFhuQh6hl3dhHudF6HuANO80QJPiJuOGI2qXU4fgj
L0rq8mldgcw+KtJv2ARaAina1Kjs0yyybE6MGiaFSovMGVUIKCmxwxmCYB7wgsvMlPHFOGLI9M3U
244B4VMTMR3WjCuEyJlkW9c0DC665Ruiq3wDqpvSAJlELQHFDoc+wnj+pwUXss0a/1DNXdfd0rcK
wGmKuY75IZp1YynEc3yfx3s4x5HHJAHcXyprsyPanmfl2v+YrWxpdGZOaGsLJ236kcK8eP5inEjo
T+j4Inw2MqciK8WB8PDzlFTEOvho64qIRTHrcSu3HtU4fpxaeKShZhsS8qGfFyaf07Eidw2vocxB
g+70pR4wwMAiT0PujLEyHuFkjTJ3KIDhfQrkn1PsyE9n6aHHTnO4MyaZfFiqfHeyyusk3bQGZ0xp
EYSxMqvbBz2mJbtr/pzLoR7O1r3NrG/U2mkbJzg0Y6xGK5KdlEEyOjoz6LqZKGliWgz0LdK9GNIs
AsqB9LQURCTQB4ta4YhIzfPAwqpgAzXgWgGuLvhBjZGQDgIjDB9gX+yn0vXQ8Jz0IKN56wtZWUbf
rEx830zgGhhvGTSXxo3HJmpaUjKKD81adV6knVdTUBRTd/BvJHMiuJfOGcfETd+MEFKZMTmCu3Fv
Agdi7gPAtX4B9VUYx1EwG2wq/stdcZw2+6/nE5js/FY7XNCh4We645lGdQCacEwXshXkdJWBAuBO
yRKEb7309i2UINOAoihnqaTDQTC+/Mb9OBvtw4g4Yb1aY0pXH6PwUKe1S6JAwK7KRwa5UpOTHR27
7MEuuma5gY7wJbPOch30hkcXRAWYIrqSKSRjXruDK/Z6pvfiusxKoEYfpchy8Y6py068P3ZTrZ+9
rdm3F5d3zN6aT0RSUfXNYGSXqQqEVBanDwO+bKuSz9MLhy0WK6bwofdK09zzx++IqcRdHIa8CCt8
vQ7y7t6HL75jQS4QQSU3QheLy6QfDPTs3aGNHDXT6Gk0fv8oIfGZxu4ndwAN++BVdq73CmdRdjIj
Os1kjfB7dyYO3csURxLxc391R12Vt0OiiwAvGdOPouKQVQxYpYH0cRlNBUbbrrCbwb+U7v32Osfb
VyuEn7odHqeNvQo/5ePeohS4KW5TXSYjvWPITspshHkRgn5Bd2swMyW9UdNZrSPBQSTXO6hoQCCZ
SON/+KqNv73aAw1nS0tgMFMWz6BWIOOvhaoTQQ3UpgTcdJy6pS/auGU+qOBpaf/nQBTcy6g/io3Z
tSiTIGBdvRsi8gh1rT97K93y1bV9Crn4/vSRVAscEC5+I8njiIRHiesSqCehfnYAJyUpVEVtyHTP
ZflfnTdKtOx93G9PvIOCL0QKC0ADoRsd/lZuSzkpZn793KqssjARpA/JFCB/XwQPGgDNCkTrwjrF
Ax08QfZf7GNbPcFxC1/6Ngc9Y/Kg/ECiaEatQsfZTPjEjM8Ok4wsHGt+KvUyKVOcPgNgby7D6bey
jmnf3mVnBldPpMkHx7wbiqCCTB4twJVhYNsKvy8lB6QXOFxkQVntQOyVuVbCOtHnamIDmdlSzMrr
EV0VOYAMLPrlG3qPs3tb2G4wiXzUlbRh6zQ2aGEjhwoRWgWgwQiBAmO3z+pEpDtjck+Q/5pFieVs
kDkgTWl3QvD5TS9g2eg4ljjoUzx8ZvqwKPveCGQ3LFYG7LAO5hP2vb72wMtUEDDuMYkF3vD+3yhX
DATQAqxTNzujgZa+oyfa4NRV50UvRBjhbl+2dcG459CHZFiwCA4J2rOEkZjuBSXMBhQKNpwt0rZx
9ryX5RQg5XNUj9aDbtMi5WhWwXkptkD+vccTtMbM/otqVO/DN7EaqD8bw8Fusn72fM36OlvA03a0
cfHtX/wZ6PyfRV91AyfShKdX5ndjFmrpu9JKaIMijEB3WdfjYfxzvI/rZmCiV+kZjAwo1o4YZRcO
cgIfSMgOEd5143/6BOj34BTeLRs85sxwGz4gPs3M+AXrSCDN+miTKwrKGtH/cgJq4Y10LW3hky80
rMfCi32BmaBzznM5uzu55FAAH1wJfiaBdEzYCQ9uxFDU/W+jiBUJRbkWbxd12eGBJR8l+M3NsDQo
CtVMdBNfiDvYQDx63bqiy2G8WPZ8bKBkz8xgj+frFU8qFwl6iASwz7DXwOkzd620DYSCp8zyuTRG
CgB8yzIa8iByQtZJBxV+23TRT6J+p8PMasiPHyHMrukx5cN4KsC7woSSh7vAh743I1ZFO6KJN255
d8VNjJv86mD43gZ55MiNxSb9M49onQtJzHx7EDv7Knuai8j8o0Go8eSfhQkFOjx/hBsVCXC/sTS3
Ii9KPBx7bpMCBPvg2a+Ccba09bbfXU62twOkGVHS8vf/6eIT5ya6NFXg0oK/Td2IlGliSvRYVZ10
dzVo0UHzcpNxfzOsBqUCHMmYCT/0+i9RZAP/xtzMe87q6MlCuJv7Ys31bBg9gUzA5r54vjFcxk4P
3Ssl27kExKxlx+IXtcoI35mdWv7zPezrJQyMdaVDjAg324DZFPnyoPIDCE4Cmg3YurczpIXwDCwK
/LE1s0DxMmUlI5F/9YocFymmJa0wjR7V5sJAg0sXWncYfck5MdSovRVNer7KdmT+WAzMflhwmuhc
idLh3crOKy3WYlsPnvXiOQVKOvno3RC/eF8aR82//i7cfpflW0VONHO/OE9gYFPrB8yitvb1cfvI
0OWa1DZ60yuj/D2wzEkaeJ/xD6gxBFaOHjXnOGceqpzX5g2YmXdzyDfKJ7yQjtvjI+OVhLej/WsY
0t2cJADSf8a+PTe8nTbPQbVUFvn6C75eSCVPHWumygX+SoZJ9iS8a6cu5BU9XGSBqZmuxtGoMyUK
E/ckG3ymbX3o5eVb4fubZhCG8FTnYHG5+ynP8giIMXd1Hg+su3IqdHQucujihjWPbI+SErFLvTaA
lwcYB0NUYFvo+giH0TpXhM7B0eioJ7zBrWpc7QXr7W0iMLJKa4Q944Dh8ACzjMxM/TgU4uHSQOrp
5DHZu/KXwXecbYWY7GsLHnLZWJ73jlzXECHVXcWzDVTthNN/mF9IsCfH6TFA96sVgtJl460yO59B
Im3ktnMrFiHdSIgc2UENmDF8zcnNy6nlaZvHl848xO5LXEg77QKtyToEPCAZ3XuI66LaIBivQ+is
58CvZ+TID1ZxId0g3tv+Ry6oRwqTsaHjVHeAA6r+99ZaVSoZzj4nypyorn1bZhapus3yDh34XLuu
Ndk76+fIGLGG8Yd/AFQ+Xul/wGK/RdPTEFjEfq//Tog3f5qRrmpDShP17uq3mdsSJ964YMowvevr
qBfH727eYuK8x5+fvbszh/xoBOSPx0ld0cNnKdGa7HcizBqhgd3jt2oNBcq07iaiUsYDnqpMmOo7
6AjszK0JiT1TccP7jUqHO6QWg4Netxl6CpxFERLM9ZjoK8P0TuK9ZCRpQ+fJxZVDOjhg1Y+itj+N
M48i/mDXOn49IDZ2YfPQkCHyLYwKsbMTnrPgrxjgOPUVsA2HtUyitx93b5EqjlHwjSmt+bNukh3h
YNJ5PFfsoSu1TbakfhG6zfqGCJNFauU9M6wYwleLdBlUxgBC+FngunLmyPIpBmg8OfbHUj4DboWe
hvFjwCrKKCdyU37Zn6ABgXUkWzAEEtA91wkIsbz9KR6cqZfhPoltrTsLvjjifgGZdcljhC/rdPSG
6GPSznCRuWWRf5V9JMDh5ndUqgSKSumo+/kuyRsU1o+UBKvVCMbxhGufb67Ohvlus2YHczxMEAV7
ufFOS9ulF20ZpfgwGcl8R3v7kfwS3oVkVBmbWTTYaGYUZUVmFP0qT3IlgXD6b3tZOuBDfDQX0JZg
82QRckzKY8CR/pR3B2yYONzLyNAQO1Nb3Cwtok3jqojZIgKALOdif6ZL+hEzgV7G6XlSnYcP0nBB
XF8XsXxPMCFeKHa/vn+626a9Oz94AMTT+EU90QIWTitQ4SsEJ8vltqLeYCoNHvUm8sPbJNW9voFB
4Tiu8SFYMJh8J4HZvvMtfANrtlXShnlenxSSBLJdWClCmxCFgURRTEErjQRH96OZoculUMN+32kF
uXkYwt0PkORUYo0A/Kqe1vSrK1RN+Iu+EeBPEuDq4MSfFblt5DhdBiwEgiujOyue3vxuq0eajVHU
EJlwQCs/KXORkC5FS9kHbzdO0Xk5fFuq1W0jzaLzjZUOXWbB2T4bPgVowqjXXYnQEOboG69vqKyc
Tu7Hyb/1hi6MVEg+Itu835CJsCfPj2RZFpvynEORa7RNJUlHNu30S7Z/33qOzk/ORnZ2LDU0MKfG
D0GD7tYbd7+onMG8HS+RsnG/vhDH5Rv27wZuh127Lo7TV2o3o91hAhcrI3NtIwjdLZNlxUUxrcoP
tigs1m6n+9Cykeg/gDtQGiBcYr3G8ruPiwqdPJz7QVmmU5p438xKzv1y6v0ChdkEAf/E9r5BjLCB
12LteVNde4+WBAl2SLEH/upyDyUvoijvN6VjIjexRXnKLpyV6LVxQxbVM7ylPdDjCdFCFE7j6bmU
SynyNhvzH7xErR5MAQ/y1ndXlY8h4MjA3SOl3LH7HYRgc9GQXsly5rZM39CID/HiisV45skbLAdq
liRoCllRPHMpKOm4twerK7Of0Gdc88wZU5RuPKdLqmSob9fZjkTl4c6mHMY5PaIe840wsl0Ad/3L
gzVG8xvXTHFrnCFjQ6tYs+MDQCV7Py8sU8WuRpTrwmA1+YhSkv+NC0OGb4gD8SdAdaFbBrIOqFgx
NOeu3n+URIbFnLqU5xzgXVAArmKId2dcfBvQqvFf/NQpvO6vtdIxC4e1NeNsz66WPLwnrF/QzKdj
qKNO8pplhtCo3AzCO/MyMqobdSPEcI9LaFruyx7syw2lm7Tfu8OkaIubu7QOyV9nZRO0s9bbuCCR
h5f3KlRS5jRnXisPCWs6MypY0PRQy3aaym8CkdGsit+xKol3JS4SUjeKuiuDStCl4hi6NnWOlzUY
9kC0+Ha4iwFYmArtAAmd4HmUGhzxxxfkV4eZzfbyGB4tnVMJPrFLcVzd9JGbbNOh0qDYVszsGrNx
9svP6o3YUZJgQw+3hLKJBl1UT5SEfDyVMUMVkLo6ASLPrIbklQRQpokUKvaGV5Qjj8j+w4f8hQle
zaFxDbnZcGHUnpVsC3AuhUFtOq6sBl2PvdAI434XDvgzGpmT4DT/Gm7ao614VB7jE+ERR88d7yNJ
g7i8IC4zAC04QcblU3EgcwyON8G5rB0aAV1vUMkWGsL9YWUBIwmyZmmOZ11Pwv69YpDoqlyBC6cr
M6k0mBbMsNcl3Zg9+/DQuM+Rjna1GYQu0i8JISWwyfLf8Qibonh3l9fz9FaXKP6M3MoWS7DbbLLH
zthzcuhuAcc+gOhb7WDi7Ie7mk3CR4KV/9xCQth/BIlIcb1BxJRid8upAyBo/iXhDvdM96JqjxFg
7MyJeGoErB8VAJMG3CK/NXFWOhunazMYaeDjk8Muy1Gr6s+ryHX47m/cHiF4Mt/Wnfzob5H1d8uX
xQx9UsauLBecZLpArSCYz63C6PxoV6cIO6IxPQo7dB4EXVpvEaVlUH0jUSno03D8Bw+kwg9Ys5ZH
Lq08H/X9Xmeuwt9Jjbhdk6NFv4+gp2nl2avm+S9Il05K+Rzl4cfnKJtKwdPaFwb9O7Vdc2alw2jD
YbZu/CLUNngaiz4g3Y1uS8gtd6EtFLsGrhrjXhbQBMrTH62eHh2eMhMXlEWVch2ZejRW32Vc9r1j
Nxg7PphQGLu1jXKXyElgMMHih1qGPkt37ROAv42v8trCEX7DHDVLGbTIz9J9bDOhPP7Xwmd034sx
dhvzvCaIWthpBS3jXJ7hlC/KFh5WyDJTg0y+pqq07mjknEiLDsN7nrD1+30pWJEXVXo/47jZq7n5
d0A1MtBGZvLpiAdHzz97js1DvX440r0uJ0KlrsF0Or8ZXL1l1HptfjZe79SpNNJxF2HTfS/x9NiO
4RPnVFQjDhxDS/oSj3VOgLbi9emCyYySYa2mxnk4bkDYX/+BOj1o4ewIZJzATyrf/XamAlfklc0r
6m0La3ZB5AhJBkTYjgbhDt1sAPQO9A+cwjimfKwBEdCRy6rt6p/9EL+xDi05moyMaP+yCc4mzAh1
D2ITk/DALPQasAahrVkf6RoHlYgac2VIcQU0AbQbrOpa2OoVSlou5UIyzCSsIWJApakvx2KZjq9z
n9EWNZkJ9KcY2UJJ1tHLmTfo6RQLJ4hhgZffnlBmPGRfECoBzgWsdsZdclhVEeflg33JCJDM5lY8
1OWLg5/2kVLqtX5lrRbtA+9oDh0PRvj//NFs1lvbSOhRPlEHka1KHmhNRRaRlpN29OWZrlhCwqHV
DhKxG0WQgysr7T2pXBVqgn6mrNrPxxArbXaWBaqK+0ajZgVkhCVEvowY/m4OU4qFR6s/2h37fm92
cPhKRFEAe0y/IoZ3+jGqIS+Ft8v+hCET2oFU12ni64s5eDOgm2X0jCZZYzqNJ+41Jt9ujAcDui7e
ej4OK2RTjBaVpCf9BAWrtbVA4R569OBB/S56TnTOrszeU8Qx8XXCn4Z4m+zQbOlkqkuwcE0V6nTI
++A3v3U3c/mDe8W4UJ5n4kzeq+ncjXmzOWqwheAvt81zRo3pM9CKH+NrHaaNRDY1mAhRlD7HQrxl
PfbsHJgfymtgMMv9ZD7yEVmuU1hiW1RdOlXOkrEIBcOWjC+a2Wi3oBcnpHzXDmyA8YNhcxZSpkfE
uOqb4c+UroySi/uyy1irvofHKNMH6+PetKOyU68k1trTsvfrMJYwYht1GjqbF9GKE60RiapH0Peq
6+CCFuRDEdATPY8zevecs5cW/4z8ricX53bVG/6XoTtIZONsXUYh3h8lKW6jEfH3h9hcxbdKDutb
yMWyB2GaLrmpHu3gg2G16rc8AF6RmOn79BMqvQHhuWu275v0LATBRpSKwp+3o6z4eG8B4p5pGCpi
rXVKwjm65ixtmBGEnXbsnV65c3KH6x9Jiquq1nxgH1a7O2H0xZQJl/OpNytacLPZqA9twyoYVT2y
wwWcJHuS/IuP0dsvvTka3WNs0dHhROhpabUvyxz2oBq1gxOpIw1/vDcVbi/gVzTOcoyvTOHcZajv
tN3yjFWMoTqij2KXC3NUFo35eJQjOmCtmkY1q7w38JnXPJ0I5TJij2CcAf8SQzV+HfSgwRUmovx5
bI5+kMsbVvbdD6Wr1QJuHECkJzd69d85vKTB7ze6VXoWXT+ry/bsItXirjrsJztydbMMWkgvTSEG
OpYXljoADNlJqgnHQ6Otpz66ReH+gCA7JVnOdKhqTNUSepX+I3TyVOREiTVhsxScs+PwIIUPbQDe
FBLUcw9QBta5Ppl9yM5TyhE8MWxA2vZuNPMOCPzbCA0vvJ9Eh/LFqv29sLIV4lvAuhN38abd4IMd
An4P+srsbnA45HL5M/ff7WLwfxh/2U3ISQ2wep47UzKS/kqGNREuVmyCKE61rl/gmeNurxapimHp
5cfWTOOOL+lhO2+nd2HGgjbxZqzDercggVOpiMrRE+dTE4SSofmp08FFe287jJz6GiQYXcnvHQ7h
mjK/tXCqgc4LKccsrcpAdgGonyO5yglk37Yz6l42P4YGIkGMPWSh4jjZnloKxrn44KenN4XlbXyp
q0Cu2Jj2Bh99Y6JGjD7aIxucEALIGTQiAfS6tC4CwELMbDsjWE9qYsY/PQQm0gZAKUhchw5Zs90c
E0EIS6nVjWFKay9OeEbC66g7NOwoEHz5pLEkuEuFbJrI5j21K4mARGxyIoSs3KeskhK5HkkGXDKh
DKDIWp3y1qhu3lYEx9og0nBL0QBfSeZnZ5nMoWwU1MSvroxyDaFWmggu1zR834SxeVeIE6atQuKD
9xj4wjbkxURtscLYjDqQJMegjk4ghpDXv/yeM+u1qAUsRRtnpQvGVevP/SINoSLjPBwi6qk6QFc2
bVH/Z4SMAMaWZ+9NUavMaNffXgIzgSC6fsgDtzGmtHSCddlpoSZmKVGtQXlcc/Nnyiug3PYRYCMB
leNCPs7z27b+9WEZpLu+xzRmDa/qsRX0baXln2950K9/XSEuoJ8iZRh/d2yJait0CNT1D4rWSCg4
WX71Hjsxwzzl1o8LrlVzqTANnDUOHPnvZE4SfTuB8gnf7Ukk3O66Q0wR7aWown99U7p130EhqEDl
/3HPDWezSlfo3ARlamuck3ePKkdIfQJXSAQ/IAorzNOWtmZXoIRauoY5SLR6Lp3qtY2OoER1tMry
N9DBqNkbj//PSUTcKGU0AmgLPgKTmXOq8rGYG+DpxCFF6OSi9C5YDx8527+tDFW+KWEGmo27If+n
Uws7rbIYOOnbe47wGa/vzIa+iZE/kktzK7qQo+0McInfZndandqn8XOzxr6J+2ioNPPvKFiiTlk7
zkPI5TtPLC7mJy1oZkDBFqTOjrTCCuJ9PHpS33waR5VtCH92XPQ0em6ag+1DbulYKnkScQ9Qf9sJ
sjeV8CN+9ycdsOqX3tXSOzFWJ0gTWXUo0MG94eU+UAfmNi/6wqS26jrE6uOAtI49qr1eLWqd0EB8
IR+yJ4CjAMhq83N+GmecvAsU8FT9pc5M6S//GuBpH7lD9SgukF3vf3b9H3R+7yEz5vHAIaaa8+zx
ydZ5/6u7XqZg/MZBP+goRHGmfgAfXJfm9BrvvEptqrYUL7nS3dxlBpg5HyqPAeFrJAPwsKZDzRgM
qi9v2N0GFi9wnViDgg076vO4Br0nKIGAz2BzQWkwxDx8XIfZYbEVgxyEhZ4y3w42mSRzp4xi8U9A
xwDPRNta5E5oY7xX3pobGKDPv2oZ7FZcS0JtBA0ckGknMOnuwnvC/e4/oJnwBaILyT2XkyYuAeg7
BLYIZZ6mZhlllIRIdOyQq/askXWSj83oct9iXe/t5Mu4/u2Mqz6SVAIy2ICXhiDodMSdYaB/cCPK
/8oDgjnu85CULa0YdKWKT71X9hAquDWvrDfdwrRUL39LiyIUNdl7jw/1pOnIwmcYz181E9kmjhsn
WLWePxXJNEBuQDDmDooHkhLnria3P6lwzjIK9HuuxSjUB+qYgLSEAQDxk8BoB9ifwLELagAJ2LgJ
3BuLDls8aiK55iLcCU8WW933nt8PZHSsxmy9/jHBZq/hYMyYn9EJw1E6y4bvl7UtCGh2swciJQi8
2f47Y6Khho+M7v/Zs4I0haXbna/ELJw9Ks96+UQNHxvgRkQl0XQWyDICGksapt+hWpJjTNkLVHlV
RHY6ys5mxB/82m2K829eB798bn0g+Fc3JhnibtmyEqS4Dh5vRCGH+R/ltmdu6bOqgKWnrFJKXgbB
rL2PTWSNJLMMshtyjZFAwpQIELBNHjOEQ+vPKYzIlF8Yob3HHBhb8dwBaVQ8iL7Z3TWsKtgdC9BV
mdqBEpswd+PXPqkyIDmssgHIsxrS2xcMM7eQnu4AWGYvYOdS6nK0H+YWr2Ipe5BIpzrUIwpp5KnY
PShmc+vO0PI/sP4/bYHmmUiyY5Pxt5b94vj70jxJvEZSWc7ZVF5HLUXbaA2LtdP/JcbIYMQo2psT
0GcCNuFbXaptuVfJw6HEwOdj377zhmH3WJH1mzeHcF5j19NrUHJK6TKVNdpsk8mQkrB9tYTTuZUg
R3OUNLIMTOsESGLefLZRs2/GvBjKhVVVqh6XdHguRV1oSLhNScZL4+kOPwNVzyjVbu9maoqaf6Xj
8S/+2laoS3aycTBFp3J3v0nPwF6mwq3f9CBSg1Al+rpZNv1ti+4q7K1W2r+tc5zQMsIvogTyylq1
PTWfg7p9Jpa/sJ2mN8VdHjZMjTiyXgDd0Jw6e3rARiWUFqLgxKuv+xCY9Hq2gmVtXwYLBWX63Due
5XZjqNOmi/TVca4ZPzGUWClKvW8FkxMrwThoEfQLfMkPt2Ez+xfa4ZTw8M42smutjqaPwiFNxZsv
dRdFCZe0JBUlSwL+5JyoZ1dZQp4hWHjnOB0zweK892/5pm/AFPxx4l8vUWnPYzXtmE5vU2ZB3+rM
tAEwQtHcKVK/DdB9rj6/P+TBWjcuDur1UTpfjVPYQ6btqL+5i6mbBUPzIGt2D+ijh61/C8k4PhyE
4BhKjEDxBcAw/JSmX0ipi/TlyKu2cVAbQQHcvgXcqzBvx3WOw7WiO9Q+CKLdjAVa0cBVlLAciabJ
bqGpIVg1T1SVHuW0xYpOMjIjrDGV39fmw+kmnQ4YutAUCS4wweN4DwrnjzTt7SUiMtITIG9hEXgP
fKRDIImjz6Qe01BsVKGUdcGf7D6oDAelM6X82C9LOEW9ceFrWg7CQZaTFcmM82AZMqbq90ZLR3rF
Jh54VEW5maQdtmD3Dr5Fx04cV1GCIHPPMK54v4kgYSk3s+UoOfudvi9CBdARik79BkVoj8jCc4SL
baNn+rqkl/cwNZWVbOjSNlD/dRAHgIHYLzUuQN1uZrIoyuOquD5Ag3H/Zzh0bnWdq5FG4sqI1RWt
zOIVA6DxNn+dQNwykwEG77ANxSY85947TVOGOPK9G9RwTczgwilMsA0/ItyyPkMjoe1XlAaR15js
gOEHlKBAh97TvU3rRR2o6bxxGwnvuLu1OoM/eBsPd/BclvKUwtv+DRDN3x9wDckDTNdcdQf26h5T
yos59omZ/d0t9DWn/aNH6pylCq0OvNaG52xSb0bXOySIAufgBhyXJAVEQMtGsIhKV+Q3iEgCsd58
G1O48kt/mU+um6rqA3H0k6ti0meuXhTVmudsl/BQvrC8L0dWie5XjnC2DxHGOp7DQ+8+M/YZkOel
JVdBMryxf6hucDSIc1qn8YvVb3mXQA0xiuzO0/IW7Fw4OSMdWTsWlY0Rc5rL9/+llR7AtCCcSfvc
qWZc0cxsKJJlWvoW/u2pCM/pOVukY2JNHbwE3XACfwIIWRzKj6ebYSRY4OtQ3GmPXe7xfMY1Urro
VyuDhs20Ei3e9+8iH07z8AJaQiROsD4sPWTYIco01HB7HxFzsM/5zcf1ntUwBAuXprKpF8SVLp10
ZcHp1zO0yLRbZlVJz8BzmTaK8CzFSNziUmpat2slSmIx+hTAVg4e0LEINLAdGYUZJHsZzwTaZIDI
Sj2/TLzRh9leb86gUR2rMgIALTx5C8PNMWfCHnBiTtDZG1LfXR1jbGXFc78CirVagWrwWBhblp/S
+umct2QUWdGRbOyeDh7FeQQ/aJIqOCFhBNgChz2lJA39k8pfAUDshvwwttfskNekCPrZwo/NRHdn
gmjy0CaajuM8TAGNeFZBpWNW5/7kkZllvZDaL56XmDuNun+8cv3HVObgzUkoun+1Jgm5I2O8P3Qi
RrW79izMAfKaiFF3oZF7ae0CK35JMWwZpIbGKpRe6tW3xq+5Xf+b+ntgj0CJWiIjf+KjFc0Hrl8g
FJ9TWbbeI/L5ArdtkgDBnI4lfiLs+27JgyKDTxmtXeeiSkyn/tJ+hJETfBlPF4uHgoXppQBKB/n5
94PPim9WxWKx7yu6+DTBw7Sm39D0FQmGkakVS9+aTMi8Dh6WljHxlkq6h7v5mM2Y2+KhakR0sLvd
i4byNgmV9H5zVLgyd7g8KtWKxwpPc5qODTcUW6ylCy569zkT+pilcYmz9UUcoWoiNOEBjI5/jyiH
pDsQ3zy5mhRSSmaNfTdNcW2Vy38IS6SOAKjNsvYtsaNqYxIEMDwJRX9gAMbAuQE44XukdVENXUn+
qjuouKY7MN6B0LEqwu10sq05xmQsNOxjtrYTfM5rBorflyh7m/5yBhAHqCZsLg0MommHmEvOiHDp
dgQnMXdUhLDQJfWJClBbnDBUQB9GOVj7/+PbHf8AiFKYEkFSTCurABDsIMwujaSK3RQlKOPyFOQx
MtbT0YQTkBc+8WuWRLoamHUPPHViTla+pZ+O6rvvWLpMHqt4NpahqnITN5PDCNZrJq8NML1Umyj3
AIGC59eP74WtjWo28/Re9oNijOYkRgdF3d59i576AhegC5F3nzm1XehhdSua7NW9YCnI3XsVX4Er
84uY188ORmeruRbd/N++lrx2WtZlah8uxXkHIrceirRf4A3LjtE63ZjsS1mWar12UMUkfZLxW5+4
CuuSHjAopkG/DAdtCgtywfBj0o39XJyaxaTob1zuoNP9srnUqhPlf2kNEm76s3nN7XNYtp60+u36
dC36rTE/GpQi7jOl/QX3cKkwOReG58CZlLNG6jlgn8M82IhlhkhD7Slin+AaSqIaqzhJhXCGYwQv
izK8KuIu0eSMNkiq+OBOoKnuVnAzQsznVR3f6xaDdkHKrMjrWK2fS7RgrDkgmeIdFWrLEpzIXcAH
c0ETV/DZa15SAYAsnBzay7Y5u0mFCWMv6x3kNoGW7yzQL69JQ13sURPlaOhLUDHlh40XC+IdkiKf
zuR0I2VLUCifHBvOfiTEeKfgw2zJecqHqQPZpAt2yOK6u8jKo0eseGdHFYXJNVByuFDEZcCB1/7W
ksZsl2p+xlpgN+e3Pke+x/GG7Pbp29UkiyjI4d2dyultqtdlBQZ9EweuR4v80OWfWzEGZjm5LqM/
ZhWf8jTL1VPikBlSTslNFnDAeUu7LsDeE26KrgNEZIYmRRnRaTKQ9z4qLWVn5OaF33T32ZgglaXH
OgcUWSN9qgBuHgDsMYpUJU1bAFZ3ricLd/q/TUXVYLBq5o/7LeV1Ynrl4wKXKC+wDvKlWGyqurw6
bUtZDr58/L9pCjuE5V/7mLHsbqlbxLPeU+Y09IujyEOBDLLC554Ih0yhMWrk7CVH5b/FQ+VHQ6NV
ZkSjJEsFDOnmfHx8c3xs9hBxNKJqVH/19eKxwBe3Mgk9rZFqrZB9T5Sm/jBxo/24IaUVCoJ+pQz2
mNoQcapuBFN9Mp1wzVCgA9vis9GCE9WLWrg2q/Uag3dDS+1zNhchnDj6GlGUUMS9ntVdeQtG9ZeW
e/PbhOg2TDbe1RftZvIlnt3dtCky7excboLyTj9Z+p/C0L0Tzngd0mgZ3/lXi+srJ5IIwGPGvTnV
aVOe8hDiz72p37dH+tbQxZt1LJCOdgJat2yYFfJFhC/2Wk+iruADbK6WkPqUJjkDAAcLvL4DIJaK
WsE8OIcTqGKHEe3FG2Ag/hYY3DXGd0yP56SyVjeR+aVvwilHJ53pSYm9TdPZoDdXOiN01hmrlgFc
bOY4DAAvxoGgqyCGglBwrYFNQ8zpKBVrGu12+3P8cTPwg3PDDjzXPKDkDk2G1nFSHktvCIMsz7DJ
xTuwsuabdY6R6iMQI7VNQnKLi9keDnDlY3YoLiu+W1fwyS1ejQQzzF9VGyTThJPVj9TY02KSPosP
I1D/zLcHJPxTFfnlTlWJKNaLtyhFRnEVa5EMTJrOqhOg0OcdqhEPSpmB/CjZMQN3/2+Yi9bX4KiH
Okb7D/DcMgZe01cduUhYwFHPQz5Ed/HEq2fcKzpBnOLZEKiaKvmBrByHTQnXu4YhsxOvXfn/k3Ng
1Q00jKZIZMxg6q0YxECOkejrZqIaV3/waFeUwO/2qmwhZa6Go/6ikTH5MEGX1LQ9GB6tRnVw/5sF
FyT78vFu59pxp363D4xUtifvu5Clnp3jvdm154MbIab/Ufn0nkuYtg3wZXA++xVxsEf3uT5+RmPm
sI/SgVK37fjFeEJRQaX/A6ZV3m2XP3CPAs1NxNkhc5+m2BSOZ2x2o6ljRb3FJwTIgf2TAXLKYBlJ
s4isOAu7OU2uHvaztsvU4w3tZ0A6UxDGwjWUfKmpD88IXCbcYWS9fqnY+5+98oG7XFJ6SFfvjR4v
GsmLgxtoU+B/rDEyxyAl82FUCQiAXJQ6Fn4goC8AvbYrq7+dAbP4+rzC2XCpp65Iu+56PtgrXh54
uLUHvIP2mKX40c0+cxb2RhaXrc3PU1RduY0XnFIQQfvv6lfGU8+krNE/J3Ya417MgBuZ0QTF4/gq
Sffilr6Gf7FI69EXyYD6be/Upw5ppjsKCNbXSwZ9jRzxP+ycslZeGyAbXbEjJPaUou1AoYVegEx+
JrI6lihZSPtTGTcJibk/cFYUWOTgA5HAwkQPZA27hmY4LnvRgUnuHs37/vbow2xNnOVNUlbv8aVm
BsIRLlekR7AjedFs+RiVElGPsBysYngI/fKrViYeACTH+Txt9nRMNeNJGSTB5u2buXYo1NyYxY5d
7+3fW8fwfQ8m2FkA1WFIhqj6av6+lRhy4nxnncQwoXe+8Vf3Ew+EUt3S4kUmoCAWVKcQr2Qn1qG7
j1v15JWjCCuoKFHs3ruFXpvXEwiegMMdGXPI1me0qUZf2EkR0fiRCnA3A60CYf9P+YTA6vD+1Q1o
dU3PbYye06gQC2rprd33uXRq8aE0Ly2yotalmtDMJT3fyp5DFt7j7sQ4Fbosqf1GSyxNxpAQ6b9Y
/wdlrRn6tXSLiwguqzbvyRzpwRXzFCkvUS288YyiUtHIEynQnGbdZyIKN/ZssJCucx7mP26J5+GK
pex2xwvW70uglH5wXd0M+069io1boqxIF/dzNv8LcfKV2Wh2RR9vpzZEuZDqrCkCYST8GXNLHWCg
Oy685c9Rc9gzty9tLjc7YBNwxJkiLg2ZqXDepvQXT+HgCnwH6BtCnZHLhGLT3dGzjexjsN0UubJA
wUUdnNnt8YGzeY16BOmZVC7rq7XVat8j3qoVqj/k7wxbUvd8QLKW35nUVsjImbLdwbe9aE+ctjKs
9/Yln2G3ROs74+3E41RUczD6VsQ00fKqSAABQv2SbhmqEWQhflPveVQMSwalb0eltTh3U5OszwH5
zP6pN17GUV0Em9He/HzSjVJx4/NzpPsqA1ZXQSGDNRrumdJF3zDdmACSgIG1ojNXck9Qr51RRJBW
mXFJdeaSRYk/qRJQa/VfubMCmowV489HOh7hTgZlwZLtTNGJ0I7lsbP+cHECavkP1BGjnsBNuWVo
OT4SPazm3mlNx4QId9jUfzTDnahpI2uza9OBCvSb82Ghf/1zMt0lDGm7R9s9KcHj4PYMuHQzoUnz
nBhxd96hs56/sEOmWBqU/QbAMC1rnKy5axPK0H6nNSUJ0h17ogQAmuRRsu5xpmRFt9GTdcNu+Bo+
3Y33DsGWePQIyeAWDWpveQ2YKwbSIqr/USnZ4NEBenppQYnopn64JZbYZ/Dug4SxdgQqn4LKok2o
XieqGiqL1+fVBdNDQGjQ7zvbbgn/HmAJoyHaMeMaivmTZlH7U1p3pC/8tIi5Jk3pbCCpieZmzA8G
Kah/DCR3bd4dXiDPouvqJQMUEj4TM+beMeDDuWL9mBhnXKObpdQNrwzsXnnIobZHUU1qXCyLZleh
BfV5hqV1Lss4ydpG6noYgDm5MlxrjVmSCHryrLS1fwa0G+ZAHKYSyKj3TLxMSsERxYhTnb9vIurc
oIrKsFIq9xKIM4SLpHT8ao1xzhgdtDLgXQ1fQKI2+k7ygD53GksaBrUX2Fug2w6kNHGfttRkWdII
UqG3+/tsfwWULP1zkpwj2PpR4ncFHk4CAI5HOa5xnZTfvpBQ3k8OMeEpE3ur1DrjX1foULN3D6Z7
v37f8H7CAOrUrhJfDsl4AvvFfBIg6JhztJcmL+Hhg59TvBwOxsf1ux34EVxQ6xyj3QCn5sInDUop
W+bJ8ac6/yze+N/pllB+EFVYeeNUBJ70Xxq4ALPgyZyxudrGL7xSGFNeVqhQBmU6MeZhFTaPoR/4
1iCN49Fip+1pgJ3mmYL3cgRoRHlVJ2I+dc87itkvUh4Dj8D6bQdhijHggM34S1d3xK263MOQSMt2
vR6Zaa67nu6/WxnmfHVI7S22k9qZzsJst0sTFME+u4Qnpz28LAPXscfBo1OfxReSHpFF1xVreg87
G6BdJsfog7ANl8yT+Lp9HQGyjSk6z6oajy8J7rQXIlTBPrSIslg2lzGtMtOEoU2BPDyjFFlgDl6n
P9NXfPhCL2xLKY9LMnslh2oHL5qLh5S3QkU71E+qgbWRELFSoQEPELz66pD2vLFjc4JlJSY3yAxj
v+DhbZYqm1bM5HUwAqAmPEgO+g/RpCRPlqVmKOdnsDHrtfBedzEG6zmqukRsempZlJTKWZwwTRfQ
o5s8lfN90dBNdkz0vLiw3ikWhYIRzN7gD87MfoM4fnJTHbFpaeYHwew7mzmXGjflLcnAwXxLwic+
44Z4oaxzfmp5JMKYGRrAIH9HmLpwBSZjyi0onazqAHlGtti02Zy56s9yzD6wNzwAuTm7b91apy+E
NtDUibTFyN+A3q+yRdN5NTb0NmSyATQlP/1ls/jqDQTBEom2Y4DTWBWdcXWwB26ZVEtSNL+yCYyl
FfL3ZsAI4l5rLESM7HdpoCm+TjvYwX8tmSV+XFvFCgR1/n295aWJrJX9uTUkSyf3ZHO/FtvR0uDk
0XFjT84LHDwXn/pEW4nN5SRIb76/82d5kmjiTMojnsZQhfVoe/dmIa56xzN2eUFtlz6xBw/3siso
ef8s8aZdh/9Lsi4k/Dsqu3SjmsYBwcc41DJfdcILjJGlE3M8+OjrvZKv+ixyAVk5gENSlH70PJO3
xwF/1WSFAZr/kOJiFdWGHZSZZxYxXgTem8e/Op3yqEobJT9cHVMq9OJGTPTYyo/mztmY+imcpqAz
m1w3fD/II3DOjyeqjgvgYkd73SDuR2jL2nR20YYocpS8zBJulrKBviBbAe+1XATL3x5j3lcKEgdZ
UhlVorHy1x+Mi266H5jkWhm+GcgoEEAwe8IhZ4JofOISh7es7uu4HBxLK/dkweFcqa0jsS7kNIUP
dP7mVxSgecWX80jpGV3CGJmj3zWJM3muiAkHl8KhlueYJM+WbjWYhyPEIMZnZSQ83T8E7SBrJS6i
2MVeeIs/eD4RmqAyAHK4/NWOlHQrak/XiR1DXlBZXoBSCh5hI3wrOUsvBqzO/hKoiX+3U6pmMeZG
lLEnMUEXa3WB6wJmMREYG8o8B6QdFJrq1QrJctPgC/2A8hzinPePgh0rAhhYSNRb+t4qmxhA3PXJ
QMsXI990HbLm8xe/367j/WTN/a/GUArfSSQ1QynDiL4qsYgfD9vpjLViuGBS5gCrXdMut0NYWdpv
Z5m9IVSufjMYRZ5Yml7HWAoCRdbJcmfzL1SOCBKw5GMq0OSpvPP2GRWH+uOKVYvXjjhpFTCC121K
kQ+UWoNfgZDeMaWnqNMpiLjP72wEoa/8I8VtO3bTIAx8V/+XKcUyHmxuOABxMOBEn31s25tZ2v6x
o/846xiawVjI0oLHpdxdJ6YCUk5xqYK7K+lKSz2lFA78CAAkofiqRaWT3W8pm4RLCMtyPYkUQGCO
VP+apXGxlj4rAjxlzaTgEenLWywUTFDAsMq3cmDPa80OIpXzA29VqsBc58YzyQIEIo2DM2RTVUhj
O3uJ6TfwMo6T8BmgpXP+P1vBzKjKJOFo4yVsiyoJsPvbl9bYs7EV5WkxzobhIP0s5H/1zRmt2A//
9mo1iqEfv1Vl3kB3IBOEUe1jGuxMWpb+pOWozDjYMiL8qCFiZzx/4VEeYAA/XiUbfbXovmGCm0FK
9abdQU63iqrGwkSz4UR5pPRpFsV8jelMZq5oVNxz/iT71ZBiJ1gxMxleIV4R0zrGMQKVjh2/DzA/
9sY6QHuNAwHhcrRm6o3t5vCsFxNYgig49B+wXG8qlfdfJEIPc7l4IcO6PlV4hefI46x7cuYWKuXR
ac6kt7ygCg/UYLiG3dXNZnstwpKSr4/CQ7euvuhB1eE9mo4dSKH3L3HqRdADnU1ICP13DQQB66Ur
bqCtTTdljnLA59Y8A8v850+Wo6tRf7P9seWneUIFjX5QEtuo30k2uagYKWutdNMu6SPZIaFElQ7X
q5IXowAKXsBerXQKbv2TpNi69r+I1Pl5x6mBxDe3+VKNIyFrWs+Kqm70SXCdueEV0uFvbU+ChCNS
0yVlVsQ2dcdqXlH9HVqkW0BeIYPXM78GvjfVHlPm/2O/3ygNjOiQM6ypzaCL81i0M06rRtPa+9AC
bfdtPJDKUS4r5gmqBAwT8N/Bk4WQfwNQudRjybugqkJGUHi/4SIbCQtSPtllg7LIjxiZj30ubzLc
oJRZiaB3T6kg0+UdRyG9ZSGIIfI3B1O7N7N7V8jo3BU2ol0NBOz702LEPThtn0uXMtzNXJDXG5Xb
eXEsNHby27QH2GMub6FcOuZP1TfgdUnp5a4M+8eVNDkntgI8VhARMbWcfgbbuR7DrNgHR0Q8iCv1
XBi9HiQZHft9ckCamiE0DhMjsATYxZwdMd4AZTQj9daEVad2MNvahRWCgXHMtvMvlj4Ml60MUScD
ORlkcl0ooexBHYNmFRoo+FT1nykHpzfizQeomapWtThlVbH7u/uSrvtmKcg84H1jGLLaZzK8wdUy
3BSkIEZs89nYMr9VaE6cuxEM7nPLp3I3xkc0+aMqFCAqXWe+1nlQ4fYmvVThtuFU5O9LISyFdj5q
fb4k5aZ3rdOYSNWyxV0IL88ExdPrPXNoiGNwHw/zWCeNtXUdfdkonCxSipEtuaQh6BiwaazOeMQF
Exnfr6sFWvghqK0WzUSsFmP74tMBIXyAePrtMplx+SblofbYR1xRbI6UPLQz7bdg5n0VoYpiOk5R
9pnRLzVseccnY+HXHBdkSRhDt0iIFE6xm/kxd47JU80hu3HKsA0SQtsoNdGHo1c6BMEe+VrARSLo
XZECZlgv0ImN5evv00Ae+rydbTgsGQ4gYZ/eg67jO0paV/0H/yoT855VFyYOVaVhbkfySFkBxo3m
7T1RfEqfrVUTF8pgaeg3bQMMR/tr7bvTVp0u6vAURVIF5Q/nnH8GPpAjcMnzaMj5BGcb/ZeMRgh/
EWzICX4touKJJAijloffTlDJiQGpHV3eVTYfbRfwkvloOeyO2vwnvXrGKMADt8zzLmfndbwoZB48
YGI7c6eOP7giA5eouJ9GRl7AYhHJxJXZlPQyoQKSAjpd/Fs6Cq7HONmbPMeWuLurW4MGlkmufq1v
qCRzOhag2ELWUI9+yGaOaQ1Bj0eSLqTtSD38z9f88ECPrS3mJKzOyeifUyr5ly7jIjQSfTw7dcWR
t3gT614E0dArLp4YlYav61WADNasKZP1d87UN8k5+OhsAVbn4a7vmTgSBokZ4dzCUbu/spG3XoB4
4v6iTn9shRCmEh3FJayDOvEPBAlfBHjMnu+yTrU/ckxjf3jmJ48qJciC+IP35b1jncPL5pKqFkia
ms/jMKuBVbtwKX0iN7twGPwWETLRquR6/+DjK2T64Ve5J7FEj6shzSa34GbXU1vTMGiEaT5URHSw
f8wIWdt/af8UmdWmEWEJ2Q5I5JAriaDXkfb0wL6ZmfbCCKKANaiV1/czRMf/32Wry7hI2rCGVKBY
bzuS86cHYdZrNPnuSqpLd94CAHdPI+/l3/leG1mUFAh8GgmFwHWDiRsluI7WL2eIXiyOeXdaytXV
toZSvnK6YdJT0zKJM6SReVepsplbvXTCrQCb9w83drmuFOiuHZ/DzvtfVNUk9zgJtLofjvGcGUc+
NSVW11xR0x6mE0llz51/ufOUUnWI/vZHQwLsJVeTVhrUmgUvTZ3sX73sP4ulEqezTdFM9uWzW91l
w550koW/KzYW4eEn4ABTyXfonQnNX3kfcjVdO0DQJRcY6KAIgYey1MuiI6HtRicbiTIANYw4rRNr
iSWHzru0vjM2O7tVBVnwDkTCdvuAAslWsQtyMAlh1+LDMsS4LiwoLoG9NLRbmv6OSf0kcOb66Zfy
mPHzAb3geuwJ+sIidFGx+8/MuvGpiXL+6rblSWffcrSjen3kTDuasEHQ1665vnUFPnQ9oSlh+453
DOLfhgvJSic/fpawHkMAgGNmq84+831QdT5xmxwxFSwdExlgAcyDiYEqJxu5AreLP1a+ZWM48Ihn
WJmglJwafRj8wPE1s7TDyhpQ8Br97WnYQaM3KNB3IWwgI45b4Guy/VXAFeEdeHiuijD0GiZpWM6v
8bLlKM5jSHCdK25CrFPcZkRTkUy8fQPJftF3h4B25xF1H5jj817xcP4UnnGvfKeP0ivVqatUkb0b
OGfuj3ly+qwUxjOX7jvUXMueMh99HO9XuEzjcLi71LuOWh6mMsQza65shC04UGzCdT0Cm6kOXZzu
77vHWM+V1OPuM9UgWaIDBqT9vLtdWG2JvR+0pcJFnQp4r7klC+08lKHS1++MLS8AKZZDKOJI1Yd+
1CuSViRmQCx6bA2Zr0K0lyDPTltFdjYj7h0RSQ5WubRTZnkMTOe5NOl7NA2OWAk2oAVO+xwhjvNp
IWUJr9isF5zFSPpurqmw1GR2U6LJsPugxaIc0L5MLdWFF7vHA+7XLJp9Y2DSmbwVSGFBOAJmT7Iq
dvvusvVo224KbumEr/20I3wpUcvUseD6mcACJw/3K1JCrpFLF8QgQu7U1rxK1KZHYbL7n8mVuA/5
UfgvXmMAkRCA9BCqvRhqHBqLK2qv2rlKg8VLaJjP8IX7orb/te88n9D5Hde1WNReqXM86MQY0eS+
5FH8pLuPCinvQH4uG2OnMmROw6/wzOHPXPBpfZeNvOc3ikbMz3t75zRnvDLBeZoYUXPkK20hYb+a
B7WP13UkuiB3BdXWt7Y3UCYShIGwNy6CFjPlPNt01mh3IEZmMbfAmD9OpoN/F/bnnlk8OeCBbnxD
mgd0EsPc8HfkQYsXSBUx/IbVMMg8AKO3eF5bPDLacHiNB7mwbp/6s9mV5cszcnzMycz5eUy2m0lm
lSETgQ2AejNBNvC/70Tui7z2p+VFcftQaoHhm1ojs7c4JiOGdoWjjWBoO0TlX9fY7n1Q9ggg1XOg
1/RndcNseoIj1ScPypQfoUO784Uch0P1H8pd7FuRBOUl/6GTRBeaw9BQUKcXR3+4yBcpcZ3xiL/q
0yzlJDIavyH6HtnDWyX66b/3Ne2x3SxL3jRO10BqC4hroHtw8Uth1hydm9lbRKEh7bQtMN8klWVw
5Pv40Yu+c74R5n6GuMIuCGCBenX9TwmHZIVh+XdTmyqm6NIegz5cQJW7HZh7T0EhUuN5wV6nDEzL
H9+yt/1ReLLkRzU52WJpjH+efZWxgeysxRwJp2vCaCutbAvT4mHSmG3AxUFvz0+0TUo8BQCt+xNm
B3zp1+9T5cTYmwIEY5d7ZqR6Eoz+47WQtnMwS/CO67IkGAXpzSwRTK9rzOhwMlbE1Drvkk46f39K
vJo0piVAOUyyb3x813p9MgI6k422OakMRR0w8MgV4NQcmsqJ36HvP+csoKYzhkNd2Wbf0WydkRqx
5jiKHMRIcbi5Hdmg1H0IVN91LG1G6KaU/j/1s1/z3rYvIEfTdWkC/M/JDaz1QcMdk470Nrl8FdEG
9EnFVfqyVTooaD8Y+SMZy6wXsc7vds4ukBZ2BDxM5qjcd8rwf0lrz9zJcSKAdrqf1NrnME11wg+p
durLd7JM3pOdfnKRnno5JN0xo/Bi8+1MRzHBccAnNAfLBcsOaK/8vqS5FE4OAEPqacRV1kmD+OcK
m/bfiuyKI7Au+aNyufyJ0K/XZWd481p6GpeKZ3Kvfg1xbUPHUGpluuUvCLsg+GC9GSMrb3vpVt47
hnkVMTt8Ht6nGLoIjJN68xQnldubm2HgBs4KFMUd6CAatY9yDlW2Sda5L58Y46CuGxXsvTB+niMy
8dWBFkrwfc1VXIpX525yYORYmtOUnYT5sCr8ItN3a0glbAU20MGhB9tS0Oq+bVkxws5xYM5ke4LB
yr9YeAK7E9+ItvQsh8gHAZQkRTY8sgamKRZLCDjKqfYSDCAeYKdjN8ONxb26uL3bXHTatiHbqyWy
7jU4P/xiUaYwNEXYDZMsX1YNOtnVgA0PUAbhOOA66FFm5PnH4rmgF/2Lc9rZ3R170/lIdn58xuHE
DFkm7fbW2bvZLuaP8EO5PljG3jmzhN6bwgNOin2mqoO4KgSTlRucRZnFtYxQ91oZK6fHpv0h+X9t
n5hl1cgppj6HbjfrD333HvK6XIJda4lv2bgTybmhfn5qr/sMzu3WaVJ6Sx0Jr+B4rz+sPnJ9iOyy
k0CMWCpEtQotf6sghsu/D6Aq4GHBqNvT4YOh24n3apSJuemrSEFa4SKULoQsj7tHZorpeAEg+kz4
86A/CefhSxoujBvw1bqGlW4L5+WzouADapIsG68bu2cWOZqK/jsdaBVryMigUXiGHbL8BY/2U0mO
gB5gCHSv0m9ELWLE7ktq7zwpJxfLfDMkv0pgBBOvanKTYuHm4h8MGXUOHzTR8N6tRWcb9VEo4Pp8
jUuRKAoS4oEZPEwiINiHbIwPBo0z19BEtlTZ6Zy2FzEgPlPThMASD+4CLvSlFVSY0OJohYV4UO2/
bNPLAm7iBSsCIi0gVskG5jLJJDh6eaGhuamH3HnzODkr+bSg0yplE2Hgjcwra1mJ8/iOuslztAgd
2iBHJwBBLqexlURVFuypAN042AD7QN99TCHXUDCIFApkSwzsedVLVtrGpmS/TaLhrO2ZPUocSCFk
OG2bQKni+z+oTYfzmaUrG4YGQakgIR6oquUUY/4cL/Dhp3kIzqsG6Zx2P6Z5q1iEVXj0Gw4kpo1W
e5yZjs2hEHcoIuDc8C7uMClUTFVYuVkgC5GgyFx4j1+Hj7tpSgkKaIEShcc0gzxIf138g+Xv1/uS
lBIrbLDa2Aqs4hpSN4+FIknIKScou7Xtn8Sia772KHLpKytDhZipczymacBmzSiCCQ8VuHfNVjTH
tL3EEicCUX/ym6txd8GIrgDcRoeU2l0oLIJONt4xNm68aQEuaL5RDovcYw+mGacu0GgekEOlAFau
FglBV4fBh/8LJhYjvkU/JtsGynpuxYjfl1Jh20bYOgC8YRvs6FsIooyQ9120IsNOs0z3+2kiQ7CS
YJ8V1NK+1jXRQcn4Xyh5BM98EeeIq8Syv/3GPCOWzPFfNEkJbiCOH2Ru+v+qjvfjpCuum/CdHFXd
6U/W8tIFH1toVpWJJga3sfplQ+eRNcj5mYsumQI53QE6KCLDV/9xWnsRZhVLd3Q5FXV7IFG3zRb5
mYMf1dDtzT2kSQ4sNsuDgZuKGp7tE3MG8PUG6SPil4PPNLKME82DtHZ7eEesAGA00WGxGBNGOgYd
vTTtxUud6NT1XSfUj6NjmH0Slul/pO2oPJH+5X4iWJSHKdKzDECuFTyg48HM6Kmk3sEkUiAvj8Ol
gl+Dp3cdZYInJue3k0mj1RiJcIzKvBK6YIIqDkjamM0dpTYRtKGHA2QUcFN6iTcO/7CsB+JeAOWJ
h+6sJxFtWtM3HUeWXfwjV8+lIvWPFwLTyoKDiMdZricCc38kz20yd/dtHmnShy9APPsTC1GhidjU
aLOsPt2/73wMtYLvl4w0UWTkKNGWqUZ5Q5N+DeFhkjjgKX9s7Pfki6Nhxm9pqOJDwUWJDxWBnm0P
hobwAH5DRstuRPsGG/E1ckCL+ntacruiE+U9UsBXysqGfBI+6yC467yqzxi3AXGiOjr0kHa/7+JB
l9ANFBpkVKSDz//eaRmVOqPith9Pjp9FRLhXPdvdrZRR1FeQb3X+BysDs0npn9SeL/oYilGOsmqm
ts4w7bDhvV/oqwQhP2YH9Rvieip4Zt57gIOUJaCAVkQGq2O5jZNxPwistHbNzVEjJsgIP2pHxspi
tHGISYLjXkAaeZRixoXIkwHdsvxXiS6eOS0+lDpwBbPzGw+JeXrEGgGlvnO672Wl/BHLK9O8Rfbo
Ms9IVFUAPk2B42xBUdHLc+LkB8UMPQrpbm7HkG7pTWXXT1GkPbG1bdtaiXrzD0lwt6yoSfsbMBjF
bPcogkpysiCPZ9INavnKnDN2SEuUVj2JoDRfo865jO7ZESi0Qqn7pqXOmNRY4qRICXKLP6ns6I7B
kBBtyoMvjgo5z59BSomlKb2LFI8yMtm1av2KfKT3vFi4UFMsPF5daeoxm8MTFTEM04FdemPjav17
rtD1Wx3oDjqELBoGy99xQr/11RkTUx4Pung1tBN1kydRQ41qMftVB/5XrzLbdVQ3WmLXUTaF3X+S
9VukffXXBLw3N1+hbGQOAA64qCmiaJK8ORdR9YTQYFlotRPnyKMQdddytVc5Go0ufC8Xmuf4BfFN
Rb6VOqqqEalNlUFNERJ3+HQfvDqQuZQofxfTKZNC9RAJfQLIe0cNI1+y41/qqWEJNVY1npImvB0z
fNvqZxQX0Ub5x1tBm4NAhKeOtdsegJADZR4w55cWAZ45lcot3IxhSnLWCKIhkb499EspGIr2Me7y
u/0VEVFrE+hpEhAzgi9W7tFybiC31OZ9b3F6uDluk3lfE8pMy9jCgeEa18b9DT8vxjz1ELxHkru8
YB/TDl1aHMyWQbRaPF6HrqM9RCA5ZHKiHTQhm+x8ZCHrLlCM05vrraTafHrvr3uciMt/h1uFKGzS
vxU/vHypUR0zdoQCWp8kTUpNmwoRGzcFG8n3vO4Ih9B6TPC762X5PppcDALlqbBRPCauYyn4jbaQ
seg9/+0KnvqgA6FnCVf2yzbqT1XMxGqoGw0jyRmlJ5/HF7tAWsuGOY9R8D7JYBkbjAwlBRSWnv8F
eXwBZXWEZ2Ry3DCfW6GNewImlwMSnMu8FcAua7lYjgyxFSKMrVE1CNtMlSwO2s1qmEOBaeslyRi5
Q/KUl+UytYBFelC2LgFrgzZkz7e/o61pNWb2qg82I07pMcMaQ2ZoM6nXzMbpA9Ox4qbODCOYlr0u
6QVT5tVeXw3IZU7HT2B27mZHWZq59spjYowvNFbyXYjepd9RR+eQFexgecLgiSWN9wBRdg1yP2T5
M0CP9byYkK3OzlFSv/t31nXI49tf3wc/YpJCPJyaFtZFsxu1imtsTahzkBwgTcYKkNTX73e+uEqr
2kDy0JrCYbO4GJn7gTOJVNZcq+Jdjw09TkBzVpBrkVgnE3aYD9pSAU/eIlQl/j3I4J3m6IAa0X/8
SQf9h5wVzATJMbe22iOd5FHdXyMnjXziPHOuy8XvBbME/L0tOMMDhJ9aqXTnxLePS71vq7wBFn96
EXLw7r5Odmwj80cLYSKtpcUQbayqhw9+5+AE3UGt0O3fxTzYFJuNnp4Nlq+6NoLoFdfrSAREXpQ9
wVdF8vszGBvsgfDDAQ5kDmCWHWpQOr79ywzlRkmxiIqlgRbTOS5KMuutwG/BcXh9+ZICSCRmtaq/
1Wh2I3G00WkPLrIN9v46CQZ04P+R9B6eo+nHYPz4Dw3JYV3nA/9sXJ+Gnd+tq3OE225uBJpWreXu
5xyziq+gLomgGP3qjVhFduAim0SRSEcplyv2U20gpfCAfU2HMTPDEKu92bFEBn54VKi4i79uD02l
5/ZdIuMReHIPScPQ0cQoarznbSQX5i2wUDtQjC+OM0puYsi5cklxjS9mhgca+Gc/LxsygnnyxuOa
EhI2zkzOLicwoiS0F5RBe1r6yIwEgK0FbeO4qCskXsChTDVNThqu084amq3FK+7FYgd/Wu2HQeEd
uvhSpVvVWigRfeB9zZoXhes/MrG0mavvseIRlR41ekh+MZYccb3WnaukWaknNUq8GP056sxirhet
aQyqje9iyanzgBw5B6sN6CL/6F+7gErqTZ+zQr6Ht4sjYfSBiNxzww9JLZn6KegnrQVH/v8C76ye
vPKsuJ2KPSE33M/IYP0b8NQptXt00iF0AWg9cBmACt5UBqwxZH2Xd+FsRwEV7Ead90flPNmy4i50
PZelWjaCm5Otm3Es3R8BnUsMmfxXLvLy9s149l3zeECd6OltDm9YKoBQGleoT2zC8CbyuOFD2efU
GjBUrYa2RYYu1WifMjdWmI6xZLrEDEBhFOQ/O6rubdSH9yEPLx7iO+wwsG76VVQyrzarIjKKKlgj
c9g2TppwTnjY79z5J9Ib30cuU7cv5jdak8WmXJi9GNV2GfSPzTDh7v/1zMoQ5ZlVhDmf0xjUW4+o
LxdjX5RAw+jBzUkMgl9raBIk/LUt1QoPr61Rr93YEEQnldUDZVUWOzulsGtUxzkGH4p1WyMl7r+C
yxDD5cmycC7923Kn/yeuVX2CvyJK3ix3Re5rF6EfR0+m7oLRMMjMGeeiJnES4zI0lSG0YG8sk2TS
9isqjDHZMGwnwMSRXYCTDIbdCbQbD8/QuiOPdxGrqreOUVGG/CiCtxcLlAZKoSzfl4QEk72tHEry
5joBpAfMWMImIN1+y0m9j2sd6YmjWQQjUh9IrhBJIZpP9Wew0h7H3bo+gl2DGdzc8y+A9NeqPW29
R6cAAiKAmH6RleKwNmighuL3u8xideo5WToT7Xm5rbjHtMeKmWvzeRRuQFd/Pm+Kz1PH4Xmnzstr
JemY9tCg+3VpGnBxXTauCp2DUaLlcuruSiMGB3ewKxU+CpzL8CsbIKVzkGCC0ZOIjraz3N55zbVX
ovz+tL6uipaP+zBxbRkaVhVXvCUvv244pb7U8Z4VlMGOZ7GYpFSDafFto4P6ZpOA/P/DSkjVmcdI
B25hZNIQfWwSb2LxY7mGywyiLgnr74GscWJY4jTOg71GRqZe8g9bG9lNEIpmtc7H8VbBBA6loeSt
QwBWVDidpaFdcqaVGLyXZERY5IIOcjgm4ig9FucXWe5Ux7wbM15cuEeZFQ06jIWUBNrOJxFeYcAn
tttxm3IbeO8s7mP4mIGTYESDOEpOJXn9fW+xyrkW3y3AxI0Epgb8jPYqimS/By3fN9SdGH4Wm0OK
vkOHIUbfidJotTk6oMMwdAkwOGWiC/jisv8z9+LE/h9opq0xr3T7le+CSiozztUnzHV9D92cc/WR
Q8Lakaw99uoVwPBOfsOd2unp7jQFRDMjq06GrbOAM2mx0ENjvjH0D665TM1K7zzfEyLJMMi49hUi
w1xFFaRUVsYkAnlmIcTynkLoHCKKSflOY6X4KdeIXdWu6IHFQam4+0k+4oAlmAyBFD81EWKc/6to
5DBisICgFausLy8A85CBxEQQfxAn8NrCHnl1xvBJOX0RRR5QbynlWgzPvHoSf7GuiawW508RMnOV
vRV5AhcjiXjt/XkPmCIV1oPjQZba+AK/ol6ca/JTNio7sNHu5x8gJldBSSkQIxEQNiJlu2WwUONK
dbpiT2GMwfY0SAC4nScz897ctiS/RW3ylIQP0mlcFLkmArfV5OeFO8xh+YmFVQiLZEwtsDTzj04t
P4CFdt+4xuVYOsj8EUUTVxMomiXnAIkEoRfUxf/P34SSp2mfodGbkHSJiMLwwa0dd5QTUEiL0Wdp
jawmC++KCDPoQfoP1/g3dBlNResWjzJlEI/eDponLAiiPy7h6rxluCQU8h20ev8C+9GbhWpGn62m
CjLgFw37g0Ht5gJSdg5qS/lEHibHJ8tM/4IiKs6WgfYnt6Sw1VsH0N3CsMmToKdpb9ulflrwhPmE
O8ovPaEZxNQL6mXu43+jaaxOmR5ICnXwOa1wCny4dCoe8QMm8NWV6lRO9nprbEWr8rrhIKx/klvt
7k8jnMm/QhCcDIGOkCiu9x0z9Cs724qqVLQ+JcLwAcmhHlBw7H0UphXF1V1JRJmSC1SK4Ol3/YRZ
Hf9TmpgINtnp2NRkDTJljMn9lCaOpwvsi5BVXbLhF62yN6Xu7NwyUxt9gjzj7x9B+LPUgpVuyBBh
v8y6uMWnf+6uBIqQK5iOR0dQYLdChl8idg+E3F8hVDhE/V9SbmgFhQgkVKFw/h87RB9SlIVGcfNX
hdVjQ2qZemDSnQ+jGUG+XkBPmlYkdyf1tDdQO0VsGXtAkiqg8gxcWR5E7yBs2qLkCzUb25P1XnLz
UGh3JD3dSgFvGGHVRKE3zd7upRsDiZ+enJbVkYjw9QknAf4TdM8H6gxUTzbkCOvyWb/+0b7lZTiy
159Y5QW3J6h5HmaA59rhy7u0MRpkX76vppjbf514q6e3OCAcZktZUO4+nOOylglWz5UJ/bcbbrH0
rKcLn3i4e7+Rdq7k6bfVZ4FUl7LzMJ3gOnftr29tZZo/Fmj5I22LdWZTrSKlEUKxqhU1mZROkQlM
8LEeM48RNukE6rdZKbWDuyQ7AZyyTyn3RuEmiS6xQv2MQz5EoywgHDCxrgkZFOzR/nHzrhm4qyYW
4BQUP1wZgMlrU+OX0yK96f3Px8Oe5zX7xlSbfHgw8FDFU+tLYH6V04nHnpX2inYbNrch9XU1S4BD
qJxBN2Ex3ljo1SKreRdGaVIYDl00L8zUbVhVpChkwy1xWFxwqN9HHcxBlBQhNWMTP0weMfKnsbQr
8t2jHaaINOZmQv+R8dBUuWJ31KOw6kkKi6zGHhoh6+fYCdt6OUIJnOVSA5hpNzly8f8zvA29YVoo
IdxQkoQIByJMONisyVf05V2OF5rM0U5NK+looYLj1U4PiOBf4NPVmlBaRTu/ZS1apXWM5w3+3Sk6
CkH3WoPV2A4Gd4S0Y5/cDCf9YipBayrD5pmkSKLiBFTC/MR1okaO8Xk6rzmHD1jSKHetFpYu+paS
G+7l6fjdZeX/31LBwvNtaZJPO9OEG52lAFT8NM8jUdUBV04l5TOREBw1GuFIJqi4e2sVHLh2euzm
IWC67w0w7sct7GJ+/CxZ5KkYRMcaquRDjlWngAZDGGRpm5dGoi8KQzMQPBJ5Lmfxe4lBHXw9Lb2u
t/AmfgAvq3dQmd9wNQpohT7DiHL7AOuQuu4yU6B5YmhsUnX7KR0bk20iDnPi149YdGYfODjpuoI1
ZVbF5CAaaMLZXXteu0DzZNp2e6P45+yh+lvNCpenc50vynpWZsugzNt9LWW/9R2K+XIPtQkTX9V/
yVOgbOOqK6LHmhn0M82yOVvcOFBMPE1BsW/3HX2CJpO6TLSqISUggZq1KsTaueyGd5U2zYCoPgbI
dVr7oqX07RCg85njODaHWWGuqCIZDggsq6dHG9sA2z9gdNdNWg8YeZ/9jXahag3My89iIv0w/5Kz
8HqoiBUM+C1yUTpkoAVSiwg1OhhccMXJz1wRlgSnzkB0mHp/adpw0U0Sw44dTvQoanvMhMAaPETc
p10hwOGPuQBRJ5BKb46xpf0tIVOp8Bo0O2AooGoKS4s19IVtxX9Huk6HINxIxWjtSWf7NJvnMa5E
Qcbs6UpAh+M59Ag6wFY3khms+W+UyuYblbp7bEPTWo3qeqwHzctF96nTvtSNHu8kScePD1ahdTIE
cMSSkjGWokdBzkLRyMrSzQdmw7RvLRXRxv9OFW1nFLdLHE9o8/VUv6ehJaH3zYzONoWdcMk7Xg1L
S4RY2NbmmSEGSkGuFlxvKUVvjFC5A+WVFyq502K4fgHWFN/pIkpEgIDtNjflZQRbIQ2hDpYkcktH
hg6PDFyKbRQxLcaTdfnYSMUNgq1NRuwjOwQf2AbioyNrS+q/LcxG3ifb42sCZXy4Ri5kJYEalQkt
VnjRzadsLGqz1K9ZCDkZpv21SWfCbJxBoM0ibWsAm6nPD0Os9G690hjrHxd/potKA/JgJVhynnum
A+FYC5jXZ/gWxAL5YVVt+7zU+egXmflAYw0LI/pFccY7BjiQg4EB6frv/sRqG52zdsOTT97DmJcr
980pIkcSHATSuPWWIr1LOAGJz2Zy8rgd8ds2hNU4dB1+Tuazf+Nb6IXBli+TXGDO2GWmdi6sc1kI
wo02j/EXYAyCE6qKu4h/e86z3j+Xc32zQaYLimtf+StPn4ImUEW1k9YekBFdYx9YWfckkBpEiH5r
xqCLCiSNACKv+DU+9z/6fhp5YsDdGs0yurSF98+rvTAsfIE0yBjoRIHlpPx1r8lormYpAAmgqSwA
dpMcZp128CTsgv0mFEC3v0f7VmMNzWajlvn+WyQfR59oBzSvbvp09gN7so3cnh+dP1vVEpRp4HAu
MTeDODqWSPNrOm13zRZXlMv6ue3Fyw0WBhw8YdEyBW9qXp7s3LUzniSUJFK0bzuQBqRNcl7OrZ8+
zMXFqAAvvZBRznLJGA+hyry3Xi+DfAEmTdhvdkw7DEy8vZXivXjBx+U7aE1TzfHYzVUKU+7PiQE3
BJuqQx/zpgx1YS7PwaESuEdsIGVsIScaIXxB+kb7Ojyky4CYZpm6Cd50quhpT+51a5LLyd1+F/lq
8nGE6xhwQN8W25irbeO3E8oc6W7IOoHWIKBft6Xi604+lDfg4roeuex9OSs7V4C6nyRpD0ux+NB2
OdkCZV9LInsBgUxlLUNCPHFrZRy4o3AOAyLSLahqotdRi7oIqXgWyocvyZnfp2wrMVqgD6erTGtH
DRuO9+QQhmtk2CAEpjfsRKjveg+iuSf+80pCwJFtVkzvEJAcGTvE6wszyk7ILP//bLvrg6H+uQlA
Ixtrzu+KLxP5+DqyccIaVgOOqiNtjFT4ahtC6smOu1EderGW+K+vYAQ1BSA/pkXkl7+8QXYQYSrL
1kSL0wrUEE9p5v0G++HvGmifGgC56cd7MLil9ROIHbABoPGUQah+OQb90b0Z60VtdXV55Id489yn
UXOVoJa1MdLSr19IHAHy9RijIcH/paLr3Vh0Ysz6RXK2hxXSA+0k4SYv0YH+0P2W/2nDfHQfElaO
7zXlyU9eOqkPCDv4I2ifLY7ZQvNEdxGUS6Jsm5EutlZ5/vMq3nPceHAoQqal6uJMHUFpWXgKUZQz
ExKpsumaiPPVDQpKVzezLYZGEpyUQHmcrn+G7kle1pbDM56HdjcDFPqCN8Hl+iBzioxAjihzTsPp
PlVa2z/fAwztDGPBaHXy7sGVJ4IWwaVduE6H1FQQh16acDKMnFUnmZK7unSmH6Fzbz2bwRklH4rd
SQW7I/DbPzZrxwSWFSISa9+Ev+VoO9s8Bx5rKFgl4OBGn8f6mb06SAaG7rChjuAfBgvLzkTQFtJN
n1DRjjhBu1maAmK3BaGv47kKOSjkhLXyb232vekkkQd6VYD/4nIX5CWc81qWXDatXYynCwswK8V9
vjfO3Xj8nD4RuA4tWfOHsL6Avg8G9orLX/8ctCmH9VNG3oaip9PcCn1WxQ4BMdM6eSW70pa2eQEz
sQjNr7thQZPpSfSzQb1q2yRY3n2KEKiKX1Ac30yjtVW2UHDdxac8VwwTXUcj/C/KaUSwax03po0i
13V0gFF8k6mjESE6D+3tAT4K0e4kVyAEVxr2s0PYz5/j4mxhCJBHC8xSqjxtpLHXj1Gvy3aPYND+
cEAcUa17lpQjxVsKl4V+VMITk8+9O9JP7xjwUgXTUN97KcJWWyDPnIZ0MF/kWVUUmgdEZpb7RSJ2
fuTBmLzHB+o5hMnpR0VlEFYE0NCtXjxiTdL1mHrVyoWZxLz77Iu7erceGuHLF7H+uUlON+w0HMIp
PRXgyOEEAEcXZa4wA60IAN+Ln8HNq25M2q/C8Vl1gCcA3XhJEYPXTb02T1iROoi7Azab5Sopwreq
XndTEFLDfS2m9UtsmTnzod9Y4uLvrBBCqZJPStQoP9/QlKnhLZJNqmYKxTSB2foR8qaSprtXAtmW
d6ilaL5Fre3OY6CqNKJ5H7kjX4x9aFj96U1L8HwrlzMyEQDZtzuBy7guhqWGyqlSJakmVM9GbhDm
4MFvolp+HBc3JbbBEozWKoLaQM/40IZYhJbSSnqzkI6cIKJP3+GaUMOmr3Me/5reZcCvxUU9+8Ob
zl0ymglbhJ06344zx5PWTXw5Uf8u/LP4aV540fo/y7SXMmKzr5aGwpXnjh8Y0llkUhtlvUWumyM2
82h7sHlqkKH/xYW+r6UHwQriQiQrNkSBkKcGOnOHacvusPmsFiG21OIpL5tKsBDOTy5SSq2t38Er
RJG2EwQvK76S12WDWfFNyr75XFGvVSkU1dHbyFK2O1RMZuFDDZ1rzE+riK7koAxF4FBCKz3crTCN
SvNphM2TS1KJUtkABjhwYhv4Avs/QxjqrlqNVYci4hXrPk04QHpclr0w8FPCTiWle9bt7MhmHvIH
kw3M//KJk0Tsec951YOHN7qqQtPrmipfpfzi1/yv61IJDxTcJiGK8MFknPGfaeNjStdyJAzKIbTB
5jKTbQVZpuB0H6AxAXOO4yaOvVN3USz1AMtQm53UHxp8JyqlPyOY2MoAyS4q5xXFHNhLIq8jIAII
Kk7wPs5LeYddfIOdXOoVtYfFKf8geFRLNk2kZoAO3X0/6CNOGhOkDB6nMvqjANh6rmwUagqJCJea
oGY7tgBgvCqnC89a5rfls9rL1DKWu193R3Ok5ckAmi7jiUewB3xwDdiOGFQbazjy69Si99wQHj2k
XQCu2eLmlBAeujVGnFj11sjUa3Y+ObdJIhCQL7QIBm0A0P0EnbwCDXitFnF8a40LP5ODUHcXJtnu
R4wSeQm7AfPHc16aOMXXkZu6mNEqrrs5xP+tgXUt8JOW4gBlKxcSW6gR1TWBOT4K6tP/n4JW8qu2
5wXpCNTGqdwsA88tknMk9+Tg3iA6P1vM7XqlUqjSWgHnyYgeNIwz0R2I0JKSfUDT4OmvTAzmVIXd
b1ehZ3dBScJlm+P7rTTk+xq2mNG8ZIEs6cD5R1rfK8z/x0fydKDeu4qJeZIi9x+k9rVuKn9oUhc4
x8le0chM2ZTnKC6lxILgvn4fy7N4zqgLK7iktljQ9OPFBcWxVYH7yfphtNH7AVS9YFOLtIxr+626
XVFGUnXfXOX/CxxAjiaOC0wxUzFgeO2mnB6jnRMX1XR8t3Xv4LNgRJBxIzy+FEvc8cgMCduAznvY
cl0uepK/cCO4MWOr/mwEq/Lhhdr7SGr1zZhLD/VEA2vJ5m+58HecqXlTWjO4qJe0lZ69EijT+UoL
IQy9TtkbFbm0jfBx6bumXqFg+zurMqANIhmpg1B7wKwnX9QoP5bsjmz3dPO/PFXlgPRhiES6DqbV
71xZlYrZGIApmbeCnR4/bYq9AQtAbfsPOXM967PbhAdm03V2IX5xEKG8Mg+yrIeIkQxLaM9Og3ws
Wgv/5UJn7/jZY2poEHnAZEb8G82X/QzC5aa+aPSpjBWc1BUCndpvxaiCyZhFsZmYuowXjC3WAPQG
5bJz8h033Mw0yP52tCJubicAUAAZmAfeWehjS7+8delKTafAqlcDu8TmDY/8lzO4Xu4wtnyhFFMq
ri50NCO3Uqow2rwhVpJbINU23nuKLaJrSmniLeWKlJNtxcHnvvu1qERy6MXP+pTr1awugvTntuCB
W2y5hNrYhxXbCR1InT6IVsQSjOdLSKc+2z21bkCqv5jHwr8h35H0L1LYKWgvyuwG4NTFPBGUQRwa
wo3RizHMvxClt3A86FOL/B71PVh3J4tBpVM9C/kTrCQTnrKPyuhR4X9MB9pOk61UIwlGGgmiz//0
0VMw2cSLgs3UEIpsF51mlZkdpCdC6S3YVClrGXZamh2IyOkx0ZL5x+M3BQxo4d2589glr/0U6OaM
PvM7fpuPUQsKV6xDzFFvYZu9Z0kMIr6gTFI8hzv3UDsu1a0mij3bGV6SQYV6mh5g2hKOlv1RuPT3
L/H9RmyBjTigh7GCgWmjH+vLprLcC97iKAyS5Fnx8LXnD8iXzXw1YGPbLVvuZBkS66cow+5o7JcK
ornCFFbqaO076vJlMxxNvPYWmBQ2K9kmOkCkSDL7CeSNJd9U2HWCjuoebd2Tc6k9BbEaZdWYXogC
dKULwPdrvopFuNTpDthEYI/+bEyycLypKYRxbQqp7t9R3RNLqGrzkY/rcW97FlLCX3sHVq462TUR
TXwlj7V8NrHkOWgrvyj4NTI5XLGdyg4R9lspwEP5aRqybOzYs5FBfp4UZweaxHlU81P9sBTNGVOu
7cAm2ckSmeoA6M75sioRj7SvZrK1I8EGLK970zKf/jjSlqCIyt5f3WPPAkvkyrLmaFGK9b9JFr+k
DbVl8m3CvbPXxarIdWQVcVfBwvZ49Z/RiDHt1LYAK4wipZ+wCMTPB4JZabFXvC1wv79N/IbsLUo4
m+HB4sIsAcMCpkl/dsqMyl8O3Z5+MGD//WazWoyBE3qONSOymRgNl9DNs3dOnSBhDbS1wFR9bDTP
/mLctazp9t7TrIFWSgLy04aLc2JS91y9sdf5okwPJi1okhGmamoy0jEw/OdVC8ZJjxN2oqlhMF8h
s3aJdiPmm4Yc6mrq3e2bMymNRvKHdtoVLhHoIkaJODi0UxQBeh11JWegVpWVOfnE4d+RIcFyTUwc
KKK4QkS/NeAEXiUUre621uoXbnzR1EwXF3z5J5+BBWDeFLc2YvAn28jQD5fgad5mEVWzSw0i8+Ej
JvYQbPTs5l2KrDvFFnhiygXUDAlhSNNeIobGQjDlR7nwWNndT/nKMxy+yypGc9dAO1Px+jRgOD36
w7nuM1OAETHF4E5o2la44bQxBJKSISzJDbzp0iHpy/J8NrnGfeRlrBc3dCUn8BeVHGj8nKzY4Pai
SwdojcGdfKYwF8umkDXlsNKVfHm78ez8hkv21rFZ01DVYNevfBHl3XBP0N4jdNcffFAPsNLdy+2d
vT5wsZdiDJNbmwZJkm9FtGMDFPcoNzl0RAUG7ae27dmXp3FSAd95GDUkVyop/nheBJi9NGXGjUct
TkyL83n8QYftnGGWLCmzmL39leOQNohKk4FE7D5jiwMyFptMWsgDgVst96j+44NwQMrm9ZHuOIl/
XxtZ5HftuLYEJRaF90NgV/xRlb4yTbfF6b1Am4dRidmp6AbfWKbLkwjm4Tgt2tBql2THam8w7ra6
pdg+SAdfZ1GQquaGfZAV0QiITNF1MXRROU5JqJTwhEMEiRcbp5FY6dtZuxlGUplxhNwGk6yWytm7
5LP00fZiu48hOXdWVLa5HSmt01wdbav99qsLHOffhQ18YCyyYmyM0WGcCAZ3nAPu8SBz5chu9K29
uJ8tdWvy1fGQGEtnkRJRfg4r3DiB7IvLQEBJU21eX9dBZBUGv7WYk1jB6F4zjx7YnCnXJnUTXI3N
LmeiTY5pcH+143U8OmFciOa9Az6MSFR6/hEnQ3F94gk2T2W7yfr1JvXqHiXcdiwu98RQg5GQwfyJ
Lm+C7vaD3J59v1ss+BpaD+LzIUzc+sx7MHBAVTveEgyeRtsOhbQ+F9d3n8MxJY+X4zGYA9Ie037t
MgTLH/asGWce+p7E2R/bPMrNQPaK7C93VHGohy6hnLgebcI6BLQHdGguYAJcYF7JXQEoz2y2yjiS
iJQT5TeaQC1AwXp86kJDxlgjAfgRmbkpsjO4aM46h14jOQjI+g9ec0wjaNz+zfgzY9BXBcliCFD0
BSmjUrpGOGKj09PN3UQ7jRhyCz0Qdl0q2IbSCqHO/w9cL3OEOI0AptalJKoGKBMOq/19ik6LcAZ9
kmhmOUQ7FWFr7ZkpnA6J4MTw8F2sEW2VUa2r3y4I6LnDbcIFiYRon80+I1cU+oA24M0lTlzHHS7V
IVX90LbGNbd5NofpTxlwUyyUB3wM4r99n3WjnROulyP4mZANDN3JhqyTCHYZixC3Lh9odFYrC7BC
X4Uavw8HsH8h/Ee2y33mZXaIHOcDyKzFIfJ03vOkx5kNNMPD0ajbWiAtjlfZUFCJO0srqKN2KynK
9vp9BkhoORn4Rmb1fM4KX2zLtxKe+8HcfxCkKmf7WjYRQWQD7JFRn/78fd76b8YW5e60AYeF+NZq
DheGh5ewVeOaPMmtlbz+aKL50RBuRMs8YF2NBKQIERQcMO6s9JtM9Zv/btPkBeyWTU9WaPq3Wjob
i0/KV++Br1r9oRda8wY/9vJ0IW5MTs/Xmwz+lJa4lWTYxhXPb5XxJliHHc3XnpGAcTA1hKL1VOpj
3X0RN5kg89XxDqncFJc+C8bEfrpGNa4Sq4+KRRCQszkaY6IaddD5hhsJrXXKFpDN6d+RgjY2444d
7XPUpQ0kd4Oex57ZBEk8wf2MBXv6Yts+HTGtvuF1JfOT3vPW6GYTD4hiWSEOpL6MZag6DDtVzPuA
9r0e3K8j3QpQ197TnUZb0cQgo7VCUkUVrE1kw8Tsu8Clf/IuO7uJLnzkvLrTgfI891r/eGBz+D3p
Sjh7nJh0LuTTcH4aZi+PPPfK3bdMVQWzORm7Kzg95yAW4px35A+OkO7RC9VQvAcrdnoyHMmlxFqU
rJ09vJW8PuXnPBEn5J4wAvy4A/Rw0yKuedGy9P9NFEziVijFiF2k1/2EJZMZxeoa1iHxXQ06AH0H
hkXUQtreSHlM8S8d4LVdChYfS1zZumoJMQy2+8S80Xg1lnd65w8miaSRpK/ldp0RW23a+cJYN+G4
WomOjMwZdWGh4PU71E9MsXbhMBAUp4WPoG5PI8zAis9fesN2uxw82MP36E+gRb7yaZ/OJHff87Hd
oe61WgQxMV+pVbsbYOQJ9wpV+TLTg3YH9N+shC5p7igFVU7rVzqecmO6laZAWMkNXfu0qLOcXkir
Uz8SMRh5l7tZtNKMmUHD4ituOB2kCyAR1gS94OtthPEyymfsENXsZWhnl0ye9MlvF2Q0tU/XbOrO
yX7vHXN6TxshENwLh00yFFlgnU6ldXnYsI7rBn7gu7fjOkAoZ1MxeHLU1HcNYCHaoLu+0yleBz1b
Kj8/ZfG2WnpYrFfeCr0OIUB7dU+XB1TiBcNXFOHZKdYVmI+s1GhZ2S5Cedr1hiZwSwEOM96YdW3t
zkXwx7DmRNxdEJu42mjAiKkZxmlfJPNkT9nCKLLQ2+SjOR1B6S2KXZQjMCa0HElyjsmIxvZuX1ZR
4b/oWlt7MBfltL19e/Q51uiXmdJWHFUvE6otbwh8ozlFwGiDTmdAIzBb+e6ABj/5KrHrBd5J4HCn
qClApb2kaYJByV/QD1zJBI71L3HL8o+0B7wMnef/P7GJkJxejYQHS9qV0rLTjvQb2V0WoiI3Ro81
kD+Snq0DuzBoxtoQdlrX8G83wUYgacZyK1i44K/fPOAAH2tuRFUGZtgNTV5uI2vv96p/OdU7/1Pk
X5VywbUjv/n8MTiVNRy45CtEqaS9+T5q1s4NS8QgwRrY5SX3Ikt2neX3ypB0HNMP2F9YfkpHyuY4
g2WnYGEW3VemVvXH1aMtDIX7K5h2XpJqCQgK93emfHNyxC2NJCmllbh/w+B2ryB+ixO3Pm0W29MO
QS+viRcP/TA/kPPfFeeMVGK/fckC5/RXKKu4HTjxvtdAS8txcfTR5PyL1CpDUEi17i7iXNrUb16e
bRcOol6mpkp5HrZ9j6TX/l7qIcxgg75rq9miQgglRTIYQWh4zQVEsHTqAwC36qlzZqq98j909xNZ
jReHVM3WerEmRmOKeGuPpMrx/2tqQAcKNv/QL1UgNz+/D6IcGk7l1jDhRxeFUnA2IpOuAcictapN
nlcCVDPg9n+sWPe8AnogecS5wYcevdEdDTaPsY6WUvJidlxISZRtUUMloD10v2FqWfooib1s3gz2
Zk2Bf4EjCpMgapQk8OJ54Pdzmj0mUHLBqsHOZwizLzIuxS0q0np3tH3hrjJc6HDFEV0NUtY4cyCV
SDhwvKRD34DVN7wsaJLhp8dMNaScnbGPtnTBXrFiOtewIqbzZ6RiwrOpR3wg156U98JRdgm+TAR6
baeZ5pJ4fKn2Tbu1AKYJL6tFV3gNM2wFxAQ+dQQcgwyog2vScoaCVTr6BMnhYzEHFcJbDyLSP3Y4
X0/16cm7AqeRXYHqcScTdkHIq1InXaQFv642duHPY2Yu0ljaPUUAn8LSeUGG2s/zHccYYVlV6diE
26rN92W1zulb4LGtfzGH+dH4woyzCBRgr1TqZyjjY3aQR1puTVPdcIitaS9daGViJjHPnOV3bBuF
UUPVYLkp1mLqyDaMMlYW8LHlQZZZ5P68ajKvzgAz5iLqpUmY+kziqwrydAaMYO2nxac0xqyYUQaV
zdcSFanaCM7VDVNCBB5rDQDB8D2Hj/yufoPgxhYz4fs8P5eZzC7FoO1aQqX3vxfnfYykIAx7Hkq5
jGjwew+Ml/aEcBpFHEFzt2byYX3rk5E8IZ312rn7t8ogFpoqA7M7myBZWFNlgpCVhicB9iCyn5Vq
/UXxZ8OvaPCoey5MN6nt4BNQqo0Ye1G20gTx9RjrDfnTvKOVw8H0AThmmmMQNvNG/cpVzlwhns4Y
KeYSqaepA6yADqXkEybapcvnNl1ujz0DFpGzj+LZNFo9KeLEDIl7EzMoeueNQ/5vNQ7mOkFi7Veo
lCfJmnfIwAZd4YVMzLDUEyjyNF9QYz7RDS1kkdrf8E3iQElpLEfuXKWaRdQ/oquja+WDGdfz5dUr
cQq7MhSXDlZ0CMFbmDGlu11oUrdAw1lV6rGoDC+CalHg/UGZw/l/XQdDO44YhYj+n6AcVnHRsFKc
UlR3Wg9xR3Myr9kEqcCYgV30VaOyz03hgAWY0bNzfupTE19PQvqtx476hnix8SXP9luj4c5+ncs+
5esO7tK+gGD5a+j+xxVRznpFMjWBBEXhp5hUGWaKt5PolRNCxHiqSDy8if0B2R1xbz+gANMQYE6y
Jw4TwDs0KYNlXO6Ih5afx2vLJDYR8myKaupL6Paw2et6FJc9jNdWYaBkE1vS1NutLBLYke/EW6W3
wvtNE5+ZGESa84a3oYsB9pR0+Pmpb0jG3FMKMTx/5UxDXZzh7TI5/r/BO9cNV14KHoYn82JU5xQz
j4nYUKTkFC3rp/BdJVjTRI4BjrWmfhv3FWF0lHkcHOoSRSEWLauBtyF1sasHtcndlJc7NIk2k7qW
m2A+G9fXF5osmyKQRKnx93nfxbESvkmJzWDAvyAsVaLLNDJ/Pl/akzjcZoWzCrGV9LLouPGIymRd
/3yOmaKBoOD3wNon38uiQnpyxtsNSYSujp41k6vmBYvIP4Xqzgm2cItH0a5nC4QrGvCbIObP8G46
n4KkmW1BEvqGUlAZWAev1AD10A4ByKVu3jO/1YCzzyb/074lybQpO7voAI3pSuXEZDU7aMPtBNSu
yLgjrI5SWNdPShb5nU7KQpBZdXpudP/Ytt87JsomaTQJrAqBzVlIIW75nyJFCQZs50U+Ep7XUV93
U4J23wBBOvtgR0glMKaEdyM+E6EvK3WS+fxSCyAHy57V392P1XhHb+jZ9RRSRUHiHKrhEtzIUDw+
Zk6Gjwt4DaAYLR3tutjFrLkvkSV9033vmDRde8WfiRGgDtaT1bHWVdCv0W7aj3+P4kAk+74ksPjU
ZU+dIT9P08rVgiNVy0QUdKmK+mbw+zm8HX8/+fQLXGW0mUp9URgIiv2esu1kPbsInoybFt2UlJ+j
fwlIrUoLwnQjFEXGXvNvyq9yeLSwEYCz8NpmMhG9ZBIcvye/XtAQsECnmpyfFIMdKkdaJYv+enj+
KhcOHjGHswYNtQnOy2lXa/RcoQFdJjQq61oku1C61H/ftC6lLWAtNPTOgOBsI/T7u3Tzk1eMXTVq
Mn7lhsuAWTO/IEILszqvPPziDb5t/VpERjxE3ZwduI3Kwc91dBEBNbEAzqQJVEJevdrm56tnpad6
qpE/lZBe2UJxQizX79SaG8x+vsUzjlAANmTaYqrr7sYFumCXXAQbzHgW0uQtQHzzHDwgx6NlCAkj
p7m0lroVsE5Xcy9qX+0fjRBLIU9XhAAA+MEbG7bYS47+yZbT7baJSm0KEwS9Nhqjlrv/lhaYW8tB
erwzEAVcHyVVT6byby6g3gvtZ0V4h9C3ki3DYdjo/+3BMAu/rKAh+6wT+MeATJxCuXLZ4ordO8rF
aeC7wqrzTN1/nFSLnl8e/iJ9ObKZKJqqAUTiiQ1yyc26PQ2sxGxofcDWkSCJo4D7lM4RhSv8t9Rz
3xjShinN3YWGmLOZimgVjFmPXpx53y/4v8n7NT1veq1BoHCPosx6DOPAaV3eRdwSZrvD0webq91g
PzwTFCXMTgeHEHogvD1A0doIiKfksGM9olgueq0fZlsd54POeRZxPd67AYvLX9yLXVL9cOgMDgEV
eCHtHYKhSK6wHQBc3ShTuLQdiZjGRmRRdeKeyzLQ6ODRO707dX+ddhav4MjTm9UztV6G8BeFZHmf
qHKKkJ7NuBmaKOaRabTDjPUl27axUbglw1NvRCk/AgT63yye8Umo+vuB2srs0vWquOj8bOIC1bCE
y5ulKNIEDUuzeNL6VptewZElh4IEj5r2vWesPMbsnanhuGWscjQkOxwxicDxEpN1/MPcJiUI973V
uSMWdVw9DSmp6c1y59zZh92cDkgs8TS47P0HXhAbDhFP3zOcXtVgVo1Sq3T9ZA2kbKHUGoYV22Sv
1A2JyCZtQXuDxu9JWOborHxS37Art2H6HTs9gvhnldifuS0ZODLf5B3BaV6XJE+mE94BwVESXvXK
Waz06XNNgsHPlqF8UPMlIwv2TnD3xV+dFNW/XbGa/32mHCYs4SS89fQvAyV0bgMl8b/5APRnCS5M
XbPjamdQ/1iKHc94pZnxss4EdNSzpfKjvuimKFczY7y7yT4+2sRFTJO2aNaAArylMr3fwrsvZF8t
fUeqzG2DCurbrHwwlCwIJzY7/54sOld3tjf54OcnhcXtDkEGxjbicUwOUnvXNp4IbiwI51e9d739
ScHbuVe4kiTURyq1Rmjy0jvH7iVi9/Hh0hydnrws/UeRJSbx7bGXwtxU4nrUtdeuNSkHQgm9Bz67
uzmyVgd63hAL4+c0h1zZbFouUZ9nzZ0ALZObxNzjAvCGU7xqQKug+pgEz2OpBfU8xSKlgfqrgdnV
subSozG2QJ0cSYzrDue1njDw2ob4k3sEiXPN8w3h+7Wrj2sM0Qw9OdAD6pcQZtOr1b1CT2IPLVhT
r/jmYD//7fjhv7U/d9UjnGAfZYAf6jwNEKmzFJ8E70N+l+iTkJuYGL/8ecLBrezmEAuTDGOFCefP
0ZYyup+IOjEQ2NL3IkSjiIgr/T16+/kHQrV6jSb4AhbcP3OpIRHoILlUa/pIo+Hdoqb1bufdOmfd
Jn5o+eeNdI6oyAICB1cOVU6Pqi6cJLylnO0Rd4AvgOlJpS6VpD5wRAUfdQ1AKy9ACOqbsLFmELF9
qS0DPu43eNia/aznkqT2hLw/xBs4bfo0cjEkgmSWtQHmWtnmSOlTTv0wrH4VRNWWHzcQJotfHP+L
TET1z9G6z03UWO8+DV23Y829Xej+OZDsE/49VzPWRuGWI9QCvPZxXBwcRd4AHMeVnxOiEjmxPi+/
OSZHZy8JoQO8iyld5cQ+iK8ExSkNd6SOMPU2xrKLPbCD8SdR4HUjEF45pNFedOSh7EJRxpV4kUXY
KlE8iML1YpX3Cj+dMEo/7kQRYBr4EoPu+unDjHe62BL85H5qkwZEVRgCZ9GSL+E4EFGRoiFQ+hUP
Q+gzAjWc2E66qDmqMKKcRVxwjB6TWE0OS159OkUh25DYLUsK6ey7820O1p7+v0IGwaoSYLQzCdhd
vWsTOc4S7bNKh0NqhM7iXf+Jpd0Fd7TIGmWh4DsnGv37bCRTSuONuXGPa/357FiIp2V/7KwwXMEA
2QX0zumTS1usDi+5E3fjjXQgFmP5/bh5zrHjiw0ySuRqVNuI2CK2W7swn8ifJu+ndKnWY356fQYd
Eh7jgB0dMgdN8HIEADebR/8tGGLAfmdbTkJ37/uVDDfzXjeFK2VsKXeQOk7yLjPpdzT0zxGbNULY
frc1oalLDC9WjZIJ2+GSpjVEi8igDl/ChFtNFDA4tta8uEC5cr0V8oPKQiT+ix040eCv9Xr/FnvG
uWYT5kNTYPSvd2TWgVeLos6rwfn7bFpXdQFnKRNtREF+vr28tEk2cW5Xy8D1bZ6MaStQoM6Nc51T
q8szb0hZo5C/MaUfh9W5nnkzxgU/yLh/O4oZcfF3Wf6sF3EBWpQbuN0+BTETPGVMcP0metTdZCal
sc1yUV+VQBere44g4v4kXyyZsObx+oRZ245dfXYXHOwknCXdu2N2pVMTmWHKp29JSu1UkV8NaQ/s
atgjKoRrYFGuDF4EyeozLpUtGHeoPhTF2mkJDXb6uW3uvosjAl4flO1pnLjhawQrPLm1FrxMcIkM
EEm+KB2ijq+gUJiQlLStiQhbIF522cuzPJ+cYOCrBWCrNaC7exedJPUbndjHPJc7UF+ZboB4HG/m
8g9ft4HOiNeaBmoG3N34UsqlOJSnTspDku6A4bWH4zIxqVxa6Gf1rjina273MN0Yr4PgxVfx8iXg
U10WIiozdplAIL2j00gL8sZeRn+CwJywHC67zADa+aP1Kl0ldPWRIu4LhtmMuhL9+mpe1qOd/XQA
F67uNOZXoOsw6ksTgzEH3GitKun9SdaX2g+cu2ETjc6w2FoINeuXoskhpvFgTA3fZOOdz6RLtkLT
cT/RjjOaY1PAPi3e+LNX2NLLeHPZvxmmQUf4QNwJLVBBdjYLvQssXc8gZ66zMipZLyZspBuBrjKG
dXCU3YnhAnPB5hMhxGOy5H0r+LO8dW2wu0vH04NlybBTonLKJlcQEk2E28plpKJ0o47Mjji73Izl
5aAb3Ew5vnBTXSBm9BE3qiE6ioCp6yjDi07d6lFj4/gfAWoCFlpbZjjBxYxUo+EDZI39moY8oy6h
zeSib9kJKEwzqko2CvgHaGH75qi9+EXUdCI/8WruGOYobtLVNWYBnyRYrzdMI3U5W1pksbpRKEa3
6+Gu12vMWdcjUwaNA1ZaWSqeNKa+19NBaKSgPThx+Gd0UoVPESutBJHeSQw1FsS3CGKw4u3LSC9R
zoixC81aLdTWeYPg+YWYcGwtgSmWRLZ+3E43KMvuvjRPIQadRz3RmQw8ojlu4U93jfaIR3flrBuH
fl1S8/t2XmP91K9wZ3OSIZAYH7iLOYz89J3MWxfoD9CqMgHIhU7DE5RC5TpF7PUspp8AKko7brMd
o4GUbSOhhwG3bv1PspssMWPFPHYYQrSQaMhFI7kkzcEt5DlXi9PmXY+Maiot7440YZzXnH+6OwyK
PLxM543q+4wQ3t50UhU0K0aC3F1hze5g1Dz0o59W39zTvRfcQQF8Ggane4dGc9dfjzcW5HS4uS1C
zMIWF7QpONDL/feqqsnRNikcI2vKBJbhthtJ4TLmrbs4jF5kSXLYFzs+Adc8v6CirgJqGyXVDMTa
3apfAiauAslBMbX3n7xfJ/o17aXr1ykjwYbcP5uoQVa/d62nd74widczD1RIYt80y0xiuoCU1kE1
bixiGZGG9/h+zZaI+UMM6laIvTSZOz944JMnmBFICUX/SYgNt6l7fcyDUQ6KKfrUSbACM2+bUTX6
mj4wrtFaY+/Sh8Dw6y6VXpAnGURPXzbQiRBqto5sDg3HKZvnG0no/VlQtg4FfFAwPmNL3vGZEjSy
xxUVhjwA4sVVq9J8pn1k9tu8Yc3QzgQQxekhBkYXQpV/JSSjLLhMQPV50YdSia/Ya0xQZF+3cQhE
Fx0xJy7sLX682VdF2535fv2bTetcly+Q8LXvBfyv+oEgPorZIeKpw8Ux4+yCMilEkA19HWMD6vG3
bq/z7M3IgTCnFcnF/AcdISxLWaYruSqeaQMwo8+0bXWDGczSEQ9v3C7m32vom/cRjm1XFqwEVcgg
0oclJyjfHyO5R6y4VB6nY9szGqeLyiVBcIt1StkImPjJbb19FRsx6DeKctbsriEM7FCctCsxx81T
E6ePtXVPrD7++7qvmUoX7acuoWau+1MkkMXsqWiAwRVGnH0E0SnuUymLDeVssG6iDRARA+RETSJ0
DE5A4slThxRpx76vD15t+n4XdVDc/SxDIVH3wFlXsuBaXO0bjt/fCPfie4FzjurCQaPPpfhmKekT
xDt+zUegQXzjNMZfWPX/RTe1U4NycrSGWbu3FxbNxUckxcv71A2Gchax/4amvLQJTd3fnx8lkuIb
cgN9fbQ4qlN6kG5j553uHknbrbug1bfclz1SeO2mt/De6WjrTB9/XsCZqx5wgrYIf2CDCCGEs43e
pB6/1YLShpfrI1A6HeqdE4PmsnYxUgxXgDmf9ItvAUlLgy6VJVv0/UPet7CL0BeJk9yXGsb+EKl+
XzbeX/qhtwyhyqUmAZvkRK9jBFTzXf21LNmj0G03WbXiCOMKD7aQMP3c2ddB623Fi/7BMQJEMyzj
z9iiR4uMTCZ6B3ZPgTvsa2LS96yTivFJ2oxr3BamFWNNAOxkWBh8uViYUgK6WRmFNfd4vqEi7sXZ
ZvE2zleo4vM1OwQ29N7C8DP15VL88qY5wOA/H2tc3USQEFwMTZNKPIoKhsOtlyvPgB8iiS2NSEX+
TzOunC4DVFyjG/J6/p0S3+AwyAP8osQylDQGmBbZZz1WtDATW2gMobwF/KHWR+aTZHJZIqtQ02Nc
cx/mD81zFojQh/iYO3yZKoucEnqWN5wUDlNPcz/9qzq4yzMX+kGZZcmJ7vtNq2XngMsvD35c0wL+
WKWqTsu2QUlnfwppZxzgK5o3oTGFkOEsVz3gVOEwrczcnKozgwRQK5KqUjkDTTt5yNVMnJ8e/6E0
xWcUF6I3iRdP7+H809Z9G7pJdZIbE08dMpJLnAUT/umJRRzoezr0hphmpvsqGVcLavZ2mrlXrmwy
giqczv1A9VnkxmjhwrIrgJKVN2acoGJOzYkCb4ugcV/uy+isVZvjR0fYsUWQQSTdC3BHAoIStTRZ
j1D8dfa+5JX5QzD+QNBqG9Ap+PjbdG3j6ivgKsOtylqsJExBlcTOqNfdPnczovM/GBguTUHjvZht
raZUppsVnmz66LLiltyjkT/7hscYw+jaZoFk8uu9KdAzIzGv+lWgwJ/48xE69QdrDUbTDsryOMiQ
jKQIPdhEGTZYFETfwuGTLi2qlyfCf1hYxgil3bHZ+kaIbkos6CQfww5BkhlKisa4ARGIIFSdHBp6
0GL+Ixt6M2jEG/ps92D7mZQ4agxmmxzmd+vvQ9b8Mf0Z9qS/ahOPEFLGSnaSjcYc/IHWpiK0jwYd
zlVYfu4+hai1ILQZtAdTUrtjgoBquye4jjfyQHr9A+jroVJe06b25ZalNz7WF4Yc3wRoMUoBas6L
2cApa8yYlR0x5NFlI8Ks6RZ1f8l7jQa7XnAsMf2YSIPUABPTDs2fb7X75o4aqgHG+sBHpgLVOfj9
Y1s4gq7lSwZJi3OSisOTzdCUFzEOt3joKOzDsONi+TwqUXJEiwMkzj9kUSYJpvWLuLK1YWY8qQ7J
SP3PE/LmLVfZ+gY5UhmJGto6zGGkUvT55+kMcmx64JLMmWRYqxdYCGmOueOLd+IkfRupGCGnrc1j
BKZUrSYNPsUzGCWCUt5+HWickOTA1vaeydD7YRN7CneKkCpoUf6uSZ9nibjh3Cay+gLnVFif++ZS
Nq3duqyt43HNz2oW5pwJdT3NN0pyuxE+HBUp+h2PCWJATBWAfIxCUlwFjsIrkidIvIdOxKuvm05z
Q0kHehcfcBfu/++/n0X4/lwM64J8Ygc3hihWGK7lnooF+Epm3LX6rH5WCaIClgZbVzvvjzuROZLF
2VmARjmQTB0jmDY4PDUZc2XeFFE8tARVHqb7nzml7nO98zz67tqdH1p0MVMiOy1gSzi8Uyf3I8G0
+Uxxl4wSQxi39dSk0A2MOReT26D5MV5EQrb+k/D8riKx8e15Chxdjtlo3tspuNdtJKd/iVZD0seP
+TMHAlWQQXh3efFvTLnZnxDifaP66hNRTmkXhawrO78FMqNWZbNBZiK7hEyMXCE775/0x6hkuMwO
VqVw8aZIoEW5PwjyLEeO2Qto52XK1Bx9CW4KuWkd2EMvds18A0uKmwtzK9BatYg/+NSBotW6pjQp
IVXftqZuR2jV1/64HWg2zcm+iGrVnc4MxAA+ZdHIdZhqlb+EbyCx3S22puV2LDBz3C7iKKMlo53a
8mgAWsMtMPknMS29R+SmVrI6/Qc86PEBH7TVAjbA5MW9I+TOpDwrNyvnEMoK/L2jxFlFV1K/X9EX
Hn+sCRPNNmMZonwe8lASv78fSOkCdEh2xOQd4RLIA2Zl9k6i9+GOy6P3acL1+mjKZm907c4rPz7U
jw+4oG9S5rShIFEFJl3T1R/SzVFMDS8DiB3pp8oye0hTDJuoFVEIRYra60s96f4wfxVth0FmqGj5
3WMPyAV4f7pvQcM6Oq7J3gHj58DAz3So4BkoaPdpgckPgnu0VHVD+njhyhLhGU6Ia+5UtxOJQ4v5
1YsxSW5SiBpw0iP/PRO5clqMwQlgZL/TY63pLjrFzc/D0mOppFpzAc3yfi7fJodLz/dVqPUPqJ8I
jdueBshlpWRdKe8xGT94eA3fcVe/orDT542C2/JE6WZiXS9uLUX+OK4Avdxd45AurkgqOt6B5Hqy
TYu036FzJysvt7n1Qlz7ztVQo599H6CcLYTCH19+se1iur+W5PWLebZ7pWzJ4TJYWJ9mC6LD0yiO
Oy/P8uBPMAVjfl0IFi6mIvP1NLDyI4x5gSI/2yILQHfg1I35hrO3oAwcXbqEfHN7+T5itguiSWJ8
ih35t43MjOtNY+IbMDGvcEYfNLBfwtlckmnbwXQwpz8Sl9nDZoHdxVbhg37ynfx3IT4+kURZGqL7
CmuA2SBW3YZpX9xvh/ceHcDQCknQs2Aql1kmhGQsdJbVmRBpmMLW3vokZNCXazOvxuBeyB6sUgQ5
xdOt/jDaOdbcrSVMiVGLXjiwDCBn9QW4LVb9XWmT+Awzu6KwqWGeTyFzVG8FK5irNt04i0hmdaYL
HrwR7HswszlnmPZmnyknuR0r2v8mNq61V/n8MZw20iueX0MBWtJTeafSAvl2hMwpkxhjYrB7ka4h
twsOj7eTYYX1w5mwVVvlH6gmOw9uSJ2vjiS1+0hHH4nqEWkuNzdcz3HVfMr10vqC0dNcO53SiGEG
t2kNwEd+d+sWyUTTEPDa7xTFMgU4vdAvmjprxx4DlST4KwWU/Zg8LVij0REshDhqI7KusdM9+JZo
JpS8xR4ssuK37kpL+4ejTZzzsRTiOWfkL/QbUGMX4yJv1oLIMbuzVVfmHCNq3NmNiNibqYJCl2l1
p/n0JVFqyAvRaVbavZ2EKkva4RljPK83loCJTvVGaTHKrIyQpqTXtCcJVKy5BNvaPCLgNXBFslbQ
LuB264/1jsxy3bUE9luZRwndM5MPJH+9hIG86dxyUf+0YpQ23pAHUzs7+u3hyFJIjsErttdU+6aL
7mzZ4mh3G+iMALIXBwgCT+/eJbQO6bbNkdcq/KsehrNvBZtYM1UKSqSTGiQ3W7snmmXbS/ffi28C
U1FOX2r26LEZvcudcO7Fk0Iql9jaU5Y1e/JvLgH4RsLcO6Us1K/guv6nUQcGCoNiFYiSS1Ryylj8
+Sp2rp/EvFWtRIh6DgoHCbrEB0rrq6JcvlxHfXT7PoUqCUq0UiQhpu411wowqb5BMaaxcPO5c1kv
1l6DbHFKXrDNjYHkV6iOXtpLbwrg4N1Vii5C65EmRBLS0csKaOkG3ATaguWVUeJFLlLApMz7xWoB
jhOgxdmXycLKU5CKIsE+DuSqTpPqErRqxC67RrFqMeBNpJ/7JFv+AoWVk+IxeTWuY0GWgHz3rmat
8xqeWDPJEEAabKcXBkSCTVv3B/dpTsmN/h40+qJDjGH/9LyAbp97x1nPakBRBkbNJpUZAYwhmw5U
OSpmT+Yh5JOF5tfcG1XBOYyKmydKwOyIYLDOiRleGkXYq0gJZkxwLecwJUfPz/82bTBt2jVzedso
XyPCrtOilh2komgFqTT0X+dgy/sGT2QdZv9rXvvyysA/x0j+tHTTdhID3QcYfs67+2yhax4zxfEa
K3NP1fjXyMEDtCD7g+ovtq+to4gTu6aIVKAQkfHYH8cswgYKBaUNl6yZI5wUxnjAw4/BZiBsMjZ3
UGP7SL1ETtHS0amvig1fDXGF1t4AZzcMFxrVF5KUqqQWLorWJBLxkiN0Q8DNWgarwc1ipxqKYnkc
u7rxHlYUwY6kZqxv/Zf5y6Alxdoq3fbBxn4QWE54DG6ebEoe7sLYWUXCsTXupPM0+KU9zlXQTF4H
gWuDNnZJuX4HjSyO+DKN9yB3P6r8Z9PigHLQ3bf9VaMrX++5dxTBPxnpjUftC6cdqBOyOwiyiPlB
msD/jwOEtAuS6pUMoHyYQwgYJOz4U9Hyz91hyAiuSdbYuxDCwLT6Biw11EGCYE2yiZ8WHrYD9gol
b/I+TU/m//L6YD8aheoqbcs36EgxT/zbdRGUJiewWrdRN6cZ40tx47lmvm2AkKTX8XdLMzK63T0X
GlvSjhUYZeHxd4rmkwvQq0Al08o8huAsSvXc2qv74Rqq2X20bTmEt6KVD21CPi/+TjUisivQrIzj
8xLtk/OVJLeyCpruQ0l3vs6AD+xRATL+yYbKxQ2rJ/vFYXCrQGri0i3mdAP/I6u3uoikDUcLPwPD
4Yylslpi/HOng84B2gCHLBDUDfyyRuG3II/Xp+0MGqhEltZIR4FJIukLYaks9II8879Ah2unPMQe
f3gyE/MTe02/R0ccSjnwUBs+ySLeqBl8AN4g3mRw4ujnuz0dolsMedphnPKpHa05UlaiM++OETmv
p4Reo8qq+uCD0d7Za93F8/GJhlatNucWZs5iJEOiGEBKvQ3gWpA1fbrFd0BNy7Vk3w0KaC9ToXlz
cILcj0NktWXlnyDnlLuNP+VX+7F90rgVYvLWgM8iiYLGOmkyd5JE4DFJ8p9IYnAQP0UtWxcLhW2g
78hrEn5woKitKXUI/wHsNpBIBs/tmIPSWKRR4I36zklD0+9SUNiyhsFlpBAPTsdGBBjfWjC7he5B
VfTMTLqljnt6qhJx9BxNockR6OGXI9b64oA4/0vjumC3crrnkQR7Rqj8VmKPZKC2EO18XiBxJ2rj
PyCsI4KhMv23pigoqA5AhG8MyLzSHSILYTA/06s56qrp3ev1f11XrGy2dx0yXFLLCNu5LIH7v5Gn
WIMy4TY19Ny+u2Wt9CHie59b/k3uZk/AYFAlV/sJ3Hq/7xYk2S5HE0VGZkYzQg2j53m2k6td0O8d
5aoTgthYbUw6pXlCAg7O9rh8OIguawdHLILx+SVJO6n8p8HWAaS21+IxwDsCACGxldTXGdyaxaEa
uaOs2r2JHLY39i2nlmAZp5SrkivL5bs607ZihqFayEA1Y1s5A1oKnEnnMMnPRsKx29A6k0QL91CG
sP/9/44UenO6m4xLVjgiHLrkd+00QHk9Z77By6PUzf3QvkxitDJNrm7v6WkQaNxJCTat8lrB9gL0
thotK24PXrbYD7l3d8Bwq/wTF+9mjzXq5ZvI6wQznpqSlNqhdoSuyV62Nrfnp1vM1lEUYJWcXto1
XZsNsGYuronogw1XbVTtdv+9ZYrXb4QyEPrHqwO10IN2FEJ0vGVDcjo7LtiSHlepBBGV+ZSnw6f/
aok2lHqw9gRD/+wfEm2TP1m10oPAN8nVunxoC2oYUNt7qtC703nfkA1Qs3ko5UaCWoGCja+BhGBj
6IGQ5g2cKcbGSAt3bnaNZR6z3VUNJJHBte4rbzS7axa+ZBsz48t8P3r3/eW+2DfGq1i8SjWE7dtr
xnNSSW5XUL4x1l1IEtogftiD0uaWRWiop6m6VxAC5ifFDCF+P3y5xCrHPfoAP3Jj/YRP2Sw4Y1+9
9hX4IvtqFc0mVzYF7CCj/EnzkIRuYReMTxvuSgMTU3O796NRnLeYy0ydQGJe/LenbiTacqqwY0d5
k1r+L89r+OQRmvjdieYp9sK92qfV7BkDCykJmzbx2j3EqaN630JFlbRSSeoZ3EKqJuu6fr/J3nCn
A9clGnbC9v43ij6ct0ni3+SM6gRk/+b5GvMeKo+MC8W/TgicJtibFBSZiUi+SVtf4Ohu9OHLnrIG
BCXlaB7FVtWlq9JCHlQo9NXXqXuKf930EIW14KBK+9xbf5yVVBTRkugAyUfMNKc2XbrvbWRa5UPd
K7xu/3cF46eZ2xAKlfUqQmfHRJUcjHoQvLarv/2Rp99fRCjpMVFpUu0t01gtWNxuWWvSwTH3dCsR
9ROCATujTYhcOq00mjks3JKLu7oJLBGRq1LLzv9GxUyHw8/JPYHejFZ1KSrwee6ayL2WbRyzsv6A
vWpK2XYoo6CdN/gWkCMRSivkC7r/O4ow3WzOqD6UNnucS69P2y/TRDybYTyBzjiNPDmzNQwtt8Mr
FbHFsy4T9FsXcjojQo3P5VWZvEhnPcyM+NAqbUi7eRzk8OPrVl2WP14F1OCfItU6+g9xLds6FR2P
TwseHKg3mHh1sEfOEmH/3sOWGRDKhnmjN6G6pEYQ8lFr58kGf3VZvlkPEtGJK0IvIW3dHGrcoxC4
4MZ0RSGxfLxza8hqy72cJ0j1I5Z9/tmGNI8rxyDd17nWPlxtVdNbD19kM9/nAlqgcHN5YN3AZTWQ
wZkrIOYM4VCJyT1dHRwk8i1CZzumnyHyTkGYsjVJfYG90QpaRwxHatoOaY1FLXAwFKdY8GwsXX87
11GaCZ3zfP3D+S1fWI9YYaXtJoLyDv8wE9beWwZvhmgU1W4HIe3EXnH96sddGWva5/HLN8n8sNCw
ViQPbwNs9Hx0cN67uG4GHdoFgYWmbHso5euEW205bUxFT4O+CnU/VT+3/cLdsxPvsVa0lLlQzWxI
TRBVtdwbVjIUdJBF2HbYjsoAyFKYj6z7/AjqBrEfOz0lh28ivO6bzOH5xr2faFoaymyx7QLBnxL7
T/WnG3VUBlAI0v2jb461l1BG95kn0E2PXLxIQqsy6SYJiCc5j2dXosIxYT4RnnjZEzjRlgkQL0Ep
211AautJg7n15u8KPh5vagU3O5TTr1GtOdoGN4DJY5QDfC6swYQl9SW7k1FlcqvBGmmAFOdPYi7o
TeLnBG7D0frN9tRiqBy05LBZT1w7AUvWBKL+Rk9skcExH9SVCJdNexOyUC6taubqXIziMmBs6CCz
lqR3YUOD3TE80334nX1qdnSVvlSYCRUcRt7NdzCjIF+SHDPmq1KHMocYrJZyN+dHVORTAVn4cv59
wx+vXTfRuaP6yATWf1p27UMohZWCjWgj8L2CcVbFrFJ1uew35/lEMb78eVi0rXkm7U+IRRC5Elnf
7WJ4Saj7050xN5Mnj3JwOShX6zRPWj5m3cBZd5+ZqX2I0AenfQdEKWz8bLRpCZkHSjXcxhn8LaDB
7UsxQ7aUPMytSBRVTLKbOuytku3/qHP+41rkOmgQhiQZ2mqPSFOYZYKIDSq+8OBDgHLaTvPyCCAX
BtwcuTk78KzTWOxnKptqGFCRGp9vTDTC/xUg9M1dYIMMnfx6mkpEkHSoe+1hS2Gi5qrxnWPrddb0
+NykzwCoBNjz8mFLXzF8Tyz3sMOcoGydUhjYhiFOAGcOHghpRP5SIx1EeQQ3G+fEi8cq4n0+SXlH
IXxRxligF40Pez/D71Vai78fU+NpLgOQfKCLBDTiDN4KdITKGDLr2/poKU8qB4HNwqNae451v1OB
jKsEx0gwn0Dx6wfA9gLWKGZSYMu4TEI3UrGBP5pU+WAd4XM/KH0A0dln4o9x7XzOSC9i/wzIEc0C
c3gBYAmLjhE2MvjGA2O7LKCGkP1ylzbuW2EPDx7fjZT+L1eWrY1dll0WIRGhBTUJVHV3TbMoj4KG
Dr/LZy3cniVUm4cHkMlJCKwOn7ECOCHz8esKHoFrDgchczxnUDvtjT5dBwRSIw3/fIvbJFtkrsWo
uVyNURptjnTrHBbRMYyEkq0Wj/rHEJ2U7bXgdJW8mlOQ8nE7OuAj6wc0SBPuSMJ8kCdky/wEpzMM
Dbof5GGcLdUXSHMhIM0G3gWGkg3ZQ15ntLMMLyV5KVMHt1fCPVGq8LF5RySH+f25/5nsHhrPM8f2
81L8NN0STSBf0SAkLmQKYzWNDzocS69CkglXOJpN45MgHa1ob25/AH15qoA1RSQj9SR6QHmzPlc7
3L1zR5kGtL5cJoily1Oc6aJuJNZVykrJwmvTxDWNrCyFxuWlk0zcK9MQcisUnOH+8nfzmzuKSjVX
IWEEXQ1NnZGvqcfi0+sYD1VPPTyA4/BZH1R4Oi+GzAZSXwFyJw4EYxchYZZHVfmkLg6DYCEijBC4
qVaO2/54BmSUkqzttYF+GIIvSraFZH4XchuB06L1nn7dS+XSH9j8a5R4x6U4ivUfaJy5Zh5lVq/+
0NwTE/qndg9+jWarOuKuzUklUggmcGQgnjdlCvGOZxc84yPwnsnwPnEIomh8kOuV882be8VCNXpX
z7zxSA1MY8aZ36HW0qngr8Zp9hLsSB7Rus3DwncqoWtPOTl3ZCsBkR0I7NPikNnqKgPbkRi4+gJo
BbaPxgXHXjmq93MtmIPamInBbN8lRmvvR/36E1mW9/hy4AV9WKI1TXvjYoxKRVHkaEOGf39qc8rP
HRk9FtyfQ0PbRMLV0oPv7KdQQsdm3pw0dGhrMj33VEYZ58XogqZF4MZ7vWp+Lxih71qiRjwZlh9m
Yk8mHNoT2h1wofkNKipYMdEc64595VEOdy1nOYZSuxDn4Gn/jg3tQtCWWzLxZio+xqPVAf70Nawo
0vPRgFSEjZ4NxyIBrGLGlfgu1h+3/RQxcWU2J1RQwrcEonSMHZWQSTbfa64UKriXin1PEZBTRmLD
1j51q5ByB9g4D33ZbXz4EM1CIcbhfJT/ej4g2gNxxyXFSY/QdvMpEHF3Q6GI0kpHjAXePWSt6jvN
VBDWZd59YR4U1SnkwAO/f95XaWATn+03yt+/OwqOx2AcqLmY6W+LzfKvT2XdnRBzzGj4y8vSB58F
6e6Jr4aFACVLYerw4hRSKzWxCF9ayRdKSjrmiK3xzceNHrSsarMlpocM8cCRdNHuDbGwEmi9c167
ip/K14qWZAZ45aPMhAQf4jsO23l7X1zkwMCwvKLy4PnVV+Tn79E5owmbiw+3zuVEgX6/CzyytWA6
BKyyuu/gW+SlPWHhlSdmNl78FsT6brqz9sbl3lB6L5GhPtVrsB0Y7Aw7B+0EhCG/j3838oT7ZwR+
TnFPxxV7D1R6WEZGOmdxyylXOOSwCQnPj06CzV+VGewIh27jFJJeQN8GXSjq+JFDgG+CgIevJ31m
Z8fehjEM05C8QwpVNHMkEkWh08jXHVstA0dXMVj2tRJUyfrZU6LiAgDumR5s3232OoOYDIQyINvE
ab6cAwMYro10d3GEa6UYcSQxkhcwgwvpSP90xs6akQARBFhMi1nchLQO75Ro4gv9FrlPRbEeM7qX
ad2TuXI1rHxqbQ845I1/yBsHUuLS+khDTm1WHqHcZnwSebaf/vnLoq0kj4hxo75xcbborIktPjI2
5GMzZXIa44SlZxXXucwBIZE07OFJxRJ7QOxwJK4ArV6HnWoHGGLqObjyNRcG+ySh5f2MEKG3exco
AK3orjA/9S9AqyQxRxKYOOY4zxZjcreZoVuS5aI25o6F0AIhchO7hdvvjiTX16shHeHqF6whurY4
TtGFHm1xCmzgv6WuGPvDZda2K/mz6X4BU7BfO6mFDYMbu0GbO/4hFlHfy8Zc/j2JOy7JQhL6ZpBS
QU8RjvNbL5ggN5wYfaL438KzeLfSv+OLEwuCqObv7iKqTTCq5MT1JciY2zlvFsigjfIemvl6p08s
h+AeXXZ4sQ1eWurDZnt19ShY8HZx9+I9Q8k72hZbPI9efG7zoFNI1PwVMvR+pkW+qHSQ74tFnSpt
qixztyXXnk7CVN5zSbuTq5rQkpU836TdLZWTWkK3pdROCqMswA0JAVkL7q1ZITeIaoHzhdbmNid3
iraZTamxK7tStujp/VqbeTvxGC8g5Ec6Dp+E6y1bCCzQ5Nqg09hGpdMHZE8ULzs38Hkx3mHCmDrV
gprNgEfi/LQCxd77bjSjGtbT34CGDmdJe9NnS33i9s7ZzaF0C3QzLrB6bShFUsiUCng9dtSvc0DN
qnE9B44kmSbDbzLcikuVuqZOzPywWwCqaRYl2gGtcfy8a+zEzRTk78t6QOPwk+qv0+F2XTk82eHt
WlnQwIZj+HStZSHDT8FRofnSQx/m0I3kUBtnE0f4n7zVXJEd6IYAIq8U+RXKtbS63j3J84cADAQ8
IOgVJE/LKGXggPlepgrTuzy7+QrHI0BE+wor2c29MmAy2Ycbx1OwxuHxMoH1S3pv93pKf/EEa4vs
NHUKqXpoCnOTKGLCsp4WNU7P10Bvucf6OMn/0LMjQwnpBC/gFvCsVLj+1t6zE3QRMYs0N7Ubl/zg
YPYs6YKG/64Q5v8S24DiBC0gL1JKFt5/LRfV8x2VHFhD04oZH2U43PzzBlzuaMeI2VJOaKE/CZbo
L9fd0wGVxPbVs96U1ZqkwQtdsgWOOkCr7KEto5//km0UfAeYR3PSN1z0Z/iJizdshnq7Rltg21G7
gtT13xDiZ814NrCViXa/7xaY9WG4Nfdu6q83cQLYdA24WQnPKE5/nGmgeydy8LpxMIg6oQNnK4gn
zhlZ2Cbu0/PgJIurBBNIm/U+EwM6kxq5QYBIY43N/nSWMEvTsPMFPrpwhMO7rS0geY39iyBZozs1
16+WxvQgbNJmyE1x0f1ASyDVoGs4uWmmy1PIWPTZoZvZ0X07pjGntw4IhUcWigkj5xqOQhH0jyYW
qnhWl1Wg88YJ45xebfw1eAs61tv8xlxnOdyDTQNIOxC0vnb4B9SLYvuUqRhpRVmJ2AASZMfE9pxC
EVLApll6lxr4MmGniMjlax+cPLNaGCMvrLN3iv2Qudp7S7lwabMV1qy6MA2t0ntTQPoKIJI1qIm/
P9sg3JxRLZ4EvIswkxkw9Rzp/Eo1nuHBmrXzR9YrdYtyAyT/4ieyHgjcp5X/MYdXoib4DlnkDscl
6fUZdxbYEKeCmhiHx0IRO/e55WslIfnFCb9jyIGmrD9pl+T+PDu7UteQdiT6w+WaI5Jzz4n5UrBz
rWcaE0M1dp9dia+YZQ81DnGW67zDsZ0PR84TMIQtLcfwnJ0zfrhxBXWXsPASL6Liyrafb+Isoqqg
wEWx0BWHErft15ziZw1KlDkMMQUQ8GSyH+UjY7FpAPoWsRg0JiBOU7V1OnLbgUUCgDZB3EvKijN8
XSWkjxalWlNP5aC3ZHQz+ks8XE2xXevd3l7Earw//rzdEfOxG6bP0DHRlpQTJaXAywLK9O828eGW
DKyxtL2T7VjFKH8q69tQQ5tQF3OJhwvuBKFBQUg1QeTuIytwNjdXP0qz79WfhUtyR8EgoqjgWzkE
rIX1WBeKZRCnNXj42mTWcM6FejvnqOhF5EjXlXRDHx8fzVlkaO8L20UMrrReQ9dwu+d3vI7J8q7+
pQMjEW3sH8Osvycr0c8LZ0+ZMzLGiZG8YZwVqA+j1A8yA2rN+P/33YQBzYzrgqhsldqSgP5drzif
Y/ZS5lAvMX7iyL5NPu+Rs3eAfxeQTNV8X3CAWn3Tw0G4I6Lv3AY9nhWirE19NKOrYupg8oSMmcAe
IkFy0XLomffvHIYDHQLrPvwON6zV/Zo/0u0za+vtK6ZJbj5DO1P68QGE+WXp/RnkOjOwc8bF8xw4
avqcgH4tlSCNn1SVw0tJS2IQ8Vx3kIVafm/ymp7sUv2BHMmed796jcX7vU6gXUuhId9MH/IQvTNw
7dhVzeDLIx6MyB/OSE7ewiI/MyawEfP+b9oRcA8PLkUKt7kkpbISKT9XIIbejtVepnFOMOqsH8Qi
a8HLXC7QNRdt2/0GhDw2hp+E4l/Wm0yG//UzLvHmvzyMLGNNBct2yLrGTxAI7rtujiWTn0OycpR+
QwkYA7Q1/tqtcyeZeuSdOLr1aKe1/Ccp3LtEFx9qqpeBn9i2Dym8LaD1rzUhD2jbFSP6PaB/8AQp
q39m6ezESYvyHBLKxuI/2/s7ZLCn0Br+WiEWOvgeYw8fBtTzZbxS96TOipRO459kyp89D4FFSYCA
fDeKCCOE5aSpCcv9OQ7HOnmNHOcpa1PqkywCgTGwcxR4UDxob3rtnPFe5LTt/S2S1QJCoGatwrba
5sW9aATBKPgQwJ2QzMrb8WFY/Z4O55DfZnRJALHVM2/g1frOE0nNZ0VqX7l1/ujPZGmr5+PiogyX
yXIZcWkVd2m8RA2F6IfnuFPEWAkoWHbqpyV9gSW/ws9Nq+X7Cz5W7i+X+JBtGtF5x6ksLfnF8AR1
4LL2GxrlXg400xr/V5wYLUOLwWW8RP6QO+C9GSWI3Auz1+l/BULPgN8TCJojiihsRH7xB/a3GFMC
O1AaKCXT78iA2N8oq5xLZcziMinsAWJc446lxRkdT+Clcrm1ZEA77Qlye/y4tBXnFdaSds2MejpO
ZZz1JE6aBpARxLSF87IexJvooAvLsdfC2gQICtqS8/gvM/vUpv5XB2GfMD4q307yT7uf6hER2dRp
Qqd30jv9cHzbkWY9b2CaRzCsiFw6P3S3jG77u+UmpKysP0XkJK+SaomdiUuPs2YwRz7S1r2dGnGb
CQTysxFIb68QhX5n/Zn60tNuiciRguXEoIP/pDgI42euwKuofBuhnJuKkn3GfaHC4WlasYTr4/Ae
cOd7gmb3QIzOW6dSDMvAb0bLBWk+r3eL2/NBNFTisHB/p6qn3PAYlOAbIRMXVtMQaSvEnVcidtLa
TEMfVDNI5oyBAa87HRFvgv1UF8MKo9GWfuckRO/id1kziLvBQCjgxKheKhxlQ2qkfMUvwmKwRhFI
ebzdMxML+R4YVN8QBHaELM4B2RrusD+8SAWwuCsmtkgjUPJp/opC0/dO+i5pqmfNZL8RVx2q7QYf
Y9fJhsg3xmtnGX8FpRmoUbJsmfJDAWjD7RJtPzS7Q2Uao5rmMHhZiDaIkxYSB09GrVQJczmxc956
iqer5vItHVIsXBmkUvQ0iAvhFK8yc7TjVDruBXal9aBTBxKyU18CClVRFIaedaGim8Q1f/N63HpY
lUmS30o4uPeBi08gqCGc3We4m+qbFYpDCjoabNiSNp2dLxb5lJwoZA2qd2nPIKO/erAMw5i1y4h4
Y14zmeo0C46RV/KEJjC9sxORP51jW2VKIUPRRq+kq2Et5eT2sfyMA7owQG8mAGtstkhX0aJm7/LR
r+TJm+TFIfSnU1j8SHCES3oRAUEnC7NbLEOTW/L00WYBLn7+fGRRJzVU0X7ZwQI9tgNFxNTRuPXT
BUk1RSqSekHRSbUqvOTipabJTRAaaESgsVBc67qnPvzgFDacbu1y8E9ss1vrSBTQGhWEMkQ78Y97
T2fQX1sTNBiGr7n32g94ZTsUGSGJLmgOyTuYOy7sEURihau+AyOi9wJAwFjCGRUvTSxr8DXm74kK
GcIWhYdJ0MqnTxg91JFN/3m2uR8jE+2DCwZdz3uQAey77x3yiP8uQOfZ71cy7/HUl6Z6jrYg+KrK
3GqFg1lvdWTiVDGnZmWvXmcd/aSLrBVUSX7HhUHQEnAdOOVjTgEEEFHamYMd7va2do7eazP4o57p
Ovpo49PFJWc4luHJ8kJCbrFhqePGVxnVISd1nsSrharq5aCmwcU1afDiwLBsmKFXdCW2sVZNiao6
bDXrYtBcqt/vYdULV1NmYU7K7aDbnAIKzPmWXrzxaaMfqxlG/MrYoJunh0gOQrm6XxmeHnk4jVci
/U8or8JpI7KYHrOPEQh2hhATZiHNGozYYyKXvc+ahBDDzHwnSX5hdkYw02pQ2daoOC378twmcFZR
WsBc7VlqbcAhnypIqUwdfwuwFsj66NglrP/vUkV6vECADDe+yqLNrWhp3DhAe2cvSRK5eeb7Xhj5
bYR3ynGKC5pfgshHXK6ue0wN34gCRuftYWbI0XHWfjAYR3Mo0FkA+96pIVzAvW+IR3oSiAha+IRk
xVOb4vC1uznzb4xuP6aUh/sBDpnWXRXkbFfbpswDGXQx7fTiBJTxzLucpIMqB+HJ2zdnOY5KUt7O
a5OueS56Je+hyci/Zd7QG1ywxheaAqtMi8dMvlLgej1uPth++sr9B3JojFeCpz/w+M3gtI9Eb5Nh
YgXATgBEvqen8QJJVVz9ur9kl5vLy9vvqI3cVGkxXTNi4SIgJDex9t5oBYklJuuaLK8k44gsjkup
U3hFXaIwKlDMJ/9/BpxDmz66RpNa8sOlGWHmbiu6iOHD074Hbn0sudq7jMnLa+9GgK7bxPP1YK0Q
JQBLnsnQxjuWt7gs2g5ULNerJvAlRxYU8JuR31C3ttOvBgNfmGXSsgGh02Oo7Zp/50ZEL3WsLyRY
KLeyIwaQWb/JkidSZOTH/+yWBeyD9iO/g42BVedP8TsWbbYLHaXGwnKbR4TzC0rTFM5mp9nAmptS
ibWAHjy035o7z67KgNC8OheDPV+RahX9XEZUcxuc9LQty1Xzi5bJMMQJHN16oFLtSe7tERDzvKoR
A4geWax2G35eA71t1V92cFt3VpVVCTGLWkmyYZLRL4mDod7FFN18GNIEIN0FKRe1KFjSJ3HEgeGR
/cEYAPQuGiIhb2kICpXBDFunWilFDBpWVk+EyNlK5h0YzzpEP8i6QHcFVGDcea4AqF+6AL10s8Tf
gzoB5MbnCBUx3lZQb4vwwwxRvHfomVapWElXPgKSo7jc7jbii4QOH/2VxedwQ1G3QWBxyD9/qhm9
hc1PH8vShz+jXLAqljsD79kpl7SjPpijzoRzCyFGZIKeh0HUo/XxyNMPLSKiV4pF29S88pbeO7jl
Wx/mJqlvjEKTacN7PLRWJvbDb3poWGNFeRA4F9e5DZqCdkHtWqJUHg9qx12rOuGLbdzJTKZ24c8i
+hQ12qPbaQa7bGL/up8BXR0KA/nUyVVYdgc16tvf6MxssIFSkj3r9R0mx8bGaZpZvDmS/Zcl17Fi
pHapQLzzkNZDmUdkbyPwp2UFP9iWdDZ1yDHw3jIvUtObUIc43u0/KXP4w6VGqOTJwZyGIba6XDKr
JE6p3bhaVIPnv2SQaVbKnXsX2h1xw0qm1kmeDOyvfqvsriCW7ow8aGJPZukpCHB3PzmVkB0obutm
ujAs3IA4UurghTC5by/+saJPvy5UPaanu0qsLHUJV3JiBTc4ay2qQOgUJO8zwh6ZpZl/k90NHXvs
QWHGDyPV6TLI/hyt8S//JEJvQUKDLzrPB6eA22r8SdsxO48Rap1X9KyHfjtBYQIdQVvenZmdFF0f
zsdnwmETeH5ZLgfDhMRCOr2TiQM5ODW4mWl3tevPSQQgbFP92rVVpJo7mL8+oHbL2TgybDT9RZHd
wY82zb6GtD7BfsFOdEsSW4eG9MjkZaEJZimzgyyYbuGzYZ856GWMPx9yVCvEz/ZGMeIkljgEdBGC
na1g3ap1Gl2V7hM1739NbXyLP3rzwDU0oSAT1VvErB/HgvYPEpavnp5s65P6PXUd9/EdKeoRQqfA
k/YbU0kJgWtaGZ55r5Vs/6P5TX/bOCkUW5cGTiawbOw+eClHLmGgpemvgf1ljQ7hkjC668UY03TF
1rz5eA31jfV4lGIMb1r5l9L3WxEMQoqjutmSVsAQSUqcBstppwnJu3ZHh71nY45DBfZLQdWNqpWZ
Rkc3nnd0ZWSIIN3zOSAAbfrtXtCnKX8vl1x7ofgzFRntoTikcNfeWkRhnSPMM2aTqecXR1B6xCJn
B/DrNQiV+6yvVZdGF4katdkT1qN2pn1nlgOV0SFX07o4ugyrXTFcOPPru0YtIdWrMKVKGVnYBWDn
t/Qdnzbpi1RmPfEIQfKlcnxmMeGLsoEQgtVq9B+CQRQbtzLc6XkDEJg8lkmGfxOs7KQoTHbSgxGs
rDMtoR6U9+ukABZvacaqL/nBD3HCCQ9dSo9q77RMOAy4rHuCDidkcjFVuHveRVItIpxBgVJcrlET
GBmty5ebTls36pxBYg5/zu+OAR/3SvuTTt5UKdQ/U6ac8MHvTAiqIk6RxfJX3hXJtqRNKgZ6pS99
E6XCUACaiXUNwrR3ssLIoDoXf8y6+OlQ7PrIq9SGe/DQeEHiWDVHAAv95+Lbni42LHKGA4phzf8f
/uxPWYs8d0Cz4h7dzn62GSGzBUfFyrJCFM6zoWZqKl5R67ZlHrNy17BhNE/fdVCuJtis0tGc58bl
Qpqgzjl/GPQMur9prxGoowJzkytMei83JouQbLKrBqyNW54ls+WAo36gXtVzLktUi9XOJKg2+0Lp
rZrsBcpPNWm/tXMmahm5sSyDNMpu5N7qzJN9D9xf3Z97H++1lwAdxF1PJfwtAzJDmd1dDPD6SFsY
2OAdDBU9qHP7nJ+wahjW7zERiGviQwc7WXz1BPXhKVyRXh838C6RVBaSeoqhK2wbzigI1TMOkbWK
JmMyB2POMUPbdMyprdamKxUvi0rhQxH6UfEyuj9RfZ0g1vp5qKLpyNM+1DT00HkaaFM2jctlQBsx
YlHsZwlSOGJbPq2FfBctFWeeNq+8PwTGtmgClzLQFJwEPRWTGx2ULzqwsfM5U+fAnIMRZNr/9+qJ
oPzbA3a/AfGcn+1zLDoej7ZUtsbDvexdjGxUce2bFIxGQNio8/7aPWGZbI1Wi9ZEn+s87ZLeyNRP
xJprH9prVgj54wkr9coGuLpT++uUoqGYLwAbJF9d9hnF/0uhRt7kT1wSIxGxXTKdFHK5h/3EhagN
JYttybjJpxC2sq+jLxSU0kjWTJVqo8ubK9HDngSEZLdrr8rmc4PSxpfWmIYaSoaVo85oRjxYUSZQ
qCZxUh5rQgHHqWxk+yFmEqbnodPZQi7UXJEBT8zjNaRt0vMp5YhnivsmRDHkwz1ZfvItrcFOKpv9
9d3adYuu1h14vpvUKRjq1/kMfV+fIGZ5HWlbj67V9D9z4pN+eb0V0T+02VPjnRV0UwTiP8KzRI4P
sucT87rLJKoHrtfcFo5kDglY3eRAOoRuYaYRM6Y8tqSIy/YRTInQFkmS19p4uWfVmsxv6mNyv5ii
vkR7WujIaJh34tQsAnIh6zJ0z7fCGhOhgbI2Jv4r9C/HfCld9HgLMk6QiY9QHvuqAc278SPDlsVM
3RpqE4d7heHuogKAlEgsMR3sXwRWDblCVXGz3T3cKRw4Fl1Q+gjgKCPhjY+c32jOqz7ryhrJigkm
u+fgfE4TBFA5spYx1ff+yjgy+YrY0YaGHZlr5wmgFpIgHYV/uYbOymFQRm1XtpjaLPo9YpykCVuW
6u7wcNVu18gj5rK0zXWdlYcsp5t699PXT2GhwJBFK68PmrbJRAs91sEstC4RGtpszC2VaxOLbP29
QFsTH9BFYDHXPDAeduf5CVpGrjOTuUW4d/KVV52Wl4hMxW/odqFNwBN0tz4FszJ8latfmEhqAJbX
bdHN4udENWzxN9VX1fGIwrBNbs+78mXpvd2+QP8WGj85pTL+xOC8TM1rNcnOyOWWIlloRRab3ssE
47HiDbKWNHEeW/j2FIbYV1QHlZs3rt0/LHVyu9E8gKgZ6loudxcDIIJnDLAUvRjfxuSuDiRQvCQ9
HY4xIyeb7w6jgw7cb1+eD7cpP+EoC5R/jtYuARTgeqnkqvE3FE1DQW/Oo+bGoXuMbgtDU8gYVh62
O1kq0dK0f3CotHv1mevw+bnGgWjRqg0hx3+OcSoIj/gL/VOp+GzGnQ+HRS33In0pgUzogA373xbP
/1MYftNuG2QJtFQ5nV8wQQOM/jsirnsoT6u811zcm7C75/DxLhb38AWwbahuzqp/WBGOUxR5Cjuv
IoLi0JbJNaZXS9OwOkNJtvumEHX5+1lsSqCIKuTRwjplr8aIB2iepv5fJF8Pb+h+zwybOE+kxMcv
anqMPoP4bnfRRnv57pu9ryUBZTvH3N5s5c1UZ/HxrbUU9fJ+fELz+gwlYTF8lbkVSNDAGokyNAT5
7q69QjqduPExSWXs2Ztbx9d2L8gz53r+G1WtW2aDTwDiho4YpEH2nYUEhhQ5m5N6/ML+2cZhGA84
r+3TvLi5xkNhrjydWzZSI8WbjL+iP1OmOBLihRpikSQAPs+mtY3Naq3bzXHToDN7AX+KT9kglaaZ
okX3L/A95aWqIvefVNfopGaaDGfioNzg4uiMsZQJRSclrBDho8+WPpKapTUb0Cd0wodoK5xC3zCi
eanoZLf7nRhpGRXRjqRRmc9NOhctQVQ1vL1ZOfBbIhHsW0UvWOw37BsSUHoJPZVMnVCe3RmPPlOt
82vzyk/3nHBGFD+v+pkF84rgrXZahhkBNWEUVR5uAS0PwSqVAzpxxo6IzSZxhhdBs9Vk5GB3K9zm
ZPBd1HM7zIvruY3PGxZzsfKoVlw5daNmePvnm1oeZqeuvaIXB5fsW4UwXAH/WtGUkfJZq4EYHfyq
dcYKCKgXBTHY57RfOxzOgWZeTl/owquut2PBUyh5mqeq0fqzUgp1dSqkZdSxckVI3ZYERezI7Dtf
Q7k+9CUNsTrOxHdHz8Kl1TXue/wD9yioKrfYr9+Y7buaNEbpCWgZFKID7iP8TT4+7P55qa7/APdZ
uv0cT/LvzH+SFdxH4cuDsb404+Yp7erWL41vDdKdlEAEH70qzYllxgKfS7nkj63UoHCll8veDex9
rMxlJ1zrYtO5B09XPG/M0a4gjz/csr3aTml4ylSd0v0AEDnsDezkDTTNp3YtgC1z+uPqfU6I6rJS
PmmHVgmB/CMrwd2CoZGGbA+phFvcTeIFk0sa8york6kbg37YwpYx2H4uWslSD/1Umqb3xB48P58x
2XAfmmOxUMBA9tdCjBlwarWXe1EUzXm95+zHkVECICfAhTr1kn9wEnPMwYH+NvdUwnpONRY8saTQ
myE41s2zog4Df75CZ4IPFtvlvPLNECiJbndb6zqo1cf3DnhR48iAbnNZ31IgbE88sYQp9XGlwBAb
Ad74OiktFXSxZnTYFoeHZKLelUl189L7WCOM539eJuEpNAA6oiA0AB+elXaa8vs4c7o43SE0rniV
dcEW2P1d5GSH8R0nWM8LfqfowBFs1LB/s3ueStWBEFlyn+ewgJrNzmitFeUA3GpVu2TM1LBG+OFL
QSol6RP+pRPkUuiNHXewkbpMZ9zyTd5JyOKAXOfgneqjyX3vCq22l30i9iXU4wDeXJymSU/kOyrR
vCTgmx+YhAVB0aRwG6pVV9efcl9pS3LxiQ0GI/ympEY2g2SBNnD0h2hLnGzvzsT8P5Iu+SU5rEg4
KIYiwusIhxjk3/5vXlh+OEvzD8r8YHTdEulS6ZIWgDuoG04X2t9vioA71H4OdWJoW9gI9NvBxp/d
H+Uch04ZtPmOE+sBYssX625K7Gvi/j31WQTp+n0A7mDPmu9DizExke7WD0iea5cWvv5CzJZZOVUH
jMswNyVtbqLYSZ95Qj/WqPSc2CjQE5zHCKhRyk/KkDmAkYGx7Gsf4Br15qmXoMYuofCKgIO0YZG+
JtRPDummoB+1W3EnkDd8uvuzBswa2paE0FiR4szs2/8UxJke+8cKsWOcX+nhWiIJeHvL9xEV1wOg
bxo+BJ57poh0MZqQfnrq+Y3kRNtD1WaiuWZDGTW2vCKkdoH0fApBCrPRPMw0fbzc13+9hmbmeph1
wcMM24hdeoJhKLzEy+iucHTmfhbtRhT/rYWKVZuuMJirDWaEhd5O4YROgNvWYAvp9b+cn/xgkszR
KO1DpsvMyaREbharYEhUH1vWuVn/uLyUyi60VDZARnE4CTozOXcmT0bKtoNjzkCkvfv9+UE3VMPs
qaqFa0ueQnncfrDNK8G/kc52B6hx1edOx74E50QQx3TTb5oxCvsHwT4ofFAS1gppwdhlpB/P+4zU
U3qOMBjcr/Cp0/DBwbvPkvmKcsafAFzzd48JLTqdUQTrn0ii31WYvZi6lR9UTo0GIyPJFQ5PkyjJ
COQ6x2Ylo5yBHbwdGI+qHlms6XB4fly21/rtWUrY26pxrEG6DVDvC7arEOodQ1rPZbYxc52PRt86
TYWsU44zSn5jwAwGcq+A5W9/y1sMCPecvgjhuJ+5mw5wVpd6mhDybtv+Lxes9P8mr6t+lju3x8rO
GpTbrf1jW3wji/9svZtpNQ6h58zpaiTzVKx+PtqWJoZKe0i+YpbZ5ycv72jjyXJPUGiGjBP0hYmq
b1o3BDOVjubnHPCNfOz5KJYL22nrCd4txN09Tf6BzT7/Y9RsISYLav33Hps3ky32vkNyFBalN3oO
O9tvMrjfpHqs81ZPWFWPVMv3uP8cmiIDjBwpqcIYvu2B69FiQu4do+kmq/xsj6clw4SnVlptF7E/
VRfwJawtZ3TPZFmHCV8GNCr+1TduwInrxQAm0iZUBT9ZU5pkNGm7/A1Qlep6Ccs0XCGuqOJRyl8A
UI7OObD5Sis9v9TgYZgfjFEhFNvpeLq63dQyWR+vYNg61DcztpZHd5chMvJqN/BalZTYP7CEIJ6T
pode3jBxhJQU6Hfzw5mCjdFL+TtSg5Xau3wFJaghvzBYCROjBljSXCjaEZxf/fIzDCqwGhYW5sVJ
JSnZzPHIMLO48j3bsM69mkGX/GmTZZDyMhQNcw1jYrTl9s34OnkJ1cHz8hy7doVBGHK4128C6roL
XfMSPx9Jlz2sRF7GrP6co4g5N3Y1nrLlwgvA6TJ8QMfhX/VdowaI6db2/N+FTfmmy9Y+Hap00pwj
eXL3XH8JhUqdqKVbSUadowwenD3KpvreOseBxJ29WcsmVFfyQprHfwskCjO2bCNkwZ0YynddJ5tu
B5f2HtIKMsiO8Y0Kc/i2N2P7oClG6/jg+KWZ8ZS1Bl1PbH/XJbRgztIJGfLoE6TnkjUELSEaOif1
wBJ0I/AcDSx6biRR4isv+YtUw8vpaBiIVD9R/IfFySuz/UW8NRyLSBq+ccG9v99nkCqwme1x5C7R
DfpTx2l7B6pZFlZEGN6lIYaRX0icJ5C/fgQYrAwNf6RQPSqNex+srxpDuzBUh8+8zXrln+uzp2l6
tvNwceVj9hhAIjAEaXHis9rnrXbANRhJN/78SxZdzXZD4hvaQ4RsvLGnaSb3J2HIWUUvpRfWNnwq
zKXVyPYtCHPsfPHxhAsJMbYcYKkNLYg6udJvIRmQRjDy1qnfwvI0Sj3B99KYfkPYoFiTid7nza4t
/XHdN0LK2cTDw8SNHD5v6T/x2wQLV2PquNMDIoVfbEh8j1bMxBxo5k7WaQHBT97NYaxpfqS4mMF2
+b9gAzyrh++oDaw2rpY0Ot7fUm5rO4J1KtNRu23bCAIvfUvqXO/gSXxFqoQPMhO4t3r4FU0qC4m8
vbr+qEeQUzNTATTHAwMAFkvOXiTqN5AXIYbXl4tWSOQdxkbOsoMvKF2ED/Ykj1LAcfBXN/+SeQLh
G9UqgDwIO6KPnSzjQgB/pXmQxJMuih7ofFQOsQEVxIsVtrQV3m1Qiw6599Ojp51AynAK/Th5gvpY
7KTQNRNuH1RMyR7t/dr53rExlWiV9yLzfmhxh2Nl0BZ7VOg5H9I8ktPPRS9tor7hZHLC7Da2BgxJ
dm9i4BYFpvwZpKlpUmdT/NEuo3ZWw/cW5IK4hG4/LtlszIhtLJ4WG6zAgI4XCd6F8f2uNhiDNg8i
mn5gY0+XE7y/kqRV+7w627DKolpchpdCvRnXSlBWyuEpsuGKJ6B/Mj5Aycox1SK6OUJsBIRSNtYM
DznLHUujAoYC78TNVKF8R8KkmzYPdGi3q9kQi1ahEj9xB6HHymbhSmMUXFa3E8fCKm4a9R7ITBwM
DxRcXGuF6tAwODaFYA625Zk8L2qYR1pWW3ZZKxH5+3sBFrgccfgZoAb21WWsMFs7v6s9ujc97b9c
WhcNhBOp8/TLROnFY56ZEwUjp/Ue2ZxD8yfYSjrXoz3q2DtpGrakJ1+yJjoxTM5ySfwgPbfxAk+u
JbMqhWPa/Ij4g8qBT7ieTWSbgtn1xnh3B155SHAwDpQcQV++gIZpvZKNY5CsSA0w7c4nF1n0/RfB
Mwep1ew/LjwJxflqsTG+ioMnZPscD1g1UsLvArO/kITTgFBvvTJvNz2N1MhewqWLdDCJ1hwxmOc+
As1Uci06Ob3C6UCbGIjNid6Eh/pnqlC7elOrx4uD6W6L5+5sqrwWreQkWuy/zVhR6h1TUqFCDdqT
B1CWCeBy3OdkNELeodJHSrgfWg4n9Wgldo7pt1NJ8q9B/BZJRpWOx0MlXAZEK5tf2s284IdBhgC3
BnfqA/B/cz5qo6S/7/sAK87FsRcmq82JDc6pwJn9WzxZzddd8wCQ3EBp9050x0QkZ+LxuEChHQmJ
hxeH8fxAN2exe9n65wIkvrpfLBfRVVrwvWZSljZ53TUM3RigLH6c8eke915TxGnkYWOZsbZtu6sB
L7N6umc/vZE+YxWcwpzZqMGS1lT+ZRMaR8UDJt/F2cdNl/+iol/8MibYRk30rzWVTtgg825gyZWI
sEQ+qnD2IrBbyxsHtLr3zGPGqhqSgCkHLV3q4q3gelvY4tO14CnYLwKM2rQAFsUSrsXHemcYdDpT
NF4c9ysSeaoW1ROGGPYKX1odYYlW+FsczwtOUg+ZpOru4LulfOyzxc4X0CQhTwJ/Kn4IvpdC2LW5
B6WHppBrnMDDQiINIrMO7boMB0lR/jo6f+dLDv4YgV2y3V/GP/yFo5kDy3S0efNFRxr7Wr5xIUJ5
VspSeIhDNP8Bc01ovKIEd0soHMgUnynEP6JSnaQm5PY8P0qRLPgaz6n6D10BjuzIbE2e2APk5IjZ
DLXZ5PoSTOpicVVviIegZ0clRS0TM9ss3Ws6aJgfIM1rxrmYw8GrCzjkBLM63B1NUORio+cZ8QUf
dncNoRNcVdYfVajkI7qgsAxie8jjH43IC8fVgsJYCDvZootpm5FYB3sd1a/qCe5bp86KSKFXa+RB
NOdjszvSaV8CxYCP2nVHkYJBKIQJs+gAZksg+31lrIjMf22zuS7THryAzUNZiA/P5sk05sOO/yTc
O5AMmh1L01ka805z9bl9fvIIrr5nI/5EMX7sWNwMP1xz7Juun9MwmMa+39zpkY9KVKXJ7oUPzXiR
dW6VJHKe0omTpop9y96KycaoD4Jayd5Ne72kADNi28qwyeOyxjl9q0yucOHU+tA/h4bOwi7ex0DN
E4Px2zx72yj7MiDfHf7ijXTRS+u8M+ztWuoaS0qUxZWqIcwBNRBRSbS5YfnTUoc23WFE9pyf+ZbV
mr0VgNRcsY8M+VHhhdvz1nNuzAEnwt+VO1N18+FZ/URnciwseIgRCGzxAawQ8xRz5ZwV7RqkgrTu
b5BXrnWQUDa0wU6bOeDwDV52QhrKfyB2TeMjLu5FhmVhf5LroCXKcsJNiU1HSifGC0vruyQM9SIk
O+YXtHCSrdH33Q5gjV9JOt4TKz7ZiZBEImf4D1RXQuI1ZyZq8/MvDehPZWBCJqMYY4DnRUagl0Iw
VWkeikmICxytVvT4w2vAf5Ox9KXOp1UPm2zT30U80MIPGe4fNWq2oo1dzdPgO/VK5+l7GJ8p8vUv
KYsShPZOoE71wPx6IV51BGB7ti1/+UWJh0g3mcYJBDdIFNItnP7Pkh3rJMrR6GAQ71IbIL8JIVuM
S0PtjKa7GbqssnjQIlczKtNux/s0GU8bk8LDuLeHxzZhdCOU76t6XuA4XsjFhwZ3wfeE4U/9oeXV
q+2Us+qIL/TCUCrPdV/JHChKKvxwV0cr79hmdcRsi8rdQxFutoz8mIGm9QabRQMzkHGCpYFMcypq
IHd0vrXBfT513XohdOz/9Os+PPBP8DF2oD7cwkti+PO+ePKreErA8NSDBaV1umrAAhIvu9alGCG5
eezkIqrdkbFEIoY0yrPQ2s1uH0hhFijedakxEXpl9DeZLw+uYezTyR97OH1aPFLRIF17TjrIIXNS
gEDQx7xWng6w8H3jQFKv7ldo6FQm72aKq6CYAmX4JKAzNcDalH1y/sWgLWbocrkfXRjD/tbR7kWL
KdSaZfjgOfAhzrnnRWR3cPrFfX2Mi7VPcz1wTtxN6wNc4oaZiev4T03MxqVAGfpr8q22WkdtutSI
kwqWhqyM3X9vSaDAjfYxQusJWZYLmb72tEtPJQG8HiLwj1lU6WjBA0uYTezFiAEiwV/dZlVo7Ii7
X77StIm5dIdJfTqQVodq17QmtpngpyOG55wDRQVMFCRafEf2uObwJWY8VQl0az5OMO/UXM99f5NB
7Ho3DjhRQZYkJbz2j0L0qQ2Rrt+g/eGfww91QyEf50/V6AtS3GOpT9v97XlFRHDXEh8yEKeeLFZm
MKl2MuXC3cA/i3MQ+7jfPHv+kPhJJ1p9gtwma7ZmDuwpuYxKwUpm1hETn/OK9lLpy+SikcC5t+pr
FPG3zpASzGVK6cYDT3SeKSGtSXzmH1YxLrD/f2qwHlBcSr2AIn2Ig2cag6ZzsVnAQxlBK3jo1T+U
oU7be1qAuHiGAaCvR2xReB4a0rXyswSzbsRAcvFYuN4Wv23ilhC6Br1hRHb7Rlzi+sftRFmCMLy7
OEi/FJGui/QlqLHnozRCYtbTp8WdxyDMZhtou2J3X2vZWM+PbSH7AVlVFDVIe+9RvV/0b7aWYrSI
Uoq7CzZFb0SCzBhCXt5/RiwUKElH+P3yt4X8DKyWm2TVTTJc+Q1TP+frJR1OVWijc++ZJw59E0/J
kdqOPOqhymY3FAOhovqMIK6kHPtG6TnwGbQfdnuy2MmtKwl/fKmeoQHYc59ohlf9zXWJiahq5O7C
5Rl6oNZq94urIQHbgFCc76OxBsbef9+kbwxVBN7js3FUEj5Cr/kZyfIc5k2CYp00ai9sKLyBv6h0
CLGgStaoR0US9x4nOgR+Vrq8pmFFvl96+hg0kb/DjiP3ACA9XPDIgkoHgWJPayGLLmLAGFcgzi9+
+aCJuTj5J1OyhYKxg53xAyKEt0l6/HwpUadpoB3k0Xn02BVHHz64nGawXSmvJPB9F4rtGvalxhgd
jxvC6l5ZYI15Zm335iSBHnZYXEh8fWSVH6Yv+HgndrwKUoOGd1Xoy840pcPsUjg9HBIQk6QPaToN
IL2pEM5qL8Pg9d03eiYAMBxhi9QJjNbtRBaHgBBMHZELufIy++T4WFb95p1dHjFq2eKwkxmlmgGj
K/07Fi3A9g3TowqJyEMI7VD1bW3amcAemuoBKSFHYP2f+bfu6oohh6JP/AZwh8ntHJLHMgSMPOm9
AdDZieUsB3anpb7UH4gnk92TurWA8NuTdCWxOXtZs7nm5E08D7PW1QOrnHW+VKGeIfTSs7Drphza
EJucAACZC9E2P7ydhejYdXUCbfkvYIzbKdpo0VCAPo35myGKBpsvicObhIOffFNtmZYUA2vtexAI
tQNE5ngU8OCVg/YQWoMH4FxEo+I10v+CthOvMGRFeWlWesGJbyz4od4z5BMYTVF8PQ0E2L+h/1F2
N0ExXRc18TP0gdS2zuGkSETh8h2G9fQv8bPjbTxQq5kqiI5q36RoVMi8IBYg0hXkxfPGc1cvHYeQ
X1yJ2bqEFeeOjY7Y31sRgWstId7r4L348Uxf4/CZw5z6X7cp/iKJZuArho/1RrkS2n/bfIJwjXM5
qlkAOGKs6xISFQDq8u996HIbtt5xbee6RTy+nbOTcKsvfv/N1BimYPyz2H6Nljbds5z8oNuLY21S
P0HXph9mzJTHC4TDyXiQH6bRf0fHEuiAY6y6ZeDcdEC673EhPf4AsZfx8oiBqSYaZLaD6Mpqjg3b
G8l4HCzqZcDKKKffF1peF7qE3CVM5gwR6lgJsr7htc5R6mN7wFHyiNF+5L6AVMCYcsa0aQ/5LVna
hCIkNou80VdhWaKbEy8RqTcND4y1CHhoSIyzXBr1BV5EzE7Eja6wL3ffAQxjHPdGUyj/lUEOeB78
dpJuIyZTdB63rlN7yBvS0y+KyCoThaGo5ug6wZSYTMkuH/m5iLeGQuHjJBWkq0chu2OzinSaFjpS
JWmWc1AyipQrZctCJ747rKtqFWPnO2+cP8o4mWWyE0TcLNntSGeyOGiiV+LkN5cdK8q2qIHh8s7+
4VgrEeOeWcDfJZoYb5AOxq8+p+zFq53vEmpeECH5hSRGjt0lL00HVE6xKrBNNAqBKuYsuLBfiocu
MHpqQsgkh6RQAK0F2Q91qwv1dROvaM64t3bjzOcgM5+1M7P38gjETSe9Jhr5pIwGZLPPpcBnZsBU
8i14VQvHJO6YS3LLWRs5DxyfkOyYW+WAdANzFf3KtDoC1jvbyZ/FPo0HKpSXb6iKspu41mEM/Ted
IirrKS/B5+MgUy+f/azW/Jp+93KFRAlN/zt4LOLVJ40duQGT3tl2tjKTsbejOK3nMYNby4LhiByw
947GID1Xf8ORjg0CxmKzbHJ7Dcia/onEUvR/kDbEfV7icixVIHJxp0N1MsJQh8dAAi9PPtFF4ik6
4zdvgAxCeypabDYLrNF6Uj9J3RePulMP9Cwwy39pR2lzBOdJFWXx+hbu8a7BAkBiA3bcVPAOCIgj
0esXahe/wv4gE3gghrzMyfA/BaNvSAGqqs5ZtCYCJDfTki2NkDO6ut1eT44qkIpguoyV0lvwDfEO
wtBJDNu9R2mDNz7wVXgpDP8f43zAecEjzeDz48TFRd2KLWR3i5YiJYj0RB4B3AhMHarGk9kt7dLD
X3nYGgZw4GZqyOFQG5weB0QsMz0WN9hUZ7IHduuWZ9hqxgePT+K2BuKwiIs3fVKSwD5BgePFbJSB
JW1v0wGkyAPnAUr9Q0e8V5yWJVdky2oeTKn62xrf5e7lTSOq6juEcfMwEfhSQwXN7GlovNsreqGd
JfmVWjVRd8Hz8pkJX254L4a+zqsWBaQ4yd6fg9BYqccTpzZdSZjH/C06A66kevA1wbHBr71a45xK
QYi7M1wRaD2JzWXZrUJXWK7F0QYKFsizX4SSPrZDXIO1LThtTd6wGywFROakwfuF5ZILft9dtuu5
N2KcB0QRuo3tBtaJT82hA7sEuGLfQg/Id6/h0fCWyhoCh96RptsGob0x15v/yjzAk15fAfd2b7bv
UGn++yxgm4Rnwqq158Emew5ChIRj2/W35o5TM3izpvcFyYlfO9RJgndO5mhEJtm2fsIjOdBlQ/1P
kXN2cHDxWLXkxERo8smSd6MHse8VLMFPUefPmLF7Oy+8s5CVjGSD1kmomfFE+219E/bCxgmuSSXR
K32YKaCBLs6Qf8grrzd0PQfNAlsfQzqI3ZWDIL9nKXQVsKzG6PUSZfO5ZuDfInmOC/PREn8SfUR1
GwknC9dWdavc8mwlWwjaanaMuWFXolMpIQnCRNgqEFsq/VgqSYZno6y8uCSj58cFdP0v4weslem1
6BsTLOEbigWWRL8I9ndWaaZScxqx72+tXdutEawHZCy4LRaiCDak5bUowRewF6NyGcpuZ3xMtTlN
lx4uGJRXA5Jf//kwYASPgtQo2mCNYkwbrH0BnuvrF0GVfdxGBmCVR6WwZdumQMIoyl7D2s4+W3+k
WPeWLjlRKXmVrOeAOKc+MbcNk9vOlkJ0VlKqXvq0O0MHY3+Nlc8ZpVTfh/2qWe/CJ5htAYhoCKS0
4BAdQaEZoCjPGVknq5789BgqGteNtzbVv1J3tBvlqU26CfYFfl3p67Xshd0HemES5X9vt2ozCwtR
WQ090i7QVpq+9FSjTWYtzl/f0epRr0MWm/HsbSBa92uvEx2xBPCV++x87t52J3qgscO6kjE7tOdD
JM3Btx3NkC4dyuluElniswK2LTUYlTP59dUPTR45Ydra96Xu8UDdM64Haz+/wa3CSH5aEM1r71EI
NVk82dq/CdzcqewqldlT54HiRHUZW+BE+PeLnrv9IkT7pAu5mBMlmYaU333h1XPPdxfbdFB8k6gC
y1e6V+xniW2IXmWWC98G3CSysKedaRp+G75X7yb+xW+yjzY/dIotHeTxZq4cxPCuH/i7TRiKufCR
i8lhWiiC3jby2gJ1AnMoSA+BvRJxhHdImASPZxfyhlnGkL+Fgk/IjURX4Xj0Jb8lMUXZEvnKV7YG
TWcq1tlhLm2Rir9rOrI8Q+L52vbtysQu08kF2h/xA5SCTwgktQDZL4giuCGvxmw5I5OKq9v08dbm
82eu+KI2cvs5WBRtfFmgPocXMhXarToIRP5X8TAT+Mq3sPNuHnYMv9ous6RPmP2gLRnKJb5/Cs+U
sJ2NzCFtI97rNIdKQKJnyYYAOaaOeByYMnSNfB596lrFbjKD4jFuxoVI8c9sLAYorM4Hb6reBrlC
IbbpErgMsd/60TM4ZHee1BeQGWxNUIPByVOfdnWijxpfhYxJ4pmTAGaAkQ5y+acopEFx2CkIDX0O
oF3lGMu1/UL9JFc0kDel/D2Fbul03RyPiST1fSx02+SL9dfIA22YTkERqYsHbGJfONxVq2kOGjr3
ivkl4kceK4zIiHSePMcOoxBjK30doXL5a74FtnsHr4c0qCuF034sZH8tzT68TOnKwxSnUlgWWhPD
2wTV+XnJwdgHybiuIUq6s1caAxqr6eso+ey1IpAfVBw/2Q+rawtJGs5rZrMAakkKCBdLzhZxDsFg
mVo97w6dOJ4mEN4PobgtMRlsDw1I1r9gTjxB4megi0hSwNNlhKNFY1jahRaahy97lmD2rt4fi/OB
aBnQFjxdHt7O8TUbDpQSGhDr/eag0WMB/vSv7aYHXa1nrNVJ61wJnth8nZZwg9ljksW40lbIFgbn
jkgxrxhYGNb/Koeu0sn127+dhwlOG3mJwZm2I2UupHrjxBqn0VMXuCkml7Y7IJQ6FAL44LdV8g2K
gI08WPZ0N52SwwCT45njIbvwuBy50JQ+c3Ivvtkwh6m+1CG1J6gEKeoCte3hTRWtE5L4oxayf/9G
u+ePiVP3PDJYb2y99XP633wq8bpiBT07/Ai551iLA0aSJ6ajTvhoyNQ0JvmiRsPinJljyecJGIDv
M0e0pc9FC+IJwN/F7FGiHj/zFfzVY9iXObXERtC+gw3zOZEk611/y/s1UrpxxqcCG8crcJsEiL4R
jwFfBbeKjbD6AUb54rc5zsOQ3nNB/3xuI33Rj9+E370TTHx8KQ5rpK9mXjDrMZK6xjZSthrdZlYU
x4fQmVY/6HQHVXljWjsOHVgiWvKI3474YBTu/AdddTMn1dLod4ViKtwIooE8q7l9fd/4e2CMzTZ2
1r6UYl9gvE1YedEVSVtt4PUreVzRi/Ru5DkmI1kD5HxTY2eQciT022qmWUSuGYbCJF680RAexDid
LoJvfx+AYGSvSROvlWW77rcM/fPfElwHYrMloKb2qYloa6keLY2sWwlIOzJ6FTkd7REC2ao5lA+R
WzVNvWE4HQJijdfVsaXp/foMaLiQG19F/uGuLqxnbfc8JfeHrd+vO5qLKTXdefdjB6HhqWaGx/yy
itpl5RkaHG/iFgmVb8sQF07U7q//ZU3/M38Je+Q6GDRpvSgvjyIwnahjfCZpkU73oDFPP+Ursggi
Eb5hVWjWdA1XGSRBjUQmPfSdNXiT9zlqyPGfWlFX7VaWzlH+lvDaXqY12TrUbSeCEjVkdMPty4EG
7Y2ptieA+aMRKAc/N8Tc2xJ3JVoFzbvqdmppP+My1PMj1bISnLlADFRrWjIteWbZsTyAhJyQGbHg
XcWnEgkFqo3GSOkVXBZ3f3P+yElq7ngy/Unvmz8c6+LVdcBQa0BhHCEU+T/UXzs7YnBdViub2aeQ
qIVnm2I/BTeB1zr4FfwFCd62HbFrBCeg4oXK1e9wYq73NkiOYKqxFhy/HZOpwNW+6ALUF7Upa0v5
OBHfRhVZPXsj32hqXrkZzAlYQBQOsXkLkSY/i57qutccPh+DKcwrMiOalJ6CauQALO3RMQAhJJA9
CSLSpCcoaGwdKbAYggVEQvBlUtWS3F+eqqFHLnsAjH89PPs7hxRDezmArNaNXzlWLHA51q5TVzAJ
1qQOWY+FWz5mArAC3nzkWUONanUqi4MDEgRU2hbOXcZghiVoyIiAIbHqkwpBceQ3zZoqTXpBsvib
tqwaZMv5zYud1jgqNU4TkdPyDwVaidEGKTtI3hFd3MDL1Qng7NTPqgpLdF6jRtyeAXwWNByMwwnK
VuPAxW4zJfDhELaEFoTm9EATXPVXqUHVHgrNAK2fd8iE0ump8l31GbO2Xs4ixwXVmijb5uihswSp
PsKRyvqDWPuhsJAau/RZ2Clec1T5HYgZ629OsdNtNsSlIdXy00lGTEwJ14evXdk/m64gYRW3Fqzk
YiXoNDWRWquyzswzhs0HViCOTC+XDpqhDktfTkwHg0InHALmehq0OqUv29ery/lxKEqJKA3OAJ9x
KZCk3wb65nOUJ6h2CTr//h2baLTlipW/caHZcEHgYP2tcVmSzh+7Z+OBVEyz7Xin2JyeAaVMErpL
iLqo1NPxoUuiY+yXnig2cEmYz/Dv4Q/ftEHasm5zdEdPspqWa6UasTSJhx4G2C+aFQcLVjV1Zyr+
gMQjR/vM9/tkRxdDk3ZHvLdXEqVij4yEzTiKUkwO86EDYk79fHWVLUHsyVV0YhejOev2SzQicCL/
/cJQHYeP8GGH4LxYoWHLHnk8La0Bw763QZaPbbZqfL98VJcyj6tuunbD2Jf0hMrSMYgQfW4VYADa
nd4dPupTlLU79aYI8ILsPUKM9rdtty8Xd3KmKct+TIzLn04o2jjZcCxPJCro/cajStitNoGeve8n
3X61WmbMWWn/FXDVO84NWikNj2iQAEZEZvr2I1hBTMlNvXBZ+IhoyuQF1PqMs5BjQoMM8e3Bs8vk
dHgDvznx2OSe111ngQyZK3Rd/2V7Wap32X3vp/U78PbR9DBr9aEOhkJKBdcWx6OvPU36KPIcTn5m
FQHSJxJm98VJZtZVnHgBp7sqnC+NfueW3WTb5DD7DIptK5dUgXeatiqzUe58eIdKbEapxWIEEIDz
s9XgQTPKmcQRBuXx8NgaE3vh3yZhqmMr/S5YZG/69k1BrJz/MjRbg6TvMpNgz8OUwpWi10PN51p5
fagDpUr8ZZ+wDwX95n8/+W6BAbBUWfURBGmpt7ErHE/3uaM3g2Ezw9rC2df8nABDMSR3eHZ82c0r
yhQhpjC+lPyHOrysDBa8MPuqwtA/vWcbt1PgeHq+yywAkObdKVaoHcU8o4QDRbN+rX0ZVB6NxPqu
4+6j8U3/mr3mdZfZT9ARkftflA+fSRTra5gFYf+emyzNirFRlw0uxKnM4vKds8hMdQPSHfPCBrZ3
lqxw32DTamGXcgEX6p18aC5LZPbl3QNStecVu7UHBLoJFc90kmokjQA+CwgfSp52Az/XMY3+wE+j
sGFTqDrV3wPbjbIuoX0NngyrM2WHwTAvdHB2CFSBgzAI1Mc2sKdg2s5QCIwT0ZGkwrN5jex7wBNV
Hiathy44V1/xT4NhI8j0Ixyy8nRJauFuJdhxJ+ilAqT95xJqI0IcSdkg39ri7lsr2dm49wJDCF8n
4QpsMjqeHVNoOsPh+fnzlcA1IluIA/NyXy5PWnX9jjnesgiA5Fi2v60/3qfwaP7+Lx1OgZNEv9uw
EEPEypeZF2BWY761hXNnRNTLOT0H02p7YbQ0MtLjcAgun91odcxvi9UR8FYr2Y5wLUvTL6jVkQvb
09ZjwDTj4S4YtpGdaeanlbqSgTeenHRK9H6l2IDcSZ+2A1+p8rswxcPFwffXNJvf9Y5Ah7DM7WhJ
duj4cuwVQDcbyLXlJHVtNRZdZhYi4DrJUxKuf5pTlciuS5BP5OiSubdoqwya8K2jB31+zETJ/P5U
cJFcbMB+P44mdZkWYaf5QBGp3repQW//Hz7aPxAkU8NH6zF9u5qu0VxIQgezua+pstmJtu18gu2X
ssqRbUuoj1tOnM1fmZfEaNWr90Vh+LQW6KUGrixDAvjwVPIvFXduLPymFiZlYgKs+VvEhubFkUEr
W0POQIvNh0QDFkH3HWOqEwErDHicug4/Fsga8R9Q3uO9x1B43dwEREq0t9t0GhtmGJJFl88/HfTt
NvEpfaSDc2d7ooOjFsaM6dbYtLulmpHzjhmGUoBenikZL9ehHP177zgyrGD3nnbd1wKsoYSTX0y/
QHv9vdGxB9+i6w3mXXla7eVbYhM5cEZVOEpfpeIpcXUWnUUwVeVQbIxT47d8ikYgN2Nnq3gSCVAq
rpMII6bYlqL8vvLNpE7dz2bn+lq97gJrrmo/ORf6sAIeQonoKZyObBVNob7q2XL966FvhB6cHAYj
hMDiLuq/tTJtq1XyTK4DT+oHoPjVwCf6/APABqzzjDLQhy4C8qahH00jDNY1pYi0w9EiwnBjdhOC
B8evEgaTstx6qI2WdtqTVp5WLNou6+2JBzYL9leSv0o/yUGq9lfZtrpqD74GF4RQ1YaLKMUeIkTd
qBQBlloz/0gsbLTXsiclvBrsDJkE2yRiVV/gRYSWhW0x5guAnXCjd+X6hkajvogQEhnpzj7waDYa
4+9KJonRb9BUvYd2879gk15TyeJQpx1ricuVTh8Ov0xFPqaQcjzjCjI64zxT5MXsqBatHuc22/cD
ljyeZ1yhXyzdjtj8MJhgCXfq+jnPxw8ifTkGNkMbV7bOjqhoo8hslAzuf5MyUO850eLoWqivFzs8
MquBMNnzT0mAtzoJe5+zb0mCzGxl8Txcj8cH101rFLoODdNeMbiHEtGgQ1sZn97UwVhfvL1CdaCF
0o5SLnNfsZn9QYuQluSDZWymKGY/aSWsnRXwckboPy5xjOZLj6Ik5jEEN0+YNHzcAH/wFH5B6jzX
46LfBVetPlp1aXx8Wh4ubMrCMhuqTBZ+5mn1YLUpRp/jFxuu/BVX2ER0mfmOwIc9Z2a5dTOdFcBi
A3il0YBzvckDKLVqkcjiadFjv0IFbKkNrGmGd05ZeyvaeY17/Fszf/vZ7+zH3wiRwM2goAf0DboW
IEdOvIZVNGk14B/S7ohtAc6tGCsP/IsRzZASbrtO418XruqKu/XA2UXaZvqEgEmLglCKLIr+PCXk
CHS9pd0WaMz5i+Z2W/5r5NEt+KYkPYbPzcBb8c+V7m1EWPB7R81RRQ5168wAyNwxpqemvVL6cr+T
nIyKnfQI0ifN9B9JJUQ8xg+b1+enFUPEP5xkJG6WgnbxrMzyLbCZNQWWoHBsSpVCbUA1zTMUJwe7
iyK1LiNk6sFgawSEJNqrf+gfJ3eH9+1pGQR3iiyQFn6/aZpJADOqVwU2MAD0x+s1EyzgUWRvplx0
SbWzaWgpZ3Du5pD/QBfd+0VXJ/FfXBgfPVtKDgEz1URSzXcRGnyotJcTSGSa1pzRUfycEU+qh9dG
SohaV+5h7H0mv/Gz5xbBAZ7f2Xfbyn0xmPB6HqQiG//mEZe92DkFTj9+k66QfoocRItNOxOC4a98
eI/MPLSZw4IF/jkfcbf2ZHp4S6yQR8Hep3g1+4Vda+5nbPmKDSK6Lo32QoSfucw1Zh/rGPieT9aq
M9iJc4oebqUcnUZ4p52iiZUa3SnBnWgpa6n7938GDDdx+UdCxiyHJmRL574Zed7/dsiZdZsPNWnp
K51dJONRh18d9f53aj9MRm+uXyAfoV/AASNpQIPZ8fBaVABHnloTExs2TeI1l+t7J1jzMbsWj3gz
8yK28qy6S3mfrjcrbp07q7sc7GaYAwNszVW8YVD9NO77asL/pwyAeh+3UKKw96zdLRyKk0BHrmiU
JiFOqpvEGj8S4TK3ZCDE4kVFTeHhqw/6+rYd9UM+4jvKtu75hDJR/hUmtDCMzokwdPa29sl0JL2Y
S+KmeqgbPuAm6WBW0qX63Uue8pKlCEfuKXyWCWw1dH5eGMGUfW95qwrKSYfQf33uZTpfiSW9Zpme
Rn2TrtvOAV6lTbumwrDamOPRB8efUYhrk7sc36n3Se15noIP1RELvL4nrgjepTVVwGy2phtk6ZUV
yKN9AWGGOocZ2iK6GkutPxSF/ZdXuamMaJfcNv5YLRp5J/mM8P5XO4dapas5f1scJmvk4aSObjON
bpE3vlzLI44kAKOG/peKvfyaYOBDPD/uEavKENIYkHG8bypLX2hxxg6fbl6gquDRSVnKdu88Xmda
RgMDnte/iqkTslXO8ORg48qWQYYtybN4UL4wRqCKEKmnw3oupQJyqRKkY6rmBpseBzHe1LjFNO7E
rE3hvDcQ5z4mY33o//t/1V7yNzUejZQJ+XQWozxVIzxHkdkGCqZvB1sFn6JTi1Fbjz9U9cQ8hHWw
M5wbAfPN/U1yyfm3iMJ1Ij7qhAbcA2TaEZnHbaz85PM7YRiaD6aDX2cCdSacT+4Swjambena//xi
4NUNqQ6N+pdg5u7ygQX+nBGoDzsCcPnCHSxBQLfmyrzD0G6J0QiURziRDPM6dOAEQdWDWjroKUpj
qtbah4cQS6OZ8fh49qYa+T+I+//qiKG/5AHfOBh7BLmuo3uBAXpaYKTJifI3Fj/54MgBipsoEPcC
7En2GaS+oE2hbwdn23etHDq49GNCVVBcYpf1vRp1Q0/TuaTxEEsDKAbQJ3GbV7oDcGXezkodxcen
BwG48OeVrYlX9fQd8jxuCxbp3SY60Nf7Np8CCWRDEYfTXdCSGhPjd134//2jxg27NL1bEBvi1dt6
3DhDjLhE0FKdhUKIbgwTdhYpkjKTG2xhwcRtJ2Ragd/3V3HNPFEFMhXVK7yviJuEn0OM02oPNowc
vcpFx7z9XVBwbXk0OnvljmICuly2EdLhSfXvdNQ5VahvZ0WIi4ZzK/pN8z4+XW+rwzLNNgW2bboV
bYEAdHqTy4qXCL3oRKHkljiYlnQKLj0Eh4917UfFs3OPB0hDI0UFS0gNhvo64D33h+z0+/KqBvkG
VxyleNj8Z9hEREg6tzJkzyd5cNwUsf4gfqbQHEYqfFPL5TyCJulv66Ns1rtvCQmuLCBGb3fLWtF/
S0OzpYxc015gClhMD7lDU7W50HKnh0YXJsbEBI7hKfj7daPB0VMZo3WLxv/0148z5NRkBYQfHSxh
ru2jtUCp/pR0IzPRUaj53fjUUF8lOc62x1CWyFQTzwqnhG7BYMFnfMePPpCvIpcrQUsVqVtfWR8n
mC/5xDcLI61MgVhCK1gwj0ZW1dt5FG+TQmVO2ikl5IdUfbw4TJ5YOUFyYQoqlLzBwAcTg93WGNwP
O8+aAbbG49I0hA2ClTJLBtiEkoK4s6Xbb+6XiJ3XhVJRjwkY67ZVMptsRlFHx18TWiG2VOvnT34m
MpeeB+tZ0WlKV5ZmJfFvBAz0gQ2FmbV2TdNF9ufeG0XzY66UvIluZUeo6ioSZ/8qGIyUU3labQYr
zhG5exW5vDW5MPdRCTgP3ub1Duo+GDSO49OrxDICKST8q7rXIgg4Uk1g5vlZXhcLQGKwFKYicarg
5SYwZbdS5miA5tpkCNgBcwt8nxBWRx65n5714d3tqU8+tQXDOxGRS2DjrYit5kmolCV910WKfXYn
rGuz37XKL6JS3BglaTkTnP3JZ9ppwJMNUvOsM0lUxsR+es3V0xrVVysbYiRe3dprF55wZdJwN8vl
GcJPGD1AKIC/drBORpEMuwlDk/Ex5cw6MtAMcogIrWsgTZ715GIcgXgFq8ReFCC1IG7GRdjwBj1c
xGsFSIL5LeWh4T9OgwMVi92m7c7O6dzRscI26XbzBuunv+v7wcSF1fd8tuTDpKAjAmMNEA59KWgP
nbifDiI/poVus7x3M6EQffrgc83Gsb0m8GDpkSUihXWQ/0j8aa4v2bGFJDinSFR3jIyN4BcLhhRG
d1rtkToCxgBhcc0/PoMHdLWkzuYzLIpryTaSmBE3HQdIKpzGz43e6JbCVzlJqpwxsKqehAm9BT7T
fbmv44ikDmutdY9u3cUhiTgkDr05W+2wUySWSR7PSQp6joHfJ9Fj9Ef3SV3uJYGWCHl76kQsZyMq
EurDpOJS326UwCSFyJNlqULdO2AswIbpmnL8xig2wI7hYO7cRQD1Jdzq+L6i6rwwjxZW29bsy8Yv
c37W+CUBISiyhMFRuHH48t5dOUGfxncOrkAoNTqTHPGWiJ/EVjFQjAEwctVrmbMKpHkQTsM3j/v9
7zw1SLnMO5C88zy/mkNN74QDg603FBgQqV8YkTpNKTZnS6yywpDmIJnACd9bnWiDX9qCyOJiRKSK
swFbGtF7BNz5BHz40cj9HsUFzn7+ZK+Fb/Mfc8B2N1A/fCMi9h4euhCCchNRn2R1EqxPFqhhAPuZ
uRkUVljASuPONpVzE6iueoQ5OdZ6N8ih308caqZ0JNqkZzpoJ6dBPrhGHb+AhmG4NFRxYeQB3n3z
bb10tibAHljdM3WZOgJw7KfKxE12ZihrJh2gpuI/dl+22fL9WgdgPEeSPVsSrclRdZ+nN8n7DRBp
Psb863NB3BxsQrwWCiHDQVZtcpY8x44MrLicXzD4Mt3Zw2sSY50TtB25gvfC6CnPiRmEhHn0BlO6
V62Sl4APjLx6EF8Kd4CWt+I5lkYRbxl6OdHG49H2Fcj8EhSzJcDf+3tx0qwzihLp3Vq33U8OQiUi
jerIjicT1TgkJ9T3rk9ZmBg2DMzyoEfVQDUdq0ck/l0O/YqJX4FsNDTY9rnbXSQ6lS42WIlpJXb1
vrUVzppiQFnvjdEBE341YAd+4sqVyZyD8WPbf2SODq45Qb2SrCKv+dKRWn+ifhjOhn45kmjY+r7b
q0aBvKzHBrpOwysqT0lOlqJRL9yQZEn5xHzDKaE9DlAbnUNUDGek022XiNf4Ys0GCa2PC7YFQ4iy
O82GvmfDTFFtclZT6v/dLs5we7Ta3ZXmU1nSAiOHnCRyv7j1aptS5k0lVeXdCZ/iDTNViCiAJLdY
6gn96fRtbj0m1QeBG63kzjhEuGFwg8iknFxCOgCaIbphoINQBq7whz3KVbz58oXzhznqV2E52/ay
3ap/1RW4LnwlaTCQgmDSRlHpp2KEO3vbMmPX0htB7oc8daa36T2oUDnjG9uuHkPN1YbkZ+PriPc/
4Da8wHZ2WTFVP1Swg2wmvDENDu0IbSQTcrMqonO6n5GkcnFsH07g5cLFWKEyDVw2JnzkRadzcQTK
dYWQ5NByAOHzopGlJpPi3KJ9j3w8noryMLT6ST2QBoKdctKA5K5Z1+FAokckhdLeTvLmBP3+k+M5
F3gX807Mtrz8j037ITjsgqYUXpZ//qxb29UtRpNQdbmdm49yp27zMVJlPng5YKFtF5ff3ff8LFVS
UGnDvc/K3fmpozsRDcvdthlxf6tUSyGK0Fmx2h2VNqNCGPiX+Hrk4Y6PLHbw5MyouUUeKEP4njcJ
0KDrVSZCqdZizwHBZiC4xBsBNKZN7zFsZCkrdLbGq7PollOYiEUbZRg13M5t7i6NaLubeCRnpKln
uDvr6SM0WW2+WIKfmxwBFSdWBCk4jlrh5LnyZJPLNuXqROENZGnJXtQBjcVHO9TpSEIxtLRk0I7Y
E0qhFKVcOy9p8Ku/r7NLTGfCuE+9IK4KD23cEFt6fdE8bANnnJb0//W1Jtzc//eNKnEVbcSK898o
0mPzIvw/zWWK2p3TnEoUn1QEKWAMKdaIQnnjxbbGOVy5ITfSjjSTqkCFh4r6Bakx77hymEqslbTD
Y4WQ37ExsgfSfBerJ7TB1qnNQSPXKsVX/6TO5nxY5R8aZNCxdtWMkLvUrvu9l0nOGPd4XRnoArjn
hs3NEThFvt72U3Zg/+jTy5MZvoZYKNNqlKoUBX5MuZ/vVAmR3LjACJFfjQoGLvaxXTNZi/mFc4JS
5WcQLbfJpUrYcU+LYK4/IuFPk4QQR+4Y9KBrgaLqweRkqeAw0qMKB7v/0f2NRCIAj7qwCUcDv/47
BApOH7YP7lxard16R7ifecfD9laJA/HE9LS/ocbWLUviLIm5R/dyW6twdxndhOa37znfq3NvRw1N
WrnNhSvDg6azs2raY5aeVHLaxYXSL8hdr3+yhxE/DBVYc3cqZFA8DMPWBgNVfRNDmrtrs4eU47EB
te3/uZ1yHXKolpl2I9DP8pKfaXcwScBcLr4PiOcmLjolfDS3208ucC9R4VJZulDE+VqTdfWbCuaq
4ES8ID70HNHz5Bt2apmuQ2TTd3TAkPkXFRIIJEzT09CXzl3cG8lfnCtQY3z1OUKyzDgtl4SiInKL
2gmV3u5I43bSdyywZxxwt/fer3w7qXwhL07BCXxjwFJIJy6iDqzosiLD9Nrsti2rShFrumuXVkoy
nLL3eV5LHbXj1901PB68mbXVlVe9kAoWEPREUT9Ce1NOM27IRQHyxYkOO51Xs0ZQ07BbLe7YI3qk
Av5BpXqhAEdXH6ICFZ+g3sAPo3g79EDmPN16r6I9DM0WilgeRSecKmsdpvF1vca8+1nsyNM2wGQ+
rqmScXIBhCYOxVmbmtWlnC6RskkKMvSN63NPykvqBzHDRJpXyzG6tZaNw2W1YDXUl9UN4C9cq4cW
4PzGtkfKJ/wqavSWfPcyf7ghmqIhbSq8E63Ffyasv0s2JyrBQ3xH+46chB+usGtebKNlZP7ZxBUK
+rujgruR2UPOZfeLFoLcLY76yxjWLijCXaHXlr8TeHa89PyqMOI77f3eNsuGbYdEnVujHikfcWaW
c+1LHmR11qj782rb39/zhfXfqMGHOQN+gcwWV96NclwywPQtpy/EhSpqPK5Waq1unwqKMSXhHhUR
XP65ujXxCDhxXWNe+xZbFGH6kzHs7jI4fByhxOXR7Zc8JSmooz8JD3tZf6oGps2/t9YlL2N7+PL6
PivxhfRFuGH69ycEzGpr5xHLC1HxzyUN3ykC1PcBqozlo9fJHkTNe7gkzl6ECPUyikyjlNQZWt5n
p0Xiwk0lxI/jQSWAT0gQKFHiUdP1wBFkpjcbPfVx9GU3yr/lp9qhZCjsb0aLGeIOLU4tb424Azza
K9HeaWLcg1VvAXDEDTJPhn1tp0qTSBAm9cUX9MQgS+eneIoHm9xwvscNbKD+ua8xkrKbn44UQ30D
4qKPOHGHBLL/QOuGuRt2wvvm8rE0PLT6WZcHYAaf+7+x8cp9euP/ZDpz+9YTRdr2nj1RjwlH4rkZ
VZIvNlIwyd6BQxrdMMSjVEpQfcXSn+phY/wvJ6psf8RtqcuyrEhLIuFdukKr/sdkJ+Ts5thUkODn
Y2hJNHRQj45DKH0M6hQcc/l3eWQv9Ea32nq6vBL1ejo8jUhXPBCGFa5NqZyjVnUiiOMjklbzhirV
usWR6GGrW5VTgtzg0br5dr1gDa95u1u57cUMn2x88kS1xur4pqIMW+yhOIKscDZBAmlwrbJngWoD
0DXnr9zzIhBu7fgPFY8OhxcO7PwQXEfE8tjL7VKwt9XiprHxk27Euu8GEwJxNz7dxhnxfL50AZnc
+vzNzkV0LzzNaaxPyOzN4jBAQjTWqRruuOLlwwK347K6kkW+GzBztTVAdFOv5Mp1k58VpQzpH7aF
mF0Ef7B1cODAirE5zrBbiJB5+7/eFVuTFgx/AGO6QYJGJ8YWThM24xcvLSzH6NIKmpjzqwAz8PsX
Ij9K0l5J6ufsr2nxFPyOrccLN5DuHgFPiYhUb+auw0xu1MiUudJiHU8T3ulIXfH/xUsnGhvOoIDl
ch9SESSeVRH3mY19q6Rtg98XYlfcHHUoX52dXcO616ZEjJ9p0/aGbizMCHWZILwuFwanvwLki/mU
xOfEQf8xcexRbWNbOuqbEoXLdvhUD77n10h1uvYfAESQb1Rpz0adoN3nPPKz8HpFK2EnxLZugior
/O5n0v5lzI1f89KoKM9XtXIYXOnnFSEHdPX4dVAucwnJKEOeG6kYgVNKQpGzOpIVC39AMiSgXI7s
QbweZOMbDCZtqgUnnUeGNzHH0tfhOOGHKm3b3c70sKT51ERAU5VJpa9UMMiJ0xh+qjOyySisN1pU
NgaSgc45MbE4ocs9BlxLB7oVUYu0jqUpafMW43BTMRWFZ8nCRUQzx9y2a/s9eFN47OCYvfpPwKzR
CymJ0GFDtrfBCkTsK+CG+uzyyzWD4Qkm//tDGdkivv8E+jFDw2mIpKnFDYIBQDGyn7r3046ZbKJp
v1812frKaFaHQVlyyRYEvESZ2hJhYYMONweM3M/U4auCEFZlr1u+3bfgKj7JXBbAiPI/5HIcDCgM
sFc9eaB17+fGnAZgKVT+Q4g1/IuRgMdESxEZCht4dwIhvzaYrV2tQRPXJ4QUPEKbICRBAp8hWdNd
YEMiVbeUttuXeyCsIsvL386tLzY/glQoZa4hz1LRphw8fcHwGvRtsnMmBqRAS0C3FcP3CevUcioe
XtnwmnBGf/mxmf79deWjwJPQP8vvdwLMA7Hq2U1Qm7w0mU3IhO/Gvur4+kF02EtVrU2MaNdhSpvg
pjzOrqGild/lsoYBlE3y8HcjjScTC3x/Y+tpPsAhXIBKZ0qvCHESDDwjwrgoJeKyF4o8OECFM2wK
d0MI3k5GFyCTo2o9V2Jzt1Ur/cSkUrJrtpQgWCPpAQvc4rE2ASIrifMO+a91+R/JB/pcdC7uRDa2
/hS8TgdexP9/Hern3n0C67DWQCBK4VsqC+KIlYFq8QNNUDGbGqqWWt+2tmmLmV3FLCzvmNX74YpQ
JXDyGO25o5xe17Crr7iq2qKmUswEI4ZZ6XofFY2SWHfqfrKyQHmsLXoTYeQ88Ih+vjdCpEt4L6Wu
vm8+8a/PJ7F02e1thHCYJ4R03TedGc1XoZ0TGIsQ6RMTYZgCLUHOCexCicMnCpFrVqaHCOYV6LWU
Sa4cldYyrEFpeQwNku+va3GumX2jzZYEg7n+Ya84EljXz3zMfuKMUmX46BCWg5HbQx5sf5Rvg8Rg
lAHbHhx+mQALKG2iPGlnAbrRCW/avMKm8NOhPLIxoefEUcFlrKi8qYEgGpsrraUrln4qizIh6y9x
nlrN3bu+Kursgx6yTkH8sN6+5uHg3v6Wkej6R52KYKLy7Htp2RGj9vDXP6xl4KNWV9klRTJqUGVn
oKBztij+bkU0vr5DY4qoCC1lfeuAvw7atc0NTf0BsEtDTPr76B86gsB4ZUhehQHiFLaaire1hub6
ZNuEbyM/yRvNBH1NPjD5hJ0hu3RxpILU7KQyqYo0xXKfdfkCY5f0lBjQLkfv4wuCs3d53X6CU237
lIFJ6ZsAZ7h6ObOQRNbJcHr5qG4V7MYNMyfEpwo3zW3RZ+HFKbGF+JJc67usWgL1wCNvyTSmMsWu
pRIUY2dypkdidayVevMtXJyg0wlIdXqDDqU3z3pNX/rh9y76fF3MCBo6sCLZaDt70z9v3EQ9H0RE
kckSSAv0mWL/uNKAfbiqMgm+A1gEoHHfwKX/8YFdzk7zgMVVK2uGYTqahPvVih8YUI/J3F7OkWpI
/G/u+Imv05x+9jak6IuPxezedcVKxOFzQYFsqLUlwwjgO4CUIIMXVCq44cEkdT0mV9JlnL4WdIMw
0NWCL63i9F83rMGv3M/sp5X4fw9JoCr9iwO9R36jSWs+9OAe7wemQB8bSpy2lcljdTcP181Ys90b
/5GZzS0gyr0edVbAyLQoM/P4jzk73tKfc2Xs+ztFaq4pqACfJaiILMBxN0bKWVZxZt9jHcjQz9Vi
d94nUQtzQRKJXaoRS2BPaq9lqebZByOnL+g6Y9oT2niKDKSen+u9FMBucfkqx4NJGpKhasaNvrUS
+yDoT9Bvdi3umig8XxYce94LnuR+Y28mzVsGIlbxa1z4Z3tuEgUBCf1nayLyl3uOPaXHhaWitzeb
miAmW/NeTlcYBjy4wScm4E6xsOcw/tVQhdkk1rUNefDBQF+Zdcsh1yH8rUt3GrIEd8/w7GVpDfYn
wSJ81iel7aXcOeBT1nMY4GG+dJXBuFqJDOZkgoNWw5Pn8t18CUrvIivoSsecVcQAUchXsGjHbw+t
ujsK31kUYeo7gsCPCv88kkdsjcwC9NkKwGqhDP9JipXWGViPHUg8cgoMKHCAPtZyc87CCFFJlX4o
ggqcNL+JyCMsv3JICtvSsg80Y/gAJV2FjcnbZoY2priC09+ODyEEVKnElx4WxuEYnzWaQGLxZXKL
T8r7h7VDUvLAz4BrEXA1l240+eCwOy6MGlyWj+c0o8J3EUnJe88p9JnH3MoHQIp6CK0NNwFxTcsN
1Jltvp9sJixHo3GsEpKBDZ5uFytelr5gqU3nUkQBOfDYfRB0W1m1pLD9UU65roeuUVE8AxzLMxFK
KOGXHfSNirZWDlorpkN7sjyL93xmp/wiX6rg44BgV+bn0QKj7chfaaMEVBCpTOWKltGNuzR2pJf7
zbwSFLj/+ZCPrKgjurD6/KuEmpWfsM/J+5jQ/o+oGhJJjng5O0xSRy0+qLD6yqoOE3Bq3vYzL+Gb
czAiag+mVf+xt48SilA5LXUgJGwwJbnLFglHsqrP6EGj3eec0fGWKXh6bLfYg0FkVqz48IL/4fCP
mwLxIJlVj7xVfCtjhvr/6a+dR4k22mflFItW+9gzhpTe1khxj5fl3Nncp966shYoMVCJtJvBdIaK
LUI/JtAz9QTKqa1ATRN73l9r3thVfg9RRKj5DKzLgvtEzaArYMZ+DZlFoDJkmC7Dm5Rqp1+8VInP
SFQIi0SGtn0tXSqptjpXbQTGl9x2YhgUgMm/pTZoCs22DSuIn5nSa7qhqMBf3i+iwVjSIZ/Gzv1/
iNF2vMI66SMedkWzXriAcHzpy//kKtqZscQf+vO92LzL7gbhGmYQJdhinZQaFG0zyaDq39iCXoOW
PsWZqsA+02G/FJQE33yq8/Ui1fx/Vhe3GFpyGR/7F6byR/vyFL8Si5aC0etgK3Iq6jgm0mwUqPoS
jALwI8O4FEkgfyekE5x3VC8nhore1SrhJpwdpvirPiDNVkoPib/2XIQYn5+08L4geT5UVufFH2qI
x9ZEhh99hbH3MNCaikZotkssH9gbdL17YjV3XevN+tNdPII3A/9Vgal8gIX1G39N30B8RrYTLJq+
4aGYC/EIme2QSer2ELFrbjUmng5qX2ge/VAkSzf7oAxpH7Ch0Fc0femVW0CuFT2VpAN/UqdVWP/t
zGUicDYQFPL8JXV+KX321QmkfzjkSaAYlrIQQIt5ENhuefK/OHGClY5WKzeubiAxttOi2G1ZOh5W
886PQvwsRVh6az2bV/wSHJVCZGEGZZfIpXf6a6vymCfBx71hD0/TKtum0sg3WSpykgUHfRX5jIWT
ibxX6H/JbzY8HJqBszgsPUkpwVN0+1NiwFqzyRCZqEuAOnRJv0yC3+xFQzl/dc9xxaZ9LuRM5HzE
IaA1XgQIvCCCEPY3wcfLOM8q2TawFRax1YzI5XjGpE2tcJWL+Efa9YUEO4Bj3K6LZO7s4tBSvigf
qGST/ziFCg0R7Kt6tWAQDOfBBbMSEyfS2DUinTxpVzK4bzkSlotpNUwOsyPLSSOzaWZvAHwppkwI
KiXd1BQjuL2hHHOnNhp+f75QBIzk5nXl6MExKUMoi9dqKK9I7YspftnuGOP453z6CY33cXvnegkM
ISMQ53qpwKd154623EZMGEwUq0/Oq31UvmFulHdHe+2YJo2oDwshSS2lBtL1FCHto8xPqddeTOvs
9u3PFJiMoSDXaZl8B2ov27gYSh0Gnb4pRzKbJ499n5bzPGP1VnzGOi/MtRvh/9PBVely5LokjRj3
oovmtsQ6CHUwcgTI0CP4CPf+MxTfOVUeBHN++YfzIaSgza7CCBI2yW352436BfjuAv96S0J1AUtI
T4le+nkSCLx1E2vuhKweQ0a04CrKtkIEjRO6K9c3X16IJ4EfS4V8JQuEbCyXU6gVS1jC0rE6p5M+
mqNXkIUSmr3Nx87S3kNetX2xIUuECi+C184CZDapRIi0RgQGNHoJ4j1Q4f7RgTPV5rgaXfUNI5gB
lL6l0JNS2fAAo1Ns5ZVY3cnhg4mcHLIjrPeuzg3EN1Z6oN38/KUvKjE4Bfw817QOuyEMLR+KKk5e
347Wko/Cr0U6kRPzijhH7M5n8ysJUkUidCdsgsjd7yc/12T1dvNS09De0HApqT6OHM/v9PdWRAig
vuZ5L6hx8dANqKzKHFnDXDUrAAKR4Z5GGjqWMP5vml1/NAX3CDLXX+SojPpaluzVgLaQKAZW1jRa
sWgDTopoKQKVumiGZCh5Ybx0WwazGtoPJLLdzUkana+ZzLqcv/mZxV3CEUBGRFjXTKURSSlhESOK
WW16ypFzga4HPvawvoqS8j+IS4lNVPuWbZnbpiWUzkz8RP+dXrJFr4HxvBbWSWWnEed4WDLcfR90
LfH+3yWAGGZxkDZIVgDJjEcz6RHKi05pUbB6c0JUMmypr/0+MoLLuZlJtkWl7ww2i9GcWIQmX2dS
mROpBJ5RNx6ERbZgNG7EXK5Qkj3VskJj7b8vzr2EHtOYL8DeIL5ZgrQUbZ72nwgTlvExd2Agtf3D
mywFYd2yYSmi/ZdbMuRi+/OpdYaa1YXVlh4D+OtPXb8ioCaJNw0RDxFrCH16Bzs9PcyFFM4dbV0+
cvuNNEsl8qvrtfjIrTQ4KKZncjQM04jfMjdSiO7Obj7V7A/35rn0eZxPa1t0KjeFUOmtTkmsUU5Q
eheDoJ+lkjoAhKq1XFw8ToGzdQQz/+JIDSqulr7+M288aGKamyU1C77yv/7ZsHL+8kb6ld4VpnUc
uwbHLWx9gPZFrSv7l/AbEqxTKu+KW26xfWFg5uBp4TBh3B//uQ/Fbvv5W4aBzWGAVqEJJ2fKqUqe
/spsUVJ08YaQ05RskskUJf2boc92Jc5ruALd+1Su9thUujuKMsxuijb5NgE/36A2U7v6Itp1JGSh
FU6nZw3HQ6AE1P8os+CfTHLAU8+3QwNtQjutf5XSNInk7NTEwD9FizucGNh5BKzf5epIyT4CSxIy
I0ZxbYL9cwRtyG1w3nacFrd4A009rv7R95AHuz0tlnIrBPs6lRI+mzvKY5pYqvfvhpfHSlrnXU4F
TNWLjaFyQXTKliK+YWyB/iakFmqc1mis66YwTvQ6uDLDpw7vsYjFVDR+Vyup+mRvr7r1tvN0Mv0k
d9cu1nknHbAp1ypKu+29frdpKt2ACczoiITi46kaxH82c6oNw0AsvR2KQZvyldygIBJ2bAJTPcHX
bJa7L66Mz3zNNy/gJ8knBNj4a4Pi6mcmIJSkltyhRF4WjwfnduTLImEBwrE3Gc9EubE6RUQAY3cD
EJY9Bw7P60Uat2mQ21aLLjyOFN5y4behMtq6lsbcX66Htfh4JJVOPncQZD2b6ZT+iLT2Dx2XNFKf
0KBAxoK5bH25itKUixlJnnNNbibiJEzOPm9fKuIYMTKUzUJfHmXssu3Y4GVBFIrFu14kc3abLnOq
FFWotjh7MyQf93ii4i+v1TM1V/QgyCvxI37lVSmGNnPxJqzrSFWJiuSf3utmrjjYxEsbuqu1YgUL
SZR2tMU3S1rHvX2alMzY7EhCRF42UHeJe2NTLXt0OGjDEUj5sNWfK6hlbSFXAhoEZKPkybrUFJUL
11hui+I+vfLpEhwpHDqxGAynsTXOI8cmTrXYCxajt7Qgu5dsuYLyqiRlnUJquz9Ca+cEFFq9mHGM
UqfFOZwUVzwhemXDZbmj/AZkmg/J1H6QVuanuh6fSR3OdbQXGhcvl9h2TBt5WyHaElOCwgrR6Jwe
W2sYqhTtT/Ak3FIil/+kDrwU/Ap51PfH/pJLGdL7s2c53aUrth1YHGiCRMSOyIVO4dh3Vm4iVNjr
ZdO27cdVM4/fSGThFfoqRG7L9ShXKJnRZkNeiGqBrAcVbA+gxuYkYkzvQxLoFyzABDFGWsGWv+J1
B92/1E6TzTkOHz239OpqNK5BHHrEJxmzuLrXaTftuzUC3eNq6vDCHmbbxGV3/P+Ylc7PHQAlXy67
l4aU/HoOYEiYuo3rbDl+meEKRZJlSZcgnTWQVxh0THjHxNEbEBrW5jM7zIm8liumF5Fg9yjAMzNQ
edrnvVNITkIbyIQTHvW/EZ8ZD+Ys2NWR/P7MdF3xKo45ca3ujaiG1hp+q/yzPoqKCrCfuYUhWWR3
mknQc1sqpi4cpTY/gssNYxHAaFSa4XhDFuXu5RglnbbDq4dtq+pCdFbGOG92xhnzZWeHhinxU726
j9yg81m5ws2ljD27rZgJNFEGJimsT3VDobAXRgZr+/eia/geyNO0Wf9HcPKeTBUPuwY0G40S2nLt
mmFIEIlgw2K6KjXbWCaJYO3I6+j6pBPEMkzw64d5HJwo3w887zZVI+NbYpqok16EAgzQz+4XfkzS
BAghjWwAovKHzqH1eeQw6lZrCyxY0THBc0geCZ1xeYy/HCdNiln/pOaTO9uAp+zfyRkporQPzaWJ
S1ecJx5YiCnLJohU4rGN3up8nZpGnccAVM1mmGpKtu78U9LANHzKJaW6241YdXX++YEGw1p+Pkpl
qDIMOxWXhQ9JY26mwj1zOlYpg/rQmYgG9YrYAisF58FllTJL7HrAWj2i2GF57so+qbIBuI4gZ9zQ
f9jZWen+iia5SM8OrSWDlK4e4mxCEuJo8qgAmvJ96XNCdACfBEoTgK5c7HLN9F4LhMU2SdT46qnJ
lZx0JuEj1zrgNmgZ5zdfxv0FY4cUwsDTvrx98wk+lK/rJiq+OHiNJwV89bt8hWTlmHv3hjzYF8o9
8x0o/EYmykJKimIETwcG1vzFBOp/7CHbKOSWqA8+SfvxxpQxPIiX1tB4Wp7pHmWItjVPOFIvqoFA
rZrNsenEf5PA3FN13J0SCBOH/Gm/7I3VG0cTBGR0tsYCg1IwGSG/f/mwjATRKh2wQ3wv8DTtSz4R
fKAAuwkTptoASpMZSbFkjKg1sPlj8/WBLvoljSUuQAfV+7vAcyXSLiBiXKG/rCcNlYjSXp4DbfzL
3CxePqx3GFIQGM6DpzT2p35UHxks/h7c9gIoDbW+j5RtPoJDfhElt3DOk7TwA67ioJLki0+6AKzH
wRYjDZDhVn0fw0JZI78AVbitvC5ej9GmGBzITQ51VobQyQB+HBUMBi4DoHoAidigV7zod2R7gKVk
lij3dbjouwbUOD482vBS1mu5pHgbhb7QOlx+O9XgnCBGuU93HgZwX0Pc8IbKXb4A6ukVbDEGduG0
XMDwtsXkYYXw8tnWLJoO8oxrTOceL3AVw5fhLM4s/xwB8Rb9+MSJxzf0W8g8KljfCqb6ErX7jXVz
NU4srkkiJr0vWPOOlIGv45j5DFlHxqgGqvTkoJBUIKGAbRvYoiFw81UUsPEmod1se/ZH92ZmtKPw
LrDABEeUY8Xx7Ky6qqn0sGddhwrPZWxzytHA0MSuL5ghq8h+cVbAbM4AArB8rDGJ3cvyecw1Ie/L
193T8i8PEibCY/kWQyHXoFQeZJyG/Rwmb5fDopdVjhuXjIvvhmsxl9DUkCUk2hevXHWV7yF2ai9V
Jyyw0i1qPTXOsLa5kBVAESURMdsWznnw0eWmLG8XipwB3LwEUJhbEpb6PUYc5skvz/rdlqx3uW0W
aQHefOE8U4QMNxKZiA3NiNU8QCeVKgxt1jbd9k7jZk6Wc3xTnCNuCydGMYu0uburo7R4Rih2Ox8u
+iEdHYWDE1MGbfRcohQ2XfGaY3wZhdT4mayuZZaBSWsa0YgaOcaw/PDK+hq5AchUah0WdBVfpthh
F4nWSgEHQmPez88cxllm54bnevHBd0B+knQOvopXQMRc2wh1+k1YSffoDi+OIFnlYs50EOMGn4T8
HHrOMF8hPlpZOFwccbhh/GGRRHgO0AJGo9qPJno5gM1zGV9FjbvpYPylD7IvZ5RsI2T+RiIJRlcN
Kq8i5/s75xjjF/CnwuikUuQievAa2uAHwr+MOEZ4TmXkInVYrn/hJxpyQZDqweL+qVYuqTMydYI9
q0YCthAbhvvMRUPZO7PgYuTAE+kD65RZXPYbky3PNyrwWfWJ3ivCeoQVjjbqaVRcZvaqnszOHiPQ
DQSgQqvIgXwupFQU6HTV4aOLj9LJayma1EJa8b5JDM+MqkiJIRhCohLMKDiKF+QMDo5CW7f5P47s
pvAyKp/D3+kNKUb07yIbjLxlL253jygtGbG5RS7oLr2OHTHetizksXnnL8a9A/B8EyzyRGWkyoyv
m2Y8OFhYrTVlYsp8kFTUjnm7QFT6x7Vjqj36c2oCK/xkSwUjPXb2KJyKkVyL3pYb7CG/QtmklYbv
JCb8ZX0msVeEqu94Te5WmPaJFk8MEzrU0TxtANPfx30Woxp1bDH1lODeyq2o5JfX2NKyXlM60LVn
uws7GWnED+cH2s41uaFowxBPyZh7ky6Xzz+qubh6pvOiXnPNm5GMYr2bfRRtZCJj2TtU84Pgr+ld
uRHV5ZLHP5vXlEvsq4qVSWTgvoO5w/H2Spq+6P/RNjJAOTk8dTXNxgXAWBbQY1QuAJNSnYdQDrDS
BttskbnC9jF0y2irnIVVmtaQUAS0eDDjvyIDRo1upWwLIIHRNyjry1WHuRoUy8q5SK5jEVyqpLwZ
msKJEzXZYcVVWzxpXYE7qys3R087KQYHVU878P4i8XFP/P5bD1zRgG5P0F/a+pthBDCeCt2wN4yQ
XHEbt/OqJ8SmMtGCLqL5LJUb/UHoBHzU4gy6tZwUWMJchuDgdlB+GrvCZEV5S4AfmqZ7WO0JIPCB
vnBN94sPjTQcAVhObCGo1LOO7GGuNTZZH8m7r9IJR6RDJvWM8WPkEXUz7R7igNDHvlvzSjTEk5iK
5GWB0guof8W/A9mq4V0a7BrmZ+L+Cn+CX6Qm7tBEMzQGoAkZ9fo84A6pPUmsoIWNwzBeappXLwv7
2U4kP5CvIwov3J0FyX+EmNpoFvYWvFCZmXvEcmIQz/AWhAMV64nELGx1eEpbJHe01ullsCMnJ49/
d8ZUpX84bTHJYW2iub6r/OcntqHzIe9UfUty7KzhzUbNtZw4v/XevczweFbgWvYJ+RS4XvSQ/s5v
SSBSZ1tWbFGr9DUW6vLIjCNHpXGAXR5ShyD28U3ybLSX1itFE1BE8a1fSrnKifF96zBPGQdQ5YX/
55exR07lXz923SkL+h1d9iTLrBhZUbMjTEuFqeM9BcWmA3xtazixUYi/yRkTC0X+da9MMJNIZ8ZD
Bc+40/WZdyRexVwV0FTryHLFLLGsfnHgP1O4ZRxIgMmi4UTI3mlCtGZtyCqDohq5j1CmZPSbALL5
ZG5IJcZcgJLqIUj40ALT/fKcH+MSpfSsGiaICeuz8UFlOj5pvNO/Pyg3AQ2vmv+zH+C+3xlSQqZx
MjFZgbFfRHEnkbnPyRQnBowpYzseKkXpZ3CSUO2rnu5XZsE2bZ4D/cn0sOaBC6r2Oq464fk4SeWE
Hs5YcHo1vXPIf3GRKPQeKeqhvGzsXeeQH+ILDOJx4NOoEG7scB6SnDnQogBXhEfAX3c91wAF8n55
u8Wf4J1cnoQgKQvQdx/mHu0B7wpRMwIf1KiG/aA0x7gEBmJ/srFfuGwl3j1NPcrbUmIKvK/NxVNT
YIA4UALpzu2Wnab5B1qu6TyeiwAcQv5xA+Zo/b5FxdJyfKL5e7jWCrPfVs8bGiGZdFfKMVlv/1U5
AazeGhoOQCZXa9BLHeHqw+PO6ENpTaKtaMZLXYK7u3oIgpy8tyPRzr9q6IMJ9kLWsw2dhyxdmwUH
oEXDznbryCzippVenzGBQl7ZFdXCCJ2X6g00ABE1P48eqXEBcet8hEmWvQkiyDxW5uo0WyBrWSh2
J1q5xmhr/cbjscXMIRvFrzxof82o6W+USDlGfyD5vo8OLj0ZnnXKJGH17oKmwXyQ/s+2JPJxe8bS
7QSO40YvClHqW7/dOdtEt4QITZu/AgLPOrpNRRXlXhuPOD+H8sJnjMQYVD7xbUgOxGcprZH04kFM
c7L67KiFvBqfvN7rCiWugEPOJRaT8+ml7p+3hSnO4FLq89SVLGxGta/5AGovdje7SY0lmtmQ8pgM
kc4VfuSFZ/ONmTKq2+6IHlOSFCX+QV0JZnCLV333iilU/vEKY0GidvLDJ6dsm/zbf1CgiZJP1LgY
PhWxoH/51c05hEMHzk6h2Wlku/VYzV37yO74qu0t5N5zFDs2SdqUv+6LD0+vTXUjyk8+rm2DwqCq
qSALtRnckFO39uI9qWcNrZCe+twFQ1h37dI2yZfdFdMqmskL9kFeFd38oXXwXzSbV6fSzFX9IZHL
0qcSacP7c0CTocAwWJomLWpmW13IMzXqGmiR4GUhVhrmTDsbR0us0PT9y3I1EkzYSIG2AGrpd5PD
ciOLycieA1pUKj8ZYDnQoF+Oo111Bipx6i48vrXIbJIsgCvY1NUKNVFpHY5rGQlTmi2pfNXBFItQ
5da0ajXuCcPy6JuKocrVvatp0D+mNSQHONxS+DXl78tlqsrlGuo1JigD6zGa9yCqTVXY0+c+7+jm
nu+kIZeB9GDZxYGzWp6vBGLQT2o7eSydq5j1a0sZEoYiEFajUCjmrnGVz078RS48zrLdBp/4eEWX
kuE3PF85bfwOOVKepXjuXH6U13f6J6CzOI67ZUO5sJiMJRQ2TmXuNoRJJ+T3w8GrECatir+Itc7G
pNxL/UFspLEOHhExyDxJQzg+7+kb3Eq44ptVB83ZEJQ3hmm842eXopUqB355bcS8owavd5MhmJha
5diXrUvh8QYwAQ2qVgNIN9fqcmUNmE857fBkN50bVzhIo7VLg6lbs+M0436jyeF7dnRtx4hbbpy6
wiY85RLAN9sOFnLVJlSKVSQfqtSEkDvAEmlsm/SqYlamK/uRPbKAI6QjfhNwfva6gJ3z7Q+KyXy/
CUemrMck2Qg6sDQL6xLrnGCuY8eaSHpxCrZ7TblefN8kmtudRV3fkPkvP5X6YipbH+JGgNMpqd8L
ecieS/9G3BfB2gyuVEcfMcVvJIQclkRQiZB+X/lxCTu92Phtmsyn0oOev8dtrAyh+LYwD+gqipMM
RNHtOIIQIre+SxecRh/6tbscfRz92UteQTdy2Q7kWX8T97Flkd4Kg4nnXPyoi/0x8X5+elDr4Avm
n1phVB17hFJWDIZ4Hyicrip4dreX/SrHni/oUUYM/7YDNfKZ2DpHsvaJKyNALysDKTSAqLPWqJUm
A2OcmVatveQr26ffW1b9gvY1QHun91CceiWQ6YMVfdsR6A+ptJG3TFyqZObkPnd4/02D1w003/nK
73ixnOGWtkufrJTxR/CeekNdlG/MuVQnMB6lAqy4H+gtPho2QjHK/tjunV2Rlp0U9EDH+dCA2Zwb
/RWMxPActrpJEhUQSTDP/QLIK1jIEVXii14MxmR2e0NI4FDpBPvs0D0R5RVpy/0qMm8rJzcaiecg
/0koCYk2o3g6QHbLK+VGPn5Niy3Ww1UbxY7JUvseiUXW9FpDpNWMeUNGhIWA/I3PIFcxfPKjJPCr
Ef5Fi+htsRivLFBZ8MQja2SyRdyy2+o11WcnnQ2C0kIlWK9wg/j5JY+fEHMeC8afzzvesAAjFtna
dwIS+K6YS9R8ROAXyCErRLYDisc1MIKmky6GeY8xToKF7NhntpV/nUPL4M6Pg2M2go6fI/sVD6uK
d5eMorB3xmsGx7oAao8Jr+hFKVULg+z+CoZLiQ3oJqH6sVnR64rhZQ4cptMABv6b0HpYBf0J1+o4
/Wzl+wVNd8jGfPF5ISIS0daD9qrDojJ8WCW4DXxSxKlaVowm8dUun+g6CKdyk0BV8K157ulV3WV3
XF7pDJ71kXgei/YARDIL8CtEQ2PovhZX0HnKGuT+6JuaVruK2nqDqEN6wrfs7Iu7JKDzbl8F02pX
F8A1xDEDUEhBZlN1UsZlgmPUio7eaoLAE5TfXtKVbYb/neDhuXPw1o2WdXwkZ3N2FQiyKlDf5xc+
/+m4mrmz/e/u5qrGR89ugmxm28CVw1qoDIqHcyLzeHgBKc9lSjaohkRmUpC4cdkWeAk3ZAzvWleI
UDDuRJXMEqIs3mFEcifsqvHyMjfq66depWryvlUpGHP0t/YJGjFZ+39NLQqLf9mYyhSP1IbvJSry
zmbV33QlmzjzTCEGbuTcTrus4LqslNJacahOUgcJz1BKthafuj+LVgudVGxrtOEfGffcQWS8D3sd
DaH01122kHGl8s/nNMqnBA89YvVYegeANHqqxybzymuZ+ail4z8HuR1CZKw/G3RQkNLHOgmU25gs
nHmmN0HboKzVM7Eucv1yzObaWhnZA+6Q9rGEtb/7XTpn+QHV7OorvPKjrkBStH1aR9XUa4o7iLJ3
Zk0OoKKdEypR+yFLqDE94BjmNAcmDIddFPLRtqMDvIsQ96Y3Zp7juOVSHDyQhQrZxz0RoPN6y/6F
21HJR3UYzqaITRdjrjyZoQvrToN8s5KfLrepEbx26qLvUwpvoLzPG8FngbhBPX5ieftRgSIbz+SW
XxHcpnbaTrS9FLTVibJfsgW3VF5gOFhdMRPv3IClN0w0No1Ci7jY9CsipgeyY7DOlTnvOB7EFdSi
ussfrZW67VBTkxOILKf5P/aqds/HsAA6ew3VC8PPb5FqRb7qYne3zjZTOo0WmqSR9jTSulP0itkI
eHM3FWSIU2fXM5Cj6ZyZfGHo+QR0bKGuVgi5YYFRhj6LfaIyFQMSx40nqXi6yXex/sm5NR0DoJot
lJtiKGS8GgNsKOt/iPfrR+c3uJHB/POIT1eVV1PGSXUzxV27d4XPU11Zn/txuXPsH80ZzE7MIPRG
z1hEx3Elm3gmdpEMjbNk8J8OWylTj5WRrIWlYAHIDrIK9a+1RiGtDbse01jPHSsuHiDlp/8x37eP
DJnLjBSPTZqAytMCt/TclAdTG0GPAmbDmvLko/hW4bmQoynAyObjvTnpxusBsQk7xXxJ9NJhxgvj
VAQn/h/u0MtK8+aDBIA1ZCD6ZsdwBJ+7hQBE6Il+dMgzH4s/smMgb3dFO/OG/dxYXm7MDq6A9N73
6BL6WCdD3neuwEtSHVNoCgSW4n+9d+zQ3Uut/5qiia7n2Ktlqni5gmHlBAxavw9D/G+1AiygjrAt
74Mb2g+zqoAlO1nNLKq2pAotXIPT78G3CX6k0geHGajjiFQuo7GtDMUh/yaaKgHIARzAd6FuVJAa
2UP4BtkxLOm+TUwIEam9dTay0Hbl+bztxWAJl1E1D3KIHEadEKOnAf8AJ6G5rcD8VMBGn5pDqS8E
B3BByLTAusOm9Ik52P0cv6guzCZCmG2f0ZpBDEIBQ7M33SLv+gGGV+8tn1vFpeQI/u2lBshTdD6D
l/FSPKDDb6opgoQYlhIcR8h3ZBfDXQPpYdUKZmKcq71WIeXChoa3o0KVHEyFs0sfVdjsS5w4opgm
yzMXTq/OBeiu+kw6to6qRUyFydHjicFqmW5MufE/wqv50vuo6tmjp9SLrFp4LZ3aZLLud6zaU9nq
Au9/PKyzv3ftCu0oWEcylT3Y5JEnPyHWc0RUUyCslKXKzeUKYU8EvkJQAJUp4VXxm3UqYxCRfL4E
972ePkhr1gLZ2PfUgyyLDt4sVv6koat5w9aB2QtnrARklNt7P3kwaM+K6iA05pCAwD02e6u/AbSV
GXC/7Qy4eIQgeaxrmcdoStfpDLJaPcsEQIQ6ild7yfcGSFaZSnN6z0c6RY4yY4W8YohDu+gFUiXA
QFgkNE6QV1133Drf/20tsq0R99Ih+054h3WRDGtJlm/ZjT/tXVipUOnLaEsfCQoeDLBO+Zq3uJk8
1xax1gSI8qE6W9kwYWdSRSlTZ7CY2zHiLOtFzEsTtkJ+AbACtfsvOWIsejiXjNb4RYxjXAoY6a4s
AfS0XZJZ8+dOB0MnlrsJYz8KsZP7UOIv/h2zZH9QDZ8dIK+sHkvRpCo/GajlLoqaFcltCntGSEmC
gy6bkjxCW6bzQA++Wk4G+m9i/1oA3SgG6XYX89yqeY7hdkjmxh577uwvGG6Ie42rmcfYvXGvwFQE
ziat37JEZye8I+7Ir0rCqrxgPcdwLWnooT+qHDvDXuL9d/nW9BmCcn7S/QPf5dw5zHP9nkbQ80xe
luLZTVACJhJwympgGuKTb/gvIrNsQ8dI/DIqfmOq+34kCjQRKNNh2gumJBSnVWO3+aJqyak7cEzN
LE0fO66Xysi/6k9fDlHTSDyFeFNkw5n6Uow3xUMeDZgel0kfvGq2yWZyMQ0qOWhP4Fy3a3HzZgHy
rDlITe/nQbfZQnLM5jqCeFGIwlsYYZhnSzXwozqvLnScTJe09574lXuJVIc7eEb9o2RLRgILkpQi
To72NdrLKbmq9g1IXMj2YEvb6kMOMhwVyX9Uyqr6drAvllSmouiy4CQxl5y59MpGHagjzXcamsH/
l3sAOwdM4RrV+/op7mnkk4FNg46umGlKHJZDde/xgW707Vc+4k/m8TekkO8O5sNxPWF+G5xSoiur
vNtNyap3z/9o3wbNJ9ZKTUvuMhoBnLlNIwEM5AvTAfInv73xwK6u4F6cEeeDYLGh/jrEICcSU6Zk
k8rZrRNn3r+2ONqm3/xuKwbkeHpbeHfGxupLQOD2GkRC08eOCTUzg+RInbalJ4+gXBApVQuilRss
vptiSyweSxv0B5fV6RonpmbE87T6BdaPfAgouDz66xXB7NLg2b1Gb0GVLQt/JaR+tYQjr3iCtA7N
UkfqgMWuGDxXvYN0AD9hXTEBRJMUaYGUuhFwIaWN8sgwF2wcmbeyelP8sM1BLPTEBvOSMOWvkVbP
2GDuOU6HtipFfk4m6mVx5o0FZPgnfhoMoyIp97bNrpufJ5EIw2i27mAVR33MFfEWFRRIaU3UKwDC
ovbaPbjUAwYX7OQrhgwlrkL+0VsvKX94vseRZ6h8zR8W2M02OfpwDgNa2cjO20sE9t/B5uV8n6BC
PVOYMEIuYBu1NEUIvlxSZ7qz/Gyb7p4dODHz5lVH+NHSH77INokpr3nwTWoK0tymls5tvaPZV2b5
lc0Un/ol2wrvfJGz88Yj3EerIzQIoWZ++df4XJWDY6sgiSUFRd6YlbAngo0QVvjQTddTzEAuX3eq
3d9fqTAKNYrq9y2a/e7US2F6XItjuIpNs3IF84PzexRY9EnhK6rilvlZ/cf8wNrEBVaX3ECOU1Bp
JA39OAfZm3j9X5becAb39dEWNH9tFULgTcEe5vmSdlFvZ2iiwdPXAcCQuh7GaIlT95NbL29c+dgj
d2gtqifhRUCy/OH34cMS0sztU+DWFD0xmB5xL/D2wTUkwdIN3UqWwnX4c9wFgkmGFNVT60hrTCGa
hwALL1WJvXg8B07vpx8GQFlKYm2IwlCGBjViRI5q6BuyTvFDjXkBdkdaXA5NWf4x56JpIa4u8/Yb
nqIsabX6fHddUXNmVgz62QBzGQqVrCEIDCVBCd4cDEhMkLHlbKfpDjCz7p+NBYfmDlW9COKgbGnv
IVR9bt7Sg4KVjsNEw9zHlPRGAf5NMs+ae8HUGWCAa8jssk/VjIYKk1EQXT5/HxQOd+sTwadqeaC9
nCHfChDPuBZkSZUzTBWCNHi3lVsHbjYYkmuMBF9Jn4ER0UrYVW72M5CLjXHheUKe/QN+gzq1V23c
FkWn2bQ0XtfwUWV16/iwmQMqPfaKcCj2AsOP4GaQuM5aZStczaxZvhPL1iedO2Nhmm13WOUSGSwA
/Vki7a9isFXYhPXrCL+a/MeLnj1Yf5O5WKvMatZCjnuzQ5Ba2iWZCjZobKVSNkmqhs4wLT2Zoa0x
mTb6L8iBHsjlvpwOPlO2ksYwO7/wlOPbBHgSEl6Wo411dCb/WS30jm61fBVcv3ir+ZUANAh9V70k
Joz0WeITwUIbiHCXCfWiJ6o+Zw+6zcDfp+0N+YOARERVflRk84GsQAh3IfPcwkvX0XLJugKlY+99
gNVsW/st4XLTNJLaCPE/aCPxJVIa7s30US8khNd0asi7qN50Ww1LaqBWTJd0vlbkLCS9kha/F660
A8vx2O+D5iHmXu1kVAEXNWbx3QfDPplYdc9d3moddQXdtfLk/HKOoI0i/VTc50RviwFfXTppXNlh
33la3u1LXzz5dwcQs/FP+wWgFrwilOYketU36IHDHr1OC/LU4xxJiLvMGrTcOuPrrF4oEEmiXDaR
HbQeY7JA2eL9cSllneTy0PuWvru9cIyP7MeNgfcV5POj58/3Mwl526F/2x5pu03m6tmdmz5dmzP4
LmvBzyLy9Z9Pz//m5dvWDFKePGFP+8VIK1dhODmp1rnu9c1bbwF84tw+eKdgX/edrrj4zvktRAeD
JwhYmPaGBFn0orYnOxZ3vv2IWDgX35/r+VV97idnOogPST1BfEYVE7hbX65JDLlVIgHVa9qNtvdh
lPbwKMo6jMCkMBUZsJBEGkNxGPEGsyY5oQl4yXwOuvXZu726qcUCAcuvk/yFK+Vh5raeeEtMNp9T
xBHnlbk6Pk2jnU5/hzYATR2QVkDA89NYllY5UlnhgXXO2BJvAg5MG06VXEr50g56Kzit+wfUsiLc
bjZz+X9Fj38ucP3RzVsqUX19lQ11ZZ1+T+Jd9hyfv06SRgKq8zAbF7ch8GKJB5dgth7ZTH/+0Ss+
AO0z1hZsAU0Zob+YSOfKGEnBWbAN1E5G/ZnltU1hQpnSnPPCvjq5wj9xxLccgWQGyaQoqq1mEEui
iUSaCqK109tGHnrDWWQ0rFy5y7gueb5Y/Qrn8LalAHt9Bsqn0XK9n6cnhvQs/AYwgE5jGuji6u9C
CT+kVeV0BZdrT4SHA0//8nO4nvDBFEoBix2LJYhooWzcxYACDujasB+T1dT/0YjgMicmMoZ6fD9m
c80IYsMIEzb55eb1tS/fgMRwem4MnZWUEglZtmFhbX3wxZ7uFISxGNnGa4vCFlQbyloCIaHvSvnm
Jmhn6m1SGK40j7CBqC5CT0PWcuKV9qFDHRSIiKcY7m659cv/e3qdH5vnOHA7NLMzRxOAunCrYOk/
yhbEL+iyyGa5qI75a3pTtl9v5C2TPPP3O42ogLrj52wDcs3D2JP52GGcd7wepk4=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 12800;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 50;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair180";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair179";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 49;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair179";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_36
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_37\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_38
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_39\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_40
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(49 downto 0) => din(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(49 downto 0),
      doutb(49 downto 0) => dout(49 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_41\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_43
     port map (
      Q(6 downto 0) => diff_pntr_pf_q(8 downto 2),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_44\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 40 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 20992;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 41;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 41;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair288";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair287";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 20992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair287";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      clr_full => clr_full,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0) => wrpp2_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \reg_out_i_reg[0]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_6\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\
     port map (
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(7) => rdp_inst_n_31,
      S(6) => rdp_inst_n_32,
      S(5) => rdp_inst_n_33,
      S(4) => rdp_inst_n_34,
      S(3) => rdp_inst_n_35,
      S(2) => rdp_inst_n_36,
      S(1) => rdp_inst_n_37,
      S(0) => rdp_inst_n_38,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => rd_pntr_ext(8),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \reg_out_i_reg[8]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[8]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[8]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[8]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[8]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[8]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[8]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[8]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc(8 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_8\
     port map (
      D(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_9
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[0]\(0) => rd_pntr_ext(0),
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(40 downto 0) => din(40 downto 0),
      dinb(40 downto 0) => B"00000000000000000000000000000000000000000",
      douta(40 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(40 downto 0),
      doutb(40 downto 0) => dout(40 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_21,
      \count_value_i_reg[7]_0\(7) => rdp_inst_n_31,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[9]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[9]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[9]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[9]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[9]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[9]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[9]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[9]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[7]\ => rdp_inst_n_11,
      src_in_bin(8 downto 0) => src_in_bin00_out(9 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_11\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_21,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => rdp_inst_n_11,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_12
     port map (
      Q(7 downto 0) => diff_pntr_pf_q(9 downto 2),
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_13\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_14\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_15\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0) => \grdc.rd_data_count_i0\,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 40 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 20992;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 41;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 41;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair344";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair343";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 20992;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair343";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      clr_full => clr_full,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0) => wrpp2_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \reg_out_i_reg[0]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(7) => rdp_inst_n_31,
      S(6) => rdp_inst_n_32,
      S(5) => rdp_inst_n_33,
      S(4) => rdp_inst_n_34,
      S(3) => rdp_inst_n_35,
      S(2) => rdp_inst_n_36,
      S(1) => rdp_inst_n_37,
      S(0) => rdp_inst_n_38,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => rd_pntr_ext(8),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \reg_out_i_reg[8]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[8]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[8]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[8]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[8]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[8]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[8]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[8]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc(8 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_2\
     port map (
      D(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[0]\(0) => rd_pntr_ext(0),
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0__2\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(40 downto 0) => din(40 downto 0),
      dinb(40 downto 0) => B"00000000000000000000000000000000000000000",
      douta(40 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(40 downto 0),
      doutb(40 downto 0) => dout(40 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_21,
      \count_value_i_reg[7]_0\(7) => rdp_inst_n_31,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[9]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[9]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[9]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[9]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[9]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[9]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[9]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[9]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[7]\ => rdp_inst_n_11,
      src_in_bin(8 downto 0) => src_in_bin00_out(9 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_21,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => rdp_inst_n_11,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(7 downto 0) => diff_pntr_pf_q(9 downto 2),
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_3\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_4\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0) => \grdc.rd_data_count_i0\,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2048;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair243";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair242";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair242";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_19
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_20\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_21
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(7 downto 0) => din(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(7 downto 0),
      doutb(7 downto 0) => dout(7 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_22
     port map (
      Q(6 downto 0) => diff_pntr_pf_q(8 downto 2),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_23\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__5\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 320;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 20;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair25";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair24";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair24";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_54\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2) => rd_pntr_wr(3),
      Q(1 downto 0) => rd_pntr_wr(1 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => wrpp1_inst_n_4,
      \reg_out_i_reg[3]_0\(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_55\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_56\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_57\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_58
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(19 downto 0) => din(19 downto 0),
      dinb(19 downto 0) => B"00000000000000000000",
      douta(19 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(19 downto 0),
      doutb(19 downto 0) => dout(19 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_59\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_60\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_61
     port map (
      D(0) => diff_pntr_pf_q0(1),
      Q(3 downto 0) => diff_pntr_pf_q(4 downto 1),
      clr_full => clr_full,
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0) => rd_pntr_wr(0),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\(0) => wr_pntr_plus1_pf(1),
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_62\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_63\
     port map (
      D(0) => diff_pntr_pf_q0(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => rd_pntr_wr(3),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1 downto 0) => rd_pntr_wr(1 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8_64\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      \count_value_i_reg[2]_0\(2) => wrpp2_inst_n_1,
      \count_value_i_reg[2]_0\(1) => wrpp2_inst_n_2,
      \count_value_i_reg[2]_0\(0) => wrpp2_inst_n_3,
      \count_value_i_reg[3]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 320;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 20;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair48";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 320;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 20;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair48";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized6__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2) => rd_pntr_wr(3),
      Q(1 downto 0) => rd_pntr_wr(1 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => wrpp1_inst_n_4,
      \reg_out_i_reg[3]_0\(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized2_48\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized3_49\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized5__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized4__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_50
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_5\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(19 downto 0) => din(19 downto 0),
      dinb(19 downto 0) => B"00000000000000000000",
      douta(19 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(19 downto 0),
      doutb(19 downto 0) => dout(19 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_51
     port map (
      D(0) => diff_pntr_pf_q0(1),
      Q(3 downto 0) => diff_pntr_pf_q(4 downto 1),
      clr_full => clr_full,
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\(0) => rd_pntr_wr(0),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]_0\(0) => wr_pntr_plus1_pf(1),
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_52\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_53\
     port map (
      D(0) => diff_pntr_pf_q0(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(2) => rd_pntr_wr(3),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(1 downto 0) => rd_pntr_wr(1 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized8\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      \count_value_i_reg[2]_0\(2) => wrpp2_inst_n_1,
      \count_value_i_reg[2]_0\(1) => wrpp2_inst_n_2,
      \count_value_i_reg[2]_0\(0) => wrpp2_inst_n_3,
      \count_value_i_reg[3]_0\ => wrpp2_inst_n_0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__6\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 12800;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 50;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair212";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair211";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 49;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair211";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_27
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_28\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_29
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(49 downto 0) => din(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(49 downto 0),
      doutb(49 downto 0) => dout(49 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_30\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_31\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_32
     port map (
      Q(6 downto 0) => diff_pntr_pf_q(8 downto 2),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_33\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_34\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_35\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dheoa7qy6GoRk6iGRBTcCyKnJw4WEJjXQUofGqUCrTBz9TXbAVyuWPyJ2ZLFLnPZAmbZZC1Jttgt
3sdvH+vCSqcQNzzuIgzkA1hvpVV9ZOAXL5oM3VuRUrz7hnAt3lSLNEpBE6p/6gtJ+w+92f2WwwUC
21rbkp5TyIfkzW065sE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KFbn7tTAdJt5tIuHXM4J1CV/u5oPGCBiZ99rYke40eWUgexxUrV+t0ZAJs8vm2t/6KyPrJ6RzNhd
85vFYVJRpJtzZLGB+iYTXXU42O2ooQreJllQFZGb/aUh+DngKaiR53d7RC3eR62md7GC7YA7Kg2/
koMLbR7YrRJko0/wcNvftUR+doOj512xDuEaJrIAWsviMj/F2TO9fxXGe0HanjHaC/Eij3g5E3d8
q2lVpHFwah8hb0TD12rpE7vS6ZPp/W2GX2uhCE4AHfzii4uEkYoDCmSRTxo27ruqoJLDBK0u997A
Y7PEwQUPVSHwpqHqjexjrUauUjh6XI5w9/nkCg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ENaxhv/CPhmdw9dS/ZCpvmkAQ75sW2WjIDmxy3qcEQq9fZ+/Pqca+zGebtobkKK0blL2RH7StPik
kJrfpJ2fwBCZMHHvziLC7t8YGcyF+wXLzOHrc0PGSnvzCEnebbJ9d9qiIr8/QmIa+RNYtdWNne9X
ND0P3GzcTYgNiYsQG/w=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
syfsvQAbWS4UqtSx023kV/BtyZAf0ag5qNRKpm858vck3W+vsN2lhK0cxVuyDeNlmMl7oy0/W3Af
jU/lbPHSWbIr2sAhtmIPobNuMnEc89wXsVmtKIahmtBvE/q4buiuN/U1miRDpjCYM69XJDFHTjnu
9l9PNIo8Y9f0j+LzFrnJilWXBEnhNNw/EdjUE7WtVrQ5NDnPMveWrbWZYVQb9xPX+kw/RARam6Ar
rWYa1Wk6ZpFazf9y4jKW6Nx5LzWpKhtc0PR5EEiyDOcxSSQz7BjQGBeWjhp9ewNVJRZFg0Ih9/2L
64RbYKHxA86Qe/ffHFYW40e5BCR6+Zy4Oc073A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AmVDziCOCiswI//oMKbTwV9Y4cyhGqEhT1JnUisd+4dqLyq1TUFpOLn9mF7li+RfW9W1m4jKYulD
kJA5b4eFJOO/cpHbqrV6KfIF/IkppLiGJ7oNvZ29e8H8LVUigdaawOL7IrW8uXFDn3td4VZ7l/0J
enSZ1q0r/gNcCRQRz80QSsxyjtFvgfK20VeSyoWLHSexf7L+rfes9Phl0ijrOnYt543aCo0gu3AM
GLApxcdXgU4TCuDhraNXQM3zRgNiv4ixC/332IXO05SOkgJve1s0vrAcM5sr63Z04a5ISE0KH8Vk
0UDsukCNzKhC45Qcts/BGTHwSugPzGqfdpfUWQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iF1nQIMjUmtQOIrD8A87pTN+7ZsiWnz9Xj+r6hwpM6UwgAecu2jUCfftCYO/LLpDtsnrmiy1lg+W
PUXfnW1liM3UzmeeeTZ787pEdodOHGHIFjqahII6nAliVZteg4pXjco+ZZ/Yua0D+E/qX7hXtZ+X
wsXt38YVsjpzpcy+apfzIOfut7McxcGx3nreYhFCJK8isYHJfWlB1OqOYLLcH/pGb4s1f440XSZR
8PsGKoUQWWoucw1zcGD3Ye9Lg1a/Hblay/0LKoYXgoBmBXdjuRUZKj2yB/c1q8uQ2uatHOy03kKp
4LYjRJWz54HZYCv7uv4xitpIi5vgN/YiPqKB5Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XGpd/hDywwUv3qEUIpSpFU/aGAqGAolbfoqID7yTM63Aw0gYlvUK/0UJU5x/lboCkdq6HcDUvSfM
EtLfDZ8/XxBxevgokJwml+QniFy7PDMvjE0eJeqcG70FZeirS40Zl2KrUA3CjGMj9N34nXLFVVZI
67050hdyYTwKO8KpfxKOF2yDpNYzUZs5HA0dpSkO6mSufNtthQLI1JOXRRvEIuEs0yjOUHxI+Mg0
s2QNxvyBgOqrtiEUWSW2P6GyBgb2KS6CimKcv3HQqmHmD+LSYXyHjnRdZj1nsfvdeuZTprGw8cQA
3eNDO2XG76mTmc1pvu4zd2SKBW8reuxARL7DOQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
txIYBGYclM3WJyFO/GAY6iTCGrnUvaBWMRrewSXZS2VCcKdaSGkooZc1KcOMcdAxduXl2PR88DEi
oA4lOnikzd6dZKQunJbA7p+ze4GUE7VLY2+Ol5+Ts1AmgGAGn8XYwaw+trP4hoeD+VdKRRZCenNU
4/7UnBms41jy1M0TkThv1lqzFnPu4tOX1sUOKas07WQ/6k3CLqv6TQma+HQo1mG/OA1SpsiOQxms
vKoPd7g2sBzHbXc8w2xrvNgMvt97kNSOxS6fWeod/8O+5UYSlU7OCt6ponbgPXJa365II61l3/4a
3sqnka/RMhjkinMs0HpR48Wh1uDgPFzwmI9aHUsvKtP14DDdz+TPqojEgT8pdTCOdoc9H0DnAQN6
9ft2KqjfUJ5YZACEDZ+izfLWob3iuuBJ8YmOjGV/ZMulzINgefeD5awRSjwzx0z4Iy4lLxoC5t65
bnWFxnX10h4H0isknHNdxJ1RPesYSLpI360LHACanMI59GUZ2vApLAtQ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H/C+3tbi1GTKqCxcSXccD8ddO7CbBTWKEaKQsuXAyRh0UO88wtwBzQOlYtOrF51zB85n6YhsaDcS
J25DMNfjhsnDtTzED+dirm+l1FNsykm8KfwtoQfLSgYZ3onOaOpzSaVy4kMEeTUhTozpWODl32K7
+r62PPCBtKKnaszI26TxhTdfv6oh29UtSy58AAmQXv13nMnFvDMfo3w18e2bzT0+Tw3Mzwe6mrRw
LVkRxSo6Esg8aIpqLuvsEg4xtaSfxrcfPLzcvd6iNkPpw3mzzSpJoQm6ABjBA3DM6RTaghMuDcGg
fM9t2RmTFaJZ5TXN0GGYtNkKAexEtliN/lKhOQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6672)
`protect data_block
mtLwEPzzo81EJYPz0W1mMqVdWOkjeYZ0srJ2TfYOk6od8t+rrf0CZ3tC4RNfSY3Ogg/8qrmJ7gWf
x/GtfkWq1En5arZohjbdwAozIiWzRQVKx7o5D96OPsVFOwj6SjyHyCP8w10AEfYvwIAXP2tbB+Kf
1ck6LahDr9P+m6iaYQ25nRlbZFkw54VBrgLyfPN3rsgbfvwY6lHwo56giM54Btz2UcoH9LMxR76g
8rML7/1sz0uKP/ZNr6nj/alhjeinp0HeB8+Tn1xhDilflsk9UCjNB7HQ/Fz0KdF3eAXUO01ZWtf6
Qv55Vjanp2g62+PTO+JxIPDCD7T9AltM5U185+89nNH1iPBJwMfj5Www0TgtWzCkAZjOHBWzK0OE
H7aljCwoDk3/VXFttfn9V4lMVJga9ludYeziu3JzCuw7dYB1RLMCjANx+WTyVgH2Yv+OUv9Ng36b
DEkCBsRFu751/Ozc1shjPKt6kpow+5H4dk5JhzpLAYOTNfLCs4IpXkKtuylLfFkEQvKZ9NIXDZmU
1b7jX1b2BO8SKE5XrBldscSEhZCBCzqlYEgpWko+dZfhT2yf5QAWVYXySLNcfqpeH0ZyK85KPhzC
e8i/QgLxGgM4eXbWcGKG8NZtnZmYmYTA9lx4jWwa/U9eu48mL9DpP8IMP/5l7feqoPeFyl5KSlFu
3xRrR6+sNt3FLXhAMDriWDmdWul7bmU6YvJ7CcsGGcsqzj02WeA0uHFiT8ngqoxpI86NED+AwnNx
7hiS0i1mL34J1xGkwRCMGVVsP8Oddi0qB0JphXnI25pXZ0MKYqS6Ezg4hMQMOH2bLREwfY7lhQXf
zL/o0vsxRxyxVZO+/+qDlfVoFOMpbPt6XAHwm04nXXcNATl8I4hchJ7L74wSjeNreuwKg89Tb+wq
IjPFHJNp6/Exv1pi+EDAOhRORKmLSz++OHh3NHZy6odHMEL8bHEaOTUAynmFbgzeSIerUsjWm2bF
rcVF8flB9PfrCx0DhOmSEMVSN+QmyxkthelUot2qzoS5YWrUuyhE29Hpb2+yzOl1d24W0nLcy4nR
XT1ePZxqBtWTQhQdLKH1J4VicS1AlTBHGXiW+89SYyt6onfmkwDQd+nEHNCWjADQl9jQECTNTsbI
n8TEX+9hKu3j59VLfxA3q/CNQw1rAT5hPoVPFxAQ0jGDN8LoL24tNVM94fGpvpFHksQgOyyY9Zvs
LbeX2ELNauBQ8fgQqWA3p3BYZFCUap2QP8lpnm5qFQxnoZ70SGeMVi2hugG/W1XxIjAY5cCtSssi
OURSIWEZAMSjZf9R80g7VMNrVxHCc+TOhphUhaNMwh8zMjK/crcfENWhD29mGoVHAJ0JrBDy8kFJ
Hkw9yx4dlfYGAZygsMVugoyVOldgrL+1dQj9cNZEQAjtPgYre37uGUpU2Q7JqejUrUsjh1m0Phdr
/P1IHgf1a0HGkQ5D07Ji6okHoGau2Zr4PC1FOoxBwhljIZYWwJIvrt6iFiT48FtViJXvKOmiZSfv
hWby2C9u1YfAR7n9++DC5BEqPrJfQr/R12qCB1eG1Q3HTpK/n6ZXMcdlm0XiZH4Og+C6cGn7KkkX
JMnRQN+jClxkx1yJIEgfuMPCEzbJXopTuxwqssOma9XsV9t2VjKJEqv9OrVHb0hd+vNJIQoWrqbB
3YwKuBl2gmJtYM+gkmLfWgaZutoepJh9YmcvaEyZDucJT1j0lnHSm3h9GUjd1CslfkQ96+V+f1wh
O3QaGOn4jI5M7PmUhrcO/lWLPyjPlRdPeBVLyuNqZhwnAfMdX+dIONz91Vap1pfemHcPlXL+MypX
M518HYwqagXk1hoSAHIQLi/RW264YZZ/poI6dkWSjmvED+vC1ovrcRIaFzAdQgNrFq/CyHebfQiH
PNh+NlJfCZI98GyPdL8F/UkkvbW28NsvFb786kBXFhT4PnCzkD9HwrPFInjaphv443QQanD65G7R
KERD/Z82kpwFM2i6/h4PLIarwvVDcvEndFPW68OuUr7Sw5bJiLVNw5K4RftfLhnV+IIuSBhveekg
m0/K5sXORmE9B/D53Du+2LBhAlwdrp0J11yU468/L04d/MO4zz6A2aFRG8rjDE2QNpcNPH8Z2Qcp
GnKauxtX3eXHnBx69o3ah8N6+QJZ1ef6ZpYVCmW3J+Lv+L+KNUcygEFoYHz2qjcCZwNJ+QnxB5tO
jLWLlLPKfBbqprcic0Qz6FNBv4i9N9gQziZnqdOzZAS8bMqfrv13ZRcobtJXNTdeloyJ5/K4mDWF
MvF3+7F0CPsXF/FHEOTyCASrJjm2LrvbUxGqNRq8oHPWpF1ijIoevQ/ZvIrFTbBIHIGYQ8Dky3+w
VymBXJ0nUU/ky6KXoj7up7Qmj0OH2HhyLdIpyh6AQsfxnH2TWF3xHADzsfatTkhCeSPGQnKoaNtE
3YjIpcjesklyvbD7Uo2VtkMVV+3Ewlo8LeJl+JwRAGeB9pjSPD53q5jCogP4NJHqhjkBUDjqKpYh
EMxZjZPkkBf28pSM4kRHaPhgVRryQLXTTTY6fOxyqYNw0L1241GYrv/KWoHTARX71/E0iqA2WHDh
a/mvoBzV6b5fd4BxzMzloa2gLmcsisnuXZVDjOKJnuKdVzI27x1giGPSVYub6FNEn+5P46vRsHeU
sJu0hVp5/6fb2D1FJ40eGXM4yE3efzLf4IDmUzzkmXEWryXP7atVefv1A6wh8OHQbrLuo1VLjdm/
QxTEeysmOKSKeMBN4oogQPK/Pstk6n/PY+YTjz7dtqfH51QuVmTTfCVe+dIFwW4+HE9xsinweptM
UofQJjuZIoWV2GN4nlax5nr1EcFJMmCqi+RL9qf2kWZUsi01RrY8aFOm5lx+P1Rq/uQLGDklBfMH
15iTt5pv9IHmJYfM2kOBFp2ZATtVlYg3XZiIPIaRykonzg1REsKNAwHewM9ww6OeBGPd83SDQ/Ts
BTTkV44FNFRsObtTR9NCzyZ81+wkrePNN4qnE1hgM9/ErQNcoCBmil08rhUuvHZlBY6EnUIRZvKd
RwnnqJ/mAis5X3OpzmmhdrSfmHQCj8JRhWNq7Z/Y95LapGyjtE7YbsiOJjbMXKC0y517UVX08OXR
tEcaVzYxHtfeezqG0goxJv2No52nLCo1syIYQTSx5KbtxGF2vUxqxRVwJGIqQzHaa71xVsrpiyM+
y/pGhxpZb789QCKZT0qIFIkfBGNPtWnrUwfeCFrNiB/TxYXF9BreRxdTBUy8f08hsrmUsVj9lx19
WI/AD+ZR0XsSe7fH5tb3tueBI3GeKCGw54FCql6AQXxK49eYcpeqqvzGoF95+XZgZdwFZGwkFfUI
+QR5OUN4mSrubcYPzhFKVQIjHqLqQfwZbyE+CIOWjqkdky4S0/IexF4PDZUS7EQ1k63akzYpSGCq
FgK/Mp30PLIe0pgP+gzmW/2LUpDo7jR5SVIq78XAXFMUw8uVOANb1+/wYDivEzPCviyCxVpIK+kb
KscfWXszia59IuFov24SMtVnM5IrB5BUdiUpBGXhDq2N6BAtGQvCB77jYfdRxoMkmcPthsigMMU4
FxAwKcPHHa9wk5Fh34jBLcHbVXEsvfa0ygl7mIgzH1KyZkSxG6mfSh4L3EuPLZR92w3Pjlil1pIS
RG2rRk7gRtvfHzwwT81S7HsKt/6eqbA/BzCrWrm2KcjzcdjVImpG/klPJIOqq8E7T6IrxQ1lzD5U
OfJIQfoYOaLGP4+w4eICgkNSkXNWW8Ug9aqplgY6B7IGFb05z8pbL3xL+ZtZWMgjXTcCVeGhrkyE
cB+40QpUGQkCElnsZ2uV1N5MYczpjAWVHjDhtwyOoJi+4mPH+TmCAE5cjr1sZhGbuPRG70wj4y0J
IfsyjoaCgc5iyuuaw+Khq6Cf+tJuBH8ajVcwODzHaSrjcpv7rHRuEDYxRf6EJnnJ6dX+2V0g6xg8
Rt8CiGbgsq8JW4KD2eIdIOz8V5CYNihb+ZEDr8cM9Y3hJkaZUdY9gteQ6NealacbcFwy8VXLMgwh
Ghmbb3SdrkG5U3DgQgvGzicSWlBD6BXc2pIHSWQLHVUvCPBTJZPAhX7WntUjPfmivT+SjnUTrM0T
qObdUb9x+vKlfuQvsD5s1J4K32uxvtqh9UaprjAo9hUKcAw6xeYHAvJmgcK94bfhfq6M0yPrBYtR
lov85cSYZY9MfbUkuz8Bni1Jk09O4e5s42+5QVeq9efBtIjNvcvwe2apAm+DgMV8gUKlt+NOIP0o
kpjmnuJNyDcZDb+hRQIsNd1YBxHMyObRSsbjbk/kPOGPuA9YAmI0Wro6rtpm7Ju/ZdF9w6ioTqwV
ttnYucAGO7U6XU3exDxjO5pHcSWfRiAzndjeXHo22TMYfNSLtw0x2npsAs0Op+So0Nwk4PRWMh78
uqTX1xfP58r6T7OM5UO/mUZkz+VEGtR+YjfMG9qSa//G4kRSCzbu2eWiURnRnftkwFpKYwq6ADO6
F42etpD79rmnMoNe7UIvY2DS+jTNoAwdJ0tnqSaZ2DE7W53h7HrCimZoqP3WO2fuE54sS9xN6QJf
81bno74jnF9SRD9Du8DgbkI9PTuuQr+Mziwg5JmE3bDJtIWAEpT/JzT7oWTGzAtJAY80NF1VE8KR
8Axe5Zab74AHhOqazI+tyFy2uQUDkiiswGHGyPHw37IKaNfmxl/+MK2l11mqDl7J83Ui42bHzpxP
ih9H3i9lC3lhsf5du/I+Z0NIGkZ85xAvXe6hRrubkr4LZRtC6MwSQxk/eIM2TkUBwIxTfuN+EiKh
k5iLqfhrz3Fz/D/kSl7p2l/ytD7rcPAGcRo2OqBmTykiUL3rsHyXL7OTXLjnFUmd+NT+wFnRNtU/
KeB/4ZRIzEm7wkmn3L8EPcs/vAMK4Pm7MwBP3Gw7hpP0zusUg+oB62Vh0GOIjdmlnNgveWb8/Nh5
Dt51D2qbcxMdcexupl+Ner/16gKNFhLQCt8JQM0KgDtTVoGRoVq8AAXrx10GEKVt7a0fb6PO+LkC
xYfZosymvz9Gi2iU+DtTYDljlpQTbE+GwOGxGfXPJ6JSb8V4v7VeB4NFLyX29t+iJ+6pzn/weTWO
bzS7hWE5DbhYhouccJj5y0XuKnmkI1CnZkX4M+hwxilqPBrNt6ot7f5Ve4RzkXOgvDYscftUhzs8
nlafjLMx72hN/JCLFwuXLmR5dWzNJLwjnnyQG4ikai7Vqk254gBRd6x/M4Ot8MGl4BO8Ob2NMYv8
Ktdt8ptCvCLDh68FmMzUVMUVi1MR5ijNvwyXX6yJlYsirpCX0CoDbO1fLRfrQmKbqX0FDGmEimWE
o2l+QE1qO7corbqxaXhDUfgRGGgxb1ZFarfpm6v7sSMlwlp0PUm9j74JdwBfuzzUi1xcViInFqnY
uQD+tS5cgVHsvbWdieYnDAWRT/GHevBTlGNzAVUYjW81OKVeXSb9l45m1YsU5GHOCcDTx3IVM93K
vPQ/tCzroj3JDRLhThHVHHFFHrHomRFtCC3JkXed5AMn658WZg1cAQTzLwbKcs4RLG/vqCRng9g3
baVupVsPyvsTIbhQfzAGnBu7H/MxQEgzc4E3ZnqDnyV+pP8kbmOa9KFdKF/Mxq4VUC5u2e6jW+3y
uMKXrlSYI1kKzg9BSBxVLfJGbAROGRWI37waIZFoJNoLRUSc5+J+q9AkNhipUK2CXzxAk8G08unM
HMlNsPPrhynhsCwrNY0WnSPTitm2PgTr1N+kTIoTdJmhJ0QFNU4RZo6rW8MnlN2MRN24DP7IyOa9
iDKvAj2QYzK1wwX2cv4bWswvDvz7dtws/VNEFHswAdPfYEcwy0VW4C0GIUzXtWEI6nDlCBwO+7z1
ndPdxeGEnAO+L/MdlQGVXsBCwPHfWzUCc4C0kKqOEZG6/swwUhOOXAoSVD6UeRtTSvEjLQgkAGWO
ph2IP6rMR29tz/C2VHcKIBjg+ZE+ZeCfGUomPO1/YdtyIViAK2zCCOSfLbMDSdkMrbHPNo7tUJ8R
2SPynjrGR6f8f0Z83dZlGoh5ewR9Za5Y16/TxBnCyMnBHG7fkmZk3E+kGtY5soXx1IS083DpP/JN
PKOEtruJvYfVwUvLTBUMIWKp6oEwkYZOT/rCScbKZcJDIUpRYSKI/c3fbdTTmlysi73ntuHUOLfC
Aq9/4dKdo59YYdBnWB4c0z0gtY89SoBbKw525JbTw3eQMNQbweQDGb7Q/RXMJI6bXZElep1RUM66
StODFtb2nx3eyqx/zoneyeeTasy0Nkspjjw/fsLlRznTeU3MlmPIKvGhf6dF2klN7/vf8pqBqsJO
/FgMH1Nq2TU6POB0VyBqKVbz/3SAJpPyF1oYa5uE0Me92E4nNokHPfpl5K87FPqdUSFS/4iejrVE
QyDNKtkIVeDuAqiafdyxpY0t8k1ODJCVMQPKu5KUBTfTDy+8tK+YMmqDTEHjTaOIMLsLYfDbmxVj
vxor2Yq7+ZCZfLvn3r3b7MEsBpqgzgOK94Jx5ab4rCYwsdev6FeW69Z/gYZBdHFBCJUB/dfvzLZb
NbIbsq+PvlxbiFfaYpr49gQfZn7BaQfglWtc3lZ2k3HRPGvVZ+gPHwX/Fx+oac2XjTM299kntdgX
W25nleTZ8IqGM4kHvngFLM+FQ1EQhcR3xWRTs8YJVnd9XtKcXmtxAaCkMiA/Qa5u6uuZXAMRltaw
KKPNlEFAqrfAkt/y49UrlB+pUKoEPaWCcoJbXp0ATHttCd0cv2JwS95jGSH9W/z/nMwgnbjqZ1q0
FQN5GUSf30SRHqhr8CPfpSvQIRcR27G7xcF7i6XEgidI23YRa2ydoCdjOLdN3gR+cgiBf9VcqwOZ
Cx95HFmjHyUhZA9bplwhGggfEHe8maQmE1Ustd0gSWQpWQUnCJH4rBH5Y3MB0mX13/ydtGWvUrre
h7kApzsBf67Kuj/76pLli3r4BfmYoq7l0dngmRsIMwFkApv44vOh+/kMqkiV6uh3eySL24kCbOJF
PMpvESrRzFTHGqY1BuBDd4Bsm4gzWWfsJUQSu3VOawFEv2fX+o1tQjUAcxkFaqZT2MYcyT99vB5g
t60KXLY+1Q2b62yJR9KSgvR2cbDdP3eCdsndJwnpHsgF5SlIuNCtMHJcl2/pWlSmeGg14aoHxgUW
h5qmu8ZPPr2Dvfny/tiBrWTXKXxs0xOo+JkOhp5lTZjdrFU6PSHFtmmIpqsnCPxPxElt/OVFLE5r
64iqRBeNWJnLS/US2gEVRAdn/lzZK6AbowytT6k3suYXN+7VkmSD4EpwGOM3vSCU1G8KjIuoBe+w
G3hpOegHiod3iJpnyI/0uzVo8PmGiEiBrapJT0icdzvVKYS4o1b4o9cZL1KyZ51ssBGjh3ik8PO+
3KeS/avA8nbaNJJjB+am1vCEbF9ru4gIEUJoBgZr7qNIR9w5DaQOCnJXm+az3TLVxjrFoBhKVn5K
i2ej8Q8eN41O4tpTW/YuUmOXHjFN5i13CfvKL8+dKWP32ewGjeeZDKm20e90fKzuMhfSyT9tE62I
+CoTYrSMtHe8plLrcYnCvrXvchgKTVrsJ8slQW7yxmTTJg9G+dWuLV2Cloz5eStTpTL1uU0qYyYD
V5MyK+dX8f4ZhWUhKXZbntP8YmhzQ3TJ0+P89NU+ntY0R8YbgNLrod1GSMA3HI5G/vFF7N0HYIQ3
pgjFBoWiSB7eD74bt9l7yWm2uLIipMjDXVu9Synoo3VfakWq0zI/h2FVU71wZfdws87cHB7eKmfv
R7LsG1a+RRtAY4ync/tVJzzdolWXglthGjEtwXSOZgZjwytr9iEesHD+7FlJ2At2wNk6zsd2G7ki
mwLgckM9tn9Zx3D7uCGE6rsl4cEyDoYLBtDFvljdJQLu0GzhKCmqIdzCIcnDSCuoNue0o9CdxbIN
rPyuVgcoSGoJij5PlJHk+SJ3ABVatN9/iHIQWgJUSUQMuYuWU412fRq6ZaSEaH1L35j6k8nxFAtw
2qU02CvCzKt4VsrD4pKC6iod4mnDCchFRhJyMVwctgkAzShIN0HHOrCKsFHF6OnDcGm9KTDL0WiJ
j6C1hCVbKZwVkacllR+obhQCgTc+3gYmgE54e17eQJmNYEuLhP5FPYeaS6c2g3Td/mUZALOEH4zP
lp4pS5+OvRW5DydUTaOXfaBX5ouY2ROcQOM/nRjk0IokKyDyyRRIdjUTOHqiWR2sDfbPmWhyqMiH
hXBeH2wJEHUxGn0ClERCd+IYoDLi995tFUK0TGtDt1gOpzKKjKQuMpt3a9truFHk+sEu0DvUviPD
RvJppoQm5AhpKT17MzdFMh8OZvlLYCDV/T/3K1iD8QwM5vaBG5z3zZOrcZzBPwEvEE3+sFrZnYo+
/Dpb8MVFOY4Fs0UBD0B1dqE5QA32BFSxLjhhsIy2vaM4sSVVDcDnUxc1NCFsqj0iTKVfpB0DfzL3
KCBtu9XTyCL0VotllrH1RmZtAi/8vNG2TKo/uQDdrtWz7JZfCKsf2UhnFGNV5BjUlR1cnhGMKQr7
R78fvSJDlixMqNxRpajscIQPH3VIt0YxD4BeAcl6W3BKNMmUFzSFrJyoXhQlBGWegQ3rrxRUMW/8
tRaGiHwzspKOkNz+8wudFHmBvoaIGzTYxWKYKAKMpC7lO58wDzKLXn3wL7O78QLFxJfwRodvuP9/
a7EU0oSdLdckssWOL2huBJ8d1iI+uPTQqbG6h9IoA4rFn61cg9P8oIbh0YAfkLZMOzakO5hbjxVa
oJkO6jDaHT/BS5Pheeu2HiKgBDRGAajmcknm6HJCzbJ+44NxGiY1/rKh1L0iW+LabM3J7bWHSJo5
MQAkX31bjUBULh8308Es1Bq+1rXE4rQX8wlC9VnsOYJYh33QFGw8HU/q4ruJcmj3J0uPpNNnvFex
5wjD
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 50;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12800;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(49 downto 0) => din(49 downto 0),
      dout(49 downto 0) => dout(49 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 40 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 41;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 41;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20992;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 41;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 41;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(40 downto 0) => din(40 downto 0),
      dout(40 downto 0) => dout(40 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 40 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 41;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 41;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20992;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 41;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 41;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(40 downto 0) => din(40 downto 0),
      dout(40 downto 0) => dout(40 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 8;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 8;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2048;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 320;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(19 downto 0) => din(19 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 19 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 20;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 20;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 320;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 20;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(19 downto 0) => din(19 downto 0),
      dout(19 downto 0) => dout(19 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 50;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12800;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(49 downto 0) => din(49 downto 0),
      dout(49 downto 0) => dout(49 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dheoa7qy6GoRk6iGRBTcCyKnJw4WEJjXQUofGqUCrTBz9TXbAVyuWPyJ2ZLFLnPZAmbZZC1Jttgt
3sdvH+vCSqcQNzzuIgzkA1hvpVV9ZOAXL5oM3VuRUrz7hnAt3lSLNEpBE6p/6gtJ+w+92f2WwwUC
21rbkp5TyIfkzW065sE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KFbn7tTAdJt5tIuHXM4J1CV/u5oPGCBiZ99rYke40eWUgexxUrV+t0ZAJs8vm2t/6KyPrJ6RzNhd
85vFYVJRpJtzZLGB+iYTXXU42O2ooQreJllQFZGb/aUh+DngKaiR53d7RC3eR62md7GC7YA7Kg2/
koMLbR7YrRJko0/wcNvftUR+doOj512xDuEaJrIAWsviMj/F2TO9fxXGe0HanjHaC/Eij3g5E3d8
q2lVpHFwah8hb0TD12rpE7vS6ZPp/W2GX2uhCE4AHfzii4uEkYoDCmSRTxo27ruqoJLDBK0u997A
Y7PEwQUPVSHwpqHqjexjrUauUjh6XI5w9/nkCg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
ENaxhv/CPhmdw9dS/ZCpvmkAQ75sW2WjIDmxy3qcEQq9fZ+/Pqca+zGebtobkKK0blL2RH7StPik
kJrfpJ2fwBCZMHHvziLC7t8YGcyF+wXLzOHrc0PGSnvzCEnebbJ9d9qiIr8/QmIa+RNYtdWNne9X
ND0P3GzcTYgNiYsQG/w=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
syfsvQAbWS4UqtSx023kV/BtyZAf0ag5qNRKpm858vck3W+vsN2lhK0cxVuyDeNlmMl7oy0/W3Af
jU/lbPHSWbIr2sAhtmIPobNuMnEc89wXsVmtKIahmtBvE/q4buiuN/U1miRDpjCYM69XJDFHTjnu
9l9PNIo8Y9f0j+LzFrnJilWXBEnhNNw/EdjUE7WtVrQ5NDnPMveWrbWZYVQb9xPX+kw/RARam6Ar
rWYa1Wk6ZpFazf9y4jKW6Nx5LzWpKhtc0PR5EEiyDOcxSSQz7BjQGBeWjhp9ewNVJRZFg0Ih9/2L
64RbYKHxA86Qe/ffHFYW40e5BCR6+Zy4Oc073A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AmVDziCOCiswI//oMKbTwV9Y4cyhGqEhT1JnUisd+4dqLyq1TUFpOLn9mF7li+RfW9W1m4jKYulD
kJA5b4eFJOO/cpHbqrV6KfIF/IkppLiGJ7oNvZ29e8H8LVUigdaawOL7IrW8uXFDn3td4VZ7l/0J
enSZ1q0r/gNcCRQRz80QSsxyjtFvgfK20VeSyoWLHSexf7L+rfes9Phl0ijrOnYt543aCo0gu3AM
GLApxcdXgU4TCuDhraNXQM3zRgNiv4ixC/332IXO05SOkgJve1s0vrAcM5sr63Z04a5ISE0KH8Vk
0UDsukCNzKhC45Qcts/BGTHwSugPzGqfdpfUWQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iF1nQIMjUmtQOIrD8A87pTN+7ZsiWnz9Xj+r6hwpM6UwgAecu2jUCfftCYO/LLpDtsnrmiy1lg+W
PUXfnW1liM3UzmeeeTZ787pEdodOHGHIFjqahII6nAliVZteg4pXjco+ZZ/Yua0D+E/qX7hXtZ+X
wsXt38YVsjpzpcy+apfzIOfut7McxcGx3nreYhFCJK8isYHJfWlB1OqOYLLcH/pGb4s1f440XSZR
8PsGKoUQWWoucw1zcGD3Ye9Lg1a/Hblay/0LKoYXgoBmBXdjuRUZKj2yB/c1q8uQ2uatHOy03kKp
4LYjRJWz54HZYCv7uv4xitpIi5vgN/YiPqKB5Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XGpd/hDywwUv3qEUIpSpFU/aGAqGAolbfoqID7yTM63Aw0gYlvUK/0UJU5x/lboCkdq6HcDUvSfM
EtLfDZ8/XxBxevgokJwml+QniFy7PDMvjE0eJeqcG70FZeirS40Zl2KrUA3CjGMj9N34nXLFVVZI
67050hdyYTwKO8KpfxKOF2yDpNYzUZs5HA0dpSkO6mSufNtthQLI1JOXRRvEIuEs0yjOUHxI+Mg0
s2QNxvyBgOqrtiEUWSW2P6GyBgb2KS6CimKcv3HQqmHmD+LSYXyHjnRdZj1nsfvdeuZTprGw8cQA
3eNDO2XG76mTmc1pvu4zd2SKBW8reuxARL7DOQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
txIYBGYclM3WJyFO/GAY6iTCGrnUvaBWMRrewSXZS2VCcKdaSGkooZc1KcOMcdAxduXl2PR88DEi
oA4lOnikzd6dZKQunJbA7p+ze4GUE7VLY2+Ol5+Ts1AmgGAGn8XYwaw+trP4hoeD+VdKRRZCenNU
4/7UnBms41jy1M0TkThv1lqzFnPu4tOX1sUOKas07WQ/6k3CLqv6TQma+HQo1mG/OA1SpsiOQxms
vKoPd7g2sBzHbXc8w2xrvNgMvt97kNSOxS6fWeod/8O+5UYSlU7OCt6ponbgPXJa365II61l3/4a
3sqnka/RMhjkinMs0HpR48Wh1uDgPFzwmI9aHUsvKtP14DDdz+TPqojEgT8pdTCOdoc9H0DnAQN6
9ft2KqjfUJ5YZACEDZ+izfLWob3iuuBJ8YmOjGV/ZMulzINgefeD5awRSjwzx0z4Iy4lLxoC5t65
bnWFxnX10h4H0isknHNdxJ1RPesYSLpI360LHACanMI59GUZ2vApLAtQ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
H/C+3tbi1GTKqCxcSXccD8ddO7CbBTWKEaKQsuXAyRh0UO88wtwBzQOlYtOrF51zB85n6YhsaDcS
J25DMNfjhsnDtTzED+dirm+l1FNsykm8KfwtoQfLSgYZ3onOaOpzSaVy4kMEeTUhTozpWODl32K7
+r62PPCBtKKnaszI26TxhTdfv6oh29UtSy58AAmQXv13nMnFvDMfo3w18e2bzT0+Tw3Mzwe6mrRw
LVkRxSo6Esg8aIpqLuvsEg4xtaSfxrcfPLzcvd6iNkPpw3mzzSpJoQm6ABjBA3DM6RTaghMuDcGg
fM9t2RmTFaJZ5TXN0GGYtNkKAexEtliN/lKhOQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 153920)
`protect data_block
mtLwEPzzo81EJYPz0W1mMqVdWOkjeYZ0srJ2TfYOk6od8t+rrf0CZ3tC4RNfSY3Ogg/8qrmJ7gWf
x/GtfkWq1En5arZohjbdwAozIiWzRQVKx7o5D96OPsVFOwj6SjyHyCP8w10AEfYvwIAXP2tbB+Kf
1ck6LahDr9P+m6iaYQ25nRlbZFkw54VBrgLyfPN3rsgbfvwY6lHwo56giM54BtbT+S+DRLPIyNST
LlLOlS3CfKNQ727ZLoKAbJQfFHHDcCeS8HiyEvWvd3rTfDEufRGHSfoZy2aFG/HAur9JdRVXzrVN
RTrBie/XWz5B9F8PKMaCl0FFXKOwGV4ovOUbsblYxHx+UOZ7uPE06Y0AiBI3Ohwm429OJfoO791t
pFaYNk7DJA4dKEMs6eH+jvqjuirQ6yfWUz9ER1YTqCaWND8A1gc/XSchS/tE/NAxAXWtbp/DMIle
gdQXlIsOuVwKSli0flNg5BBTq4bt1FQgXvnki4ZgSa6poHz5bbLEH20nUKZ+zB5zEN/HigyMw+fy
9TZ4vJIeR2L0IamIMhceuzzw0n9J05C9jFz0fFr6xfp8lz6hMpgeGhZ2NQn6VcldtmTVeHNCeuFw
F2OsuzlNoTRBqY6L8DmfwFfhmxLImXZNzw4JvbQPc7W665BhJJUcfR23BroVz1OM8uY2frQHF/pe
CukK6p03jQR5ZOcx7HpHlPVmDKIdMJCmiWFvB7pvwmKDyh9db376iTtImzcy8HSWOYWAKfESWgaH
BZZ7MMsrQ0ZY+sQWIvwIrEsdlrwnecvuydtwid1Jh2oxQdv31RJwkMJqUoHBZBX6SRRXOWf9EDzk
t1DZQMIaBvJe2s1EJFmtazofEbKttRnIdPbgVpqC15l9reBUL1fgx8OjqEHl0uZvcWkmlHGLOI97
HieLYFNdak96HutI7aX/Tl8xP5mNDgspYoHRAvsV6zAXtEp4DAxlV0OBJWdCQp1PxEV3QnhY8Ave
LXMZFj3Eq1VFSEyQzeHzKrKza7hBxOvzxVJnta/A22qc5Tm4B4bGxggu6wXxZQPnbNTe1GVUGRAy
7XbKKT/Ohso/VjoArZrJTI8b9ldxnIk8FzmsISMMSKePMaQrez1MIHlB+pgQFGphrH1r3fsZT6h6
zRGE0CeVGtq9cZYDhtJHttCTCLQ4tL91Km2nT6p/viHd4F8h/I3wTQgAwkfAT5zeNSuG7gBgUkOE
1c3DE7lQvtBqeB++HrUOsMsJg1y3SkZbfjYIDw+9I5fPTwCAHrbm4eOCz/VNJemfPoO+FmbtTs6R
VXiIFmZzIWz9SM9OR8oqjXjk34yafgLTjHe4xoCBgEQ09E0PmP6JWOkGtyQEmRR+SDhLybaRrgsw
EPhuu8tP7O/vOp3G/OXQWI+yenNSUIaJTjTEYG/4r1JF5bOam+yRi7vb29VcRXXF++8pcNLzKvF5
bp0QPvhr8tbXcKspVFmtQ9iFx0CrXw2WqDPAgAmkkJNsvMuRRhHhF1X9yMfb3ALZI8pP18AvAiLT
pqWKKVvHEoFDbyWkghxii1CTOOzPBgjesSg+HeRLUFvcX8iKYoIhYTAv28069CwNrQxdVBtq3tWX
xpUW8tCDmspA9BOWDfVxL7WMMURlF0OwKyyf0l4SjBV2zr//VKNPK5EnODU8CgGWc7woCTSoJ6uO
8vC13+vqDI+98GwyFvraGLNNVak1g/eFw3rmspIKcCJaZtJ6URMWy/kFmfsfF+IREcPIZ1yGpNHx
SOXHSj/ODzl8dlFiTESndevTT+72Nr1fXaAVM6gCAyEjMcRc8ecx0E5oVtgPpLTRgkVAiW2shnL3
wCmG4gavohEtEuAV9S/wqtl0VEJaxRmsfEwkyQDUYqQOITqz4zeArtR1YK6FtqjPaRciImgMTdOK
iMMEXHKCiauCoH0cUxpC8Xn1P+1qOcw5YO5sjHU0mFLYe2Y1ACDmUcx4j3NEwBqFoxcT/W0iQLrK
4wpafgWboTJ48OqXwD4N112cBhyQIbe0zILcI2WVzuSvDY4iAelQET1aBwHboQLa+l6fgqs2wvBF
GXq5vSjNrQDJLl5mDTz1XIb++kC7NalcTNa6Ey2/FZ1EMkhK3KFx/MW0WBtfURvrzJqssoVxRKon
mikzeyzTXkApHEhDHWuHuIyreleU7KgVleviM2CJFKnxoaw02ACqeTd28DarMXCoR9VL0ppKxWYH
yJNutgAnYOWk4Tu7/7mSEyQ3CtzSUohOZVbc/p2fMWBTn8KOK0UxexuPDabiGa2mNDruqe2u/31/
+dq3Nl7I4nK+Mq87s6jqij5V6vv5ZxBjfj1lvzy/zdi1MU19tBBs/7gPa2cgyu7T6X0mh8Vd5dge
bbT6NNZwUDB9kKGBfOIPtVlXpIOAXJRrzWhqSvrOM+f1MKJutd/lW+1Bcp6aXCQHRdN1fIkGkDk2
JQueMGaxd9cV62OZZS4rohZO6WArTrkUDVyLs7PytgRITRidGMjChpmBpB4lXhcMMXVUS+ZktqJ1
Bn6jOXkIGjIiwCRyp0DwiLGYJhsHpw44zWG+HrPkN44BWXUZ/VgRVuTm08zt3+Iebk8A1+2mZgbi
vGF9n2oSvkWNWiSaERlJAgXcIt9A391dgvVlaYFUGxF2vYptNtNXghOdR7mOWpo1OVU3h8o6K0xV
cXh65UZpYp0z4a71cLYeF2Sj7kT7/XgSbVEWcTXiVU2/O9OzyfKoS3vggQLKVQaV5MK4skucuDzD
k0PzYfDWI8QLGWcqHo6uq5qWqcdgkv/90Vi3Fq4yBVE2VCluNHkaDwKdGz4tg9yoSD3DdWMK9ZOw
YYp7MzgVq4npa8JrelmXJeAo82orz6BUdxNJs7CTeI1d/ObjxUmdDgWGeYDziUZVs+y3aHGHfbZE
+blc/n6gCnBoMVEa9sht8XXSNI4YRsm0f8lrdAK5bm4JOYyENzlW31BEMoMKySQmAHcv710pqOui
Z8STH5FEYwp08/ifxIXDiSF43gN02XElEK/eXTUfSy4jWa2J04zLkWuTpP+nBEQ/M7dDE2Ww/OZd
k5dy+Al67LqWbv9yMvwqbOM3NVqYO9FFyVxkSwEG38CZnsZpz3TxXxsfHrYGsErjW53ngd8iwJZ0
VY3DerFF2QlmDr5tCTM1mAQktwi3Yt86Fcdq8wDCaHfliLQeMM6z2KSIgDVbZ7/Dfwe4utgldxDv
+tq15RqIxvS/xmiPoFp4tRrbigtX9toXT385fOWcv+NfWXizOmoINu6/oPqzH7pqYze2i1oadgcY
TGgcqTXqEA9rfl8zSNO9LUzMBsTz/kqEh49whhlE7KfsLGIjcZjNCU6cwF43RZXZpam5WmM+eRvG
1qNnyhcTcxr5y8bOCxIVeLodyDIJcijwA3kpXoO/021hEdzZkEjUBbmYVJZ8owRrWxqV5hDtVRka
+/Oddl0TpQGc1M55pzt9cYnBv79+gtlEULM9bPsEXuLStnBeCh4nWGUGjMXUZEtyBD1aH61C4ZmB
xI0nj0oE60StcucllqGlwY8XCYOfNSl34eoE7iwkXlLjzPLoKExmJxKoT/jDWxe0aUCfO4ooMqiq
V1/yHWtSyMfnsDVRu/0HtxOeuqI0HnOrzsewjEzrR0XVkBysiuPpEYLoH5dCO9Vh7IZahJhzLZwc
LpE8lUy/HY3QbMuTcAeWDv2A8mXOBy3W1rEytisLjRRR1OykrcyTQXfbFNoJiuXssxRgBf2IwkGH
PfkCWAHSRrZYmQm8y/0iywPLShrnhax/8Zk9DFOaIXIY3cV3mQOX3mKrURDuYM9mOgBwDGy7+nxz
8WqA0eaHNW+NjwGzI/lMnVGFqwh9RsHAa5WLSl1Kr8epnC6JrVFZXITeHBzwfSFE2t6X4fjIesRp
2kb+l/nlKPtgMMVTB7csYq6UfL/D87aSsqlwZifnlCINpoBlNYQ9a4EyMmfbKYfA2Z0Bxo7fB5wo
cNiLTrQI0brdI0cOdE+syHH9N5S5DZkT5F3fVenhRHEnTqWvfKIA3LOSXjQgxN+cjs0KTuUyv29F
lYAhWvzVQhd+ED9FWxfbY/nnF6z+qkHyexF69SUIG4BVLsV952jqL0xEby4bdtFIFPOcF1YtwUWo
JON/W/eeI1mhFgUpOUId3aKJe49+vL/i9OdlJRhUkSBVc6c1cMLDCZLzJD8bka+RJxV2VBehJUgB
Y2IJBmPrVvQvt01Pf/wHg2Uf8g8Bwk79Q9sKcv7E67i9rHY4zBypvW18HanRpZnq8YpoTm+dGZEb
zMIMqRobDbJssSse4k9YtSqWLpubZFAKw55UkR5/Mo42iNvz6NYKFBPW5yvSQQS0mSmT/kNYZA7w
gdu6h8CGU1f5nVgTzy7lhXCrX8+qDoXusFhgbnUvXmN322g2xTFspS0RUAL9Mue4auc5qTkuMrIv
R6QAlW62zbZEGzZzuROdIhMsGC233fAbcsumebsO93firUmIQTr/421RylLsA5Lgb2r4wA5g0YdU
RfKfHoyYlws5V6H+ubeqdSAEnKNmY6h6ii9I2rYvDY/eOwtSVEpa++kRZ5WYj61U1UcU/oXQCDvd
Ld7d4JZX9VHfhHkleUMxOFgAbboJVevBqPOSFGKGO9lT1DkT+hIWoqR4sIl0Qh6JVFWP78OSbqt3
dfGqm7eNLdQboUWS+j9BNElHNYMlhRVBoQgKLTwVFd0zG67HfPq3Sc0cC/qWkc9+2c5YHYws7tll
qTXeoMZJVZMt2f645Wu8P3STKT71M3J0QfacbVFHJW0M7ync9wRnbWIEUc+pIjpYUJLkfXacxkVA
m/x3e0PiDutbWtbfUaDBcbCIfdBDaDr1qERPeKNnz+ou0fV9ZFMlhYFK1ZYCHU50zaYohRoaG8Dv
TZbe4BuJvyzzGbvlUzeiA4mjjskgDqYQMLuJq4y7b1VdMO23eUuL2iK3JL9dNOrfzwztZHDVJH7m
Xz7DIeQBgdPAzKrznHuyPbO79HJQOaVOqECyWLIw82zr3nmlJ8lTfcSqU3yUK85ofI8J/zyVlQbC
T9j6wn92RAkfwxWvUybc+iRLffGlq2xG16qQ/PAXN5SMKDPQuUML9nGOYkFmFPLu3qHAGXa7cVAI
7W1t0PWptYH4r/btg3BKCVbLsDVzOhoc4utRe/aFkE3aN80hFhM9OAsHzgnwy8f/c0oci0og9Z9s
XDc2Nwy9NkYL2lkFEU2jM13xOMFwyP6MGM9vFcthNG/PpO91PX91BzzxVKG0Cbb+9/OTMsrLIxrG
HJM3/zlhvcA1dCuQgOjuPmGp+Ad6PZGRO78Y420gWIkmzAFLHh97UPSRNIRksUnVKYf+bwwjzpg9
SYnLN9XRWlg8LHFaEmmh7q0fIDmLEi8Y+G0tsKQEkhhxtVrTAE9OynfNPuSN3v8KM5WmwUd5cuqt
kpwuq7ByLpy/5Yxcs/pR9VGHmLHrwLpXsUE1+Ok8eyr8sDci2dxBZ1CKvUg3Lrxq2DhEY5Q2YPrC
HdULM91JRjWVGeJpGrEvmIl/9G6mGVBnVHtIhnWW/F7w6Y7WTC+UXGpHg6xYCbxvXHM6/6IsKCvb
VJdljI1PtyYhl0L2yohzuCUAjvwepba4EPI4CzoSV7oFk8EyqM53SbINwLCfTKXWwCAZQS/sttos
NhPCQzn9DBFi71T7X/MfB9Wn8o+ZCDTd35QsoykyvfTqiXrK2+ZQNS2cn0ZxlimwDFpWmOxR9bdx
Gdp/Caq0OZ0FMOcd8SPeA8eiaMoUXMgaQvWkmf7mf0IEDiy4eMFZNq6qBjVzHWQo0mgVBnU3x1on
quqKsJ3N2w0HGU0A2DH0YqGZXenkSl9eCwanDH5boBHyyeH3UX8rOkUBi4beNcrk73ZopD4KOU8u
M6+OxZOtD1W8A70qSTg0pFpoBRk6PFuFlSY94mpFZaNYhHYh3OnbEo+cOttWkl+HFMnCw6uw2QPr
mCV7YlsSnlvqfVOt4QY9XMiwzmcyx/Z/rR8IYjWRNHi70/dJOAfwdYl6qvVAP0uRNkxUvjK1h3Td
qHfyIhE7yrGrS2U7XecaDbtBuaFqxeSdIyvdlW5NI5cVpnXm82YVs7s4H8oLGZOLcEwSuqwWyHRT
Xzx+MPgzpsy43dQo7vS06py1SFstghZLj0Z5GPXHfrVXMdOIMydtl2XCHNzyBb2CwJxhXqQ2Item
mHzv5S/6CSVnc9/9C8R8N8iKRmwj/wHcK1K64TqcgP5SUGsXJrx8R5sebnrFSApBZGtdahGUmsIl
4pbaxwGhwDUXppD2hx++Lrm6kbyJ5s9zcZHaRaxMVXzLhLHAlhSDtLbiRhW4JeB+5oJhSF7oKynZ
mDJCwu5JzEvLU8airqDzCwqXmo73SJb7HjsLYMRY1lRAIN3OFqtjSeIOX2iY/f017LbndQeODEAe
oWnhSPqSLzS8xsGyOBGB6ffUslbe72IBoUMBd0hwalrAskJsyvONGfsuGtCtdcKRJiIBqDAtCkPE
aZzD70PWCTv3WQqIDZwpb36I4VggGmca6dDCrZlnj5P4Wwh8JLBNTdyT1rpKDWdotR1OR3sQig+M
QDGWS3gBbWcqmn+4DXzwRPfyaimogF/e+kJ4OCLVoYpctz2PBPDsnwBV8JmsGJmb9X4MPaNq7H1A
+CgvrlHCIa6Cm73I6a9IR1R8Eb9hOfEkYmW7OA1BV/X/L/HLiCuMBBTQ2M8LAiSlsQgTTEUlLyZt
89lxSTXBIJzjqcUg5T2y1enNd/j8+cWdlJP8Mj2WghBQMXUqAmAlJfKAy6496aGwIVFrf0DUNzQJ
IoUjDfZ3ahNUkWysNRfAeZyTYW6IsyczzeXSA9MJvIpjj4IiyCr3Fvw7o2/jrJzaO8FvlpoYpVFc
Jl7v7LgZuOxHbT4rB1ZA2haz4Y7RL1/+F2ylbMXNOneVIedLfebkaxHdctfAX9sMlWGW7NVBLpDI
0yi/s71m0fwUPjhiZLGDqcwF/mqgVVYPmrSAio8tcZRjKzwkIYw752EG0uOavFrvlHD8aKLZsMFr
1KDh6BAk8XR4Xg8vPTleCb0EH8RZCezOPTCkRVLrQ4or41OzSy7OhKYM/hXSxs699Ywl6EupaHXP
omfOWq2IMfmLLvPUz9NGN+9lUGbbzGRwE36sVKbaoAvq362v6o635146/LAToPIb9D+Oq9ojnP2C
seTWdvEuQ7mJNKbmMnLqLzsJZWUTckY1noMesz/qMhRGKC/wLPkXNAWUsIjXjmH/iIPfdr13o43j
PjKt25Qc9Sk4sXtHmGbdSDuLAd3INU8hJzV9lPYusARbCTWaELXY0U1ibK9LQC5YtQijlHBEp6oD
ZIWo7puTqZPNplqOS/vmTDke9fsOM6vCbfllPAcSaLQQ+x89B45gAOKjf/C+aUujQJZwv4vuzqzn
W+DB/WgNbjg6anjPsJk9waRqPZ2Tk7gDcAHrv007xSqodr6BG8xNWIYZ1WrwTbrBraJB5VtWLeTz
PZ+oKsCpB0hhxC9Kkf5QYX4XrwZghFhBF10CN5qfeF8CIbAlJFAHYv7iJLrlLLPqY1ISBV+n9YRo
vIugMWBJ+NUn8NzhTdCANk5lGDMvedjAdTSmm3ni03CXo0RrmSF9/uO1/4Xj9muN0ZHSKi1MIzcA
f0jgNaN31UdczSQc2W3bauvaDG9SYoAzpATcvoKOPaAPXcdPssCZ+i0u3lkh/NudFtYihIMHFQD+
MNXNXRzOQCQCTJtbrDw+OVad3K9sCV2DhEh179SHE5hakGJCpEJvzJsNCZ/o/UzqgT3rJfFqA7jE
Q9QUheuiTIpBCZTYBGob6sj0FSUeS0Yzas+wOggkNqQA9rA1gmHv/4H2aWEGciIYr2G1nCR+k9s/
MHolfpoCnBwCu1QLLHUqncdUyIuNFIBnYnwU3qSJpZqE2p88Smy/Z2LNaRuEQ5zYTXNGIUw3zuPI
za6XKzKz5lhvrPnIJTTnMiW2J1QJykwVeg1VF+vzF9CxB2HKKMGHDk5DloMYKSFe/dWmlWVkmGj9
W7RVIZufr8BGsmB6YJgCc1pXArncE3mfC9BdIWqEFVCvxTSUx+TX2fugVirz0jzvK8OVo7JA/59b
Z8QVh6gDe+0/ezg8hccZoFs5H/s7kbUwnDpe89eMExKLKQVX6bXJJuBTx1pytblMC46OYFpPG303
Gwj4hHQVuoIgPvq0kd+YHKnip9sfow8lpMrw/egxIxIp+ky9XdH7Gx9O4uMt1H0RMcs9NmU4SL/l
uj2mNSfZCFvOttvKph0eF1Sn9doHkdiMnZNgEm25uPv0aYS9JHicDkmk0Oo7PPRI6TWglGqfdt8v
0ZHFCAfDw9q81E12/kFacFK8pRvonV6J8Dgz+P1dgfIZbBNW/X9wM8Tf9vlAw0Cr5H5cHmScu0hP
3wCjOqBVzCTXOiGLHDPJJan4Y257z06i78CBQPa36NV2or+dZIhZ22Sp8kD7AQhQiw2ettq0kJrA
oinroNB99cFga2BCaZzjk6GCk4QUWlEwJ7+SlcVo6KPDsDbsWpzA++NtaN6yD3a6/5zdbfQa6uXs
i+LzwTXKWDx49mSO1aExDUedQtUVxGe9pKd/ZO92VX/zmlceADuSB7ule24+L2gdWXcI8gkGdP8g
0wEEBds3a1s0rgdB+fSgHvJPN32r2Dp+LVXl+iUBfLIZfpnyLgIaaJyqcV0AqYBD5hHbW2mmrvmF
GXojc34b2u7FduD275hhVRD3/eJaUfNdgvZaVDaxkU+MDt0MsHkdc0Dt2BkDqll5VFTmfOUXy5Rv
2B3G3OwG4cr7HgDPcXsz2N/pvoFlMhAviuDojxITWOcd5ydO+XB7Xdj/844Iq9mQTogUWhMbunoH
Ug+yc3DF3+ATLOkn9KajBmu9VVhDBUpeRHvBkAZ0y5zL/CdvEw35Li8GQxzssJT/MFXZ/WppObjV
xpN3I6ir6l1FcIWIe9zj8RlSzFeT1X5Yv0vcTnnC/83p+lYRaujxflECc5PVTSAkytoAIw6ECgqX
EZqKey0L1XZiegV85iqz4UVE/hrX/9hwVruPQ3lBG418z8LJbld/A3JcVr1j3GJR9pArBSz79MLe
oy2K/zwAczWhawoNG8BH5ZTVDobLstbZeCo13ia3ff00gwtB/cnhL6z/GeesqBKrzFu46MxBeh1w
LwDSMaDlCkJFpnQpGExJ88gnwNAUfHTxmMvdiCM56dyQSR/ARhMnTXe6oW+KRHq42BbukKex2w2p
7I8PoGaYbyjbbibWNA2YG+Go6GrpgbFMR/9/MBJqcgn+JvFZO3MpOuKzyvyn/J2o4UHPwxOJRxNF
RANqJz5XKy2CNesFMDav5khvZiJHIDl99QRxlvb6OaThpCoplHzZyT3PB22iOWVu0+NKt6QFEyzA
gZ+QnA+tB/9TcxNRj1rxRjk0D+MnHbC4u0Jqn9m1r1ihoGVdlSvqIlf3AlACE2HU8pLr1k/8y+X4
tupA0od09Vx/TZESx9NZUVzuhyTSWucd7RR/g4Yhu7yfRsjbtCdTpKFQV3tte0Tjf5EzR0Jb90OT
AwDfiGuhokHriALBZAUmHSuxtk02Uwun2FOXLth73CaCxEMbu0yRQTLNDFeJRmGhXvqh47JMcufo
A/PL/QNeZC/iyPts/IejFIVhDbyuxP6LIOKfNkKdZWlapvGdOAhOib0aMcoPtYntnbj+UdnXKm9q
Y0ZOzpT/GlSmoDyktebcr7j2VcFsAt/I6nRbQwZi2pWECPt9z9KZKRrEaM32gXyxwbR8+1RBGiCT
iBLpEdBrht/hLmp9zoXPvu6Dv2mGHa4ClaZisKVGAWKK0ZkzdirjCfS8nfpbcSun27a2zYZ3jA+w
CM3cYrCr5B1bhIXcCMstrDoXyA6cKN6RaHgCcCUOxZ88db2BNpOCo6ah1c8gYg8FJh936w9J4yQe
lMn4ALYYdEk6yk3rciFYS2lg9QPH2b7WY1GyI4FTfj/lIPOUsIiem3vsWmf0FO3gf5ucje/vsyXP
6UxT1CGHTuSN8/zdVmHUDxwgGfGDhSQ0NTsAKF+FXBk4eIlSTv7dGTkCLSpebiJ6vsSufQoG2bK0
uZiwCLXF0tbyuR0BKxvDWBE8BomWUoYP0w6Hvbjjx/klBV503q8vEtVFl8Nu8xnoHI5SYzfsOWUO
VN/X0jn/2Uj0u5zAs9P5hINIIKLN2TFzMNyKxbtawcYcqmQ/8k5jeAzOFZrUu2NJIxyq0JIeV2z9
oExIRlbvRakN79X+FVJCOjy8JBNN+7SfK0MBFtuDFsJ+wbGJHFWbAzqdjH81YuAFgJ77Ym0nhGki
DTUfHZeC3EHlbsTkYTQHn/4DUqyetxqgvlFYh0ptLkWOL9+2c5kVJkxiZciwLAiR0+EAF8fac5UG
VPkJJgCOeZtThL1c7H28FTVKQKgJ4KAqDqY/5VVC9DqmcLNdqSPkN7+HqKvsZhIp7Z4s2skIYJIs
CbWuohofC53crIDrhxEJA3l102KoxP0qA1lJ3PinCKGBrSj0D7h0eurubtbNh/So9ZyqGtAFV7SP
yNmEZ/DauTTm84R5oZ3lPGBQjyeOSRK7Jr9Sk6/cHoXAKeM07+rRyJRIL4O0Jo2z8Ikvm3ECza9L
SlqcJyEZJKmp6k6fP6BxCyK3v1CHjVMACq3UzuqFQROrrz/1c7jBw3jRB//s3GJmmMmeudhDIubS
xbP8Zhs5M4PCnOlIRISjbR0EG/c1FFoDQdAQ4yXM4SUcJLnvKPTb8XVsNTYsDnS6qQk0u7wxsOGy
tyNBZD4NXAG4dMOcGwLqp0ROtidp62Dgqgy27gbs74DcXaRx2eoFNCGuRwdjXxXcbQ+vvg5wqrGu
3063GUbHNCwDq9B+kF7bqr1cCIdGFtdQKvBi8hM64yBp5K/PplfkqTWuKamANn3YMZTE+36+4Wdo
+Paus97nXvvIy2g1JHvhwORAfgx4ZHYJxAL0o+YZHC1YZSs8IH09aTQlrjFu4QwLRocnfJwrvH7N
xHo276uemC/lAzDElU3jHB7J7CXR0foxLbzxr9FI3yWqr3G8fDQ2TGYS1KP+XusDpaoFHRM14Yt+
KpZLIIaN+HA+qBgCvOSbUvbZy/Sk5AxEjB/bzaBbWdI43VSx2t50lBzQMVxZyySgeheEOAGUejMv
KM/DMo/CdjxWL493hkS0Yu4vkQiHLazYR3DrAafHwRhSe8QAzdYVXGuG536pOIlKIsyGD1k/lKia
cRxj0GYNeiclIC43Pu1G1wmUCjRK8HZmOeP+aGb3pUi24uHexFLcRwCxkwqNvibk7gTeKhOCFIkV
5vAAnQNLw0OxtPqavs4wmSR62T77bdQJ2niryqeDx1uVnrosvbxfrpGeIAeJXpNdr4tRxP0+ndQ1
skJmoGIszH58Pkr8uwP8dDhkwVPWUY/Mcquu6OvY9qDD/J9qSeczI6kxqkVywR1DM+UHk6PxOUfA
9PgKUAqjOp26L8nQqqV6tlTKNcpmicPNt39R2p85m6q/MUjhspzQlJnIz8X2Vq2B4VR8/1cREI3O
9uYCuGgCiN2E814gSHwbcobcuy/Nrfl8ur/7enK227IdsliTyvDsclrcQt9YNXOaXlIssGUc652g
iVIS1q4dp165bhjutq3VaYlT885LX5GIpa8WYv2I0X1xKa2DiAFQPXzSX3aIgVMhD+thLJIdKZR2
Ir8C94CSgcigRMTEggSefXvLHtlyPwyGgsZY6IhPbVuoT/emFa1vyDppMc7dYzYiXz8Jjyzs6fQf
YbAN/5WrATd84JrYG2K2PX2NI3u6nsWj8j7YOwJ8hNINSBtrCyjcN62zRmc2Ir0Hkt5iQCcv32Ps
xOw5ETGoGwocOMWUHJ4P4SivK7/6SKlzH4MejNW2FNjKB+D4Vi0yszN4C/teqG83XubRyqaQerTt
xpADTxpnsc/WFX1EycXMD/s0EVS2G16lCBfYMi9ncBcvy2XBGWTcSYgHqSp5Yawe9cfi/FMcz6TF
uaIS1a0UqYAV2Ip9JrtfsEFW+9UdvrkSiVwyL2RvHhg9Hm3LuGElUQ/VdhMi4ReK5+qHD7vQ2PyS
e0KTKtNp1S53JWsyQco5CfiDWnZTvofFrBUg5UzDFj1EQtUNXaci/mLfZlm+TPXB7WBzwQRVPOwo
ermL0b6iXIqIAQrmnpoj5YUD2ulYfVBs24eBeP5D9cRD0UGA994SNRr+yhG0yS01E7zxMWBgu8Kp
rrBmCJWzPafFhjgRG+OOKgw/KxJ8QLI01KAWVqJDLMRJj8b3q1Pcol0FkAW16cuxhz4voA1nTETX
rtyKm7xlHI1dM9pw/OB0Cwww5GyXUe0D8+o0QjEc54syEM7iEM/FSomd7ZcQVGNU24Es2HarQgUu
Hb7dKnCOSwG7IvPL2PxNe1/7A+2mllf6RSEnwl3qb5wuog6t9+9D4BJ/yPGcZjZCtwOJkvpXS82X
hjmcwYQRpRsn4cvNbNRqz6eYVDen4y0WhzMx3ACjK5Va3Ud5omAOKr7uT3y1JOhJbI5EnOkgVkDQ
HOK+0NtpLygS5oR0Uug351w+xD1GAkpJWSYch0Qh1/0EAr6aI678+rgA4r4UrJuy1zidsrjrwrgk
8sqqrU47SvUq+lGqsMvA+/LjLlBLLX+sL1dlsypLS1pz6nG3fCn65ece2VB/AvuI9bUmbXgka6QE
4zUBITVfw3Hfs8pNr0baRUvbKOham6AkjRoxuOKYlZeSvohQMSG/gHo2SSU0aMgtkd/NAtPJT3Gf
JTqYmWoioRe8gqRWZENlZlV2bf2qBl3U8xqHN7O28nlm6Q6If98E8kXS01LEqgLUP9EdT4GU9iBx
02oOR3No+SaFi6TWdmvAseNPZ+Tm0T+DCDImoA+kwtzUT5q7nR+QTgYVQRng/TdPLShPHUVH8iXS
kFuhrNhqz7cnXXv3jVW3bjzxeMiAdaAzUZipPWO2IfvqOOfarNs5IBT5snro9DIJN5GeC3CVZH0O
IJAu6+q7gsy4MUtgrodTr3xcCr5Hr0NkozgjD1+gcHsEWuJMRO3BQxBFc+bLaFPAo+vi1cye9zCM
+gR9INyg7xm2wHXYCYgTkTwGcqiUtS1jI+czR11h6abIOyt0wRLjLDlU1UbpiCYarkXVSebPqsIR
rRKcFmbe21UOLhcy/znY42mkahLrznwo3+T7D/rOS06QeC1NfREoT75NyJyHtpNBfF8b3CmV33gA
/Q/uRsDmsP7tVSeI9brX5cOltyEswD+MfIPEdd428iho4OMBlpOYnKEuPLmH19FCZvKdnJuN+yOK
YJbHkACGmuhXZ8lxCkwcGe+nE2ep/5H7H7z1jtCg1RZ1otnAb75l+TAdoZuhW6ff0wTSi5PAEzCh
4F1bWaFRLkURsCWd8jsz4aZfHgq54yAVCHK1myvYRiZF8oFZR+v7rDTPaB13KduhvSt6Lpox0Dg2
zYOehiA+b9javPcqeMvpM6Cti7yOrezAnYBv4PdZuZfwUU3nRhDca4oXYGr+iwHTiY9cH8cW9njG
Hqh7o0VDAAu+TR0siSdPnAYcn0yS80Yk+HQxwCEkKcqXU3jYxiaglW9A/fSBOmWMLwaEyP3Mjgst
epx1MFywy17x9I239YgF6IrU/nJRHnSFKcNG5vwiqD2p5UHMPNE4tvAMG2DEwuxVpLxL+mcIpL8z
MOLDucyBWODNYSo5V2czS4qwGs49e1tQIix5c9H6ObYlskk6N3KdKlFnpuSxIMuB/iwZDm1FeHxd
I/FjvoVy5pEekD0Ch/uhyfgUSquTl+MzBJwE0Crb91E+cj9VGY/gM1U/Up6qBgJqH3Mm+ydj9DEs
8Ic1L2kFjRrgBL7KEQAb2mkK7kpYQs/Fe3+5Y9Y4pCNvd2zgfMZwTiT/iPa9AI6Cwa5okFAv5axg
s4MNl50buNrVB0/Y5bbTVM8OGk3J1Bg3sjfeXM8cMYnpFmuN0limwCwFFCge9VnAupNh+rdNQ0eg
Eqv7+9euB6QAqxyIytfxC4y1DCSMPr5txklFd6mzFh1aSZahL6WIqd6RW7/vKitMehllMWS6fPZF
rLilfZ7baWckWBE8ojJ0rn9RYGDOWyz0tb/J1pTzAWfrUf8mRItzJ7PlsXTHKwuSw6PAljYewjot
k18xi9yKWxhpqUcX0CYs7EEBf/jqpgntNmkBLDHtMv05FpCP670XoYapGCT2LH6VIga1GTK73uSu
m8Ki9zC+S8NeL529h9d3K8J81FqubtOsQCBmMsTAFrMqC5RFRZssznPe5AONyp6GsgdbGkfnvN5U
7xx/dOuZ1YDhX/evXSTpPLdJ/rgVSYHhQQVPk6d3Z3RGj49KALbl4e2dDIPbu4e4noGdn7oR7Ndu
p8xvzG4iHDjlDoKYkh9YIkJezSo2uCpDQWJKQet2T1Ij73bKVhNAelOvKi00+Rbc6E5hX68TGnt3
RBFwnlUPX52HdqdPIJxioE5bQXko2W8N81epM63FtZiOj9Hvuix+c9Tq9WI10+DOq8vgaTfVJHF5
3dXwIplIc8GpPhu5VEM4B7klPEvVbRyBnNCbPLPepa0pymwh+pnTk0hY5zUI2RwX+o48MOocS8fl
qmBWnkOaZqdXI4pTGi5t7EgCfh1QOnJ6MojcN3ACSM9m5oCLILlYOTQ9yo4W6kQixEEyMvBMFEoL
fMORRAK7sKwfd41XbnyEvnOYt9MyOJyOnxsPKbFissQ+K6prvtk6FM52wcft3nC5FG2kuWWQomnu
zfBUy6xRpFss3nwrjCQ5glvhXKN5mUXjSi3vQFJ9/HqzYd1mkcyNlIJsdpSGoyfbnjEfmA23Nhe/
0DFFbT3f8LoX7tHok07cJfYpAdvtP012r26HELACnlc//bSSzWmC6n7zTAqsS5ut7sR0n2E2C3L8
/zlT+fjKfTyW/5qVOSyDNHytitLzdDwM7C1wg5dnBAunh8qLpzmmmntyH9ZyAHUkcAbIae1uTWKz
A+/mQkcEaAgXA+nrWCmu7+TVRGsPxfhFoLZgzOH43J0IzzHaiT9AwwzDV5YPUbGZcDR1XhHP6JUZ
RdllGngrbiihy1uo5KXJhmw7D3CuigD6Yr8ZXV8AcpdF4ELSpwLAVeNi3NuToJoTYAdWDPeqigaz
YWVqOkTf587oEdP/5fcGVnahM1bhiPxRdX3+i7bcNGd1LzmUYln0Q7Az4am1GhHKZVpE+Axd7Jdq
Qjey6EvmgMFOiBXgoIGCk368icgtFTaGhE8VVSnOENE6TYjvLa91iQLC4Q5KdNbAMbC4vB3olnCX
LFKBCDopnmkILXs0OLnlyReFPSgCS3KsRfBTE4FUH8Q6omhw+15r+ciM55riFPhPPfEQ9UIo2XEy
LupON37O8/dbGvjmIRpL3UAlK4a+04JwYMYVRCgv4ah0B1PKXraJrHPz2XOfTOeBTrklO2i14xX4
rCfn9MIYdtvjPK11efagSUe9Eeu+BX5Wj4gWXm2rY2QpjHwmeHiLt+8onngmlIJXkxBiR+NK+Uv8
nn7UivmqQFcVW5vhjax0M9i46NQAVsUUkAF72oh/3N/gnyIbS9pXT4DUQY/ghnTjBSMfnQzXfQ3b
ijOLrUyOtGY1D4yGXuvPeC3L0kJyoOleQlV8O5OsLs0Rib1yJrqoBMnAmwe16Ctm22oHG45OLa/l
nK0W+lQ7H0BACIb8O34100TIWlS+C5x/noiw6axt0bwBYNV2OPRDPJwvSBbCUhxHUWadRfSD2+aQ
yCPbl+ln6jqVK1RrJKJOiz1b49div90i9J+qZU43ndV2y2h9foFhak17kseXP0SgBKyKxyanydLL
s8zvyUJC9oIF9CYsC/z/0a6flpk+vhD0zJWdZp4M9XP/3j3MpvC80NeCRVjtvH7sdyj/sOaRbcR9
KzrXpGhSKV2Hm9JOmEK1uKON4ce36XyjMNosrUYsVRGtXfNpk/bxFF0KgRfnRT54ITiXpxFVNWrC
T78ifkTWZI50XPD4K9aQJw31YAJHKEf+K1LUUJUOrw+91YUHHXAJ/EAUttD38jTKPB8a9IP7axGZ
KYtnYR7Wi34APdKTNzraat/CK3GYX1ArSFqXjuPmxKLf0BlAo1kErqjdMx8OMJOhxmYKupKDx5Y5
RFrN3h9+C7/EZnm69wgmwgqvGWtRHyWaqSs2NYfm7wiSXGx8Dk4V1IOH+VUWCozFiuQ/BUb+Ss7N
yFQb0PJA0bIrfLl/m8YlqLX0KIghfBVPANAw6vZ5mdZgBJ7FHaYiInBYBAtE76nc1v7zXKhNXddO
Xfm1NYGu0vbu//eRZty/6T9H9PNVO8c8u7rieJ7ikWys//VhXQ86pLaFfosQ27SErK7f0CFnmjI+
aXnFJ0B4V+0nsSSwGPOIbd8Poz/hev7o7lioB0Y+9Cm6xJUKy8HpHfHobo2pDZ2UNt38XUjVTxhF
QfIRFGYuoSRWKiQhNDu+xWHPqzQ9yeHk2uKJ8hC+SzmdbLlFddBhbFT0Xpmha+6rJIZfdHZHMQ82
Uk0QViK47vrEUwvt791IrJN4A1hsjkD51/MXUtTFsmuzvO9rFmj/PjnnHoiuXqANIkuzkSxrTROc
gLrEIYZo1KdYvNysW44BdjBF7fQVnZ6wOZ9rsnnhsONpeGLswDiSexSl9uqOsWClcPpWi8HnIx0H
cSQSbLGxe3NtlgSgD3t9gpzPMEMKuShZ8nfG9q56FKCVDuYOXN+jWQ1fK4Uc04Lqksj8IM8wP1wE
GCZMPVduGLfSI3pQnpLudNNeZH94E/AcxN4APUhhbkY85PsDizHvpty/EVxngxb/mOWQUoalv7Ub
KmmMJbx1xQRsuETk+e1iJ+ZtSVkRMgWQ5GowIU7xb1iZJAsKbuSXVMbj/z8DMdo81UQE84FQOS3g
qlqS4VgvcFBYexQjMFGDXDWS9edHSWifJSebjJzCWYYDXQ5NhSZBmjco3cgfznXaC5T4qy4IhFd2
vHYVWKQ2o/c63VhvOdhdOdSxGBxMKs77nMddirUBoAIEomuWw/Wolz9mh71dumrG31cFIvtCcuq7
PNBCp3j6piJpD9bv63tFQwxy3Q6mla0+QKHRzk/Zqzw3mkwadcYSb29PCqguzjLBJOQEtjX0FAur
h69QUAjbK9PdNzW2RNbrdO5jU2YDaFf83ksBi12Kt12Qqn8OoTHU4nh2yQg59gYUa7mnjr5XcuHE
Gh8V1wM2pPTQ0gd906nH8l8C/upmaZnsd43mL9F6XFFpUWWIZsX0VRzO/UfcSeOiPUTolfk+zGON
jUVxbhmPKpQizdqYJB7QZdhzXdOYt7jCYgjiCabKpEB3v5gq9Bgo7r6SnQxZK6WTUvXTVX2cWPYN
obCzFvRUpQPVGGBVOTsyq0NNjg98HXafyp0Iqd+o8WbraescgUC/PaKJYaV1QWf2+JLLtRZrs6xX
mFAHSjwHDGdvBh+KwLo46GrHKbJ6XsiBEYjrs8/m/+F1EcTeEg42PFf1liAJ1nP7PyoLWFDVVX1w
pJHPRpF46ewjj6f1cUbBrXjzZ9lIr/BHm9HhGMJ5AOTFwjKd9Bq1+6j+9fA5XTSepD/AOc5UNHyl
i+xKksBOll4a8+VWMfx+eSH6u8uFFcpz08+54lKXaUZ+KefMV/4DSQ2JmztdX9Rny/klselcCwb4
R41RV7j9GAfOvPZcnDUkZYrF0jhd64ymshUOirK83DypGzzEFxXV5GNNLmVFvBKxtBiExUgV98r+
adSnGc8+CzhDprBr6bXPj1gYHnrp9wW4XYZRMRuT70+MBY3qb8czgwuE9TUX7OC3hC3Ep91M+Js1
S4zfbzEY1Wdp1YPs2hWsjyyoBLeuuq5ifisV1pcb1rJjCAFFEpgmzMINCUhGTFXbzmkqVaBwWnZC
CGxbOIAyPXBJPVtZTYGDRzgkkK53dpnu2HPBLdWbmGKhUvFfnIsY8QUFQj2xrBFJ5EJ3H3zNMFaz
qjYcSQN40yI6XGabhFAWgJ0zSx2GgfspxW08ZW5th8giXjI58rijvrSEni9x/VE0JV1yXWZhuk5T
t72BswdSGUYooXaCKjSmG9LgaKg7UAvXyBfTJFFWWC3VwZWggf1uIWXsEQkKnepCPl+VCvJm4gt6
3Q61xM7f34IAj8jrIaBnk1OZ5MYI9vIozU+nm2QJGjsgtV5RT3q8H/Hwx7rts5xpq+TLPFaG04o5
FAjkAznfj/hSIZ2pC9X1hxhl8ApRyw6Xk6sMw2YkCDChWrJqpiT3YSVSr//5I2uNh6oco+K4Wa54
GPXuyGFsFng3zpzD9nDrMKtD2PEydqzxOfa/kpR6oIC8zNhWAeXFANVboCXfyvTxa5vFpTO4Ldra
oPEBjrBhbkIxY5HXvMQQLBwJM0Qt/xnMwIfVev+mW1nyCBpB8qZvqDTF2ZGdB6+g1FH3vJq6Qwlo
MHH8JkgacqIgCb2qQJl/00ATo6K1ymX92n/mKKMTfshV/68sHHpu8t37MKCpDyerfzWAV5I/utRM
gBd8GAIgnm4tDYvU9sHwf5+DmGR/xLNeDr70VRo9u55m5JgNxPpIwHssDDjbSDldcdmlQq+TW4hL
tcDSW8djhAPKH4Hcj3LTy2Rb3MuX3iZ4aVNArGZvBG2o3Jv3LymX+aYaA2XQdjJ8ivEk8F8KAdqc
I/BUU9eEshI1gngl0WDiNWQLR3b9VnWP2V0fja4YxoOv11FysnIIUIUYcWDleX2nnCWBgiTyiN6l
7vXSA/SROQi1vpr2Lmu/YaXL8squzkp1YIXMMQ4tKtz5dleCS1kro3tUolx5X3Yvg5RDCFIt7CCU
pqd2Na81PKv5y1Dx1waeCQa2BwTGXMksE5GauDI3Vs9EaeOnivCgokaYv+K4AxFNCgFXz9PQrdu+
hrvby+N9ATM0S0Dp0P/ocScZy96DNtgW9WEPyYFttR/u60C9JqfwsKEmfWzSt0PKktmc5Y0vnOYE
PDTFp6+v51FtANr4ExdKrcrWHhQbtZlyK18Upt4s2zrgKhRl+RTU2SeY9kwS5wjy+i0J2tMIoJXX
EiYikWyA2IObgkbWlVgetKCsfg0o9NOPzU9WZU3Q2vsBfkk4H7I3epp7DpyTf4xNnYp0Trd+GhSN
35olJAfkY0pR3/F6NO/J3nR4DIb487ahFrCxXquCQ0541FCJZORu2WngxC16qVJxLbeoV92tPWZ9
LkquWMgzEwMmg02/RtHbQdBZKuINW8Uyrgb0M0JBuIjGeN4NAv/qQEIhw14v/R6n39LW/0B6x0H9
naI6/viR8+vmfaOin+IiZh2I+f/DZPRFK2p2NM1rNmt5Ir9t0M3n927WDKmzo6z4KbFkYEZWRjrW
kTT/AhpLG4WhRHYICQu9ywz2Rke+sDynPEcEpaqyPbQ3o2/Yih/NZd4fzcuWY8dlKU+eS1Y5JOl7
WCBt+ijTNfiqvP7gqHQ6ePd/IyZyqntEiAMNwemfupAD/8v6evQJplXtFa2JyMPt+XsxfVYTfkrJ
bg6JjFil5dj1qjy8OttJn3eFz7xpQt+PtcADPHm2r5kZrWAppLQKUU5k/MYVnzFZWsEPrzaKnOFB
ti4njOIe6D1iL3OIfr6RkmSN6JEU9DJL9sWUL2V9NMXAPcRVseh8LF6ccQIwNRPgNx1/Rpvs5ORF
22pJM3bWWzV+m+QsHHbGYfxiFE6sqjtjtAwPeFyWRqqLKh1FrTMfJ9rukeBKb01c1tr8PS5NziA7
aCV4vyFhrr+m1e05E4Ma+Cr4zs+El3Gn9e940JAYeT0E7sONJ2rABDP5TaDvPUtNCMST8uD7h522
8fVXrQyOXBS9wKR0V8e7v90QvdxMLJ1/Gchscnpesbt7Jd7umwG5LpAp7tW/rcPo5lMB//+t+7dk
ukucoVrrHY5GPW8S6TT2mJuO2wfSHALVSWQHBHjjQ6LgwVKTLIoPMefq+g28P3t77rzHHV7sGTEO
D/0c1ZVP8KJIjQTGDZzRxWQLxQjAysljoi2IzQ+txSyNlZv3NJgjC9tG1nkbBQIOJct59EdrSknE
708EV4tPI9OvvHGNDqdr4UN8fOx8KN7l+tx2H4CyKkHANNlOq8OlK98Pd6lxEsvBu6hJMstUht5K
lC4/1VFiOGYdT4rT5WMVlcWgMgRNpAQCGqS3OkxwwZy0Hy78xg8gaUvSs8LFVprW18qWdIyzVSPz
78P6dWXb0ZBFd87ci8DKEpZR1p8iTMjO1BDDWaNZbJJb+K7Tt0SfcbpHGRaLSnW0XDRho1KMkloV
Jwh1r5SsHnr7I5c3nwvZ+Nf/K7SJKAcYCMpRB0Gj4ZNbAKhw6kV5Y1VmkFqh8lN7hwoxa6NnyYJt
ZPq57jSYG+hgiUNdzWW6XSWzdv938CHbkhQ+3edi/4G73hj+nbhNOqFQv88MyB3JkMiGxLRh+F+c
fe7QHnsSkbu6l5/JFCyYOCXFavy8a6Xek68AlBgQ+qC7ufeLl4eTzETXfEWgKBhuzi1wvzFlArOX
IxmeN7OFTSRMHilk3zQIM+O2aYHfDujInJ/CA9nIftqcIx0Lm5W3zYliR0hyRpY2C8RdN03SUk4Q
+Z6v5fJl9QhtmH0HbDmXFgSeCYsePR7SwMPsBdQKHTgGmNpmc8rqbcLs2/gN7UQgSTxnLF6RTknC
FnSTXvR6xerMhJhqF6CHkEYRouauXgMd1DGOhclXMP8pYle7V0YaXJ0XZInlfG/ZB2eDx5fCJskn
DmFemL9mcoOxsSfJDPOS3/Xxmw3a5wRZosRghI8MmgsK7kEgycD6ZHjX5Lm89LMgW25bnCA+Vgiy
CqtG02to1oJoyV243x67wfGhJgtBOIeGHLHI9m3z1zHMzorFSzgeJ+tVhQoWP9SnkTGuI6xjrgYg
dyWYpWMDb+EGhIuc2hSN5yM8QZ3KAINMVLyP9SW9CYpDHQEAXQuww7I+DQ4EMs9/2PVNjhhsFQ/w
o8pRsjPYpxcpIcxtsytw8CJOBE8flbIdK5ixWqfLwHkfCWTjMmfkxF5uR5emsyLDUqrxIV9KcDFT
PFzjfLZ81DzVPLEal4wTCOjvd0UfWblOhPOv78efyreheWAN3XaZ/gV8P3IfqnwtiDE9oCX1KCNQ
wiyca6x6jJst6e+lMxMgWo+EiXBbDjhAyG0ne6CEVpQCUe82R5PsBltF3QVPwwOx2EbNxRwOdWjy
fs5NAaCC6To0imPJpN3XkCEQIW7aW4jK3I13E8kzT1c+3ya5d9MV3kgyuIi07fFXfjxmj6YF6r35
MX/yKjeUrAU+UCs/ulxKbW4CBNzccNtEnSK6FY2mJQL4BpBIoQvUws/XgAVjO8RKMZWkhe1iVXJP
4SH+Cf1KJg65Fmwiy1FRRhBo0rN3z1jltlvFgULcQwQL8MLBRy8MOAeOCTVCLWbxWSWVOB+SC5ly
ggy/pwjFleo6ssovwr7Li5RCP8u35xVVhsZ6Zt3Jz0AQKlxruKFkGkAc5dg68YYe1PL2fFrSlpVS
ih9h9cBDE964WQBa6bR7z6mHrGZwr9DYIdXia9iGR0mxBU0UcY+GUaYGNiTaBpR1/Fk0geaylHFN
6TT0Ky9gPG/C7s1zH/bzRYjp+xDNQ0EzTLptoU46t47RsZLMEsM1tYaJd/r07v+cNGxG+J6zafv2
I3Lw6KWQZO8SPWHj4Fu/kxOYFFRF+ePH2sd94IHNI9L7Z4YdlAgTD/yWigmli1TQB+T49fLpfW+y
8vle/b+xHVMNp0e69ateHPEpe1aVe+QcDBIlho6uoK8RGNbkFNXh/SJjSyDzKWkPfCdCRkYEO0Kv
Ba1PFKWALuDKL1RdZ+ZgaH90f4YPpeRMbBB2l2mL3JlwTD5jdkuHaVANa2Dph/hJmmqU5RZd3HSX
O/e2+QrZPm/AIz0NPZ3D3icYqFNDZ85or34HJ2UJ7dsetWZqOqkYoC2cYLsGFCRa4LqNy/me2inP
VMSWrUTch0HP/SesoSfTm++qyCjnFnjHvvHoOENxUDTrEXMHXEhEabayOeUswJ/2BnFyIB4mrviP
dThNY+9SnG5nt/zr/J1brNGcEM8Y2Q4aEtrajUQlq9p18eGkMt4qGCyB3FTPPx69v3HDeiE20H2K
WBt49FHDyfnlwfYmdn8IOMWtfLvAqP5v85PPkGRpBnzEZzFNImRNIbyCRYy30K5V1u/h0Nqd0il+
YCpGSyf0pGiLbBfV+P2/Kk7kidr3P/bUWcPJvNUH8mS3PEHFHiJxuefCeVvr9zXyC+WfZHJTad0B
2WVYBsHu4aqxGWTtmJp/pJEpylZTiCka0ypLR9lGqaCwOveMJg/1QOfb8H/d0Bh8dGESp/579s6s
0+O3zNjSfnETruuAHQEpskHEC1iRVR335wFPyyQN0SUAtriPrC52NkKlBBhVUv2heY0u60F4Em3R
dCpYMJqTY1F60dVlg0GmCjIJ/NoAW6b0k2c+KDjfzP3QBA/kM96Dd11FQ8reZ2gFYF56L6jhH56U
19Gm1dhuhZx2UbLWLnmbYRo+8XZyVsCr0m1lyi2Exhi6LJiEhf1jTtebkCnXCQyWqDAVKXKF91oN
yfOpoGeC9/iz5V30hsJr7skPO+vRhPXESmCfpNuqyjB3uKh7EVTyPQAjU+os/AycThLGTI2SDAne
wwNDhqgINnPi2LBC0wJUy/8Q+pfcnWiaN/KnqYQ1diDkjhnkJyJo90/kNSzeZRrLBJzlg0rdHPEs
H/k5TTnnJnNpdujnsqTwHwVET24a3rfoOd1rw1iXVci2wBRc/D7kS52ewCpDgXXUN96bMOWdqT5Y
bK09QI3hxcjSkULm/KqIclPBz5HGcEyo2raNC4iF81lhGVP80hhgzHAbvgTsEulB5u3Zw+85IqER
SVzMLEbCT4W5j895moRWrcaUdceM3gKdDAbI8C9CLhinDF7Rsn37LUR4IKHE0Y0lr64ZL3q44+EO
OPOdM6tmcWxdumWFdgz51lmVP61my4mqudsLN4Ci1sB/E0De2kxDrGsVKu2LCW5L5kajB9Dtguwv
rK2tjpDFR7loKhUcx9JK5l2VRLNdQ2Oy+rjORQSFOpII8Jt3b9zdgiNmuqWXa14WzFwZmvLG/QUo
Es8nNb8N4ukMDYMgB/+IXBvLVdPRhTEobI9yU/eIz0ID9o+A21LQ1ehnxNUzHkcj0VLp8YfAIHvZ
Plsq/gjvggrMMV4iqhVNIc37mlv3o1+NqFBx0JSoAksndZPHYJyZUYelVJngEywBk3zWVS0I1T1r
0jUO9xQh4VN+B6SoNgyALSfToJFeVkg+yf8y4g65EVU13CKi3voD6Zf5h/1Y2nF1CXUZl6XPhl2J
SmVa69HtJqz+XAC6s6gMDaTb8OWgVsD+5JDoUzPvjwjMGJcpaNBC3gbmdBDcoSskeX3+vnqIWgy+
icpPuRQLG1DJXtZ4vJIjbhvixu7FyqtDR4bDtASeg4fOGJLtRU4L3kVF0WEoHLJEXlfP8DqDlsEo
d8mYMhAlSGR70f0fHc8GzRfQBF0/L9SKQgv6QOn4gIfYK1PZ93ECb+rBq95EbXlovphWdyuL4cwY
Yx6qRpgaxx9eAINB53uRHBrKJZ2xPmGAqANSlxQ6CiIfkWs79sfXkXc0jxYSafvMfjKmdQHZGjng
1OQF6d9ODiEtcPZyhogBmwSnf0afcTFHyEfrdzMA6ye7TJ/3MgE09zzMx9paAFIHeb6ECNDpWZMV
VPg8GD3yuEGIjX1ML3LIgKn82XHN3QcQnSll/UgAODsPCYPDuKEPqxGo0t+d8CZnxWOt2u69Cyw/
18FyPFZOvRpHSDeppI9apg5p13llJdtjjeuXNtpBocqUCeanUBNmVeRuoIat75cnBCuB/yRV/Ivw
PPd/So7M33aSiqvGZcZMmYq0smtD6QDP6megojdvEH8hv/OaduLvrkPbkIY80GfAcitc4LjkVmBF
ThYtXVUcdNZdNcF5APDGyhJRtJMxqsFpyPZggxrmjbyLI8D9jejDgz4NKILziWx/JYk3N3Jrh4ku
Eoz3bRHdE16BLuu+S6O7s3jQvDNI9lxA97QR6+e+RebH0CTJKvm2A2eIYsWsQId6s0IWXdK+p79Q
iU+a/8lGKhIqXDJXclE5zvBaF7hz5RUpQjJTRtkTWWiKpq21QgdinZm/XhsE4/cU985VfXpOLlfZ
OVLMKU71UdnahDRjXHGtcTa/x9GY0n5GPSRAD+QgOizzoFouNw3p8YhhTPlq65MZjaFxJlYwdYeM
83hm0+G7i5GH8h+zP880n1KtF9GqWvjP11fxIWbSVFa0mEAnHazs/J/O1xinQiqgcE125U/98R45
S0hlgTtQXlUUwUJG/4fBgdlC0nH8sxhW9Xa52enU3sURNKVGK/566t4n3VPHKM4Gd303HmMxPAzK
i47zEs7wTNfmAFVBV2byQtcJd1QmBb92MAT5i3D5eGfXevY/55GlIqeBRzWqpWYJ8yodYEbkbdRl
MYglJNxQIf/nLC4/SaOpgM4OsXGxnfFB+j1cEdWU8aNO+uxf2nLxsF0YeMut1IRwbseX93AU3sCD
i7NeBjYdUDXGprTqE+wjukgxYjiKKuPd5b5nwbILKOWYz9AQYlpTiDjhyL2eVtXWN1/LcNkn0ULz
C0byiuuTLDRBYowrhVRYfqTY/lW2Wwl0MZ4CX1Yl73JrprvaBX2GpFX6JnC26wRhJnTj4y3eKqIQ
9wwhF3tDPYZmYkMLRl3ugjAdSDOVj6GonZzP3TOKekjyDRRkn2rfP2q58cnA5dIN/eTm/HAqn6BO
0qPsBwUyYLY6E/7xoW5+ymvjSL/Hdx5kFqPTml3AklLvf0AxJGU847adbH6WuCfA9x+HQ1JCEeyx
ed03Zq7YWbSwPI1uWJX+xpx03GeXoL6A5mTTvL/2B8bGH8b+KHUA6CyMzqv4CTgyEjVgA47ZaA/2
YsS5dmFh5tBdNOzVALV85UvtxnZo4DaeyLbavxr0Vs1ESR3IT1C1EGwCB0MMAHl2hM1r73gB6xij
UD1McacuU5lSxrC5NdOLAoVAi/dbxI4Ect7ccvbHnpxBoe4rxIqI0CyzNN/nz/g4Jxb5NQWBVUe/
G9LcxULCNtoNE0rZ4i8xWRIvTllzRyVxdV3BejlwIw3EV5thbxNZ2aKytYlT83twXZemfghalCzf
7U49aWV97fCXOjAJQKqp/95ovzu+k5m5uYgrg2OCMBEjcyVfv31K0M4T17h8wkG72jSXjTRuvUn0
ZeeckmqMXFspSe/84AuvqbRoDaN3eEYGqpRAmEBEJ0VCFlXfh3LpG7FYHivhZ6XXktsxDZwR6Z4D
OqarSUypp3zq/zNJmEwKeA1U5wor2ajvf4xBmGyxii17tQioGhDaMVTzxS/YcvuW8b8XeIqm15FM
qz+EzJoXMUbrqXeM35IbaOuxaVTGMcaA47d/TCTt+y/8iUSdm+ZG2J0laMCMbLY6clImmdEI0O9f
tui8JkrcQxIKTeU5cJ+Mq0ojxyCXG1Ghfz2k3QzIkbNzU0BJUukjDPM8NBayJDkAhnwwBYXJ4nKt
Kze8svlTi8GO47qS06rMPRwvxjY8VjklrrsrhWKpc4YWXl4lV0/66u9oFx93skgT8ITOVref2LlK
+5IWkzXLf4+xWYX/wQ1MhXyY6g1VChVrrDL9Ns63R/iZPMzSOwlYOH6kQ5YLqlq6gEhD0hECZGKH
2AfrhGEBS+2wvPdldwSafkHB0FQKDj3CBeZyQKggbBzt25CSDurslgQij9RstTv4jPeViDMaS0ZB
TRzjEgXL3NVIUpUm5vLw0FqqZCOIDSiTstT2mbfcgA6A25l72PytiO8Vs+u3EuqOGeEMRtu6ip0+
kPl4jL4PW4JeEZCo/iPCE2OF9IL+u9d0Dgvw65O6kFIihewAFCuCMkcLdQtiyesHA8I5WAIS/DNv
TCjz8LiCmov5y8C6JFc9uHrYwr7NUIXIiQ4tcO5WWrsCfboxU0dklfAegpC9X6Sd/yjIvwKjyBzn
st2/yHW4Rz402/47dlxIsqkI1R7PMR084dfhTKkg6g8j/SHVRGsAlQ750dhv0G0Ez/4SyMYCNsnt
qTeseV8v+kNptkSonxqUnCW2dEi3s9GQcaSYN0q44o38ktGRF27D+c76vOgyOqOUjaiPo4txpQ49
wiwB/D6hH1Ah/oMO4tfE1EOGtRHFTzn5O/gvMxyckviuicqYHdu8bwnJyQUmRez7IZxC1oEmDk0A
daLF2l+hnZY1HEdsrQOHGMWE2OZdjD/CbMVVXaViHwb7WqntF3jRFm/Xb9wYjtnc8KFLkeZCZJ49
+jtBtgld0mVGMLbzXXv3XjdoDJcDU4AqGt8mfsSFFZwmUdn2nS1fjJnkNi+juntwMnDQH5jadhto
d+OehEjTwaRqg+SOSJyOLxMgMTPxSRwI60/N7fH7VH5Si3kp1KYsmDzXJAlBbmGnHu0hgNLaBxAW
C8hHFZoUKHfHpwvtmWlOubojS7/rsM1d7oVI5fhdTbrcDhZgUvjU5wM10Lz3BMqwqVB9zMzg48nZ
ZURZ6AAoPFgMw4FL4wh81an1wpMBz6cipGHntcguAEVT6at9HZGENWyIfDEarxhG5ueBTfgWjmHw
d9jqHLfSTteqXCwZo/PadFFmluUqxlokDCZ2wmsm73StqLSG6/+KJ59bsd8U+DLZQOCYgI7cvS8P
TxhkuqEMCaF2YCGsUzT3m3H7s+pB5jKUgXYnGiutTe6Zq7UEQNXZCXN8fPgijG9d6lDB4fShQdTX
u2O670YctLa6LsvsbOZfshdb729N7qqbDDx0hBOYn0zT1kyV7b6oUjFQNc7K1s8z78N8tzYN9z3t
Wi4sD2i5fQSrOUsImAXDqFi7EzlcUMBt65e3sPpMul5K1LEp9hW/hjewf9l3W+53Eji9FAkmyBMM
A+i839pOxWtLoN09JF1aUkEluLPya5EPuQpE4ExqQaAsWLI4AXs71vJ4YTkZVTB+5RiIvaYFQM88
xabqWA1aU3HiTgVlCfG9C7foLWAadKFOraFzsuWI6pr6/Erunisak+pR0f+iwnVTA6lbvBqzYptt
yAoXn/HysSt6zxat1x7RADpauC0yBrhEEGHHEXPhAelovfA3mQEA7N+IrLRY1j8o6GAOFZ7baup5
csV59vZBJ96J0FwrImkYrdHFQe0wWKXWOcyXedPsCgxILDS94lRuWoFwT8BTQmHlrpzGy+JLlxpt
C7gHecHmi1oClr1Sf3viuy8AbZIABj50hSSl8/JiBSpKGVhcNavEAecp2JTxAp7SlCTAomfgfuJv
A8NQ9DAM99bTjnBo7ZyvyhYpDJW1egG4cIjh7liR/f9iSwZF0NZdlJS4Zv9QveB/4DhV3h5/2/mV
40jB+dYVvvV15F4xSDwcVSYlWxCnyHTtIlzTUIVR2D15wMTOESX7+vwkffOLqHl6k8wMXmmhki3Y
t02dYMlsawZ5pevhIfGQiGCMPmAywR75TTciDcXa/QacwLObRdc8fLBSQOJjGZsMOUljeVQSWQVb
pH3Mc4CO/Xw06SlX1bEu6wEVt6hQvP4Vp9FWjocnLjnOOtTNCsZWEckOdEwmi3qORvwO5e1OwPfl
qvmQvK7UfUJSAKyBA/Ix+my04jf0PQF+ocC9HHl1faoB10FrnptNPs6mlTdh2a4eIEy2ulee5QL3
KCmBAiGO2+nadC/cuoQHoxviVx/a3k00DnE0moC4ogWtW1dTkPlmBIkimkxfyobFaEW2Oihd2twX
Mo1mfYM9xflPsKuL9uSAtsfDZyxgFpK70P8vm+CWLLRwimJOPwA9xVnZ0E6UxSPbdgjUMQmWlhQu
LrqBGRBPoKpHcXZgKNv/WO805LiTUQOstyTE8WxX6qdcwxx69ylSk/BqTpXwnJRQMZzOC6YQuugI
CysK86pxmO+sl+0Poj9VKk+hnTfF2EM/XsuRmF0Wa58zPTUdegFFj6N2rPtD57riMokTmEF0CE4o
IGrMK1dnZ6zrUaZdbMLUZbkilt7i1PBRGeQIxtWYqS01jJtfxsPAlghOFbd5+fGV99I4/ZrSPGTE
ls4mup8ZISyWxS/a4+vtF/N9PQwHFLs90GnnWWXAhrCkZzfIvp2Ci5q9f8mxsDzGl2+kNkQhBHlh
qQhHpC5eArs5vhj49G8L4SCc5YMFWyMNzRSkPSpPHmaHpK90OMUeTmISNCjMzNIzyciZht9q+EcE
N4tFAea5ZX2xr/dlyp9buyHpHZKm6J+uaUI+VMFg8x8NsK2fRzHX/fhWqtK0iqyE0nQTFKEnjrur
lbJWxcygeBFmdBFF9WoNjYG3C8mdLj+ZfVGC+bb0EFKgfD2VPipPkilWCNVmuQsjoPEuH/VoSgVB
UrrZ8vyrf8Hn6tQITsmOl3uM70/xLb43Yawdt+AK0Nz8U4NZCRe2OLP5wvlB2fNoNLGAT0bBAyhx
OBF+pwum01jaSi32AydbYyiY6ZbIX2Ss6V+X397vdhOuH0uKkhS5v2Egvwj4gE00lAyLgjRgILTv
N9Wl/rRGcIVpM4r8Qo/QOxS+8ek2BTKfynSZ/QBhpU7hC0q8IXPy+xamWUwLNZP+cNZWfRHKuSQB
c2iTMfCu6Xowe7ZjN0ELtSMI61w64j7NRw5La7dlZvoTHf8qf0xG3FVhxj3cDx8bW4It5cD1abrH
VRu4QfLQZTmKd664cO7OVAFJ6m6I55cmL//e4dE7tUAs8YAYvf6tuqGy9GwZJUPOzbL/qk37QPoE
0nbyG6qgf7lRNnV9os9YMVT/AH94S3pEXweKbGIouXPTcWB4OgluhS8wj3TVgUsin9ZFNNK77mqf
AQlwH9CBMeBOfB9iq/rnw88GXDRFkMRySa/yQ65DL+Degnu1P/USqncPQWDhUBTTgVlfWDNdB4Hj
vAVc4yLmd1P8clAyiFokHDePhhrbzhEEWK5EyVJ54MrJOcwP57Tv4kb/24yTrPAEqsWYIPMn6vQG
MlSnwEDl4qhf/poTZLbeHIQnkXpddJcMfFSt7do6En7fZUsm2bbuuamBOaSIpYP4kuTUcfW4ybqK
hlRmzkxouWTQReTcdnl4CCPzuH7xU6PqN7T73eZNL9gxzfB9uQM1teitlebc+2rfj4zUvnx9BocL
+XKGaruorKHtJaIRbTtW0iBJzqI38/kF1vp+EKFdXZCwpsehdH4UNTZQw5iORJ6HWdH6FGN6rIDj
2c9rIYSaMiHed4TmRTcXH4EdJY0j+0Dbf1xVWdLLpUmG/YjyZz/2RHRxsrQQyFr+ZP6CrBjvX3wQ
3ACBb9uG+qvtPYFlrriIb32Iu9ZA55pUKtcTKzWismYBHJbh3YeKCg10yfQcUNMFSVR5HG7qsrQN
Rd2C8WL9IFlipZ8mS+9IehA9Kgs9r9zLE/cXGygepLLMb8u67pu6Clvn3+19oEyuWt3jdPzByNWf
jH1wQlB2NzRoXb6sWhLYgthO0oCeKhwKAJ+lkTtK/08Rhh7t4IxcBpoeNRlpuKS2r8p5ia+kmEaB
WkaKtA4AKgC26SQxFknWqAna9niugSUMKrlF8SK9Bs39IfI+QWks0EhPfOvtbQs7U+OueOkvIlED
Px02+fYU/rcNI4c8buuScLZFkc9ipqMmH/VLRl3v+ADG7uyJY3ZkmdFO5NPc3s73JxWtAkFNPj1t
hsFF8G4kQn3TWG77X3DSmwBSToQ7O9CkRT+l+afMfJagiDjfvwKlsNLX/oCBJQtxAmmhiDXLNDbg
M58GLOlpNcEcefotF6yuRbCgUXJ3FtqqA8cqzcCKOGA3rVWnfEpA0jmXiQY1ef59RiE/m7R3Vco0
Qhx/aCAaBKxfhyu3rlVNP4m8ca9A51O0bNbIqdZpDmeMVdAnz4SKrgLzDp5T5oO+vwMby884xY3B
yMPHoMKnCpmNuyvEi5ckjDc011V3feOuZ3qszgIea1DeXwH7cwIU1GPRNC5QHLhFc1ULzaQdRga9
UTB5D90Za6dC11oVBgFzvY9tHLZhzC1AIgNy8xQT+X+32zKTocAbhE9TgMYtvJw9ZHVurAy1UpsY
AB10cJTukCekXNXmqbNYCDgr/8uhi+ok8N/GtLxvsnHSk2Wkpwq2sBPp361KFJfhCKeg2HhARDIf
HSvM/QeA2ljFN2MTUty31C7LhFIkqMfjGngjO6cnXGKQqEgQBI3Ydm4aM9h9WFFtjbHXsZ2TvAOY
YYYBBvYyqYUKxOqvOFqU52uMsR5EzBzjSbpHwZrZDscUCKXWBSCkU4ld3/hsj8SE+tNIVVPdm9WA
wyVhEerMN/BWqaz4MYCqSbuQYUf1L8/pz9w1q/sdjxc14oUlWsf0xNTWttiuTFzencxj1Qt3lbz7
KUbEB/PSif4cSvljDdC/NcdrvLVE9k/xHoKYWJBargMvaYSFH63ZnNOyEMvWtpgNXKqoN15iXrlC
x9xXzkyd7+Ca0HllVGDw3I9dvLeABRzEbPup9uWKDHXNVFEFqmGQ9G9RIpLA7qVl/57+Y5A3yfXX
/FT8AkVMy78f30g6sJ1in4R3MZv9/YRP+7Q1gsWol6qqEse9iMW0Iv1Tq0Cj3WK9j+hYcwKcXiFR
XAvxHSHfqi8K+oEe5DrRE8d7m18aV8bgGCeGLxRxxNdLvRun8ST1csDQjyqeZfBPYeOBTVFvvHD1
rNxxqNdNIqCWkkBYqQkIjDXjUeWoylPA2AV/h+qvze5jW1Kc6GR43yEVQ4HOPq0TuLTL9Z+AqFb5
VI5x24tsO46I5z5bz8ah6/SO3GZ7170PELYnFhxy1orZCWvvA1b0U28f8BlnJYpixUpgnGZd/EfQ
QdE2i15dzD+maAIK7CuD+eb/Y3s0rKmW8vpCCYM6+w1zCLv6ThU1NI3IVfszBVLEhqpgXKwulYhG
2O5b3RBh9cGoA9p91Jws7uoXzNWjokz/nuFJJv4YGZhAiLBa3ZV9xEHtXa/zlOg1FtN7Dr/biM0O
jLrBx7K+xQACN63wPtbsU/xwlH682XQ8/G3goE14BL9khhDO+IW5W+MWTtpSvMorzPPS8jiTo+Ze
+LommG8JwNeyLslMI376i292k00ZUd10HHkbyAlE0yoVp3ZzqTDqGZWP7/ZMljRpsxZJePuKPj9m
pgBYyPi9dFKk06Wf7XbwADucPJleZIlP067TNFO4gL6Zadoe6FbHqeQfGflAxzvpNX4RQniHI4QD
dAE8q/cVOKVrEOr+S+cF5UCVR06n1is39BLIzE5p8b9bj7/iBrU5QegxOlh/t0t48lPddHwg2MpZ
VcF4gUvrskKwzG72FJKzlPqLXKSqbYe9rBomPVELq1poKMnpuFqnrzG12tU6Z9LN1hNxWIjgXgzg
AqjVMA5nOytYttb2dNuvD68no4HzCsrrkR6fU9PR1qGS1X+BxDOB3TsJPc0JjZvuSPFShwyMtZ22
+izFnfv3i3J6Tw7Sga8Lgl/lTAnXgy6E2dk/2XC/X17S/cmoGCPRQo4yiIxlDG9WwsFXjmHqWAE/
ruZ6Bv+fGCBzDEp7m+aEQO0LXUXFN0tRcyNu2lZPxbTm2l1yV//z0LMUyhwDgcEk8N42lZNFFxd+
ORYJm1Hbeqp2p/Au4TaoylK57X++pp14C+ae836y4HRqTXhqf1yP9nAk6CDlJDLwWQkr6v1F9kcC
XX5cDbqXOWkZPSVfI3tMwtZCcFv7yDlrV9NldNnNEYMEXfABhReSdfyrMp9b94AMmwxJLDHTZ78u
n1WruWfzePpLWHTzbB87fONHxRxuJ41vklSpUwon/VHzBJn/YX/AqvYYSXue0wwQzKnwB91yj934
gAdAdOboWP27BsPyeOrVlGGH5CztsqohV1vENLwJJPaLEMjRPXmCdLCqUGFB7umUFKNZgh835dTx
7KzrRw6PrwgDt9yw+d7GvAwEeAPkzy/fsjM9pWW3yTM2tyHJplhyjAvhdwvpJsJWGECM9/87dWx3
li+WxCjm6YmQ83BZBcO3xruYNB53SB7OaeAfcikZatiswY+Jki0yUNt5zp1TYZu6tGuCWBdjtZQ7
tuAXa7Zr0EzyZTAMdheKyk+PSqriOdPMX2gHzNNIPia6uliA4iPGvBuD076dk8Wj3o+WCuoNlSDM
XcouuhwgCgNIwpubmLvpsDfDH/4rHBqM7WuimnnKcZZp1qL7mAZrzrCr0H6Qxe4GuR5rDkvg9DHj
NK5OBMUfv4449O+Z3LWSpe3Zq/IfiveBFU7u3VLecbIcp4C6QH8CGOd6h9og3TxBpEtxMmGsiAHH
tDD4X57wgFhMuJxFQg6XKUNve6RJF2vUbiDDdtlb/+knVoeW0JLsYEjPaWsx8HQKfrH2j12eqkl1
V9rMUaVSbLGitXf7OCJhJ51OaWFj2Ep4sx23pOXgRG1OP7cVEK5Y7XQuCdalyo4/HC3Dhn9CkEdr
FoW2qJFAGwxutBULpbY4VT1M8oVSA0HiCeLf3AEldAcvCk8oevLUon9U6c7LR6RwLNF53ozMwRbq
f43GHXPaQ2q2hPrvTWRpbEBeEJv5szP2M98YhPc0k4CuLV6swM1lYoq+FRoRWdKBLnmjsq+fSfvt
c8LwNcQ4wqUeKkJz65cySEOfr+E7iduerS3jGxWZ4GKrOx2ZaOje7SlnYtxB2I8IANdi+E73RMHA
iNeb2YOM4KjBOk/Qe4lQPTWpjY62W95YZzVeTfzkGRM2q5ayfT3x2XDH/t+fiGb8NqGLanAaNcTU
FU773yCrFPo0f76dlBlRO5H7f+qYMqPlkd1MxK3Wpxg8vCCaszki2GPCL+1dxb4N3UNvQt18VDyO
rdWcQJGpDjkdUpe3kkmqiqeZhSCtT+ghDwbm+grvdsInunds90lD67RJSHZO7Cwjd4a09EPhc761
Jr1B1S/RaJGJiAYSECao9hPPo9XkytHIv0SEklGt9pauql8yOkhi0nYRNfcF5XYmjv2ug6cHL/mp
it8GmNYJZ3fchzN/nsc5wUy+Xrr8gLdfimJ2tJEodSV/+Fk81RbiaQ4xNlN7cKwdw+MEARQG5rih
f+RP91Opy0bZhfrtDlv3wa+ttLFB1weWgLNMg2SAuk2htwoA0vRMuCsHFP1zczLeYYmkeImWOq5w
95VFP9q/8/xTuVxURfP+gNuLwkBD76dOpeimYYGBy4MIUJhFhh/tLZ6tcVMzGjS1+CPRSJV+uFXA
2Vqd6/ABmm90r1b9p4L5VCbxMUTVu2wLwlZdu/VJiB2ej4B1t2E2MPnLm/CfU+9lmq/4GqHpUber
m+l3PapONOVBU3qVlXXQu3jvJIS0ijnykNCne/O84/0qQbi85Tr7r+4nuYCWOf6dqigt2/6HCRfV
3xpT9KJkQKoxYfyk4MuXtJWrL0x9SyRuLSgYZF1P44jUplQdGl41rVQwdCCnIZQ28AMMyXtYTGmQ
uOK40BhiRYsyvEKr/T6QTPnhNNuPJu4dfzl/QeL+/V+GFw5Zs4oGKxVqcUcvVlhDs9hhIDqqqllJ
NSHeIaHL+BB26yacpAA/8AWfjz+TLqQr3stHokM31o+HYbu1FmBBWY5RQeiwUub1GYRdKtlo32KJ
oFWq+fwVN/Vvt/JB542j3/6d32k7q8ymhAB+qY49zlwQUuOom8lcGK45GI9ZaW5eIA144xjA+V2Y
NI9TUpog5agMDw3qXai7fY9cdZr930/qVN3FTrCyFxuv33JH1/WRdKFfAZAGugSyJhoSNL3Fjo1z
aXMUOKh4KGCPOuwSCvzBN2OKVnvb5HvFotZJj0OkRnc4B0Q9xKxX82Z2o6NqI2iJSKD8obDBAuKv
21/KYw0rWUfvUKKKeXOzp+GzG5EarTjtAtMsdElrPPtfP3RFAcAnmb3GyztVH5eTYVEWAPfunGTd
BZcqaGfoRrX6xplX9kTCJ766MjCAZXWk6cXZzueR+/6rpg5ODNY609VFB+NzacRN56mj61Gq3yI7
ilwUO1pYLQfOAm7FBWZewTRR1EQJ77TwNSRQrfk8xcmFN5aimYCmo7719kbEuV8UHf2G1+yfzZ7b
9kXl3EpdW0AARpxZ+UO859hXUtJkmjlB8rDXr2j9XVtPA2AshlW6UTTS3bpfmHahzm2jrIUUrdfa
uQybqkbLCRAXabbu9cy1pMLgBxaOjUXiMRw+0xUzvI2zZDtr+F1SU4g2jmN+J8eNDHa5XKVNP1HS
T9831dNX2EUrymZhN4Hw9lNnyLuaGccIqen1h0qGv0ubOwnvQxId11CI7nloKQs/KZ81n1XJsbHZ
eFSYP3Ws5v2PPda2t8zgAOf1nCvtSdSUaispExI9Rvjo0mN876b6jiOvs6Q9VcvmOgaNWiHi7I+w
QvBVvMQ0gp1arFWo1GaLqGBK8Fah29KL2fvJeL3cx1duw3I9t/C7dS8x3fBT3BeWiBma4aLYIDsS
djP4Z8T4fTwIUBVufHyrS1pBVddP/aVFSZKhw3UmTUZSnYEmQuKdMfMS2D+EJXn2I0YYSD6DS8m1
W8m2cuqkcf0RFofkbt/fPDh6IyAjcaOYG99ET+W34w4v21JEfylPNQomjZUi2/94h3StriPcF+YX
k62z0A/Y2/scNN26M67mCtJyC5bkf4cJGSaFizFLpLcTIkDvK+a5oIl0CYqDdQmDBODS+x0VHkup
c6LMsM03YxVsI1QtYgn9YkKEV5ZAnlkuK5ZrBekumIdHxPEKOvh9qjFaSHf8wuA2NnEN952yXAc4
JF6EZZEBnpvZ0eNfg5WHjysxidOSRz9Sz0fZT4/WlgGehBaxqyUgrL6eqC4CLo882sCYlYhmS+eW
bWfoHLtO2B56LWa/zWqhgV1XUyfGd9XcjmzyJdpqTLWUTokjMxdP6KsrRc7PbsTCQsq076ZjzaSg
aDXoi327P7z6m9WF13Iz6fSutWnUwJoHABvDP3gLENEWkJcvLl1246T0TyWKs/4C8G2zcHc44mk2
4iUVJHUmdqWRE+TaL7jVnnhwtpl7nY+w5Ao78LMa96CFB6itMu5kprR4eXzFZCPPET6n+kcTNRei
lbDgkWIlxi5T4bA8kmHA6igEhpBLC1NZFwCpHwSMbyY/rotfFJxnVSzPNMVCMGaXxY+yPW9OuoZn
afOoXRX/jqksDDrGPtIr8zKxf4WWLXTOYQrAYHyPjdVkuqGC+QXXWB+Szwe7sDmbELbgKLQrpTXr
UdjiOpb2zvFXbVmwZdeWUz3/yJFWkEnMcrbJNUMDvomZrZ/B6cc9g0xohXJvzQL4Z5ZL56eyLHQH
VTMBipW0f4PGTEzDMxv6eEeRgBYQ96QwTZPIV24JpyKNrXFY2SKDS/vPBtCkg2kl3npTOnvmHRQJ
rbLghWpe6H17LdtLzvb9Mx8dY62I2UG5lERSOezXDGBaB4kmNI+cf7q6MpmUHJuWmQmb2N0OOtJ8
V3aDsq6ZH5zr0oeroom79kYYIYNLn8+wbrXouhin99qiIW5L/Bo7eR68ZJMqA7ZShmnubllxNQ5Q
3Ps+SVTc5lGY/AJM1nah8Q7yMjoMN0Dbx0I+F9vJxsXwj3OprT9PqXpqTtB75WIPjlrE+soI1/MX
UNdQAakp7BTLR+PH2NK7O+1pnp2DrjSMVWIbPkr8MzguhiZfy3qTUO6QihXkQqzh+caV3w3pk/wz
e0I5WfJY7d6KqmNLjm8cUrchn9T+0evagZZyd9DHFdmz/dO38TVuuNXAfONRRTPL93+G0+Bmr1Y6
Ujob+CQ2lqehR0NI+n88baPAvsrZOqA7p3fxnjRuW4uDhgfiI4x5vVouqRvjSPf2UB/1YZUoaxII
aNi2aA/BR+F2SOUfkwHAFPXzDcVJ1GWBWnFtZUaF/ld9yc4NpViIbANebjCej7YaxWqmqiAdwMCH
OYtUR5R2IwwSHonmNNdY3GyfReshnP+CYeaQxY/+pOnylhVzv8faoF5uMiUqMa9x562WJ1fMGS9z
vIB+fIAzvclz2R4jTxivpuZOELNZMtVlh20t9+K7jFMkEoenvBl4fuTDSA8nS8Qu+nGrqOe+ni2y
bBSg8t82y1XobMivu8bSMlNYpsBYQwoxVoISmco920oIETMAA9lUKckq/rFJM/eQJ4Nzpe5InTeg
D977+KtEzS4iTFciM5tyh2v4jArFYFnidaK74TdihfjM+loZ9WDyyFQ7rofVYr7uMwsLlDFfiVQj
FG0tKOnKMPSU3YjcCWF69VAtiqlFHd51l342cO+znJqlGvYcH4Me8X1trCwQLh/3tmh/Gd1bST3T
0w1HQ8/zA2E2JQwkDXAQ1jR2bebKi5oByWQ0E7RGQj0zzDwv2DKaWC4qlazZPaEqfTKZfBLHiy2B
zQaplOqoTdYDCKEjo44yvmz8iH9kJ0l+B1wqu+M2JHBLkVaTgcnucT8fiuKYmfVrkm00MHxrXvnl
Y1XnHvH1ECIYsATsMiI2sxtcxJIIKefrpjft4G53qHp7e61hKJDE04ead6Te6w+x6g9Bc9ghYgnb
z4LXPoBkWgayensfMm050Fj7n+5D351u0UrKDlQG2AWSS4wl3/I7zUdYw662PcAFKBP9r+SbxAtT
ozqx5DpwamKE95ouBJQmsbEPhJ/ckTnHCpHvkdIGhvZg6XhdOJ1UgvwqB8sRFP0g/uuca+g5EY7o
zuWidwPPgOTAWt5WNoGnQdqOyvAJn2iIrxqibYFipjbk/slWDtYaVyn2fIUVW0fpt4c0VozK0fyF
dkP/9xfrUTDCsmay3bdzsGxKarCk5PVLRQ8ZzRSBqdmP4w7FYSljWLHRl9U30etLEwVvwHHpzTwn
v7N7fL3DAGA/r18w+wuITifCTJhHtldmIXVO11aHdNYOwICYYDFvJSWoCKwJWICDwsB21Zj+lX6B
xxSsbN2aE3KUNAxA3A69uCPfXIy3XLakJ2mDxQy9TCKnm/TYSe353dlhNowTs0ft9iqnQAlctQgx
CdM0srPnrn8ItfosxU0aN3lmfDHSKTZjWF5rLnQmRWk7TbcPvI7z4u+bekYajMp76swi/bForp9G
wMjOjLsdkTp/6IwqHNeY3t9/NM7ntxU6py82JoaaXrb787ByDxChvSaitmbfsZetZtkipKiRWjpw
dARZ4/pXg64qjP0VqdoaMUDKchVN38pfK3uw/1xc1mDZJ2d+4rGYnkQpBhlicmUSgwKm8L7L8jbi
0jNryno8y4WXUG6z2wv+Ha/+1hTEOSdok2UyBSDzg1Ofx4ZIKTSP/hUAam3wnhVOphDwdjC2nfN5
Ga8nQBWpHkMrOQNyoPRk2jVMBkV9wyu/gnz0QHI8JdkBHd8KyixXuAiHxGTwmecmHPVaSoQT2PBS
nQ+S1YAWAvT1b+fGRRC9Xny2JQqxnPhaqnWJLP74WnwzfADy/ilrIdZsizk9tv0ZdqvkvUChg7a/
7zbRjLvPaa8sydxNMBjBt6rdZ1PVDOK4Px56sBA0s1ahcL58F5e4Hjj4WSbrxHxawPt8iaa2onwB
7MSSF6uC5OD98f1r0Lc5Q3VswiIVtXqQX1uW/OIxc1VQljpMmx0J3kz+D0AF0ZjduKN3Z2nbhEQn
EXxW1L8txlImKyTJ3bkYsvjcO1XF2vWhlf+E5FoCPBe/nb6eSmTVOahdNIZU908CEIiBpQmjtetj
robTATF/D2veHVWgWb22AuFwO/iY2pa/nY8VYjEwd+RK9m1gBXJMzyjeDT/+FwCg6ds/zwgjIckC
w+pKMLHXgvj4W9jsaUKhnK3nuHYiYsCO47FtaUm7vSAms0OhNPEWEeHxKw/pCcBW8k589t/k6ewi
2EJcWFaEpdjxbx/lTzE4ajpUXFEtnLRvoRcLDd22G53uAr3yQvviLv+OckWdCGZKl3n/SJB4TjhF
0l96dH938ducgAP2uvKqRUTa4i6py/ULvElL08oi1bZW7lwX5/Zf4XhkWs6GlptNSMhXOnTrpK0M
HtLuXceasLAAAmkiaj2t4ANFLDN/2rVJrJIBbBxEoBY9xyiRZbslTaJTLlGgicR1o8vpMnJIqP4T
LK3Ud/JKu/5vLNiEdOk5uyMLDKKaYiDweAuVokL6V0bnLgOc0IwSn3cKqGrSmRDUH5pDbARt43Pl
Y1cjx6b+34e0hJuL8H3N0xakJo5QJqKkrAP5iruOzRCY5LvkUqFgKKhOG7iZoWB4HhPbYVzhp4o4
y1dr6JqBLViPf7vAdJnpFxlqXRvnLu9Cz6Hm3F3OE4TQBSbUZTB24siJM9L/6HSSrsCkxf+wciN6
xpcbx2TAhD+TaFhGtoJ/c4YwJzbaAjiO6Y0RYcmJyKGzip9/CAOUOhEBsOnNp4SEjdrX4U8yCYaf
wNLAyXeoprKtEmlOlVmsuld+Z0dB2APP/fOwmma7rikwmWwiVhnEDpffT2jtEAKNMHd/zLp/updu
sftAFafFZNC6QNZVQkWr2mWXDadBZGAmPSUNjoV2XEOGwQIDw6WFiq3lesSYod43svLaaigza+HK
wwDrMZPxBq8ww2hfJpN8eadzcpd2wAPZ4B7O3AhO2MxfhhXNV3adrPXiIV7xoto1Y3CohkXXdPE0
k8CJSuehY6tno+W1gVu+HdxiZKE4Vb5TBFKQCF5puZE11Z48CrRz2qlUvDr9CRiX+vzYt7HQCkrn
uxMg72Mx59Oo0dTaSeB7L95idRFvJNvSPoVSSFsTz86XAfodB3YExiyOaHknZXrxoovdYhQTJrt0
YtKusi1EPl/LYPDITZqr29B77aobCYX9LHL09CASdH3aw8OeSj8zu2gMPMGRjxoHoPGdzy+d3NuU
Ff+wfzwLS2GLfjDmBxCgrl9QFiLVXfeoPJQFBs9MhC6Wj3l6zSDQ0DYuXRiaG6h9Fa5k7pEPSBtD
ZUdvyBCIrgcyQiRN6e6KnKCIjNp+YlgRk31TfOqsfVWKHGgNilRpgDVPNrTK0Qw1NDh4hejEKvkZ
UrlL3MJUoTqWSxCl9eJTbUTjJxpt7olHe+urUJn/YUBLuSYLHoDVF5ftF7Zl3I1UFV/dy3/ew2q9
5E5TKb/B2939qVO4xBH2Du77bqkr/rp/cTzYdb/X6oFp239211gzUE24OhG1lUZqUhagoiKkqmsr
QQzKpzZdWXLty80Z7pzMNdyhMXRDJapleUs0t0WEFgZH8skzogk5kJfIoHuw2LL+QuoQv5SEnfQR
kOPp2BwyPhOi8n2Yq+D9YbBqL4fLTmZTfXNZxiW1n0hagjeqCemkbfWHXvPPTaRMQli+EtdnJfH1
nlS8hyvqIMVCTZZe+6ZaV9dyP4VHdhbNxlSeFSA7h1ThMAcFd0gtt6JcR5zcJyOWWieMollK8HzY
TkrxGIc29oiCGvCfHapPQbn+M2gyD7rIS5fxfXkEGHAlHZ6y7h6gKY1fTBcQ0J01TjU9gy+I7rrx
324ha1MWcGrHsW/fBUafO6VOnCLmoIq692tQAoOpt+3Iuw9lvGoOVjQHKNSVURSLnT8P1W9Arhs0
s2dctqCzXJjTncjYatcUZIONYGv1TCIrsxzeKIEA9Ph+akifcDGP2EWcfd70YoOKF3NwYjGt/L/y
6c0KNnHR4ZAof1V+ypysg8gHEAoJcTy/nNjH4mFG21DDBFolBzTRmvBoCSz2z1miXHNI7ufdZiC0
fNcAaxp7qiHm5w4Z9NPt+FElDLruSIfEguBKM/eq/8Uo/39RQoS1SO6sFkrMt/+s/nMaa0xKIL8l
Sf9slZbnoPaX6VAHbcm3P84/c9PLBw9QzgaUnSEspdMdg9+obPpYHF27mjqMyiPkOwHnGm0YkD1/
7Bl9hJTSCBvcjgL7HsrYoY1Vdh/mTyW89c8GkJAKz53DhA+tCeEw6crloaVrDBWrfvvLEf9SNGZP
2RI+YJc7scieE1rrhvOvLrr0OIqXOrlZrPA/JOXy3EBSWZymKzSumq6MJdfqtvrqt2AILS2JcB/h
G3HgDUKQEpSjOxMMINQ4CygvOsu3CYQu21SmW/vkm5O0EeXIiDse4brs/zNA37Ng2hqIkbUZdHW2
66nIO2dhCLyrxtfpzx4WT7Rpr46Ydq9VwwuUH4APC2/Tj3/dwfWOXLEmadOGXbnPIvmMv+qrjQqI
3Vvx67WNTRy9Mnh2mLAe9RFsfiy9jw+LN6fYg7av2IIaUuy+WMY91X/HQ91r21qMnFVhyRw061Q1
CuCcEmR4I/p3CWicZlcejGJpwIAIzYuodZDh/fcHfmuiU66YaNQPM2P63rRwm+NusfzR3B2L0xLj
4Qrd/tBK3Mn2dNa+ZiqOikAVD3IVZKtzZC7L4gs6aUNktR/4jvfyNVINjlz2kiYqpjcwCD4lAC3a
b91AUPiCFkGQzNDOz+Lsh8/WSXZM3Q/btM+6ApY4vCcysLGs9yijFdNicELbnZVU8XKcURmi34Fh
gC1M2XnoVC6wvRf/+sT5duYVmqVzAaNQ1eEimMSY09LfKu65EiI3rtu9DN3ekLGvKvZ8DNzpOAI1
VDluRQ/JD7iCQU64dOF0VvEfBuSfvdtHelc7D/4CIrain/BwhDwtDeXLd4Eu9mbGlHLYN0y1xoR1
ENDp5JJvrQ9fjaDn41bUwknUwVIc3CTG15mIbqC0fhrpwN3aoF3HqMFQkvJ4hTpvW0GrUmbnQIhF
9Nn7DcKAyt4DpH/y1P54xGXYa6eiUDQPAucAAA0+8jWtHowRjmTZX2Oo1m0dbx1l1Zwo/v4pnlwj
PC1XuCQj3hYtMOPsREOXjqMsTcMr9FIxC05cqS8YliEJxCW+No4GtKXxeuvrzxvV2/+apHu4qbRn
rYdx6ZAZhAeL58r4oMqn/MtPc8+g7FU40ntNCqoVmcbEcZf+XA4dx75Y2PEubTZvQI0Ztw7bxi16
tBgKllO5acsF8DW4p2voVdCoVmbWP4JAln2T6RuTYFSuLx4SBE63hMbkL5Ix76N/6mhjnHLYMaBV
+Ez6jUhs6hRKHh8srI9ImXmUQdY6f040pVBI80Y28ZfcW+MAQH6Bu9LLsHb5Cn9TJ2WgPdvxxas1
wSPMtCk4NSB3lsVMYUeKwyyMVffqAwFCYNUEhagQ+Y8cCAfq/s2+bbbsbEDso4QK4+8s8nUJqMCP
uSGZRl7Q3DaH2+Tb2nsMYKHK/Fa2bC96kS+82QBH1wUpEUCuQQOwwsr4/+Oi7kshTWyQZXfumHWP
a2Fk4onVUsQtOFR2BecWezD3egNwSKhQU9JjVO55F7yKIuNlKqN9I9birQlRQYkZIEcdIUDY/2VO
VHE4FhpzqrpbAsmsBQqlCdkhT98IAXJyooODzymC4AudSMMavFCliM4ei3wZoL1Zi5jMp572IyRa
i2vq3Mm691p9h8ZVqJncrurhCeYwUU74vb2nKp+5G5GL+zxkaUCZaq3/BDDsmPoL168DNx/leFqO
QLK+ySsunoCiV8rgoZNM4oahZ3IzY6rhvGzwWCeh3gBig1RjnF5g9heIQrbuM0Rl6dDN33ptmvIa
zXg9EmrTdkwW8yE3J1tkzAFoIFAs7dV+uG2KByVNbyipIMuQQLa1TkMlMTRJ5mKfc5yvLFlqN4q7
Lt8lLOFMrv/FarBnZ2oYmIeaXaS2uFPofBvc8OEuJdIeGbwoR1++vhupRT4gDFh9ML4IxOPWzpZk
snDIqW9fBa14cgMxQQHIs+upBTCFZFToIWKx1F0B5LIpw7IL7o19f1m93b2f81AR8N/gL0YEmMSF
uadoD5HLpJnQm/5QrYzzuGaFLFoPZqTPbskm4jZ0blhdVzcyhL1qv1i/mjvotVPOEFYtsZERfGip
vngkWM7B1QiRXd44PlNus64VwBt5+j/K1kVw7miqil2LxO+N9OlFElc2LBz0/JNhcTqL4bMK56PW
0ufDJvzc2Xm7X45IdHIE0Sp4XmQOVRZBUWjqGKh2reFEsPcC4o3NVIulvj3N27Ys7QAkgDDPfLw1
ghnTTlIfWIv7FOCC6ndaYOT4He4/w0Qmj1M+jV4JtmA7mdDuaPn+qXOroqFo1MdqqCduTtFp4Urc
ZHfcNNJFtKk8i+PsS8waKpsuxdfUtOF1RC9YzCAw2DhmHx2FKQdIfxMJsPiZOHY8b7Vus1BvTxRs
x56iMB1Owr3/stSGBVy/XjhJckiwOAVlFBYrGn56e6yPUkYr/gmC14qS15h9QrtBjbC8+1pSBeSv
hGbTbmaLbeURbmPzbBRj/VvVwahBB1RFPSzQVqirt6h0pSHH0vTrWaNgOK6pJLAZn7fTg4YOcNzV
nT+zt54aTvbdocDv4t+5XQaOzgM5+ryQZid5LAF71aurdDI4/moCTeeU866rVN9sXux/XslIgwxP
Gt6FZ5rxexTweCpHmlW1xl/KN+NPVN63ViswuU3qfCL8htsGCVSBHwYO7NkrJX9yh7PV5kFLOZGU
QFkzFIlWvGlz8u0+i1cTlzjHqwozL7sq7QMGI/A2sbPI6HZhwGWydCcRhSOzwIR+pcCihAmogg/n
zvPjFXOEO6SEKAOMkwdEUUF6ddRNwIQQBbw3LvXv26lBv7F30h4GMWsmG3NbrJzSmtUE3FIoLGXr
6L66Vh5zRUIyPQ1Y+pQ4OR8Q6ETFd9gvAsVXPy2Cjjgxq4Okq+mHC4dDuEauW6H3lq5Rqd/DxBmu
h0ZbroVeMkRj0uNOuFlBa5jZAlotqTmeRonBFU1ePPWxbGNePsq/nq+UJQ8fqLodoe/Cn1cSmWct
NqX0hKyKNMRBgzsVp6UnSIC/Hi53Qxa4h2axJVWIzA1si6mUGfvcaOTNsWsu+VhKYZ/y/KScdWuR
Xt8Rh38MleOzsOl5xA4MxzgfNrrYER7WlEEqvK3f13D/FHp/0Re56qM1lqI80rwc+G8IsabfWeUZ
5EDTotNfn+ocuo8ruCgK/uOvktIBT4BLALGsN6ob6M539er3M9Hn/JuxFYrDNz4chHyuD0LcYMia
JXw2AH8in7V9qAT7dQHyvwVq9BbriUl2SB03r2Waq7Mktd7nFeZhAb6yMJVSOWr8lPC0+AHyJI8w
H2mKoNl/jzq2MdU4fMyrskDSo3T5sjBzMLm2UXlpL82gid0JCGA+ASLejMByjSFtGndUfURUQSyP
v0ckIfD6T20kfkF36+ek5gIK+CItZokzA6KGe2JzsseNueQFxdJSrxvDnIIArfK7rnGWgyGD9a52
hkJi9TfYtQZ14+KVcUQqxeInkV8GVpA9XJaCdo2slBLBFCvlpQF+cos6hbCX/q1eQWCLb4+f9Xm4
8OJeelbFrucaJq/iMjZrEsJgQWH9KexGKtX4tfNzhdO8PV57pzDrdvg1i0Gi9H59+9eiVngiN1S0
hAkrFhjQWC1Mk+zk1m2q86aXkkkmfnU1i+k6C5F/9mK7FQ/iJxUkQOR1uCdDwcrkIk0lNNuetzku
F/XUOcsOXbmvVqWCn5S/cMn14DpY5YvxJY6htvzyK5V2oJVGyHVKBMfkLnz6knLobAaNFsbTKVIE
kd18hWlKBWwt5IITRd5zkCPbeIISZQulBzaAWMhpDHtbwKWZf+gvm+8opumtFuSKQDHk++NJFDVQ
wEe0/npm/hEVJwN04sNR1h3mZIjUSesUa3/QSeoNIVhYbAUB9qT8Fs+LdhAcxrxDeU3buYzWqiio
TW6ru+fOJFYHdUMm/Hr08xrcL/y6RRxXtSn4hldQQs+WSxwtRZbcM0HHLxjdZ/95xjSwKVmX3y9T
6uRJzTXTlpBAeh8WTIB1IBm57u1tXtBfla1RHsZWUmA2hb5ev99Ot6Sl468MdRtKVooA7iE38s9U
yZP6R2T3VxmO8ZkLp0eby4Igi8e3nbg5H4H6CJqznPlXauaAmIFWg7BV2l+ENYNz/ug4lWF2qu7e
A7k2tidVVMsMyJbNI+jEm5ZPXzXURUWQaR/aMZQIK851JNZex3i3arQeVwL8tyyzqCd/sWq2JwO7
qpNpHKS8pidSMZh9oczk3P2Q9rsHgEn0ulNKcRiLoeBu1MISxV9sva3rmz6gTUWzqojsm5r7ltsW
u6ILqFcchwfD4w+cwYOdGga+M7++X4gVRTVBuOZBeBfVn2FfzSoGu7PifdxRBhqJ7Iefgu4edMbH
EPYt9zHP9e0R//najLnAOVQMJOBmn5d2ferIDHbual5kIItw/LYISyOXGUAKl2tTeh2bmpN5vk6X
R9WApAo/Ai5+dh20BXis5rSHZmu66BPmZ23cQTO5+WYmV1flEn3ZoxGZ8W792Q7VrdrS0PCeseIC
6J9r1lPwkznx7ayz4OZ1vPaZ6f2r7uBsArmLxzgR5O0WHuwTkbin1poVYlFCYn4yB4TKn1jdpx0/
k1+yOnqg2AM7LLVF5xQWHIEZl+DCu4MUbIoepfgnz4bYijscyse35Kx7EVpuWKKx2SKCu+ygcsxQ
6DmoKKw3Z6U0g48bOLRl0ZJu4rmpiszuS8ETfCCclDxt5Z/t8WnPWWeO6vriMPZceTaDb7hlJNhq
0CwkpVq8o47dCMWaRHZLSgYaTAQmJ6RKJdon++DazofQNvqjY2lTDDpBgn8u8dXFLWm/DW8veFX+
30rcW+G2+gJEXoEZeMBUvnO2JSep3uTGYoiCVBNozPa6hH+NjftFTNm42vaLij9IbhDI2huDV4lV
1dJt15Q7YXRoEWw+WFE3yGSDCbpE+N8wb8LCuEyTUijfb4zYRYtjefeo4UtySoDcGgy16jLtScRQ
g9B8M9woUn1VFHBUOPFcomT6oLBykbi0tLBh+/kiQmkc034Nq6+7uzxQXxKO/je20gnR0NZeu+tX
02+dkXFSHFSNacPbL78sWV3pGQQMkuawAf7nWa1s3JRP/0uIgKxoA7U7VfpqrxWVFOCjz0JHSFHg
c6X9PmdwIifj4i8gMAf3YyPZj3700YRWvs4TQsUYJIDLKabCtloI4vZbtLhLSAYvkI2ZngrVyOaA
OpnCqRxrHcMuFIRRTlBuU3EwoWuYNiv6DT24tmzdMY1ISmlBqkMcJvGJnGpUUdOHfS0dYep/XBc2
d/CuM6ZE4x4ExnhleB7awtVqUMzfOkZqRimkyIDQaeu/o2lmHT+Mhg3/x99OJh77z9YG9khjUOaz
32tMge2+vV6Q+sRKIlxeCUAu7DUh6so9R8/YRmOji1bbXFJKbBEB9fJfqRkUtY58YrHPjksWZZzy
d7A71hfrzvRNbZu/oxcEtvluhnpQV5/xIKc82B1n8NsE2BAFS7Awx5Xnd1aJXHwVDAHNSU5BdnpQ
EE0dwykl1AbSTPKRkE+iyuYvQVpdQrSPwvXeHDKIuFuMLvtkNRBo6n8rx3onq5JEMLCgvUXChwJG
JFH25Q8Gbw83wIg+Tpwla/K3vD5LPdPEhVmojfFF0p5RYRaN+BSUEdZ+SYuJo/C9X5MqDyyPgFVn
yv67PDJflONvBGJDwc2rS8Uy/Hl2PCkgHScPxYfOB6VERzMRxuGbLO/r24y0fkDOb4uxzaKmCmXA
2rMEOeBFaMsPEw+dr8jxY3UnyCHjEYEHD+lLSBifzTWlX1fwp+XhXTgA0RLsmfmpK8MQZ/8aRTlb
NBlea/4/Yd9LDJRLe4aohiMxTh6Lv3DKKOzIlfFOVOQqFmPiArchHm37klpnB9XWUPc6pazrbP39
72L9GLWlE2oOTBjMB91hur7vVbPH1WscRbzzjV1CJGZg2QD6qcH3ogztejSopQt3mGT8a1roAu4g
ktv8gl2TMol0hHbC7v40aDv8A6SiHBJ/idfD41bpK8OyzNJZ2kZM/RtaSN8HC5eKZ0arKdrz/p+Z
7WKyDKKC+YcZypsaGznZJUo2edPdEhDL4C5JOa2yuOXnTzP9LC+nYOKuqoMa1RhyD9W91PRwXKml
VrKyuNten/mcfDsZm3RamKn6f2EkCTk8dQxdlaj+Or0KGENLTnbI2X23EKIjutOTWZtuVE+YioBr
wmeX2f+UeDhd7OJfM7acreF2v9mdkQjjSj6o692/jkEujksmZKfJ7xfqpjETFzuQrsuEJ+53BAiQ
B1Q6TA1SDXnuLu5yKVZqrwFL8tB0JZwG2N7Q4+k9UWYMDHuj5C4+Ssjl0WA/V1iDdRfah+IWp2pY
ldJ5LBNg6rTnPishDmR9lWh8GOkQvf/SP0qe0OrgTDCJDxLpEGn3OLMKBElvz5vcVwYo1gQKLR0u
JYuhsaAhWfKApYU401uwxAFPUBW93T/2brcr/+vUKri6N0Gtg5cnVPW2JbOY4Ldrlp28gi8tYWBB
+x8c3PcBDG/dKcsfAMLGpNu3/bw1xc2LkjSYWFXq0XufbGR1RKWbuvPf6akGDSRC3uAanaMXg/g+
3LTORueikJvsBP6m0MYnx1mTAiYSK3RI1ehMfeHtw1MNWuZlUPlhVOMnTtiwsfDpyErkt2LHLD2i
/KguJebCSMEArpMt1z7nik/uqSO3kie6Naa2VyI50BO/o6OkhCKKhSjmwznujB+Zmlu3GErywH8e
N5kz7SqYyfrbK+ysiUNHKI+64HWPWl/uJT9U7xEk7HKAjF6IThbURn0BLmkIRXM3LSlJqGn06RQv
KrWRYSFQoJ/DghM13duwfT1EI3ncaULobQkafi1GBf59uNimmUjRn9hAGQo5r2nn6RoV7TY7CUdG
yXokGR4g80s5qKTjIuo6sgKFVK8E6y4BpGyugKB9O5vjzz5IrjyxT4dFtG2kSChSO5XnDMxQ3KC9
Dca0ydsAbHTcSsjbpsaApJIMn2ltwyinySSS2MVj65VS17ab9X/pJ/1XNYuYMDjPXjb79Njg0UZ7
JMRUAg1IfUWzxYoUg1+jiv9F3tEugzm36Xgi4QwK7btjNJxK9gna1D5izZhIeIw9D8XV5pMIPLZZ
wMgo3LjeGqDcQGXdJoZx8A3zGHII1928PWyquWmEjL2xdJ5oDj4JvdWKh5obwWudy5Qe45WNLcsv
rP9FRpb3YTyk52LLio1Pljjr2bNRzo9SDAyPKDXB2JiCzDAtI3/L/QRJo2JNQAjVuilfSD756vNX
qrO5w24hEu08maJW9mLjJxeqWG7gDMFqDL68VVo33VWInpoQ86zXUMsX66S+LdtF3q6cDxd6r4Yr
d3LWflcY25rBeQjei+HEbNTo7q9P9iutlrZmuwUrd+LKz/QTy+mQ+aCUjSf6j/UXP7LqOTrrM0EB
Uy+bhTQy/hfihWc2GMzLKdbSkAYdxpjYztgvah6xNWiSgVlg5XOCOz2naSFQmRXgLE9apNG1YcAf
SMnjOYzKYfeQ1h0L86IfgosH1FKFT7/P8abckS7RKJ2UG+oIV+j/WZbOHQZQhTribXqK99rtrztP
6GFQYZiFgY/uDimJDX56L5yh4bbU9A/4z9F/3gLYU3J8jxOYpQ63DnCFSCATs1sGtyCqnAE/uWz5
BWRO/m7uw24sQxcNHr9mbTWYcaZd/z/zOsmVFjeaMUmfFjNcZh6KAHs7h9q3wNMOiPOYIHLU/lLv
uzp80emKKzkXmFMF87GdE9SYEYYAATr1XlVaJWgfEKdZMcexuLMcUVbUY1P8cnYzOlXqNZXcnypQ
Z2zXmN7D0phwWH3PrZbqfxy+YIOBJoYNLTltnYkK7G/ZjG4lqLlHzKvfD2DH9cLb8YIypdDUXYTN
8it9bwyKvPMQm4Hte3lJb1WYQUTQ3vvjSBGgmZdaW4DKk3t9dVnaIbY9Ii7RFB/ES6LD9/pPdYZJ
lxaqNZjXgGIytCD79pJAMt0WVEIqRLa/JQEvPH+6JvRG+ywi//cbQUyvT90rLlekzNGREvGCJeYG
LQG4U1LVskznf6PEd5OKGRXHjXhll+sMjRBeDAo80OMSedp3I4au7uQNe4NIgZf17LAYUtny6XNq
03gtm4qkEMz/K6pdontW7jlvoDymoVPIVhAqIMkpfdQl+yi8yWLG4xo94RkISLnTe2CksCZtWY76
FfG5oMN6/rNDvwe1LYU01lMd1UWLcMnVwDZLFmNURl3WsSCJIVG6b0iwHDL+3L+nJOvzRid/jLPO
fiOhUzvqKmfn7kjyabNjaVPRT5szMHO299X7CBCFB8RH0rxG0wrCMINqNKX9DwYgWz/AqiMYpq2A
zjWa3q1cQkvyMnn11ttMXK9jPVpoCJ3kvxdQq77SLk82hJoS31ADWAkwyEnmwSrCwoxNt0GZIqxK
+UY0whSEZVO8QnNrKyI/RrC3E/7i2PnpIEe77kFAdbfCFbtpMGWtDYudqRROpy95iJr8ClVXxC4e
b9fPfdjZCvwY7bY3527/CWHXAyr8V4cJhUgdsMB7D1olR6DQyEM7JXKKGbriMoIx5+GEglEgPPop
fccRT1lL4+dlmZb0Mt3V0CaBOU5izJP1+fareZWTheBGG1034CDE2a6XL/cyVW3Bg8KmuepQPpDA
X9XZmxcmHMOhVBWl/PkgB/SCjmtUuqbG3QdhY3fsI+x46J0lOd2JA16WO+4lIW/JhTCSjOcGjy6X
1keKrbGBHcwM5RM4dBPXhZzMcoirgAbnrFdD+EsNm8YuPurGyJca82ylaoTvPK+8Ap0qdIRr4xcV
AuG9QAwPkL6WT46OQm3rSyBnB1vpLNqsmLHb8wJ/vuNj83t811vIlKcjnJ/75FHVcQ9L4me8u4/c
yBoK3TGpkF0hnF1NUcWQhtHQ1zj3dr+wx2eLtF9t/a7U4ouaL76QoSQRMIfyjkIqNMvHZytwcCrE
HkN8jgwQtUi2eXogs4Rdi7iMkJEVthZn0OHBd/eJhQRRbURe0kRYZb+0jWih5FP6ZMtJufnJHsFH
m7Zen1H+DJRPyTj8BG0i6UBZGdyM9Nejz/KIINpHLujV9/qMtqcToLqKDSA56oPqjrWi9hWqE6n9
FEOKZZyNQmulaYGYQmOJKk/UFdDq2ne7zrNPLjvpA3k8pF2BHbI8jUnKn775CQ8rDlpgEcGXwG0I
puMdAQFfiRdnD42iyYaQkGtMvDlM0O68/5G/burrmyl73YNntVpW4p8GE6q0n/oM3vkeZ61gg1Eg
HDM+1vKqjbld2MPC/h9nsRbrurHDxY7MTq3KaxL6tPi5+TfnUY0Daj2mSPyor2ZR4p5eV0apUFq8
Hze7CDiNBmHiwJMsZIGFBt1jXYUYSVG+OGkYMy7VwCyd2/MvAc9PS0RHzJWznNuhElu/TLk5zHGr
CIR/to1AdwJ/7GRP19LEGJWqg2FUUZwSD4zDxSesRlwf9NitH4DOr3/Eyjs45ecgktAVeA2izzvd
ap7L9Bu5KMekREQncsbG5D+Wynx1j5JrROi/5ucj+FUtQlnKpIPRrnJjYoDIZJISLf3jpcJnlPCP
hyQ2V2QWJycp1F218laM0NVDDdLWkeqPUFZP3dToMoD87VHgfR3vV2l2YAKxtnzYmv4KTD9LNbhd
wBPIXFZ3RrK85tE6lowAcQdN8D1UzDmWy3WonQDdh7vpP1ubSTXldnSO32ZgRJwqBWH8hpqg/4nS
vYeSZVzmLqNi+6IMWV33PjurIRAf2pFst3xTw7ZeTRQG9/QP72o90136JUaQZ7EDpDsVoMteZsy9
1jKxCy0wJRlKci0eJcZaZFI5ZbpEXUfjh75/0hyZCoqhBYMS3jlFSvbVmYcIxQ6M8xlu43Oukv3h
8fV3K6g//H04XOGY8a9eJvQSkRGRmanxeDhqE45jhM+3RhdHNaEniJvlENBIIfaxfrMLgYNyp12B
cE7bfP9S6wGN4s6E5TUtjc1+np3AEvkS4NcFW2YSwMwkough+6v3c0gVj4lh6LSn3N/g1qWhyUMs
0qn3Phg1AptFA86dwrGNT6E8Ccx71N8prw6UjoUIRzr9jzUpT/lQZjMkBi0P+/t4SCeLxUMMPT/c
K3HdeoL4W5Bouq4qnZ5XdgIKEmpyapy4aN88u5d7UMmxbD1/k0U5ar8De02fOVJf2iYi8ltWdOMC
nhdkUeJXhU09SltUVbASnmvQR2b3JWdPW4Im8pvp8jiihDd1W3ef/wwlMztu6V7//wKeqJXcDQJO
iLo/mqDaicdoHaBs1jOeOw3dT4AL8nQZZdNRsxIyeQyl4IvQ4NZ7Op6v8f1gLU2PMKtgMCordz5H
oHpgcqGjvJtv0mT6VkUpf0Ljy9d0gG9b1AgMzzAv/V5/R057j421BEpAX/xqMlkgIctT4o8rDYQm
iJfuIvd1SUkHCholmr4XemWEqb7cepLBK6R/8Qi3+gobnU6Jy81iQRsxzEZOY8Z7A8XeBSXYnmbh
CSR36Iokeq5Xd2o7mduKkYLDn+8E7XOgf/MpHfGe/ELxBnWVLrJh9uTKMxw+KpOLpUMz7szfFTXJ
SQqrVOp06bopaYOrmUVl8L4Ef51XMlkjAbv3BYmzWjFuAQB+xy9KrXJXKV+pcRjAgCwTIZwJd+GI
XVDt6VmKkqkqasCbQbdj5zhB83ZIoJhyHF1zBEVd7A2Z2UwZHPK0rdXtX0H1mbgWe5fUpX7Sdwvz
/s/v+N691R9qNnYqm2x4ymaOrpcvjpkbtVCuHFxpFETN73wV82wIyoQ8L4Dr+rdEpJvQJzxGiE0Q
V9zuyy8a6luIH7SXEL+m0TwegqjHLBpuLQ3Nfc0E8KRB0jJWL/yL0kZbqoHIcQFhqFYahvScgSSM
udhEcurBoBi3KX0Fq0NXI7bwug1M4CiXCrTZkv2zWIFhfiHnfrvp76I8YJEVPRodwtinOG6rN2Zw
j5YfFKxA0qBr3C+MVa7Xjy0ZSvXszDUm+7ntEKPFZ71O2JYMt6a0yfSuhEYyMbKp/YNFc9wtAAQv
B9F/4ENf/b5RmYFn5pbGlSzRLQYnm3T8TIo8wo54mkrZly2wSo2IqYdcQ2d/3makFjqskPg1tW+p
76IocFzcOAyc/t+gUe0iV6MQs+HCBcRN515Beu10fsV2FGiWA5vUBu5XgitPI0zKGgQQsct1HXQ9
eVmhCd8p+OMK+KFNplMXO1z9IGyE6ZfeYM7QACYx2ElKifPSAL0B+9t9g+7qFYPcVuHRj/avcJeL
tgWKDIEfndrdSSk5y90lhsEH3pxFr2NCgS4gTqW5bnNhVwKt+fxHXIHu0oulgzf+ZuzHY13sC8gD
D2ntatM2tvKHCeR3HcfiEfH1XWIiZvAHyrV8fz9Iy81rm8yliDtgt2ueRUyo8bLC+yWgBY+aRqfD
smWhCumg2BRRIXkag9ikJPojw2w+SLyr0PpR8OU+qld14W0Ff4q5zF4ylTze61oGvJilY5oNE1OQ
/UjF5SMDd1m1aVJG2g9bWkugJ2soV41x2NmNdopYXCv1/oTYVdexWqfgMjev5dmG5NJsfcCd7xrt
HRKY3WESYa82hG0+Hg5Wu/Ogdr7E28Z+6uIrq0ex68USq7fDnWUWwWc3kPm36+Sbix7LN1VfFD+q
duAjU15kkkp+ikODnbVTXZdf2DGZuHe5mGG6uR45B4MtTXWikcV6sjlRa5boN+maR+0w8r0q8F1q
M+vfvSvWNhyie7pibGcE5KBCE315WflfdMNYWPxeAXJS1+oYxkflom+vbWEF7J2FTWoemnrmnpC5
4wY2S6+Q0TZllOQkuJ+nv+IkqiNLx56AMroplZkehyakIJvdSih4zIaYLBnjRDGki4Az4ck2HyJF
YtFv1ZpdqYgbdlkZimjLnQadBRHiyO0hs6Qb06JFWYsg+1MMV3mfkCLPCZbbWGqsd0HD6aIskxiC
fl1hkbIgTUx30odrT7ns+Ez2HjLU5RPXgce7i8ng6IlRO4jafmE3nBqj+ZsRi1mNCaq3xGpeMTeo
KFVoAVfrKwW7YS7OFaIp3lzkR9CgWEbhNtDfJ6NvSQhZm7CJ/DaW2w4DqmcW1u28VIltaUBgEBO5
Uxs+xxlEc3Sb0bbgOIvsfCQ5Xgjyvf/yvgyRqu/W1CeBfPMrPFKAxZUXcvh2i0pxUWiTjMLI6xAg
YL8Ado0vaBwLfuPqVj3nWLw6UhCm1Hr4pA5MEpsL9e/UJnRkjdqwLTTdP1+xaBxuVoHiDUbuyo7Q
OKBVXk9lCaq5NL2V5+zt+w8ADbYSfS61yGrgfg2GYSeY8DJwOI3v5ya17WzLrB7+IUQ0o9fAUSwV
pn5zWp1ssX5ezWYmVb80xo2iG3nUN8EsKhKlEz2pPqv3GXXAbWi8I/5iwj7YkATnUQ0u7kSTaypX
kei6mNFqosz8B3Q53jBfOzaqrqm84oIaAtCDoBbZSkskE7NYl6N3/X26CRG3fbLwBArL5GiUcQmy
mx3nJjHPBgl8eYg/HcoYoLjyKug1Sy/ycqDIDjMIte4j6zseorPMbPvn+zYX1DEZLj/gvJB6rKv4
w0pwSIveqNkRBwF541PMyc3EUDy7bFm1ecYL0ikPotKNtpCGM+UbRHqaIN7emXm944Mp7G/XCBij
kZrrYtZKjyoiCo4jF8E9YitRnGczDxoSqPWNYwoVr8qKwvwc8OB78FJH2FJthKvEhcZgLtMwP0o7
kpJJ1jfG57OOSoQhuKfQmw91C4gJSGYJadFbmv/rAsg3RVV5YV0KhgS26qe5Y7pydRtQRE4CF2ZX
aPIPHbTWACeLudEA4v2+TboL9pvF1OQBFAh+WzXMvgKQ1rW2NEvWdH557eHnzINIspsndQLNemAa
SxebBDocjn8Xk7bSXwMdyZyRfMUJR+E3ohaMQoRy/JOdNvW8hI2dYeaxkE5R1GH2TjsQS3mE7x8n
6b3WvrQHA3o/8USaE5ODfFdTHfhFdbc+Cj9hrmKQV+PufJ5ZYZsjeuNk/LFAivF6MllXDd/EeluG
sxMORTkkVJ4YGOQuC4595xBo4iAJfQ/StnKkqYxdJkweEmFHz0TZNfUrstRy7gjUyNnuAXOG0a1c
rfHcZDBH0xkQqeVc2bP1DxMaQvQA9rbxPV8ll/nzvwF+Klcv1o5YIfgUzuqn2mbsATUQlOAAAeNW
X8sA3LYHsbk7d5ZniwBO2NTefWfnqxJG264/5VRcN5N2zCCZVhko+nXGs5ZnsRFfl+BV/4VGcSjd
/z0D1ImUJg4sp7PLE+c42oOt2t6pivZuJDi9IZRTC5ytYPPGDYp6MBAjeqa0/SKz7K0nzHSxpQSz
H7/Q4I6g1moTME1JIEyZzj++MVB5ZRMPL1Ph193BUGsZ35K2kLzFJdt1+msZsJq+Uxn8BpAqwf6K
e3LjiadpdK0uMEOY8InQXAVKztpRQZs25OiqYcWPPh6EYtKZDUDwZwMJ2PNBQCvlZV6McW8+RBkA
yIUVuCrRBgMfCW13REkWL/E2E67NisDYRpJOXmrhMc3Bc1n9ew1oCOqShNuceL8sIQqr00FSVPbj
R0BOsu4ixt2PFkZCkmEa5NMg3u8xk1wEzBeVgAcDAyIh55q4kTL+Q2BFMDrngdtP4Ne7uQZx4KjC
IwOeGBz2yr5sPIb2naTWcMMfQ9IWhx87zhZjq6DXpK5NfW3a9IRYW0EPruJaju6XLzLFVFw++KqA
QGYZzvqkXZx0qavY4nStjBs5Exo0r6b5V5EBP0hsYcyJ7RUDMNyU4xhgOIYH6udaRfi/2Mq5gb18
Oqj52TGgjLVxVhdphjHYpmkErmJ2GNIW6HO0iKC18D1ZFRrbzixi2ZLMDXdBgZyxSSvo2SN3Ze8k
Vq0blPuO5YjDUgmqxtgtB/h8HhbzSoYreMU0EvdxZd14r4xgsvqTUIkb2O1wzL1ScUW1mA4I2CZw
sO1a6MceH3MjI6L4DKfcj/+ZneHxKNR9IT9Wu0tbU3Odkr7GTeZSH0p7mMwMy271aFFKTcSSmzQJ
r5XtPYDNSxH+oiy5MaY2bAu8ew3d96MDNNolQa31ZHeE46cYzBSS8UCfgAqTD0nzL9hX44X2SW0A
Nji5w1FEilYW0OhQTSfCb6JzMzQIos5gnM+AsAOArhPX1bYhYSymf5Tl3ehKKm5jCaVemDNhosTJ
2ag5TyxUfGTb3kljrcgFf9cHL+m5skAbKUzWA3CRzmLAKvy6rZ5uMrc+Kd8AciaFV3naiY1PXGC8
6ClQrnvzB5P0XY8v924Ao47HavtnGOpy2QlJCzyEvCiIcw6Ogq+/gn1h38c+XtIW7Sl+wc5AsIhu
mv+OJ/mJU2/PpIWGNHxPh8CxZOqUSxvOB4UTqNOWOP4gRnYvjMmAvV8LXSLN0AKvggG6DaN9nALS
2RRFOKbZ74rIAOPERd31iU/SgX+IHYFjXtjhREPS4YEE0w/GTFbGGBOZi2H1wzXsK/73oj34AAdy
joUR9FAnLIN/+LYVnbsKDP9zI0fG3OgDZ5Ba5T7lgM20FoNJKuOHukyaR4r/lXXv5vrX4XJPbLVI
1+fzthH+KdJFvkWUp2bs5fOHLKU1YJbf8rQWaKmoMeyeyNUMoL5X47D6zqw1F+cfQoZSB2379sJx
EtaBCwd8mcoUYVDp6AoSdolvGKT5HZ2xGBlLN2tqgfSC135Ldb5zSeT4M+ftmdi20vegsl/CL8w0
4NJyQ/D6XYHYJqkdZKJyKsjwQy7UVNrkRHEWHC+nCgGYAMu8UjNHAhvgSZ0xnlXrj1JO+di4o3kT
mX7FWoNMVw/FrAzfmr0GJGecB7EIN4c93qtLh+mPKAldj/FmbSf0SG6bp3dLsNLc4H/YXcVEv2w3
fFK9K+DKpuw49cpegeLUixuiUiH3rCEN8Vg7WSVoKhGiZRW0Sk3HZyYSqIJYEHIrSfRT32UVnMdP
YWPzknRJ2KhFmNYy3iv1Ucb8YeHM5mrLWTTxkathBxaVSGRQbvD6wzOZ+Xrcrbc1pr/AtXSh9d2K
v91XSWWsfUlbZFaUakl/F0XgtW+ZFPUQGL/6bRjaOdisSAOHzlfk57PEBHI7XCxW0hYb5CRAsMca
wiLpdLKaf/0zVSQHGDrnKh0jVovWzHe3FjgUm3W/6FhPYkJ0E8SsDQFGCBS0teLDWFRxBrzEvM6g
euvO7cOlmHpjCkig2SXcDSqHooJl6oG8jEmRNDObNCm/pSNJSbLjZb93a8vEapPZxEr6g0yNP0Gf
jcBwq3fUT2jsIma+Oqx+ref6NQugBLW9x4jB2EFTM5/NvCGnF4SZ/UndjJiZYJBB7kWDl34bcqVS
ccgktvo4SFRoIEYB6pZ+2IXQihXiIF2Sm4eWdhyjn1MHtL98cENFtq1JYzVKvr+XOyRoY5XJxKsH
0OcuMRh7izfmdWidWVTW8XcBBqJIpTT1lmvVDSLVyqugFAKyp8HzjtjoZa00C2z+POsv2y5PybFv
XUfU2l1PpXIg1dB5xqu+3V3b6Gfq+qAsLvcBz4aALbfAwamGAk/iFRvvNWFPLbwpNfYBrzGvg5z9
VCZJoA7fvWBwcrCNYp72CV5cSih7O3dkk8+ULmxtwfCxw6ZjfYLdYL8fJoBlyv6w/stuBbqS7rJi
RDjQC+Gop2xEOiDNLakjlujpFk5qntWaZjTjDsrv4SCZNycg/loXDm1EISzBXgiPH43LpC9EHWmC
XjJ54Gjsb67hGDtjxRx6PzhkfZtNZWfxZyKyE7QBhsw9ERQSazl0CCB4FzzpzYpC2kSrixuB2Vo5
lqjHKlqgO8VPqSSBapf+FtB6Y5Tu8z6W6E/x38pRCyLfO90QXvfKmWuRcZlKlCd2G6a74ItdmlHc
ran+BSefx3vRsKKbaeVp/rZAHjZcTEaBgrj7vCqBjuRHoXmMj7cEVPaTEsKproZzWC3QR5sLSAot
Sn2i2aGUyMBh2DumOkN4LvhdTN92tNh5RlRl9DrQ1OwOwX46FhBkSVHfEQ7B1GwOa+yVMdKVhm48
w05PfaHP210vc4h0r4KSzj84k5wQSt30TOZKxQLY0HcMIWzz2LrsWUVKa9UidystY1j4ALNKy0ph
qCxWfgLf2mppJI6wTc8U9W0QD/GYO+Cp37pGIe0P5lnIRctpeMUXakVgNEZhiyrL9N4VObVgkSjt
v9DSKm0sey7bRz/oxtYeChQ48HHY1FNHGkp6lAAuYCL+MJSf3dt+hn1heCcc9Rkuosf/mCMtPum+
MAhBbIvoJY/s/Ww0cHVx8LFoJ36AnFRy4tKRTiO2R1T/5KciWw3ruimUBS2+1y1xavfGpDSMEoMg
bi1B4Sjgw5FJv333WN53WCZYLw5IR7SlOsQMzt6xBDq/so316NzyEftTwZJKld72mup4z6ZywUk8
yJlIycx5+rSQTwy1t8GXfvQScC7cwHt1udI6WlfxJERuCtO3Ih0TlCW1RSOf2CdEG+8IUrBTp373
NM4rUUHKY1UC1SZEE4WiDXOvDpOzATjLFElKOjsCnuo8vgylKSQi4eg8etW40Yn5KoOwhSrHZzHT
InzbQt9PsB3Mn8iMCvrkzovbTFQCWrzWf60nOdv4l2gBh7WT5kfdaOeeL5sw/+zf2u3GOOodw4tz
iFZyLCLOCjeS2CiyvfUHBZW5knGpyVArWix6DKgC+vvsvNWlrwmAGV8Li2pWugZmQakkbaGfpHmf
9nNMT0n9bXawMubiq+Kz5HYhmm8fa/RdWoykqwQhNMoCMQ0z6yvk0Z+G7aXcMUvJgfOMlh2/AGZx
Bqpdn11nmLt9+SDdsRXGo6FFMy2KE6JiMmVPVSCL0Xli+Ko2PKa8RCXric+iydC5cedwUCjNkW55
TtmmE8k3jSqDjYn6g9qO2gzXkxcrBNeRYTibJ0aW8BbbSR8mugOHjOA6IL2mBBLBW4suA1SlFA92
m/wlU6sJ/JsQ2eCPUHgwNfsGsNKWCtVjQpRP23E+UoQTEUU/sErsOPFLAAPHb1ReWV2MqKpAw+fk
aJTItzt/4YKl1BN30mH4k+6/sGsrz4fTa81yCRrt0pMNkxkRgDerzGquIPZ2l9QKSDR+kWao+bab
P2CTnf8I18Kv2mPzAcFC+sIvJBtuUeolSToD8uHipAlcj4vWWvAUgOJwVX3ITp7It+1+qbzrEHpF
CKO8FV/a3EKD34xaTJH+4Vme661jjtUBV3X7GIukyJI85grWGjQ4mqq0+xhcTVjtw2W1oOBdUXHC
6dXeiXSwyTHj9ov11lfucnbM1CzspejILnyMZzRxgELuBl3yvLn56t835iejbTeKS5m6QdgXEL0O
QalrVWBh48+PBAK7RhQ7omUTQjAbQ2C66WcUqnNRD149JarzE5gofi5jdo3avNHz9t6+yYVKTQzL
0lSom+AXe7WpjMCBCGEZcpi9Ldqn9JwMBsKtefif+1b/NWKu8Z3TZTLXdXhee+hujtUxeoLApZiI
jlNCKYDGTROEZserUNd3cUO8uBkAYdIQzO5tN9x/2BYjt6lX0TZQ48vFlzfHoEIemcpRlAG9c51I
1MJnxhH0kZGaMPsTpVnQ+mLPQjs7wrkfJ3aI9iGUG6sTjPErGHQY6WQHC4sw1dbzPcG4UxqsTDZg
PCEDPKio3j69IvVb+ggQhq86t8VXKG4aw94Kg+XwJN0WTF7ZbUcnu1Y35YmrHKOLlbESc/U27ofi
CPIYtVd2Pj5a6388lhH/q6Jr7wiFNE8cSGVkzuBcD++Vzj1ACA4hLJtslod9W0/pyVUNNyrGtKHK
SKwVimypvpz3VOFOSWdr/2SHK1LniFgIZ7rvr+wmxh2Jm3hS0w4/+D1Dnz9RjedXlDrSa44L864K
AhyNYULVOMM+wzqQM4GZ5d3nwK3aHGDZV9T5Jl6QYRW+qP138X/zv44bkVs3SM7RugYErgUUkhgx
B9ou7VGifD76DxQIeLyhxrsYlsldIuNzWmYYrWheGqB/k0ZtZbv/e1DW74c0+RLFWK5jgqPW1rL8
lvfdAH6z9UQOtLuHrwPgyuFNIkuyUxApet/XWpwL+zsi1tYbKrCgee+k9UPfTI0JiAt3Twscr91I
3Ras1cwM7vQgLngsIWsaTNy15nBGlt5kyzVBkcA488t9/v6zGJjnSalq9FPvpcRbcQ0FMId6idwc
XNU30P2mF5x6iKit8MBEUaICRoMBksfvMRDfgvV7WXpo3IcQc67pKd9ddVpIaF6zb5STLkZEl8YU
1DgMidDOAeryTwVkp435j7m7NkwT2U4w4hRbms8C+jweNOuYZdny1jQ+ZxWRbLjCj/WxBNynnV6n
8evE6KhrmHHEBncolT88xOQMtAkt1xhD/mc4F9x6BDH4zuAwe/K0xjMYMtsNCnkkRdxXtZTLgcdG
eMvYFmuX33TJKFWSlZfi4MiWgCtRVxbJK3EcIEOqnJHMioPyE6mi43WW2VlwkayDFSo2+t2HztdM
6onJeycTCNahmPsCwnaxiYYxmJKUN6H1WuOCJl2610hDxBtStalmVCkhKQ4tpoqKWX13AvmE0nyY
vs9oa63PZ9zZiLWg6X0A6CSLorcEUVrrkwI4l/QdFFxQclKUB7O6FJZS7TfZ3n+OsmDo0vxy/uYE
Xukq2OY8igM7/8SaWZ4b3XfjoEUMjDKKX3qMfmLplQLn9Qxm2qFo/46dh0r40sbR3pBzlKj//yIk
iSnf7JOlXNGvNCVGqJ0xTFGFyL/+FJYZ+o1TeiOHFh0E9vS13ouGtn1Rs1qm5aKq2q5ieMR3Y4IP
NOqPSp7W0iar+GXtcN6/M3XljOuEOHkGbdpE++A8zC9eqdybZQ1xQxqhu5Tqroq9sXRKgiAOyVcm
cZ8/oQGXq5obehGYSlsMn9itixY60c8UK89JS0eZtW5dWuVdddjY7PQm16FCOkJhyw7WXf/J9ltr
s8X4eePxbmvS+GqTlzsN66R9gTS3FxenpiQ5KY+r0mcRm2k0PqdBc+uDM4cge55YlMhR3m66VdwR
r9a90rXOu3+DxSfmOvhWHlr0SsFxzOXdvSdtUEQ6wcpE0R3au86AfEtlKaRH4ozMIRlXEPITJIjG
6WeTMlY4m0r8zL6sQWcYKoBoxGyx3aHYL9JlQBfEKyQ5LDr0bjVz5pOrZgaX4nUp8dZO/KAydeXl
w3XeyI3gDKZDyyoZBiZZX7dlVyPL/ZdyDA2yy7oytJkE01LAqTG3jDk0qxQpDVjqgN+RA/prIHIq
+/r1zIvC1aMWdTZdIwZnYe/v38tDQRlfvGB1VcrNBsrV0p5etjn8BkbbknILZGzZs9a0KK5dWEkg
Aq2oTJXccwhkedl4k/Uf7fN80rbHxisK5YjHjqpXvJLcK9GvvcPp6CXEGwcHBIZGqR15XwqOQygL
y6PS7z1Rct8U64gduJ8gbAdYGQ3IyIhDHErxVcRx2u4qCc7VXNeRe1ql5Q6HYp6HT56uqo9w7YQj
A+6/+j89+cXJpsJoVzX9gBbfnhuDviZih+JZwDJoPNedqMRyWvjXeyrJviG2fhwqJoz0/itGxYbd
ypNVVx8dw9cJ1EUI6t3P+iovGdbxRSFR0O07RY2BvLqaW1SpkZ6zYmLTMSOwc5lW6nSKYVdWtAOA
XLJulV5ETpYIlDTOnVbQgCYkc+74p8VsZIFeX6SzdTde0GaX6xYRiugFynzxyMXaCwNOtCSTbF00
Kqh7ysLuGDZ8fADNY8pTmkKlfX9EASjMMsfyRZMobnru85tdIXCMhoSMOunewWs0r7ZL9w1VQOeZ
ILefvmC11kN4DOjKLybjEcspuxG+l3WiHzPLyOjADhOXSinAKKPDkjk/KPuxepYlTLYGqXc6bPQy
pUAs82Tcumd02M2DbKEsLOOc1UBurw9Z1y6/AqoPZPBLcHi/7Kj0qVTdhNBqSzuxzae501k+39R9
pccsykroo+KKkhlEioFe3F4DIel85v174fxRV0qE6HX57DGyJIZONJ6ubZnje8IKnmP/t8jYxzeI
o1O39CWdDPRG1XymS4N6ettPbebxyAT6SvSQNNcqAOmD2BiHzIPRRIdf3tOEMH/LLYUmku7WHsSo
W0hmasddeYQSMswm1MsJUSD0++jfMTaJQBafWEMW8K/eOOztOwm7a0e95by6zmIMTE25qSUCsv9F
E4mMrJiE9CJNQeZUi5chAxtlu/lBfNICyBFElW3LNOg1yURaqI4gLd1kcAMlfAAve+WGb9go42Wn
6T/nx0phrmV90BfLvyxVETcm+D1uimajcjxUq9NoiI0Xq/mnbOBOQE+vg3aQDavgfVWE7DyMA1bY
E/7CC3XFK5t8Ruzc0GUtUeI247HVQpErDzO8qk2FBpRaxJ/iWpCgU9RhCgn4G2o1ITdJC0o9yQk8
5TLy7w5xUQ9WH4WK+JV5xwYi+VMCuFBsPUmu1SL2Ry7RKrrXk4lPZWHzivTn/9JLggKmhKvbM5YF
Rlx0YlaFc3b2mXxi5FWPXXU97nNLIQHENIhijXDzEwS6WO7h8/SWpa6w8esL//40W4H9b5gsvQoc
daT4/INvAEW9L4W5yLGDMlv+8ixk28dLfjHJCp5pfawLg9sEVQpFb81T6o8Dk2OP6H4zcjPR1/ig
5HDAqNavotGVOea/pWNUkeEyP2nvnnb7S9EW5K2dd5vInB5Zz7TEUVUJIigev4dsVHAuiA/x/RKq
u9283gIVkJTh1g2jTFWP5CrAfbPTzpZHENRwTrNI8/SMc8MzpdcfUDsx4dYyFzv0hMIrs6XeQ5Un
VSyRXCgwF9WP3HGr767bQiJoqvdXz34+XWpAsrm63vFIvYsUD/T7p3oYlC2ZFf5nMa8bvenww1Ki
6+2qza3ZBEym3e7+GlTXjvBGg0pP49w2waTzqQHnUgti++czQkrMZuBIUvRjKgMHVdhCPA93LzjF
/WZ9Ouh95sWN++rsLU/cG738m2cXwqbfwFCpLYL8ZaG5t4ZrKL6/LYC22e4pSMTCDR/mZbxjG5c6
G3w0G9x0WxSFf5wlvpBJ3Qp4nzX/wt7uRxVWDSjdNO9HRRxxmwjc5yj8fL3sxTlTabTdeqX0B39w
wZgu0RF0H7sYgBDxw1PhFcR4yPnXur1Ozggk98ho/x96iHf0YGUAZoNLi785tnGN+ZGY278KJpj6
sgiKcw31sCIzPYzrLxSVKOq1gRiuDzam04HraJGHXeONov6NcabT06WafEWuEsSW9QUghw/9n9Jc
8uHAOspuwNPOSRigr+sZe0myjbfqlBhETIe8obX9fSkKLAgx/NxiSMNC81dPqeOumQUoihkSunU2
LLLgaZOemH03WZqxgdMqPvvSCmurlX7mRKn7pfcYlqvxh32pU/0kj4UP1bEWi2LmpBrWcO2cYUzf
2g5/lvpo+QQnThE2ujBGoeWyyA3RD/PKjCsS+EHxtpYkU6O2Kgrzpxj38hlmULiRUc0kFnGdBSql
9RoKjjaCWaoxjPi59YPoZ83agbUvJ+v4cmwTvT4/Dh11YDZh0GFlTpHP5/q1x331qDi4vcaQc4hm
RtRMMXd1bog6YB6jDSgI8CEv+jtYr/fm/E30TJzXyIEAz04/hrEQghNxdMk2gNWG+/hRn0gVq922
32JnfHFrxxcJo/1cQPGfrRtZIVEFL1KZnJh0rSfUMcPtsReE/ERmzQFNwJKgDOIMo6BJHB+xFzjX
+2UB+a9FP2u27XuGhClukDlHz93Z/PB50DVIP48JxkFdmtRVkWbof1EbpHSMnIeeW3rPzTVAA0BT
upl/EOjYRBQh9gK9zFFBkZGEZjLBDQTtnlKnMkXSXrFnOzzZGskH3pPpFc4ponq1IFWI896mJQxs
5YnP3NsR2/DnXA3b+jm49FksaukURdGySR05Y9HGyNV1Bgska3erqNn3xXARogIaJY5xffxjbnoc
xjALmWREyhXVU67dIZ1gfQteqeWlDPixe8OpIiqEgE/gayhJfQkQQQQzzzoEoZux58m+o0xHb7kg
2H4hbVyuYlBCEEsBKaIA+3XIXMu8+vc+/kPEQEtQYccxaHIvaN/0BG678p2PBpA7/MPTWfEtz8UJ
7QYOZPAfw8UYjlmSkE8TVYZadWg9KJPNQVDcv1jF7iQfbFUu4M+1qeRSPMSDrYPEUe8U5CUGWRdL
7gpJAhQ/rCinw6hLP69/rr39Fdc1tPaSDtcu2jvKnwOLvJym0lsX4hCjgUZ/0TWFRiTcLDPEd632
kxU8mXI9MdoAs9Zw+y3xqntARR4KN6bG52fTCQlOa6o7S3XEkYibWEesx+9aORJwwWN45YL7FMp2
sLxh4rsP3OuAEZzHlYglJVFKIJ33A1f5SqQ0EqnaVcTcOseouxmaPUuRzDEcapEzesnn+Uq92l7b
gaj2NCliZa/tF9w/8gZoTLtT3CsmIoGX6X93I4oEV6rerlWWgikvptkWdouDUGo2LyUYkE/BF647
AqFPmoeeQe7A0pWx0DvOhsrd7P3bmsCPdb4OntUrfrATXXzx7p9tGoB7+a/y2tkiYwGJyejbxgCs
bBGJwDo+ig/aYN9qquE7xYjXZnSLbnb2uibQNz0/ci2gJdpOGFJUKsQjwY6m0Jk4s7E634DcAnbG
HuM0B9jDttxKo/AMNU5TyQFXoJFQykjUXh1pFABJOF25cJ56sxFVSgFXkD4Mi3XLAa4X82g9YcsS
A/mXKPMniOG7mxEURWURqwz+uQhX5T1nvdtD8tmWv/ZOIT7RVXP0WoniMDkFtwArXORHjDUR7qFT
WGRgbjChYXzSzGAKM/fwyiaLa23bvxzdU9I8erg+abtjaRtfORyjE8/kv3XqNPWGehMqorwzAKEH
DNB1yjpGuIppj7gcnVNr6PZjZ0ygU05V2qd+DzlkmbVsWp4/T0C7GJwSku+IletY38dkW/osfCUK
axMHxD0E4Cqk+GO2125zjzOj5Q1xVd1vQquSGYi53b5h2PKB3MqcjXuYSupl5Ak9Op0dmvpge2Jn
IhG++HgoQqGJE/+JsxlawqnyDYFSqky0G+AUlh8XaFQq8tF1dvzNjJDnTWhhQHh4qrSSbkVLlRKE
moVc8C7gWSYpKhTJYkUps2cUKMpweOsYt5GGQI34Pwr2DhQYhbCYN/tnTXake/3MyTwNIjkp5bgt
7FaSV3cTUyH0lUjWYA/F9y+6MxGsFYN9baYIuQyNZgASnzI0LcKLeSxxTLpNyJ8LuZEmmfWGzOPa
EZtpkKFKdZTczVvQIA/tIPHNNpPjNNlWi/CqMMx1XHYeQXqpUUPpHZYEz+LPYLYRbXd6+ijg2uoF
18DqyoMf9ZzUgRpG+b0mZUlgM+lnb/su12h0EigUbpVq4huVNZavjbq1jCxm0QiosBOaWdsBZI/L
wnZZFybkIuB9QUTKvjjJS5XgJ/9pnzWI7jGoFlxwO4XO3ZfR0tlfu9/43l3uB90/AsBF4t3e4ko/
gJBDn+JP1N68FUk5rFzG839O2FsNaPxSruFrTEo5ALUlcOV+V51mwQPup1fi4lMKf/sZ38OOcjcQ
oetn+go8XPQaelRI5Z1COR9BAbTHmNQboVvJDrjvo5Dooe4xNSSADje7jfe7o2wWcCddbXxRun4y
BLouQ2Q0aXAlOdxbYJiJH4gmiEtlLbLfCGvqc98VyYwN67A4N3BBx8nEnjyoGgAT7cKCtmZwn5nN
hS95W0ZxZm8VpZUfU4Kh3BjaMHEfhWye+NwWllOsNfwbqfOshOfl53hbl7PMjcpX45uKL17ZsWYB
9JwdeTYhgMh7JpxcFhunnb/cl+WhJF9iZMBV6EycM4EuR38/HGEY/VEew7aATjnU1aHCPOJ9FjMW
+X3k2yl08pB9uY/pZrb2MRsVAfDZoiFty/HQYD2WnROh0ueT0uY5sjGpVs+eSv5L/3rs5gDxDMON
rMKHsYyTR0ExSin2evRNR6hCeP2AjwPYqLeWCE4SNTIeiu2S3If+k1OpRaQhQHBsjCs4lYGhiGvP
4yKzdnMi1Xa0tRSHBumS4UXV8Bvi/n2bFwn6vKqlx+TTuiWaXH3hSTpJKLrZnQoYbIPEqJDtjZB3
W/O527tD0vJ8a4tpyWFQxw9t+TQ8I+YUEG6BqtmeEzA7zMqwKjOR8wllipjiqlRajzvsIb1PBy7V
TDD+c1c1Z3gOMNtjyzm9TapUKsTf1Exgm/VjEq7qTCz1NbpvfN4XlzPouwQ+c3uUOORWK08nvd6X
IDE4EQcUJBIhBezIGyRW1V56/L3XUOXi6Lugap0vANhfT3Lvj69S7XWvQculVrQu6QV6+v0Jagtw
XpEgLkyxEnp3vcqtVDOpthYHTw3Qtexk/zoSh+AOlQZIJrj27dLtwteXwhD3Cp+7JjkcnyFGKW+j
ZnInPejkpQblVEXxGWSyfjVICHfahWi0lv8pzklSSSWcMh4D43rUXeGGM1saALEAc0TPOnhWonl8
qMdpVdVCDgeDpOAz2+q2ccT+jXvoVx7lcwwpbT+kU39eZz/Q6Rh7J48WJKxRrvrFk/rIEF0cmIAw
woe+k6pE2eKjnPTgxeo++1zgr/OnernlWNkuXXBjSDBsL9fmJxTaXBXCJYweJGUv58C8PazIiL47
i/RDbVO6kBxikzkFeJuSmhGEkjVJOzP1ecc/KsqMzSx9Z3TbsLg7iKoWFgl3KlGjpT9/jhgaHV4R
i+jeDLadHRHJFcRLwtcF9Wx5BCK7N+jnIvl2j5M+poVnD6q40pclXtHhdxBE1psBBOM1wahgOmdB
YRGfCAafhLcb0pP1yVgQabaZDZAVnsyIEkJUZ5xAOm33K7jFzDPyjlyMyl5NxOrO6lBLJwpAhtNf
gOMEhdOoNW5n/y6cohlVgRsySBteDne35M1z5cnzkYYfdTrm0hXhW20vznXz/rdCOY684NvkH44P
ri082fgTdEjAxNcGvk6vxoL2H7rbgBAlzp7cT1WqtaMMDnO/USPHdboqWzG865dDsi66MZFdMNqw
xH1gjwFP31BaGTg9xEzTunvarmIFwpkS9vlHny3/FecOUYcmpEjy+LiMl8LnG3jq8IZHImWw7cTD
G39ykipIaX+PFw0piHNIFN7NqirybCGxGTGkJ+x0zCreHdk9R2zdFOUwmO+NwGhP1BYOWCsT8gzT
XEa3dTQyxjhzmIV68lk/mDIaiapbgIeoqJVZEe2w0oSzMwVYHnje0g85XCr1our5aAHsg1B1EsmP
jBZkpLLDcMv9JIsqrfXBM5aAt621JVmzKTFBL++D2h1ZTVMo/N/faulaQoqwE/cbLYKHdu5DEeK1
9FhMRAOuxmlXpG+VFYrDdYHd8O0efoLLOY4iuhd7UAjMTvVebSgC3Aw+sEyssZ7/UYEGnGAqE9sH
MuESEOzT15I2LwiGp3s5fCWPHY5NXibeAH/uvCtfzxZYYaHiUVLBZmEmRhGAREMD0Jd8f6fa4yGi
e7hqzl7aJtvY9wR8ymuhpHrCwzFtQjoDFJk3yhxmIhThz+/64iBWyOUp4vhHS4DzIlE3yFqsA3Xv
/+K7z2VApK9d/9Vt6PpmHcT9aGAr9LGRHGMoP5evxT7CtAPMDYWEpIcehgMoiC0wbcqeYG9Wi/3c
8T0JeyDdbeQcBirX7JdNg+sY8h8BKZqgnH/BXm4QjUU4FSOjXIYUmx3sgjLaUpKVWdZGUbWXcSKa
vU9JK2blKXyajXgVN4ktD38Euhqf1nhAmrEgHTZdq4/tAe8Orvq+2Ml6Huw11YHizl9Vzj6jf1IQ
/Ihg8mZsFka9ITG9mScjoOjbuQtUrJJeXwZ+SHLLItDRx7kkS/1JRxneuVi/aiG8jGfK27bysXjy
PNMixfz38QfqhniVEZdiv1/PfcjSdmd4mRVAZOhgtpU/y5WQvGr//QG+JXIe7H6gMFJWjfYwcrnn
tk7YIVM1Q+MyTv3gbYJlWfikCwXicMwHolZSnoIdJYFycQZ0rg8KPyXFAY5zZn9BJ3BiFAFa6s6W
yQbvjfvR3mPTl2oTeiG5I5msUDwyhyzI9NWrAkFtEGbNXEDz6UjlT94AzHmbQujNPrj39ko7yFv3
jt4UtNKxIk5YmcML/tGac8c2GYzrQ7UklZhzTT06Em8vvRtboDNxB396ZQYxJs3MN0aaK6USh8fk
yv/s/FZ1VpR+O1PvBYP/sxinLlJ5uMgDSubiM0X6GqVb1F3Iuh5Brw3jPfRQSK4tkNuUYNac7WaY
gKCDdcRxj2p3y/Y5WrWrmjRb4hoUAtfY8Edi32EMByogWrgMYLGAXgbmXCUBtf5JmnUTGdCh3OXS
EOWM23aNdGQIF+70po86oCC48ycxir7EtoGcS28WCWpboOntJI0/JhMbcw/Y2bk20x6HZCy7uys+
QGyZwaCUL5kAvhEW4jPnWicx/U0KgqmvBawcopOKBXhnddT5jwSK7nXtoRJAGSe+hdQ0AKwY7ZL1
phdh2eEO/+n6OiVLHW+SS0lVdYShemVGpSsmbwlvv4r8PPdoh59LGVJcANFmx0cC3kWAvrEw7pHk
BX0esPD4y7IlDDeuoMOo8IB9JTLB5jhxtbd6mGrA9O5l3U+4+gCatdxQ/ZHbE1pML2vrLWgj0Ic2
5AJ4whrIfeSh37ht1cduyID16AtdcZkPQB1rdCSj/FCXlWkV+o+xI1VbJwTNRNsT3Q4eHSHlXR7m
RXcNpgjP02xSIkIUpKj9gElyME/JmQOXVuUfg6R73X3PRtc6/Gx5SzPXszD0SPM+t21x2zgWk8S+
G9Elm/ggexEdZVpjZgwU5qSRVz+sWa9LaFagr3QLmd6MKrb6mpZJ9tTORkJ8qIi1erYKP9arSF4f
DL8jB+OcYindwx153jfshvsGq6hDHU3BTUMk9yTdsnxZHOEI4ADsMrnoLrwOZn1HDaRcfTn3a732
7TcOrXdio9V+doPDG3lP6Vcupi9Ch2uIggzZdUUVwvSIDszVpi664DhvUbWFbfgjmA3ZM5BN9aYb
5OgKnx8KeGDp1KXTMrjDRLTrKwRafsBCmKOceAiNxSosUMQrhqgWkcSFbCuXveYpo3Nu9RqzGALn
bSVf2QqpMkb7O2rIqsfq4Fhe9FUe4W23vl90rQHsQHuc7+LKgfqV0wuSgDvbU1tuqxKn1sA/tjbT
44S0CDQ5q2Aqypowo0KaZW7q0lQZLDzHtq5Brd+YXnza5Zlx2uXCjxUBjyPagEIypcKm4khU5u59
hasBrsEgNZukmOibvZDQITkwJSD7fdZG0WQo6PvZQshN9u5bLp/kixSBDy/QduCcrooTtIoDuH+B
B92yr/Xw2DSxI/B2HuHm0nLKSsshiqAoG1PIHoiDXjkLc6s1mYHFi81ZvGgd0uyLCp+WUl49nVQu
bc9szRQ9CZ2UtXDPv/Fau4okBTiU2cGxuZ947G4Ls1JLOtG+4xl6kp7MB66d8rnIEiLi/yBMfgQM
BbIPHccciv3LbArDYVf4vhWIYR0Uf+9+QysvqlueHh/LDhG0v16xT+fsgvQQV+9rkU6PP6r/yCsG
nuKUDCPuT9fWDx1oFgzuqCHdPdME0F85KYvcfmr8NGZiEuU/fzzRMXigZvOlwuLMBNbM0QVyY0pq
dCDiT7q1CU024YhQMuqsLnAWR40z34/UIymuWRwEloE03vh/8dYSNl7jNKq6kHWRVSZEkFp1X3xk
k4rkceQLgXcPrY3yuQFsVq5c9ywMCmc5U5jKZA9sfIJfZYf9yrWGr5k2jYa9MMnry9KsUQNITsMl
JDTcuqv9TBt6cjfccw7z31pzUkdnXeTykutYXywK4hO55qbuLlBVt4MbgRLaHcHHFY7g0az+OFy2
x67YMbu6XoL4TIcjkhIUMClaZMFERAyCm0B0ZRRxB8dqpARck252lwvRw8kNiyda9Olkn/NmKJlj
O86+mj+xjbQ4QGAfmpusFwXWQytYmvAAKlfrSsvM6kuff8bWJoktHa/Am5em+bVd6fExl8wFxlyu
MgUvv/WxkmnEI3HC64ueYdiLK2PHU0hdFGDAAgjBfJgncabLnzLeMJKd+SD41IWywQaeBH6JMtim
5Qs9crEl5ygCBny9bgKzvFH+2uOsV0g+qVLlCg4SEbnDpX670hpW6ZdTq8MhQR/eL/YUz27ucAuX
97IVZQdUlUsgkoftkzVxGWRI170llkqBrQg5QnM40IQp0BmRGaQRk8rcQPJrBNpM4Mg9OsSVAp9Y
3U2l7MLDcCbc/k3Zo6lg0e03DjA5fN/rbztER9VXy7IrmKh1tWYoBB3CbVxVjPym8Gu3wfchisaw
PUUm5e7tM2hhzg7mqmX1c7fP4oDnJtjUdhvOmzkidtTtUyCWHUMqOhptka5MlEpDYAmdNXdgvkf7
isceE+i4hLcGIZ3KlErms0w+EJuI0jbS7v38sBlmZ6FyFDcBsLNDO/W1Huq5wtj923UGOqHu2c9F
KrPzM/lKGSDMuv3/szJN1nz6Xg88lRjwUBzBkTrIuJ16ehjacxC4CutzQHlwPQIcODc7VlJ21Rp9
BSnWK5AoKDWELN1fjbtcOYUm+EjWjyIPzGns5mf5LqCfAcKvgZZ2ybFpnQD6VUiguFhXm+34Ygsz
zVdC8fdW+DHGTHbX8odzUp5FKzQGeW7LLEVQpN1qxGbuAGx7kESNVBlDQU4NugjhwunPHZVaqBxp
TCYaFkoEc/tJ1XsCMUi8RH4SUdDcbdTBPKbMX6NHzBDEaspixzNhDjuNUq+28HPCXCOTVApZOELn
DrU4W5UJVlyof5FrRasxGZCBPlqQSYt74XOaTHyH7TaK1c02LcLlf01SPQfQZUfacTCzsJgfmsGJ
TsO1t1a3nE0v7sjyboGLO+Nu2sefffeB+YZhrO0FJObCM8twNF7nJe87o+doZPSQQy76C+bJnISt
bWFJ+keMwtfRiF1x6VuSmUqRW3wwN3KPr524/EJ+ExgoNlD22ySh+ggKLjnguSoXMes2Itzdrq+2
plxmEulrQ14GkGJGpKU0WvZ0ubobbu9MK8NDsKM5wapCAO3aD2ZoMbqQcKfOh0jZsWefLAXZh2z7
Azz3Bde1OO0w6QLKPEcl6VPM5pwj5E9zQYCj5IpPAY5+lJ2lbtJ7DkKWz9NFm6KsG1A29KLWc/rv
TnpyfjfM+UtAUPMnRy8isuf9R8SkLGdaly5b6G03JoNWEDSSNcZnbzAUfndQT/WX/WkFao5xIABb
FoFzTLBy1QmXGoOIVPxAj5zaZfot2xKzTFq48Y8e+cgSfTzODG9YA89by04sG9IpDbX/GZHDs2zD
uwVD+1S+Z2S820aCN5QdVR0uFmefbiUi9+aRVEzERRX0aRjJPGMWFl1O/Vsr3/9rjmwT+iE6QDgf
AlnFMmy/A+IF6BIzhdidln0xQ0iZbJ1KdxMgdgpr8Joxz4/F2Pf9eFdwvoBNFM373wir1oij9JSQ
Q3CAG4kfBIrtQ5Aj35VvSKzw5/PZQxRdm7a9Dk//kgC8hgXkM/WPom0P9k+LX650pKkRG4F2lmsF
cBsSQze1rsyxwQcGREUJRPFmlX1JzA0tUNLtMx9eDSUd0SEoDwVqv8wEG7NwJZ0GEFLQSnClkvAR
FSffb4r4iEMVM+WS+b+2xlB+lEf6qnTlrtuRhz9S0L6b1tePnketLgtqBlQXZ4Xf//lifSLgrJVk
EzwO5DfxA/gyrY3TeAiwhVm6IzqRTcTAqwck0p2bzPZmYbN4B6TpcYgun0g7GYFo8hFBBHW7N/+v
Ud61daTzy/s3F23WsEaKtfWu0G9HbL3tc78k1W+E1DRsQzScE2lCz4sa37urgF7SpW/eUhBY+ytk
F01LfSl1z+PfCs2gh9PuvHLRVysgUtVvvdhI2Fp6Yg2+ZoOSwRjYpgnve67z4unNZ7UEAK1HcBh5
4OGJl9lQUOzmmP6iDXFYBZ7F82LNGGd8fAMY5oiwEaUttN2gaftojs39G6FuZUTWvltnXWwE7TiZ
uJDjNLgtwi21xBnkMCglYSjUWHYv6TlFPrCs3GGY+Qtajuf+UROPokE7VNR5tGi11YgeJWGo6Sqw
uBYw9I6+rVvHF00i0gPNl9BCQSeTZTzB8ZCtehXieziWpcKwoYOopSX4sv2Nc3T2z6wo9BTba58f
MR/Kb16neLZJ4FN5+eFV4nkBqWrYsPrtpM3Z4611TMfIa9Ton7Qj+GHAh02tAFBVknJ8GE6iX5yE
NtEcmp0K2MQzKRlH9+yscpHFenuR1cTOFJWfDzWIX2ULVF+oSTIKay+vdRigqIQNXojlooJAUkiK
QRTOBj+1m4aVBLn3IM7HQYObzw89rT6a3rXDEknTutjaWlJQXNcKy6HD0dqHBEvgO3WlX2lZ9CH9
x4N5gGoGca+6LJqUI3PpBxZtx9j73TT3XX9lRcNmj9qU3cHxFb5F+ZXcc6etYmnALqFwe4oMX+ku
vyKTTpFEfbVr204QOE2ZNOJ7wSZ3wqFAzwwmk4SUNLouGgd42UYrtrWGctxAfrpnOz2Nu0kjE3Zb
2loCKu23SyYMTHDolRAgfZ4dPsqu01CyQAz/i8e89rJFBrFyY95xs/zF+LuYRg/MUyiY3/kzUWDP
GESZrG4NMir4zqFYYDDAVg+yQlPwSce2gh8+pqBIIIoeIwH7WfLjLuE6ckrANNqya7vsmSNIknqv
GOd1tLi/ZPy3YzAsTIKGFgXAR3T8cqUm4UwFCpTq6FuCx2WZeXaCt+gOygTO1Ee5KyhR2xBk0KfJ
3/VhMVHLf0kK+//+ngxnUVAvbVC+/J8l+zWzbX/mqoyEeWa4nXqpkQslJ6GyMfH27f4T8hsV8N64
1TEzfQfLE9vq/rYfZbSyIFjjhtmQOZfsoU73G7rvKnwkKJui319LA1TlT7jlynoIndJopPTDvftI
A+nkRYMsBNqNswfApPw6UQYwDVZz7HdqIGALgXRxM7yCN2OkFHAwRsjp9VaF+wmPnAwvxAnVrp3h
/4+RX1SPyct7uzZ8Jcq/7pDPaQIqZKh5M2+qWIFumKcyY2oPMnGiKVLOCCDtNhFfPIZhRNfsRrCN
sbkZg1kgb4wgE84Yj5mq2YEtqPw/HG1DCOM6v8XJr9QXnkXlS3L+E6f3R7rdyPp8ANKRTSQvAdAw
ly7mDNJ3D7glhQ7tLu/cLPkShpbTolMXZ0nRpi4Nu7kJHWSlEyhioAitjsKo8XyOLkGKciKecAYL
VHyQugrmmlHzdpMbhtZUm5U4YrC7w4F7+uyVswP0nnxgH52jJGG9+0lWvIN0LOAwxUh4fddKVTbc
9cMHocma7di2rf/nfM6/UDP3LJBhlOJEdrR6clA6ldwKb1Rfgx9B+sy/TARfLcTW+xgjeWGv/31o
3zUtGY8H+sroA/HY6ocbmZDcZpdhVcXY2+L4rxu4Wo1fMNC39+zCbhV21H4T1oXtTDqdhg5yHXa5
oYhDdyXDRnWbcxwZLiXJlsd6Qpw3oTiPemct8UlXSWw3Gvjg0WVIbTg2FDysGJdayt0o7gUkfCS2
NgJnkkLlmcQ6xiEzA2vJefppZArczavEADBpSPI+VaNZgiqZyJ3eO98HsbG+0fyUx4guecMJJ0yr
raCs8qweYcx3DZYCMB9ca20Oksntoo492ahmGptlPtOwi60cNOcb/rR5yXXqlgJw7y/txYsNPIc/
qUu/w5stPVwP3p63fXrcvp6tL4A3jwkqcUawjn9BzeCALpdQL1/j7S7jkAgy+8qRAxNLH92ARYOJ
2GbCgKOjmDBiAPvuP1oGHp+zblDbxluh0RLe4x80Z7B/fBlOBG1Jx+E0lZ6dnbgyYVKdS54XMacO
JLMPKDLoUBGYvBR1b7Nf68kEiOeAl6IB5ug1SZlsJcYHwO4iH2FrbtFD1qpjyCfNzg7QLzxIKR1i
Dw4ljFLTyuNIwjWBeXx9ak5GWXBd/Cx/mF3spX0owOFbLr8WTYzRgjKgDcuhiT1UE1Wh+bIW9hVI
ad1deojcs1GY33Yq5GmC6SWnYW4CJWwejWuCauo2ya9ZQ3eSKuo7NWmDrqZv8ieyyBpxHRPxN0gI
aUy6DXseOZ7vcTCHmxU96b0v+bne4Zc/auVi40M6lqqEyXxBnRRvLRo67VZ+o8obqtZeJLxPuIG9
15iMOSJYgQTEBAjs57sS3HGqtivBHPg6U7Qv+6xltMsclEF6zqR09omGGK+BE8EDN9jBY++I+l+a
9hiwVmQW1PCR9x73mjN9CPpUkZpOxvzm7taJ5uXT0m4K7Mw8CK9VS/SCUI2hR6pKIwClUTXXGw08
GP8Y/JbVtsSVjAYGLvAz5VdOG8P1f8ftmvpygLdzCk81ltNUWw7vrA8DaQIUnHOuikof/yc2kOBO
7rFtDb2sVFFKtwsk++2Vuk338idoHmZWD70QUNRDpTdZqCd/eks4j9rkcd8krm75Em3YGAJagt9v
x2K96tFPAoDIX/QWqmR+CGspB/i5xJY7okHwvSio0ucA23vYzlzPr+WXSfG0/nu2OjTmkZXqcFIr
GthG1POOGzNnxXaL+8w5TKbhfBQCrJHn3NPC+XlFS+MaXVU9fAdxSpORExoRaO6B0YULo+kmvIzs
aZLz80EQWqV6bMQW8kHU+m/OHAYfcNSB/ySMN/tUuuwyvAPKUNDXZvLvj0l+DVqWqE4Z7AsLdxar
fJ1W86MhSdqNsX02dowpbDiKFgPbUydAriQADt+6HZstKmk827g7i3xCB68p1SN5+UxWLNbNWAXZ
C3d7Hso+mRcJ5OePqzjLL+x1hbe8EOqR9RQn0JRFSokrzTHAu+8CmkAFGEGWttM3DbIPZAZGqFn9
3/WeKH4x2K716hrjWctb4dEHlfcos9HkF6dR5rEA1EE/x0jDyIoc+BolxbX+n6Zn227TLyXwAVVC
7GML0Jw4VVTBihK+jLHf0Acg5K3aH+Wum30N0DZWMyAvH4tunNJx8pUuD4AvtxRYzD6KsrjRquGg
YjrOrJFFDjD0n+wPaSAwwgFpqbcOWbUeMuYS535SzM6NwZ3LLZWNXlX1Utnq1ryuZRoilE4nk75N
6IZhsXWie8RkCS7yLfHHdf2BmrUa9/DafNRmrd6ABkR9xz59E3Y9LGDtUAnSGIloBAkbLI7r+JOE
II0rYsXwnAYua46E8C8DF3pnojzPJh/mfLD/9vgDgVcVraOYKruFgxHiP1h7oL96uxwXpcvAdljV
eWNj2erk+XdD0ML3e0vycCjEPUbqaoLVB3TB0QPDk/oozlEinFqcIe5XzV0exLxSAscts8FE72iV
hvu+WJJzLgLTuq0D+9oxD4yo685Slb2mrYt57WvKD8ZFwEOhPUKNfiu/ah/OwyH0kuOW3R6sJ+TN
XVvlMrIyTuXg0uBSh6sBu4KoR/7uSnNCpXRiy9w+9O2pDwLPHD0k1PpuCLH4jQAMC4vcf//NbLkn
w+Uj2vzPIfyWOnCgue1yQEqvtyTtsn6oAGyZYmCN9YuVPv2nX95GZg9dH3/KgukIY2Gc4bM9lcH9
qcesD/pX7iAaCvTF/JQnvDsuZnm9q9yvNXIVP4PTCnXuZVvNFRxdfJiMsN8nfcnJmPudt8yvXIZw
hRTxwRMOsqbEe6ADU/WWLIvY1wiYOvnqwy37Z56NdOLI1idCm3DPMeHOGtdFbAqVjThGZkb/5pDH
F0sQ4oLkBYqoD9YvemUkEUuZ0/ygnUj/xsLtPwJBChOW02IkFAJmU9AXh12Fp5BLT+CMHTmk1a8f
MithXfTWAqb5bLe19k1Te1w0BG4W+fY/g29hCWTYxGKzimVQDbxAnjZx7id7ijGqFCHWY5JfWEsW
twpMI2F8jsSJY3mtL/8kssUcqTHSf++/4Yzh3Ym1YoeBRBtXC17hggNvcF1fQlOCkmL3xgBSD4ln
zKkp6VCQhm4kxGP6C9nU/heA5/dAKgQOo7zpZfgQL5kFsyNhH57S5nMWU0P9dTKZGVHSHl2q59kG
+/agBQUDhTWECOlHQldb0IOY7lWx6x5RS4d7v6OI0RHz7J+d7TQba0R4AzyhJnmUq5eHXnrYpXva
yUg376Rn/0x7ntzIMTSKFa5q87idqrTwjTO3Ae2wYmUpG+oPdeBVtydg95MXWU3XZahYK+6F6crv
fLxhZFE0u74V88Ge9g8/Nr1+L3uvB2Z//IDLrF6ogLUdyuEYCMV8vcYrjoUfJLeUkYLenU9KGwu8
yy8QbGsGLP3IBN+CiPeBAsYufXHWZ1vp6ncIEeOLI1Di6HDhZJa9bObAR/SShu/YVGYfVZWV8cQm
cSqOPTHjEEjvUmXz3VMAiXF6c5S6wKDoR5d2XeA6jvAp/FTBO8TiVt072tc9Xym8Q1Lydc+wralw
SQVUHEJWOIgoEwVsbwnCjyQedAnqcnxez9HuboI56eVc2eSDk6XIcY/qkN/4e6lmgZltJZpqVwId
UAPuqdC4ByZ1z7PnkUGVL4IIiHMhgORV9rexyWA8KQ8PhgciUcGKp/aIMBMtq2zt0MktH/FkUFzY
S0lIBvOrJ+dUp8XaRMVK2wmGr2QFGb/IHs1kYmH2se++8Gr0Q9w60j5GA+nbMw8lve54/Khkejyv
qT9LZOl02x0UnX7BILrsqbUsMf9r2FkyzcOUPfhCoVZ6andxt6SMWhutrLM/43O+YO5nuBDvV++l
cEeO76M7fSq/Iy3lJEjraV1bPC4cWeKiYJv6hCNseFymAFnpH8/pDpqdkcZ70nDLM6eiDsvyXKMO
PDC72nIGAYgmUmR3duDYhzM2oR0V+cYQfsEBABPLJ1f84ySssdH+yoVkrbxjPSQtECF/cObx97J3
b23190zz+1ngcafP0OSYovNC/8Nn/cxx6PJ+fssSKaETvd9UgKCOkr3DJleaNZmUm136ZLkzHbiQ
4r5jREA/XmLVrW348bfwWbcXsb880f+IglGUB2meo4Ph9UfdaN7y88ac0MH63TtCO0849vHPaJP6
n5bwdeiy4vHZ8iL27NQmufRbVky9IdQIbOkbUyh5k6EhM/Nt7qi2+IjdN/DVHcQhzwidFH709BuW
Q2MF440RFkyzzREvPejZy9yBZ3PXlHMKJ+X/m+sMwlDF2MinkVzhe9WdVFl0ydGsRPILoRnJAp96
LGuhxfkthEIMtC1Jn07/bGOOTKEYKoeoI4Ob80IyE8sUYkDxGepBjdjQHlM1bSIrVW/BN1/LPI2U
2bN4A1+B76704Y+6fr+nIaEPgr+F3hDGqqdxQWTUO8eJBq3FnPBJJ16IWOiYysJ8v8hdFAVwZCxh
ODGFSkLNpKKa2GX4J4BOOrM2mIKfUULKczlJErWcYd2heB7O8pDqe+U7A98g9cOrxsR/+VNvEnOR
j4yT3m02SqDJrVl2WC/8fk0fDgH3QpSOVD9Qb/1o0YSgIpOVW82dxt5IsV86uTzGF8ZE2fgYG2es
6rFTxT3Gg93ywFZgspmOlS8j2kYvQRrykJa9bCtektA7/nkB4FaiV18yYcX0T6utPzP5qOsm45YB
dyubSgWbU8uZfYgkk5fSfrWUqI31dqxJpONc6d1E4NgsZk65Kv7UGCqVBSZEBYanupRKUTgx0vPx
uoMtp9Q6mQykn0EV0O7/8AiE7zLZsF2am5kG15CD3LjCJWhyCB9KgmyevlFqC5hBT4ixitAjMCTm
OV6KIiI8wSdO39sqmMnlUiWaJ69ipRNbZoBjOFnYkbc1arnX23bL3CJlQY0B+eWdY0iueKWUpSEO
j9dB9lCh0Z8W4hTtu1HhoRXh+nbt88NgQPpa0viQU9sZAclDHIJA4MkYBChDsuTEaOIxkPW4rDVw
cz0Dfd3txnNRmS2VrvVS70ybNXcXqz1cmI5UJtygl4siiND3SyC9tmIuoao3s3+W7Ic0rF6OROug
O9Sdf5LZ/tIZ6IDPVwokgn4BjgXL6IYrsvl//g8b8cWj/mfcOhbunF3G/SA0M4wMwFX7CZncGe9T
gOqdZPGlXSmuhTZ7Pt6JGVNy7RQJ/KZoeOi/gq8hMcTHzF6uIAYOeEctAARbyyYtETwDpivJ4r0/
OwIJGmYRRZl1QMpvrcVwBx6MUQb3xYhOcQ3MHgDSHezw4hWNxdIs77S2+uEUd2hwcg8m8hFD/ONB
Ao51RH62wvHJqvPBIS5QN/8m9HZbv7L+hKyvIJE0EsaWHB5nlZLo3XYM3vvUD8w/esO1zQaH9PH0
Q9k8Ql1TYUYDUUjxsoaARWhoxi4EwhJ7RusCmzqMfxTigSFZEssGJ8AjZ4li1ElTpmqiyBP9CS6Y
aKqgZRw1xqVLfIe1PvDOx4KqNGVLAPbpdrKrVkX2qs0mx7rEEcIcpTqAyapyIf0wX/LeSl+relxr
Kr+1v1QX4L8CMrNltw5O0fYC0I457K60tm45KgaGgvjA5wSE86d7SoDlYfBhdLZc6zGEDN7ko4H7
PcBvjpkoRbByFX/w8kVOG1dA+ixzvlcQX05h2owfGzmFNk5ZUNFgTc2izb9XwaZTD8Q/KQ/BQfFP
eocF9/dba2N00bqhzKniCk+xcl77Kc7UMm4rOo3UmUj8xR8Efjbshp/bzGiTWEgBhCw8DTRPg4hW
w6t8GD2nr6pz/UPDZYRjg75Z8L4d/Rondmjit+qpdUCtBgLfNI1ZgltYBqMF/1jsAJFXno97VhYi
veRhxuAZfsHoHwT+X0yq2CeFmHZmuPQ/KUSt4hCbAHRIzMB9f2fHzFObXB7TpvBFuhcolcwB8LIv
RU3jEt9kfWiweaOYC3RAiYPgJAS+xFOhCe01RJPrQuLJnI7fwYgSoExtfgIHmPcdoDEoCZPQ9/BH
AXuHhqHs+66s357ziVVDn6E4CjaTaaU6QSiJ2lXXpCuXs7k3WvaCT/l/ul2UflQps1tuB4Lq9CaY
UhEnv661swA8e7i0yyY/9/AQgTiM95+1mTsUAgR0kIrCsgLiH5i6VM8Y2SYZL7ZYIfvKVMCY1KIJ
NYLIcWvjhns5HfxQRNr0D7Jo0GzFU3oir1t7Rh68TdUk7l9bms/oEsk7ChvSAW+nYbdR6E7yrEW1
eZ5fbSpJly0nSwY0fDtW/pj4HqgP/FyglTI9FUl1zIpDMIHziVVqKQQb1WiAMi0gaJIZoFvALIiK
atzvWS/gJPHGDOQeF5GQ551akzouxPo12s4Teq4fzlVXNWlw9qlOouRtdmT4yixj5BZMOKHmSjBe
6aXkuwVNPcL924/TdkxezLyp0QQ228UVThGc8oZsLTjAiZUsJmO+4fUCAa9ourtNb1xvPyj2r9Cu
EXaWmEFeeJzAaXaFlOWyc2FCKJgcOUfqhHO3j4/xe7ZBTMa9bbhAv0CZLvFquE/0Bi0wpwHYw3+J
6lb06JgGP264+4txoTxB4vXBiiNEJVUhdIYCsN1awWX9IgOXFmX8nTR6All5H7dHxUIN1QTy7xqV
ckqadlgNa+0kDZJEYEQ2hUwqF759YrZmYClmMrvX94SnNiy/CODqR5hQ0bQZkkXxBD5eJSyc3wQ2
ARjDqYrGKEAVXn/A4NAWCJLN4+kyhfN7V3kYXWcRgShbgdkobIsvCQOeMHHdxmV6yo7bSD7mBGFR
zFtKClY6ThnRoNeiMvfsWws/3GFXPpvRc5p3MduWN70JhPH+ezF8nscmdHSleHbOg/z2DwVctp7O
Z25yQBMfWtRp+BbCeoq1S55LKMYuZ+f6Fc0w+duGQ7fgNyMUJieIl7nDG6OeDH1bblVIQ+Xl4mkV
TG/aLDVkmy25/Er3iNJ6BvtQkLKJ+AaZ4bCUJOkZ5Q2bOKagB98pVv3ca9x9Sravjj07TnubUtnb
0k0wTh3KaQo/9yVKXSVMaHd3KgvmkH4Bn6BR1xsOQBq7JFEKLgYZbajU8fYtFkR1TAYlELbmivc1
oKrSA0xc3Qu+u0zIzw0z78AAxSagRvZ82S6rEY5j2VZn6PDUUzT2yWkmhgpvmchtK1OgVUZvqBqw
w+cGs6p1JskMuPa/NMo5OZNpvqbKV5j9BYFfRf52gE756WUwji9JCGMIbdlKtu4RQyBfKDZ+8zIT
djk+D4RQQ/02lBwNA+pRRaeTjmIF31xPsSDoCDwdrNZ94NQW9YVuUPzNVgA2SxYKRp8N4DuP3NIF
yEtVVB9V3jdjBk4H8qVeOusMQNeSyAZ5U+ZsG6D+nYpAD+bK52AH94CVhSl2bdI7OJc6nrOZQ02A
t+Vr7IuHo102e/Z+YCjaJDAeefdNB4O1jCo8VvlzvnPF0xaWAEwftyilzb2wEPO3QRYRzELs3561
lrl3oZAqa8o0i1eWgY7yEknfiO4JECLYtA2NBFTislzENGrq7JTZddEL/Uoz4N2zn7BTu/aX6w3L
iVdh0gEc9zxt6Dhe0RN/v8Ij4BAR0TkFCiwTyWKIBw3dd/ELpvE78lM0YvO2CCwz8g2cWUnEtEhm
b4kHQYbdiKZHTaqC6pYqtwTCqyC1xqDsHrk3yBD4IPP4za32ywr1J5D6AaUFguD4p0gZLb1xxL0q
iN8YqU6pvXXtO3V1L3J7FJGgKeXbWJUWkG42C+vxfRJ5L5vY6ZbwR9mPq7ojihiv/Ynf7t3QnSgK
KqomZq2Q0dhK+p5dLeiqo9o32jQmYFyVtQXRBmhQNSwsmtZz5+GYHwGToM5mXzssw6GlCVrhkg4d
ClTp06qord9pbaboXUB6AkFvP8aobrFPb/vPXj0lH0wNjjzsLTSxuj9Nj470EnMNurkyLOCHsGAB
Z2SpIaVgyv+JvdAEFNcrsHcV4CX9wY0DNRLdTePJ6vef0UCHHsuc9pCo7s91jzgwJyX2dkX+nDUC
uCYhBvFDnZIeX3usa5BQEsvOtTSmh40A95yJyD6TbPFicluz64F4NQjzN4rXjRvHex8SoPy4AR3O
9LQ8uUO1PRkgi7H/iTCRH9J3MpS6mBBMbCi4eEZ8mQxqO7GoRSvm9BE+76dvgSXsSuz0maxMy7mG
YO6+5OtFeIMBuKTMDuTwgdfzWbz4z2Bgi9naDqXhZjInpbnZu+gXgoOCGVpPxgv3hSUPky/rBrHz
tccnhV/u3/CPl5F6VYp4LMgtwkPHlYRFGmDcEQjDsBs4MG9UkZLVkcT25CT/FyFulQZ/syqw7yiX
gmr35/1Uz88ajIHYx3ak3P9ffCx/7fhY13uUuWCm9EOMQNFH3lIcWZCJaNrykCAxjmI4rbS8xwZb
FTTo7w5YZuyS/0E+NyS9uEY8T3ZOQnFwWgvTgN4M0y2vBwxsOa/AfRghGMlgbRXRdhIFiaqs/DsX
Mc8oEJj/dqssV0P+4SJs5vKjqI0/As46znEtF7LDwTWK3n5oI+LqAt5pxX2QqOuiun3bG4rZacv4
fYEH4e9wRG3P/JfgLNz2NdTG0aJI8bq2qzRLRQ2SLEvl1HIERdxvf3viEa96wrvV82sAmVlS2MSt
39u4xZ3/fAZi6bDGZ/sP0CnYJfpK+CGrLkTHY9fBd2mEcw33WYU5LXaL87Z0oScYwVjzhtxYSF65
cJZXFxoRlos/o7cX1XVgNod9cmKpe6WuJ1fnTLI9vaDmCdw4xWOKJNNO7hhETPQwMy8Gdilw+XyO
gqou406nDvehmKRWZATXkhSuxfWW2SRNC3EtnzuZexVHIwMG7NA9HBl6u1bn9hgnJTErb4w2Uxa/
zAdr2FggmABp0V2JxMvRxlNE+QaI03Bher50xbTTVgloBq3lhBRWuAeuHvcxvoXdu6F17DkMzx2J
/fIjByOdxBVn+DfzNGhgCiKQffjARi2y0AAujXpmM5b2SbT/PqtuS5mdUdzQ07fSE8P4aMrlEwM4
63v+CH8YElQ70OXjdXJtpRn4OTlOxkJ883yNkllgIdNBF5AwLOCg9PrVtrbx4meZq14yPeI+8egp
qvu9OgorvG02fLusRhv6rmI4aWzwLUhz1Iwh2pdJfcYxlGanElXUdpzgB+nf1lpY1eJGzjHfb2Pt
1KWdX0NTYnv0W77VqkXosm1PpnTRNSx0vKVRzR6d/vSa3pM4Djjjfg62197Tui4x9sNyxi6cKqbh
5l+iAf0MYEltRrIhWYv2uyIPSzEax7ZlDE9G/XRJjRqfDhaxNsgZZzuCM4UepLxkyga9zk7b0NQn
vT6jMkGxXLWAgg6O1hItu/jq2Hlwb4XiohYuQ2YwdjnxF8lbwAuJB9HbOFXjMTx8myNETNpFBfL3
LZFKJfQoWHzSZXFzq9Vas2EBpUB5dJhn26TUZRGCCO+D/JVM5MrHKzNBQ212kAyVM8+U4CupVtFc
1399CUL19eXX7jvLC1AAww1UNU1igJvbobEHN79kRzkItWXZyNGgsR4JWqCwd70lHO97FBGGl7lL
YkJG6GqLJBKdIlwUfl4mzj5U1WQlHom/TFVJuiKQ1Bkgv08KNrjny3Rwt4Ku+wOLBRdDGqPJ078U
gE0YyaKZafK9NbHJLliH1TA9gq9pZsXh/8SDvJRAQ/er598/V23zwnBtTCuKbX/6wJSl/9ieYyh4
VvzKawsDWL+1N9usD/PsIwLGfP7Nyf6KPaYEnWPRfGjtvjPqQ/5ijb+O/AkHFWC4sC0UYFfx0JNo
L2ugd+LZReneagScUjlB6MRtm3euErlikdgd3cXCYzPOPpFxXueIqf1ONzBLV1y+efUkInfi0EtM
xhCWYbmyHCCE+hTBtGt23a5cplZX+Rz8qsP5TM+psNemL3Ojq9MgrLrK0O8rMakXGqw9kdlyv882
WRzrZkvpuMs9zkKzq2F6PZKG80Afob7q4ndfqg70PQD9+Hr8PKYNp1pxjPueuHkYvuaGPYMSA4Qn
PVm3knFNwH8PJTuUkyUuWYCt2x7qw+I+6brMPqpLIQxCKmaHhS7Nk+I9mryQYXIV4ULiyi9yRuDD
t19B6IKMsPHajRSnW4p1KkMOoDDKV/RKolft1SNoS44VuA/+EfrEzvLDWGy+YgqbrFl+RfRwo9Ly
QXZWwllnLjvmzQnFPykjW6i1wBuvoUVfbJ0OBwJUOxIu7272R4WzmTbSxLFE9aRHrPaSx+l7ynWJ
u6SA0ZjNaG/Zz3d1tD/Zs49YAYouOanfq51C6SHn3x5bjvycDQZLBHjMQEupBg4DLkoLStiR/1UO
j27yRZCrBjdTN6oFQkCbFSv9Kbx7TfBm8RwQrnN9yrqCe2Ntkeu2lt3Ft6OCuh8DXxZRHeWVVVJW
1gtozxMXpaYaanXPboLByaT1Ug9cITsVCAoWbGDr78MIyOR9q9SiEGkaij4b5qe8Tygz9a9UOhBQ
QqlYpMg95N2ElW0WCaDExGJRA2jtoJftIdZW0tST0M0+IB2rXAI0im2zhUHbPLFLV36eYRJU4sJN
rYqr74qCBocpdgRZW2a3+A89HtDgOhep+SqQh49anA16F3brltB0oppxhiqtXF/fZbe6xveyBe20
2HkFGuLdU5Rc2KcrsUPzqLTxT6GBkZis3uetOhpgx1ve0uL+gRGxMtHUwbUCB1dlewV/gxjmrHJg
0SaCFJuKFXr2AFBqQPXXI3dz2HMPzzWLPAJlfkYCb9AsIjiW6Mk/t1CCGybRIBtTWYf4IqDyrt6u
P8xvcgbHlrEn5yI6DXajZCYA43MiAuFFSIGdySYEmoatcTKj8WrwszM3LPeZMCnSAcJ16CxzBPzo
6Sd6iK7xxWtu4rDJN//weTs9LfHUxikhaB6yFzCJnwLkCIu3U2ZdlGtEfTl282+7lUwRahzqoCl8
vYwSoNXKF3pCpE98+BWuJXBvzyOtGVRUtwQ6gNxTajW4BfV9oURkyWeXitlI3RYy5wb63k3XtB7P
O0qxu+0knhJmDx/o4QMzetkwZnAaUlbyAyIDOBD6LZpmYV1R10E74XSCGslTY+vJJKinXFobBZXl
7VjcPc3ArsiLsY7TD/XujwDsGHZdH/lurUuAtVNlLTmbDmrLPfiQA+uPCw4IkhyMAk9rH52pBydZ
BSoTgscAvUq7oqjZQfDTswJSMkqFU9zJKhqvdU961NGoiT7fX2pr+6IRy44D3mfAvG8gqhhtowuu
p/pJ4WU5vLGGkh8jVp3kLU//5EvzxYbsRuT1TMXqIkYtQFNW4D95yUUXvW23e+IAqks1Jhd0n06i
KrNq6b5rHALQ7u3Hvk6Crax6+FdJ83eaVHI1eReS/QFg+yHokypHrZiKMaC0Rp2bY2PDXGGsuTNM
RN8PCobe86u1OHfaD7gDCvytDSkn0e+yLDFFIHVPW5Wqhrz/p949G5nzYEoD5hlJ+N4UfyQPU1eN
GvJZsBr2xEDSx6KJw+4IV2pRcfpU11nwt9lyHiKd5b/G4bVy+ghI/gM9vqhPmRzWifwL4EV/dmeq
AHl7i3HmrtOMiMeMwuwMGq2e2oySzz43v5PBxvSn6tjC+yd8aChNsQL9UP3ndGFkAJD6f+DPt89q
oNRquEJfNWtXRpifFAp7ZokDgbB02oS/QLH/USBHJ0LME9yZXAK93ASaJFfNlbMmbcTA8RMoNc74
8EMYVX/kzJamZkoGU3Z0p3+ullEtpeuDWs/Ga3dd68UkHIs7YwkAi1hlqs1bu4JGSt7giWsbwhL1
aWCp4VwaE2X4of9JIjuJpLadATnZTtdJ/0YzQavG6VYGVxrY6QiyhxU3eo7Ut51jsK78q7L+SNSS
A2/U3OcnTs4rKoH6iHjHIAlSsqPBhdhuWz5mrFVrCbgXl9VkCdy715q1zE3hJBkslvxsmZlWmKdl
CKTJ9eRrzTMusyq5P8Cntkn9InwK2XWnfyd5qTZAkAevuNlInCrSeRaxlUfG+r+iRfiKHx6zaOeO
uIxLT5wyMYqARHVDNU66C54mZL2/axVc6+7D5FOo3sIza4mm528lg4RbvLh2euFoAGVe1xtDRqhv
2GadHEc++aRjmAc+VT9cBDJ6LUot50rKonLs1JEZWdD3KOgFB99TBjlOkjqW4vKgSZCqnoPnWJi/
IsXPhAdRDnYRVUn7AxEZvv3hgjgvhfYrm5atFZv8egT7Pog5U7umcKF7y5L46sxz3/IdPZ8J7UqZ
IpL90CMO8PvQUDf/XT8DV+Q06otsAVRUQ6ovKflfNuHC53VvMxHKtVHiYJN5hFZElcHBOoxzaunB
4miMr2g7qH2ep7GzC0JTYSUb2mkeOr6sNZv0sixVqejM9CmbVT4I8I1u+SC05mTiDreW1y6ByicZ
ypp+YzTQr/hWj1wbVxF+k+w41xysu6Q/cZaGrdbDpBtpkmXfm3TaclNVR+6iJoCWCiiCzT/HWlFy
uuKGojzMxxXXj8/wFvIhzQMluy+OInUTpK5QanYmrrrMAjsHjio/Rri17ge88YGb8u83N3Hg6zt7
3ctRzYR8tUhWi0hXSWlTJgzIxmcaMeuZ8pZP7Iff1DUyLR6oYQ1//2PZDbOvYRuaGG15FgcUuRVm
T7FJb876NE38aP4bIxzhLUHXWIYyaOi06vapKlNuNrXFDlqWaKmwqIR1UtogND/VPimWRdVhMfwU
6zPSn9Nno3AlLkfC90rOCMdTQR4lPiq+qhsgCij1tmFzGWRoBnkuUZA53D6LLx0ro2c6isMb9V9p
1YJT8PGnaioRveULDr3OhAH7o3kqQ7rswZM4A31Xd+QEm1EobcpoZPHaPFtC9WOKJgHn1exZJrYa
YvoZSzCi71V7oipXWofgopcY3rYlJ3iGCrGTOQgFLr+bkMh2onB4lmExiY7EEuKiVlSeKaukocQg
OK2i74dIfgqreo2MfHyHtxs3I9HWBfV/tr3FpC8V8ExIGM0pErx3O5wKJFezf9eUYIlz/HXfLcez
+s/l26h07e34x7HPIqML1DzvervGMhCSKzjmJKMVfLyI+n9ZNJZ3fwxAYeiCK5ONqkMct6UZXTDn
T+dqGnx8ZMrdC6YWdsg+EGeF+aG+ruweNvBg7pPHMboxji/J20N7OXI+pp+SS34gIQkAR3hQeOIk
4N4/O3bCQ81YUgem/Q0w/86+LP+qH7cPhMRPJDHi/IR0K4Tb9CoKGNxKtidqOPhFqRrOTqxeMunn
H7c+y/aWyAF6iXl3okg8fyQLtwOEXDTpLNl1zHDjIazSQvNSy374I7uFCAWjnAFab50gCtpEbuTC
C8osCfIoQxKrLiJTImrQhRQ/AMKcOIPyrBlVpGXAhNe1OrAN07zEmZkzrayZUvAztAyjvDv7Rp1F
Lel0TjSA6s1WIuBJcycIIamYhtLAIFFCRnB7HeedB8WlxEaPTkT6cm1dc5wEHHOPDbswmXJAT95d
i/G2U2r9kJ4xXxWoW5nN3YSI2+icg8SHNPcadMcSvZ8t3hVcpHMfXOngTbZciFkbA0w4aXgVEoFk
hb6F5gxwtOF7+BKWL32LXk0HZ2WLCzMvC1tWYXpKwcQHbwKiyS43neaOzjTOdOusO0rpQmO4kfvD
rh+jM2Lj5p0AwnNWjezmTXnDLEyY7OsrjWhgWEoJ0dlnWUstyXdlDSxTQ/AZEGhWQd/8wyLHUQjO
dQHHO2ubdd2fIh8pHoI369u1MMntN8JriBoufnGDWusThziqUiqdvUWEW8HMcR60T0cFNdARaynG
XCiklcjmNZJv9YzTYLaMb4mz3U7Mhb+Qo8bpQXIsP/qtaR6ex52SnYk8TY3x8E+mFOPbxSSJWvEp
6rIdi3SPJAr0hWDhK07WDsHsFVweBVRErK5tiXi5OaG00ukOuRyQ5l5IEP3JJquzWDP3IcrNEinn
Cg2rtUlPOrAzPyBU/2EcgZAdjxsA6kfOoYx5wa45g9jEF90d44IDIen++E6dOZ2KU+UZSdNm1clA
zHcPnaAQT4seUhLQFphmf7fCGGwkFYzjaw7UWSTye4mjDO5TSLzueryU0VtsJhuAxNdtKn+9c/PX
7eII5zZjQrUQChnihTXhBF9bbSfrj1CuiNW359IJ/Lp9IEjiqeX/iLTGuSr0HLMJUuU/4f5GMEmm
8+3xBWOBbeUw0cD1jrOA8fL7UIyBfsPN/5kMr65x8nlepEIhncsNajmAEWaEcxdG4JKD7SCDvdYC
v9u3Y7FbfiJeZDKqcvOC5iVLINx91rT/nGVqu4lkR3vaNH8i0PK6jRki+RrVm7YsvdiNc/CW/aPk
eomCtq+5rUxHbI1tYGI8QbBxf5rMA4Gj4XHJBEGP+t4/wkZtFLbQRXez9brtgZs5+0C8zR0W53W5
jidR+R0fCGJ+ne7DE5ybO/Z8NxZwj09XbXkapx3AHo0LoT5FVrPqTnQITob1hFFnfuel4NadpupI
10Hh3Sdv4LWk0LKeeIAf2TMtUn9HCIjfl0jJRHF4DOVuw95i50uplnft3kslZFBeFYUrZLpo65hg
g2TUSqsNyhDcUZaZvLjn0rZlzmBMoeZmobJ1ntK8Wm902/16m4pJUVlCiPNIrA48TOQeVhG78CLs
uaKPO07l8cN0+vtUHyY1wz6pFZ/6N4/zstEzPAEVoe+S5jODaR8GGF5tP6rj3KQbHxdA9aw4AkDO
67rz9jV4EYIFd+md/r/GeNk6QdnZ3f43XiyaruhkCFg/h7Na2MXxnFZ1H9OKwMRri/06aD5/G8xF
5R7J3eaRWnE2BCRnPDDPefUm1k246AWu1AkfIuao7siFb5lmyxcU271G6+E0tkVclaZGpDtrth9M
gjd/H71xBKxqDqcJjkQcq6voBASkPZfJrAoNc+KkPpWTuhUp5CUX1z+DTkHtUojs3E4Nek6V+NIg
tDqzXhrH/nWv5qVmEElh23vsnExT+oPYXiIuM+1sq7AEq/MCLnT2FziRGMlicvW9SkwXQeXOs41j
W0QNEDUu/afG22BIiQjOSs6vplaC6HApGAy5x6LbOmQx7hV7tIdkdsCJHzxa9kEaLSqQUnfr3jAW
qErxK+W33AO/rEggEtlbEGOuMiBlXTy35yX5h0fOTmCZ1DItbyJYMlHtgow/OBT3Fgt3AqC40Bia
u38/HiQbSAcNntLJwUpkvBrgEKKkWb0hyRq6Tw+kfJ3G3E4LBo74oGwGe0ToTvpNSlCsS6pbObO0
Tl39tjy+/AWDKAmJ4wMCVtzjQlHu3Cjf5v5Ks9kn8adCasE80nZUc+YfIIO9flOxlXV1r2LRafEz
jUuwUXp0dma6VgAfe7gnJwez6wUvoy14nZWGiSbPE4ZJd5NXdDgMwONdw26xUneY1pVFDc4GVk3e
TEp9d1RJXNCsEBteQEjZDqKF1nJFQ4Ak0gD59+chB975+nssRHTQuHvnsJUF1kpOQJHq0Xv+vujZ
CPFAPdsDBj+mCn3Am0mYY2M/1PIKqL6u0HCS96FAMdODqTg1+GKYTpxFPxktC3nJuS3AsBvIUNfL
XUgtRKqT5bh4pqK4EwBOEg19Mbj144Tkx94H0QNIuFtei4Zxk3R4TxeC6NP7e9mNszvkpPt/7ai6
6KHBL/BK3FM3I49NxpArxFVgGkuhiQYDe0lTCSa7qyC5811p2bTTlmcGMFeW3DWOBJaOGEbSEtv8
OSmEK7wDbIXMdR5sq1dvnNf0/AoOdzdibXuoo+2KyZNq751X0iQgJyr6DhPS+2xZwGznWc0SIWkn
pV1+ujrOeI52Z7nd5IX2/nCQ+vW2WigMIcblezFijvrZanT+7RCtPV2of9EQWCNC+Jvu4zaRdeez
B1n1Rry3sQZRrQrjeXjN4/NyCOz1/xQrMJL991OkjCT6pMtYyZ7dV8gWuOkggPoPrPJONBRDWgF9
ypjwx2XgZBB6QWSIOLeOlXON+JVlJnJxiKbnykI0EXj4kepVzrfmTBYmNzNF9l/xnM1P6rLKFxA/
PLMB8TN/YZSjYtwi7QDKc81PaN2eRpaDjhFzmjZdhrxHrwkXeyXjbaGQEfsHbnkE8p80s8RLjBlY
OCatjZ+Zzl9oOxLwe/TBm0C7AMFx56SdnxUp/CNdUsZM/0ZaoH0nH7xSPUYux8wQs0BLbIf2s+Lz
agA5YnjOl2dr7OIKf/oCB6EERQTAygo0ym6p+b8zw8ojk+N/C3JNn2g0apvBF6GQYR0m1GKDs5LT
7aWjA7mIJWCBFbJd7JKpWej+73Xf9gJi3s4RnlMX06xmllQZWJQinCfnNPCngYwJ6zJDjrs2/zoI
LBtnlIgfQ15F30eCoXW/YNp53fbxelAaa9KBCgjF2uXiYcCj598S4VzRLp837hhcl/Cry9VL3fOE
9wZYdWR8WUaxQU7bKCgiUkL4H2QpqvGQAPF5ywJykUWNWaAdL94Rmp+em5OpOlENHsVH1irgTc+J
pDri4c9V/suEvia/xtMSe1eo3vO4AWKGCdIHcpAhJp6ISR+Mf+ziZTZ05FcqDg5onug1QN4VUur2
XS43w1IGyGtZjCtBVozrs1RYEts0gcjPEqbJa6FuJ7SxKKxeZH5u2SPAz9Qp8H9mZJ3YtXtEKGXw
JvK8LfqTrhxueAab8NkwM8DDmn/g6UyP2GcIoO3OMIAfZ4tnaqT90jWlDTr8IAERARlGuVZg/1SC
wcjDXrjvfLYdCwUP8Q5utJUb1vebyViOr4lgOdYE1uksuEFRVhRJwdlwuW9bvgkF91Fk4dYCvOQ/
53f/RMMQsXnk45pOLNedYFoCajXyUpyc9b8t0bidomPv5pPB0560IvaBrzxaqyNNBHk1TJY01wFB
KLth7dhvypdNl8PfPoO7qYMAI/3SgMcrrvo8YZBT6SFJuWpxXDQPEJKy51sFfC1zr2GZ1ARTleyI
zDM6J3wBJp5PlBVP60greIT1hh4r87C6JdlWotHZUQcXpF/YL0sABaIOb0l36juVywJHXNRdI7ni
AIuvM0FQvzXKETR6lHfSqhkuia7QZrpNDphCKoW+Di2q7iGzi5s/aK6oQB6OE+X9aLqiH7I1oUYe
V1QEEnT3sYTAteaaW/+pxNXlIIkRGlfj6BnyjIiyxEVlu7tSYy36sPMeaubBOSoQmZxnMelSZFYy
QXUPqAz4Aj09ThI5LU6K3oAj57+0ni5qKb5D49eY3Rlr+2shNkR453cwGjnVvw0Aw6oc4pTUYIYP
WMQMOwhqzP3kU07NuXpg3CW7hSu00lkNYMbndlf3pv8bDUOOiUS7a/A+OZhcHRuFHz51zLqfacov
qZhzLoOFHln6ZZm1Q0H8ctT/qcJNOABzucKwJtlSuy9vkvdJCtPidxOyLa8Li8VoQcfG/ZTQYddg
XUkp1bWT1GCzqbkoH1eroKNO97qkLnv1nJFP1gpMqnaGxGQNAW6qumlQnALdIlXa9Ys0oi41W7IC
UTLyMAAdmbz0v3chNzqweDMlARXb2GcM+y6Ic0MWpy9J5J2HqtSBpV6cw8YjeHdXkaS7VYxVOcbw
VDzkXQMl8mG45qkQZ797PlTCTweZ0Bp49LOwto+S7fw/ke0aMgsZX5EZ+++TqvQJxJGCvJg5j1Rp
bB+kDCE2MGcybTFS1wrwAob+9jBoIopc3LMkKgQ2dHmeHvmK8TqfzuDIgnyz16aQhzwQEgJkRtiC
DMndg4i65fapeRkhyNdIS/r4/pRjSZE7o7C8af9b2OqtATD26VYFsoXk60Khe/ctY/3d+x9isP7m
JmQ/lLmg+8PuBJ6xZfSHyCJgOk0V/RZ0mH5Js9f0TFlhWajJqOc2nyWqqecwpd3kt76gbQhzMk2E
+Geq7oxF0UzIfy2e982aHf/JAahZL27XXq9tjFmo8183bjT649AkE4rpqlahpjeVN4oJYeImtJdm
vp04wWeJOGrcpVmsp70e3b3nt62/jz7xw50/1/vEbPa0QS+mLZpv+5pM76Yc96KBIpf757Q0/dLP
gHMuK1tC2akk2CleQIT2xrBv56T45xcPnoMvMpxLjxf5JO3qnXnfIux6vPAYuiZ4AJb4bnvAvNFb
wUPy2q/3Kt+P+Dun5XoS4lZcNJYvJ9jMYBU5IS8lrwKHz1ve/uyd/2IVYv1hj5rJf4u4r7QJTs/A
ci0SzNhmV6Kpc5Q9Q1ZoGwAaTh+cvgf0T7l5RMZDGWTwgwS4siGaRWossl4FmXAt+R5ZJPZnVH8W
g+hgMQUiBLTcTcLPYMUo1CHm+ypNu4w8RABYMe0xYfzHX4hBrEcLnsevM14DhoGovJ5Egg8h/2+V
SNvygcfE1SCtOGdYuOpDZ9ed7FsM3zPM9+EImlE9JFTkNgpa5e11RKHuyhsjc5UCfQyjaZr/Eq34
SZjhFWgewXsvQm7nveAVoY7acyNwPw4pAbOmGT4npHCHnl6kcWIlRR+WDWBgRL9fObctHQ9LD1DF
k9IsYUZCT9oMGWobfaczAqaC1W++oFNZW1LMgoFdTWiBtZD0HML2jItlvoNT+y/Jy/RDbzca20Sz
gUd6d89QuT9E3ztbr1T0uVYxLQXQGsteZ6CtAZKfz5g5Xe28NNYl8xaJZ6OEWbcHpBtDW1lVezaz
dhUm2WxowQXJgqqYJ0diia31TXZ6P4SObTKI15C3SkEaflt2wxXX5g++ty0pJ+iVu3LtAM/wHNaS
K7bx8LmnkTMV+VTlwikX7Z/149oFz85wsdEKpAOV1YnNGgUtTxVWAY73xVL+xygMb9FZEQAZRXax
X3Lx4Hk+Y4H9TGpwfwyq5oJ7yX8fOtRiW2KWqVeJZdUGvckpSJ86xzwbS5HVuTDgQBxEkw31orbP
YT1zyo0hrq0O4G4LCvdOL9THX/w+XxaEZofK4qzWKCz6UP/+nwrJkJYQJkqPzrb10umuLLXNBHCS
57xwqCTRKDbh2ycqCyjYuFSuJu30BFRxhMDOfI7o/4facehbncTu4XzhV3RfCN5aLzAiK2cq+nqB
25pYkKu4OBD+zf01rpGf0IgapdVkw9wVGIt3Yrt6pw8qQIychXQe5Ra7NIGCDuGrtkhy/+AH1WC7
HEeJRwtp1oVq8sWl4UD85MQdoMmHENZBoxZX1ubdeBk8DKNZHgwO+HrL/XdpDYwFdDxupk9NEHqJ
QnOfN7MsY9u5dFgi/EE7mue9vjHkgAmIjCNEf9vEL2OjN1kDjdEhPf/qeA1G4eG7EL9UR7z7V6E4
UADQZX/sBIp9Zs+KBtTT4joDxdiek2udDnQ6bEVWdusMR+ba9H4GcC0mDdRTgCf+Fb1yAAWcABPw
VoGaSgSsUj7Crfo3itKDxh5Lk2OFX8Ecc9vYGYQ40zSdGlkNOihIk4xLMLxvFeYNXngjNZzW63+X
m60YmmRerZ1m29yTvtb7dQabavDkvskBnC8wS4ceGBQRNLQluKYWO9F8IntPSFrMbuPhk+ZxHCYs
RHrfpe8iRZZ1ajVHyzi2sSc58Df3IxYbhmI09VsVTthGUlVucqrIkeMCJ2Iz7meR7p2nR3U7RvWs
cvhA8fE7I2H7YZSmeN7/ve9aFlUEQO1z1/U+tqrBkTaVw2wwD7kImkBKADId0NF5vrkYYOJMvzyG
lVuWFH3phMSOHJh+zO/tJe3Hm+JUdvuof8TjieLYhOeikQhgt3/3IpbosDKpC1o5REJPIYftwisV
XyJKqGymynSYIAv5FPMB1pcgPq+HutnOaHLNSEeC+1dd1Qb+CJx5w8//KdzkigW38bv9l0D8IPFX
iNarMNCZ0X50KYojZcrfRdC6hqUly1LjxcdGFDR7aAuWjD6wlRh4YCiR3+D+Hzkmh0LAvkaNcvSV
G+tWVdDRKqmN30jEdaHfxZ24G1rgE0Y1OJFFSMTL9BtEBbHp9XT7Hv63+CArFf4Fs6+Hrw3BjFtf
aturwoaFBn6aeRHjoatB9JAqXwu+GNGaTDLqKoUMSft4UbHUTCcye7km52zuSyBchps2gRMY9DiO
kAncOL//wIBDSIkah/xH/vc8w0W0Tzim2jmdwRHXqM7+CfKbFvooE2Xza9iC/PohQ7E1u/HwdwX+
RitUlrEKF2C5cuGKOd0+lKq89/py372Ww00ZW/IInr+AabfoW5lrP2e0YHcwrIubBE8c1Mj2p69O
9hBnVX7W0etb09i6FZlqNYiWg1Smx1c41rNAt5W12aHRwBCEdaKvgIleS2wPYqWLWnbfzUbzMesE
MurK3Q3sIdn/CbsIhZbC5vVOhwulfhkcJhKqlBp8Pf7caUDk9mREkYzh/HDJUSV4cgM46190kid8
pe3JfBYroNgPpGGJtRCOUfynCrFUymk7XnAwx7o12UX9At6f11V2p6LNf8o1BgpLMaGKxOlYiUey
+r5MtJp0jlQ+gqUQkAtGgH9bGB+Rhd9Z9ZGBVcNJSeopefUoqYRCOABsquW3Ta6ncxZa1Q/06bIJ
afJdLVg2W4AkGHVBpiJEhjwj25IZvSS6qTEnQ5+YvQBAZmCHGyb0Wcdd0T5BI1tZzdYPGFxNqCAK
rghGjpMAK66txPXrL3twJM2iA4VkS+STPm8jyVLTQhebezMTSN+hBwCS/v1INC/38LxSLKvkSs19
AiWIaW0NGFQGWf4DJG418UJ7faaRvsvsBmO3bRQUv6feLMVvhBienuGrH5sf+FOeAt6qqSrOnpXM
H4mDMNUxNpdZGlMy9VTvR/fnRSmxc+Gl2Zwmb7vwUMOt77BsnAwZgM6LjtbTM+hcLA/QU28mme7Z
nyeIlEYdcaYbXxaxFqs6F3fUKhzuKv+0qcLlufvaJbdR7OE+X9RSnslV/mPiwsYBU8cXhGk5NGuB
PX6yotsUDdRci7F1+vdsaswCOdeFX083lOHw/5pNouEFSShY1xCt3PGojN1UNEcldqJpF+QAiVbH
FC7fV6PF3QjBPwwip/kDk7Y9m/gnHvThyfaNlr3cCCFVJXPrclOgT9yMIviPwxy9QcA3WOqvG/m9
yewe92z2IXrK6ubUqxP889SMCTCh0XpVdkvHHaEBADGsn1BWEvBofBbaoxJke27J1+WFsQIDC+Mh
LHlKPCxMnIFOvKCrKtMs6abov8x3M/AtkAY5XFi2eRY2VDmUSYOOwPOhAzVsZBq1SUpbZoez+8+0
Gmzrsyk5tGLN3pKeBIVD1INEjQeilspQZSJ1R3o617DLIAPHalBdPVRgufC8K+LZ6ft9O3sgkmHf
9NVn/thlFyzAldFpaW9KMhrJAHJoSvX3ZEFDCvnC9rbUr/s7uJRuwVpmbQOxUe3puN8aiq10F1Lo
MVrlrpp/TbOFTiqLVRdkXK3i4rjVmdqdL4+dG2KU5W3n0S8Jtxt5GM8h+pxIVMYqy5cUBlQJTKUJ
hoD0ayMlugw6EEzEe5gtQxFU2OyfAWBLnsaIfYngM9Cd0+59CkhE7vzXbN9EPtW55zmydMsjYAtq
fQepQTcE9h4ts5U7CrKNbJyM2umjCt55FCKb1ajatjFS+HJ6ZPpYXn32tMAxKYn0lscbCdCu1E9U
wc2lCUXp8/8PxEOu1Qd+ZEIC2RLTnTe+K/Ed1x49SdWLwFsKYUHyMAu//fMrtBNTDxp0AvNvhz+h
8VAj8Cgh/HD4x/wYsxsmQWy//qD0EFeu8hzqXmZeuywQ/VY+8esylbHOZGbCH7GXg727926f9FzK
Bqluj8bCWMqBxBecMKuoWY38aoUw3M5yZac5tBsbKTgjyoNz+dB8gPxdkLvKQOUyzRmmBU1whqFe
LK6a7If+lJSJUtBrdHUt+4vOagcEySedcx+fZkMNC4PR3pl7t0Y1oIuv4mOg9g5+OAMQDkTlavDp
ebRbjWER3BXmjdbxTIo7pRgvSwH67FS4nhj6GzcU1K8ZuCPluSzkZCsvXvFRusRchc8jceAPljB8
ueiwRbbTkssZzXBrA6taQHSwrtQVMeyIPHYoE6gCK0yqOASitCOmHx5kWZbbEp8/h61yWs8SrjE/
RUWw7xjUGhi8nM6shHmlNdrS9Qgu32gaxgfPkSZjs1IEm9+DW9lMXJfqGFlAt4XpwmFwl7FFevmd
51Eqa9HibBSar9venTBuVX55KiKrXyKmXKIFPJhhZUvLsLfS9D6FcGC9z2d/lRKY9TPplqK8Rv7E
3wh6hGT9JcHJD6zOPh28/w76sDGAHunheLpYX23vM/WyYmo10jpUnUEgNIXwsi9zDB1qy19xOQnY
y+1VyXFe+JrY3sf4MP15qEZj6Rs0tdb25T8xT14uM9Waz6AYG9g+LcoD4o5kFrDZ4NV1caluhSv1
NeZ0om1BpnkiS63x7WFGATi0rvcE+mk8zG6cRq0pOAaLhnBfhtySoPOONsRCP8bG5y/roHYWpKPq
6g5t1CA3A1UThUiDKVSTgNNp/DwFcYyqSjzYRJOamGk2o/yWB+wiz8HqgPvHq19w0b0yigfbIeAK
5UqFoRdmHnPTNjLjCo1wtzxbC8xvpHwbmpKxsOH+PH/6nlzhX4rk1UAvuii/wynnIgFAJr4U6fVM
lp2DKqc1mqsLsKyNIe/PTyHvaHg0+rOylnCtPh/lTTI/DziQVY4j68ltiLvdgt1YvgsPRS5HN+Zn
4VumBVKZLWURj+SR78U/o6t85UL0PBxu+L62AEek9JeBsRRY7H+eqmOtDIgcX02rfifOPv8fyKB0
mbZPXTlDt6wFkjXekpfJv6cNOggEugvagTjd08ua85cmyXyhE/R3ay9sIXHnP3GoymnsgZvunPgL
Jt4YSTyffg+yEEyQFmL6J6JKZ0dsgYJb1mafb4Mg51YrF37Q1t+TRaO4Rx3qqKdWaX/9Q2yls2/p
5exAu3Dez6VRwqG6xi5wTXMJrh8qnbRItlmcyfefdr/C97GmMFcU/6O1UEAleUiLof1MS4CGZrur
3ehXCkaPc6A0MWbKvuREWbECojq4U6Jktl9wG1qxUZ2X0qCSjQrJIlrPiK6+C8SMplDJ9/pwMTcO
FFDb/6lcfg3of3NBdmNWVcPbXP977oniP6w6P3HyRY2ai/WkEbjAFJAYiKpML3IWPSTHMLD4Hd2B
zD6Uf9aAorncp06CQnpwNH19oFKKS7c6jldYgq8+b/DN040m5ORqY7Lo/ZJf4dgdidEwCxZElHTU
p0HoQEcnhT7GMR6isgZuE4mcjCZye24i626PMxTA4JA1tJ6zRvTakFOKx84CuyUeBf4IEqBggc77
LCw8m7JipxL9FswnTGp8hjCw/v4wR3TXKEEt1bchyve1Fi9XDAMipCA/tEbBlYxYUy83i6tPgrtb
nQDXSL/74hzYysqnyB4uuuCeajW7PLB0TqXst1FjBqYGY/x1RsAIVwoB7O1C3YuH+cUFKqidSD8B
Oyno7qcmW+RtXnDhH9L60Zvt+n7cAvC1SmWtAE+oJHY4qZmai4Od0lioBPlXIdtzrme5P+AnvsUV
9nAoUHkLnpatcNB+Crkdcip3M77X1F8sW0JQk5YbQ8RBip+Xp7k1/Q5/Ourhq7XFFek56U4vOwzy
ZDgW3+5dDz/PERoFlFX3JdA41q/qLXFcbnFgD8z7jgthXMAKiEv7q6Q7HIIB+BhnhLl/cqcp8q91
p1wCz/SLWLMeO+fcd8b78T4h+lfSDgQpgl59pn74ztH1GbKomWcN9Jineva4/bGRuWZhLDzcLiye
8a2mgVdYo/44yaavdIsH0fe/7IBxhQHo0StwXKsJUMww6wiVpeeTOqHdm5qTaufFx9D8EmsDV8uz
xrs84GpmRtGwz6BgSpHpprabKd8Gwd5PtBo5fS9pe4nGNmid0iHhuiJABbswHDN9pSsb5XqOt7/L
Qkmw92ln26hoRHXrOXmJExxA6+m1oHq1D6OWJ7/WcZV5mkjPuF1ciLotmwFNbThPWMHEcr2MDlBE
SS8MMui840iLPO/Eu+qUTNxxq6hWy+Tr54azdl1eHV3DA+fr1i9uyvGdnmqOkNZ9RwZ4UPpojSJ7
WS3QSep2iRf1/MIyMv0hZkc8oOLKmEMLp96VUrCXIKxLedSNh/jvOJGGLVC4u1rtnJFdXo6Gvgic
6Ohb2EiK2yDBLjlVnY6LXvybnprPHDxi80iuo0MKLuxbhwQvV0c255X9Dx/KYvHsMAhR3bYGKHQH
lIUhQBlcyoQGpk9Jj9ccmlx7ZuV8bFW0vdPjXLOVI05i32CxkTTz8tuCoguHXbW3uUV1YpeyKFKR
aEw6Ezwsh76QRBQZMfSzS51xYwS5Z9OCVXtjfmEx5h0vRUqgZojwLt8yh0qUoT4gMCGKRZ4bnvqf
nbRHmpMsxj6oFvgqoN9U0O5vINZDmSkzoCSbTjlqSCTvQIaDLDh61EYcAAXWQ/scOUGIVUf4ujIG
qyg2QmrXaPWJsBovugEMF9pojaOOUGHC3MEqG80dB6iPvmhiu1n33WrXnrGF+SKmgxiL4tYBXCtk
MVxKCuhVIdhnEyUXoKya5YIFZbgdzF7gRXSa9VWo60pS1NREiLYjnbwghONHGNxVPzt24NBe3qGJ
/C2QGzIhR+juA18nwczhk3WEEbMXlSH26s0KFFDH5x0M0hHVIq22qldZvzftCsIWUZFQRZFcIJnb
1Oz3p3m/pIVGacn/U5BMBhHU1Tiu4czx1ubkwOm8aKzywJSGpbIroFR51OT5xVh1Z2kwb1accroO
PZ0uqs5d8xRreyLazdYfOudRMY/KxfKA45KchrUIUDAatgoGijMvyhTYxAnmNu3nQ+BnyOnjz31H
hxI1p6ORac8y4l1y+H3kTxFBl9wLD0apHRaNgGCaTv1xbM6cp5Z6jFiquTIO+wIUuVavgBZ5XiKu
dYVE/4+zSjA9FjqtEO+9U9xmWAm9IDKFPqXDHdLALbn+MInXucPvDn+7jJhyhwB3RSjtW1orPwrv
Rq4lAVkQIKp1z4MSCf1grEi/ToRLLLhhnCNMXtCE3J+LIOsIq5rlyor8CwRk7fNMN+kY0p709DNy
r88j4F5KdQJ1VD4HsUdstfk4S07me1osGx5BDGTKrVjAM9wg/WHRpakqM07jvj361TWkdj9+I1rm
/Wx/JxY/ymKd4NDjNuW8M2Rnh5UEFcAgT7JSDCMvfYs0bw1lgVocUPdPoLLhUkDHqmzOzr6LzrD+
OsJPSS//yuDYtqOGCM/e7UbsDps4M5EjNC+ZrLVPpOkgorTyl6EhbQ7Gj1SHgzl+wuZfYOyP0uuy
3mJFHmFG4JtXyk6ogqYtuopIrrLgazX4J1jl01ETuO0+qGmoEOVz32OtSGjm9XvaixvOKid9i8FL
GyeHJAkCzttz01ufnotrRFVDu7gaPgQlsKL//iNnq8h3dFGp+Mh/0zf+pWaE7W/t0dGUPWGOUzm5
D6iGWWr2VSyGr1cY89u2s6esuHDZv+hiCQ42ctBkJrOXoZZUSdIwoEapklkkDPcdNsHOZ15k8+KO
Pkxrd6v+gXhF/0I70X7vPWF7cqEg0SqX+DQFkIEw9de0IbqUDZP5sd/jPAu5kIi/jaXrmOMyrf6a
DDVtijOIPt44jELTqBVSncLAnyoAniDDQF3xheZBLCTb+NNys0xTLp9OD2uWD7B4HrAw8eBWftDJ
se8DHf1NEIt7r7/NULCstThJjj0Yf0ijrR6fP0FxsHAYQgORVJBjPhZf80xEYrPLwBzW19iDCiAA
fGqFa7QumS1AxrRxJrQ2VLqRzSVqAHpiriUjv3+K/nnk8iV5hyKJIt9tRDuW3NHAZP6BytEod7IZ
/HQQnD409f98ZUKBy1t+9YNNlFBHCqskslGhyMZcWoAV9hM9nSpsiNdgo4yYpWqonQ6372fUPZDV
M4vMBaI/MSJoXD+IAh4rEumcABXvoOup8N1hj+W18wQIEOHRuBFvwb3HsvKDHKZqox3MH4481Qej
n4MvaaHEjONo87/piarbuGyGaSI+tCsWiXizZ6MUNl5TlYJVy2PlSMYtya5Lu92kaZ0Kagjka6S+
esd6FoaMHJtClkX62a2rhrK4sN8jJpwdpellrjCEp+YhAeUbBupQJev6pcaLYeASVmmpyze9xjC4
dpmze9WUw/RNcW25GDEUXCXnalpcf0uTqNy2cNAxJDuHvWHSnRs062GmzQmcrYKZYwh1bwnnzjC0
KwrPLfyWP5/aZpehO1Z/5Kgr7GshpPM24KfdJZ5HKGPngo/T/+yZXbGwsgmiOyv9BopQ6H5uAQMy
Tr4RkFc21vzCredtFHorm7IeTy1v5AmHT6eABDEZKosaCh6y/QJZnXcDBjOcDLt2a49Z4y7RwqMN
iATtmbZpdchK3MXMxzVwPUcO1GMVkxm3RNI3g/lC25F9h8GTEvNyu3cQxthyKPKr+lukW2cjOx8v
8TeaxLJ+ZJVZSB33r0u/2Z93+CjkLbCziZ9Cqy7XZz7+g66vulMXo1YhFGkH1C/NQzFvQ+3Oe90M
2wDlUsoYCkZzBg1nUorcEpflmZh5vsyOW/sIcmCG9aAnqH3pZLoJ37pVg0C8GLoPZ3n2nb6oxGgF
P3S9Gw33eqPpbgVK/G7NH1NYMBcDHz0QXA9l/qnSwRTKF7vm0ihJwrBEeea/EnZ+wRXktssCwTU9
vgr8d6u37VyJUIz9klwk79mdV2eBXaQJe5xPehnKPMl24zzGfHA5m0tWqED+qYMy1pjUOrrjh2nE
1al65tkOrdWRJCALWk4g3BT4zxuwaJLqV/p6iccXxuCEjIdOgrdIbRi3mYynFTCvKmmc3kLrTnFf
fGncEcqB1apwsRzUNANVWvCwFtU69F/mKiSPQBkYLSBnY7MEnNhwxQu3+bW309eD0o3sdnAoBufc
jXg64d+EaVL/Tk1S+aHaBoZEpYr/jFLyfCK+J7lf29AszTExue2PythUa/dr4qUaAcw+7cSx41x0
RyU/VbWVanAYAu6kKaFXHjIWTwLXnyHHCH9yb/61tgPJbTOn1PHbRd3sJz70wREYk/AoKEFANKKe
09Y6WtLGxJGrlmi4iOVPRXqHHp0n/HNI3bsHi7phW0CdQS53KdRt5KDKLcRlhFtU3eqSAuoKCuio
UA6AIspq29A2aHDOOjbNV0YE1o0Bx13gV0dXTWk0vEuc1U4/0BwlzbZ5jv7mMiV+o1La3/M4fqMs
dOK3QjU5i87949jz031g4To7bqbDMOTI+mfhqmUyRgTPyx3pZ8eAQoKmnCUSJMAi1LTC+vP05+bl
CSqGuczCRP64lrtmqo7OPkhUkZwE2rKUDbuMfEFAqtloYN6laRvFQEcB50dUl6HCw+K+IsNmaYpy
PkdlKaQcC2ZXYtO939VNCHhQWRYIvi8rmMspNjkUxMAaPv0YBxtT8lxOvu0PZ/7ZE/4U+cXUGD5O
q0iAi1p9jkjRkQQGlsag7LDW/dBJk6sTD7BWE7z1U/Pa2oOcJGeBh3bxR4yrojcuYrI4CBH0xgqx
fifib9d+phFGYGXKJGvsxnrGeEvwMEFmjRZ877BW1OdP7j8qZhl66JvxfKLIg50RoeboRIUIqGYv
R2kN5VICaIlO96ufg4MFRJO0wxtOdUWaU+CPct17xyIyFBTQEOH1M7fcfxcqpjyD01Z7lC8t4AWN
o/+LqlNFFvk4Ipk2R+75dfKKkG/6HFV2rJ/TsOSZEfAWL85ldeGN6eZ8thfM4OUSTXs20Nojgle/
6tF3f2xu/JEb2U2a5czr5PcYAZUGTh15AKktZoHyCXRFtdIgrw7H8/wEzSBrXtDy75eoiiDBxrJo
bZwO17eaKrxF/Zr3y4kkQgq558pM+ZV5UhlItSUTkWV/7YGPHzfLGBo5zAJpZWqWcCeffFZlehru
ONRqi+eA6NJN34t47U0AP36mD7yOBA5RlhU8ACXt0rODwqu5KW6cEdn7AxVoSuFhfxJFZ32aVUfm
tbvk7Wvh+4yINMqaNCch5pKbgLznyh71/jY0/VZtYZgGgSPqj6XqIc03BY0ZCmvB8VnYCk7zSFiA
lieM3n0B3+FH1M5qgoH4r1ucnWy53haVjF6ic5gzG1OrjdGipHRJODl2Pfd8FbUeqXRoOt92DvRc
mibSoEaiAcijHATLmsHjXJx7GS0OvNr1GsyMDFjz1HY9HBz6z4BWPf0ILqPHWZCYLvfVMduA93c0
zpQinaS4V4zt6qiMwwetcMfNQw2zx+Q4iu3mLoqyDp90lsGwm5ui7I9bPQ7pI1uGFhxTpuqTNm/z
YqGZkO3FBS2FExMHUWHwhkQUwdiZ8Ryc3t+rtPkv/IaIkgHkmvoYcsc6OEIvOIaOwwWopL1ygZuU
6Z71PuRxiLwUVj6XUqmXq6xS1VGlb/pVPsg279lJckSbbdoWYF/DacaRBY9HboE1Bx0J1xM2cfpr
4+bRku0eCGhF1KiJtA22TYikSh8bBVijFS09xPh1q87yZC8rbuR9b0j/u1PgtSFiIVEabz+NbnaR
7KcR0ZFUFIjLg8ODQPvxqrbfJ/tuvMN3KQrwL+0SQbWDpymsQcFaAgJdVzavIfEqLWdigmBxkk+X
KkODMoOBz0KooyRTa/lWiFMIW+wNzgCyKrTAez31cVejxuQue2g9H5YKQs5GS++KnW2KLD9TS7W+
P+73dsDf/vCQJefO43f2E0TUxOuAHdlFk81f7Q5IpdptSnfJ/wA1SAKOX5tgVuYBt//vyely3egx
f9ur9dLEpPu1ScBL2Tt/kUkhTikvmRcAN9kPxfU7Atk4dhKu9YX/1zV1PelAmhumL+7ixm7+cxHd
kUKqi/FCSjiUda9QxmAgtxVsPKLu5d+/rBjfeFq6kxiY8CyAOan9HVwawZ2RsnFwgTefDgH3ZiyB
KegQ/FbmkzKbm7N9hp/J7xoykW7s9t6+chQNiUgV5GhH9rI2RKeuuhxhzc7kz59Tj3wa/e/rDzLw
/960YADyuqik5GKSeGyD5H82amMWK/f43B1HZ1ljBHPPBDrdBQzchCsc0CK/ZxbhwaPiOoaJgJiY
Hxki1gfSmZGIOzUexMh3UVrVoUMIlaet95q1PXKsoe2zFMGDOXs7VtRTAQJKkgqz+JHbmso1rYQD
XpZOOHNtx1o0xHtYJc6g2DGxgNS59rTvWR1lImKSQ/hNZQkA7OqqOs0k3ajBgGe8siPwhnK64TFn
6g39bXEh9GH/uloeKgEvPBPaQf0V0Pf/Dw2Xozw45MCBPESjOsTbZ/0q5523QG/njOWS76RPnq60
lgm5WW0fDoaxuVRdo82cQn0YoRUQ/i3NGGwSFWhTGpKrclAKqEeVNZw/M5qsCM2LYSKbTG6g+5/H
E67NyvdJG+OLhE2c0zPmDX+2l1REl/xo8rhoOZKKYtjroixl8Ym/3haxyI9vGKoODFFSLP3H4nqJ
2hy+NsVMtiRIjIr28a9YnQ2oy2trVM6K9fGI3t3pwLnroa1xDC9jbbTQmseYwxzJB2W5691Lpv4x
eeTK84Z8kvcEXcBAb8g6ErG6pVV9grHkZIOXRCQVRVQJM5b99azXNx0LLr9sHZSHuECBBxlftok1
5ra4m8Qxc3CGSZqgRSmntZQN6D9jiKAq56D4/sG4nguuqILC48OkyzRQsFeGfxPHtrPpiX1euWgB
q1/bDBWx0Xvp+TYB7R27UxvzG/Qs/kIsgnz+/kDD3EIUU2AoYKM6E+gzaoDW4TR4woi96tT31Mxj
jIb47SOm5V8ujPQDbUhd3wnmUU3LbPZt9hl2tNyCacTfNG98Veajs3VDSHBMryHJ2gGVY9BMKqG6
nFd0zFYDDoBcX1e5L/548LegnSRbFrSEM+QCvCE/XATbttHgPwewJF5PuDXSRkPzXU9fKg8Ca/qH
Qb0sBAb1iesZ9VVy+IKHfxdMlmUIkR1urmcglRfwrrqP/811JM8BT9g9i1rCVtWH1vYSG7RgOH8Y
vxfNpdyIOa/KI1tBS4xWK9LXcp+/oLIM2L5x/t/Q69FE9QMgQygKAGNwd4bF+ARPQehHQeW8dH6i
Xicu6T18At6nx+AMkG9UhWB0T64h8nA8Cc7AxrONm85c9bwfzl5C2jMLcZvhdVp3YfyOwCs6Mltf
ry7i5YstnGCG6FW35iK8vUnD1apJY66UGYopnczaB7XcCDggAyeTEND1h9XPOEZ1IvmCgm4ODrEr
BniDeARfh144S0QWggcLe+dh5A5b0A7RSpfptBwVA1Lve4mkojE3g0VOPsoGvC1FtuvIKphgMaVY
ss1xMj+TqayoMq8CuYHUZBM7jORG+hxzAFuCxBW5yTJ7OaiYZJKl6eLJsSb2B7/z/ymtRKXd9Hbz
oL9fnxHPFszQxTr2Rrx2YLPJ7SjqxkknGAdr2+Qam3KhTdYXHu3/G8dyjTk93//9jx7evxt9++Lz
vXNs2le7dFDVBl0yTeTtdz9Otq6r0UVqQ0POAgLCkJcJXL7TzLGsMafF5qV1AJ8/SUikK70KxDoi
9yRvIl/JoAbVw0/2g1W2AcnlLyq2hPYQhVpWDUZAxRiUUT3NXho709eQd/ZyXyjKetVdp66DMbTY
Um7sw53dDdzQTQ9AqhSWmMEIBvehKOGUhqCPrsw+Qt2GDhqqa0hACEyvS9bEh6xSnWLlxfhg5UyR
5i1DSaw/7AXTgm6LtvQoZ6cwMjlPF+TAfK8mENOJBZi2w9NPqnGtLea/+eyguUdVP1XZYr9THZYJ
Z1T3gz6Cbmf50EciTTArgd2wBCLXR+fTESGqZQJZIAC5L2oIl3Go7l3zSXt/cBZf2utKC6zcni8H
jYf6de5ENAUSouypsel429a6XHjNeY73SeGtZ+Tokap7jI+KRmcoxPJmMvyCOCRuyAHtwntFeRXb
alZyCLWOmop2B2aEd0BjvWrPRYnw+bnzd3S1KHKB6zNjZdTINTLxaJCvmMFvXTx8/0g+dCv9W3Pb
fvPdmKrHnnl++LhC6uuL/wD1L99Hr7IhwyKHkLuQ07wl5Ljp4HAXarag6nkfhkn2hXXpeaCl9NIw
2doGpYzUKLU18sA4BuLOd45u+kiIgllEWsSgd3Hfc8QO862Lsg/0hoLxiWMIcfzkDmve0GW8T1WI
+tvkqOmlrsOGq6VlWcFogO+tYb+IuMt1d7s7nxu9oDETlOfNk5HDi0Enct8QaeD5ba6X3R1fVd0I
BAI5L7juMklbVk/Snvnt0uxWJ6Bo0DhQs2tmmw7Lj4SxPtMrh/b7BBVYA0dHItIuZUnHSI5Cs5gp
ImEuRrUwcH4Ha/iabTt+BBw9stFppnSCX59dcsCHazpcJNmQdHu1g5MycZ2NrOXyP0xZWRjcj16L
ya56vGrEP2p/UJo0DtytU1iRHoLY96zVzqx1XobobaDYK2SHsMx9htL4z1ySqtjMKBOyEgD6v2go
XLkYkVrciuv4i9O0trbOPCAepT2QqK8hcgC/+eglBLlv70yWfimxBjwrGiBYv4S+IRJbNF4gpUxY
tOwiNhKS1VxDpMxEIj8ZtzsyY28ECI40L+9GwHLebldv8K1b+B4C4C9VDlJNtqKTUjilBhMz09CG
D8lZJynqCq7cQB5/JOtq8h/WyG3lbvAqYH7z1w5E1p5FmUw8/aQksyGWZHvlBW34kFHCQfbtBR46
HmtGsZP4iujreBTYZl7yDg2GUXd9qKlp5Le21vC5LRL9E3CQfMlzSqzUzBqeTP9ZfHR/6DHN+DvJ
SyUAVgi44DGVdqw3rBf8IK88Znn0wGWFFGxZTJ4Fbm1wq4jx+aDQWlLvmTyrwKqQdeDLJb0A66yt
AHBPEzhAgB+l3W7wHn6vO+ApyQ89KLifZ05PuOgtWOSCMMruycw6VJmjZn7OSKxvhYqihDmgL8lu
NVLiOnlIiiexH0u3h5F0bmf28f80vP28Cuf8vjw5qyuxRsRMEhenFe/I72I+QsL1j24qeyuO7Tz9
uBU5Hw34dtb2y/S5Arnn2HUCRdbx/GC0slGdKYXabGHPRSqYZxr79b3iS/1nt3rgXJyRBILKlavj
ruIjS7PugW9+WszECsj+AC+IgQX20aKbRVtBYu/JNS5mBI/UjpXi1n0VBuvVAgnG6x8XGZhuNhBo
NP7bvIGiLAdbiKDpQwkQ0iVx0HX9EblhcJuEs+C1+UmNH7Q3aZnd0Tj3i57lzjugeXv6ur+UP4dK
dXqRdwrPnQ50wYCDRsMRae+VtrLY/nxQLWi57v9gwXVZXZNO4aQo30xb+oTgLP2yRQqY2ta91pMh
hXKgJ/7coj1HvEBObLtWPxnm3ne6S2QmMKg4C1t+1ee9l1c4KOR0VY3Z7vJcZgMM3hMVmTmDTrFl
Kmuqrh5fXwWri/OGPchzAs5ZhurbZX1A3QJHD973lvluKWjlLeAhh//3koJDjUu2R0WsPQpFK0Pb
ZchXKFm2WBoSQwZUO/1fB8yUlct6S3SnhoqjnYR7Tvz3E35E903fRhrobsIs7qTocxg3YqibCiIc
u4Hgt106Wd4pXetwQiWiAqSJXpId08S5WoJ5VhfqIGcxuqhoEPGQuBx9OI4a86D0YJZSxeH01PjR
sn+OqIa7PUrdrFpNXVXh1UzdSFN+fb8l8PGI2nzfsfzpyq46QRD41sIzYcfGvCzsbgn2FXDTOImO
xQPc5QSe7jz9lUaeQCmAPp5GABq18BSlRcxH98RnH0x8yxTK0Uj5pF2oCwFrA/kBbu6adkIpRubq
fgoquMazu9rNP+hmpZZNCHmsKXGTfZdh62N6Bmjr49wbqYsZFcltIVOlNQQNncgNRUhnFvpmNrzt
kssKJor6TyS6DPK50iQMUl+aX35U3RSZdABFD+yIuOD2Gf+8RgIQrwl9CGvORwJjni2v771eqOV9
Jq19T9FviI2zm3jD5ZDC67tkZboFESoy1qsy1S0+Tq/spwu/oeBne4f17NuI+YaI/jxh04c3NgDw
CE2DOqcPnzkL+E+11oqFAciuefILCM30F/Ol4m/bK2+smDcQslMlih4nc1tDgXGFBeolMu5rGG3d
WFSMSmq1HVky8HLL/D553QdnuiQIA34iV4klX/mHQfnNutzE7JGoOFLe8dnxJ2qCBweHYTGWCYDd
SHJZ0FYUAuR+JRVP6f/1SHUUfmzkzo6VmQ1J5wquaYmkNK4VOBrJo0fYheXQ8MJg1VpFv0Xm3dHn
5hW6ec91MiV5fGZZuKxOTn+HB1m+pKovxfBsQtsxVPGC0Oa+s2UD/rf/v3qPz31PA1kTm4AdlTOa
YIr3GhxoEXszws9bBM17UebV809vaKyZFIYK7dAUeVVbYLGawcEdAmqkY3FE1ZvQ4MEir8WO7LN0
FHHMjftCEqxCV208wbE761j2gaWfKOkd0QyOFjTXMSVr8T3iOV8VGC0YNIJkg4Ob6LVypMt/0li6
dajcS1KRzf1coqc2MDxrrZjn7wneDEy8rVHKyEO1f3w8B12U7C3sbPTfwPnA34FPghrn7Ch9GmPT
nMXt1ETYIRDjau/ah6YuKsczgbfc2lbzbd/vEekz9iQmBwpXBpQzMsxsgi7yWb/BZ7IC03I5RF27
vIS+XFGttkAxMs1MASSRbhF1Ll9wksi7roOYh0dF6eyTvtmhfThOR+tyxk6D/hPCQ89B0EsoQS2p
pbI9xfn4E+1d2ZVDVtutjRgpbRDhQ2AlJ781H3lk0tyUMoAHpvji4++lm6oP/pmMfrplg2y1wYuv
9ODP8fdUXwGmiLp7kUYAx0MJgXQBTKyejvYyO4/9CxjQmzUmAhCRd/q+Lpx26uqnGguy7EZ85tI9
/drVq7b40txKNa4Xz01sFGJDTDJEo6vRcRA14E1f0AsbZggV0u7Ey5GRyBrPcrPvmqzOAeg6JrHy
ASdw/oUem1SmmWb+GHxaKphk7fUMZabSuHYWvvqIBrB4SDHPyoTabmN1HPYQ44cJOSxJBTqsgim8
5n5yN+M7jGP9Xhny9T0DM/fwfUPdifHUbRj1guCZ/Y+86/LABl47E8nnNQnEwsq3CkFh1pH2EWFb
VKtsJsuaghufadIzskCGRaKp9HFT8v+8PI+Giyw3HOwmt19r0Gf/114CMtYOIVVpVFoDt1Cvb7GJ
U1RdJ2ms2cddtDZgZxNHfrfVvF2y5IfLWKy6//EKMPkuSovz0/5SKvw++pOdwScSB1OvwOpHGyp3
EShe6vkdbpNim0c/AhIjoxsaROQgT3D1+hCKtVW9cGzCFoo97V29UqBE506VEqsLpKCPOmKeNZyQ
JmKrlhepkflhNSrIYNP5PmZQ3jltAFcugLAs1N2Yme7tszXA3TS8D06vdyehlTqiMSFDv2tuOaFh
VA81ZGCV535pOI/mtvaP5MO4mhlRTPjtiurAM1Evx5CI98DjBd5mwFO2FGjrhk+eqcHeRgHB2tlP
VMNvmhRJ8VesMyaHGi1N1nUVuuf9Y7KkBVP+oeP1JzGyn0tjCAjEg+TUJlnEEKNmPw9CkuD4Iu3f
mNU/sOEweNHNhacFc0Vhw6I07W4Q+/qEsQZpDx0XtB+B5XmM34iT74yMeEWevfqj8ULw35JU04zP
HpXs1cHCwFu7F5ybQWFmyl/xdI14SlZ9hWo50AAXJnS0VCGlE72dbU1dA6MI5jIL/zweR0nexS2z
YaOnl7v8Bnb3osBfIWVIFVFjAZSC1OR3bVuhbJ78zhQV0ScBOTXgD0Jh2pBi9UU+J4E9dA2MGLhz
e9P/uJgwuyF6VOnDNK+5XWDLZXTf85IHp1ajBgdaBueE7DM4KZSUIPhiJuTDyRSgJIXqEHutMxgf
yMTBzPAOvBoh5+ReNDG/LapBKdkI2/l+2hddmWHURz0e8EfGuAL5c+BmykIcCoeOpz8WwPwtvIzQ
MvkMprQ7mmbNoquZ4MjNL+QursKj4JMzeI2LbuXrJTWcLy0BtnQquoIvN7bftQ+KagGznlPggxMD
pVFkuRLiriuFJ2G4uGjRIlRaJxjY5brBC0bl3Nasp+g4qSGjLjarCaWVMNO7ySUkh1WkkC4HNoId
5Cjx6Sx5CK3BVIqabwmUhhvf8As09sdytUd/hV+WnvxXczpoAZ/tBs3R50bBj3UdTP2Uw3KL/urD
WyM2NVeTuU9s4HQoPV3/RGusSj6X78oAUMsC3bWtaT9hIdxnazVUyAhEdZYHXKlMjzsPVq8Ofwau
upLjRa4z9XrRMNZQmgHtySP48KHOcvBsfGhntKYz+dT62wvBRrst44lQu28lln3X/KoUi0RsOS71
yWjzywrlvm/ZD5bGai6r2hulxS0Jo2Gp/m8DmoxVsVac5i+vyjesDvPVwabzajf4vDZo4MwHagRO
8lAK1qtshgNwsXvMzrG1rfdwAc3Noeuf4ZQx5WQSzJ8kh/f2oS5GzGaD/IGtVeFPn7jrj6mVwEK+
ZR6OCX1xTnQpVpyVszh0nR1PFCwS4p2BoRawC73vnS7T5Oe7cRPflg4iSJn7YKGnbbVguL9/D4LF
iZ0pIzNGCqilHmTfhGndJ4VWfAD4VYG9KrXfZOrMewt/xF5znuBQzmCc6hEwbdrmr289FV+9yUEC
UOVLTTub8t0l1gr4VY2Z8hm/DiicLXJkA05iICB/mAzYU8JZTkG+4WzsCm1vMzIwmm/5T3daCvm1
0HyFpAKT/MVVdv0ZEIPkU0ShUHg6m80UFmMCgrq5LC2dJUkDs9DpZdbU97kIOjUXWxPt59X+XRVb
QHKE5PFi32uQ9yP7+dY1BvQc5MuBKJVT4LQVQ2n03WkVUSYnhNOwItZ7vbDpspieTh0I2l2nn0Om
xJRTflooBBJ8IPV2x7ZnDmuKYvLmD4jhsIz49nVn6nYeTg87fo3pa8hTASX8VOniQlHvMav6lmF2
+hkoqHydndoq9NQGRR1ls+C6hkJJMv1IVWeMXv4d8Z2qefjb6ov1/K49ke+QC0jXfaWnR4Mw2Bx0
za7hOQv8MrDVNmyfVssYnNTaqbkMmLZjnbJKyBB+NzFIBbQpvWJzVXi70YOAi9csA8DczzRHeUYV
+gUnWgI3dJKYHEj/1by8vFUEyeP8t37qNv3Pm4iI9P0/YZRI8VICBGYMXfsyCKe7nm6d5yXo/UdF
6lqsQl6ZKXJlkWUTVx6luUoLpXkbBlAPynijVmZxKdGcJgSoxaK5/7X1vdPbCE5wwR85Pz96vHGs
7G2BBOfuPj1Jis7DwonMItcqmTAnmTp8TtqdPCGtMf0Nier9WhWlXbBIOBw92agViZUZwzxZg3Qp
zv57lroq09rxNM31EDAlHrS8hh+D/li/DuLRzMf93ZDZqFltq0eMDJOpKGHBKLAJXeoUACnoBuGD
IG2VTO+aEKllur3dm9Ihe6s2QX8ng7aUoSZWSsyzua+Hz2zJVLh5kUZkUPtYGpTzy5UA7Jfws25D
YUQKi4yFkINgMYLzdkuInXEdNQNfwfJQzRBxC82Ni9gS/XKLZzfJBGYo30sq7WWIeyEhtSur2BPv
Nehtit4Xq91lC3+xUGklLcu6AfGNXsb6n6ThcTkOdP0MpNeqgP5oIjx3Zq8lYn2pk/ZQq0DVDu2Y
Sh/eoo7vvW1U8NeeWie1E6Pj0CVKJuicAi6dZa32quaL0FJxw0iwyxdALpyFRvXEr35ojpwPlAdD
FgKi9x999YjZlQ8u1woVCxvkpi2q7d/S+P3NdUGeGu0BWiVYk2yQ5M6LbIR9GJSz0wYdr+uBKsoD
a6WB7JzZR2SSOLqdAM3BrPLuSHqbmJCd/Ok+QqpU/GTQ9y747u/fbxjV5DNbAUPjlzYhbjYGWK5s
xd2++9B+pSPpZroUGApNjlOwhIt92WK1KnYgasO0BSH+pp7COvOpBQJyRAz/wY3H9DMKDmqZHdba
le4THoOMIbkmXBMTq7PUTOfOc8lxCa67pBcxQlrVYsv2l+JtQKf/k/ZbI9otYGlp+0HsobSrcjyy
bsQAcpuxpHBGzc6pPhYSpN0mLGiBTn0YyGB+imqThnu0rwjoBQiTQoiAs9kBbCzG9TfSS8aW1oKr
BhPZCPRmaNjHp8fk5YhGKNZ7Cl7TlmL8f31nBMwF102n+L1p/yqsQb/EJ2xBehTC3mCjumB+Wup2
yBWxRUVSBtngMdWaRXdg45XNpJfeVhXeG1xtAZlYkjilqcGQfHKNovRpH4/eeUfk3WavM/52z0Ci
xzBPDnxINJScl2RjgudDeQe0GeBoRAQAYEtcxIc88izXBmgfNIvtoCqTC+83pqtB0W3CNbtPWbU3
YS3mezOqO48xuAG3YzJn7tfy4viJqJv5h8m1CT/xzvupHKY6psLbEthNB5jAzQI3eIJH7k26JQ9M
Ju31rUrkiSHDvcOumR5KxygqnRYrx4a3GTVScU/7jlXhZdo6LOWc0TuAwk3MWf8NRTqmWxHyvhQU
FnVReQcboh9GLT8oPnkNw1sHNTTLC53BIsCmteuyh0XMUEsbYxqReTtACcMZDWSVNeeswaOMTkpD
MyZap1rRnCkwmQm8cKn387FydOof/db4Mv/RTQVKnP5PSnabP+UPvqDP+cDKDMTW+65eczr3bIub
oVz5kXht271itG0RnlfUtBmP2y2pj6rXEmo1l/+Vi8w1xK2jcDj4D3Aw1gJVJtizJKQeg8MU2cmH
towlTRXuDqlVxq1se1mZ5CaSQ8TrLrs7rAJKIisssdNIvcnRaC0KYSqcZmo/Zs7yvR/jZXd0vo9r
1slT9e3bpLi7f8wjZBT8xj8fInW7zbPBIe33IUT/NDoSX/lsoW0l4WmsGsGKWZ3HUfqX9Hyt1AGI
1p5l1yJmGZ8p/xXH2ln8+a+mHceLi57hv0nr4yNNtoAo/FVDeZuHpvLohy757YxhkJ52r6z27LRz
uGWPhF0xbEbikNLGCSVvUUwB9ag0GmMRpFBDSSjOPta0jbEeVDbxYA1vQtfzkY1zXHafPCNcnnvG
gUFleXtbLqwKBBBdvrDl9Wu0U32uJgJgIM19SNWw5GF96vR9wa7hoi89CJSDSnyAEGKuAbBmrBC1
+5UB6dWQZLG1fmnYFX7mlFsA2F388Ly6Ko1fwwIIPqyveIn2esfgEYwOoWCZngjWYcBS0yCdTTsr
DFgzunSCvDaTwAMESWgjHmsDp914bviD9gKjedYGDJkYb1Rd69yfqXFWWbQOhOHcAYZcV2+XyHjQ
QZlrPFVdoUDRzomZ2jlOegOf928bqnD2E2Hvd0EkFOG3/XJcf2piepaLeMZDswjC3IY7ECV4zMtP
XCYEVRc/YNfLZHPC6AIssNl22UE/t2l1llP1Vgb3IJ8hmBxo0eQf9xktrtMdB3L575ckMFkY4CO1
pZ/EVU1B/Rc2s/LCygKyuE4iqVy5sgsgc46hub1XVygBEbZdaq5xr/eOMWxr4IvLKGVAzWh59CtK
xFfmQkBFh3DHU6F35335+5c0weHOQWXh3M9ncL2JbRToFxUnTQiqGhw1iNo5NeW8BiG9VTb7k+W/
dvUnEq/MUB3FNFWtDeVGDz0jAH8kbtklXPnE5HqxWB9F5b/xx4HSBzFJvyaLJ8xBKhWlci9mCgEt
45pVmjE4GENXD4CREnmjdYy3ogwKORAu+7Ss6skFDghgFXXPd4H4YQlnzQ126j38VwgYVl01LvpQ
Nhi1+3ZdR5SZka2wbnjDT7MAxGkVR/3bNAguR/06jIlyS+razbnQpnU/EfnFRXv3tAZtKiMg23+t
Pwn5uYaEtHSzE3gsHhr4p5UwyF5YP/ltTT22hbGNi2R2+GoDsuqGsP55lP5z7v7XFk2ZRYnhbG5V
pp2sP+oORmwQ+CQ3ydYIXaYBcv9sCSME4hZnkC0vOJcVgmy69SCyPjzc4jgyyRLbQ+dsPW1+FEzL
xlIVcoYSxkW/WOVH106UscADMqBqiuaVmBeTwsz2TIPzkdyAIqs/9+k0/UkyeMjc1MEn04yF7h0j
0M1e9AUrbbvHqT2oJw3jp2uJd88v9udmTxQWoMHOIZQ33at4Voy4SYEfASpCKiFA+WuLGuwLXJ1U
xq5wcdovGvfGzJcLiY9x24/MwTewwRLmEE96Y606nGomuPci0lt52AE9iKd1QTdMuTFZFrCXi/2z
QfDfj3Ve8iPAF7GrJRFps3EO53cd7maR/Ma/mLJUQOFM90TKtjF6UYK9hRP63zKmKnQgsidXk6DN
DhafAoCDTxngtcx5BoCe1ZmsXZehfIOX6sy2Rk2zPg13OaeOYQrPN3rfRExqcM+y0s++8gG9zvkf
czfVgLHLA4UIose/ngQ+YNl2EmcxVfjsw022jZgGoCYtngcenkRJbcxfRG0zONiC/Zk9m04KOMWl
TM5TzxctxtPzZajeANtsoNKRvVNCkJTx9pzhPiL6AxHiPbYh71A/Li/mp8vSLz5OklTHjASnRmzy
uZl0PhECLh+UN4ZTRr8H0sgM1eEi8tXcfnmna+4onUnvlHPQu9W1EOCkMqwaPPkskjndFXg556VT
aVLRLoJ5eG9OU3gY+U0QmsFYqAckgJ1BSskGvO3VI57bztFVNhKASOlYFtJKMPhDVkodyLFT6e+J
tI4SPD1oM0ViONbNweS6iDNkWE2jtfO4LSh0dhFfRBFbOyBKByrl1r5QPN7u561ypG7d5y3wfWIL
OfUwr4MooQz0kjE4QWWRn8qdfDHAcuzD2PFbYNnhNnWt7Tjg8VHsB8Y97AMbonjPQlcjoDQ9jq4Z
KY0mNFucqBPEwGgjvVZUiN2DI4RMn8/yyFXx4L1j5lcfYF76Uj0RLCQ2SneveVQSP8534uhxQ8aE
CRsXD4s6HqUHr8Vgy9glwhCf/Z71F0DDARovE75+lJ/gUdZX+aTZ6j+Vc4YV67W1I8z7rm/aRosV
ji/0fGAC00LUlUCK5aOatMs+66OfHa95BdVxQBRkdiHG3mi+hjlUtmUsKl55yvbeuzA2dzy1hRme
Y8fgRatdVVKrFj6puuGK/RZHHtUVKrLsP0xJe6Jy0eQVyWogzPvPSLzsr5lzab48NB39gSQBas4o
kny7GitZlGH10iQNhT3hiWYnuU5/XOupB67F40WGQhZ1vkcy5j59XjkM8fRinRtz7Ib86NBJyUSz
SzVE/O4xqfx+DVBVp55auWTnIO4Sr2cMaf+Zp0O/n0fbdW1vX+0v8pVR3n3ixRf8ls/0DVAtGkOI
69EW+2CV/AhZwMI4JwCfN5AKkO19SontKH3A6Es0LMb1pozToiQnDHyyXVPli/nczkcqgCSYgL3j
2C0t6iXIlQxxz0eDwe9q0htOzxWIU8SqXMtQX1cCZ734A1xAjTccrnlEIQLO1691zrNLTZnMexVk
swrte2smOP9c7aiMTm7vOTcDkv1/HDty2UeT40ubXX0hMcz9WyeJcEgiWo/xny+MXfUUSX7ZjcJk
oGk7vDOFOaG4YhSzPpWcg6mqUrvLIkRkDk2x12jfnnkto5y/BUmXRpWY1APDGPGpFflI0HIMDqc2
bboLGj/JXVLw+F81xPiljgQ4uJQQnlH6s4EAKTIAkARXLy/kRGpiRhtJ/ZrGGKiU2NseMyjMQ6iB
hIGe2P/J0o/g+NNM3NL7FdJisM5Xp0CUKyE7LLDlpS0z2P4IdvSujLj6TpBbuelw5YhwxsmS0WRh
NUB/P94AllGHdox4AZWP1T1l3PzftGRp384ZtPgXNfSH+A2zFjbzCNUdWrLB2IOg2G5tlmUI8X6i
yxkagHLeVvQJQ6L87KG78oo9qXjXydjvCyBUinayKG1/i+PaLa/vhBxKSg1mPdik9jTJOBW5eDi+
gEb0dQOOL40C/FD1+M2+dG2tvaCmPvz0+YFnn0DCdCRsHqzaMNJ/D77X9sphPj5DyU2eI4aWYBXE
/+NR4XGIcDAkGkvArJA/KGX++bDXqCZOAyEsPJkAMcxYkR955MTOhfjJsDs1jhtEvHRbT56mBSFD
ElN8KKTbmNT5BI/5dymMlT3gIpKGPYk3zanXDyTqoYlghoZxjJ6Yaoys2OdCzwjkV1z37fCLgvKa
5QHO8pBXT0B08QgzctdPx2DE43qG7HsEn5YPjAFx+CsEYxUre3ZnwnekgS2UpMWzSprDaXSDv1lV
h4vL3+qqj3yrVmYfhnmdr0Q3fOmVpRjh2gaqIC5bjralBNzz7o9WFexcvOKJ4sq9yEuQl7iEPEGi
bkPaVqYyzarkKJ9I9O6XBnPxY1irFPT951R+3JumQ2yWzoXU05dNG17oT1yh9oyrPsR2eq9XNGHv
/vmgesm9zo0syRe0iI2qYvZowHnoJXG9iCRYPfgFfSGAeaeePgq02gfcKSrdmQfP/zvSB3R+dtuq
w2V45Q5TfqLRKLeNGAX/0qmsQ3mwM89OU/6s0Jchu2/mODYd21ZbaT3cqNQO2bYES4ZT/aAxYvWX
EE3TVnduLMLIriwLnokrPiq+BLcEcMOYAd354Ka5Yp5mCkxjb5se2x/b3hjzAmF0KI7Y39L0slGM
JO5zQRo3qHFAx5l71Pq2BP9YUnnw62F+vW+E5lzxBU0PbJLrupzPfi2iCbtaLGQxJRyid1CQB80E
U8GFsY9icFRdOhFknKjZnRHgdsQx9zRb015XqQSddTP3UGkgvxKq9mBZYmPPK86xFl9VAKsRQu7z
9dOcqWQM2pPHbPTia4PH3PC6eOJxnry6sailjxEvg7rWEGPm5XcOHiQah14UKXnW+p6q8DThE8zp
5cRcMBAOk7fqYDPxRMPtKA3CmRn54MpTUu4vJQbz/ZOFXbtNinkw/rKPb8xJrvlYwcYBtMINATFJ
edaXzNPwgeS3tikfODksoKcFnU6APae43OFQs2T3f9ngFx/ivq0ipGYmmOfG8nh8H+r+EZm9IiJy
uOrBt2ZItYjpuyxrteCGc1gAToVQYmglIcS3d3NfGiCbDWOn+AhFi2RAmirhUpQviU21d/7zhh+X
/wuzLBIv9trN6POPPo5PUVWqEyPD3wJMawKoIBNHaPTVtZ9hOQ51/Rr8Sbs9uaW5wLEqHkmeLoBO
SdXCWJiNxm/DhF6TzJehYqKXuf6rNK53U+6iDyzn7MHPD9J1k+4lweGFVFLRpMyklkRpaDgFcrtY
yJI5AwnJxdLSduriHVaAurETXXXCcud2eBNxKTKwU8ENfZmWyGo51WFAzWEwlUOlADjzYFYW06jq
42EyZ6nYS9jeHuejuAgGJlWdz+Nw5d8VLAsfwJ18O348VGRrWQuPsiF1//EIza1L80iyAed6xbrr
bB5hI880ZBkdcjqn0eoXRwzhEhlHe3UgEMt1jQqfoOy5RNieNNv2xTs6EJ1rlJYizYFn7ndKtdNK
p50nMA3VgS56ZC2b0KQJuC8Hbek54kjM9Ag7G9AMLAdH4kgldf/gm1ui5sbzyY+x7wE+IAm4085W
Bd3iaxKuJvC/anPbUXvpCPFEWNXSUsLoIi6QVk/0BDnJd6c1wyFJwKCBK17jwobEFejT01EwInM5
WYfFOdi0DA+mlX2lTLWczi6ssfIa5EvYzmmJyS4VgeIrGYZI82pdWbaWgFmYhoFqb8EeL7L5v7J/
W2tihaj4rx1N2cyUuu5JMN8BHPe33s1txmVrqZeyTVYpwckvWj9rBi/x+0WssdPEwevVIr+NvRAs
tOqK6CJmijjW1CL+a13wHrd5eqPvtz8Y2V0VrDIbtr3K2fSsBcYx0ez7e5sTuayyaJHYdreGtOWN
pBtR3wvEo5IzoxjReuuZPjL3gk3qN+hKscm4Jo8nrFvymXUP8eQMY5jfkQZ4TShvPgiWTD86LR5x
Sxedrc5FhmUuys97c2FWKgmLs6NOuTFpi4VFAlRIQ0Vywc4a8n7Y7fK+nEDiGPsRuU1xsMMZtoua
T5M/TvrcmL/tJ9CRmQI8Q6yXzO+PFW7S2oPPx6HpdOdv/LA+2RKnXCk069LkMtJ3VkOP4s3Zui0T
1yiXZcln2DK/PNVLfcAUYMAWej9HOnx/QGLZyt9u3VqFNFVhHTXP9LxVujTVgRA34/zHlKz7F1qt
a2QCCxUQ68Q/ADPtKHmdwXRDWjN4kL9aT/jhlqBv/Zsd7urRDLrpV7+XQ8EzMRIEySOSFRsPu5HG
gS+9QCoLYrvp19cbmOOsE9nPd18/i/ybTXYUlD7Sv9hHfbh9kt6EJiZ/LNYFt4ekC8LEqQLJEA7y
McCkwxI9+js1c/m6U+EHlb1MFc3YsKKQeLKLAWHNGA6IW5tF7LcqZSYEh6dJ5ZdUIvUaf/l9AJPR
CI4RRGiXp5bn1lY0l5zR4C5y4nx90LsHMTzCcFaPHokSfjJnXyItdBKpTPKP6mwd5o0drypMzdcU
zzNijCv8qkpGMYgHi0E3TQEyv8sd5JWVUc/83W0r1PF13D3kFuqa/x6jca8Kbh5gLdQC48TdAnsh
wnZYhnLsb8jjUoQ+GeOafsTbe8QMsXbBqxCWiOVmHGBpY2BAE64dl8Me2t74xa02JibIE5DMFzkw
DegERp1CC0KKTmzGphGFoVjaitcJXMwUIscsNli3T2Ksb2DZy5HDQ+qJunom0csH4q2cZfUqfDlQ
SSJHPwGsIdXN/jPnshR9fIIm+lK9X5MeenRz6tgtOfAt8m1r/4IFLrqa2EwAS6udk3zjdEcYzdM6
NboO4p52fB1fJaqJpt0kbgqQ4TOgDRj50eFyzlKyP2+GqpzpYVIdjmEDm3vHP6uE2Ge8qnoCuN70
JRzvjMPUTJN3HOeZrEzDDcyq+YAo3XIlwoozOCJMFbabloA+DY1LS0LLyfMJzyQFTblGKBZmpYEk
Kf1+aYmQqMsp+ABLnwPGe4cNMHLey+SCkK2bJak/nUxiryAEpgQbdNlprFUvh/BFA6qCQn6S3Le7
T8nDR/LIZNErJr+Sdj0vlvj//TD8vp++quR4NszT98aAb08UiCnFHaicg2RQKVEZVnHQ9YdndgyN
5PfHxsNZEGMrudDbMaPLvF4+/HRZEDGDEmwgWk8OFF8qfJ2CbRb7TalwDCBRgpBUc+dwlYXhJWT7
hg+pGjpgULUOEapjDmUD0eB+9ghkS0O4I8TgDMC4FMSsqmRrDKT80ezBGXLe7cmPo14NX9CGyITW
QkevDoZipxLS8VjlCUYBpE+24we/LKioNFrRk7j25o2l+Op+MUFSJARBbd8s2Icm+mtPwLMJz8XK
6VrznYCy/aBf/S7bt5Nyama6hlqKa2Rx075W4EDJNtm8VbkQPNcYwkthYxEDXNgjQS91/aVPzkhf
F/Dd50TAiWxVnVmNpQI7NSmFa2kVFo+rkxgf+QW4M/svGJbLJTfHrLBqBUGZUOdSj+nT8yiLWlHP
ruv0Yzh6PK5yoah3HQrMBrE79/3qmfaNDCcA9z6q1WSlkLlO1vlA8o9+RhyEp/M7UygK5qEuhR0d
EG3c9+sBHoVdgMC9pVRJo1Clf1pHBlww28sTc/A0aDPeO1FNYHb23S4p59FeWn0K/4nuges5rAA9
8vxov9KqSwoWiLCBdHyeUPLq6430cbmuxSpMFQdJp85UL8MLmiegQNoSlXlsukn3W6+b3tUk+PDs
OcOs6EYdwbBRSxgZXDmTVZG+VHptLJ4FkrOmmcS6sK8/XsyJ0EwRpFooc1IGYh7INAL0szwGYvmK
3Nyi08xh10z38fWacF5lGIyY/wIVPVdzpsowBoo2Vx3j8csvHnECl65VayOYZ+HbUdzunHXofeJX
E2dfuM67BMxF9BGwVdU0spAwX55lPodoTx/UvNF9ztSWxZ9vvTJReTPnkpicFcdoz1ZPqN5sOYFE
mk6A8EUP3dBF9/dcYBG0QW2K2kpBv+gu+kexgM7lsqQkq9YQKjTAD8gHTSF/zni+kNDQ8wHRkCTL
7Wtt7Qr/CHPuu/j0YfSA7zxvdmUKshPkkSBjtVeuxnbXLciFs7Mgr9kY25jLXQr8KkJAyJ/9MyzX
/u5oeRTJXHUJiE3iwRhPDVX73weNZT/uRv4BIEhtmiZsuvJ6052zvJZURkADK5NudqNWk0ManjmI
QrEP8aamgAOXtLd9eDvcHiQRKbKq6cvbr0g2gqgBHHZmPtNJl96mPajjl87PyI6h9Z0U2oTxLD4j
a2Z0iP9sP8XQw5/pLVzWmZJxem/cUsyHzdjAAy7mNSd4z1kzYTmpMLdhZ+pireBTNxD+BjkKbkr/
LGYnXVoD4GAdlxYUos7X/tp6xkqBf9CbtaUj94qmI0TSgdZJymMs/BPtBQZuhzqlfB9OpTJhPxmF
0RNsXZGbF3qmW3K7jBK6QrSPucXtapsKBGf3pN5rgT7GEIC9qx8Z++7FX3i9cr8OcL0J2qFzhDZf
a/SXzYcN/2ybyhtd3xtcfKvT0Mw3p9tf7HLypj41luSFL2cdGjLxtg56duTgfXrplxNuEWDjj6At
84sLSEzfvzQPXsoHI3kI2NrPtxdYUcG6EKxXKBDZqGoJvEhBJFer6TwOCgRJqm8TdT2cCe+Uzk4c
kemJiyGYdqoKy2NuOhic05LPvmuRJe/UfSr+hdIaV2Cscpto3EuukGrwqkQZCvLtCCb9S3hZT6Cz
GoKW593SBgZeP01Mc0ISf18W3Vv8LDxUzLEpDueMXkFTZvh5N8WtXojVjaH7AHJggxXnUoqkU7RQ
TINYyCBfqy75L+RAr8cqqsAyi1W+TWXoSaNiiZRQFGWWD8WFy0KA+wnwcTLItVbWSx4bWoX2yVg6
H4rKYH55ppYW+FxZg+xNjv2CI5UdCtNLMT4ShGYu97sBwd+UUOcYZ14AkC1IP6Dj3cGBsoVuV91s
2TKjFJP7zVHD9+8gTGpSyZ/Eozs1SmQXRzC5uJ98xbCLu3x9FzGl7ZMTdX/H/k84s72Kscgx5iOC
iW54IEM5IsL2S0Gr/FC7+cfXr+mdR/8WNRDgUvDrFVnSKSiw91gbtk2uA6C54QMS38dBJ3RuiujX
11QAk8rsfLV8Oyy8BZWOcvKsyTUnsaPspIXlt/yOd2cD67mXoX/7wRgM22skKtU6ixXnIOeJtuUu
fB9T4yTSeSqmLSDmbtzFcU6bCALLRD72o2Jw4r3Fl2e+123MpwbC0bi0YPTFEi5xy7HH8xWYp7BH
SMsIcSC8NK13xCswhD2zK/WSp8M/fMSmrcQMYxL/5dCHZ7jKg9NDjAsbTemDsOIZhmsByfdZvSby
wOBqbf3YiY4HE0z+Nk+TtPax8OPDVMGb9AhethEbblWrTDQLpw2fa+XPbxtq+N677JNjkZky0u0k
IEkDg5xkg+vf0VIh+MWSFGhKRbpNyQTFROH026bvqnLAyqOv8f6krpUQf74K5eNAotUgAcbWf6/f
d+tFP5YYmisXRxz3Dhxti2g4YysGU8VqNR4b3ig9OEZpkNV80cpvGrmL5c89BQ+7W/1TCRvRqDJN
Q/G05sV7lSBe/7PUgmIIneLUj60nUyf7XDNFSpwhO2CDUbBLI0WexnkQ/ablV1KZk/zzlRrAB2gk
TJZDzuQozaHGB882PrAqJ80Shv9YctZ7sEJFLxmXveol1pJM1ZeRaelH3/fTz95B61yLXfnBugbD
9BXHMqpFgqmELpRzgxUGe234rfikO8WveMWHjhZeRVlsSfxKO5rQ4eLIe3Jb2OrRvqCuvqwi0pIK
2+VNfr9AXEkd5pmHCNvLu4cvQJO4HvCrNgTA3udSkw+haGh2yWNhLr2kbdDHxSERXUVzccMXBdsd
AtpxnyCx2bDAwqyb2A36i296b2+hkTGO3eq5ddyY3PZJfBaB2BYCDI6ukZDRIi6RZu67z+gvjMSv
rBsRvxhhE+ZaOKrFZ8v4jKxmbtplf1YW4Ugj7CmbUbTrLqXv4Qhd14hosJeldjbAbAIhCo27/Ekv
KBTZSWQao8FCq9R6mpn7aH2hQ+fZhwlh3X2SALTJ94KweOtGJbZUwAozBK6qYHBhjOr60EKzDx5H
d85Xm4f7T/b0xWFJIUWrJfXlyxH+yu/Hsj9LfvsfIMCRH/5Z8vx3ZgjrdM5xpdsMSs0/+xlUGskD
0ERbsWsAaecXWnJ8pZkchaqkiLGi3+l8v8kBAhz2dBmEz4KUHezBDbDsWKaZUwBRmGkQtI0PRSJk
NaLrH28EZ/Fw2HDJKEA6J9UXcHUy8g8bHKR9O5FTV1Uw4AXwHAlj2VOXO4MzRfulqd/sK2bjPFfT
uExnMkcz7/YQyayXpICdU5UgFUbRrE7LXuOsd9vEfkChBaV39ovUZIgG5low/tZWAikeaGQ6sirp
JE9S7h+rs3PIQp2Rp7x5Z7qvSb2CptHZSOo/AVtJvSjfSuuxvo9+AYsuGgoGrtRBzho67NDgCEEK
yaog8Ucw1s7mvzgMgtEcBwMwAa4NNp4JNTd1LizSk9REyukFxSsen2EdAMVkWbDvDNVyTFyNV69y
l+JbNy6twf+jobvgWL90jNFXHu1QNwajgB02f/bHUtk1nYrvfQR5nSizgG44tIIXdijr15hvZ8qX
4arYcJiRqiXfM+u42nsi6I0XZ3F4wurxQv5Tx4srUD+1lcCmZDFTRArcY/jD8zqytrBxP9XJHDWK
gRE5vFe39192KRT/Fz1UzzmChpZM7miPOWCmfDw9UM+8pvaK5zKcPF2StAB0LBywkJGakAi2cpVh
vKAePKh2TPzVxydc9EPO5+CUP/qHXyfU8SwP4szVcBjQd25vCR8awwOL3cIK5PW2Hmfege3az3xQ
rRkzM/f++exjLgnopQP+T/ogK6hESJsPNJcnWCyYi8Divua17bu7qjBVtBP7TdqSM1e/8BU/MBNi
hgFv5BYtSdwswvn4X8WgMrdy6+dyrN1TshJyxdkfxvvKjJY/moPotktvLjTr9wPjtpuAPaAiLyRP
5L6uLwfEiMg3Gnwi08BunXb54W/y1dQ73ORksrkcIbrlWt8UDdE/FOb3nQWvjaCR29h8h9iGhdLA
EmUQ9xHLurl2EUz8oH9PuZ1CpwBTRfQJLGDv90lR7oos6KClPFVqrG/oJmz4Nox8O5/yM5a9nxEG
43t5IKdXYhBb+zX055jvYcnZwHEE6PRMUkcvWBrkxAm1IAvz8CN+fJ0HGKRUaremncdcStvx81OQ
ZUM8S78CuGz3Ommlc6Gntip+7r5kPvOFBaVWf1cR5jiJKwb9Gtqwm9otz1zb4BdUIqqE894wM8eh
UCX2Mo3YEEPPEPGjGZMowGvTBWgvvSw8TbFinrtrepRj0wQTlYE6p/01JJeF3QPIyqR0zy9tuQot
06UnFMPTZEfnV6SaZNL1QGjbMeW2rjdH+oJLcstBsAsW5RmehRywg7utarFiSrLYb/kEr2pRR1P7
AbYEtzS1LsvjD/m1WCC8pet5nZmJuIfYQhAa7sNCRJ9UceLu3f6670AZI5YvMzJ6qdb2+3roqO5p
3Z5uPm8klw2LA9P6REKc7++/aZfH6rspa5o8ORdYO/JDDujIoGe2JvmC7Xu43KxzVrczDcc4Xr0f
rg2iWSqvUhvQUKHp5/7Dfk01VCBrnxwhQaa5h6YxzpcqvPTIRxc5oYBrsYXgZIoweHq9XBjtl46N
nLz0d5dfNiE6+UYczSi7dF2tlbx4OrR4bqa9w/4ws2TVAz60r+wrQNIRBqHZM2mkor5bA+9hyZ5g
Mdo4MA2zMvCi01V9dgaSfCCLOOrbBl/4XJD5AqH51wola7WAm5Zk/U1lVUh24r6oSPhW4Z36qGkt
vXsVYJ5AA+D0ZHdL67A7kQYwNeeIX/80NADRFq6NZNllQbjPL7c3QMK+bgS2hnPLvCgRe+jD7yYH
eNwp12sYLdD4vZiPxwbVp5moau/Rl9Gd/xaNcAO7kENbOBrD0jU061EoP4QIiDdt/f/8yf887obL
aOPQnQqy2E68xR65BHU/CRbKuNz5Y2xDltH/NMtMdKw61YrorYSyphwZWhlUYbK4obL5Qh3CumON
nmdOP1jBTRCmAYKn114NNoc2YhfRRrq7mRDoVzTein3miTzCsPfBs+7TwXlt/e5kib6ud45k4KX1
nJrPE+Xfw4Ts5cycJA8GWGhJXBJsUZUjQd/mc25O3HroOTQ4+Nz4e65WT1sE62NJr3OmtB0LirhG
/T7iKpBb/nhr7xiTgJLmHUbjtFA8NxWm2mZB+wkPTWATOPKMl9lT+dIhoTfY6tinby4XpSgzxly7
OLdFMyuY18bTq+S4EI19tcKBn/YhDGWhCLFWqoDdHhsvluOFQGM58kMcWJhFOihMQjvCAWgNObOp
I2ipo7ngueGAg2m/jqPD+v6VwXN9265nnBnjLbjMSqiXuZqgZXL1uiG37LdQp8vL5F1SA4YRqk92
xN9VHwaT+mdFo8Xx491K7do968RKGTYA1sHKyo5w25NyN4HSKUIBOPjEV3l52JnTTwH13ESynnTU
fFHEpR64u/4os7M4/QKNmxjEGHLKyejIA1F+Z/fiWzjd9ci2KvJbCdlSOzbaVryk6qvabVqZGvVp
leA7V81/g4WbtNNlDfrzpR/44K/H5UGZ0VR+/oZ3WiCRSSyJw9JAfyEREp3AZVDXl22pVzWudBAm
moFY15ybp1FCOrHK2St5KMcMogRjvCy11EyFT5mwfM+YiHaTzGzDVjRunohbYKVSFkPjHIgUSxc7
+YowN8rebbzNZ+5DpteVEZKR4j93Shx/4ZufMKuOKqwxZH9I0F0YCA1ISAh7tU4/o63qzdLRQN/f
/dg3lusNjzjDsKrYX9QVv0TNr5aPPEXY5WA2YgssCAHTg6JfsR0DX6jD/8AuCswVmYlKb1AEVwzX
SEnVktEarOYof8pWu2WpmwVucJh5ErN0wfcz2H2DNkVCaXn5SpqOzMj7Ptabds/PXGLvtvblILGS
nqRGd/sH+qiwjjgl62MBeSCuIrc6Zrb526rT4OYyyb+IPdKdXzI00PCE6fvE1KIxar6ODiW8y7Cn
6bVtEZzmy+9pXmpCDmOrqTC/S9Rks/BNFGWLCyjX20LAk18P+wEYi+02yocM97LiO3u3oImwG2jy
tjcArnIveSzb84nMcljb3I0ofqqgZ6+0lVebIm9WtkuMMnV9boWismgLuchkSIWR9J8SR7FPIvjL
NpNSLhsW7tN9ttvYq6lHedamWQY8yxftwBm8KOBVagHt+/TSUqJ9j8jKQlQnWTkN0LZNpRDvzoPZ
s1dwSReWxc5lSlX2KNagWsGOm/TdzwUf/eZPKrn0TgyyzTsoEwbH/d5cM3j56FyhDWv8ZJ7gmK/1
vAr8yykG1VmpHT5u2XIdfLXX1J22FSQRqJRhyUj46BejMgdZgv799/N0/OH02mp7Aqjifo/gJzqt
9pTBEf9HeRTpIIo6/qz7vqo4A7REdjqo7vfli9Qvgq6e1DrQkEsPAVQPtKOW102Bu7b4407e5rYb
Ozd2JhqErbAfNWJ3tMbqr76f6hBwna8rfw7gp7wsRQY7+45N35up89nMo4LW6cxwHL/N7+ASaSl/
QqCwk9SB3mMzSzGi7GUlbDFR0u6DZshXpJYl6kn0QBZXLmK3CjgFMuIwxRyxLTrm09GlU3gnZ8NG
DriGSopTH1ITiSw/UusqC9RH/7gJn2omU6Mz+zxjZk53gamvvLd+wkO0GbZM51Hhi2+5gdm0o+Id
7egh/ObSBHbhEkDeV8YXIcimT77DkFs3AaiM+5XXemgiBY0Jc4xUkhm689r0zOBFdlHucLlvLnn+
lAHwRboW11U5+s+UgV+h7XN4dCDZSBERB6fIUx31s4MEh/UV4WYvz4f7cgxUTohHr7jDEGBZ+TEA
cofidbuc2nsKecx5CEZdzLaPsShZ7pxeC4E5o3Cr7eGRI6ZO0qTxqX8I/aigaH7i5CTBqaalV9LJ
J/n/lFmgPVUIIwvVmXj1cKGws1fBZLyOLTVTZ2I9NHchfRdk5fc+6GyQlGB1tP8RN/ShlhP/O4tk
ADv0uLpodejTgBpvOGU5zG5TeGp+qvVr6FrpIlSlZFHH5BEaLK/yoFVW92deYB9HsI3AwrKdEMYw
pX1C2puXgP9oIyd3kXlDM78+P3dzEzGoMbh+MpTiaJ9z5QDnhaj6EUWd6FizRvla4pA6oKzH3lCO
YXHZxkLcyd0KFtH2UOZT0wdu5iLVORjtgEjlnkRczRn8ro6bLnXZJImsn/bhcOcQNxhJn9yfJg6z
2TNoF26abierqQZaeQJBSo+8KJIwFPvilbsLBfiSseGj3hQ6MqOdYJvlvwYJUXI7faT9hYiXztHp
1LDXnxJgTOpVLDS38yu12XRM+v1ubsQB875cUnmRKevjgOJCtFEnZLPIA2wL9wWKXuC5liSVMVGX
K7cxtgFw5IeiMQww/+o7aBJfbKgicXqsajKzjYxsM5rr7g9eatLiBuVZL4FfBXfLKkjWLbQ+/tSh
YALUTPJB+DaO0PuQOAZWggKly0mPI0OEXXEaVrrvZIn8OF4IS15INLXk68EzQt8ZG226pWM4a4+Y
qRX7SIMzQXXcHWMO5dxKaHRI2SjvIDL7oZRluFb3jlu2LTjG3EtGOQebnD6g1V0MNwXH1CL5Fll9
/p8qUn1cAFN0V+RJg1MAc6L4jZhiWcB5JKVHwhzXZxXe8hmp4EXYQoaUtt9zb+LPr+4Woa1MhS4D
m/Gtre8NO86KI69t0tHVcxGBD6qTo8hnujgrFHOd6lVe3Toh+AX4OKh/Fccign1G0/9wxYYAVoNU
NiQUQWzlp/iO04mwKn3nHixaY0t0sGDCIYhurKp6Ik7/VQ5A9Cdvk8Sr/Y+UnSYGmNV4TpwDhR8G
AP9wgr/ZDgBBCkItzUU14MCwrc4OoAnNPDf2gdSjVWvwxqWN6mD6Nqmv5ATaQDkD2GCQhgL4fpao
cijsKk93q5mrGz9hjzLf1ShWXvz2D06QFKJValVdHlbou13vCWVvQEkPyULyCKvFm1RVwIoa5y9y
DIB5Ga1pSI6Is/jyDWCJxpyIQixHElmJWGkbP7uwFfgTaDladtIj4ZdeIFYGEIFs8gxIDWSNxjEx
dfdH9mXtFPFFIu8yhvB8bGt+VAmDPrSzf7byErJuR/5lYxxZtAGieaMqls/BT8sQHYoFbg4OJNId
hUS/lwG33uvTCchGQ67JbknvVBS0Ur2F0vPcWqPzJCuB5v4pnxd9ejw6pwHRJc8xM2cLMb4LypD4
Sut39fTXvlnX4qJbhsewIHeFCWgoCKJccNxlZaOVhc+AHIYFfRFZkVfzVojFremb6e50wudNDAQK
azOv+GAgknH7wtsJHyWZk4TlIvwARJQNKhLoTDBidEuvzQhRWOpU1O9q/Kpbk8+w8YUvTXZLnCU+
hCRjVZmUVyP2quwdz/wUa8FlYFMlovZ3FnDqg2b6zU/fBdwpyCFwAJ8z1I8rpcf8l9Y5O9l3lXS8
q6YfM5F7EWDh2UDSWHdeS7MICh96K0PM5CT2KYghm1V69skBZz1DzfrcKn7S3qPeSfhXjd7mFeWt
JdiJeFSuiq9pP+lI46k02s3N5izG+HS1argOFugzGoOyK7ZIbPnu1Q74Gww/uhC0cQ/OQQEFiOnz
ca07FZsKRcp+ppdVcAkMcWW3DHxmg58ykAvsRAiPNepLUUblXFKf3k5x8kdzUV5ohvdWgGhnu07n
wTUmuS5+0X+4563zYO2ZUtzN8VFKypjQV3l+SH3xSHucpuxGuLT8pItCwAVKYXA0Bv3Fw1BG6nUe
8X2eVhANeUcCS+xn5faCaz2unOEujv/diwsDJRpeO9utyws1uEYiUrikNFPHhyQZgsPxmKFnzzHq
bCYukuNtgtjB0VXOWHafHvue7eDTAp3AhnWDAu2nTvNsr9GTkAybp7pSgFeM+7GdD6tJv39wAA5B
5HGj6zksFfXiXKNXr6fgDRkJTdmz+K930mYY1GHs8Xq7IBjyBVtMshFOkobCIMkhYXXgcXt59HIE
cW+CQ507/LvpUd484qOK4WYnTyzA+MIKerE2ffduQ0GEcLcb1TBfANIN106+LzISVnKag99Amr1b
d22TUl02sR78dpne0yvvj6w8OSq+QhP6dhO/pV4AI3S1IpZrV79x692iunCTdU7Pvib/Cuat7bEn
8IjlLsMeIK5uVFXkFD4AJttLhOh8aXLWZlYaMYHaTGlBtivRnfLROIYDvgW/JKN8zZNJzijeIbhJ
HUiyWqqIjHq5EtHy4ZwKPyxtlQA3H4mzfzawBG6YrZTBdL0XLXdmMchRYgi35CSVnnlhip7ZMynN
OJ1BiOAWdiTRaQlR8kJKgYKC/RUQHjc6IoBWTkpbJltfWXunYC2+b/K1kfPs0Xff2j8MuyFsujg9
OgTOyMsiCwPN3jfU1aazRTKbXjKuETnPBSvdx2bhCc5jMZzA74UMj6OdUdfoTsY7hmmwUNaR27iV
HCmEsunOMt7rCO0fu+i2E3tU3TbOUiqkgWHWH7sHDhrv6t6yx6ePHi9wCtdOVM007b7JccB1X7tG
+GQ6Gq5qOrDFWGQAkEy28dhWg5OdaI4Ol1Xiu7bUiDDVDBUgqnlhH4MNJgLXkXIM3mj76xIPLLKx
dvQc6KaRlBHed9GfFIkjxr9hnGhjxdIEGOPGVFaVKwTVnzDwD5ohB+hzavExmrGZ0ubIilZU2ylB
NmhbMipeG/qKr/2e0JMju9eZEUpL0EDjpOJzK2Q/gc3qJh4ZQhL6DEEuEIzW9BcuRp7p4PJWSi8G
mViRvMs0v51IiIMNFsrcpnKqQ0OUSnN1zpa22+aoZA8miBeNKUPUYIt1A48zAIvL5j+fU6pN27Jk
MTSfxLHAaiuXatxMDt1ZRCa9ttX1jUPtWMi9KC+dF2Cal3+U5Sqo+DsgW+D316r6Y2le6DmFMQ/t
lbb9FN9CYg795RJ5i8CsTj/fhUwH2R0YjTDVWWhpx5ZKQHmxo3yVU7pyRQOgrV3bKFgoWe8xeouQ
i33Hp3peL7GOgBRQsewM+RtdehtuFQc3noQH/LOr7v6kJIeALAoID/mJ327XjCugaosVya+a2eGO
ZZ7C65DD9qp6p/3QJ9DcjYBOm4BVVh7HYHlSL5XAlrbfI+UIkI65mYtOVFfDJ5+QjLfdNIZFta5v
Ll2krVoWeyCbOeDD6gvrRvFTbrpg0kAepT4q2LzCbpQk7IfSg1aGZWe/1LA9scXLR6/ZSKvw8M1a
vTIZcTg91itMqdodFXz+Hw3g3EbLHLz9gmnBpJHEvvBYNo4MFmH69Y0K2F9hyooGF/J/99lydiGe
XgS5LX0xXPh992ymReBlPeYamPUEOCMsxXD9uDEFLQmnMF+/wh18d96pyAXcJ/PRpPUYRQCJADSo
cliI4BzOIzBV0MuPHY101aFXcRXotD4awDhXxEoYb+lLpeZDsQ66ddhrgjKqGlGPdJMNwYSNDkn/
+YcTxoEWJ4lV6aA2bDlQIQImnjU8UMVedjzwdbuzJ/1hQG57rZ7MCg1XFEf1phGK6LZQN7Tj13Qt
dLGG3NqEawAyxuvIRaxyLdixtw7H5D8d5LjCPLitUsiBBjARbIDaJfETarI7S6sTgfkYIK0P0UIi
8+U56o9UIReTzKJyjPB6RWiT9x9ZIzZhTfXIgyYmqxSwjIlPNiMpQwTbrIIptPawbUbkp+eWZ2OX
j8zPEMpnoVaro4uzjQngExfAp81LB05OGtC1Dweuiisf1VxKvDTHHU32RCneAOApJiopOT9vOusB
Ihg7xhLUD/HrWYjvhnrKw9wzjrZmADra8Kh88DGsMzqAwHUIiP9pK+C37cR08jO0ixKZ9mAG939K
JCTcwaLQ132P+dtE7sYG++Ax284vYuWEbbBokIo7/iPn8Tw4jhGyhQHthZqqqCBKqepma+2Sr9Qi
CPJtVkYCllu1wPtqegou28z5c4WBEG+/lRqd6jCsxmjUupV0x3ibsKJAbPu6kfTocVM45JRxTNiZ
s4Hucd+JxTLjTH8rACTBkhsc2szpoComDGQFJKrLAWrsZ7lBqgaVjsCl/LFnR2WOa+FZ9g59cVhW
SItbvjtbQ8RK4Mr8vPN+FIlZlyecsE1IJbw2Z+8pp/9mt2fZ8x/ncTTcyc7xAThpYZdKVjzllUHc
yO3jhZn0eHxII1fSueS4hR+Ya0oUhLPVzUWeeh1yvfEtlkGe/NvIH3rJan2UqUwcLkdY9HHKDpPw
RFl90BK3ZEQLSgEOA7TcebZG5Ec86F9Q7KvHjHrwiE0gwJpFiZpSv393KPUf50fHPXORNFQswX9k
aaCRJtWGTqWMxgFxgAQQ86ssBnmiNV9GvcS5TPjqt487oBQlLRu14YgoOgAtqWh5/tc0RQ8rVWdZ
ncO0sJIkhvzBtiT47sn4axJjAhHdKhZMuP62I/chBnO133VMQp+wOmSUGyb4hT40GZW54rXfLy7a
IvXbEGDn5UeifgRQLxE4llwP7CC/PhoSvX6xUjBGzqQ2zWt1steDWsBMcxeP0xL+gVTJkVNsMm9n
+rV779Wa/chPAgWxT7AvX4D8feRr/sbQZpDwiEoxDxy7h3Z+OyNDl0hua+F7oZ199mjTRSnrHL0p
HIWWUg4U9yAUFFb0Bgq2WAiMW/z44DUIjq94amPxMWDsqRV3bd1dRtls8hCOxzW+Zi6sVVjC0wbt
/h9lHHojCGgk2+pvwn8oJBm2q0HbvuNfTu4qc5+bOO8SH3HVYTGmZuwHQ7W+akRBvKKcXahWDF7C
Gdsn9Oo8qLrTvnxYMzv2bvD1m1GmW9MhhvAtA3f+PLdFZ6z9m+VV4pGt9oG0RcRfzh1uB6mWY287
GBCkfzNNnMFM9qtohvhhf/u6cuaGucTVh1t+rxi25u4CScHnfFeuoGcIcrSuoZvDi+KYs8Osk5mz
zwFUkc8OwxqP0l/KQgPlihJhr44b5LvL9xC9CnjzB6yBC1oWBkE1uzNQGIt+rH/4yyJROguE5b9V
T9aEPnQTyb4yC5hXywh/Ap9TCqmGwUXcoToXC37RRxUxYGIFwj6G15fO3BfOfN5m4XhaorKhslLY
vW3CZP7X9802PQ5X0exVkhf1fZnZtLj2eqW0UftaqpsBUWpZhzhWtDFKMeruBc9aazAW9uLwBokP
f0b/54HgDBP82G5Est2EfeN583sl+0SXHhaA1mutBMeooDGArG1UwoLpXmQeMdsAWVsksxKpL7jO
7n6JRQj1dE2VM5EhF1SMIl35pDQlpPiRDaJJjLXXN7Nny4mWDm35x7wa/DS7CLAZ7v1B+Bp4N0ug
/5PYLhV7jkQoC7TSyCBy/Q0mAA3FkMFsZOsbNYOOXv9v0Vn+Wbh+WWxbgx/Xuw5uKlvOkCIkdMaK
k7Fy06M/SRmJvUowuqCpHM5YPrqLssefl2Ev0XUjjVLOKgK7du2xjoxI6dnBGoLo4e/SwO1rCDFD
oxJ924WmO6JaMhejWbKsdKpENbUM7/b6zACACgbIDH9D/aWdf57J2NP+lNmbxX6ycUOyl5KVeDaD
iAFHtWi2bvG2lDOE5e7OS1SGgRV1q+299/iLkfImUlFmcLnEpryt6uf7Gjrm7ZvH2INkycshkqfE
ldf1Z1fdpcnzYjtN0moDKspIE5c0LxYSePZtlkcDSSaT0LBZ5BMTtHgiqY33x2V3RGiw5kav4pwq
6DiSnnewVz/76seTK0DIBY9znXKM2ING4EcSaltKi6VLCRMHbgLUAH4Cf4zLsCCKi4VUmCTySl7a
GbZwk2wu95OoIFlVlMTuGDgdXMBHVLUY6NfWhFAsu0z6kI8r1H4vn1QnIRJsdcKVupKdnQyoW37z
NQxUJSL9FpnycO5gxUczhC+Pdr7bRb1ELyd9Ex/FkJIv9h5Q1OCn+uNqvkt4FqjwQDBLAUINeRoD
BSP1SZfByxpjAuV6GCS6+8TnKmcijBOlnAj6ojlNj16u5xE+AFrJGiIoVrZosjUGP7E5Rwv3He9N
rwx9vpq0smnwfqNQloWvxoRZC4p0wpPXCg5sXT7qEkILDK8ei4QW0qzHKHUf0v2+uKWld5F9ZzQr
FoN/FX1nBai1ySHyprTem1tARdhtKyCjDgAYy9elYJlMbxjEQzvYY0uOtQKII3HYMttCMxPNbRMH
J+JHDUBGhX05rYx5nzAwKPsDX9G4nLOqXPu7PhNk1EE3cI6v8pimu2NUIi6lVDo+xXz+5Eb3CAg0
LqechIIQVHVyMZuYTcQrJYasQh5H1azrr2fA2lvDk++yOuUib+oq4qjP+Edr3N4UpUE+2TMkcmbD
hm6rRoS7XLgv3MzfVrRbdXNbJzH8BX2a6HLKKArEBQPSA93frXD5Is24IJ2bk88gq5bTSYflyXem
LH5ZpSi5Y230l/jUZfSuhaXsVciGAhLj8//4acTV91S816zPnOfU3SHpIqG3qw2sdGJKSzsDpF3L
/vbdfygFeJ49e9S8vwuOY/KWPCLaOlT6wHKwXN6lmx2vJeWMz/hSZqdhlWOFoTKndZwtKWYwOtCB
dLGpdDGC7moPji63zEOQa9+r4xEAEtdj5NAMvGECU6I+Caza1Ud10sNdoUMu5Tp13sUPlWoLnS1K
ppPSitpm5DungdvhbH5iuohqTsAIKDxmzB+sCiXPikmtG0JsNomkSBj0iZU/wsx4yxCA160WJT7F
K867+ayasEvq2XN+EOB7FOfXyanMSk4YAezlYrjLKDSSfw0fhgXHqkvyBcKlwiBT6CVmAc2aVaqb
EZfuucyLhJo3FqJNb2GYM/EbpN1JY3LjmddVuiSMSBPkj//ewRH4qlxyIrajVn6TkMj53POdHJdl
P0ZpLJFhWXzx0gFC6yvtCGvUnDdiioAXtnRHTb2MwybRpTNXEHZPheX2XUgJtL92MWhh6+jH2z10
LrZ9oh5JXUnh5oF89D1z+CpBF2KmTRS85mPUIo1p+lboWe94el08sOVVnzPVh+BkDUTVuxYLpWHO
/GMxH/Ld8e3n/6kqPK3EvaixcWc4/gWRxtb+zK/2+cWVO9muhFbssqyrzQy+v9VZUH8Xz/arH5D0
/RtlrHkDB4nNine7hGZPixjrUMdcVlX6QhsvemoRz3jj42hidaeVHyky26ZusfXySkAK4/mQteLe
Nnpqod7/f6zrNY7i/p+Dhpyn8ogdQGVH8slZoU/vQDgoDhaMh8AtAa/X8k6HnrFaidbiyhh2CpD6
v4M909/9pbs9IcGhmdpYfxoQJJGaXf+FJzafG05oMam3WytkgL8EbjkvRFQ4ZAt5SFM9G0fKBOR/
RVnghuQs3ElKCzXRK6gzh3/y297Gb8NAlnbDRVE3B2YlobKAHkrZlx9MP8O8Ev0tKsNO4/WKNkdR
yus1bno5I7wZXnXoATveTmbXnpgH5KU8ntEJGIF8Ow4xClsM7pPkzrfB2sMsbBYhj20KH5t5Kmd+
RJz6futLdm5IkfVVmrl4y1HLTiXpEyE3Cb7szWxyfJyBwF+70SY2pdiCsxGV0EghzXcCvvKeKR7M
Ujv9K9DlBj9Svpv4SJOPx6Hr+CQ+W3e3p38aROdPTMENDPgR8I/41x5PdnKFidTzs3HHSTmp7p0y
gyfBU7EoRWhItJObRiCeIYNfE8m8QDErLoQfzIQpga5cp1d2l3Q0uSPuKbT9Tlv+RGQZXk7qDpkC
sOtfl5YKGpgdha9NDQ4hdDxDrpp6btgsUEVQbW/OrFx4alLXycgjdBLqW5QwzBYFl/jg/zIpPc7a
Os4OBzh4gUpoc+XCS5++DOm6FODdJMWj1HLbFIf6L5EA4W3rD8c5V6cf56Ah40N7Ixi4Z353SDq6
Xc0yQDf4VYtODVbND2OESn9Tz35G+LnI6gV7khtisfOi3xhGIn9DWUCkaElOqzFJSqHcs5tvWx8o
opa5JEzFj2MSWNJkfA8e40TeShkBPRv8QJilF0AXUAHlOdUIkoNPZZ74KzNbTUprGryqXOXY34Ld
C6T3KwPrWhpjD4SefR4HBjm5tmAxqFav0gW7CEWwgeVA8RuAsO7lwBHGTJqImzFhbTdNSm7hQlfT
QOiWUW2Ai9hI8egUiBgNTPjYDME/ZbbENSWLsKO+etwrYvvCuGENkETH3vGkL7tRsJevCRGKST4a
TlrlIn3gix6g+JcV1kqO9MocPkWzw2QUZfzjxAOS9n54ETBrRD5GMJ6tLgq28ygO0RK2z7I7UCor
qYRW4hLrJosYxBcUP1qnWuld8bPyQeiw+TJczRmpAq+doyTzKfYlsX0GX8E5LSi0JSwJpcugK6zn
osPB9B60Bw2fcaNeZK79mFsqMFv2nBA/GUz15lWOg3daC9tjSRgUAe55wt/ryWn4hBNbLXj0791S
U43sHM+eibQYrBKK5vIf4F4eIyu9Od69KFUftPkkLXAtGYXmVmX3zJJgp7qXM5rm9hZ8vl9uuaua
NEcbOkTnLSm2XUaGVyjYX5TVQ+46RL1HEYrFOncvgV9H2ze7DaGRIl3yHm1NXfqchwRURbFU7Tah
4/YEEeRy/vc7w45rRzfHZZqW3EN+IJt43sx+sV0Y4GTC5rvEeSoOK5o6UwhHGfgnWKvtxWHLC3b3
EiFGZ3hxLeO4ZGfKF+Zq6FByz+RzlPi2wmakVdxDGtOz65cF0Hine4bDapoDlqQmFH2E1JgMe/2k
xUyusbX/co42+or9O6ASWOiD9gN7ZC/RERy+8bfEGpSF364H9oX8O7OEGryJxKzsVKQ6xaUJJA6V
g6nEf//FzJdmWL1cDG3kHuaqUCRmOOxovbHlwC6yG6eujxhbBBs7SBcdKAaXEatDoZuGqf1/jE7w
R2qIlrGNQM1s7xnA7x9FJ+vzaCyzGzZGDVlrbWS6B2WD+o0vZ/WGjbb0qgdZURA/F/L69BhAi6Jk
mGoYWgnx5GcxB0uUHCCftaqrceE/VVn2GLf2fGHbsCO/+cLMYxVKyN+i9h7UQNgQdKl64lebMloj
tNIXAq+PdQh30MLFHiySt6C0b+bqWOIBovA12RuY6amPXkQN9Nt62himhfGgclioPrbzYzm3Y5Ly
t/1vtPy+hZpFvhKOPdPqlVOoJI8HhDa3w8Z1iYaT5xI200Pq+jkplin4zMkCFjwDeyr1BKRivaMz
C0tPMOKADUN4bFjEjnPsyVD4d+AcyuFMvYX9KKFksYz/XtDJBeegeZBuqxjG5OZ+Wrn+dOR6Orv1
HJ3tC1+5HntZlIUKMrjcux/DnlojFZ1w2H0x/3bKICrggVXaTBcH1GwLUQRrpTeP85xe/hC9VegL
Q14ZxfU6SBUKZMD8acxLVotOxaQHZS7BMK2jbgIa4/DV4bcW8JjYexMlKbAEBz6PXxFhEsTAeLOW
a4NIzc72/E+0eIsgQA+ObO51nHHUAwWB4N8bixGS4EoK+++gkF87xgxo+NASdbXQGi9wBM3MCG8h
55cg5rIzlJxVH58Ya9RivpkJh1r2nEOVHH62sQVvD1NhRts7/WRzHFV6PXlvWFhhUJGdWwV2Mkd+
bliF2IYkGpFEEE4QwRPHNN8ALxD23a27rf1szrxDQD5xxxemejidmoXuHi7NSTQZgM7MbDxGDZfs
q9B6aj3mgDZNCjSCj06XPE1sfW1/NyNt5gqU9GvZMnQwAcNEc7YN+2gASozg5TBxxHsaZgDIzfbc
k+x1gYIhs2+pVKZywmDd+KAqzIIJhzsvdG3cxJ+cOTP4DmuiKr/9nbV1wWVQPeleUwn3qJlj+KuT
YaMxQc4ZY4ZKN8QQGwn6S3mzaGohHsdfdfaSN71s2qFONZ1r+W3UjpP51AkZPx4a+08QT9xM4FDy
ueTv8B7iL06982Q3il5e/ZMng1aOOxIQHjjYvcMrzEmxDIK+j6ZtgcD7veb4MKlcBtg9ystfxZ1R
iFUBB10ycYfoyTb0bXbwoybeey4surtKUn/rNtEENq2PE+ALVWewnmBK0Vl/WDwh7839n4E06Fxn
JlzNG8SGCXpQDhnfp2f9J0URTUOYGxROG2h+70YhephcsDi91djYzrIHBexmXXrtuqsPnjCl3xI7
YQgTwKocx2vXPrnQV0LtEuLGBhqiM+8vpA4S0VPajukM58xij65OlTEO4Uy0fCilR3clID+jd5a0
f0VjoJ3SiKqfAGDUVfVuNsSE+fToGBxrLqXHzVAneBqZvi4OO95uBkd6mtXdPlzOrK1ZPaIVM9Vv
BYYkmMszXPw14twvWl3NhEJRXb+eHGLNS1eUBFujs7lUAsllhkJhzGNNx1SJ0RoXA6dP6J7k4C/n
mB3zrM4TpG7c0ISpXMXKl7BkGy7tVkdVwxXvUwXDfoVOF+Z76Z5gHG/O3w+ZTIqFjXNVkvVHHOA3
jTzBVpdXVpdw0B+N4V+Ea/PZPhvebXg35H8IoS0/tg2fzSdcRuoSpcikgjE24ouN50OLyYO7mjAF
Egd3G+ep29o2HCEgw683YKb/5Le8I87UCsEY0ITYsBwRXlPwjVdZhrObbRV76WUn0hPkahkj+ghF
J42AQnarkBPVjCwEUMTKizAveE4O7+JzylmJ9XTGW+Y5utd1VnILq1w4VXPrO51m/rckkYJAQ+9T
heFmXb5C9k+KfmhkNW5XN4MgbHKZ/1IfX53OIJddmjLHdyOpZRwgr2DnwPvR9Av5MVMoazPTmmGK
VOLOKqzkK3ptiE7WChp207T/izgpjS+hhoveG66lN2GmouVqYeyAvwKSYNsIHkS0gZy6j4pznb8B
AeJfucmUPGxFXZXSgYYOeabBBLss2UE1kPLi51R5Cc3tWdIcTIXAxQGfYPovkN6hEDGqhv2TwdqA
Bm50i579yuJuqhfD3iX1sQdzMZINcVWv6htf/yRs0KYi/FFs+Jc+xExILqQbiTg56FwvkS7Tpumw
lSHKyMp/MPAwHngenLXxQdaMJI/PoUyIrTkuovQU4JhIxpE3t3uU62OAtMlFey+xR9SYs4oWBz8n
LAU6q4peSyzbZzTqIl2jq1S0+h11a8UK6DCThyQRFvMAvxC65tYFFOYkF2ojrcrfX8Fzu3VN/YJ6
I5ffzCAcqUat7VFG+V8/BAFGbEbnZQgJEyJXqxOnh4//TRZZ7GbsBvoCd+aQLh1UzGzgWRO1qMwL
ucQRYflVJWMEO/ljmFA33qKPJvUp3ESnA7s45Vy3X0WuOQzIAyOf/1Wd8Xx4ZXfgXIii9hILIiKl
SFDCAZWAQQoC1vdxssVj/JNSyZGDarvM9l2IqR/V73+v3pIdp9DEAGogJZZzIP2+wd318haR/Vre
uNM+hbKJnDMZZA8pUw6fLX3T+WGb5YzddC8NVtXzHjNDGyCwc0qmBksY/IArzozNi/sdX2q1fRO3
p8zcFkiQkS7IQesbblmCXXYCLyieI+s72QySykxsNDReoAYzudim+gwPR7Y3KVdgmEjfkBzmAGUD
XB8WOl+JsMV4InB8u0CouR0Qc9sjSZtqwM45YzYaQiKH5qtE4JZCJMkHqmWqcOgAsKZ83E0CIEbP
uyCOb0fY1Ze7h5P26BM1h04rlyEbFTMZvd1bSnCKcXdvlZR0LHSCH2nERhFsCWng5XbqCnm65ovI
Ahmcc0h5rawg+MUpnkh8fJdxsJrhGyH0+O5nx9WDoUzh1K1Y+Dkmrje54l0qo5/XUaccMHgSt55+
/4nQaTMBHaBZvXWNBhO+8jCV9OY3rhkE2MWlzkyOdHcOt1F7MFgbP6OIc77hOlVWbnEjjFeXq7BZ
dyXkppWqBHFgeEa4vEGtLcr8UbT7fY+AJ1pbBpN6qqQwtA1gqeFRgzd8CZmKwwB93VbuXGgOz3PO
lxiFkeavxmra9iHOkE1FT8Os7Q1JSlYGJeYPuHZwbo4O7u4QFsxZk2Rx5D+BYrwoWwVuPWXjWB1O
eyR5fkwz2/2/MydZ0Cf2K4sZGO5C2ovziT3nIPrZGB8JoCZUfFZzdU0cYxe/FMbcKZ24S9AAcU5G
53FA8oxNQfGgRVuNT99oKKDNVlSQptAtrqmXRN6lvstxmD/YXYLo9OqNyuoQwOphmKvl9uMpwEeL
80ZB454U/BmBVqa6jnVIJUtRJVRscSdl3OlB1Qp073hSxMAUhOwfa3W6yMzXuOnniOUlFMdqLRvb
9CyrFE1744T7HH7rRX9jneu1/cu0X8PrlfHYmonLVmrNGT1CculB9llX6XavOWpgtHy+At/OHQNd
HBlPkzaFEtnWTrziHuVYsVLMei6DqvPUI1PEPn1p4SjU3h7gLDr6jL60XLtX1/7yoKzZ0FWAKJfj
+xJk7567DpVa9ZZ8L6hwcLjBQgGPXotkM08erKUK+yawqrDmuXNIZ4VGZ9nHSfUnqnZlSB50hOSQ
wuwQqxfEAy+4GC1XE9U/VBVVgKF7im1n1F29grmPUX9xUj71bKhzGSjWQMbIjzV+1Kaf3oegMxhi
ONhAack7TfPCSgRrjBDLypsakD6oIwepGwcjGJqHXzWfquuokYYMdrO77ewXtCZbFJh6R5okUFjk
KyD1bd8ZruFY1QDkkwb4d76tCOiSOTKBO3aR7HsV86bPyrvS6H7n95aY7VY0erRNASlsdFyZA//R
vPznGawJAnFFYjv8EhaqCtnTVKXNWwWe7TwCeP2MSBPePkEkf7V8usn9FLOu4EBt5Gel6IqY1xcu
FKoMNChgCprqg8CKp+9tgqtOfwcNu3rY0lSuitfGtAY1fF/u8kkrvMysPuehPt+x7DN3iqYg8FQw
5VEEGo79r0ZYycZujQIbswYne0WzrU5OMJuPrEMzqfwBwXx+LlJxvi9dQcWRThFsMRviYgu3dEN3
0rRo1rf1Iv1OUnozYcjJjwfkCwAhohd4QyWmVy/+zr/Ud0dw4s9Q6TXPJ2cMsq0I+odr5ZztVtRm
hwmFTN/MZG9h6hvZIXipsdqsGuN3/C9IXXsfSyG4Hj+kvSndw6bfE0MLFJoPlU7+IWDUi2V+Dgd7
U11x0IVBXxGuDAHNDM4RuqyP0TY2/62wGGGZF3xIL4d7e1ssh9bzqhkQObw+iZUWSqqQff3kDG0y
O+nD0QIkVCWzcXX7Q7vFbYWUDan13XanTkOCB8tpn+oPED4QTuYf/HJbMwga1mMVNJv6boxZsoct
lO7ajjPB69M0BUxPFu7iRX5MPjGSRiFD9XKQpKWSM3ZXyO7S6RSVcfPAPTy5ruyCdSLHkEiq0My6
rumJEUi7O6CaRDUl7+qCphedjrDK+Wvd+vFHH08JzT90vtBvGbwnu8DMA8OMw1ENWD+s3yFq0Qs7
qqi8I6OSraOPV+BMEdAOHxdbd0ostudNbgtqTt2aIUh6BLdpf0lvMHQeN0de7puoIDXzkse5qUYU
9pAk1xaROETJ/au1pO5kl3cQbQ5hvlGsJWFaeVDSyS/8a6n2jL89dW7y+jVVl9N4HJvOHii5G5fD
aK5TnJ8lS6cjms0+tWblEClbK+6FBKvyOppHL0dyZ8/zD9qGAcb0cT3Jm8wt8u9c79kegUqd1pOh
CqRlET/e81NKS6oaMy5BO1ybvgWzPO9bGlhtHnO6hOLzFd/pMTps8P2lPCCveXXkW9y9tLoRuwIe
kdYZXlSDLV5IEHRZy4veV4gFJEflZDIo6HTMI7+ySOn8/1VyM3LJ+4nXNET5o64VzmxwLI3xyt8N
Kv2x8JsRy7WQDORUAqnkIoK4G2vXtE0Mzq3L3NE67N3rJLTP0i+sQLLf0vMjtxAu+QS1IHUX9WXM
RSYS+viRH79STyBaQC5SP1FWKHQAaJFdLUpOlU8xJYVbBGbU31Zki4WeH3bb17igaefZ/Un6N6ZT
fYrnbWQGuzy3LKtVN7Y81iAa3bjIQndxF8ViQ9ir+xpyTQlKCSnT2ST3W32WGixjpOs5ZGmSMFoO
Gzak8FzNR1WXYBYZbeZGvGpyczNOXmMO7KowpBDoIAvcKiUooPZAv2/xdQujyIn+nk3W4FMJcMEi
mPdQjciGmxKSR8IWZzZz9SsLl2yB5IZCCZWze+qrqa7fHmrYw7GjuaMOJ9hhaQZgdixw2VTZoJNo
xqF8gzADAhL2+ASNlifrT2V92tdgBo6xXJqfyA9200pW+A/9aZ6CKPLi6B99Aegc6XQEcHVKeebW
ZbH7pPqPdsAP4ATZBVtA3YPngmGd1SaTpVY41Pd9pO0UQq9PqYaxhJAqr9oD2gQQyw9fcqFWA67A
WiWul7MK9GgUuPRtcn0bT6gNIQJyQboL9o/38d6uIb4zO+jDv9oKvUXwEXs3roSJDWEJFDsnw5OB
OKNffk0aEneYq+aBO1rblWxliilhuMU8ss+VU+g7OkWtipqfUXD5HYVCnRQDmfGOMRsz0aygvpfo
S/o/jxwq4VAzVGdtrAzsU2LnVKl1OpZyq4CE6NdCO+xvpxNLqDQzNpGu7aAgxHnn/FuVtwXDYNla
PJkJCrSJ3j5QULTCq1fehrY8fY2NvHqrG2oR0CETHHbkTU/RQuHxSs5CnHZ38crD3ptsGC0k/z/6
5NZeKp53OfVA8XRIKO9fKsKyDrOUOqZm5yWggAQOPAJwdURUSaoRYjsO3eyLvpyK9QNFJnUj5Xdd
2NXqsBUg2gvXVBLKTAjJSPmcutXR68GByBWFx7+Wq1+easMfLbmwmW3n7e4wQf8q13YWqpqDvID3
8hdNMSW8MrP5Frr44+XZDKBkMh5k2rIiXFzmUDiCvBU7Cc2E6Kdc5HeT3qHi8ehzii35l/UsK7mn
IRjdtgJ25of1AIWvg/zB6TuUbguYWU7uSlyIjFV9fUof5fmqzUOHHiFwvYTgfdM3vqtXYGp54ZgT
4ejWIokQV9IUdsf32zMTBJk0urKUMuIwg/LYMEAQMU0H7xSVcYYln0ZnKziWklm5/ispMHkv0Ird
d71OfWz9so8YJiTnTAbcRqvLOvQjrSJ8Zf1Oqj//Au/o9CKVXD8MCeQoD3IvOrFF+ryvNaMdDdC7
P0nxvxa6tqcMBnSSHG5OBGHfyKB6FzpHLWYoFrKsV1RPfATciExu0940FMXk4vTgvbn2rxSQbKmY
cF1Yp6npjG80ZqmhqXzNLWv9/4OXIeJWhpnvK4R1Oz+8ZItsG0GhwYar594lakQj5tiV+w+RNLLe
QacpXq/FB5cMzJf5SkrXn7AZIQPZ/nfvCD11ulu8AJiUEvIw/XN7WQTiNWtIfbaUJrYx77jwNbX9
I3cxjaKnzE28BcngBSUaAjA70nLtnQxcumlWC6q+Yn8MBsJcmb0T/36rL7oE1yvFySVkT6ZS5zzB
mLqxkcmwWDp8WmRAj5Rk2OW9ZNEfQBsEc/3esJfStIEzEj+eBjjdULJv2oATafgoL7QAF7K7U4Cd
8QeKU++v62P97uAxFga/fYBL/4F5wgNTWng+CTpr60F7SrjZ2UrTjDp/x1TH064Zu/YQVkDU2h8u
nMHkrHFL/KPEPFegVNgcxU7CFyZol+a6Ws/OjB0ABWnpjnz91xrCjHmMlRvwSA28QLKJc0bL+4EM
4h/GOVfo9sGDOLVngSWCSrq89H/QNbYj5ZU+OI+FF/e3JJqgt1thUd6dbcbDhsWbaLp3XhxjdWC7
Sqa9KMhzc2J4ZKp/cUySTPn/VuAZn5B813x2V9l3uzmF2L7/MGz3a+DhvhaJ6nFfxbDl4e2v01u1
HoT+8xGT4V+00HOsPp8rQfbXo7HvHkrJEcwfeg33wVPSoiqj6LLWTqVKFYZrH3iglJ49DA1oRLy7
JZKE5LGFwaBx5nILKF570d1hHpGGNHAXnbUp0+xsugJqp9AS2zv+wS0yh5sEWf6bc6SZ1h4Oj5J9
exbyhfze4siJ0ymmmz6wk9aCMXJb5GHEHvLu7N7EeoQ50101xYV+TZSWGVeRoEJCP5K0GvZaDbaU
Lcddgbjih33wmQ6vxBy61pDBFlJeQQWMClwjWdhTBUMNdls7GUh9Kr3iDTt9QK+H55fwUfkpyz82
1w5wwyLJNIaidRZwNWOJTt0CExhGUVgi4Zl50b+mVsGbCsaM1SuLqdoALOMWKxdBjZDfNOBP425w
dTeOP/WR2F9SYd0VpFLL+E72tNQAbDTrO1Xx2/ubz7nHVbwPSvnWIQMrgsjVi+ZMwNlhL2oPXJB7
/g1lHMr3kAZ9lQlKeWZt9PGrwIk7r/CO6ln7Z4e+DrIMwD6SArhN6XXvJlOqAlw0dSmYVRGxy/8f
lQeYrXKE/XTRweRXWUteDSOu99401I5lDSPck8QXtcHWjJah/u0Dtd7l6ydC7rROmAEhfsh2LTEk
nEq80S4dxQkilLlPY8YaQ1qkCODF1M+psjDz39KxpLt36TQ7gW6SMd58BjWorUxCKFwIxaVwqvXZ
6V3j+Y7aMZsUDyig2qyjEEbxhZpG9lEEr2z2o/yuidictzzhiHN2+/YXrl7SHNnRvcPEDzDscQQH
MiOMS6EAJIOJOceOiNV54z8OUN91lLbNWc7BgcPP+9RkrH4OUWS5Nk4yREM7/yhAOhuutOh0jnMM
lVLgKO5EnkCN7iIEZ67GlUFW8OTRxHtsMCDlMAAhn8/FTflcmLsop7nGUEKMov6rsyNU4ORviqDH
r/6tNlSO7OUybCuE4YUdR+D7GC9yex1O4cXrhiIUSlrnvOnBsWAaIvsSuf1mUk9av11FpJcWMX6Y
RGpgI77gEO5jiGeGCJfBeHj31QrKRBkm+IM4cXU7Bvv3f4RbmeEEc1/LoOl02jY0nH6oEb/IL4QE
qgfDLxdksxx1NTb5yFT/MNUBKbDQhFFeHu5Azth0KpV3sjCuFV0oBeiWcBVAhRygmFk/MEFqdxI8
L8GX1VZzRnQ0oL7k9cChWTU/xMSbMtYt7hBLutnm9AZi7Bl6rIilIvg06EsyCbtzElIe3YOR9n9x
Axg0aKnnk6FA1NbTTnBZX+JA9KR2K19FhZdlckRNg5ivUFRKaB8DfrK77VXGU55a6L7x0nm0Q5Qj
KEB8mi+0TW00sDqKRV6KChX2ejteWhzPT1P+y50O0KOWwBxu7EiaQJlypfQYoTs3t8Si/Bbu6lqS
ZTPKN8UOhC7KAUGmFgZAMS+O7lJHjDwAyud2LcB9MlAmLyakJQe9fKINvR/ahAH5GpubzvE2508+
KrvZHl5NZu/0QFP5LyFAoo708C58rlk3vEK75oMk3N8s6OHETphEcqjc3JrOZvPooYL7mDy8ZJ5t
c0GZFXviNJBd0Aikn/Xj2B8NXAdllNf9Lf99Px+tZCJeuANaSFDBRSHZe19bpVQsBiyOT3fktb5i
nZh3wAYWtptawhBgDZarkWIxxMSng6+xM8LRuB6QTAloBfEvGy5ob7HQb/Sgu816uzBpkf2WaiVy
4ItrmcahaCs5WyhS101GNmMfYFGpuwtALgBBqYVuRnPyvzAQ/0LW5WrrThNpc4GkeiiWNIb1d3nC
HQm/6AEsaZ5B1ajtEVB445FGxV3WeqJfkzOvp6qIE+2J0KqD/s5M30lDkCG5fRNve3xo1tNXcK+S
kL/9qDjCS4jxafTUEMA/fepCbd0hsIAMacKNDGItnMDIZ6I4Tc1Pxh96XlJJkRAlurlHTQORhOw/
IsvzOtSfON0/eZecPH1LHiBwnhr13YLARwq3Kd0VVJo+K0eLMF1Bi3ZTHSB/lHEh9QfVY4iLhLwq
vwP1AkgYM65H0VQbVNVsRKFe+Ek3kR5F56TjOj1j+hyBlfMoEcMZGq1TsrKob5JsHsWlVMiq4HPy
CUNtctDVodhjRxMRvtnKSAoNdlFSvQFkqpfO9ThB2q8h9tb1lA7rGvGOclwLuEzpbYS31N1faoHM
se4h9SGc7icNcjmlHXJoux08kTnNpfeNDzYiwa23DqH12g1MwhQ0Bwu7HC1vPdVyoFGRhoJn9tZl
1/7eCTIvbTl581wztohPANfD/p5UC5g4FUUXJWSHwKzlFOiGDrHMyuly6XzkzTOgTDs1wxBL2wFm
vRfw7cB9HwL6wxnZWAW9/jRmeP+4NjFALfdXmx67NkgtnoGMqvT5KOV34bCauirHsL7YCpABgE+j
rO8zJpvVkXzYNpu13lIpiVCiGPWe4Lid0TCtCqsXlNzFxVjqCQRBT+5OXRFSPXCTxM53iQkNR0SO
j6qgcMufaIGGyGE39wfo6iNGbg7vMnnZjQcQdm+vdGVg+7CkIJx5McupvWLMK6yoaT0huX2KtIe6
Z97osk/EKfrc1hcueWP6DWBifg8noPEW4wYJE8k7wnBFhO+iDGhrQTQE8uZpzjAqZ9mymc6+5Big
jGBOxeTVsVsvkziZJc4I7OksVbrtakgxNC2Jv8Ef78VadhXiCBg0sJnOYPACCAELhMG8plAeNKPP
18DhzgDNMx8r7mjiDVkNbXAE/76RaTRwksC+nsDukglYUDS9v5ZpXE5hQwVcQWXsadbeds1aTrPz
3bqwgBO9XZF54pYNA2WFXnpQRbmPsB8niOI4lQPgUkK04peMom6Cga6CKSgYqcYw5wazPs6bBJzb
pAyDXK7/RJUtuLwF8JLXmbuslLWeYipwVQ9J/biqSt4d8mkgZ92fy3jCREUPGDK61h501DmaOs1/
QqD6gQ7ylwIJc3hdwEaH5QWhrmJGDqYHntyjubHCyGgvE9mzlpNCaO8L2t/24B1sCrehaF0Qg7bL
zOir+LwflxkGBRqdxpE2Wddd10307RPGtqCHuRQM3n18cGwUrQZoowp4TMGYIL3NBbb7Ad9QJXPK
GQ9z8TJ1y2vUqcx3/g/MvZwmqQe5OlkgBMPi36A+qj19Om8xQ1vwYhOyc6ZA7OCeaHvAD/ue3sY6
XCx67cCT/EoXRf/f7TkuIM3qN/o5rwK2urxVKqoi4fsZaSK+WsNUIeKKskJM8pQQkA69RmSQyUEE
itG4Y0qTcpHa3H+PShFN81hdmHYX2a2ixplA6chaPtoz1wTrbnt43XY5S8hehtGrSPSYLVB9oVmQ
Kaei2fc8An4qYWY7UZ2i29si4TKQgJwWZen3dZgikTm7Q22Z+IRcEinb7rqlTr6AzLpviq3RVik1
D4fcmHuhi2C2uevY9L408ImCaUSebb0BQUSMIploZuz6kduPvFAnaDNG4mhcMbdjixwWC2G1lE++
Hkll+8PuW7F9Rm3c43kLamwBLX3ruckHa2HKWh2CGmpTLE8R4nLYidcHMvbJqX605aFn6jTO5352
dw5ktPXDzPSrBiV8T5YFF97CZcHJTrX1CLFSPSIEnUwQEKA+EcEjmyHsPZLIEPyGBcMZWhVeNa0Z
/zGQbzp+v2Nb/YT4qINaLlqGZGiiZ5ioXHr/8WBB6bYP/aDC7mxSxEAxubiVYRkVv2k/egV3Nj4K
ok86qN9GtWuoW/kdIlcEY9gHWYBelkRb2TnRE/YwJv1pyDP/zftJQdwphfsCVSxSllx+9V2KbDF0
nI3CpP6jd4MvqMoOhjqKXjkpJWx033oZyekITE2V4IhsjOCDEzAobCz/R/aCHJIcxvWtWvKUxDGf
wwR7tYNGNfktKATQ5ItdtDTFxCOurS+PXgI4K5FhWcliA2gw3zkT0wrvnt7GQqMEFUnG6qSOpSbo
jC10AZgy7BybSS0KeE5C07/UCfpm5vl3BIxwRUvIymrxdXsbKo9OuWs/D2Y2860G5SR36s4/W7+k
5l89FqdS27MWzz8MhJbJ8htEbLSprv1K3X2OJOgxzFRGdkvWog+l97iupixC021QVbY5MMWhtfcm
qa3uUykFlV9k6MdmDlLYMkO96ctVekrQOj5JgGI3kBYINwxP9x3S28H3P9AcC4MeD2w819KdIjLi
9+zeA6AhhL+lV2bvWtlJrdckP4AWwDQSNek+F6nIRkw3M1GR8+kddhHHKrHQNtZZVG4RsC5SHsmY
mNT/f29kXeW0yGb+b3zjy9KUafCiIGEJoGvVSLH/DKK9/1OqP55R29UYb9dnNUzxbGzic/EpZYcm
y4qo3x92b2PwvPwO9tv3OPQCXSLJMRArg3Pd3NMsypZ1MKb1GY5B0cXmrWBvJUuqNzHJeBmRPNps
pdX/PxuAZjcAfnAJq+U0UpsVCWSg/qvxmmnG6cON3KfMumIk8R+GQ0MYcdT4KyX7x42I2S2fTV+A
cC0CBFYNO5KeA13wdtHpFzm3Kc8L1YwqAbOOAoetw/bXIG4Im3XIccQKpBElZHsgveWYjmik/EN3
n3ac9AHWRzC4k6S3gF25SwAD6+hAlvslJ83ZvksVRwnVIKTjpMjwpKHuppDiPlB0EPx8rPp1gD8N
RoxMw8SF/aHPnARLLOto4aivQy+LKIgaIieztppXH+cz7C+USRR/ZWACPPip/4jsGp+lu49DDQwy
ff5AUuX/5QMOmjt3Lb0yG2PluA5U8NP1pn8eGHVTYqStQ+53Etmz/CiFdepd8WaHTxwVAEh0e/Zw
MmxJeGPCHRxNVVlmUego52jpEURWfmfHfzcx6rRdVc5M9zs0Zo7dIVS6/RmjnRFRbjo8Ri1LwKs0
H7gT+hGtC150m4Iyq4N6it8BgV0EAtQlRfMtHGltk9oKPT5PmDxsNXrt0AoCATYe3K6xZw97QjVk
TZk7uJLbCGWAmn5uJWn5jwd4x2v0mXLcXME7BMrhtaldUxqgIX7MZiCBYaJiMFEnvHzzVhAFRJYN
7gwRpxDtcC37W7rt1MCw7QQwLx6qgozYsgFbERgmiIoeVObAhINtwrih8kisDMbTrZuoiSP3ZVhb
R+svYL3ALjz26yotYEYBi3Y6Nap4j7m0p3qYVjWbGiVPZVRrpKOlg8TVjWm/CWlixZSJ8y2cmCOp
c3STI1IGeLHfE3/WovLhHhEIMHlLiZHRvYbsz8bwDTQKYmPd1cbmpiW7eYod5QGk6g+DQBAL7E/r
NK+DTxDtWs9lM9G8zz9pW5MCsn5xfkDDKDWU+dNmMFeQKmmpzqyd77oeyhSgEdAVPBH8xNo1nxBV
1QfBHXRHw/7m+CojSbEr0LvGdRZ/GkHP5XrswKxAjm1yHmHFkzycShWCpDVQnjqJdH9wKBVshOar
3sBr7n4y44wIsmIUx1qBPIVFk3p2v3Z84odsllsznkM/a55PtFnGR9ifOlPcZUjmuvCXmNcBjw5J
TgxfKjX4phk3skb26/YvSDwq4yVRmn7q5jt9jhaKqlLeOhIjRap3Mc3uKzxBwQyjF/Qt+5Mok3Rs
q1nrzMk9Kh/rKqlKzjdC9DFWC5jtQR9Dx8MeuDTrEtGxLNhjfK1STEl016JTee65C2IFZfTEvh0R
rAURzLqwb/2ZyGTg3F7g7X40f1/LEie6Yrl9vYdnwsrIL4d+2O9NKXHBedPCylQMGwtD3PdpNL/9
c13bYPqJSspeeak+3bnE7PXgvXsulHs3uop9b0cPHKZ+4mzmrF1LOtxuSp9KTC/CY1HK1CLKXG0m
Bd2XEANUj6PKCCVq2gAXhpAtOHflK9nDVmY442s/YbBXvIFreuyNUmOI2BMPjqyl5lYTFOkChwWw
m/Xjfb3kekqL/958NE82fuXasAZN0QvXq5x9hHomDLb1RF72COCez3xjtypXyGFkg9ocEIileWTz
862gKeiCsDCWMVaR6SwWBhecrrwleY8cn+q4YO8FDZuFdD4XAXhMmM6CZ4BvjZA3zufgcohE4kxG
kVRdi2R6Y3bSUSjJBCmFEroBHpjdZ+GxkMbpGL7HZceX8byQnxeX+MwqhJwr2562pQ1LqIFngK3p
lemrBylt+UXTf5FogcsLolIcJ6yTKkDSZBRGV7VdjFoX37542x9Naqtx5buAv1emDs4ZCnsQ25WF
O4eE08qlzTU6U7sdWaTY3d66vNtO4N19yd6FuQRLOZTGrIHV/tx9YhUL03fwX9sdL2fBCWTWgjH+
LYCwk83seBVwkoXZDv5M2QqQ8SlOAcHwXLZKx/JoukAOqcQ51ijWbJ6vOlcFFAVK70bCAc2ECrnE
bK55nt0rSR9GOfTre0ip6hCoHdLYV6Uy2lTkQ69busr1YKE3TE3nvPEr3AW5bXdk3w+2NS5kX1Ng
f7ZOQEBCPJuLBN3rv8+RmOUYHSn3pkVy25Q0+l4qAMaiXWKyOvc3kCkGhhN1909E1yW2I5VtrJV/
7YD/tpGA6VBSZlFBMyWRWqX8OnVzKvFQf9IooHEurhqOZUGJO4ZyvEDUl+4OJu1YDt0G1Rsw+Ipd
6lua4LpFYvfKgvheYu7M8kHMKjwfYfD1xMzD4LXRaROkLZmyALP+g1y164/544Q+b5oS9YY7jIK1
ZWxydLEmB4A0MrdsBvZj2RSIRJp6uB+DMGGm8AhFc2W0JjspX6bgH46/w9HeO2+DHv+sF5gjPQjG
MJyaRCPnNkgEbxG+pE570GaPgkZApUaYLpxuiKwr/W0jffTMu0/+VO4OvY5zPIrgRy0TiM3PK9Sr
2hzY3zQledzXAH+DUkCR89HEQStWThQWZ1aP3B6Xka/TTWUbAtTE9f7bAcFD+RlY3XcHHcL2zMLB
Bj2oebQxcsUFCthKCEzX9W9h/8uNh81lLp2Ah3TRFpbZ0vibu/BdWXNdoiTnC/qTffupzYtfk+9m
RrHub2rnTgeezcYz5gWBppXp9XZkNKEMWqaFc0/2dhI9dxvzFHCfjhDlDAHmpTpnIl5Rs+J44kNl
sCxYnf516T9Sfn6sk5OnBVOpGemUpE+gsnpc1aJt0oOcGCSAKKm6JkClaL0AAzftL9z3v9tE7R6N
VsYqYwevqg7KrRODoCROtoowib2dhTweGwlm8tGiYa1u7QoFZXLbjf/AhM8JCJ7vePdts0B1mLns
oWnnK4aT9ZRuCJwj5ZUPBKnte0Ow3nOfe0tOaRpx1rjwpKWuqcDaSpgORo86XaQBKmAyZPQKNOmD
JJIjTY0MI/ai9ptfzJwVAcQam84WSoXvZtEXLRkPkGj1PF7254+UZMsHYFwHX0SBoenlPddPs564
eKA28kuV1BPMl5nc4CQ107ele4A4pybe6o+GKeBB9mNUcFKfyxPzevszs9NRSqARnDW1UJ2eL6Rj
lI41PvuVNsd7RpPCAQPQWxabMcpPnbjCcbZVJUEEHKjRFzRufRxryOWWoLE2I6+92rfNlqwjB+0C
w8XCSXmoFUvzPc29oSDpXjQ3J8iO05GS4X63mKsm6yd/Lr6p+CdqyPciDm+jFP4lxGnQaW+z5FuS
ITNO6hdS5/6oKShBVTT7KI+8odEWDQNlCn43vWNasNYpZ/wgsDOqTqTmcw38IO38DvfP5W82aK91
bJXQkur/Ry+1eVOMX+lxOtCSzUctPA40nNCA6w2X5tQCMrkXTjvLLBq8BgMMzv7wbPCrZjijtg7I
bI/Bu89uduIM5lRwfVXYqVtMt8p6lJNwV0V7jobENvhgmwvWCqc9mlASPWhv/0Ay+DquVgZaB1zF
0k60EHsVez2S34/L4z236zb5iuSyF8eS1e51ceYi9Hf4xVB/Mh625nZZfN6l2FNflBCrjsIrcPzL
hkoNLfrd2zxI7R5cEWd6omR2y5oSyimCDCKY6o430Xi7EQ2soXtDSfbiwCx7CQ5NUZjBYRPHEr8/
iV16elxxA+6tEPglKZRQmawEtH+/rCuoqNrr5zTYk6ocCIeQwnBWwnG8cAcQXUBJWkj/OiFqdDFZ
WeJgaBh1kNP8Yq98B/c/Z00f8GljuPyuKUGxfW8hz/m6r8reVt7p/xikHicif/2aSq446imi0g2A
LVWU9/NI9z7gjGHLv2Fza8HpVJKbNwK63vfwD/WHYhpheRAdt9oEdMdADwH8tQ2CAz5HWNED8djf
Qc4iVWN+R1BJJekrmCUyZM6ZjeEQ3YeA1ahysniCQUTmja5Uzq+qXXog+bHfowpjFj3cG79nRZG7
L6364dBdu7IgE3fR5L53VAOSQlHaS12hFNMIo0h0lTL4CA6ANYYakNjp92RtI/9v0QiKzwunUBjM
QLga/yu4AWxp4uv+n3lSAtn0TIkOMp729moD5o52Y170RN5tcZpdywLVxRd8LreeKqUbEYKkliFN
v1cZgSo1n5kCTsAq66MVCiHupp1BclNdjCvPYTn6FMiHtS9coYcJ3rKUlFj9MAF/DqfPz6v803r4
kNvH9HAtLDkQcI+uCPnlWHE1jsYxenMt0IWEub3wHa0KxdnLoRUYWIn2iEmUm96xRT8hXc/BSYTC
9JgQl4L1YvgGyZzcx9zrur1RjuILDrdwwhr5u1JaThfb2uEeohIBOeiT0uxeXn/yq+vMdBaIuN+j
dp9hG0eAlkUHQgHLLEsrmS0MehUsVUkp+pOeiWRRdudscunUU+XmM0xM1VhH33w0hjinHqelznNk
Yb8ZgA+iY2fYp7tRTRk9klb++QA/jnALNVSGDrKCAOxfVl3llBzziEnQGwPttreCvisZfVFJrL3I
54NP8lVGcEtFLfvK1e0rfV3MwfwD2WPjLUYhvRU82TmZ+c+pxiYpDzeIm4zLiPurRNYkvlZXX6Yx
2u4vXj5e4za779ZxG4m4jV3ABxAYstHJU6/0wdArtdSRGv4RMqE14SxZC8HHaB61XulQRZFF9sCH
kJVQWij6Z0Uc7UYCqe6+2rlHHDu9HrmaZCiHVIzTNopzJl0JJvJB6lAemYufN+mWnXQeFuHppPt5
6QFv64EPaDYk61SYEN5OEhuDWvQQ/vuLGPMM/PaaIVpDuAN0sdXBH4IlfB3otpYSwZMJE357p9I4
kL9iPOaDvwzfIexzja9Y2BQCL6Hldxgvw+lcqDIwk8L1X77jV8KKuarNH0qzc2/ciV9f38PJOTcP
zIomZgdZ2DcFthDg3/K9TsrDXpqZs3DX/EqTR/Uer5dSZqdCpmrtO0i9iH+ZGuHVx0p4X7qVwwhU
oWROO+ICpT9xZh/MwT1jOHrSfatdwcyZt2/e5ZDOFZ9CNJFFYaH1fdpFwkSLI95mKzwBGHXw4iRa
VuP62LVTmH2b5C9ayuKh/tt9AzMvqYZDRADU+3grDgLdAj9XYUD6i0ad1SiynkGsZjMBl6eTV1Xi
3fP3tQosFhx2u994wmiupAWi5lT0NJHaDbmmA6V/6fzIsxMwuaTzOcVEXb+/Jbql/3gOkhWYds7/
strryqVgM0qcx1cu7V4ag6KUKGCtxCk8Q/Wl+jOdpHCPoO4uPfWCgjHZiCpCJj3p8KKqKqnQeFzH
uMOrLMlVJIU1fqS5ct41jmnChMo/M9hInyouHotWBAQHEZW/TpCLlKVIvVcJ+xlFXu7wl0jj/ZiI
s2Vf5YIXH95vjamBDAUDGINFRt7ZUnqHL5lnxGCr8vv9jzv8YA+46DTNTj8vqbsfGTSE/6CNPOZe
3474vL4zaYA1T2i8mLNjq7Zi7kwQeqV+0AtoMU67zPBMF5J3fjK8nBSUxJubpVZnouyoC4wTWYUp
GK1JHh52AbOeQopm/TDzUBVC3vkgyuPJn64uHSeB1T3KCASNZUHkjvPYTEFG6sbYgSN/O3E34dud
jJCRR/rEplevR6pSSvAlqdHjuRL+BdlDVlch/2tTKueOHW7ea8+cO12h3Yu3RkVe0W6xi1UMXnnH
9gpTicYxsxyI9tKzq9CST6vM9XEgnygz6SX6B2Ku+xEQolaIxq4PtgqRNLI+GuMNxqhyz85982JQ
af2oTogtv4MxACQDyjOsT0y5/Bx1/TodJZKe6iRws4suUftk1lDTDcyrdcgKvboO9MpuRRzMurCS
ecEuiXoMZaE+TN4BDQBPiOAebmNsaWZ6WwtaWXpcgZl2R987ZSIdiwAWrEBJRyYd3jD4RXs4kh4w
YvycGMgVg8H/FVkZFqni5ovhc2dM135oxDGdhKZtTQuZhbescvNHE9t/ZcBn57gVa9jIGP33QSTn
iRG/RMBLgyIsWJ5UUWyum5g1i6uSyRBEn9z+07RPrteAWpUyzU+K8xScKRkRIcz6UVgitPgn5Ocw
SyPi7cmfExqgHbrUnHx5rww3Ch3xsHr/D7YFW+DdtrhcUIuhGsn+gnhUy1OWuX8AdAyzYiU4xYAm
wkAeRqNUPRt0z5bHKc9mYw4727zbGi7lO7pKVeqSH1zd2T/gfDCXx9Gy7/AyxmjgxOjr1EFOJ31W
DT5nHjonsFU20gCMtguaooNXRDlEgf7v5vOEOC/O7cXU34NdK6AoO02du4ldGGn+sjvfmdmXuM98
Mj0vig2LW/y6HIfhVls1Yu+N+HpG8m/xNlcOPlVMesC4xrIFb3Ppwy/SAxI5sndlzVgsS2cOMNLS
J6dGeHs/KpA83YPJEF/qKHABtzJKxpWSRRSrCXuDEAn8z/jXelxzQornIk9CzZL0o854bQBgKWwY
fxBaZ0k22ZNDulhDCXOsMkFEzb08VOBiTtgxmH77nNhk1IsaBhaCGslZOlvfpOYKSvHszgrXAOWy
x+LIeZR8tflYr9vAzhwE2PXq+9isv4eYFtNtkpxB+9brBM+Ejon7LG3FjfwnPh2wWs7QX2awEQKy
oN42IRXyFN6Epl3RHfKm/joOH6gLZkuJlftP8Gc5LixJDwJ9vG8ib35T5A9nnyqrjYydQaAbtK/i
fO2osi6kQrO1zOMfLysmvI4Fo5eeVncqjklihqqrTCixJBJBEpdURKx1+VDgEFlu7CiLIRe7KE5Q
woS7bLfWk1Cfo9K1TYeZ+HLSy8XhXwipQMORFhTVlTa/9bL02D8iJ5SkZVhlBnOPckRumX3qyRCl
kikULAG5HGwTNSi3BeXjEHkj8PNJovO3KvwGJPT5Fu89k0x2joFPAIx+NvJFxIImmjUm5NTvmwK1
3AWiLlMk8JDU6dxhtodw7RPnp4OGiglHnj3y+N7x00JpzUW1z8zgIt1IfrXAwwuUq08SGmVxQxYv
oyT+l/2SypG2dADLLs+NSQ53vvwtxMJsFEDn0o93psFFouJKhftda/fo5i5Rq1KPjWOmZhkYkRvG
2xAMnxlFp9t0EL6KBSHU9UsAd/LvsC2u54CLrHlZFCuJMUaahle+/OmcxUf2hgk+Gr9hY/UMyvsT
LsT/xLHXCEeLvQR+fVf8xMQmHAbH10frFXvgAea56N5hIdONIgG4yxDrZbJ6vo5r2cLUUK3TnPNG
woHGB1DEwJPg4W96JMAW9bhwsq+Vf/yv5/WBH/ui5Xez08Gdc+N+PCqGIpDMhIhNeQDch8Az4Y7T
b29uKKbarkaUG8Ijt+LiIaIadiPzKh45m+8f366jiTFYe1e//Vp5pELSBu+IhM1oOYU92tvthGHv
vo1K2+hJHpkow1ixuQJ87UdnMoyyVukqS3U6dc4fezL1RmqcBwnF4Zr/pCXd7AVwxQqIDzkf/RLs
1cB22Zkgq1oTU96J8ik4Anf7JBhpECo6oqA2TtAkivAyqsGWVhWuRfYbM2sFBxlInZClqvDBXYlg
nFtBgrEHICevvri7LgtlNsqp8yvRGBGsEgQNqMBtmCCqpM/EYMBjyZUclg02KCavnlptp+bDGWPA
/DruAKeIYp101XCoJ9LaPQEKusd6kEVznpZjrCpjEsjlQ3X5kHN2sXC5Bk6q5z3hYoGQt+M68Aw3
PL208SxnZle2Zc3dNDE4dN+u8RVjeZbwwojeBnB0zgRfPTPN2e5n+cExGh5CC30tr3MjR8nOgoDa
7TXB3uiGb1AbZdco5vxq+YXMXrQoeSdmtK/XUlakCwQnmqDx9oQrDhEnhHutuYKv65BVd9wH/jVa
dXsHeKe1IAoBhbhqEo4KWAUOFzBaN9Yk3WFT+OsGqAhUib6gQgWc0eji+CJ/sMGbUW+Nf8WHFGxN
KRBhoUAH7cEODwLjvFoy2UyMXMoAzTrx8fiwtbhHoTakDAehYi4HP1dTp/9RESF/sN1ukYhKngLG
HMilzaZhjpx4lSUbATPq+07k6Lcrhi3i1Mbw9/oNoIDSMHMs5mO+HwU6wGgVdafrZwlKF2oETywQ
eynFiB976IVj1TW44Y+wTeutlX4SNf8jQ3me3dmxlTjqzNiCukI9LWcpEb8Qd59wm5awkS5uURu8
2qZBI4RB0DG4F0Kspkp7QIsLZ7jpEp1eEdzi3RkHwAPqSYLKKoTpU4dKOxp8J8SIZybtN85BKJXZ
aCmE9+UnKf+MUBAwvW0UL8e2s/VE29xCv2n8BvAcBZLyRQaOx5XCXNo45ZmldzTv2Pmr/kaKWmu0
zaYmDOWWOZHH4H2wn+UKJ8Gy95sFQNCJ+e21mdHvMyi2dbrfwelqbkozM+wVlt6EddzbF86+QgMY
/TEOn4mBZbfZPB7oFLoqgwbT1vpzKzrFb4RvDBJf1qiEqlBV21HODonQDGj9lk67SADCJufCa4AX
v2Dz+X86fLValhFrgt8rQBSvVtj9n45/2YdIaS8zMrQg01AGpaFjcG8A8QX9yXYhdILNCyyrYt4N
PyKtiWkyT+idJhhAXgmPodmIoSukNQMSWrf93kHhcfEF1t5mJ5O6DHtxSqVvVWm5ZgbyRZzmjHaD
6VYkrDOkfgam3fT4VEA9Lt4p+oX1CYTATzwWLEhne5RxA4icbhwcFlHdX3AcrzluNYvbaF6ha88K
u1/jcTYX0jbZkrhAdhbcH0e3wHpcYu/flLrcfKqmBRAcL2iTB+HTqR8YG6jSeCGgaLHauJIbwVg4
ERAHvb7HEnQjjWqSJCpbjTPQh+3EIhf6mTadtxFDjNjeb2yqr5ncgBRv4mmolXEm+BLUfzeEG8+Q
BzF+grdA4aiCTX6f8TT2nQSuNUbYAkjAkE5Ccpr7d/wc9Lwe/NLhjNFBluZE4PbGWwilgZnD6Zst
KXLp08kW1UXPF7OyAreEUH3akOMTNusgLEwuVxd5Kny46+Gx9r9tJS7tgfyn/DprNimp5eqZ4bU+
3OVA2JSJngq7gX/m3GYhQWHt20v9SySf/KuxMp7/2z1gASYQAbeQidBlFtPO4ZfhkhTcpYhIDMpI
YdFgRKYytwEFnRVtquv7/Or9R2PF6DgO4wOMfJNYM2M8GFXWQi7W2KsvVtXcFmPQsBKOB5sjTV6z
QCV2IebpTF0wk1Q7vpYZBQF4JHmIzMaRk/AaXqCzFKeWjJifxiieB1YsNOa652+0cVkCxunu4PfG
+xqDCSXf7W5SKO4hOCoaG6j1HHpc4qy0oj1qlwu0N+pKD6Cr0Tp0a8RMa5vtZbArXnd4Q3g6MHJI
WRVj9O68zQOOvWMtek3LNiEsC4TljwLDO2gKC3DYprRjUTmg7hEzDFqemh/P6483Q+3kr0XpnZo2
2mD7VDMUkHwUeQ9z/XxR06eb9SldxqrwC1Od5X98LVxHis3K3m/wxmMrMMvaiVvsgw7QyU1tT0QM
uA00pztJjuOMH8O/ojVm0ULNCoTOUGnxIne8P7fV05/3D57xPjSVHIQXWAv2rG3Uk3DXM+X2Qame
AOOx4MtDZIgIm+maKyOrED6aHHkHi5Zi6G2Kb8FHGfEHZqoO2XGAeWx5soQAF/8vwLefNAIMT7P1
oe1ym+/7oD6QpYnzYg/lt40w2KtCyD2juT2s0w7EEkJxMXJecAKOEuux/PzdZOF1oT9LLHkseK6O
XyXCLu34N06LsmG6CeDTd/qK/Lcg2X043Qq5drN+V1VnKZ36u33EO0cdXXX/fduhC5gf/1SCfoKG
ftLJNP6m49HtaezsOWzo6Xo5596uiehA4BGWzrVFXRmTuw+kp8TqFNQjNysPbWpkGaKfeYX+jtwM
9Uq7O0ZitLxswDDF4IeQoeCkusdhPD77XlI2s3+gYLOwVqNVBfuLOni51ZQbYqs3dsm9kE9xJ28j
3CJjIvW3qrhBIunwg8H/3pgJVlwVIQiKvJ+zdCUXQkmflJ8l4mBuLhypJa/OAmEyUzW4ZR1fzzNl
cd9xBx7k/caXf7JXuuFCSGoPeY2BXXnQfqZ4JNiBhI0P/TFUsCGjoM4YFzB6aWbvlVaOXIVrWnr0
nZpIw3j2j1OJzWfo1RX7KAv0gU0eoifEaf0736rTzqUrdFgzxyGK7UrKIGb5D1qEc5V8GwfjlCAG
hc2ARiiZL0cQh7m9MbyWqa3tV1pdItd3BsFu/C8oiySUJiM2S9hsf7o5v59aU8FGKa0F24cIw0xM
rN6Fejl1Gi74UYW4Si5P2y2+oo39Hha2MidMFfmhlcT9rHnUBQXplsEZGswie6FkgCGUTj9YizTd
2W81N267LTrT1EJf6VwWKMblkL9x6+ryPgdkp1geQR8lGqhHv8FJaMu/j9ggdG7RMXmhKbUMcIp0
SXjadTb7zfdt3z87z99iT6k/RXUHpGyTe/nNqM1dTlp4rBTe6zEy1vv0yr1WIi36VQudS+KopdMj
Cf3VTbVrwz/lCFPdtR+jCWjNu1MG2MBrMQUb2Ee2aUbLborb6dv4LKADu2ZdGXoOsxscle8gHdxl
d3U1eys8FfIjQl/LHXVKqv/gnJW/++Gv1kLarGzH5HZT+iV4Yy1JtYrx+ovAbnNFbqisIQneSuXi
eVaysIQfL0RLZZLi2V5kbA4Cj/j9qDsi/f9e+l4O5jUABgEH+d0GOM/WntO0Uq1nBOSB1By5Gk92
ynHqjWNc9AfQCGWLrg7F0/QJ3MehBmzLHEB6njJMuPgQkRTXtbhwZmSaAKYbqFn+Z1iP3Wws0N3t
i2XXSkXO94BzuxMpVAXrFyS3YnI0rHj+nesFLLX5zDg9ZVzrgkCsoUC4YxbHr2Ss2FTVzxK2fmDZ
0aeEXs+aJpjPPCPt8Nwb2C3wkWoFtdQ1RFEwR2HBrsvnvqHGTlTlaMN5hPLEWz7kBLb9Oofcz9W5
ngBXcfwIbFUdejo4QTc2GB4rtrmnAyhMMilJBGmMuOifF9ruvsGyy8f0lH1dMy7Hpnp5tUCIFUqH
dj8nFHEpw17QrLHAH4VhYOuqtINkUSyFrzgx9/O0H5JYFdqbkBhy5LZFwOHD5qlf/uj6PZ7mIBQR
MyBNFfquSXKFtBiHAIy6lpNNkAwjWe6P5nNGaKsgHAichHTex31dIWFA9+qUSV8BqhTcTzB6gy1y
dLroODu6Kqwln1NhM4HmYpX+spas4XLBoaCseZtTqKtHivTKSnl0qqX0sJ7dQmgHSrPxub7ml1Ik
M3t6X2Gn1hGxhYr54o0VaKqt/KiFdi7aECRwNULNoAJHUHUb9732OiVdfCJLSovPeWmocPlEUF7v
Y5Lct10+zbaMp8AXHxIWBvxSs3REEpeEwbkJUUkcaMQ0KKV4ImGFnK1AeJ5hlKiN4Jej0bg3l/O1
iC+54wYHA9QcGSxWhJ2F28iiOj3loeaOZjBc+cAZHRVN6MGNIZbozLrA5HGaNRFlfps8tvlT1oh+
XByxd0qZ0aAbds5IWKDlesfs3mf5ia6g2ATDOY2DWl77UBEJd0c1a/aDRQ7hxAkP5Ok2etBQrasR
8ASocDC24o7XHk27fTbUISmkqigoHDVvJwFDjplt5ceodnC6i5v6o635HkZdYd3uul9FHhqf0D9b
o2xQkLFgZm+fRXH8Rdz7eEIFPmi0+tGDJT+d7ZFaTq9ta4YGQTY26Cu76xa7NA8b+fYcMb39D3Fy
v85fAEW5H3KpY+MGRTBAqq5wxVQ9lPDhVwLncOIIP8cyXPXkwWhNaIXFrVVvSihDQ3LEl6XP4pMa
PtheLzEJ/tqZge/dBgY9RA7Uh6++J8weJ0Py7mhfTrhaXCVYLzQVB6/wHR6nDcwStBMgZm2KNuph
6qWe10QWMSZ4QPYC5KI1tcfrDSatop3L4oWRvGsbGVMC6+kX+34N/6dNRpzG5KD8utfUfYdQyLyN
Wqo6YTWIdb3IHR9FzCEQfvhSuQoB6xCcXNiUseSVGez6sk7XcH/JNcBtgiJzHgzQDSgwsVrm2jWa
o0T0GvsNLQaEtM38lTZ6fRXTGcjVjFwHuTrtfyxk6Dz/mTW/+ginJmMfvoni2z8Y/CVeVm5uxSkP
yXGisLj2ybz6txhvqZ/AzbaD0kFc6bPOhW+ZqWJ1sdSOWi3TnTRHwAg6QEpigB3ofBIBYV1cB4S7
N+avbALcfBgLpnbxCbYEed3IHKyva1IPpRJ7s/x3ftMsl9CliXZHRLQAvxyZVC4kfOndIFqShP3i
NG3X/gkVDWfOQCYO+Wrm9VeWkUe8/Kad+Ylu7dnbaS1vOdJq+qZ40Fqwzz2AIEBvhuoYkF0aROCv
9NesalEz1Do84UOJFwTA/EVcyROgDQklkqLVNXe+Ma+TMEdX0wJQTuX5ja8SceIojB1WzxbpSzbR
aRXuBIC5fWXT7E6jktRDZCuJ1SkewLjgr3/ivM+6lDw7gxzULgHIvH3bR27+GK5UgyXf31GSFovN
5sqrW+F+Wft18RY0zH7OdTnb38lLDPomQnRxJ2IT37uoy3n6nOy7pbl1eaP5og9y70jNSo36ykLT
7obHvS0w1hjgYGR1aXikAurnBq7dJrXfPCYBQ0blRWmNHxk7VKfS04vX3T23Mdml/R6KXYC9xZuy
B8jCNDvjoKDZSSemNtZZIx9C8dt5Rf9WrDy1p7kDPLtMu/Krgdd069X/GpZVCh248sPh8HXPCfin
8Q7dC5a/LcsK6k86NEDdsEwUMSDxwlT/L0PP08ygbXdP7zPTG8JCslp4GOUITz/Mp+UfEjddEwna
r2xHUn8auSW5jikfP1k6yb4L/OJEWz1NEy0QDas9SCHZPffgX2zj/YV3Y9ApqXteSyiejtoigPh1
yh7+DQs52GR8yxVKUC3cnQGD2uVu4b4rH6LGNLMs8dl/IkBW9eM4dzeWIAQv1++dYO2lN3WAunom
SAtmY6tUQOIKDfuL6wM1k0F0CKrIUo3Y5nQHvLydpXPHbIRtbHhcsLW11Gjc+I8YSR+hPVJIU/n3
W1TK6CpIn4ly/zp3zYPDyZkhI1dQJAmjFWFvISWYdtsclj0vN44mKmc+1MC+stVFF8Otei8fC8WU
zimIatyPeQ2SYTGAyeyoFoiAYY8GdSLlvj+wO5ye/KNsfrXjQXJOJTSRFcYf2TMv7OjYm9f8s3qL
MOfT0nJwPTsPaFPKD46h73/F7uO/x+jBdEFKgcXvs86hiwCPqqxFHmWCuPFNaO2XoGOM5cfY4Krl
hSU0CyhuTE+vm7AfLx2RqYAINIHW1IHOIGOsFUe9nVMhA50iYnHfH1XDX6hmbn/Exr0KLbyCKfEJ
9p2eNxTj0MpRxQ3QVhBk9bVyjpURUc2JFo5IJ3H+AAMW72ufjp2WEeNkYc+Ala/bYZu5orQ/4toR
fOw+iHRq3YVCfXFZ6gT9s1M76rFHyrOvRh77LmNpEo/LuHoBMEZfSy37XW6LajzeNLoFMjh2E1qh
8gTdQz2nAQ8K3HOpJJYXvo/L4lyssvxmfKsSp79UJ/d78agk4Ow0Ph1Bpingfv9+dPEExsyszU+1
7XMdL7NTVFSt/Vg6BI+1qj7JpQNtbddBHOdywCnw4V3Ayky4GGZWt89KJp9y6KRjEE1m99Ye7TjU
Dzs52OI2U49agbveAUk60OhEcoqeGvCewCx5EO4I8Xki317md62B5seR0PmziGb5X154BCFHPLmc
oIlGmqCVh5hITwOFt9dXG8IOCz/AEqsLI3wsb49lkZCwknJifQVRw4oYWeye6+2rsrWLjLuK7uVw
YXj31Rvo09PPQ9auwAxsmpm8WpDib/dHm4A1dYJMApYoa7eRD5T7ajG2h5GwRDHCaMPvYkvb9uwb
LKlUveHA63xqlCnK0tq+F6T5OmG1Z5uwObzgfy2E8C5kIkD+lBNfR8EYks/RT0maUT2d7MysMRS2
t/jXdw35QuCBDLBwEcnFMCrWtH+q0lfKqcVJ+cwQ4sNWZdk82a9QEbDLxg+hz/Nc+Hb2lnY29rid
yvuolEqCROy1HJMzvAND+v8G+Q0Vz+EpVgtycA8kij4xl8pCIXTTESyZTpi75a1W53c7b9LfceqD
c9kGHdyy4aXkh/qdZwD8zlhF+iFO7r5VrgebfdDrIbdHBV6xELDKonwN4dTkw9Ba5ksm5LV9kd20
KeakM4TJUCQrPfesOvnoODdFbp7y8VMGN4G7QHuff9ixuf/1Tv0U45UzniYMF4T8irfPUENQD/xH
eQlpCKFozMZXfSO3UyswXi5GY+W/hsV6y1TuzlP/3MniDuNybbJiR9DYV6aAgikK7diRBAVql6Hp
GJcsEJWikyNIzgiGRKLVXHLV/2/JqFYkyzDBpYvpvh/BMi+XPRkPpfEtg4vFxhGpWjnaZz9P3mvu
YK4oQBURSBEi/2ksnxzelMaQu/H4H/C9WWaSVa4YB8oD2iBjzw/I567eBFsCi+kcPmJyfPYdyxFq
OnkN0RV0WJtVParCUkKZebH07xZrcv2+PtpfhjUu6wVIahmXEVyEZXmbN7oOvfMvk4tlc2jeXdq6
75o0rdnjSZSItQV7Gz253thjWbJgKw1pB6IaN61RJ/SwSOuqkxE/gnTYx9g1YwEs1g6H5ZrZnOiA
wVOnTJ9FF32ng5HQon3wChfoIctva5MFAuXqVb6p4pkt+kjX8Ex1EpPaxzHuzBWwCJI5xeq/kkLy
Ka7PzetuluhjCSDHYzud+nH7G2ZdY/lXr7PXxZh1oeZLS01P9RbyRHbS1SaJil4SDPxwrXt6bYOW
D/ckJi3cZCXfKrM8zU5vqjinQo+qoNYFXNSUwS3h6iGR2hQEcBaFGG7pRfGKc5NnGjxNNXtSdTmX
+h0MZ9xiyLdEi4J3iWwEmm8O7FNqTcaI0K3a/Mm31uSrspfHJLLiQPUHVPpr83tL3sQk55Yhqto0
2NqfuDu/jJFhuh9fHEsZGZxSGxg+CTTsu/Wc/Xldub6/u2Xgbbv+T8snBUMF2CSiIDzpLix73r6X
boOn3uODCqkrW42S0MH+lhdAJmZepH8WKexO3id1ukRyxWqv790acwHXf4N5i0IeLAL9L3IAu8Hp
nR8JEl6OpoAxHR5sWfKoQ6L2+Bz7j3H0cgIqd4dW9/yHTHA3+hYD1z49tKSYirHhycol4G4lpir1
neqjEvQ5JAfNwIEJFiBQ2UBma5mcIDUAkkS/516SxdvAmu7lCVqNK+7t2YQVRfp7sfAqbZRoKoW7
lS2CpaWZlHR84RBHId1T+UNz4uOILQXQAo4NEfJ3RGvi3Mlq/RSBOZ3SO5oMGIHAo+o6+4ozPaCF
Y7FhZw0/D1cfyv77lsReZToyFAIe51wwnJymUoG34hzzW/MjVtIVgsOAinZUux1lzZaJQIsOxe8c
BVgSDmGF+DP5dvsT1vAP0olyVhPneklWAUPZ0M/3BllbyKSI/jtNfKEhgFmIWo4k6YJJkf+Zm7lT
Pj92BM+7h+hkVG+dIjy1MkPRa7mw//FEQnMl1V0UHLiwG96h1zScJr+G5uAebhLkwFHmE4mvQuTs
m+4ZS4FYeqtVMYSLUBK7idXZ498r2iGCiVQQ/QYsj+6dlWEhONnMNRn/4zNEO2rUBkUFQSXjZWkH
WdSYC9lk5+TxZOvTNZJDL8UMg/pKpqovIMtId1bZa8HDROU5NAfMrJQn6V8vnGycN+3VkMB6nWiA
Wj/8YN/oPevdocutzOehlr6BzkmeEmC3Xr3taHccdM2zfT6vUaOdt03FuCpGDRuHOBOKKxwYmKjZ
+17S8Fur0aogV/u0bvBXFsc2qldbE/79Wqi8eQqQBO48fg5OGiHaQ8KrqKHK+WL+KoFvdd8GmPUO
Z7tvwgeRmGxx33smtFJiZoxfRrovPBusPFBmBA9fb+iN1PJjza5JngUQQihn1YvRERBMdF5UeAGR
kwQbKRmASiPRhV6ZpJrQQjiM+tIwPslANUWj0DkJFWJVsJ7M2h/i1O9hIpDXB6MawB/5oUjUy7qx
4CIBF1OmijcJJXyUv+okk+5NwaWkkMT7YXdf6NmwwUedHD6MZEghOearlNN1FRgUbBpsKcRBoKCc
YuMZF+ahhW1hGVeO6bYjFsshGOIuLWWfF4ylebBbgsOQVLbdC/CkeE2koGjKb7lMLoVsP1ekujf9
GuWqy3d8ETLGSkTUBBlkAMiv82qp70RGdGmQgHAfaNski+LCJC/mbC3elk+Ckoweg5s4Mh0GqzLG
nqEuRYBbEIcVW7qzGzofp4ygOl+fkeyhrBVSNzbTzO0Du1c4z2STbJlJhB1903RG9GVtpXdrFt/H
n2VUN1rUugqnOtp0fV1Aot1WUTHmkFCWy5dsmEb0WDIBoY+GN7JM1vJWN/IrKYMdRFQGBXmsozQm
hB6lGMgrU1ujD5LvwAj9rhPQRzdyz1E9DFN9MjmnmysqP1GbpaT/jdo2qCdbF6CifsWi+NesCmZE
flEIPicn+J0xs3P081TFiR8xTK3JfIOwWQ5QYxzohAub5jweEbJuf8rD5AwtbTTi+1chS1+HbkZ9
feLeuanWz+iWAJHlgEOWCAbgh6lMeFD2Vl2gSJ+9k5wzwQCsXxlf7kbD7KMEFVdYaMm6n1H8ohlp
CfIGztMmV0jaiuPl138sBIyXF72pADF0xNJ06xGzLmJ/TwwTzMGayqHJUFMaNE8ZXPtqvOZvhQxE
jQiWHjBAPqlyCrM2lFRIisCgd5I5qxRJ6ZDmIknHuB89/r76Km3BiF7k+LMu74yUqFO0WVMbG05O
28qkMTuo6e9jdT22/Eu1ghe0AzJ5xL1I8vxsbovBSJ/SHmPbdrSIMUalPkuHJqDWnSDi3Wj3C0Jd
qkxGHtBgHdTThg+9It60M/PuW18V3p6KP6FAe3lgMPxCTVzeLO84SuU0Z7tDCgzxiPWAalZMOEdd
sjZqTtW6PGCAfj6A4GfmUac7GHcshTrRaN+gMzE6akuEK/VJvriH29hVQtNbdBODhsZfBY+gx5UV
we7jQIrLrMR9o3me96wxHqsIwrT19N87xwplo4PIKokuySWlGFjoyiboIqsITkR6VieiCPaDdYKx
v3qJq5E8t9gwbW/Yg2ctlWpaYx07Y0pJyl5D5M7924FPezUZWZ8NkpCkyF2XzLxqYgPZ190kKaDL
jX5Cx+D0EKjddDFjAVeKekF14qGk9ut+u/rH2QBRpRWiIDRBkIZNZ8M2JzAU9LjX3L+Ug0+CL5p9
U1OuC0dEjhsOzC64Jg++JD021tsKJJ/QcEXUFg4L23UuhUeoKGi7nM9FvSPoTWdekMeHhC+fK46o
MMv6X+8/XgiharR2Wd7QByP206/FYDSinIoG5p/sqtnbYxw+v0m2PCGwzPk9ZqLPTCDy+wnlwz5+
RXHUTdIE7UvjvAfxR7tspVMUP8JCQctNNRx6C6ExSV7vEY04bpNFRKMqjoJSW8EFdiybXQX066O8
YAO5iqvTVnI3kSCj9kbPJgqszpXdc+3pljqiCksbpa9QJMfc0LMFfHb1D3FaLfXVbFjfxNc98QxC
LiH0pFULsQZyFbt6FNvIYHA22OdWKaBPBH5Yuw3QgIOLcvnemIY2Kl3pNan7+M+PNTyb0SCTBKN7
oUHDhvPqa4SRquFs5NzFmL9YUqYXoGp4HS9MW9ChrzhX5KnXCBou1UEpyauSv7+UtOZXz/PgolaX
pEg7yU6MYMQ0zKureRQGBVXphHcSVP8SaPgP7rtNVlSrBAUJLUH4bhRDhVB6xTMcQWy97NtxYcnD
uz8JgnuVXtU6p87S4kWb6mFBNSNuzD+RGTtfI0k1/FwUo+JUA2xRLN5nlNYIdl3YkqA6aU/qfIp2
oSnZ6Uk244UNkVNKwX99Z5uArKQKZvwq5OiJQh+zhROOVA0RL3qHT5U/LCVdDSb0WA+XtsR8o6NQ
NOoLbNPeLaejw41soTbseLUUsfe1PGEiWnirYcaQoIkdY5gocCTYssxB8rmbBU7wUjALh3c5thkW
gTzXby3AB5aPCQYz1Otwbtf/GAxfS93XzOTyG8f9CXtbztFkU33T7vtmg2hsC+bHFYlVUqO6Il2t
3jhHiyMBdgTn6leM1LeVL5EHcecYFpz4l0pswV9Y3dDE2iJzD8piZJdTd2X/b3s4uVEbX3y9034N
YqLlnevLTCEuOuuLPTSphltZdJ5cPXFi9nYS/tbV9zu8tvgu7S9P7Ta/RuHDNKD08UIlcxF3r7lm
UsTp0Ut46ekpc5a8PqUDinf9KrQnYwaaNk4BuCa7PnF3Abcpi8xMETrfkxB40lpK8ITj1xHSOY5P
vkZaRs0rm+VKI4WYQoejC6HWsywxG0QvFCYtHgxU1HKSWtCqYIREeeOCDYgHG1/9Ug5nwG0wrC8m
thjZFt8Oup3c9Q5nVCM1K1TUFAiZNI7r1/IjRCcl8HCMD+9Yb9U7+LkRpz9N8X5KOD8y5hh+cdOR
Gi3bqfQsN0J9+paKwNF5kkVQ90+P+7YfEc6e65wyFAxdp8/ifWNT1Otw8tURrH6vEGFKX5Jyt68n
WWyBAxTnRhJsnBI7rGyPdBo8hVGI8jOoboPiWAyc42HVtWOysvDCfk7K/TQSWcMhM8XKLEWcIOk5
saqfgVWRJglOPsR08+3jA6wFbTL1KtfnHekIOw3k2s5dV3sOgHqLcAZ5oL/bLXOgXcDzFkLbx3hU
ujMibgZwHI/JoelxjOgbn8DHTpudMfvr1Iar3oAjiJdNLdvlEu2BrDlk7zZkjGRxfGUIswkC6d1i
5EmadcJUJepYBQp1TnSedmjA1qbomCjeYDL9MZWjUY+m0bbgl+vxrm4VE20Q8wBB1Aq761C6L87o
RtmpypLxyeIFMxO9KcE3EaFlsRECQU2vOJ8Aeu05ulhfATbAAoklp9DYof9pl1PTxXBOgBwt/tfO
fMxoh/g0ZbKDz3jGZG+wDVxlsV6ovfGpYo3ium9AmiHN4f8zMXr6QOKLA3GPUnqLSzP5GGrq2s5f
wLXHXtGN/clkat4u7svqvjLDklsK2gplJdyRaFTi6YDzaAJ1RGaBJdnYV1mZLP7NK432HbVPv+UH
yWqrk4El/afnfL5J9SOzVS5pobok88y1urERU0JDZpQkFwxOZnHPRAs/4YbWFsdvga40qLTLxkKl
24ug2n+VEnri2yfpyRWOmkfTE851vqcjQEhh7j34q+JmYJlo9KkNoIC5FCH8lMwK/jv2NWa+d6JC
uUyUBBUoOlcJZhaWb2zaoGTnvMYQO8nhNQw2faS3uiwOPz22VcdP9qBHAsZqsFpqoFuzp/v1pgQt
SYKIbBlT3788lEffzrFz39/Fq5B31z0a7/ZhThkoa/cbFX18uKSPQtzC4OHkWM3sxmgCwlVHJX1s
TJtkpyGV7UBbAv/YTVByUSbfutJgJc22VvU40MZTGFJl2D9tm9IqTxMw+YMaV5ottVXMOuxg8Se8
lFTpzT2hGwJ4//7ZfetYueibkkq3I3qgZFV1yVD3E9gp8FbWIE7MvK2HdIFGk9pEUh6dsmTMiBER
X8K5+qbzkiitcNhcxP2dLWQlAHp+hDmU3z0rKZYCtETLH02A53gNuwH9scrPKEYslysw7fQFBGWM
UuQYyIAeYJgkfaRFqvdiVpY+02Lprf97EwmXi1hiy+8xceXv+vstHCSsn6hSoSXKck5d2TJa1Knj
tbeu+YwD57UhqSYjfP95LamTdKtJjp9VRDB3TQj4TD4hZgh7d/FTNq+6i+ddB/wqREUeUUg7KWeM
0u4xuGg2i8km7TyC1KPdztHHRtYQvigOU7r6RhfFyAMO8PeZXS4vbh4ixpEFW2pgXPuuETvl+cOI
Ai7hEAm+/QYIA5DZK8JFftv0dTfWlibj4xUP3rCczg8gcFqrQfmk9hXYwuUN+sh5iTvlLzOaxg9s
rMosya2XnQgyUOFZxmUSIFXBPI2P8B151ycFDUk3AIk0OQ/tL2n4wO/nUvY4wEJuMHx0Twt1x/xG
ebgveQCTpbt+CgfMy8PGNo6lQ51zwVEnmhYSA8zK3F0Kc37dVQD+ieQwq23XvDds0jg30QGuV1jK
mmDC0ymjc3M/2r0OLNl42Mvmazax40B80VUDixhJ6wJxllKS2M+5C28xPpbAhShSq7biuYjk8Rf8
WsMasyPsl+E9ja4rRRx8rP/1PdzSzTHU/g53JCVARog5l2cm+nZ3gObBYeC0JAa2FdwYYaiOH1WV
TzS5vPUM+3o/r7/0gVEP9gjSLvm8QYfb18FamZw6Olwo7wX8qLGtaFsXW2Q+FrxGjOVSq9WzuyO7
uw1dwW32xCc9luaw5Kall2ps+uz/pVIZzBjYuEAHleY4+jvDEgFqgx95aoHkQceOphgQGZ4ShPjV
qZRuakz8/zn9V2X46amdQlqKrtyl8g1vxorM4NAy3ceP0WXEDNPLh/SbMUSQcvrDhon0Fn0VvUQR
8iVx3tCBQ2wqOGnsOxedDwwDbKkm1JVVrMJyHMMRsm1tR3OS2zsGih+82QGagIbifCNCDew+CZD8
WdTsA7I+SNSRG+iMNQaYvH3jOnb8x/anWN/SfTv6YJXWsDZZVzqC8enjYuBMUlvDP6g++GOpYTJ3
Baycrd4+LrZQZKhre9Ctwa/qQ+3fiDt/BQUa/EUQklSwmSbldFQFZ76kckm9WpcjNYuPm8dIzSoP
EAew6hdvSyoqin1GLSC4eH/O/AfwtrhHCcVJig13Da+kuo2mE8bSD9sMNGUHLdgzP8rREywD9ZLz
7MqwR0o41kTadN0wzxtIfVnMTU9NRw39FqyVVkdxcg08M4u8p+JDapYZovxv94seNVbFGxjwfhoX
wtLpCyi6DKBOY0u/CQ91m18Cu7ygBWy7BtTPCQ+qvGJdjiNDZOc76I/Up3R2HXMLp4SjOj+wpmqM
2CMbOM5sz7JR0yNDX+BuF6CtBZA+v0xFuQRXkRisKpz+XkPCQI7pWEQeki69xZkZw4mO73B5aaJ0
Mvlei2ixKuFnomim1Sa+ldFq53hJ7JQ5oTJMbMIEu9KuKz41QasU9FZUUiBkHKFRVM8bJqIvzDMN
rzM04fMV45KaJ/DzH5P+/dqJ/4iCtJqSDYQqOYBEZdbVnd1YXGpeGnJK9rbcagOsAOQrDxCRhc2N
K4+xBM/ru+XXx7VQFz1ryKzbvYZFuSvygwVlKlAqECxYXwnJAABg0nAqp+7RUl7WNJJ3/0iZdEhA
CsmS/8DX2ic1/DQLCiHjdJrl0P9UmVYKmsMaUoLTDwK1JPRxDs5uSFjQrMWA+rUMZOnWKSbFh+vB
EF4hIh/ebs6yX/Z3w9YD1WirJrh/8rWSL7lxVsndkDOAw75GJNUxwli0fNPLKQRQtj4ObhHiPsy8
jBFE6eNrZhqcGcDETf63gsI7s5D4YlKxP6aWJxYiN3r1oq3SYemLvGUiP7ZoWnDFwmObsjQ42ITN
PjH82BhB4Y7skDy8S9yuF5eF/17vSWXfWzS2Ql2qx6MdnFt0ey81Z9x4UsiMHsnyvwyvT1IfBftb
lFX0FPB/m8yQbjGWM5VaYpSoJLo9P8HyO/NELNihjwuixe9Jr9R8vCHt9cuZt+cSD2HW36o95QNh
BLctMZR9n4knUsWCX0teO7YZybJVec/AauCTSGKOTMULMsgG9LUBz614cqZL8mL9mFk2hgB01sCc
37w6LIw2iWTe/uxHz9DnS+4vWSR75zSSFihrDYxlBRXdm0IodQVe7HobOnYrStC4bHqwkCKN8E4s
jnBWOwx5A34cG1ezQNi4mhI2H9vV6cNqdHhh9d8c62Qf5djvoiCLBZm+llQbnFmKuaxu8bOjZpfq
ye0uAtKL4zoEbqSaPENkgrvDS2XSuA8mwdE2MoyJtjt9hE2qaChX9gVLCY+HEEirYAjg4UN9N/br
qVj1ugcNUO6qeKAzkbcvRhNSTz8O4AuM0jBjVIIYuZxrAzwGlG81B3gjyd8FXZaLAaCHKlEG9zcp
Gng3AQVmFiKSZ0tXTo8t2Uv7QknLarl9sbHHZaX05OzeqEvXRHXISyCF/6O2BKuSbzOZ4dUJxEUE
5xEbeijtpeLjqXx6usrB/1hHhwLpWHGkmOolSRwgPIvs46ZmtRitCExJ/qtfXiJlVMBuw5b4pKBk
D1hALA8HuGiQGFmaab5YT9M9tb7hI4EAzAqcdhQYn6p4PaIsqXoGA+SV0HZwqw5QRuwJDdGX5VIC
AKI6EMAPCXyK5R2hPkBsessUmNIaa98Hr5hhzG12+p3Gv0fBtAs3v1jtQ/nhzma4qdk0keRHPtsM
y7R9YQP1xk2W5mFmVBZAvIP2p2UZiVv5AbUCWEPVarAoV7wknL6kuUoV+euHtX60g5GUTFZWSJxQ
VFXEcUKjFwbNqSs1ufqKiA4aYBksWh1lwp+t/Yv8QmDB8+YxWZe02UTp4F02yCsZOHKvwn7KLKX4
KFGnFiIV3U6WHMofZtbbvwMU5uX99MM21L/+2uzdhbaWnwTYLfDVNcDyLYiYOkTagu16Aj+WYT+y
wtvg9REIRfgM4P6E+hYytpNUf3BWlNdysL4NiVsMcu38TKuYKOojA05Q91vgEKXjGmD8AxfDCDk6
aNxseRlZe7moidV0/JytfHplapF/YQeqhqa1GEm783wN1Dvyb7H23ZRazr5KAjmAscpU30U1pAiw
fb7O3PDinxU0k004xMkhuBFDqtToI9Izz4Pf52tLU4Imc2FD/arOjL55h7ovNNbryzxSs70w474o
06UFpYIywU/A1WB1KOPM/ZDlIHfIHm+EKHqDY7fSYX4oKgMMkGBqmG6QlSDN3sedwkVdvuDIHXcd
dwEPPcqCBWIruKgDnQilh74W7sT0bgeAfmNHVjWfhXC0V4ESfzEJH7rLZKbyp1ditxgsMj6Y78nx
HCrE+ZSOtIdONouOjiKxM5/lazfy4/0yNQLs5auVakwYmk2IoVjGRF/mIDJEZyAr+5gm1r0yo86c
4zIox/b5cVWfp3UgwntrBvhcPblB8nuMzdZx/LxTZ2FIgz2kz3RTXznE1rIBNnuJAA5DJ8gY+TO2
v+h2tfI1cqLUJZnsToirvjfIKbgFl0Aohe9i1ZY9gSCL0Gftyyg/soXFbPwoP6abE+jnIfu/aLz6
fpbaiN89g46rNkVz7Rm2hODHsqr/rRf2+KSGFqZ9vuWF7GFfWrQuNytr6btVpnoJFE8oP8hTjdOW
sCpmayhn5L2OmGGCgR6mS9UIzmrEMjCjTJFfc9Bq8NvswiIE9BKEGku7pt+aNMEJmZZv5eUXYZS/
FOvrY2WNjCmKhk2De7jKqypnIKW8sG6ona3u1OogMcgzYjGZTcBqlVIH6qTlcgiD8XpypYWKIrub
3+PkhqjpxHcvYrT8lo9hqdF0ueEVOtnqp2dQTQDJnGGhxDTvq71tERatUyu0JALNldodNgBniAH/
/lSOE8ssFaMRpyVz4yfd8W40FGQAolpJfzeYxn00ZETnzO73D5o/89FUXFvE4GSf/Mr2n1IqhmEk
ChBG2KX6dRBu57EH2pjGUMKcWD2VQD3buU14UjFpG0rzsCrUajfNtsQXP1BHbTlJmNZwhFLSi29i
wEXlOJiGpmR7j2tAx1PVSPdWQIKG812ojCugq8BHE334M9qY9Q+rDzmkdYu2Jw+sOJf7PXINVhy6
31b24c7YuZVyCkvKi1Ssz8qq4inn9DwyCUoj+aU2PdjG4M9qplfrustS3dLqwX/hqDufkild+nY8
B+8DocawAQhrVnxtIHFABRCgauIqcfB2DMnyq+ou8DRSFvXKMLZBRKSGLUcA6XiheXQYI4XniGWq
DaXVafDCQZwRvZ3Tbqnti115Ra2StgvjEf3vJU4ezklPicGF7fRtsXNagnd4OB6CrQcogVlKssgf
ugbOg+YNxzjriHb0vXtWpeEeFHcIut0nnFTu6gHEZ3WJDldBfVHK2NVJkuKAfVs9ysXKovncd6hw
5N/t+ngL35LV5+P8LDkm0xBifDjERgWF72kBV/J9QXez5dZYDM6zNbB0U9r4HKeWvOVYEpO7PV8C
tdZLFJI2/V78rOzPRQSrhmykcP4NlVvHoWaYROa+lGcxsA6ILvw/CW5JvwyPG6kTePL3BwPz9zQ1
BE8h6X6vav7lhiQz1GmChalJ04sq8fQIM5RYkuHkPPCId8Z+nvYOyV5Yx7TTY0ndFa/yp26y1rm/
MU/sQcLcrfbvtiZMCrcV6j0I6TmsDEr+n78AXc6NUrrXBEHVdNLXwa+oultVnNxgwhcoLN4i3x+L
i5BXr3wHHQ+2RmLH7iRuY5xnT1rDd5q2YhEoNPKrKCDvEnpbD5tvuJbBXWU4lFnUYoebktUeku0A
O17diCet5D+HfYwJcPbYZ7E11mGxKIYxMbz1tAm+qrH84GK6QNFMJUD4K63mHHIluFRZHY/HR4f2
9GtCJehupAH091tkiU7Ge0TEVDeXRiTPQAOe5OYgUr9BaI5HTLT4AeG8f24vWPDa3uaLpeVRTZde
433Qly8AHW77vhjKQVY7cqAz/aC981ainW/fVZ7uVOr3MGNwZ/5PRx5sxm+sZkRg116QfMBHj2pF
MEoEmlqd5YTEyCOVdwPWITkfano8QfiTyU4pRbB/I0DPdS5mFFPqooUvfXubtf0GzzsoX/Ccz6Kv
XVQEl9ighdZtj0h092HpvQChfiCFQ0V4rsHRnxkGzvkHPg8OBFYjmORXZ6yiA/2wHBh21PP4LECJ
BI79/eR7mT4wrnitqW1Z/ydjri2/yB5ZeGJfw97lfY/3fQPlWbrg3MYw+WnPLtIMegLX0tcCzuY+
8uWfMQjNmpg/b7nqy/9ft7I/waLlRDD44vXoUtYLLt2wH7FjEdWca0c9c9oKqXKcmv7Od3D0RQWg
cPr/KYu53JDyf+4QaEzKV8zVifoCCd1tCSGf067VS5cZweqjKqN9dlXEaaJ4RiTvkXw6mMPbooDr
iIPGIesyPv1zepPFiQZDWssqTc9YFgbvt9zpdNl/nnw353BVRIDBiCewG0GslFzd+Iz7/uB/i52i
VgK9yJMkD/yeXi8RKbwl+EYcAwB++DeROawqx4dL/p1y+cM6eQ6imJIMbm0yAHvcm2k8NvaPBGI9
ICd1b2jWLHlzQv3M5w1HjlFb+ILC6ywLZEd8LRDlUe9y3G0BeX2cE7nTFqBBADVUtJn4I0fgNW0+
jmxI62m9u4hxyh5aioD9zu8G1IyE6fwspHfjDXsyDS4KWIcKcgW6WmqhTB2dK8yHwtQR8f4IkZYX
+S2w2KXWaL3OhqdYetJ6iwgWwGAQcV0jmt0lCJaDFieSXf+4n1zsVj5Z844VOtDVcfs6vjUVQ4px
WV9GWRxTDG40Qt/O0Ym7JbYwM41a1/LbvNbdZU7oHFkaXWKA81gtSlG3BqpErIKZt/ueqA1FYT+w
Lux6giqXmhhIdtHprvEoWQhVL2TX9w+j9hZvuMydbqGZiY01clL0IBul4ybhZonT7XyZEzxqUIlh
nWSI7PTYTHmr5iMZ//kzTlNnUGDRpUZlplBRi7hrU7WOyeFpZWC4ktf7jeALM3FsMilQGXszhf4x
jP5q/qScv1vfkaxoLpSv/pec9zVPLp19QrAvFdpRQ9LllRMCJW/CwaxEqlDiJS7nZnXZhutL39ni
d1Z60JE1yn1XeAFIvPObZjcu7/DYjgf1myt3XU/OWJuIpI7u/IoayJdFfPyYfLAS5WrmTgih2YqY
z/R1rLqbOxaJHaOsYBq+jf4BeMCvYw0gLLoNZZy4ZOx3vOH/N37wzK39a/hYVdO3Ci60OznDCevU
FnfPHzztUAWNdlQk2jYn27ed1itQSFGPEA2tPjnaK5bvY81im2l6Bz7NrWJCOxuLoP2Snsr8XXKd
TpNdLCiZzcRiWwi3espX7ZOZA3PR1g6ByWCfpcv7V1FeQ0j6+xhsmC2GioTNZ/QRfnPL5ufmaCUP
OnmPYEj6tOFekn/bUSXM07TrpUxLRdVlLoWpyFxCEui3xUXn1zc0lnS/mXxiaRY0kdOHYTRqJ/EV
nlJ4J6FLOTP+cPbjXJ4PCrRcYXSsN/aRfZ3mkCtnoL4Rg6gCmXVo48pHR0ALjjahzBln/fNTWJka
S6oSF024U+K+lJkbnw12B+k1XBPSlusrqFSKJ9AVlGnD1hyEzhCp74q3qQ/M5HwmNtlSk30uXW6f
6yi2OtUBjYIE6eB6ewKsAtbnwTOROS6PC0rnHrh+SpnFiNLCeFby7LKff2oqdE4jSinJ2YGNeu2j
frMQtkAJCCX4uEnFvM2tTtx/aT25s2u0itTUjTk+4qD98yTKueQAjAwJ7vltfN6c3tjt3Y9KxxDq
fOMUEM2W28ono+hjucblmw+XpT9DrUJ1p5nEiw5lU8YDyqw1fx14RIcQ6G2MOeDtbsVPZXh2yuzc
bwfk/7YFxx57+DiFBbOn1nZ0c6YTozORE7D0xYaFcuEc2fj7FfB18OpXCr9PRhzbBDIAThE226dx
tYJjao+cEF2XlpQ4KmD7jC4PcBs+CUTHRgdRQMHn3oscFPNMiFY+i7ERDSVTIvnyfjGgIGPTpxmC
2sbwwDKXfF11PAyvPvvcOlLVey1OxsAAkUAuSnzTE+3XWJam1l8dyVM9wbZayaiUOC3tOpLw8GKC
zL+zfvWbfXSSZHY1RR6xEW8LGttb+SBoAxWs8P7LNG06j/O43N0NSwKO/krE49VBVlcLzwax1nYd
GRvD+dOuu7BCDo0/60P0QIIsTViaWmUONaydOqb5VFVfTixE4yJMTc8P4IQY2BzySITEQrrWczxL
4bOXLsi5MFkPsajm/dMpFd43fnUVh8NJwrTvvelAMCOhBcGOrM86l+qWZJ/HZAdSfR34/iAbM3nt
Adr3p1MJzYvGajmxXWUpDKOK/yPVdEkQq3wL6x9+K3J5A2rPFtPROYkzcjs2JLviAiGpsuK/cbwb
1dlD6uADZJyf1r8Omo7nWkKSQ6ZfBe3vZ+DT1DB2KqT6EMVGVbProdO7BhoiiYWdP2glyWEP68JI
ir24PtjO4wL/K9kMVyksYtUG4O/lmJhUXyE0rdFxc58Ks/2sSJtt6/hWToAXqrTVxeF2TAnC/sUJ
4G4Z8UNv5GCd94GSas2qVvkc7u0by/Xk0N+hHdPZTdiACl/BEPNA0AgInbv/wN57Sp1sCVddYnMV
MG/MKDywolCfiJavs70hgu7Bb8lc61dh+NO9i5iLjNvvch08UNHsgOC3GYHi/lCV59gwog6+6ENG
FNn5N1BVA6JbVyS8T2sE291pnkVlH+tOI3uU6LxACTCmGg75sNoHau16+OPVZ71+mdBrOY4sic2K
gXdpLbpzHqLNbm3if78Nm6BsyUDlRECfOEKkBkNAZKlCQ+hrISH+JlmEKSDMpd+VdIS1t/Rm0k6o
ONZRfzKQWMV5L2Ty3/eB7KYvSnq3fmHUt5i6RXuyWqM8YhDX1md45cgQkT9KaxJLVVhgRcHrQoHZ
HqjaHoJ0JiayQ410Aeh+DieiO+VE2zpUCtLg38X2DtPU+WmNWhUYnH6JL4AoaIFy8qT8kbigHtuQ
pl8CokdlP9XvP7On/V+Lec++j/IaeAPSvUn6fYcE/kjsinoY3Q25q17+F2mLUOhTCnWtRX/z5UbI
T2UCy7g4xZCyoC25y4h3S2uW29VDGFlG8Lo2Fsf7r8ib25lcM+92w5W7lAbmCt0U75AHEv3wwI53
ugYkV11psYHpT6GQeeZlygC2Qce7FlIF0eCrKX2B1fUFB099+jBwmFavl27w6Esh7h7VokO3eEOS
yPVDwOO9cqfGn8cHIAjnbAuZHhVHn0e+Th+K6NLN9kZe2EhbpAzzGpL5wsW9f7+c1pZ5NFZZjQ0h
7q+kaV9UcSAtGXzALVZXDdpiX30lckFpWHln/wGLk/nRGVones2kZer9DdYZcShNBZn2oJ5ZuXG+
xcj5HrdDgWNtVAD7ERg7M9qrXPG3ZuD2XvztQS2Gu1j7zFOhNDLi6ClaXIYOXZUx5lzd6K57CRHS
f5PgVkYo4DNjobmAlufMfvOL+qIZafaCzFAXqNDKtqleQ+AWyHyR2bhe4DOqbLAAFSGPMns53ncG
c4CpPwlGUNKMY5+5wbBXnMQWg0aYfkb38y7iZQPqcPL5Z5VS/TiTI1/2N1hN39YjPCDJIp3e8vCV
oWBUio+/ARYb14FLVTetRZHq1PIcWLw6on+Gar5PPNkgwlU4dBxT5fSaEBp+X64e6pwstNAjpJzA
F0NR747QA7YMTUhXP/CPRO/+f/si1znByyn1fDX4Ody78oHwuhPPzyyX/sbVXTqH5Aoy5xxpxeBn
U1Kc6YE1C8nWUYxNlF9cIHis1tglYIEqrvj4Rh+/zLnsQ0FAzT8mNMcp6GSga9uBrCntLh7ZW/ZN
pkttYSrLeqLIWj1xJLx6uc5kgMkTgbfpcSN1uPeB5stqsutL86j9YlBq3IRDdvVgW2nN4UstYJLJ
BETqNhr8DILPI7xKf3kbPyEcR/IqoTnIfW9A+04voF5Vb443uobvPeosBaago4Esuf6oStLQYJfQ
WTSRqvHKruxsFiY+AEcnQI43NDElLgB0RR44mb1il9Lm1vc4jGOhyOyKKN/WcDhOIZhTUvXJUhbW
3V2eUzduCXXKubeDQfNLN210SS79/cAZj5f5rmJzUAsSDDh+jUPuylqW5rXy4g1RjfrgSONX8vVg
877oqSoAAZ8kUljQFT8FMhkn4UNHdfXDdj/L7On6vnvxvrZOYsk7sznSeVYuYs0PwOTNqW8l+pY2
40PrhOR6f1KX+QsfYwHkdpbUsyA4S7AvCKXHXV7Sv9mi3+UH7m8YjAe9eFrVItuTKM4HjM6yffs6
IEytejr52urQXZxcwzo9D4edoXtZhnnd9MmPSdRiw08PvOffsyjKm+pob9Ksa5dkbVCTwOcmIve3
k5vVYzj8Z9g0B2g4+3cr70Z7f7iU3fQXIwz7Q35pfwJd5+fTjJ/WhaJf7Z+XBoxyFSYl486QFTq0
3bAMrxGaRI6nEJYqbv3U913r6OqZfwn3AbULK3F3lyNEwbAoPhCDEfF+EOyzvMloi3jNfZnoSsh+
qdFmK+7MfdyhMc/8ulpZRhiqz91jLoJAaWqVwDkDNQcGxFkHnk1QjS5lptaHs48tvHzQ6gTQ1uNs
CusdpM+pbQu4R8PC9J++SfuL6Ce2eqLXC/EG+2qb/HwCNwMjUm+vjiceBIiL+xWxuO1jgkSl/3Na
zhG8dD089zApWbnUo1QpE6BidVqWlRXCVWif4g/C5Kptmw3DD1DNpGKi3DMYYn3eXf1rUPkCFwKH
KPi3k4yal1Y/TXq0nJCVz0U+1TLD59aBoQHYznhbE7CEsgFVnE+7mv5hUetMJZk+rUSMbRbGhOVt
XbSVw61yP/oMPCXFhcdppJsNGV9YdSw/aLbZkQU5Ohu+uu2MOTz0eW+0NDKPzwXeZRv4TJ3qn0DE
Ke+/+zL/3og30dAoo6gIwnOLH8njmUBjTnc8+/oenBhHnkurOslVfrdt+invw+65dF+tfnfH4nwm
3KmrS6r4HMoNC0iURPiX/pkdxHLGacljyyACO7pRzTdzvy4sMo7qXKuh1QuKwVlFmr/mDtS/TDPP
yPBw8hzatwK8UmEkRyFu1d/Qyb8FTCs8qUUBEX085m2kmjZF+B25rtEiwGP42mUusmB/umovS7B4
KkNboQExh+5OuMFXfzfTGMtVpddWIxed6yXXbWDCCu6wQARcjEalRB98SiBRp/mpm9Sf8WMU0OkP
8DbDK+e6enqcJ9n7oikOcBFheny0Zc1BwVnqGECI3el/gEH4ChYPqOu43wTs6QfNQ5QLwUfk2FPm
k7mn+2N+lHIcsIae/pgCEHlvxa6msIAI4umfWtLgz6Jf2LzTrBHy1+49ylKf7GT7cLXZdBwULsUJ
G6Das5VvPrAIsEQTkH6kBbjW8QQv6GSCOME5CT4c5nFQ2T/BoPEUBAoqmw2TSyCon0tGI1qtBOTz
8ndmbp0vOH4t0mHlzjrlOVFHggfKMuMfGF4rRqOJ2iZWiSnh9OpwbOu9K105gUpTWO5Ah9cgRQHO
uZdyf9jEliYRsSbW0InLSTSdHZqLwSubi4QUQL4qBXOHD6F7zq4ZglMRMgCQw9NXJVXJjbSGTOgi
yUK9mGC68kfvXXGOsLYWRWPqEOgvBWsu1Nv5W5tJkh56oaRU9Iw6s7LgfinLYxwdN20WSF0yDLwS
USGGgFU8k4gz64CRoxisVoHHymPxciZlYL9lcvzTMdwCt2WWy2aruFtwZNeo2w1iBSd165jokcdi
eFlr/xaUs+dOsoDhElGjb64qU6oXESVX4wGIz4w+lzBiD2MtMAlKj/uXIyM6QlMHJ4KNumLmWm/z
AuzKhWWtr/hQmNI//a6P3WhHn0Se4US0yFJaWXwv00vy9Fi3Bw7KFih6nq9+F6WS5cgiMGVuqSDY
1odd+DJ9o3vidOgmxCeO8AF0U52uvrtqLoYIu2qFMgEQ0YCrga0gYaJ+IVt6HaNGePzkcRTbSzLI
Bj1J5gVL+wIKHvGihlZmtqO1P7jhEAH7YYvqJR/nONlL4RlplzEOwIOB0QE175+BXDEYcV9EZwKm
Z3kG3+RM1yfu/LbVzSSoCVD9PPLnQLsYEL0OMkgQCvI9wux/UBgDCe/Hgwgc69ktW5tO5/gbUiWC
aHtwNu8R43+G9vasSQPMxpnd+09BoZP1Vtvmqx+u9zZ5XW06tefVPiKruFq/4dapkv4ZllhdSsZZ
g8BftZGWLNfBxDSYBptHumN+sH785Fnh+Wgmj7qUhRT/HLT5v8Ai1JJac7y2eIw1s5inNmxlcMTz
zLmWcoUOE+BJLQCNSjR196nr6mi+QLiAiS78A073eqOAE4S3ddYCT4yT/U2VAUDSkVmk5swRfwgz
hT7B1TjUuuKqsuVL/y47LmZhn78RKD6CHd3NBcfjLM0t+5wFYpofQE1dNFd3mG4z1Z4DhhV9RqBH
ELp0nakGiMlF3vSkBYIIZgUv1XKj97Sxg94LUmXtl9qZMnVUijvaUyNT9mGjT85GxFav/lCsvUDU
L7SphOS6olRcy0f7siYNASoEo6Zjn13BYzJ4ovNUut3e6lJyLIsAPVClIUEHanVeBW5ijton2B/u
1LdJfsSJ8F9fLwHhAdA8/eGd8FE/quPd/r9FWSTouNZJnCDOgRAg9Fk0ySnJpnB8PV891Cp3znw4
5mHYYO/I/HkQ1aCe1BAdHCyTgV8IFvTUQvCwcJ02XSyx9H+kfDfUze++kFNbQ39r2COe699jx5OK
mT6g7+3BxFkSBX2TTanUPaIen9nfozga6OmUF8bKIJRO5z5oCitWYsVkSb37oP5A61QaUYBC8bUc
BE3S6A+JkUxUVtqbxvLcrn+GU0ipcFFZ7BhsCvdaY3s9vhWpfLISsT6ubo7r4rJOOolMs0HdSa2T
UUDGC5xQnyNA5L0oLMlnFeXR8kAw5RTNvnIpfvdxG0sxclYw+a6HJSJAxvwZb+KwE9Cptc9T4w1p
KaVy1lmkCLwyE+pTUZdP7+GAa9poBM2C+dwzCtgPcpk4aB1nY40PznKaYoOUjDfCiWjprS0RSryI
od9VpZ3+1oxQJ7TE95f6FpYMt44SOQTWjGk9x2zUBJm2iMG8geeTcryPzrVyiQ6geCxZ+G6b1Xyr
nBLBlNi4hZ09DB7rjltcGJtM37+lPae1exEOpP+eImSRF/kwp1Bw3tDqQaedOboyz3KVdoiqEzd3
oVrqWWKYsVxPfNY3LY03bzFFVHX71gDZD17jVT0Fq/P0qFLifxJ2GzvWiWf/RJaEN5Wja9l5Zasc
DO9Xx1s88ceiFM9nT1x5gH2tEuz79jNbrZhsWT6OexYSGl3rciCTgyU8L/P0rmNvxv4GAVHjhQoL
oeKpP4pMJwY7BN49hyy5/DDkM9VSWhV3FBaE5St9Vz91J33+1gUMWGlp2nZzRXw6I6wHyG4hk0yx
4Itdk1S7+50YR1DuMc92TKIUaZStaaLdYDr5DoTfxrFidKR6iDGiP8WghCp1pwr6XwzEGltP3AQg
mpAWtLWXt60AYvdDK7naJOsBIivN2B+aIjkLryBhbtgFN+B5EqciziPe4QbQLgBwW7O5xWHxb6sr
G3IGrg74FymmhriXiMuvVWHPZ0P8fSVVIhJnvLKoAHtHy8hgN5VmxP+VvT3MR6S7hvPf0q2qoIlK
aDEJCV4itSIrl5YNBr37JBkMjYTYZO+GR9+/0w9WUHjxEhT8FnpQp/slr1wJxXKP/tjbg+y5N4xW
aEZzHhNqDFiyuM7M9JPVF18lwbdzAgv2By6QBiL7hbb03E28fN0h/JUHvFJMt/cVP5MAe66sZncT
FYeCaJAl07T15ah8QgA+0xyMtwFi8NVAf+Emzs5QjOHrTyWfLQqTpqSve1EQxnUyv3U7uD8g+eWT
J2DQrLynlcLy5PeaaCCgR+zCZsNLst24fqxJxQrZ2TgzVwP6WwzLHKinMjTRTo4Ogv4B/kC1g7Iu
B/VumzVimDsdMby676Nv0GU3604WQhYHPpqLQ8fy+5lY1NNEbandWqUP4ZjVHaxd9c6Y+txGt7Xw
77WCKepVkU9ARkOPJs7U9ZQoAY7w9lEWrrWSUvs108aPmC7I1RRPNEDvSPWGdJ3RxlqFtgOWQxlY
+EuvFC8oXcbT21wWpSbKKNTlXNMNytQkEg+WOIN7Tqo2SMM24tKjC2MxAzTQfeYRPeK+5mfRd8sB
xY9ShVrxeMHGBtCU02gQgmH9hxuz0GEOayFgU4hWUe3pmmxcWLBM/3nS+uXxCWAu6owS3s4xZcgy
UqnOaQ2rk+jiUv8FWS5JQVaFX5tgJT+a9RP/GyTurhgpjn6osbAzVwNkTyC5n8/vBHz8TAKGt0mI
hn7q/+8NA18B2vChtfN3DBBqCVSp2Gx7N8esbk7CsLoXOSt5++T5tS5Fcjy40fQ+hURmjO3s21uC
be3rEpBpJLOCL9Sx1MUkWkts4O9YCQY/CrPORnS5pCN0GmpAvaT4BGjojuK5gPzclZnQ374RLfdT
IHCH0YJzsVK8iwJIBZkXuoF2Zx8H4YnJNxRhNcBi3PJjFx6GM/GewwB0sjylb1lbI11OsJCnURcJ
I2NkUBcOZJhjILxPosMBfIfIhn7KEHgOhhHsgiVvu2zvJ8VsQoVldfbDIXtxcSqMiARRcMGQ01vd
z9vELwNsgQ7aeuuESYIcmXs26cNbLcBaecNCzzrjTp/7P+5fzp5XgELuxwNU6TJFUMu3YwHcQofw
elV6IbWqtJXZONgFGO/MgPFHlPs6oo4QI8UkFmBhu12Tttqjzd3Lf1wY3auABRm+3F681H+BZi2M
SYhwvytqbWET3cBz73+3CI5hN89R/D4MoIoY2NglmWt2bA3djos7att7x87/qao/jbGz48UI3xez
A6DCuY5mhiWqWkFU1Iu5Bt1piAHCvWPW9HOznnq3iXoD7eXgvBY05AzKC8gWE9W7pMbpWMelnjdQ
1VCZ4QjrbCjzbxFUsCwUXpr1jt77vp1eJJZbuv9855Irs3Le7cfEYlr5MKwL0diTWyRz/gDsxo3S
ms6NhhhL7kz5ZWs82xwX3tTdaT+kUMIA8UcOhWUkIa6OzVEF3sZopHrQfX0J9blE1c4uGsgKFk7O
6Yug+y8+1tJiefnA4M6ax+Ggv6PlrncDG1BP/bedKTAn6egt1ReDC0hOnrI/qzh7YO5d217f3qAC
MTZ5psKuyi74vFAmAhPem70hz2R8SndQ6RMDx6NAU/yL46NESrVM8w/FKd4pbP+gve+4lOP9us5P
qu0inu5oguCt0Y4lPxYd8N0VQQH+D8R2d8ZyfOg8l+cV+EEcnJtjMqO5poHFa7rkNKOJ8aAmyjGy
Vsy2VrgEM/9wXnLah/J63I3sqemLUNvTWuZMUdVOBF82wvhOMFj0Cw368QdPDna1NroNz3gnXlU5
hkghN8mpJRtAK18zHYLjMT60Ha1bBJqNqos/5VOBIUkUEOEDYWryBtD9+uoI09mCKH+CfQ6oculC
idouzipeAePynUdSviNWbUp3RPpFwbrJFhiito4IOpZ5GKYItqCS0ryyl4ytB4/iVHw7cO5/bwkf
pU/SnWuCwS0OegD6behSndn5cgMMc0ospNp0MEIeF2G8KbpQByzWYN9B1JYVPnAS0v+o8urgXSov
mR9ENPxAr7DNWVNBIQhX/Hf3BUeubS6QzRzcpsWiAj6GFu98c3BZlC49znNjFxEDwDcxUlnLYWxq
op9CUrbXOLGhSedbtCBoCZQprLLYd+mMhpLWXRjrI/jfsFjQUQaJHesHgDlsTFzNnkvVqHGSoh2i
ecR3Dx+FX3oUYSDYp+Y5rFQDSenRtDlIWkMxQx63Fs7P7QtvdGIg81ypADkHLwLVIgJW7FledHCl
aOLXrOwZJpdoxeUk1uvEVGxNcSdI1jxTfnbrwnjIX3Q75vSvBeIeaJ+sQZGp0pJAsGts2HsVe8AW
13lx5Vdst2cwNqZIHyJHRIW/8855VIO5UFAvl4Xh4ZTjnvQD/cjovlDqJi3u0B+qqdQMM3grIeAh
huCglXA7M1sPElBGnrqnaOIF61GkI3LWOGfljpP+3LRwM96KLYjqMePCYByyG0tUi+vkeRaQhx1J
RMwY5DM3ZAd8qHUBSq8Jmy+Jyi7afdBDE1fJmnyEn0v9/6MyiARaHrGnVb8+Ib9GmI8ZzFMd7Bvc
cxOZUXZDdD2RojhVtbZr3MCfggngZtGS11tlhyvaxBz1GsAmS3VJV3WpP29Z/7nqoD3nX1o1p5lf
T58VBX/wJ4eEF5Z4Dwg4eoowq92D8dJ6gsFU0nRKoST9P/t2ZdhkxHG35LkUyz1Mvf8/hN65n1So
tLqQxgQxqdoeJhe4ImCmu0RpR9NwVwh/W1EbGmAJyQ03N5YWmujTqEOs2a4YmVVhlA9Xy1YqrJ5S
6XkBAinkE14YMxkGyze2l84O/Nah9ETDwM5sYh87qF/kXZB3fvmnrbca3EkM83u9esx9gt4L8x94
1mgX01Z5VBw6j1o/4e1ETuTMHLRiT/B8G+Evdq3NSUty7IX5tzLd8waRjWezuZF6lRRM+2OKwyrY
KDfgk+LIKtCWV1HWDBK22ifJDy18FpYtW2ckO/DzDW0YPUHyd5WtHexfl3GKapfiqOVJbdxovCJQ
fEd7iogkn1YbWyvW8xYvV8EhmG85vsQtf4rA682QMh3RjMBPbEFacil7ZBqC6w/PJayq3Thfl2vq
Gd1gysvej5VTfLGzwDcwtrfIIVV/RYyt1KmfIbSeBXs5DUyP23BUsk5zZ2eK5HKSP3qBfjZ5VZTV
27anBuImeC+LcMOOyDD/msvMSvoGLUcZcokoVUX7Asiz31gQE/uiKiAlF1PjoZluZYcfQFJLM43a
UGfVEOMNTlYZu7jrgq9dUCCbuiHc1efXDF/TlANgiEO3XKD1E15gMzJlEa51hf6yQZXq5Z+JST57
sESkh7oaeSp5b0yuw5dmAsM17JBZ/XAhgdIoT2YYwVvRqn7ya0JIMYXzXUa9s2d/cEG6+G2n/01K
3ngCMQjClzeMcr4/47243Mbcgj5cLyhvJ+RIK/abJwRAO0Fkhy5MxVXO5/HmOeg+gcOZT+IjcvS9
4RHsXQm1XWp2uJt/Z7AOG047Wu+oh8uMe9BBd2mzZatsiSl2HTkmN6+WDCmfgPw7QlkZoiRCAcim
tEVd4Gm9X708GKr4xyG1rlSM+Yx2JJdoiF++4n+L2xUXkTB386NFOB8E8nuc8K9ORcMgGgrG+Z0A
spRp3uiO0XosYvjEmCAo6JVp/iOGMtPi1mJ6RkG4iB3eK0BRPp6MuHVXrVOIATvVlM9D4pFPhyFv
LpVo9YaOxUTc4BGc6Jm6PH0WCfTyuWbJRrlQXzxB8PVM/B+0cQxrRmSi2sbK5pQ+nOA7eg98132X
OOXLNw94XglM8GsQpAFq5jSDkjy8Z3NGdjdnLzkBT/Yz8TpneOj5Vy68ZfoXrShKOThZmyMAzFTa
g+KTPIr7z4KQpGlZHIKJq9TYGvbzV3Spc6ba50D86SVLbyHlMQ6ghSN3XAmjnUGOOCzSF6kDTjhc
6NAXjOg4L4k5Sz8e0fhnDq/XKplwAoOMP1yQVny5UmpQncb+7qc0P7WKxWb0t3OKHwj6q82p9tG9
BvCvn+PQFcMgiAgQo3fRU5Maj5fMQOcp0oet/fYj9vc59J8v0V7l7kLYddmhrCQiOnYePYd+epuR
fg+LZnu7cat6oOeWlrlPDN1ohMmM0wv3L5tsZGbiSqB7VQ1ri7eoyrGrRK6he4LcbR7HzbzdVAf7
A72KHCjnVTMLmZAnlvLxgMIe54A6vQaXiMD2wprGaV9un6UYFsadDhgoRp3FWR6QezFhIM8yGkfh
ToTdPks2VvX7hpL4NNK0tyLUa9amt2I1DNNJJS69haob0+1GCIZXtOx7I4rVpvFnH0TYbsn39jW1
DUs7S7fMHa8o1XuN3QmWBI8pG8MW+c3/kmT0utDlwZXDAa5/i2VEA7jRC9bk6IoYGyDB1w0ZEKnV
zBQUrFpFUE0sa/Vnhvc8A7Bq2DDM6oFdDseLTnvipBNhvDuhYDI/0xfV8iqvvxTyztSWVW4pG5BE
H0sD6X+xO16fPnGCs/1KvZyee5e2bB2cRwD137vaUhugBHngB5CsQ4wxlcSZelv8hdFkCsuBi/cm
sQDBABZTBovhqczuMg29iC4igmxuGBnR0v4ji+UfO2xvUKItzg57nYaQ/yR09HBzuJ+45Og9OB6r
k4cF499CVAzfq6Zv4Hjlv2d74mx8WhQkpKnC0LsreC/K0ao56SeDhbAI+HTzkgOCftT3Rc8LJ4qa
JU3UVUZFYRGEYOF0bpyB6Yi3c6m2gna9rMDPZcr5pJbqKtsPfDlG7VCC8sGPDdpsxG8SbKCZV97o
i0rzLTnWNE+CIwIPoIAriMTmG02TdyVvpp9TtE8ghgQBM4wdS2JN7Re4u+8pZ9sGzCxR/ra9/CXE
un4x8nGy8K7A3UJ9Z2SF/HpfD06YEfkGg7UdfY0jMUpUSWxZG1fpCT/uARtu9xffD+WTm8yHgGKu
AxOsosZsMuWclvHsIP0Zk/eEb4m4NhXP8Ny8NUEM/Bvk2YUatQk6ppOsqmXxW93RjybWOS/HCtHC
6f2mlUDiU9zvtOPjuUCwWAVN5tTY90V3/T7l9nLBWV74sotiieWCHdcxC9qaWuMWHAyOW+LTrN5p
hsvoTK0YWMxCHW+tsLD8oTlk8W5XQBK3g9trhPyxLRFU+xpyJajg4b/8oJQ7KNAfGmm6xXzVMz0f
Dh6cF0tr/NLKt4v77FMAXYj61T7uV/dulf/q0pQaL5h/UvGdvxVOtlbyfJgumyfwNiYIGCz7AIYL
KKpJk16iqaX+IVvDhJ15rYa+0JXDlBI0wHos4mtenAbBLZQ2tbZf8mpJlLkeppep6L/ImXWHR9d3
D/1OBDcergmuOw5vxfFlt2W09rNNW7ahXuKE8idLZpC3rvk+/rJH+LeOKgHmlpCjGdFkw6+GDFdr
8LlltX4KKslrNRpoGTrRc85q5OlWl6bkCnoqkEYKDvTYwP7N3PrHNwWdgTTGTiAyPv8GxUf+Vcf3
lWwldyFl3pAAlRzjBeayXbpD5x9r+GT+CGzm34m9w/h5aG2tI7e61QjUXPzcK0YWZE5HC6eMqaSy
jSCtfD3Rf/jcbnn+0U17mbeL+89EY3gkzIaD98BNzg+6Wp3hViOeysN8yJjrBMzfOJE+dF06ITAC
6XyD/mkzJtVaYi/rDh9QXDXxQfP21vL/XmEVduKZozOEeaYAFkcFXfDyz3hfVw7KlNPpgrpSbjT3
J86RX8vwWakK8zvMO2LkCyxxl6Eio+vhA76eUPzFSGs0xSD9W8r0/aHhN66tqpt+A03xabOq+QCc
k7kzCwzINQF8jzTI6/1BDQ/EjJJCmoIhYkcrp4qlEjNcL6knJb/5ucvgT/+X6ZGjfMUUaWqKj3YJ
ElJ2cJ+UO7RplTFU6zoDU9sk1tx9z44fq4jAfCo2KFQf5uufNIJMTMoa6U9bnu+n6KQtBRsKfpFk
HECa7G4E+GLxL5Gd2I3HiMfDx264bHFyD0Yx20iij+DGGX+Rdl9Sm1qqeZqgOQUU8aHzGi7S6fQY
RHjK6wWjanLdUoA5WUoByD8rrNQkubJk7iNfEA5dE5XKh1k2o9t1cO8K7REIVsacSJGt3eVyZVK5
IE6dc6unOe1sCfqKA5RtWEWuAYlwB/hLIbUWMNdl0BfJ6qWVYU5o2ShTdInMSEngG28B0gTdypUY
wtigSlvkm4PpU7g6ZEmaow7GafzCn0bxfKeMeduunqrJ5Zq9CQrr4n+3H/S6Ea+cnyMQiNY/8jn2
nkiNN/JMr8I7qPM93m1ysan4RtzFvnoL0nFGROb4kE9oj5I5hQbbSFDA6mIrs+4JKJqLkK/S2jhj
tPGw0AR/ppOCPBGQpJJJ0eUMo7ajJZsl63R8aPEQkwmez6kh4L1tGy/AFEbuObNnswfgmwyBMt95
LEjXqmH72WTt9mIs2mVez4SJfYoimkOdQ+O13KXEeMG2eXiJqxj2QMN0ZuE1n3YuexAlawbKKS5e
B/AS/f0hvyz4Ju6lH6EJs+5v/SOl4+ZsjxSh+faIqFhFBDzjPRvoNhIi2mZ4cRMVxCW3IauhcTRl
gT+jbpSa2LfuPojXWqLL8+YZB1UxVMeR+cMjyOmG6h/RzCJ3fLWxQ9Dv17OfqT3mYwQrRZyqpq5v
sEUz8L1CfcnG+CPS3ts9FCPgs/8WBl3wCLoTG0LOJ8UYLzjTyu0zWKlvXKLmC0U9FUa0s0yr4UFb
kY+O6OiqDaxogwYgICD569YLqmXLnwY6tizcrQWqNOBw2R1kbYjW30tMubeeIBn3zIEvXC6fbEA1
pbo419uxFqv/Ik/YQICWTtCLpwyzmDxMgseJy6hkBdSfRXG35Qyzr2+JvgKDTWRYIyT2mJHP7ivU
FtSyYrBQ/xXrc7nkbV8WFaZpSzJNuY5FXCRCnqCXFxZ2GF7pX3Hj3/nnhVbMo5kVwvUGLxGMOJXX
WvcoqCfg3ibuQI3nDR3EGeY+VvskJc6mZywmYNaXXE6qR4oYoK0QjPdsHKi8unPIcI9G21B0chjF
xeAXgztmX27OUrv5yPYtJCuwSeD7Hb26rGTrxyIGqVvkbASXisj4Oa281OYbX72KgKAEAIpYKd48
4tmELoaE4yMEaip2JsNEasgzjx+6qQSfmtO5AkIggTYc14H0TIN4lPo/t8GpqRq1dEh3tLH1qmgu
22/Em3myWNNSOWm6H8ZkvPZluMXnUgor3Xt2ilXh4z7hBV7VYQlz8o2LHcDvdc0tGiQfhjLj+BR2
6Q3qTW1wqSKPZRBtrnIwVlLiLRvg5emydAbKfSvq1SH5lyc+UpLR86koXHvR+qNKqx7o/DJzKD0q
lFmKszQUn4odLp3V1u1oKfcQz7UKhinOX3Fe764K6ldPlUZOHCdnTZoC2sCSHrhvM3PLguFvwOCh
1m6g53VDLwSWXjsdsm3OZ21qMdFzKETwNrP7eVvwlsfcVOm55at043zrab4TfCB4k3nqCeaa1xML
1deR2sE+vBxZhLOVHq6NMZ0gWfQ933x5XxLVePeFjqMRGzmH0jnH0biJoOtkWpFOw2CTprKnyE1s
3e18hPFyPSZIUw/Zc5D39L4tBdnGoXPl/4JERhrJgW0h467HvECpyuSEJ2wpVPCvkN7d5bpLTIfj
+eEe77b59ANr0wOWtY4NPAdQ5o9qBaelF5loX3u7A0V0h8NBvpg74DqhaJ2vwhYpaLJD5kJ3adhX
OM0cKUMJjbI2HxyL2AKEJeJXgfIqzYmu4/Zg9PDhpwdKkTMBKHMj3Si8uug+xg2B/ya5hIeilLlc
uauUm344t+gMfhsvd7ZsFuxki0ryUYmTgwzFXRZd7p2KpYeA0ApEkUYaYSMdrd3D2u/RztKNnCt1
s6Ro4TrOGlNk9FFyNfKFzGDC9G+14fj2lVFt8vrVQBOCG00IcMLIQNQULEoOlCQ/YN/hnGE6jlRz
7bYIq/Zl2tHTSZf2Gubn4Kb6cZ8HngaCC29J1cHsjXCHbP60TZBDpYm5lcYm5S3SyVO+PMORO7Ad
TZNnt/w2H8P/8KrgEwhCetv7Jj7+zBi2hP+yws9YSjOoOXi8B7v0UMjdwYjf7m2aSsGFnSbLB8dJ
MBG6mP1/D5KG4iNnJ5msg7qVWEmhSMj4NHCnyZjotu1v3ux/zXy20My6cfxeuz1dMRX9BFcrd0D4
aclF4fEN6a4j/j93QrLJRzK9/vLgGdjOTOnM67KiW3d1GUwDdr7/aPpcajVX7oedONpNQNAGUl+G
o6TUq50tOm+085EOAP+L2Pm9LJY6ws2PkRrPeXLicotJOqNF6QGgGB35V62TjIcG2VAImng7C3vF
+AeNzJif81bpKhjp4XPE2YwTq/RI2ASJFmq4Iu+YzDrrjT76oQRrXoYUkLksLpEftgWlA16R2uM1
7lp72Hh7LNEUHcEERpeKPC2qRf+hbx2lGvbMw23+5vic6rpqQhwor3b8MLnHrE0herc86t7tjKfl
5d17mUhQ9ZY3m+gE0vQme1nvKZp9tY+OYPRfa/ZHlhp9uxR8JDE+tDnVldcS8b+Ey+o3mznUoQFp
iCJtmLpCVqcp91ElG3HTaIaYcqzOzaCwDe8ZYylzfLa49qLY/gfkmSAFK6OioGR7Bv2fgo8OqOUR
q4xF6iJxH51Av3Fdsf8/ACiI9VkT+eCUUdsyj4b7VSamL7HbBTg8lPw1ocQBaezZRL3AFgaxsO40
di2xAL6Y77QTFzZmBtm5+pctKAAClu4ItuDbS470lSnmEIxUw5yDYqUnB2NytiL3pMj2gBiI1o60
mYnooz6+g+29QfzejeR0pFxQOiZZlA8nd+dBIUORabtOcGk4l9rZK0MnL7I9C4QPS+KMOBVfYjw5
Ur4uyrS7BdWX5qkPYnL0r2GaRuI28u/1bSCH5S7rylW+W9zoUiz8l4qJ9SN0aU4nbNK/K75QoW6/
Uk+gmnAs1nB3njg3D5tKz4pqvBN4MMnhsD2uwCiSXvIQgVnzamqzuJqlLIx9e2U2tNJyVyg4n84a
LxlSLHDcayKTY7wcYDUarerOQ90brjF3iPluTyxN07H2sgDvf0Cm10e0RTJZEeQRsG/utwaVZp+n
rhMgVQbXMBAKcJd9QHxxiLTSMIc7toCHG5WO1sd6dXSPtbdep/zezKx17fj8iTlELSxU0k91LqX5
FO9U3xzqI64T/FlqxPYmrzOA9zG1dIW4wHWdBGhxJnBHa6Pz0ijB02TXTeMHOOj7DIlPlG5zEZMZ
QGA7FrsHEPJsxtqZQAt2xt9t9zyUBCgZh1p/PJbgiq/7y6F6GtFjUpIgy1xKY0Mn5uCFOA+B7V9i
Np7GB+NNgAG5u6BM/WzMmObHJzzlly1VUgaxVgBfu5ialrJex/2Ysex+yV1c/ZJJg8frks7qbXS+
xOUX91Tba1JVpSUSSSCXQxw37oUOAib/pDSSg+Resm8z5bY+oMcdEdwPcdMeYKB7QlOP2FmSuHfo
TYADQ8urHXrGm3Eye9+j4wo22csB3O/4FLZhGudRdoQFYSEDKDLmIayse/q1uJHw51cBRW+Dj+hO
A9JijzMCKVLUb6tNEieF+MHmtehHB4d7zzJkzj1m59BHB+BwqvrpisX1VJe4KCUgaHkv7D18K5zH
4DGdCZMUCuAu2FAA/dnxugvRpdhMMlNYKA8NSi1Dg2dfUeUsrH5BGwPp9jQP5g7ShH5aFPv9pDtp
+WDTFayKOpkKHKBh7tczOrN+mWUsvJeg71R25VRTZE/3G3wKDskxN+Wf3VVOXw7k3avct109nnZJ
ZsB1InPKhgCyvIM50ZduZSmZgbOKJaGYynKM+7MsWohmpyEaOHCi0oie3IWo9jwtK5FLIXiSiQOU
gjHvKBORgVqrr41k0Hxy6kArZfGwmGCZdWkuTP9jfD7FexG2giGEz0wf3PkjAScRQlGcEYl7yvkN
PX6yeJiSEm8TCNuBeT16OVRyVmvI8Sqnt5wMz+JkciXC+Ok7tTOPKGYsnbF1ll34hBmOCqByKqL9
wou0oNLAtTYljt8YYg8sZI1qqYoiEcLS15RoSMMHRSuTfXJkZIN9roLa2kfRN1QEW2qvBVhBuzTG
w3YOxr3FPu+C64hCTzMIw+hAzSK14+d02t3Cem72IIcB81szZWY1U6k625Bc1qh5QyU43e2r5gd+
vlIiR1WnkHRO1BFRK7ErJ9KUVothIyKzanuKzbLILLIUwT8Yvf1gp6BAidp3mejXrviMw9tNwZ0z
6q+thrhdQPc/fTk8J00eBT6uWTVgILa3OO/pC+jdieqGGLysjXDMkp+4qOVwMH5dn4PD9zOaF4P8
A/+29UjEuOOLBDuXBvCbR3WJYqNZe0R3lffHx1hJVCJDg+2NjB7SIIkui4TDxnKCm4tm/e+bJDAn
QeEJtKSATZFqxrBOURM2R/EJceYo3bqmVjaughiTGgdIEsknvbKEx6Hnl2ZfrLAXs68e2qYUxFwV
Ym6RJ4RldNP37rQuUO2sjZXcA6/mSlOf7ZcyB8nkWPQKMg5fiT+0m98ec5olB0mjvfhKc/LRzGHh
aXKnJhhXvrxIGW3u9j7RvRPbJ7oV2Q1i/qiv7t/XLaQ9YKBq0B7I3daiSss1VwrMZiSLhyPnXbbv
xCbn1nLQIlgQZCxMdOcVlbZAc3jGNT/w+sn1knKJSH1xnfExPoOSUoBnl9lTZB4L/ni37xcmTBlk
RvbWIsTExq7p6LXP/2QBzSvvc3yAZk/HtaPMYsTHCSI4H1u+6HVOkK9lSb+XOxyp5poW2iKGm7rY
sGYyYqV7ldjBoWZAYu5/2hSPBIPstr9kpuJXFl2KsVuZJ/UcSmCIskXjb2N9Km4sbPe8dWXfAyH/
ZbdNItLDLmvez81lHb89Afx6l5zRswFCIM0GS5X9roYDrvqlyo3O/8ItkedzVEGCmJZmN6aceZfq
+xTDyLNI7CEu1mr3/NjtJFHuxIAvOGEjd57PQh74BLI0WpzRyAYFGPPjXAstgizX5jwD83EWxtxL
hNrMw72OtqKaX/4eS+HSawi090xZ/tmvWw7qvPE/i3i2sRoaeLT7HHm5ElNICRxBNrEa7yvaHX4O
OfrIejx4Fy1dCnGJMcdIZMRh93GeTVlxii3XtZB6JpzOOKRg7g0L2y1VMt88QwT08vekFSV/M9S1
lLZstj6aolBT1pr63UfXIjAZUeUwEL3e5iLbmgsY3vcSMmffxq4wA5yDAIq+HvPJeMoWKcoK4PbI
solP1T4JNRhbX5r5O6hS5LyEe7+NZG9zXFdgdlL2UZf4laC09wTQlzCT0QXBXQYbjNOx7o6UWBpT
7KXlMppihh1zj62sui2d1WLN+PSLclLq7d98MDoQQtmuW5U71Wf0bzJey2kTBqcfmcmsNRATsUH4
gudGzO/RdecUF0QERU6f9PWjvNggGpBxaIYppdB+T57sPIoMR3Nfi/TjGyPeFiJoT4+hKHxsp/CX
MAGqftoDDekctDSWlzzbKpMTjPdceMilx1nRGl/YXFPmVmJCqVoxszndDDR8Yk+LDTnE4KDsQFRW
j8vQKqrYBIF+Eo0iqs21g9M5N3sAjjlIIJzrjXFzUMOsLvrn5DljBezUNQPDEffsT+1Pw85FA7/d
p/vwdz0LezkLPPCuDayK03qoCUjWPv0g9Zr9rsTqnEuxzrHm+J0yB77DmM3OufuaZAA+cQMKasS7
U/hfaWSddP1R+fpYd8rGWAYbJ2vGTX5F1N7QA1C8Ybq1RXd20mjz2I2FOg4hJqqI7wcV3qHb9s3H
zr0w/df0/y1mzAPpx4nTgftpZ+ve3izoBdPEl0bNI6PXObhxYwFp2RFj75rXPoNZsnsKMKdL1NQ3
yqJ7zwmE1zoOFJzeoKMObACz5kR//VuLMsQldXPI1jnQXoRDzReUygVJignO3mAdfGdyLQemQsZu
pTKGY9Ilf9QTbcgp9haGZEoZkAKfHXfCA6y2C2PteDYB6ibxRCfnQbQdBq9Oz+sHX8rmjXTW71fL
NkLRSl0mUkm0W79LCA/wIo2GIZ/KGE02Yeid01p4E7GNb8H6VDX66pbQ0MBqOqI2uwa3i05VqwS8
KNwe1N2jG0tzp6MFKoezQNtT1nAAITwFe9P933g6Hi0Jz06Z57mJFL1dieEYLyx5+uvC736bp9IT
ucTym0z6gVgb4sOgKSebad8fl6HIKpo2mCNCPTG7Tmc6bKl6DTWXvaRXcZvzApudc+CkcG7arCKK
neDDPDMfj5lxULlU7KfRD7aaWi2C3iclQf1h/mBAc482/w/JMFsmrURs7HkckDxOGNWXOIfYJNpc
gGXE6lc1qw+Ga98XB34FGdrb7BB/sOz7rg2f5fs7z7Nui/SrinWWV5eKip4NdKb31e2/T221t+NU
lYYgplnF5ZXn5DjgoC7oujNlZOYaW7qwclNwReFVrwbWxq1M4NRO3m2iO1xf6X2BzqrRf/VFKJTP
mBwSx7sasORhz26blaCXMGMlJ1ovc9JSscNim9+Su/4J6KcaGkqnf1U3GYdKtZyE5WvtGdJf/697
ywymzPDka8BhRHDK9obeVaq0q6fiuNVWuVlSwbhAx0mYmbwFFRjDjedna6UVKuIFaP+UdVU3Y6wL
z3VXhfUQUKfzEK6sLgb3PX8GMKAjNV+1rLIl5aW+wJJXtGdHVT0J0d8a6ohWToLxShkW3tZXiZog
jywDlXv+koIFEP8XhQP6HVnvqKpeByqTtkDi7jiyE6o2tCxfvtMLXiKIo6sE2lO90tu/l6YSMb7+
V6Wa+ktO4Jm36udiOXM08Z6RHWyy0ovEGaS5qjl6LPCYKyNsMwGy26SWZIHQhWET5d+NsqL7+vId
iVALcu6a3atrJ6hTit4/iIFBYqOPUTn1An6lykzg0D2nEk3HIcE80cusgBUCzXeLPmR5Oq7Bu7Us
wCfUM2OTNUHw54c4zdpmzYjfNKqyV6mrYiZGT184zmV/cZT/Sp+7GBdtHGfVdgqXK3rg/U2RyZfY
w6fpPvno+PXav42jo0D0T1F24sLFZdQ9Kqa+WYDO3J+3UWug+g29Ea/Hw8LFLMewsTMbdwwUJMS8
7xys86do5MUbUsLba47PxkZF5bxrfumvM11kB9IqlR5pxSWofK5TzC9a1zhe3HxfCYeUBB+PXuIT
TKWf1uo/Y/IqZfVsSCrkrZ1X8eoUa6UGVkmJGLsQ6zt/k9AEUXVs4by00+K8k2kElJIr/UXIq1A6
ckFuIwJGNmizqbX3AkX5Sw8WJ/N4y1qHjgNOcHkL7H6V1xfvggQoZkY/KCWH2axbE5kN0i6kD8UL
3pBVKDknNuccIJv+pJe6NuP/eS3XD0Vnb9Q9jiFoP4QS/2IJskzYquYkaOHUR3XfJRESubQv9ZtX
uyLVLRGSz1fq0qrn05dRkWsvKyZHEdGw+ygpZ9DeyqVkjtJCVJ7r2xNsd9jUCYIwYTerJc4INIrw
XLMYb47NCDMI2+d2/zuh5gbG0fZNnTYXnc0ZZeAwanl4GLvSTZIfZaufhgWG4gW0BFg/NTQ75KNR
dpivcDf0efZNl5LOFw6ppLIkS8dCLMgfBUA20uyxYev4fhWg4ChsFhPr8jGaFLfoGq6UNRTl1G6Z
wzvrlbHJmpGY9OIWnaCALUnEp7Jys/ZLZ7UyX4Jq1dqheVYU+xqKXivSejO2m2QKYEUEgGjU9Nk+
oYdaltvt8DSkx8hxYjI819l+Y3Pocz7GrO1bvagJNmvGR8Lz7k4H3eRvJ+8rg+/DrBVtXDgge7ZM
OQk4Nn8yppPf2mU7FQa2LKlQb3wVB9dfL/u9Snb4Bj/C3Tys5Fs7DfvT7bBBa4xys5FQlrCFJx9G
uGcat1phHMRu9L8C3ZMXW3c3BfAP2npTtpmVv1teoDK41iILAKvR70GQmYW9x63mXmri4XxAMH7t
DcB8iFjjjQrpB+YPdp5zl6EdOcbcJOnO1R/yQ/0+CeoSvDPe6r908U5Ew7zPJKWHT1yx+QbSATJT
zkBJ0JQnJEEZRepdgot+b2inGJ5NuE/LbVWHJvqsHj3QIaJ8CuflgQlJJWVkUgrRLpnpF38Hgdyx
v0wI0snVZCm/mIA4e/23j101a5CqbbkvOuLoewPVA0dRWoh5c7AXItqkj1FwFIxN/CytmbAAKEGA
IE4KOgQIJMJOHAMjWgltZ4IgsE30Byuk6unX6k7maFoCKb9aJ3VRsMrcZxvT9A4JkX/KVODq2Cnx
rwXrqrLFpOn+ER6QDPY+3yQbjHTmah69ECKgDSL1VXFcH4Ut4ykmaJDThZxV9C/zDdWZWNrgKfxc
zMxf6Y7uqUzC8tEjc3179ahdJDt/xZwb4zCvSsiZ7aVepPsBNcw61F+Lz1191fyeeA0wVR/69Oiv
/Pj4HIPsZ3IBU/4lyfcpmvaQn8DHA/Y7wquronp30rkjIKw8ONDIKyKNlMqt3MpjA+09Q8LG/NmS
oKnPDu5vgABWYQNQi1n+GKD71WM4dwiLJZlQClpWgG25Epe56haxxNGF6s9+5qLxRQ3XfB8ESVfR
BckSsS3N8bWqssecsMO/C8B6WWtY43m8bZnjawQrp/Cfr9+FDk1a+TpiOGj8z2AlRDUKhKXrecWt
r4HFO5OigUR7pXUNGtc3a38itlLaYV0Kl6buipQg09HLNfgN3q+E9Aa1nmpHCoy94LbSJua+7Cuk
z9eW9zj1Wts9AuGNFXmTtFETDlnuTpLgbHi3Gt/6yeKdgALfVUxATsllJAJtb0sDka4HInOOuDJh
6q2GNII6oIE9AIEr+/4nfNDHTAHbHt/j9Kz7EUEe5OQVXvxvdRNsRSul2Knuv7YrzlyMtRVTzFwZ
Gcx6dDG4ng8ZSxSMDjfTVwrcvK+v6zTH85xsr8BQE5xFgJwZZ87sLdmglG44kyuefFp/9nPLTY6F
pje6qIeEZa3gNg2aTnxMnmuGW4cVGWdiHSPccpFBNd23otqPcVUXwVaZP2MbTEHxi7v3A1mDXJ2m
9cTtr984pHpOoTD6uAnPQM9s8K0JMM9rfW9+fgbwdu7BLS+arDDV2OK5EL/dozIivDzpFdF+2Dun
Es5Z3TvMX5acC5SX77xc/C6lCxTHBWlD342cPXLqGwbUPHxJaIbhaqF0dUz8Fa5ol91HpY9/d5IH
RQAcoq4P7/QmyFGJzpD45m2D5pqTrEmRS2U1NY+QHIcwIoieQYsyBjMbGi75hgheU1VvLHMQeZFQ
lENVW554WHDOq46zT6EdqIapyfkZfgoyOGLCRE+WEvB4bKpR7V2u1zj2XyJiy1kqeawDrMYU6vgP
VZsuhtSJXzobP3/B1UAGbVqcPUYsinfmIOlOcm/ssVnqeonZ/VHzzEWJl1o+MIB0To/IrZdz66g1
kLABbv5j3DUnYlcgbI05PPrBIeSBkRA7R2Ybmrgodc4wphaeTXEa28D7saG62FiKIeuDBmKB0Wj+
uDpzjsibE8z7j/dbfLou/df9baxGV9uB6FPyUPNmlucutN0mzPMMBxlD8GSZQ9Zk2shRvmVO48Uv
/SYZa+s7hJcyCUJBpJrZ3HOuKMThNCbjegnWbtU1OmEnWx6tWO6J9A4Y7FGf7HxwLpKn2oCwmzQU
uQjBMNPW1Kl1LMvE+ccFn58Xk//bl5rr2lXMQBLMGidBLgMXSk63FpcxtR5Itr7VrK9/0tZ63nx/
5qy9q3u0+8PiKn/Q18GM0r3b1zkTl+GKh4kxAyC7y7lAT4UyWMIz0P1pxBlBQzWc3PIYNydbCLIJ
Z5bElZpjkf/yR199Nayc5BsC+MONNtr3ZNOQAc26jx0T8oTBO9aMkCvZEeo9+SVJ3Si0CzNGPBLz
odyRdVBDWP7Dsr6G1c0OGXcdW9IWQxnZugbDU2aUlgIC7RIEQCgmUW+kOIFxw24ggeorUwQxTVcm
c6maHH0b8gUb7C1mtwKuSauGnjxjl0UEa9b5YI8gu4ShI7ZVFJAz9cXAbuvGEs7Rsdiwa21e3kAG
IHzyI1W2SqAuLDb78s1T25ELrpxrrdUEePx6vLLc4Tuyc5Zxx40mM17e14DDCPstfN0triIT5cXS
jiGbo6ediKfhi6HXRdZ+ae/ybC1Kkf3ZPK134J/de+iapix3UBwaURGSw/yUUIQUot4Jaqq/K0Rn
Tf9o6Fh46frAsjSEgdIzmW9VtdeFxePxEOeQ+cwxswVe9c4C2uuWGqUswC1xSJkWXdEW86Gi7NGV
JwGI4XuHirQUqHFlO6ibijpfUDpmcnYHwzcAdOGU3p7KMdJf/rc4+O4EjDgNQhmTivRxM7+ELcyP
yNh++sC0Ox941SdYp+pGgFMdNy2+Dsuyn0jKu/ZD8SdAy2Awq5RLdxkGIKPoJ4m2Ha6o8O0YPP+K
iGRwXKbh9PZQeH8JxQlfFWsnx/yFZp54iV6rzIhnh1IXx9bu29u+qmxt1Hncvr2wpUdZzLrIc7AA
Bv2cC4a/YX+PxDTpy5bzxKVDf+W+s0X11/QHH0wFjtvsaW/HjG90l9jG14TMxWcnMyOmAdXtSf8x
FxsmcN+LzsVNtInb85kkd8BBDnMTyyoNdYC4ziSPN5YWN4UiVb5SXz/zTAurLfWiLAYeWHrSFxBI
SUYyHa2i5+kKkmPYJm2nyQV+e2dcfGiSTy6hLuvZijIJe7MGNPLdA8/AOG35YI/DvhnkwVtHUv4a
ThH0XWXRw0+P+VqZN3RJkPZpzvF20XWT5X8HJD+3779MVCKbssRN2ovdcTroi7LfY6XKK3udXk1q
kE0Gtl623kDSPGHdVeKD6Om9NcbJ57q4zNe5u0IWx3NKNOEEpV3s7RI39YwTO1vq8kmj9RGF94pQ
LjQNuwbBbnBhCtDWFHB6nOBEWKBVJLExCWLquTcBMNyu8xBOIL0azRTzBi3/ucHJ5QTqwmOppK+s
sWsA+e6L4I4gXZb2BmnqE+mtN0DMOADDV0CQhDB5Vr2037HPYchHBIgze+Tvttw9WieiQ7Deqb3W
r5y6YJLbHwOzRsDECSDuPTM0nxKBmRw70JLakiBFWSBwhYKlSFlBa/ocOrc2hldU3zaLv24Q5yUB
lKwBIHhkeuLnAFJC6RMT1GFvu2WsCHdNl6AO5SkMNPBEirQeatjO8Wv/+/8lJDSgOZRph0/WAC/d
RkGTvXclsOkvMkWUDARVuAXC76upHq234tDZzjvuOG/cDFUcgDdiVDduCxoBS+GKhUEamMLnubik
ndkzT7n/iwhGy7fqGE8hTeKrOqfQJ5nRKw6qDEGWdkdhHuSNrLzclDQlWO6mnh+oWcHDmeWkATMd
NVAZ/VEezw2E3rWYVR0kgp5Rw7tzyr8TWU+xxufZcHaUqxKqv4VmPt7t0I47JGHPJl+jcqoI5eX7
iEe5BVdZ+4Nj4ynDJ3gM4tI+AzeK6Rq6u+pufJeB6APF/V4bDEZtj2+wuVEd3OJrnrKOnjxA3B54
le4G0H1Zzzp2VhOjvSGa5dfTCvVm97oifqLmwPRwuRc2QFXSXaysvVgmfXQoRiPqQQb7IM7Iu6Zb
GBY8CGXQ+JkfMBkwrq8Ef6w8OuwxGkpfRnGVAsjxUmK+PPplQSH2Jekt4cR9VsSVgmF62usnmtO8
vkpYLJCWiKihz3A0p8Ld4LTcq7VQzeyEpbSxBs9dqGkZ91J1AzFagvzh82DepyzzPVqE0tmBUbPk
Fn2j9OhsmEvI4Q0JRbM86KdmBZCVvzPcViBcJpJwp+G0obSp56fw56Tc+lEGCjx7NsCTzqrYpCea
UdY4KIuvc1JqZstqFPOGSD9BOgApQrIYbS10n6/UqcZm4VFGbvS9s9PSZyexxnzJq1u3zBlnQryb
bMKoi0f7a1JCwyUDyePbLiqRKIZHztQwaoueoNS01J1C0EmKLRTR7Q3cT0MFH8S0Ik+fzjeKuIM2
UQErjqrnmYr1g7VCAjgkaMFGDppVxrfJ7HnwfsruHN3UbL5c7SgIciDDyfUGQuE2HvzSUt/hm7Ta
+GEbo0rAclxxGCzqcGQaWeMgFsbJY6MKBlJ71jssl5ihLhoLJkZSzmcjpxWQBAp+WaJnAOyRC0Wq
uoyn73Bg+dRqF2iE/hfihvWh8ELbhgt1pmhdQth7rjSTT2xrMutZ54zbt2Mq/dy4UrFxw08MNZ8K
40Pb19j51X+pRlBycaBRIPYnSMS0VQ5WYxDyo/W+DD3AddigAZo/nKzjVJnkhDwJsXh+oKCwxK8h
nHxEwLreKasIgh54RVSNDfxKbwlh1+Uy4QBwr9aVj0KO2pjSuohwHfVGKfFi7z96kHkRrSQ+iDpQ
fjJ/3cU7NeYbJASa2Qunef1lTUqb5QBJbE7WQBki4p6uVmQONLGsVeFZmeQRwR9kJTi7IT/38Qpc
opJyiOuxR3nDk+Ss9N8AMFRclBlnvUboAhwi96cNIpIu+CI8HNKX1m15qYEt7TM6eNgJCgv/NMPt
NI2KGzxuvb9t7I+RD/Jol1nNmLiD3R7d/xQ6/oJwYCVCvR8Cbq66udWeuUtXp251Xwdfbfenjvn1
qdyod7qPtnpK8r//5mr+lFVPTZz30wFet+NKXzR1972N72vrCq+0nWBld+X3tiAt70C6x02fhljt
EAZQw4CrrFAYWsTU9AeAgwLTyRXbE0A+959ibDFMCXO0tYhA7Ze+UPRVtwvRNx970IQawNOVK9fi
AYWewI7mpn1kjTsSt38EFUpTjFN8SWGZQ9z5MTyS4bUhK9rC6V5wlv5B/GGNRc9X0ytSnXXKg8uY
rFgXQsxLyWgt6NmOof+Y7uI5rSJ2Nc+0/l+xXQ6NpTXGfIt38FlWh7GD4WA4BwF7zi5/xPjQ12gD
hiLkaQ8FK5cQXwJfmliWDvoeVxpT8kXGM4li0bcA2PaSI4TNkXf1loOiuDM3ezHiqXhiY2cO/z/H
KfLqp6CQkh02X1FZhNC7TCGq4CIKhr0wVEPxg9CAOl3na07ncjAjVAGVRAbqu+lz0ELnHQp4k/e7
yFDLMsy7SoNyAIP0AzpHr5IKoaPM8MwmqqH4FXDOI2700ynzblrgGISo7JLAcruit6OP9OLqjpyo
l9QFREZagtfgzMeJZH2END7TCVjAcy94AS5LVPW42aCbisIhuBE45e5WP+yR77tCJo+9xZZQAjQC
iimPCH76/6G8xiFlbOD2Ya7bzw9PfrBypvxYSUrY6ZbsjG9MhsdDJs+UjztrA+8QLWlu0Td5VaPi
Gq+DFS8udK7BpQp4kxDEhqtasFki4FjFUhmBgYlSAuRUEd4D/VSRZF0RjoY0bOYeqIAVI1+t9AA4
84eJXH4RthZjbAKO4z5L+frh+GnBrggv2Dk6HaK271vVCbsSyJcq+xK2KdNlYNwgALAN2g2VUkpA
74kTXAwQNC1uJiQiKWpKnVJ1GS7j/7sCTMnKrPAQwHIruVsAUl6Z9uD2G1QeGeGVZ48sWZMP+K3T
V0au0zm9fSMEo0XBUFoiGoxzmfnRu1StvPNKSo1o0vq+wwvzivbDX+//Fc97s9XJ8/Q70ZvDY1j9
UnIWFF0aRa7bo9EmAs4ydiN2cKDqxbW4OLB0tzTmdXnT27RS+mOJXJ5Bvaafx1M+GmMLCzWve6F4
LIHqmlyUxbWkvtObAE7Rdkew3YW5Ll7ihwsptSXYtmnFhGvdi+/7QfTatRZtFfGbM4SQLPJkkVtI
pxEumh7uaAY6NUWRbkl1UvjsKCZgeEeBLt7f0FL/tyD9s60r32wEkMLs3DjVtvAIaY988lp98REm
tizAZvlnyaQGFypOJN976C2dMbh9RrVYI7HRXpfag1NjR9PuE0P7zUkYS18ddfU45iZOKaUcBi45
a9h4ADCZ3ck42UFsXAOyeYxNRE8OZFOXo1RdayBB1xGNE1h3qVuv1ALe54mFRqZqClZpqasu56ZH
Sqlshs0BicacRi5RKf77s6rlQ9pp5hK6TnP/2GjxvoFAQKPXz19JJ3ZJpdnMUohgdyPmY8nSgaTt
4gsp0ofLygplWcuyX6PLdjK3dOp0bmshJodcKNxWQum/TD9LwIIAdApEexzc+jl976bWh4s7SH2G
TyM44xFoNSGId2+T/hMsboTxtIRLT/wly4RpEGHynArGNTmWNURsU/+w3F2CH0aHiw6ju4V0/ELX
ZNnm1dmQeZrwp9ujNuuMIyLErqM4JJjtTGb8nUx691Zhp6ey3SoQ9KkoEX7IY7t9ATZfFHrVqU4J
R6sGQPNSZWM1UZxS2n+fxFOfhX7IVD//q2Uy4/o0BR0Qo/j18P+aYwKqrEVrNRlaw6xbqJbWQLsQ
3OV2Av4h6jLsRW0MwxhzFepZSHjECpFRnq3M8YWGjNCQtoY6gOFghR94QNQQYnfStVZ4gsm0vJct
/OZb0TWB+9TgjgoAYTXuNa0WkNqtWfGaNSOwNS6GM8xmEIXAYcd12C3ATF3SaWVrXZPbRYSxW509
uMzDCAz64WBal+28zxTDWKdzbkXjphx67ewpdvHsfmFYB3bcxlBpPlv4Z0/SZ3yRBY5sG2JQliqS
yh9QL93dBy2Y/0Wpdjls0bm/FqYlDNFIM/ge72gzSKYvjezIwMHfeIvHrkv/6Mp8EkRvLwbLwl8C
DeMBsJ9NiXBowkqEt+1I22QLkNmrBHMfrtJVXxWrE0F7mFsI3r3KzqDePOMeq7NyjQbIUgHY0WNq
w2EAh926W9WExF/93vAuZgK72MTT+SN5oVUBkYXmEkctAXu+dFZ/g/AfePzEIi8DN/F8PSl1tytB
tYHU9BCgyysysmljolvtr6yyebhf9gPIkWYhIcVyYH9JO1YZ0Yg3U+2RfJZ1I9DR+RaCjn/Y65UO
d7CatSZdwtPCEK+U9l/o/hdiObU5RLr5YFulzz+G96w/1rpYV8yhJ5Zwabo6FwaDa24kQtnFVRog
cdotue38HqWcLy+/XEkmYf1J5BR6Z83BuqQ5yYnw6DorZMJvaPuEGQoTwOS5ChCrKlJSQ+eJV+El
QuCICaP5g/s4Y5IZ5H53EQGdNTr7uTjIa7P5puUmFQ/4pt1GPFnGQl0Pa2ESUGxm+ogdXulhvdGI
lEgt/VH7HlwaV8W7PrTnXMbzQvSy2sZzuulaq1388z17MU6cLCODKsqubooBkng6FLFddNMzEx/2
12PLWP9CXY9A6dXQQhWASR6H+o+oZX/KbzDljlFcxf2XQROtc3NSLILtYKbv7jHjHWycvElBp2Km
t9v9acdKpjOINKLnbugfVcPzVDTqGAD5RVOwxo87ZFP5AGVPFPdFLhOjzlSufk1rZyBNB/jpOMjR
GwKG4Y2UwmaK0pObcKTJ076jV66YbeLVmcPUSOddp6Y6tmydehdvSodS+sernkRXtODoMP8ryLef
h9AP4e97XgotvW2OqlApaLgN5HriF1LQmHtH/xVCtpEhu0KEP09xaexeL8ZkOlGnzVsoTRC+00Hk
pqwOWuG8a2ptbZatc44YJnbIa5oihU1raXSWMIcfOE6aBoM6kEz+AHR+/w4zA+ozC0QSmS7dkVGs
UFdzON2ktOR5y/XDAOZJ/jUZFZMsgBKHMQSQoGMXKBt5ZRqnvujKC8/PxFV1uaWCvr0A6IvYk/g6
+IPBbNWp/6+P/ymX/CpwxTRt6oIgmYfCF/GEPK7k97l8V8MxKW5J4G2yZvY0t1OL6p/HOmNMWm6D
nyhQLIGu4N6ZlPUsToalub2i4xLkfX5nVBR1r2EYk56EXTXHFwxwtMbAXIVsjtU5xtUN7LsWtWU8
rcMnPf6fUPBgKen1YaZH5oeR5TZZcp8HCTSFWIIm6XaBar/hXrzeq+zqLQp9Dp70KrJKWGMNCfrG
vBVsfF9oMDlfbiijR/2EjXy37aGUOzv57BPZwY7pLKdoGiUV7O8xcKGWbK/sQ1L+Q2dkie6cSbzY
oX0J2kU9M7iOGuiIjWABtJeWX7GutKkJYR92KdPisuhv3bnvwQPjn0RXhvHYwpv2idrisCCqm7uo
T/opwFxDjqci5yj0tBBDKXo+fkMwImLab0AMZ3x4kD/BpDcb3P/llEpxfXxwnhxXb5OfmA6xsYep
6ZBBL3A4AZZ+CgwfecPibLnevKyCx1k0XUlvJCjg/kAFy0HzPV/bpfJ3ngJJwCvgDKFmK0i/iBc+
Z/qLi0RP0jDQTuas1XQbM4P8iJTWgS3WmJSy/doqg+2TY7s3rsPl1RaTETdI63t7VKaeJrIC9GsY
XIOSwPd6paYlMLgJGXMX0GxRIrpMHTz93WvnEUnaGxdN0IH+1FcuMZ12VevmEV5XRquTQR1aqDAS
N2D1OuqEISebWfsUz0RwMixsc3lTJWMupUMq29en87LqsMr2KbULuqzn5oUfG6/dYgH5CUZMWZmX
jnop3Y4Y6CivhFFlw2ZUa8uC+nIcjziCjH9jP22f8dulYobxJ425c0xVQFd1dQuPdEioNH2Gvq8v
PnNITDfc6HAS1VMSo180Ub1flL7llYgHrfJOEZWidG1hvQ9wEWTZN/dqL+JV4jGeXCQoQoqILYRm
CdU86YynE7XHRwXP/CIUGsJ+pKx/WFOaUJonxJEQpq/G8CKNS9b5Ut9dvrUNdAwuQu01lPcmla/Y
KdVECGZKOYYUglwGbo0A3GtnL4OtuCFcXgqxAzn5GZehjT+7AEaQmJaPBK1zmP9wKZ1Hj/KW/irn
cbYKKQAJQ1hafMjsTK/KxsapatPW3r39k1HRwrirMLUTv7wIOufqqgu+BYyJ5+s1W+nc2mpBIQzR
czVhIp5cYy+y1KdxVu5FLxURv4RKxd+jzuxYBjQfbscaTals4j92IYSPfISwiEcLQVBZH+rNArn6
833KlIeq3QvQ0uJrUJeX1jHAP7AQc87geBYfjZubUREFzPeO32rZHQEfrvCc/vaU1PkMxMF+cQo8
1yMKBQjsJGZPMgOGBoQU4xU1qFzCLG9NmB4Uw38Dyxn91OEuAy3rBt9npB2dE2TeTgnqbgPGyC67
9PAPU95RfBG50j5y2BHCqJ5tRbTdHgTeA/61OEF3BvvhGAEEwWvLhEQ89QS4D4C90y3kIV4Y+LqQ
HuBULzx59J4KkT3KRxaTaA/1PkOlJi/V15wfoOMDhShpq8FGYVZ7gSUTxbVcrzoCsugCUQ6D1AKx
WbU/gkhU+N4B3GlThjdLC1kYYc0j0nRCfvIcfOHxOtHtgLbC5Z1AxcvFQ7dHylkOOXvLmpjPDTmK
yXWHSunM0T2wYueugl6O/Bri+DthU7dRjiutfZWVrEp3y1a3tZbGG8gEkKF36n5hoIdlfaIHsNko
GnTZWsysKOg1/xzKSve72JNGpgALmHNi4IroWf1odPjIo4VUFDzmLL/5IpjoGEloZ+aGWzCpo6jX
7g+ckDNwpjF6vxQtx0dsHhWBUU6Enja3WO6l5e7P6VBn2i02cdfXUGeIYpyaMf2Vnrez2hWDrRsh
JFPOvouapOk+YAbaYajX5yUVQ6G6J6o/cHYv7bzyY+Fp3t2skyru/isYGo25UWN8Y6WQdVQnJ1pX
W/CzIKvD7LG5qomS7r2OcVa+5Mufb5OIE57gt5NXW6Uo0ubjnR3/+6DIDH4SCc3Ubw88Gi4we+4k
KwkHy0EjAqqr2scG9frKtr/ZGCJl6j4QQgN1KTf2Z4upqIR20nMptjUwacCKQmdYR6vdyzRWO/d9
SxYAbgkVWnR76LVa0uAHqK3upTRl5D5QcljcxpckJHHFaWFFAyeu9vZQoIBUPFQkEdITwTlOb8D8
tUcNQ5Ql7o2gaxMwaXHp28LzYlu9ooAIQ8Wtpu702YZNA7QV61oxiRW/EhRBAoODWKdgh+TrgsGh
ejr6Rb9O0IZR7agaPFpZvpsfxnetkYtTwZFvSrNzBiGmmVqLH/Ovvw/lO9vbzQ8Rhwd9aqxfEM6O
tUD5JbaK4aeb4aHlzEHUfZJSYoOl9jV6evG7scf2xluK20nhGngqhd1YZqEIf6oZvtyqdTzcA9b8
m/6tl+AnuQTfaA7b1hW9MjWwRF9wk51VaErdYlYklLXRkK3pcMXyBfT8AkwTaMlz9g5dBV6SqThO
XS0X064inPNBJ7i/75ivkJFlgDaiHiIOt+s12iKcGQVjd2/vX2hPEAvaVNHDGZAwJXmdJRHgQrkj
PuwhdskoG86k18D4dv44cVWgkikL0m76NFbIvUwrGHN/CK7uKkZbpCODueGrdrSU334P4HRhsBhk
Cu1eCYJaTpickoYa6TF2Q6yn76AY9BKSLpxYkvNT1AHnPJt2GXNLpIS0BJl+Mg8FxZasOZwKEQDY
YpdZcKJ7rxcTaaQYW3u3m1hYcZAs49zpDqToyKRSFSTZ/lfFMEKJkbHS2gbhB2ZMCMH8Uw9AJttK
Pz8TRG4g11TK+YLYf19xVvjbgcsWQ+Bb68hFKY52wVPxrEbYwsY/egnFDlxYqu1cBlFn88tSNeAE
CybpKF5jZ5DCehXB+j4s/s47qGWeKnOsmQSI+zWXSIdXfmI+KlUW99b+HxtoCYJQumpZWylJVl5j
ZoRXlH9kWWTSoHNkFOsyMB9MfrPrkYx/nM9tGlX56cBY35i2tU0jWpOoQBne8mMVZuZPO5vWATU7
TXqP4C67SphNuq19uPEcQjvDQb1FH0lr+BfAeAJCxP9LXa1SiiwrfB5+5p7F2MSB0N3bTBmvrvoj
mcbEgcQYKbAIo5wURpaMokjQYzvqu1QNMpVkfhOWW+9l2iQdrLlTIPyD6hiV+sm91yIGB+BuCS9l
kqMqYz0CbT2v7xOSIpRFJEnIqBF3I/9OlwGfmmt7NK6shMmlFxGy4D3tckWd53CxDFx81OwMGIqY
YYVuJ344aE9hMvgrKlAyydS1cFZx2hJaEeKI94Ikqd+BI6/Wfmz6YoL1YXo5CsKwHi2vutj4iOR2
4oYdSQM7syd5FMAeVBjZ2tmre5Qi9+XAcTke0hec+szjyGuH2rwe8PPmutE8eXC0ED1J1Js0t/m9
IC/fFsusAeJkfTSEfMQGxASHJPws85uTis7hEzYDhw78Hmefml+mEoVB7XkByAmlB7Rc1NmbJh1e
BuT/MKkpMLTPR2oM8TnNNneub/6gYZ1O83qiYiDKdgYKGiASUNu5vSTwix8s+1mhUkuVMXvVc77I
4ROUDctyo/Ju8kiE39iw7PF2pX2eISbe7OpWfjcE0URa3IDENyMl1kYiNBRtLyE2nlxhR60OcYgY
WVUST2+QrLrA55+im0CjMnmGZKiaPYNcU0uzsVxJuaK9jKax1+avKaI77aq9LcE+l8tCSg6Y7CvJ
pvxU/8zouHGWFtYLQ8LIk6FxsgH+2cTS/0uJIeIWLcVrXI8S67a2UUDz3iPhjn+inyTDHEozkdcT
i5GxG6X3xmbs5CZmpgL0h5D+fJsYMP494SAh29N4FqRo1A962vWHr0y72TEEoPueiWjHfObbr6tu
SwBQMCbA/p+NDrfYOCzZ7ERnw6Lfdz8pDOPHQT1nyQOKXxyPmF0wbXpXcCOECURGpzZaaMJBpmNt
qF1gWpXaYCdLo5ZD4jaO80RJGX9wFyRDdyDH34ixX0eflI1ZGSqlVDR9os/S3c2AzRv9kgfmMIum
YdrS96u15KgVaYll3o+6ty4OWuJ4KGx52OVdcKs0LBs+pc47iBolkWC3ovKAcqcR9USWpwM0dyfU
APqlkcQoh2Yu/Vm7PSOc9voHvL4MfD2983zZFlbeB7ry7SLfZvbYJHmLahK4GoAUNQTVhfAgCdvb
E6zKHVZCmuGfR36Xv76fh685v8noO9SrdNU7Wc7ZdzgCpTXD0m0OlmlGIl4En8oOuy0Pe6qluZRz
beHL4Ul5Rl/HPJe8mk0oawm1Gj7zNSDefLmfN88ztg5bwZXOMQlUw+YMEisUs6Hc2rPfZ1nIUtTt
NC9TmIpfjhlXc1lWwZjsWVwx2iCGXHv5R0TEpbN8N72VmYuN0DVZnkrgMM5KbMLtpWf6Aae7a6lS
fxtuBYbhkgI9W9DH4sHoVnv1WIJblMjBoHPj06+GVuHgaXOOsHy5IZytj6OKbtTHBomxBKO0OTyW
Y/1LhlAX5Igx2I8vTMqu76p2lIOGRNx6HxSqXEwCl2Iqdsv3KM+ey8RcfM9eZ4PAUJ0l80tVBq29
fco/47wfwLVptnVnWXz2ORrUPiDFCtjNp19EzujEBL8GJOkh2JTZWjPIuq70UXcEwa5ymLPgirZ1
VGpYdBSpam+W0QVUnmAz1b8gQMmFzf50RA8IilyjWYppQOSU/7gVREkPEpR+b6f9S7XSMpF9OqGp
KdlY9s4QJ6GGpcqlIJTRrmFSSWr2zZnk0hdGpw7onBRUhn0rG0Zv38/7QETlwIYvwDVrMBuo5tpC
HglaZM/6C5VP3TB7SwJdfbXr9qL43j/FkJDnLn4Ef2aZLFkpQD8qVgOo+Ywv9aZap0GvkqLSKQcE
sTB4XwcR9ml/ryZczbB2ntsrG3Oa0uKgqCUjqS+yCWwEYcilDGOwR6hLIDMA1MlQK+lxyffrDQ79
jX8kBE28vEXFVVhlHBE9cap7JlftD7IVUQT4ZAAopfDYNoZeL5b+e5oda7BApxHX+P3RS1YgJmob
mfDMFNpqp+YgDRGjvPn29wk0agXiIU/Mf7swJL0U6lj8721bjL1GyG5yWhOhmFGD0mvnfIMPGNtQ
koZ63mBa8eEoQ6vL099RJOgtHtrsBIWOdlrYIJVOLVspxBwddRQeG/l0KzIvQlrPcGxyOXKkOnXx
uIf4U6igs/TY0GMB3fpr6X/eQL4ZPqnlnrmQ4hbx0ghVLrib99cCC6t8Nfm5/GKU0Ypsjv3CMauT
QA7c5UXwpMiocOU+25l0VfU+Jv/x20hkvyb5nY//CQW9tOTBc8bJ2TmZB+r0/DAMatPpPbiwsszP
b3WNoGqHQ2WMhijbGbS47Pf7c+nl+Fg+6m+ikl5uA+gYX2B3nQftrI+v7E1UTF0ndil5fz94D23P
J0cJf0X1IIJQBRqEkZ9xm8foh3+jVFTtoGRbj73XM681eVHthABlmsGfpC+pVufehUKms/2ejdJz
6A9SPHNTYyJKXoif1nLnsEm3sgaTqvhqAgqOBtyduuwjky3JgEkaCuioCgU1DpTGtmn+hUVdXCPj
kNE/vltrjqj6puqFyrycZCwPyxUGPMZP8CT5+Db1uZ7T2jm3YF85VivnPcc58UHlKpt2p3cCMZ/Z
D+2VCWxuLUXGfinYrwnaZkEpfPGqB4kaTT9JvRPtOzMYNdtxZijLcQCl3Bn+8XWSL/Pwi5VVFbNt
JtP5gpPmsvU24+WxG1PyYkfT8nyjuufmyZnfrC8yLanwoFyxOrEOg3kIiZOK72/NA1QB19/Jb9vI
xuHNrwG5FMPC7CFMV7AGNEPDXeu0HKuOEg2vfwVV2AodWLz5pxxwnK+FVjJQmrexoHdEo7UfOl9u
BWnDQpFj5VxFgmOQmlbq/4fSPsGzIIXb272e5UlJMcKhhDGnNXUmrXo2wMVE5hHMfmnBbRfmcj7W
B+oDZgqm9VMbkgMAtAll7gMytG41NjDO2ZSvQiX/6F45qNrjuwMF5oEBA0YSTRgdiN/E/pBrriB7
3HjcQivZA8mgL1Tv4SL75B39Dw8oxYMpbh0VWl7jgFKwY5Lgi04wjCaSDfzVpWzMBBLn1xf7Dfxu
m4noM/zfAcd7IZx2P14+0OmfAoF4EQYmJ7apZNfBjSkJVV7gVHYUMoAhdK64vf+QbMtq2NUxaK2h
UBg+ngeTnFN0EYUHbHU7y9GcQmTeQhQI5Inenlrt5Lnr7GuslcxLmShA+6d007DacQuMnllcfZDI
OUb/a70JehZ0b7GOoD0yyoHIiZ/sgmX+l8a12EWxQG8SKh/I3wfO9FubKbCjQcLN6FvN4pVystNy
Gz3SCb4ye7DXmCts9QDOiGTbrgw1Ml0qS9p35hcDFyA7uetC0DJSg2WyhMgURJhFoPZI9eTNmyUF
v3tZxy/tDM6lb2gdoTfAgL51cjcOetvRZZhNRcZ3b9LMvOuargLJU/HQz4Ft58a97OAQZhVE6dvx
UlXuIaDC6tjces7ZI6NJMlgPNpS4KUyByce/FpHAZb018zqQ5ab/d4DZmRURpqOMYOQe7/pfFd5n
KiqupCmCBn6MiSrQJ0J3WeNkmT/QXRV8xgoA8pCM09TeTZEhhRi4Ht7g+QnWtUAF299lI9O9RK84
QLeaYVEMxy0m3mpE6yAoo4Vmtj7Pmgz8pPEJ6eHjhRSxXEBNUXXn1BfK7C/o6zRfP7D9tAgMMPV1
lXRjX3Wq3Wb2v/TVAYmzYOqaB28x7s29+Zs+K4oPCjyvDm+R9HLp5dTZp60f2CQdEzc3UauywX51
nawh4vqBA4sUsp/1LSY8CkqJk948MZmUMQriiMXd9JCbA3ifzV1U+D/QYzy8mRg9QfrOb3HFC+iQ
fidQ3Mw4xdWk8XUg8rzT77ryZ3A8K0pMso2wN3zHaAf+4Zj2VYcSuPS2ubJpde3U2yP/JY1Xbzuj
xtfEFVfQ5ggpqNCzQQZxwhiHzjmwkhm1Rqd+imMVneXpWhg9/StczLG0K4A4W5t0Kg6JrHwMbNMR
acqI+kdsEf2XF0NpaQ9JY/bju0iQZKIEPXyLGPi/RuOxq+Ax0Y60YrGRUZLzN2TdRh+vHHADJHF4
nF/jlJj0or5vJoAGiv5Lk8+au4onUmWBoC95OU5ez+1B/Clhz111+Vo8XiVPAoQUScaYHdM6mQwN
+0vFKX4tDkJTcoFsCMMA8PM1SFT6WkUPzeFHHTY4AAAsNyNegwFUSv+Tuvvd70m856yoVCXmPM7G
MxgVeakZLqaljlnxRl5spaD+IPXPeVaqzsTCpYbkwNE/287o3aTRTPBxMX8PF6v9la9hKYtVshoF
Q/U3q+Eu/QRW/k/1xTKXonRerJtncS30KZsWtfZ7LgWuWSl8sble2LVI0wvX74RbHn58BlZDfhH4
H4ZidXppV87iUyeiSEBSLBQuzsiSj+89HTt663jcTg5GTqgvNVzNtsz4+p69vizvy8M+G01P/obt
A3zciFWj6OxFqFPnOloYA/5YQZAwbUO9BUXQt5CZELCmTxZnQpSdUo2oUtT/KrXVKOBDnOrGFriR
RKMKyo21rJNvgp+Yj+mU+CLroIQ6reu3W2igMhAuEh89I0aLj8VfC0JOGP6cWBArp4kg/APSItgB
A1bt+jklFfRXqm4LdCrOrH/FvZ812IsuBuJ0yBARu5oJBuiUmaD9MwBiJKfBnB60ZaqMInEvkden
UYPhDlZL9f2yUwsiyFQJFImJpvb6kWOLMUbc0Bvu3BpgPXFVg4FNN3NWhz4ZWxC3fj9WNx8vGiM9
WxpZaDuVOCXkKIDvGb0t/dyp8+bKt4HYqDzUuVV5tYTSAXpSmwoisItvH+Qhb08gyGKWkaI6rk3n
3xPqGAXV5BJBQ63adA+bP4qIBdkEWPt9EhxQb1VcRd5H/8heRQjMioe7SCpVaexHP8Jw/AHHbdU7
gwrIQEk/bqgqqlFI6oL50eMlsYoVdKL4XDyuoNayfqAO3iegB6EpNCMndUZCuq5OiJE9EbFeDChw
EMUSMYiQa1dFWpqrmwvyJfb4qbyA9ud+14GUBA+IuyKlt5r43ymgT1ptwso/Vx7lAl5/E/B/ffDD
Wqr2gPny5QgIsWJC7jbwAUOoauWFLji2T6EkkeAWQio3S1+dqzBRg1Xm22RsUdKRFuED2BJKaMlh
Hiw0ZkzLp4Xv41CXrX5aQDLX+x8cNLmyA5cuOChoycFq8jIg/cS+PSPZbFOqICSvOFVvXwimWCql
muWv1V0Oii2tEUV6kL014XRSXjvlMXWQD6tdlveHG/2JQpDUfvfaiENOBXjiOUxN7Y5KyL5PwDnR
x6HCPQ1WPqW81z6Roe7D482TG6RdZ2syiLxUE+D6RqiMIXsu0s7nvYikCQywoFCN22I9QnX5f4Kk
yI3qa7UpojrkKK/A7rwC5YukIbjyWXd1trYUSINI5mCAaNNVQCez3xwXRtjQ9jh/TfccMefmCEWr
ACAG5fYADArH5ZRPT2i/2LtTyyniu1NJYJIRx2M598PUJ8rqAFh2JcfPPvIokEl/EvSsJiLGCByQ
XdzmTbyCNYDH1ZNgsaksvHrf4NwBy7zZWfVdBashu2h9fJpAHKWO/vfFbkL43HExidCjlaMSsIYg
nxmDoIJLEE7JTty14TEVQ9gF3IKsYtIQRAUD5BotnYHjJk0Atwr5RiZ9+IdPijBA67YTlwfQG418
U+VamlU8GPYJVkRMALPCvONM4GKuV9LfPm+u356x2RSxe7hCgEwucKC33J2wR6ZFikp28td0EoF/
Byoc7y2cChoSPcf08rxdqrGbB/mFPlj8l1R/XzhlajB7T5hd2Ex9Q5wkub4NwPCB4LWHSsBNe4+f
lynG0oWGeJQxR96H1WgbRlaroYJzlVaK5bG6fGNsfwE3R8ksIJbH78VVhVvdlueaTGGMgoQ0O2zI
BdtHzpR3KFUv0YQoYi1aqCP+W7nEZgoTfXSnzn1BD3gDlcBMn21iORd38iX3860Y01DkBm9tITQh
B1U685398MZBqvgj14D0zu4ebs02ITDbHxJI/J3HATvecteR78mMdA+t7Cuf4y7G+rALJx6oG5u/
ryPDMoV32oRr/0zVDaPRKuTfem+O/org0pIRnCjaKtrxrzdSbcms+dAhlzwtrn6DgGJsRm70enFd
A8zcbXfxikcs+ZvMxvZyO9RRzv4VT+Iss0n8JzVwgXbbtb6c08OMt1tDAlo9Gjfn9Mqt+XiTpfCV
ATAR0e5bp1CmSlR0oYYTDzQaj0F96tJoWjloC3PVbjeJAi2lJ5nUwo4iLA5tOgRB3XEUiyTSBDvK
dIEHNTnDhABOaG2yUaeJn7BJFf59X5U2e4vm3M+Ib+DgAqjSdQ8EqkhNItwBs6/ajkAgyOOopIqt
Ci8x1ttsUS3TeeKGR8r+n4Gqdw2QDCnMTyE6u4pCeyXasB7TL9ZZkjoFAraCbwMou7DnS5nIbM9K
VaKOoenfAowzX7YRNV8OzGFkgYIgkLidsVhR6DQg9DOQ2gwJyE5RNu+1tOXmig2tuBvgHM023gzb
aprBUQ99W/1//ufzrfiOKHkmSgodoTO8JB7CF3hdyhlyt56VaudnQ/ffeygW+EfrtqnkEVn+R0DM
RU4qba/WrTMIi5celcXXnhHoSEAXxR0AFOLvWiULPmBWlzAbWuZIupgnKXjyxLM8lUvLc/1RRByO
sQWW/1jKQ+AegDvlKdn7W/1mgPVHR/+UdgOAUhs1q0hFnQG6D2gyavXlOP7iPLQvKJJUY0dpp76v
92lqtn7L5nMxGjBWG8kyQ+ZVxAwycAeadjh8a6wMQsMN3Zz7+FaZ/MKLE/4Y+tr6R0+bDeYzLg4A
ZxboBV5nwxmT5bFkvG4INbCy3vqIVK8kuTySGMu/C1A2TiVDL+tbSXNTgalGlwz7PPr9Wn36PByM
xqT1vOMci6ImVq6+qNVB7PYKyUrl1UrSFN7hNmiUFLFEUhVylRdhilSzvLiTSnvLylJmBgAYRig/
iGh01t6LItLFzAo57d3o7Lx5n7g1thHFn6NalTbQivtbI9eppGaNKZuWz2Q17nsmvdXDwBcRTyuB
Y2TvVtmOf8CktqBwywSlL0englsN2dGVGmj2ic32jw08gjALdAo43rjgP8hstc9vicGPcM4S6dPU
JdhO//a3b+rcZHPfmi60/JHeTbYqC83ZpS5ETnCkDlCIo66w2X20gQTJpvqfpTQf/Wb16LSHqgf2
OFIz7tTkjZYkTcxdX/hbTVxTc71CsEdNt5X/ui1Em1lTk4odQF0eK5aYjMNC5qrplif+ljatoyTI
Z15E/Knx3Bj6f+s47NoiIwZKLSErM+zsqqmiLLG7gG5VBwgNwQfxrjQP7D0RVbGB4AAMOU/CapoN
wpQrQp60RnJoNrblnoD26GVVvGLY1KHjo39TRRcwPDF21J0ohfY0dT6o6uqNRYdFiR/4CvGxvB4F
AtVYxrhGMDvvbZTMrIl+lcPTekHFfSG8ryv6zpxEx5I9OJqjMS1AAO32/dj9JcDbkx2zru9gVwBK
z6uEfgJ3L8uDU8nMVV7L2Iv3THwYnky3iZsS162wdtMX8A1nJwFkD0wZzuwyJd1FGEyyTP3l4PvY
/6TcALpT9QV0dCp0rX75Q7FyVI4F7furC7AGyRxPcKFGMDYfTz3Fn2E0NkzZpVKaMAsfKCEm3ICF
/pJwI1XelPZozaXiba6u81k5K4UvceT5BGXU9O/KbemdX1wBa9q19T4BDZWfi83pBamtwuDDSKXq
vwtIqse2bo3IHuNWGjyhn92ke3YQma5hfbN3iUWcAISqpZf4G/IWy+O2XxWrXyb3joCt1ptI1Rzv
EbMEBbiYbtf3klauF28hnAQsjuEzlWpcu6u8vHx+iVPkaWnnvgE2JRvudH4pJm+Izoq07i9GvDRO
MegUHBKbK9sDkwO8bzVFFF1i61RTAAnrUTQ6oSgbfCWy3yE76I5Kl8C22d4gapZq5DZ4Er+b/z5D
KGsjeajHKRgUEwY/nFY8GnEXDdSLnqJFjE+df2UYT4RGadzgLQ5qsoPsf7nlmp3BiGEpt2a1Qq76
aB6SoaYFPiV6bPcxQfp4UuSdLShVrFtdjC5BkGslb+xZowtpmBBtJeAax5qEgk4s+Ieff7zzPH2p
vH1CPHiMEfFrGeDzzKJmYGvVZgqF4XkNrw3/70LuTduWCDiRiAdGt0HJF6aObRbxrNZzV+ubZ/YF
FmzHKK0DitSDDwPhprL3MIz/vStldxVNWHZM3JQ86fWoKumBQXokq5t5yFKhO5vvNG2KqPHR2lDk
b7Yls8/0Tjf/8NWoxI3pSEeY7tl6Kg+iTAjXEQGiw/9U6IvWQlp3cf0i4lg7+FHgV/0/AeitAddA
45WUgasDUaTzqU2fz4VJQyD5wazPzObZL6CwHY550I5f4Z/2nxRGh3Dt0yty/QbfFZ8imAQSuHa9
Dvxmpw/Y02/cd0bF0/P2SiN557itEQsqCoO44nPBiQSfEYz9xHdnizrHNcs1kPnlPoP067gNQsKw
5snGrvzh8oJLNtLtVG9hy67Nkj+JXrAd2RnqpKKETdC+9CYF8o5esEleFig6JAJ2i1v6sCLKpHqQ
sqCnreytJcRwBDgfnfBzhKYr9wWypE90jOOmuZHNd/lkAbA93VBnR9jOUA2ofsw9tImMhvZt79mw
FU9thfSuj9z/TXveMAMKY07GVsjiuIf/9cjHL6RRwg7NiK09wCbUsAsY2PbJZfSJy+ueN6DVRIiT
UP1H1CTO9A4E9psd65zGrmVUiJSDGr10789wYBCHGrMCZHgC16FaeHyCowYTq0SJvGUwYb9hDVHK
+73838BX8zZ5bFhU418naYTbDPMPPDHfIwflNU8ZSosQEMWRw568zGFmnOptZ7x0bDy4O3li/m43
EC/EdVIpLC836hKcMYOZhXEXVnA4u26hXSPdQHHGRxYe1q8FZ3BqtjsVBqcDX5k1Cstzqu+g701b
1KByi4KKRbm9pgowPZ6Qhl7FLAB9z5DiTF502dOWolcmwMdGTBgkHKaO/XJSFP3rb/sE+8BnH5Tb
XYOT7FN3dpnDrhnFBtmnEt0Ita4=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "zynq_bd_C2C1B_0,axi_chip2chip_v5_0_20,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_chip2chip_v5_0_20,Vivado 2023.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_c2c_aurora_tx_tdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 62 to 62 );
  signal NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 1;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 1;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 50;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 1;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 50;
  attribute AR_CH_FC : integer;
  attribute AR_CH_FC of inst : label is 128;
  attribute AR_CH_FIFO_DEPTH : integer;
  attribute AR_CH_FIFO_DEPTH of inst : label is 256;
  attribute AR_CH_PTR_WIDTH : integer;
  attribute AR_CH_PTR_WIDTH of inst : label is 8;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AW_CH_FC : integer;
  attribute AW_CH_FC of inst : label is 128;
  attribute AW_CH_FIFO_DEPTH : integer;
  attribute AW_CH_FIFO_DEPTH of inst : label is 256;
  attribute AW_CH_PTR_WIDTH : integer;
  attribute AW_CH_PTR_WIDTH of inst : label is 8;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 8;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 8;
  attribute BR_CH_FC : integer;
  attribute BR_CH_FC of inst : label is 128;
  attribute BR_CH_FIFO_DEPTH : integer;
  attribute BR_CH_FIFO_DEPTH of inst : label is 256;
  attribute BR_CH_PTR_WIDTH : integer;
  attribute BR_CH_PTR_WIDTH of inst : label is 8;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 6;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 4;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 1;
  attribute C_EN_AXI_LINK_HNDLR : integer;
  attribute C_EN_AXI_LINK_HNDLR of inst : label is 0;
  attribute C_EN_LEGACY_MODE : integer;
  attribute C_EN_LEGACY_MODE of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_FIFO_DEPTH_LH : integer;
  attribute C_FIFO_DEPTH_LH of inst : label is 256;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 2;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 1;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 58;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 1;
  attribute C_RD_CNTR_WIDTH : integer;
  attribute C_RD_CNTR_WIDTH of inst : label is 8;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 0;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 28;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 1;
  attribute C_WR_CNTR_WIDTH : integer;
  attribute C_WR_CNTR_WIDTH of inst : label is 8;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 1;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of inst : label is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 64;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 41;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 1;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 41;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 41;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 41;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aurora_init_clk : signal is "xilinx.com:signal:clock:1.0 INIT_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aurora_init_clk : signal is "XIL_INTERFACENAME INIT_CLK, ASSOCIATED_RESET aurora_pma_init_out, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zynq_bd_INIT_CLK, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_mmcm_not_locked : signal is "xilinx.com:signal:reset:1.0 AURORA_MMCM_NOT_LOCKED RST";
  attribute X_INTERFACE_PARAMETER of aurora_mmcm_not_locked : signal is "XIL_INTERFACENAME AURORA_MMCM_NOT_LOCKED, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of aurora_pma_init_in : signal is "XIL_INTERFACENAME AURORA_PMA_INIT_IN, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_pma_init_out : signal is "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_OUT RST";
  attribute X_INTERFACE_PARAMETER of aurora_pma_init_out : signal is "XIL_INTERFACENAME AURORA_PMA_INIT_OUT, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 AURORA_RST_OUT RST";
  attribute X_INTERFACE_PARAMETER of aurora_reset_pb : signal is "XIL_INTERFACENAME AURORA_RST_OUT, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_rx_tvalid : signal is "xilinx.com:interface:axis:1.0 AXIS_RX TVALID";
  attribute X_INTERFACE_PARAMETER of axi_c2c_aurora_rx_tvalid : signal is "XIL_INTERFACENAME AXIS_RX, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 78125000, PHASE 0, CLK_DOMAIN zynq_bd_C2C1B_PHY_0_user_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tready : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TREADY";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tvalid : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TVALID";
  attribute X_INTERFACE_PARAMETER of axi_c2c_aurora_tx_tvalid : signal is "XIL_INTERFACENAME AXIS_TX, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 78125000, PHASE 0, CLK_DOMAIN zynq_bd_C2C1B_PHY_0_user_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_phy_clk : signal is "xilinx.com:signal:clock:1.0 axi_c2c_phy_clk CLK";
  attribute X_INTERFACE_PARAMETER of axi_c2c_phy_clk : signal is "XIL_INTERFACENAME axi_c2c_phy_clk, ASSOCIATED_BUSIF AXIS_TX:AXIS_RX, ASSOCIATED_RESET aurora_reset_pb, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN zynq_bd_C2C1B_PHY_0_user_clk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 s_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME s_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_aresetn, FREQ_HZ 49999500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 s_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME s_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_aclk : signal is "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, FREQ_HZ 49999500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_lite_rready : signal is "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49999500, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID";
  attribute X_INTERFACE_INFO of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY";
  attribute X_INTERFACE_INFO of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 s_axi RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 49999500, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 4, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 s_axi WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_rx_tdata : signal is "xilinx.com:interface:axis:1.0 AXIS_RX TDATA";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tdata : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 s_axi ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 s_axi ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 s_axi ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 s_axi AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 s_axi AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 s_axi AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 s_axi BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT";
  attribute X_INTERFACE_INFO of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR";
  attribute X_INTERFACE_INFO of s_axi_lite_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT";
  attribute X_INTERFACE_INFO of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA";
  attribute X_INTERFACE_INFO of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP";
  attribute X_INTERFACE_INFO of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA";
  attribute X_INTERFACE_INFO of s_axi_lite_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 s_axi RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
  attribute X_INTERFACE_INFO of s_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 s_axi WUSER";
begin
  axi_c2c_aurora_tx_tdata(63) <= \^axi_c2c_aurora_tx_tdata\(63);
  axi_c2c_aurora_tx_tdata(62) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(61 downto 0) <= \^axi_c2c_aurora_tx_tdata\(61 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_20
     port map (
      aurora_do_cc => aurora_do_cc,
      aurora_init_clk => aurora_init_clk,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      aurora_pma_init_in => aurora_pma_init_in,
      aurora_pma_init_out => aurora_pma_init_out,
      aurora_reset_pb => aurora_reset_pb,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_aurora_rx_tdata(63 downto 0) => axi_c2c_aurora_rx_tdata(63 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_aurora_tx_tdata(63) => \^axi_c2c_aurora_tx_tdata\(63),
      axi_c2c_aurora_tx_tdata(62) => NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED(62),
      axi_c2c_aurora_tx_tdata(61 downto 0) => \^axi_c2c_aurora_tx_tdata\(61 downto 0),
      axi_c2c_aurora_tx_tready => axi_c2c_aurora_tx_tready,
      axi_c2c_aurora_tx_tvalid => axi_c2c_aurora_tx_tvalid,
      axi_c2c_config_error_out => axi_c2c_config_error_out,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_lnk_hndlr_in_progress => NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_m2s_intr_out(3 downto 0) => NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_in(3 downto 0) => B"0000",
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_c2c_selio_rx_clk_in => '0',
      axi_c2c_selio_rx_data_in(27 downto 0) => B"0000000000000000000000000000",
      axi_c2c_selio_rx_diff_clk_in_n => '0',
      axi_c2c_selio_rx_diff_clk_in_p => '0',
      axi_c2c_selio_rx_diff_data_in_n(27 downto 0) => B"0000000000000000000000000000",
      axi_c2c_selio_rx_diff_data_in_p(27 downto 0) => B"0000000000000000000000000000",
      axi_c2c_selio_tx_clk_out => NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED,
      axi_c2c_selio_tx_data_out(27 downto 0) => NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED(27 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED,
      axi_c2c_selio_tx_diff_clk_out_p => NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED,
      axi_c2c_selio_tx_diff_data_out_n(27 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(27 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(27 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(27 downto 0),
      idelay_ref_clk => '0',
      m_aclk => '0',
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => '1',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arid(5 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(5 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arready => '0',
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awid(5 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(5 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awready => '0',
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(5 downto 0) => B"000000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1 downto 0) => B"00",
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1 downto 0) => B"00",
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(5 downto 0) => B"000000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(3 downto 0) => NLW_inst_m_axi_wuser_UNCONNECTED(3 downto 0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1 downto 0) => s_axi_arsize(1 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(31 downto 0) => s_axi_lite_araddr(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => s_axi_lite_arprot(1 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(31 downto 0) => s_axi_lite_awaddr(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => s_axi_lite_awprot(1 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wstrb(3 downto 0) => s_axi_lite_wstrb(3 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(3 downto 0) => s_axi_wuser(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
