// Seed: 3708352823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output tri1 id_1;
  logic id_5, id_6;
  assign id_1 = $realtime;
  assign id_5 = id_5;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd49
) (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  input wire id_1;
  _id_4(
      -1'd0, -1'b0, id_4, id_2, 1, 1, id_2 == id_3, 1, id_2, id_4
  );
  wire id_5;
  assign #id_6 id_3[id_4] = id_4 != "";
endmodule
