{"sha": "f7be73c86287ab5b8c8121732d3ab6249415a429", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjdiZTczYzg2Mjg3YWI1YjhjODEyMTczMmQzYWI2MjQ5NDE1YTQyOQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-09-10T07:05:31Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-09-10T07:05:31Z"}, "message": "AVX-512. Add patterns for compress, expand.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VI48F): New.\n\t(define_insn \"<avx512>_compress<mode>_mask\"): Rename from\n\t\"avx512f_compress<mode>_mask\" and update mode iterator.\n\t(define_insn \"<avx512>_compressstore<mode>_mask\"): Rename from\n\t\"avx512f_compressstore<mode>_mask\" and update mode iterator.\n\t(define_expand \"<avx512>_expand<mode>_maskz\"): Rename from\n\t\"avx512f_expand<mode>_maskz\" and update mode iterator.\n\t(define_insn \"<avx512>_expand<mode>_mask\"): Rename from\n\t\"avx512f_expand<mode>_mask\" and update mode iterator.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r215108", "tree": {"sha": "cd2dd279ec57d40fe6bf0e6a5b350f1a86a50f08", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cd2dd279ec57d40fe6bf0e6a5b350f1a86a50f08"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f7be73c86287ab5b8c8121732d3ab6249415a429", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f7be73c86287ab5b8c8121732d3ab6249415a429", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f7be73c86287ab5b8c8121732d3ab6249415a429", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f7be73c86287ab5b8c8121732d3ab6249415a429/comments", "author": null, "committer": null, "parents": [{"sha": "b9826286455578db4b0a3b8eb511484407745797", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b9826286455578db4b0a3b8eb511484407745797", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b9826286455578db4b0a3b8eb511484407745797"}], "stats": {"total": 64, "additions": 45, "deletions": 19}, "files": [{"sha": "1e518056e79d25619b69090d248f0e1801f1752c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 20, "deletions": 0, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f7be73c86287ab5b8c8121732d3ab6249415a429/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f7be73c86287ab5b8c8121732d3ab6249415a429/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f7be73c86287ab5b8c8121732d3ab6249415a429", "patch": "@@ -1,3 +1,23 @@\n+2014-09-10  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VI48F): New.\n+\t(define_insn \"<avx512>_compress<mode>_mask\"): Rename from\n+\t\"avx512f_compress<mode>_mask\" and update mode iterator.\n+\t(define_insn \"<avx512>_compressstore<mode>_mask\"): Rename from\n+\t\"avx512f_compressstore<mode>_mask\" and update mode iterator.\n+\t(define_expand \"<avx512>_expand<mode>_maskz\"): Rename from\n+\t\"avx512f_expand<mode>_maskz\" and update mode iterator.\n+\t(define_insn \"<avx512>_expand<mode>_mask\"): Rename from\n+\t\"avx512f_expand<mode>_mask\" and update mode iterator.\n+\n 2014-09-10  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "42f6f188ee2634517dc7a162551285a222654e01", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 25, "deletions": 19, "changes": 44, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f7be73c86287ab5b8c8121732d3ab6249415a429/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f7be73c86287ab5b8c8121732d3ab6249415a429/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=f7be73c86287ab5b8c8121732d3ab6249415a429", "patch": "@@ -517,6 +517,12 @@\n   (V16SI \"TARGET_AVX512F\") (V16SF \"TARGET_AVX512F\")\n   (V8DI  \"TARGET_AVX512F\") (V8DF  \"TARGET_AVX512F\")])\n (define_mode_iterator VI48F_512 [V16SI V16SF V8DI V8DF])\n+(define_mode_iterator VI48F\n+  [V16SI V16SF V8DI V8DF\n+   (V8SI \"TARGET_AVX512VL\") (V8SF \"TARGET_AVX512VL\")\n+   (V4DI \"TARGET_AVX512VL\") (V4DF \"TARGET_AVX512VL\")\n+   (V4SI \"TARGET_AVX512VL\") (V4SF \"TARGET_AVX512VL\")\n+   (V2DI \"TARGET_AVX512VL\") (V2DF \"TARGET_AVX512VL\")])\n \n ;; Mapping from float mode to required SSE level\n (define_mode_attr sse\n@@ -16736,11 +16742,11 @@\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"avx512f_compress<mode>_mask\"\n-  [(set (match_operand:VI48F_512 0 \"register_operand\" \"=v\")\n-\t(unspec:VI48F_512\n-\t  [(match_operand:VI48F_512 1 \"register_operand\" \"v\")\n-\t   (match_operand:VI48F_512 2 \"vector_move_operand\" \"0C\")\n+(define_insn \"<avx512>_compress<mode>_mask\"\n+  [(set (match_operand:VI48F 0 \"register_operand\" \"=v\")\n+\t(unspec:VI48F\n+\t  [(match_operand:VI48F 1 \"register_operand\" \"v\")\n+\t   (match_operand:VI48F 2 \"vector_move_operand\" \"0C\")\n \t   (match_operand:<avx512fmaskmode> 3 \"register_operand\" \"Yk\")]\n \t  UNSPEC_COMPRESS))]\n   \"TARGET_AVX512F\"\n@@ -16749,10 +16755,10 @@\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"avx512f_compressstore<mode>_mask\"\n-  [(set (match_operand:VI48F_512 0 \"memory_operand\" \"=m\")\n-\t(unspec:VI48F_512\n-\t  [(match_operand:VI48F_512 1 \"register_operand\" \"x\")\n+(define_insn \"<avx512>_compressstore<mode>_mask\"\n+  [(set (match_operand:VI48F 0 \"memory_operand\" \"=m\")\n+\t(unspec:VI48F\n+\t  [(match_operand:VI48F 1 \"register_operand\" \"x\")\n \t   (match_dup 0)\n \t   (match_operand:<avx512fmaskmode> 2 \"register_operand\" \"Yk\")]\n \t  UNSPEC_COMPRESS_STORE))]\n@@ -16763,21 +16769,21 @@\n    (set_attr \"memory\" \"store\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_expand \"avx512f_expand<mode>_maskz\"\n-  [(set (match_operand:VI48F_512 0 \"register_operand\")\n-\t(unspec:VI48F_512\n-\t  [(match_operand:VI48F_512 1 \"nonimmediate_operand\")\n-\t   (match_operand:VI48F_512 2 \"vector_move_operand\")\n+(define_expand \"<avx512>_expand<mode>_maskz\"\n+  [(set (match_operand:VI48F 0 \"register_operand\")\n+\t(unspec:VI48F\n+\t  [(match_operand:VI48F 1 \"nonimmediate_operand\")\n+\t   (match_operand:VI48F 2 \"vector_move_operand\")\n \t   (match_operand:<avx512fmaskmode> 3 \"register_operand\")]\n \t  UNSPEC_EXPAND))]\n   \"TARGET_AVX512F\"\n   \"operands[2] = CONST0_RTX (<MODE>mode);\")\n \n-(define_insn \"avx512f_expand<mode>_mask\"\n-  [(set (match_operand:VI48F_512 0 \"register_operand\" \"=v,v\")\n-\t(unspec:VI48F_512\n-\t  [(match_operand:VI48F_512 1 \"nonimmediate_operand\" \"v,m\")\n-\t   (match_operand:VI48F_512 2 \"vector_move_operand\" \"0C,0C\")\n+(define_insn \"<avx512>_expand<mode>_mask\"\n+  [(set (match_operand:VI48F 0 \"register_operand\" \"=v,v\")\n+\t(unspec:VI48F\n+\t  [(match_operand:VI48F 1 \"nonimmediate_operand\" \"v,m\")\n+\t   (match_operand:VI48F 2 \"vector_move_operand\" \"0C,0C\")\n \t   (match_operand:<avx512fmaskmode> 3 \"register_operand\" \"Yk,Yk\")]\n \t  UNSPEC_EXPAND))]\n   \"TARGET_AVX512F\""}]}