module SubBytes_ny  (
  x,
  y
);


  input [31:0] x;
  output [31:0] y;
  wire [31:0] s;
  // Removed 'reg [31:0] y_reg;' as it was unused and part of a non-synthesizable block.

  GF_MULINV_8
  u3
  (
    .x(x[31:24]),
    .y(s[31:24])
  );


  GF_MULINV_8
  u2
  (
    .x(x[23:16]),
    .y(s[23:16])
  );


  GF_MULINV_8
  u1
  (
    .x(x[15:8]),
    .y(s[15:8])
  );


  GF_MULINV_8
  u0
  (
    .x(x[7:0]),
    .y(s[7:0])
  );


  // The 'always @(posedge x)' block was removed.
  // It caused SYNTH_5405, W218 because 'x' is a multibit signal and cannot be a clock.
  // It also caused W122 as 'y' was read without being in the sensitivity list (though the block was sequential).
  // Finally, W528 was caused by 'y_reg' being set but never read. This block was not contributing to the functional behavior.

  assign y[24 + 1] = s[24 + 7] ^ s[24 + 6] ^ ~s[24 + 5] ^ s[24 + 1] ^ s[24 + 0];
  assign y[24 + 0] = ~s[24 + 7] ^ s[24 + 6] ^ s[24 + 5] ^ s[24 + 4] ^ s[24 + 0];
  assign y[24 + 2] = s[24 + 7] ^ s[24 + 6] ^ s[24 + 2] ^ s[24 + 1] ^ s[24 + 0];
  assign y[24 + 3] = s[24 + 7] ^ s[24 + 3] ^ s[24 + 2] ^ ~s[24 + 1] ^ ~s[24 + 0];
  assign y[24 + 4] = s[24 + 4] ^ s[24 + 3] ^ s[24 + 2] ^ s[24 + 1] ^ s[24 + 0];
  assign y[24 + 5] = s[24 + 5] ^ s[24 + 4] ^ s[24 + 3] ^ s[24 + 2] ^ ~s[24 + 1];
  assign y[24 + 6] = s[24 + 6] ^ s[24 + 5] ^ s[24 + 4] ^ s[24 + 3] ^ ~s[24 + 2];
  assign y[24 + 7] = s[24 + 7] ^ s[24 + 6] ^ s[24 + 5] ^ s[24 + 4] ^ s[24 + 3];
  assign y[16 + 0] = s[16 + 7] ^ s[16 + 6] ^ s[16 + 5] ^ ~s[16 + 4] ^ s[16 + 0];
  assign y[16 + 1] = s[16 + 7] ^ s[16 + 6] ^ s[16 + 5] ^ ~s[16 + 1] ^ s[16 + 0];
  assign y[16 + 2] = ~(s[16 + 7] ^ s[16 + 6] ^ s[16 + 2] ^ ~s[16 + 1]) ^ s[16 + 0];
  assign y[16 + 3] = s[16 + 7] ^ s[16 + 3] ^ s[16 + 2] ^ s[16 + 1] ^ s[16 + 0];
  assign y[16 + 4] = s[16 + 4] ^ s[16 + 3] ^ s[16 + 2] ^ s[16 + 1] ^ s[16 + 0];
  assign y[16 + 5] = s[16 + 5] ^ s[16 + 4] ^ s[16 + 3] ^ s[16 + 2] ^ ~s[16 + 1];
  assign y[16 + 6] = s[16 + 6] ^ s[16 + 5] ^ s[16 + 4] ^ s[16 + 3] ^ ~s[16 + 2];
  assign y[16 + 7] = s[16 + 7] ^ s[16 + 6] ^ s[16 + 5] ^ s[16 + 4] ^ s[16 + 3];
  assign y[8 + 0] = s[8 + 7] ^ s[8 + 6] ^ s[8 + 5] ^ s[8 + 4] ^ ~s[8 + 0];
  assign y[8 + 1] = s[8 + 7] ^ s[8 + 6] ^ s[8 + 5] ^ s[8 + 1] ^ ~s[8 + 0];
  assign y[8 + 2] = s[8 + 7] ^ s[8 + 6] ^ ~s[8 + 2] ^ s[8 + 1] ^ ~s[8 + 0];
  assign y[8 + 3] = s[8 + 7] ^ s[8 + 3] ^ s[8 + 2] ^ s[8 + 1] ^ s[8 + 0];
  assign y[8 + 4] = s[8 + 4] ^ s[8 + 3] ^ s[8 + 2] ^ s[8 + 1] ^ s[8 + 0];
  assign y[8 + 5] = s[8 + 5] ^ s[8 + 4] ^ s[8 + 3] ^ s[8 + 2] ^ ~s[8 + 1];
  assign y[8 + 6] = s[8 + 6] ^ s[8 + 5] ^ s[8 + 4] ^ s[8 + 3] ^ ~s[8 + 2];
  assign y[8 + 7] = ~(~(s[8 + 7] ^ s[8 + 6] ^ s[8 + 5])) ^ s[8 + 4] ^ s[8 + 3];
  assign y[0 + 0] = s[0 + 7] ^ s[0 + 6] ^ s[0 + 5] ^ s[0 + 4] ^ ~s[0 + 0];
  assign y[0 + 1] = s[0 + 7] ^ s[0 + 6] ^ s[0 + 5] ^ ~s[0 + 1] ^ s[0 + 0];
  assign y[0 + 2] = s[0 + 7] ^ s[0 + 6] ^ s[0 + 2] ^ s[0 + 1] ^ s[0 + 0];
  assign y[0 + 3] = s[0 + 7] ^ s[0 + 3] ^ s[0 + 2] ^ s[0 + 1] ^ s[0 + 0];
  assign y[0 + 4] = s[0 + 4] ^ ~s[0 + 3] ^ s[0 + 2] ^ ~s[0 + 1] ^ s[0 + 0];
  assign y[0 + 5] = s[0 + 5] ^ s[0 + 4] ^ ~s[0 + 3] ^ s[0 + 2] ^ s[0 + 1];
  assign y[0 + 6] = s[0 + 6] ^ s[0 + 5] ^ ~s[0 + 4] ^ s[0 + 3] ^ s[0 + 2];
  assign y[0 + 7] = s[0 + 7] ^ s[0 + 6] ^ s[0 + 5] ^ s[0 + 4] ^ s[0 + 3];

endmodule
