module encoder_tb;
reg [3:0]I;
wire [1:0]Y;
wire V;
encoder_4_2 dut(Y,V,I);
initial begin
I=4'b1001;
#10;I=4'b1100;
#10;
$finish;
end 
endmodule