Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu Sep 18 07:52:50 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/Tran_study/Moons/models/20250914_095437/firmware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Physopt postRoute
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.076       -0.826                     21                   57        0.064        0.000                      0                   57       -0.050       -3.350                      67                    67  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)           Period(ns)      Frequency(MHz)
-----  ------------           ----------      --------------
clk    {0.000 0.250}          0.500           2000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.076       -0.826                     21                   57        0.064        0.000                      0                   57       -0.050       -3.350                      67                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           21  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -0.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :           67  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -3.350ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            kan_inst/gen_l1c0.sum_1_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk rise@0.500ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.360ns (64.632%)  route 0.197ns (35.368%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 0.520 - 0.500 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=66, unset)           0.029     0.029    kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X52Y216        FDRE                                         r  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  kan_inst/gen_l1c0.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=1, routed)           0.137     0.245    kan_inst/act_1_1_0[0]
    SLICE_X52Y215        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     0.280 r  kan_inst/gen_l1c0.sum_1_0[7]_i_10/O
                         net (fo=1, routed)           0.009     0.289    kan_inst/gen_l1c0.sum_1_0[7]_i_10_n_0
    SLICE_X52Y215        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     0.479 r  kan_inst/gen_l1c0.sum_1_0_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     0.505    kan_inst/gen_l1c0.sum_1_0_reg[7]_i_1_n_0
    SLICE_X52Y216        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.561 r  kan_inst/gen_l1c0.sum_1_0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.025     0.586    kan_inst/p_0_in[8]
    SLICE_X52Y216        FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.500     0.500 r  
                                                      0.000     0.500 r  clk (IN)
                         net (fo=66, unset)           0.020     0.520    kan_inst/clk
    SLICE_X52Y216        FDRE                                         r  kan_inst/gen_l1c0.sum_1_0_reg[8]/C
                         clock pessimism              0.000     0.520    
                         clock uncertainty           -0.035     0.485    
    SLICE_X52Y216        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     0.510    kan_inst/gen_l1c0.sum_1_0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Destination:            kan_inst/gen_l0c0.sum_0_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.250ns period=0.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.078ns (66.459%)  route 0.039ns (33.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=66, unset)           0.013     0.013    kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/clka
    SLICE_X52Y218        FDRE                                         r  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y218        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/Q
                         net (fo=3, routed)           0.032     0.084    kan_inst/act_0_0_0[1]
    SLICE_X52Y218        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.039     0.123 r  kan_inst/gen_l0c0.sum_0_0[1]_i_1/O
                         net (fo=1, routed)           0.007     0.130    kan_inst/gen_l0c0.sum_0_0[1]_i_1_n_0
    SLICE_X52Y218        FDRE                                         r  kan_inst/gen_l0c0.sum_0_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=66, unset)           0.019     0.019    kan_inst/clk
    SLICE_X52Y218        FDRE                                         r  kan_inst/gen_l0c0.sum_0_0_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X52Y218        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    kan_inst/gen_l0c0.sum_0_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.250 }
Period(ns):         0.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         0.500       -0.050     SLICE_X52Y218  kan_inst/gen_l0c0.sum_0_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.250       -0.025     SLICE_X52Y218  kan_inst/gen_l0c0.sum_0_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.250       -0.025     SLICE_X52Y218  kan_inst/gen_l0c0.sum_0_0_reg[0]/C



