FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLK100_TTL";
2"CLK100_N";
3"CLK100_P";
4"DATA_RDY";
5"UN$1$CHANGECLKS$I3$CHANGECLKP";
6"UN$1$CHANGECLKS$I3$CHANGECLKN";
7"UN$1$DEFAULTCLKSEL$I1$RESETECLP";
8"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
9"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
10"CLK_SEL";
11"UN$1$CHANGECLKS$I3$BCKPCLK3N";
12"UN$1$CHANGECLKS$I3$BCKPCLK3P";
13"UN$1$CHANGECLKS$I3$BCKPCLK2N";
14"UN$1$CHANGECLKS$I3$BCKPCLK2P";
15"UN$1$CHANGECLKS$I3$DEFAULTCLK2N";
16"UN$1$CHANGECLKS$I3$DEFAULTCLK2P";
17"BCKP_USED";
18"TUB_CLK_IN";
19"RESET";
20"VCC\G";
21"DATA";
22"SR_CLK";
23"LE";
24"GND\G";
25"VCC\G";
26"UN$1$74F164$I4$Q6";
27"UN$1$74F164$I4$Q7";
28"VCC\G";
29"VCC\G";
30"GND\G";
31"VEE\G";
32"UN$1$74F164$I4$Q5";
33"UN$1$74F164$I4$Q4";
34"VCC\G";
35"UN$1$74F164$I4$Q2";
36"UN$1$74F164$I4$Q1";
37"UN$1$74F164$I4$Q0";
38"UN$1$74F164$I4$Q3";
39"VCC\G";
40"GND\G";
41"VEE\G";
42"UN$1$8MERGE$I14$D";
43"UN$1$8MERGE$I14$E";
44"UN$1$8MERGE$I14$F";
45"UN$1$8MERGE$I14$G";
46"UN$1$8MERGE$I14$H";
47"UN$1$8MERGE$I14$A";
48"UN$1$8MERGE$I14$B";
49"UN$1$8MERGE$I14$C";
50"COUNT_DATA_ECL<0..7>";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"RESET_ECL_P"
VHDL_MODE"OUT"7;
"BCKP_CLK"
VHDL_MODE"OUT"8;
"DEFAULT_CLK"
VHDL_MODE"OUT"9;
"RESET"
VHDL_MODE"IN"19;
"CLK_SEL"
VHDL_MODE"IN"10;
"TUB_CLK_IN"
VHDL_MODE"IN"18;
%"CSMD0603"
"1","(-2575,1250)","0","capacitors","I10";
;
$LOCATION"C102"
CDS_LOCATION"C102"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"FAULT_DETECT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
SLOPE"CSMAX"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"
$PN"2"40;
"A<0>"
$PN"1"39;
%"CSMD0603"
"1","(-2300,1250)","0","capacitors","I11";
;
$LOCATION"C104"
CDS_LOCATION"C104"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"FAULT_DETECT"
POSTOL"10%"
TC"0"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors";
"B<0>"
$PN"2"41;
"A<0>"
$PN"1"40;
%"CSMD0603"
"1","(-2550,300)","0","capacitors","I12";
;
$LOCATION"C103"
CDS_LOCATION"C103"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"FAULT_DETECT"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LIB"capacitors"
TOL"10%"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"30;
"A<0>"
$PN"1"29;
%"CSMD0603"
"1","(-2300,300)","0","capacitors","I13";
;
$LOCATION"C105"
CDS_LOCATION"C105"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"FAULT_DETECT"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"31;
"A<0>"
$PN"1"30;
%"8 MERGE"
"1","(-1625,1125)","0","standard","I14";
;
ROOM"FAULT_DETECT"
HDL_CONCAT"TRUE"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"47;
"B\NWC\NAC"48;
"C\NWC\NAC"49;
"D\NWC\NAC"42;
"E\NWC\NAC"43;
"F\NWC\NAC"44;
"G\NWC\NAC"45;
"H\NWC\NAC"46;
"Y\NWC\NAC"50;
%"INPORT"
"1","(-2200,2375)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"CSMD0603"
"1","(-3375,1625)","0","capacitors","I16";
;
$LOCATION"C101"
CDS_LOCATION"C101"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"FAULT_DETECT"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
DIST"FLAT"
CDS_LIB"capacitors";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"24;
%"OUTPORT"
"1","(3100,3125)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(3100,3050)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(3100,2900)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK3_N \B"
VHDL_MODE"OUT"11;
"BCKP_CLK3_P"
VHDL_MODE"OUT"12;
"BCKP_CLK2_N \B"
VHDL_MODE"OUT"13;
"BCKP_CLK2_P"
VHDL_MODE"OUT"14;
"DEFAULT_CLK2_N \B"
VHDL_MODE"OUT"15;
"DEFAULT_CLK2_P"
VHDL_MODE"OUT"16;
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"6;
"BCKP_CLK"
VHDL_MODE"IN"8;
"DEFAULT_CLK"
VHDL_MODE"IN"9;
"CLK_RESET_TTL"
VHDL_MODE"IN"19;
"CLK_RESET_ECL"
VHDL_MODE"IN"7;
"DATA_RDY"
VHDL_MODE"IN"4;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"50;
"CHANGE_CLK_P"
VHDL_MODE"OUT"5;
%"OUTPORT"
"1","(3100,2725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"INPORT"
"1","(-4125,3175)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(-4125,3050)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-4125,2925)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_USED"
VHDL_MODE"OUT"17;
"CLK100_TTL"
VHDL_MODE"OUT"1;
"CLK100_N \B"
VHDL_MODE"OUT"2;
"CLK100_P"
VHDL_MODE"OUT"3;
"BCKP_CLK3_N \B"
VHDL_MODE"IN"11;
"BCKP_CLK3_P"
VHDL_MODE"IN"12;
"BCKP_CLK2_N \B"
VHDL_MODE"IN"13;
"BCKP_CLK2_P"
VHDL_MODE"IN"14;
"DEFAULT_CLK2_N \B"
VHDL_MODE"IN"15;
"DEFAULT_CLK2_P"
VHDL_MODE"IN"16;
"CHANGE_CLK_N \B"
VHDL_MODE"IN"6;
"CHANGE_CLK_P"
VHDL_MODE"IN"5;
%"74F164"
"2","(-3300,1200)","0","misc","I4";
;
$LOCATION"U66"
CDS_LOCATION"U66"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
ROOM"FAULT_DETECT"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300";
"VCC"
$PN"14"25;
"GND"
$PN"7"24;
"Q7"
$PN"13"27;
"Q6"
$PN"12"26;
"Q5"
$PN"11"32;
"Q4"
$PN"10"33;
"Q3"
$PN"6"38;
"Q2"
$PN"5"35;
"Q1"
$PN"4"36;
"Q0"
$PN"3"37;
"CP"
$PN"8"22;
"DSB"
$PN"2"21;
"MR* \B"
$PN"9"20;
"DSA"
$PN"1"23;
%"INPORT"
"1","(-4100,1275)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-4100,1125)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-4100,1200)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"MC10H124"
"1","(-2400,1625)","0","ecl","I8";
;
$LOCATION"U68"
CDS_LOCATION"U68"
$SEC"1"
CDS_SEC"1"
ROOM"FAULT_DETECT"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"
$PN"8"34;
"GND"
$PN"20"40;
"VCC"
$PN"12"39;
"VEE"
$PN"10"41;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"42;
"C_OUT"
$PN"19"49;
"B_OUT"
$PN"2"48;
"A_OUT"
$PN"3"47;
"D_IN"
$PN"14"38;
"C_IN"
$PN"13"35;
"B_IN"
$PN"9"36;
"A_IN"
$PN"7"37;
%"MC10H124"
"1","(-2425,650)","0","ecl","I9";
;
$LOCATION"U67"
CDS_LOCATION"U67"
$SEC"1"
CDS_SEC"1"
ROOM"FAULT_DETECT"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"28;
"GND"
$PN"20"30;
"VCC"
$PN"12"29;
"VEE"
$PN"10"31;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"46;
"C_OUT"
$PN"19"45;
"B_OUT"
$PN"2"44;
"A_OUT"
$PN"3"43;
"D_IN"
$PN"14"27;
"C_IN"
$PN"13"26;
"B_IN"
$PN"9"32;
"A_IN"
$PN"7"33;
END.
