IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.37        Core1: 159.03        
Core2: 38.41        Core3: 152.00        
Core4: 31.74        Core5: 154.63        
Core6: 36.17        Core7: 138.58        
Core8: 30.58        Core9: 114.31        
Core10: 30.48        Core11: 183.66        
Core12: 30.41        Core13: 186.19        
Core14: 18.87        Core15: 189.14        
Core16: 24.71        Core17: 26.39        
Core18: 28.67        Core19: 21.93        
Core20: 25.09        Core21: 138.01        
Core22: 34.46        Core23: 31.97        
Core24: 35.75        Core25: 119.77        
Core26: 35.34        Core27: 172.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.62
Socket1: 108.36
DDR read Latency(ns)
Socket0: 28735.13
Socket1: 253.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.36        Core1: 153.84        
Core2: 31.47        Core3: 147.32        
Core4: 14.40        Core5: 151.44        
Core6: 29.29        Core7: 135.03        
Core8: 30.52        Core9: 107.13        
Core10: 26.63        Core11: 181.52        
Core12: 29.93        Core13: 182.56        
Core14: 32.67        Core15: 186.59        
Core16: 28.69        Core17: 24.04        
Core18: 26.73        Core19: 26.53        
Core20: 33.71        Core21: 128.03        
Core22: 24.47        Core23: 35.45        
Core24: 28.58        Core25: 108.94        
Core26: 33.19        Core27: 170.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 107.24
DDR read Latency(ns)
Socket0: 28680.72
Socket1: 258.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 154.75        
Core2: 36.59        Core3: 149.38        
Core4: 18.62        Core5: 153.86        
Core6: 28.96        Core7: 138.18        
Core8: 23.94        Core9: 103.91        
Core10: 31.14        Core11: 182.75        
Core12: 28.13        Core13: 185.01        
Core14: 30.32        Core15: 187.17        
Core16: 25.94        Core17: 23.15        
Core18: 25.07        Core19: 22.73        
Core20: 28.60        Core21: 139.57        
Core22: 35.09        Core23: 39.88        
Core24: 13.34        Core25: 116.38        
Core26: 24.78        Core27: 171.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.22
Socket1: 108.66
DDR read Latency(ns)
Socket0: 28482.00
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.48        Core1: 157.85        
Core2: 27.58        Core3: 150.41        
Core4: 25.51        Core5: 153.48        
Core6: 24.70        Core7: 139.67        
Core8: 32.69        Core9: 104.82        
Core10: 32.01        Core11: 182.50        
Core12: 30.06        Core13: 184.42        
Core14: 31.50        Core15: 187.19        
Core16: 29.25        Core17: 25.64        
Core18: 25.53        Core19: 21.35        
Core20: 14.10        Core21: 136.19        
Core22: 28.01        Core23: 38.15        
Core24: 17.31        Core25: 118.22        
Core26: 24.59        Core27: 171.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 108.14
DDR read Latency(ns)
Socket0: 30319.79
Socket1: 257.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.53        Core1: 159.75        
Core2: 35.79        Core3: 149.25        
Core4: 23.51        Core5: 157.34        
Core6: 26.92        Core7: 142.07        
Core8: 33.62        Core9: 111.61        
Core10: 30.98        Core11: 183.14        
Core12: 30.42        Core13: 185.25        
Core14: 30.65        Core15: 188.32        
Core16: 30.61        Core17: 26.21        
Core18: 30.65        Core19: 25.07        
Core20: 14.08        Core21: 140.51        
Core22: 26.60        Core23: 37.74        
Core24: 23.02        Core25: 118.94        
Core26: 15.85        Core27: 172.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 110.54
DDR read Latency(ns)
Socket0: 29762.18
Socket1: 256.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.22        Core1: 157.02        
Core2: 35.98        Core3: 149.74        
Core4: 41.63        Core5: 153.75        
Core6: 32.27        Core7: 131.50        
Core8: 40.12        Core9: 109.53        
Core10: 35.77        Core11: 181.61        
Core12: 30.02        Core13: 184.52        
Core14: 30.61        Core15: 186.36        
Core16: 31.32        Core17: 28.59        
Core18: 32.59        Core19: 25.55        
Core20: 14.13        Core21: 122.16        
Core22: 25.57        Core23: 36.60        
Core24: 26.55        Core25: 117.94        
Core26: 29.48        Core27: 169.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 109.07
DDR read Latency(ns)
Socket0: 28298.76
Socket1: 256.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 154.80        
Core2: 30.91        Core3: 154.14        
Core4: 30.87        Core5: 152.76        
Core6: 29.57        Core7: 139.25        
Core8: 30.85        Core9: 80.31        
Core10: 15.04        Core11: 188.11        
Core12: 24.04        Core13: 190.28        
Core14: 26.94        Core15: 187.30        
Core16: 28.98        Core17: 20.00        
Core18: 25.68        Core19: 28.10        
Core20: 30.24        Core21: 130.89        
Core22: 32.13        Core23: 27.98        
Core24: 38.07        Core25: 129.72        
Core26: 30.20        Core27: 177.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 107.80
DDR read Latency(ns)
Socket0: 28344.74
Socket1: 255.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.32        Core1: 151.79        
Core2: 29.69        Core3: 150.66        
Core4: 30.09        Core5: 150.46        
Core6: 30.31        Core7: 134.97        
Core8: 27.73        Core9: 80.73        
Core10: 13.98        Core11: 185.03        
Core12: 26.53        Core13: 187.32        
Core14: 25.04        Core15: 184.51        
Core16: 24.55        Core17: 19.07        
Core18: 25.49        Core19: 27.02        
Core20: 31.29        Core21: 127.08        
Core22: 26.94        Core23: 25.66        
Core24: 31.30        Core25: 123.47        
Core26: 29.72        Core27: 171.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 103.77
DDR read Latency(ns)
Socket0: 27476.41
Socket1: 255.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.52        Core1: 157.73        
Core2: 28.89        Core3: 156.57        
Core4: 30.75        Core5: 152.26        
Core6: 30.25        Core7: 141.35        
Core8: 13.40        Core9: 74.48        
Core10: 16.16        Core11: 188.68        
Core12: 23.92        Core13: 190.64        
Core14: 27.85        Core15: 187.41        
Core16: 24.43        Core17: 18.89        
Core18: 23.90        Core19: 20.88        
Core20: 27.21        Core21: 135.76        
Core22: 20.66        Core23: 35.09        
Core24: 27.68        Core25: 136.59        
Core26: 30.61        Core27: 173.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 107.15
DDR read Latency(ns)
Socket0: 27737.36
Socket1: 259.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 154.00        
Core2: 30.97        Core3: 151.25        
Core4: 29.12        Core5: 148.17        
Core6: 29.67        Core7: 130.05        
Core8: 18.60        Core9: 78.85        
Core10: 30.22        Core11: 185.73        
Core12: 27.27        Core13: 187.30        
Core14: 27.46        Core15: 184.87        
Core16: 36.54        Core17: 20.89        
Core18: 38.09        Core19: 21.13        
Core20: 37.04        Core21: 127.04        
Core22: 35.47        Core23: 29.98        
Core24: 34.63        Core25: 129.03        
Core26: 29.20        Core27: 171.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 104.38
DDR read Latency(ns)
Socket0: 27571.27
Socket1: 257.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 154.22        
Core2: 30.10        Core3: 152.61        
Core4: 25.81        Core5: 150.17        
Core6: 30.14        Core7: 134.54        
Core8: 29.63        Core9: 81.15        
Core10: 31.12        Core11: 186.59        
Core12: 29.22        Core13: 188.22        
Core14: 34.18        Core15: 185.71        
Core16: 28.71        Core17: 22.98        
Core18: 13.63        Core19: 25.07        
Core20: 25.66        Core21: 126.34        
Core22: 35.38        Core23: 29.29        
Core24: 34.28        Core25: 129.57        
Core26: 30.60        Core27: 174.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.36
Socket1: 106.62
DDR read Latency(ns)
Socket0: 28262.73
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.81        Core1: 155.49        
Core2: 29.57        Core3: 151.79        
Core4: 30.43        Core5: 148.99        
Core6: 30.24        Core7: 136.30        
Core8: 27.85        Core9: 80.13        
Core10: 24.24        Core11: 186.20        
Core12: 14.60        Core13: 187.78        
Core14: 31.80        Core15: 184.83        
Core16: 27.62        Core17: 21.63        
Core18: 18.14        Core19: 25.66        
Core20: 25.78        Core21: 128.12        
Core22: 26.92        Core23: 26.28        
Core24: 31.69        Core25: 127.56        
Core26: 28.50        Core27: 173.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 106.33
DDR read Latency(ns)
Socket0: 27279.59
Socket1: 256.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.00        Core1: 153.50        
Core2: 30.34        Core3: 156.08        
Core4: 32.00        Core5: 142.85        
Core6: 38.15        Core7: 139.78        
Core8: 36.16        Core9: 117.27        
Core10: 25.60        Core11: 183.16        
Core12: 26.23        Core13: 186.64        
Core14: 37.03        Core15: 187.13        
Core16: 28.74        Core17: 16.38        
Core18: 37.73        Core19: 94.42        
Core20: 22.32        Core21: 142.00        
Core22: 39.46        Core23: 16.82        
Core24: 36.51        Core25: 133.80        
Core26: 31.60        Core27: 180.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.05
Socket1: 110.25
DDR read Latency(ns)
Socket0: 28580.30
Socket1: 253.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.54        Core1: 155.90        
Core2: 27.44        Core3: 156.93        
Core4: 27.92        Core5: 147.90        
Core6: 28.42        Core7: 139.16        
Core8: 31.58        Core9: 130.48        
Core10: 31.56        Core11: 185.24        
Core12: 31.77        Core13: 186.70        
Core14: 14.13        Core15: 187.16        
Core16: 24.69        Core17: 16.53        
Core18: 24.86        Core19: 96.11        
Core20: 18.49        Core21: 140.10        
Core22: 27.28        Core23: 16.88        
Core24: 29.35        Core25: 131.73        
Core26: 29.53        Core27: 182.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 111.57
DDR read Latency(ns)
Socket0: 29405.89
Socket1: 259.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.25        Core1: 153.35        
Core2: 29.17        Core3: 154.75        
Core4: 30.21        Core5: 144.65        
Core6: 30.01        Core7: 137.39        
Core8: 23.88        Core9: 125.59        
Core10: 24.21        Core11: 179.21        
Core12: 26.10        Core13: 185.64        
Core14: 16.94        Core15: 185.30        
Core16: 27.65        Core17: 15.89        
Core18: 13.36        Core19: 86.59        
Core20: 23.79        Core21: 137.64        
Core22: 21.38        Core23: 15.20        
Core24: 25.47        Core25: 130.84        
Core26: 25.74        Core27: 180.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 107.07
DDR read Latency(ns)
Socket0: 27423.91
Socket1: 257.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.37        Core1: 153.88        
Core2: 30.24        Core3: 156.95        
Core4: 29.69        Core5: 142.93        
Core6: 29.69        Core7: 137.78        
Core8: 29.31        Core9: 129.28        
Core10: 27.82        Core11: 183.56        
Core12: 12.47        Core13: 186.13        
Core14: 26.11        Core15: 186.44        
Core16: 29.19        Core17: 17.72        
Core18: 28.85        Core19: 97.00        
Core20: 27.83        Core21: 140.34        
Core22: 18.21        Core23: 16.04        
Core24: 24.94        Core25: 131.14        
Core26: 25.75        Core27: 179.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 110.74
DDR read Latency(ns)
Socket0: 28704.58
Socket1: 258.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.69        Core1: 153.62        
Core2: 29.16        Core3: 155.93        
Core4: 28.86        Core5: 141.81        
Core6: 30.22        Core7: 138.17        
Core8: 30.29        Core9: 126.76        
Core10: 27.66        Core11: 182.66        
Core12: 34.46        Core13: 186.18        
Core14: 27.36        Core15: 187.03        
Core16: 31.83        Core17: 16.12        
Core18: 26.31        Core19: 95.69        
Core20: 13.94        Core21: 140.29        
Core22: 18.09        Core23: 16.60        
Core24: 23.97        Core25: 132.91        
Core26: 23.37        Core27: 181.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.06
Socket1: 109.54
DDR read Latency(ns)
Socket0: 29542.12
Socket1: 257.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.29        Core1: 153.53        
Core2: 36.18        Core3: 154.81        
Core4: 29.97        Core5: 138.15        
Core6: 30.65        Core7: 139.47        
Core8: 29.94        Core9: 127.72        
Core10: 28.96        Core11: 182.60        
Core12: 36.18        Core13: 176.76        
Core14: 38.00        Core15: 186.04        
Core16: 39.97        Core17: 16.37        
Core18: 38.28        Core19: 92.98        
Core20: 17.49        Core21: 139.26        
Core22: 30.13        Core23: 16.26        
Core24: 27.13        Core25: 132.79        
Core26: 28.85        Core27: 177.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 108.50
DDR read Latency(ns)
Socket0: 28950.54
Socket1: 257.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.69        Core1: 151.33        
Core2: 29.80        Core3: 151.92        
Core4: 30.43        Core5: 145.86        
Core6: 33.05        Core7: 145.72        
Core8: 29.04        Core9: 112.36        
Core10: 29.57        Core11: 181.01        
Core12: 19.51        Core13: 179.74        
Core14: 27.91        Core15: 175.96        
Core16: 25.10        Core17: 16.41        
Core18: 13.56        Core19: 20.81        
Core20: 23.24        Core21: 132.07        
Core22: 26.52        Core23: 35.23        
Core24: 25.68        Core25: 130.58        
Core26: 30.04        Core27: 167.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 102.50
DDR read Latency(ns)
Socket0: 26629.34
Socket1: 255.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.57        Core1: 153.42        
Core2: 30.49        Core3: 153.13        
Core4: 30.13        Core5: 145.38        
Core6: 32.23        Core7: 147.25        
Core8: 30.90        Core9: 112.62        
Core10: 28.64        Core11: 181.33        
Core12: 26.53        Core13: 180.42        
Core14: 13.08        Core15: 173.37        
Core16: 23.66        Core17: 14.73        
Core18: 18.89        Core19: 23.02        
Core20: 21.91        Core21: 137.22        
Core22: 24.91        Core23: 36.31        
Core24: 23.77        Core25: 132.08        
Core26: 23.31        Core27: 165.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.67
Socket1: 102.75
DDR read Latency(ns)
Socket0: 27638.33
Socket1: 257.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.44        Core1: 149.97        
Core2: 30.20        Core3: 156.03        
Core4: 30.46        Core5: 148.28        
Core6: 31.39        Core7: 144.59        
Core8: 40.94        Core9: 112.58        
Core10: 16.27        Core11: 183.37        
Core12: 29.30        Core13: 181.44        
Core14: 30.27        Core15: 179.12        
Core16: 23.86        Core17: 15.88        
Core18: 26.40        Core19: 20.32        
Core20: 24.88        Core21: 135.53        
Core22: 39.77        Core23: 47.44        
Core24: 38.61        Core25: 132.77        
Core26: 37.51        Core27: 169.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 105.34
DDR read Latency(ns)
Socket0: 27527.23
Socket1: 257.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.34        Core1: 151.40        
Core2: 31.35        Core3: 155.12        
Core4: 30.63        Core5: 147.55        
Core6: 29.90        Core7: 146.30        
Core8: 34.94        Core9: 113.84        
Core10: 31.89        Core11: 181.60        
Core12: 23.07        Core13: 180.42        
Core14: 32.80        Core15: 176.57        
Core16: 13.97        Core17: 16.76        
Core18: 17.94        Core19: 19.38        
Core20: 31.30        Core21: 133.64        
Core22: 27.49        Core23: 42.69        
Core24: 25.18        Core25: 132.35        
Core26: 26.37        Core27: 169.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 104.38
DDR read Latency(ns)
Socket0: 27697.62
Socket1: 254.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 154.57        
Core2: 31.03        Core3: 156.42        
Core4: 30.96        Core5: 148.84        
Core6: 31.05        Core7: 148.08        
Core8: 29.52        Core9: 115.59        
Core10: 28.16        Core11: 181.12        
Core12: 25.59        Core13: 180.48        
Core14: 26.24        Core15: 176.37        
Core16: 14.53        Core17: 15.42        
Core18: 22.81        Core19: 20.31        
Core20: 25.89        Core21: 137.89        
Core22: 24.15        Core23: 52.08        
Core24: 21.96        Core25: 132.50        
Core26: 29.03        Core27: 170.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 105.81
DDR read Latency(ns)
Socket0: 27780.40
Socket1: 254.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.36        Core1: 150.93        
Core2: 28.41        Core3: 153.53        
Core4: 31.79        Core5: 146.11        
Core6: 31.19        Core7: 143.21        
Core8: 29.71        Core9: 115.76        
Core10: 29.05        Core11: 180.61        
Core12: 30.39        Core13: 181.32        
Core14: 13.71        Core15: 176.71        
Core16: 17.52        Core17: 16.24        
Core18: 23.90        Core19: 21.33        
Core20: 27.22        Core21: 132.48        
Core22: 27.38        Core23: 42.46        
Core24: 26.41        Core25: 131.31        
Core26: 29.51        Core27: 170.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 104.41
DDR read Latency(ns)
Socket0: 28001.28
Socket1: 258.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.32        Core1: 125.08        
Core2: 24.53        Core3: 151.70        
Core4: 19.10        Core5: 148.44        
Core6: 31.63        Core7: 145.06        
Core8: 29.99        Core9: 64.24        
Core10: 28.99        Core11: 177.53        
Core12: 29.80        Core13: 180.00        
Core14: 28.66        Core15: 184.57        
Core16: 32.41        Core17: 16.48        
Core18: 34.02        Core19: 17.62        
Core20: 31.44        Core21: 139.90        
Core22: 33.81        Core23: 49.74        
Core24: 15.92        Core25: 130.81        
Core26: 23.78        Core27: 169.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 102.27
DDR read Latency(ns)
Socket0: 30622.98
Socket1: 253.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.95        Core1: 128.45        
Core2: 26.48        Core3: 156.65        
Core4: 25.28        Core5: 150.92        
Core6: 31.10        Core7: 142.25        
Core8: 29.75        Core9: 65.98        
Core10: 26.11        Core11: 180.75        
Core12: 29.48        Core13: 182.66        
Core14: 23.81        Core15: 187.24        
Core16: 31.54        Core17: 16.26        
Core18: 38.70        Core19: 16.72        
Core20: 32.26        Core21: 142.22        
Core22: 29.31        Core23: 72.55        
Core24: 17.10        Core25: 127.02        
Core26: 14.29        Core27: 173.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.10
Socket1: 106.21
DDR read Latency(ns)
Socket0: 32570.52
Socket1: 258.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.85        Core1: 130.87        
Core2: 31.67        Core3: 159.12        
Core4: 22.63        Core5: 149.92        
Core6: 31.25        Core7: 140.67        
Core8: 23.32        Core9: 64.76        
Core10: 25.15        Core11: 183.29        
Core12: 27.41        Core13: 183.45        
Core14: 23.25        Core15: 188.76        
Core16: 25.25        Core17: 15.52        
Core18: 30.75        Core19: 16.82        
Core20: 27.17        Core21: 142.30        
Core22: 26.54        Core23: 82.35        
Core24: 13.54        Core25: 128.12        
Core26: 18.78        Core27: 174.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 107.12
DDR read Latency(ns)
Socket0: 32490.18
Socket1: 260.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 127.69        
Core2: 27.94        Core3: 154.62        
Core4: 23.93        Core5: 147.86        
Core6: 31.26        Core7: 141.29        
Core8: 29.37        Core9: 67.27        
Core10: 25.66        Core11: 180.68        
Core12: 29.04        Core13: 182.82        
Core14: 22.54        Core15: 187.19        
Core16: 34.10        Core17: 15.59        
Core18: 32.53        Core19: 17.65        
Core20: 22.11        Core21: 141.42        
Core22: 30.32        Core23: 65.31        
Core24: 13.49        Core25: 130.14        
Core26: 24.28        Core27: 171.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.22
Socket1: 104.53
DDR read Latency(ns)
Socket0: 33092.81
Socket1: 260.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.77        Core1: 120.80        
Core2: 31.35        Core3: 155.12        
Core4: 36.24        Core5: 150.72        
Core6: 31.34        Core7: 143.02        
Core8: 29.80        Core9: 63.86        
Core10: 38.07        Core11: 181.51        
Core12: 28.80        Core13: 182.28        
Core14: 28.48        Core15: 187.00        
Core16: 30.24        Core17: 15.86        
Core18: 36.94        Core19: 16.83        
Core20: 35.84        Core21: 137.15        
Core22: 38.08        Core23: 67.15        
Core24: 16.36        Core25: 126.58        
Core26: 35.56        Core27: 170.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 104.20
DDR read Latency(ns)
Socket0: 33303.79
Socket1: 260.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.94        Core1: 127.82        
Core2: 24.87        Core3: 158.84        
Core4: 27.17        Core5: 150.27        
Core6: 31.54        Core7: 145.52        
Core8: 33.49        Core9: 63.69        
Core10: 27.68        Core11: 185.29        
Core12: 29.80        Core13: 183.67        
Core14: 30.12        Core15: 188.49        
Core16: 27.73        Core17: 16.29        
Core18: 26.40        Core19: 16.29        
Core20: 34.49        Core21: 142.37        
Core22: 31.94        Core23: 66.35        
Core24: 14.17        Core25: 129.97        
Core26: 29.87        Core27: 172.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 105.43
DDR read Latency(ns)
Socket0: 34080.27
Socket1: 260.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.26        Core1: 144.31        
Core2: 34.23        Core3: 155.28        
Core4: 42.06        Core5: 159.11        
Core6: 25.38        Core7: 141.92        
Core8: 30.77        Core9: 82.21        
Core10: 31.38        Core11: 189.22        
Core12: 24.45        Core13: 189.49        
Core14: 25.36        Core15: 181.11        
Core16: 33.60        Core17: 39.49        
Core18: 26.93        Core19: 16.88        
Core20: 32.60        Core21: 146.61        
Core22: 35.44        Core23: 20.62        
Core24: 36.18        Core25: 131.50        
Core26: 39.50        Core27: 177.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 105.26
DDR read Latency(ns)
Socket0: 29363.86
Socket1: 256.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.80        Core1: 143.14        
Core2: 14.82        Core3: 156.00        
Core4: 26.86        Core5: 157.66        
Core6: 30.82        Core7: 143.85        
Core8: 29.48        Core9: 83.33        
Core10: 29.68        Core11: 188.75        
Core12: 27.40        Core13: 189.33        
Core14: 26.66        Core15: 181.46        
Core16: 27.72        Core17: 35.12        
Core18: 35.11        Core19: 18.42        
Core20: 35.15        Core21: 149.02        
Core22: 30.86        Core23: 19.69        
Core24: 24.62        Core25: 132.82        
Core26: 26.59        Core27: 177.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.74
Socket1: 105.39
DDR read Latency(ns)
Socket0: 29156.27
Socket1: 253.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.76        Core1: 141.60        
Core2: 18.42        Core3: 152.63        
Core4: 23.67        Core5: 159.00        
Core6: 30.77        Core7: 143.95        
Core8: 31.38        Core9: 79.69        
Core10: 20.68        Core11: 189.52        
Core12: 29.94        Core13: 188.39        
Core14: 26.02        Core15: 179.83        
Core16: 25.98        Core17: 48.83        
Core18: 24.17        Core19: 17.25        
Core20: 33.93        Core21: 142.50        
Core22: 31.25        Core23: 19.53        
Core24: 25.86        Core25: 132.13        
Core26: 14.27        Core27: 177.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.18
Socket1: 106.34
DDR read Latency(ns)
Socket0: 29707.07
Socket1: 259.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.61        Core1: 144.63        
Core2: 26.63        Core3: 156.29        
Core4: 29.95        Core5: 159.13        
Core6: 15.61        Core7: 146.88        
Core8: 30.91        Core9: 83.35        
Core10: 28.09        Core11: 189.10        
Core12: 29.57        Core13: 189.13        
Core14: 28.42        Core15: 180.36        
Core16: 32.40        Core17: 52.00        
Core18: 25.81        Core19: 17.14        
Core20: 32.99        Core21: 145.32        
Core22: 33.31        Core23: 18.82        
Core24: 25.33        Core25: 132.90        
Core26: 17.61        Core27: 178.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.09
Socket1: 106.83
DDR read Latency(ns)
Socket0: 30262.10
Socket1: 259.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.07        Core1: 140.22        
Core2: 14.20        Core3: 153.10        
Core4: 22.68        Core5: 158.35        
Core6: 18.53        Core7: 144.01        
Core8: 30.95        Core9: 82.87        
Core10: 29.36        Core11: 189.51        
Core12: 30.03        Core13: 187.65        
Core14: 24.55        Core15: 181.28        
Core16: 29.60        Core17: 51.28        
Core18: 25.21        Core19: 16.92        
Core20: 34.62        Core21: 138.75        
Core22: 34.98        Core23: 20.29        
Core24: 28.78        Core25: 135.34        
Core26: 28.69        Core27: 177.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 107.12
DDR read Latency(ns)
Socket0: 29627.46
Socket1: 256.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.81        Core1: 137.96        
Core2: 19.20        Core3: 152.66        
Core4: 14.08        Core5: 156.88        
Core6: 24.14        Core7: 143.76        
Core8: 30.69        Core9: 80.86        
Core10: 29.90        Core11: 186.95        
Core12: 24.75        Core13: 186.05        
Core14: 24.55        Core15: 177.20        
Core16: 22.83        Core17: 54.69        
Core18: 29.27        Core19: 17.68        
Core20: 33.18        Core21: 141.84        
Core22: 28.73        Core23: 16.97        
Core24: 26.35        Core25: 129.77        
Core26: 26.32        Core27: 175.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 104.76
DDR read Latency(ns)
Socket0: 28509.35
Socket1: 254.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.78        Core1: 157.30        
Core2: 27.81        Core3: 161.92        
Core4: 27.49        Core5: 160.32        
Core6: 17.38        Core7: 138.67        
Core8: 30.45        Core9: 103.06        
Core10: 24.87        Core11: 196.59        
Core12: 14.26        Core13: 190.83        
Core14: 25.35        Core15: 194.95        
Core16: 26.13        Core17: 14.53        
Core18: 30.04        Core19: 101.50        
Core20: 30.11        Core21: 137.70        
Core22: 30.37        Core23: 18.03        
Core24: 31.34        Core25: 131.44        
Core26: 31.55        Core27: 184.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 114.98
DDR read Latency(ns)
Socket0: 28844.62
Socket1: 259.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 157.06        
Core2: 33.73        Core3: 161.24        
Core4: 27.54        Core5: 158.93        
Core6: 13.59        Core7: 140.33        
Core8: 26.11        Core9: 103.84        
Core10: 24.95        Core11: 197.19        
Core12: 17.05        Core13: 192.21        
Core14: 23.94        Core15: 194.70        
Core16: 25.49        Core17: 14.27        
Core18: 24.79        Core19: 94.43        
Core20: 30.26        Core21: 135.33        
Core22: 30.39        Core23: 18.20        
Core24: 28.48        Core25: 130.69        
Core26: 30.12        Core27: 185.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 113.74
DDR read Latency(ns)
Socket0: 29993.87
Socket1: 258.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.84        Core1: 157.19        
Core2: 36.45        Core3: 161.09        
Core4: 30.12        Core5: 158.84        
Core6: 14.18        Core7: 144.68        
Core8: 29.01        Core9: 102.73        
Core10: 23.21        Core11: 196.41        
Core12: 23.55        Core13: 191.85        
Core14: 23.87        Core15: 194.71        
Core16: 23.30        Core17: 15.12        
Core18: 29.37        Core19: 103.96        
Core20: 29.52        Core21: 137.93        
Core22: 29.24        Core23: 17.98        
Core24: 29.39        Core25: 129.59        
Core26: 27.71        Core27: 184.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 115.42
DDR read Latency(ns)
Socket0: 29065.03
Socket1: 259.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.25        Core1: 154.58        
Core2: 37.08        Core3: 161.84        
Core4: 40.47        Core5: 158.85        
Core6: 27.05        Core7: 145.02        
Core8: 27.49        Core9: 101.83        
Core10: 27.66        Core11: 196.99        
Core12: 38.07        Core13: 191.68        
Core14: 37.28        Core15: 195.03        
Core16: 37.20        Core17: 15.32        
Core18: 35.06        Core19: 111.30        
Core20: 30.10        Core21: 140.61        
Core22: 30.44        Core23: 18.22        
Core24: 30.06        Core25: 130.04        
Core26: 33.26        Core27: 185.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.80
Socket1: 116.53
DDR read Latency(ns)
Socket0: 32093.07
Socket1: 262.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.84        Core1: 154.61        
Core2: 32.07        Core3: 160.90        
Core4: 32.33        Core5: 160.28        
Core6: 17.54        Core7: 143.17        
Core8: 38.63        Core9: 98.06        
Core10: 13.45        Core11: 196.72        
Core12: 24.86        Core13: 192.00        
Core14: 25.53        Core15: 194.28        
Core16: 25.61        Core17: 14.35        
Core18: 26.44        Core19: 104.46        
Core20: 29.72        Core21: 132.32        
Core22: 29.73        Core23: 20.55        
Core24: 29.88        Core25: 130.93        
Core26: 32.53        Core27: 185.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 115.36
DDR read Latency(ns)
Socket0: 30412.55
Socket1: 261.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 155.55        
Core2: 33.57        Core3: 161.94        
Core4: 29.90        Core5: 158.88        
Core6: 13.56        Core7: 145.69        
Core8: 25.57        Core9: 104.90        
Core10: 17.16        Core11: 196.55        
Core12: 25.65        Core13: 190.71        
Core14: 24.54        Core15: 193.60        
Core16: 24.34        Core17: 15.95        
Core18: 30.95        Core19: 106.59        
Core20: 29.67        Core21: 133.86        
Core22: 29.93        Core23: 18.25        
Core24: 26.52        Core25: 130.12        
Core26: 29.38        Core27: 185.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.00
Socket1: 116.29
DDR read Latency(ns)
Socket0: 29141.88
Socket1: 258.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.01        Core1: 147.60        
Core2: 33.04        Core3: 146.65        
Core4: 34.91        Core5: 145.52        
Core6: 27.22        Core7: 124.50        
Core8: 28.86        Core9: 72.75        
Core10: 31.70        Core11: 180.52        
Core12: 33.04        Core13: 183.94        
Core14: 32.41        Core15: 182.18        
Core16: 30.80        Core17: 17.19        
Core18: 29.94        Core19: 104.36        
Core20: 20.94        Core21: 114.47        
Core22: 30.22        Core23: 19.95        
Core24: 30.13        Core25: 117.90        
Core26: 35.06        Core27: 179.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.94
Socket1: 108.37
DDR read Latency(ns)
Socket0: 28906.01
Socket1: 253.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.28        Core1: 150.48        
Core2: 27.04        Core3: 145.54        
Core4: 13.02        Core5: 145.60        
Core6: 27.92        Core7: 128.27        
Core8: 25.45        Core9: 89.78        
Core10: 24.88        Core11: 183.63        
Core12: 25.88        Core13: 185.16        
Core14: 31.57        Core15: 184.09        
Core16: 30.17        Core17: 17.30        
Core18: 18.24        Core19: 99.18        
Core20: 18.83        Core21: 123.00        
Core22: 29.52        Core23: 18.62        
Core24: 29.08        Core25: 117.54        
Core26: 31.00        Core27: 180.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.71
Socket1: 107.81
DDR read Latency(ns)
Socket0: 30392.97
Socket1: 258.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.78        Core1: 150.50        
Core2: 33.52        Core3: 148.97        
Core4: 18.14        Core5: 136.75        
Core6: 19.43        Core7: 124.11        
Core8: 13.29        Core9: 82.23        
Core10: 24.68        Core11: 181.31        
Core12: 26.94        Core13: 184.39        
Core14: 22.25        Core15: 181.27        
Core16: 23.41        Core17: 15.75        
Core18: 29.96        Core19: 105.10        
Core20: 29.59        Core21: 126.52        
Core22: 30.76        Core23: 19.34        
Core24: 30.07        Core25: 114.12        
Core26: 31.93        Core27: 180.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.25
Socket1: 107.18
DDR read Latency(ns)
Socket0: 28465.84
Socket1: 258.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.61        Core1: 150.32        
Core2: 14.48        Core3: 144.44        
Core4: 27.54        Core5: 145.89        
Core6: 27.87        Core7: 123.41        
Core8: 16.17        Core9: 87.96        
Core10: 25.40        Core11: 178.72        
Core12: 26.45        Core13: 183.00        
Core14: 26.58        Core15: 181.24        
Core16: 23.80        Core17: 18.30        
Core18: 29.17        Core19: 98.57        
Core20: 30.85        Core21: 119.13        
Core22: 32.47        Core23: 19.42        
Core24: 30.30        Core25: 109.31        
Core26: 30.09        Core27: 177.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 107.64
DDR read Latency(ns)
Socket0: 28634.92
Socket1: 255.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 152.27        
Core2: 19.94        Core3: 149.11        
Core4: 24.03        Core5: 147.62        
Core6: 24.60        Core7: 123.09        
Core8: 25.55        Core9: 82.09        
Core10: 25.07        Core11: 182.14        
Core12: 13.10        Core13: 185.81        
Core14: 22.79        Core15: 181.95        
Core16: 27.14        Core17: 16.09        
Core18: 22.84        Core19: 104.14        
Core20: 30.72        Core21: 125.93        
Core22: 30.53        Core23: 18.73        
Core24: 29.21        Core25: 116.21        
Core26: 29.43        Core27: 180.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.21
Socket1: 107.67
DDR read Latency(ns)
Socket0: 29079.59
Socket1: 256.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.87        Core1: 149.07        
Core2: 35.42        Core3: 146.30        
Core4: 36.69        Core5: 138.83        
Core6: 34.38        Core7: 126.49        
Core8: 39.24        Core9: 80.52        
Core10: 35.33        Core11: 180.87        
Core12: 14.74        Core13: 184.65        
Core14: 27.55        Core15: 182.23        
Core16: 27.01        Core17: 15.95        
Core18: 25.40        Core19: 105.41        
Core20: 26.32        Core21: 121.93        
Core22: 35.46        Core23: 18.30        
Core24: 29.31        Core25: 115.08        
Core26: 30.09        Core27: 179.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.09
Socket1: 105.85
DDR read Latency(ns)
Socket0: 29399.77
Socket1: 255.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.71        Core1: 154.45        
Core2: 33.12        Core3: 149.84        
Core4: 30.76        Core5: 145.83        
Core6: 14.11        Core7: 143.32        
Core8: 31.32        Core9: 107.12        
Core10: 31.91        Core11: 190.22        
Core12: 25.75        Core13: 188.11        
Core14: 24.20        Core15: 180.16        
Core16: 29.36        Core17: 16.09        
Core18: 29.46        Core19: 39.95        
Core20: 29.15        Core21: 148.06        
Core22: 36.51        Core23: 22.34        
Core24: 31.09        Core25: 128.61        
Core26: 24.72        Core27: 179.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.01
Socket1: 106.03
DDR read Latency(ns)
Socket0: 29957.26
Socket1: 255.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.01        Core1: 156.01        
Core2: 38.59        Core3: 156.33        
Core4: 38.71        Core5: 148.91        
Core6: 17.46        Core7: 146.21        
Core8: 30.02        Core9: 104.60        
Core10: 30.75        Core11: 191.86        
Core12: 30.43        Core13: 192.60        
Core14: 29.24        Core15: 178.05        
Core16: 30.57        Core17: 16.23        
Core18: 30.16        Core19: 33.67        
Core20: 28.58        Core21: 146.06        
Core22: 34.97        Core23: 26.83        
Core24: 34.23        Core25: 132.30        
Core26: 33.08        Core27: 181.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 107.67
DDR read Latency(ns)
Socket0: 31580.31
Socket1: 259.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 155.77        
Core2: 32.03        Core3: 153.54        
Core4: 29.17        Core5: 148.69        
Core6: 29.29        Core7: 144.20        
Core8: 15.06        Core9: 111.37        
Core10: 30.23        Core11: 191.86        
Core12: 28.91        Core13: 192.10        
Core14: 25.60        Core15: 177.02        
Core16: 31.66        Core17: 16.67        
Core18: 31.81        Core19: 36.57        
Core20: 34.33        Core21: 142.84        
Core22: 34.49        Core23: 22.87        
Core24: 31.06        Core25: 128.45        
Core26: 23.39        Core27: 178.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 107.17
DDR read Latency(ns)
Socket0: 29331.12
Socket1: 258.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.89        Core1: 157.90        
Core2: 13.33        Core3: 155.68        
Core4: 26.15        Core5: 150.43        
Core6: 24.36        Core7: 144.13        
Core8: 16.85        Core9: 107.31        
Core10: 28.30        Core11: 192.57        
Core12: 25.83        Core13: 193.29        
Core14: 28.18        Core15: 180.97        
Core16: 31.99        Core17: 15.50        
Core18: 32.34        Core19: 55.21        
Core20: 31.31        Core21: 147.77        
Core22: 33.26        Core23: 21.16        
Core24: 29.97        Core25: 131.00        
Core26: 30.05        Core27: 184.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.62
Socket1: 108.73
DDR read Latency(ns)
Socket0: 31737.05
Socket1: 260.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 155.00        
Core2: 21.38        Core3: 155.09        
Core4: 37.81        Core5: 148.96        
Core6: 14.35        Core7: 140.97        
Core8: 26.96        Core9: 105.25        
Core10: 28.25        Core11: 191.43        
Core12: 24.91        Core13: 191.27        
Core14: 26.72        Core15: 177.57        
Core16: 30.88        Core17: 16.18        
Core18: 31.78        Core19: 51.02        
Core20: 28.79        Core21: 147.00        
Core22: 30.96        Core23: 21.51        
Core24: 33.64        Core25: 132.72        
Core26: 31.60        Core27: 181.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 108.71
DDR read Latency(ns)
Socket0: 30369.24
Socket1: 260.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.57        Core1: 154.88        
Core2: 15.60        Core3: 154.88        
Core4: 24.56        Core5: 150.20        
Core6: 19.07        Core7: 142.04        
Core8: 25.82        Core9: 106.60        
Core10: 27.30        Core11: 192.34        
Core12: 30.06        Core13: 193.17        
Core14: 28.41        Core15: 181.02        
Core16: 31.22        Core17: 15.27        
Core18: 31.36        Core19: 65.17        
Core20: 31.45        Core21: 150.05        
Core22: 32.91        Core23: 18.86        
Core24: 32.06        Core25: 129.27        
Core26: 28.78        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 109.25
DDR read Latency(ns)
Socket0: 30622.05
Socket1: 260.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.87        Core1: 135.83        
Core2: 29.08        Core3: 157.28        
Core4: 30.23        Core5: 149.83        
Core6: 35.39        Core7: 130.01        
Core8: 23.95        Core9: 89.75        
Core10: 30.51        Core11: 190.71        
Core12: 33.53        Core13: 190.46        
Core14: 32.70        Core15: 179.62        
Core16: 27.81        Core17: 13.11        
Core18: 30.52        Core19: 96.71        
Core20: 30.11        Core21: 134.08        
Core22: 29.59        Core23: 57.45        
Core24: 25.73        Core25: 124.90        
Core26: 36.33        Core27: 183.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 115.70
DDR read Latency(ns)
Socket0: 27279.70
Socket1: 254.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.50        Core1: 143.40        
Core2: 25.86        Core3: 158.16        
Core4: 33.12        Core5: 150.18        
Core6: 24.71        Core7: 134.36        
Core8: 31.28        Core9: 88.02        
Core10: 29.61        Core11: 191.69        
Core12: 13.37        Core13: 192.51        
Core14: 24.06        Core15: 181.28        
Core16: 22.74        Core17: 13.24        
Core18: 29.17        Core19: 89.82        
Core20: 28.77        Core21: 141.74        
Core22: 29.02        Core23: 36.59        
Core24: 30.35        Core25: 123.57        
Core26: 30.59        Core27: 185.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 113.53
DDR read Latency(ns)
Socket0: 28545.48
Socket1: 258.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 131.91        
Core2: 34.61        Core3: 157.10        
Core4: 37.73        Core5: 152.87        
Core6: 24.75        Core7: 128.21        
Core8: 13.31        Core9: 87.63        
Core10: 17.69        Core11: 190.86        
Core12: 17.36        Core13: 191.21        
Core14: 25.37        Core15: 183.63        
Core16: 25.87        Core17: 12.64        
Core18: 28.11        Core19: 61.49        
Core20: 28.56        Core21: 126.22        
Core22: 28.40        Core23: 90.57        
Core24: 28.35        Core25: 126.84        
Core26: 30.15        Core27: 181.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 114.85
DDR read Latency(ns)
Socket0: 26785.85
Socket1: 256.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.14        Core1: 146.04        
Core2: 33.84        Core3: 159.46        
Core4: 30.20        Core5: 157.10        
Core6: 25.60        Core7: 128.34        
Core8: 16.98        Core9: 90.69        
Core10: 13.19        Core11: 193.58        
Core12: 24.51        Core13: 193.28        
Core14: 21.71        Core15: 186.37        
Core16: 36.17        Core17: 13.62        
Core18: 24.20        Core19: 79.88        
Core20: 29.25        Core21: 134.68        
Core22: 29.49        Core23: 38.78        
Core24: 29.95        Core25: 135.27        
Core26: 31.28        Core27: 184.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.92
Socket1: 114.86
DDR read Latency(ns)
Socket0: 29286.44
Socket1: 258.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 143.31        
Core2: 36.85        Core3: 157.51        
Core4: 30.44        Core5: 157.48        
Core6: 28.48        Core7: 129.22        
Core8: 30.70        Core9: 89.08        
Core10: 13.44        Core11: 191.15        
Core12: 25.37        Core13: 192.28        
Core14: 27.32        Core15: 183.93        
Core16: 25.98        Core17: 14.05        
Core18: 34.51        Core19: 102.50        
Core20: 30.18        Core21: 138.10        
Core22: 30.69        Core23: 39.56        
Core24: 29.57        Core25: 129.33        
Core26: 29.86        Core27: 185.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 116.69
DDR read Latency(ns)
Socket0: 30233.37
Socket1: 259.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.84        Core1: 138.07        
Core2: 31.06        Core3: 157.58        
Core4: 32.16        Core5: 152.37        
Core6: 36.16        Core7: 133.98        
Core8: 33.89        Core9: 89.28        
Core10: 21.13        Core11: 189.00        
Core12: 27.02        Core13: 189.14        
Core14: 28.80        Core15: 178.16        
Core16: 25.99        Core17: 13.95        
Core18: 29.38        Core19: 56.07        
Core20: 29.48        Core21: 138.04        
Core22: 24.15        Core23: 49.06        
Core24: 31.19        Core25: 119.93        
Core26: 29.80        Core27: 179.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.45
Socket1: 110.99
DDR read Latency(ns)
Socket0: 28926.92
Socket1: 258.31
