set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/nirnay/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/nirnay/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/riscv"
set ::env(DESIGN_NAME) "riscv_pipeline_top"
set ::env(VERILOG_FILES) "/openlane/designs/riscv/src/riscv_forwarding.v /openlane/designs/riscv/src/riscv_axi_ram.v /openlane/designs/riscv/src/wallace_multiplier.v /openlane/designs/riscv/src/riscv_imem.v /openlane/designs/riscv/src/riscv_pipeline_top.v /openlane/designs/riscv/src/riscv_pipe_reg.v /openlane/designs/riscv/src/riscv_control.v /openlane/designs/riscv/src/custom_extension_unit.v /openlane/designs/riscv/src/riscv_alu_decoder.v /openlane/designs/riscv/src/riscv_axi_master.v /openlane/designs/riscv/src/riscv_hazard_unit.v /openlane/designs/riscv/src/CSR_file.v /openlane/designs/riscv/src/riscv_regfile.v /openlane/designs/riscv/src/riscv_dmem.v /openlane/designs/riscv/src/riscv_alu4b.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "50.0"
set ::env(FP_CORE_UTIL) "40"
set ::env(PL_TARGET_DENSITY) "0.45"
set ::env(SYNTH_MAX_FANOUT) "10"
