<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2000" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2000{left:359px;bottom:68px;letter-spacing:0.11px;}
#t2_2000{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2000{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2000{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2000{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.06px;}
#t6_2000{left:359px;bottom:736px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2000{left:69px;bottom:635px;letter-spacing:-0.13px;}
#t8_2000{left:69px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_2000{left:69px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_2000{left:69px;bottom:579px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_2000{left:69px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_2000{left:69px;bottom:545px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#td_2000{left:69px;bottom:529px;letter-spacing:-0.14px;}
#te_2000{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tf_2000{left:69px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tg_2000{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#th_2000{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_2000{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tj_2000{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_2000{left:69px;bottom:399px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#tl_2000{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tm_2000{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_2000{left:69px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_2000{left:69px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tp_2000{left:69px;bottom:299px;}
#tq_2000{left:95px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_2000{left:95px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#ts_2000{left:69px;bottom:259px;}
#tt_2000{left:95px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_2000{left:95px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_2000{left:95px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tw_2000{left:95px;bottom:212px;letter-spacing:-0.24px;word-spacing:-0.38px;}
#tx_2000{left:69px;bottom:186px;}
#ty_2000{left:95px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tz_2000{left:95px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_2000{left:95px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t11_2000{left:95px;bottom:139px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t12_2000{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t13_2000{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t14_2000{left:300px;bottom:1065px;letter-spacing:-0.13px;}
#t15_2000{left:300px;bottom:1050px;letter-spacing:-0.09px;}
#t16_2000{left:347px;bottom:1065px;letter-spacing:-0.14px;}
#t17_2000{left:347px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t18_2000{left:347px;bottom:1034px;letter-spacing:-0.14px;}
#t19_2000{left:422px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2000{left:422px;bottom:1050px;letter-spacing:-0.11px;}
#t1b_2000{left:422px;bottom:1034px;letter-spacing:-0.12px;}
#t1c_2000{left:505px;bottom:1065px;letter-spacing:-0.12px;}
#t1d_2000{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t1e_2000{left:78px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_2000{left:300px;bottom:1011px;}
#t1g_2000{left:347px;bottom:1011px;letter-spacing:-0.19px;}
#t1h_2000{left:422px;bottom:1011px;letter-spacing:-0.22px;}
#t1i_2000{left:422px;bottom:995px;letter-spacing:-0.15px;}
#t1j_2000{left:505px;bottom:1011px;letter-spacing:-0.11px;}
#t1k_2000{left:505px;bottom:995px;letter-spacing:-0.12px;}
#t1l_2000{left:78px;bottom:972px;letter-spacing:-0.12px;}
#t1m_2000{left:78px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_2000{left:300px;bottom:972px;}
#t1o_2000{left:347px;bottom:972px;letter-spacing:-0.19px;}
#t1p_2000{left:422px;bottom:972px;letter-spacing:-0.22px;}
#t1q_2000{left:422px;bottom:955px;letter-spacing:-0.15px;}
#t1r_2000{left:505px;bottom:972px;letter-spacing:-0.11px;}
#t1s_2000{left:505px;bottom:955px;letter-spacing:-0.12px;}
#t1t_2000{left:78px;bottom:932px;letter-spacing:-0.12px;}
#t1u_2000{left:78px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_2000{left:300px;bottom:932px;}
#t1w_2000{left:347px;bottom:932px;letter-spacing:-0.16px;}
#t1x_2000{left:422px;bottom:932px;letter-spacing:-0.16px;}
#t1y_2000{left:505px;bottom:932px;letter-spacing:-0.12px;}
#t1z_2000{left:505px;bottom:915px;letter-spacing:-0.12px;}
#t20_2000{left:78px;bottom:892px;letter-spacing:-0.12px;}
#t21_2000{left:78px;bottom:875px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_2000{left:300px;bottom:892px;}
#t23_2000{left:347px;bottom:892px;letter-spacing:-0.19px;}
#t24_2000{left:422px;bottom:892px;letter-spacing:-0.22px;}
#t25_2000{left:422px;bottom:875px;letter-spacing:-0.15px;}
#t26_2000{left:505px;bottom:892px;letter-spacing:-0.12px;}
#t27_2000{left:505px;bottom:875px;letter-spacing:-0.12px;}
#t28_2000{left:78px;bottom:852px;letter-spacing:-0.12px;}
#t29_2000{left:78px;bottom:836px;letter-spacing:-0.14px;}
#t2a_2000{left:300px;bottom:852px;}
#t2b_2000{left:347px;bottom:852px;letter-spacing:-0.19px;}
#t2c_2000{left:422px;bottom:852px;letter-spacing:-0.22px;}
#t2d_2000{left:422px;bottom:836px;letter-spacing:-0.15px;}
#t2e_2000{left:505px;bottom:852px;letter-spacing:-0.12px;}
#t2f_2000{left:505px;bottom:836px;letter-spacing:-0.12px;}
#t2g_2000{left:78px;bottom:813px;letter-spacing:-0.12px;}
#t2h_2000{left:78px;bottom:796px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2i_2000{left:300px;bottom:813px;}
#t2j_2000{left:347px;bottom:813px;letter-spacing:-0.16px;}
#t2k_2000{left:422px;bottom:813px;letter-spacing:-0.16px;}
#t2l_2000{left:505px;bottom:813px;letter-spacing:-0.12px;}
#t2m_2000{left:505px;bottom:796px;letter-spacing:-0.12px;}
#t2n_2000{left:87px;bottom:715px;letter-spacing:-0.16px;}
#t2o_2000{left:163px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2p_2000{left:290px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2q_2000{left:443px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2r_2000{left:600px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2s_2000{left:747px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2t_2000{left:101px;bottom:682px;}
#t2u_2000{left:158px;bottom:682px;letter-spacing:-0.11px;}
#t2v_2000{left:279px;bottom:682px;letter-spacing:-0.13px;}
#t2w_2000{left:407px;bottom:690px;letter-spacing:-0.11px;}
#t2x_2000{left:402px;bottom:674px;letter-spacing:-0.11px;}
#t2y_2000{left:621px;bottom:682px;letter-spacing:-0.14px;}
#t2z_2000{left:768px;bottom:682px;letter-spacing:-0.16px;}

.s1_2000{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2000{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2000{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2000{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2000{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2000{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2000{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_2000{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2000{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2000" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2000Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2000" style="-webkit-user-select: none;"><object width="935" height="1210" data="2000/2000.svg" type="image/svg+xml" id="pdf2000" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2000" class="t s1_2000">VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices </span>
<span id="t2_2000" class="t s2_2000">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2000" class="t s1_2000">5-524 </span><span id="t4_2000" class="t s1_2000">Vol. 2C </span>
<span id="t5_2000" class="t s3_2000">VPGATHERQD/VPGATHERQQ—Gather Packed Dword, Packed Qword with Signed Qword Indices </span>
<span id="t6_2000" class="t s4_2000">Instruction Operand Encoding </span>
<span id="t7_2000" class="t s5_2000">Description </span>
<span id="t8_2000" class="t s6_2000">A set of 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector </span>
<span id="t9_2000" class="t s6_2000">VINDEX with scale SCALE are gathered. The result is written into a vector register. The elements are specified via </span>
<span id="ta_2000" class="t s6_2000">the VSIB (i.e., the index register is a vector register, holding packed indices). Elements will only be loaded if their </span>
<span id="tb_2000" class="t s6_2000">corresponding mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination </span>
<span id="tc_2000" class="t s6_2000">register is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an excep- </span>
<span id="td_2000" class="t s6_2000">tion. </span>
<span id="te_2000" class="t s6_2000">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="tf_2000" class="t s6_2000">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tg_2000" class="t s6_2000">register and the mask register (k1) are partially updated; those elements that have been gathered are placed into </span>
<span id="th_2000" class="t s6_2000">the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already </span>
<span id="ti_2000" class="t s6_2000">gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruc- </span>
<span id="tj_2000" class="t s6_2000">tion breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tk_2000" class="t s6_2000">If the data element size is less than the index element size, the higher part of the destination register and the mask </span>
<span id="tl_2000" class="t s6_2000">register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may </span>
<span id="tm_2000" class="t s6_2000">update these unused elements to one or both of those registers even if the instruction triggers an exception, and </span>
<span id="tn_2000" class="t s6_2000">even if the instruction triggers the exception before gathering any elements. </span>
<span id="to_2000" class="t s6_2000">Note that: </span>
<span id="tp_2000" class="t s7_2000">• </span><span id="tq_2000" class="t s6_2000">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel- </span>
<span id="tr_2000" class="t s6_2000">64 memory-ordering model. </span>
<span id="ts_2000" class="t s7_2000">• </span><span id="tt_2000" class="t s6_2000">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </span>
<span id="tu_2000" class="t s6_2000">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </span>
<span id="tv_2000" class="t s6_2000">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </span>
<span id="tw_2000" class="t s6_2000">in the conventional order. </span>
<span id="tx_2000" class="t s7_2000">• </span><span id="ty_2000" class="t s6_2000">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </span>
<span id="tz_2000" class="t s6_2000">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </span>
<span id="t10_2000" class="t s6_2000">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="t11_2000" class="t s6_2000">left of the faulting one will be gathered. </span>
<span id="t12_2000" class="t s8_2000">Opcode/ </span>
<span id="t13_2000" class="t s8_2000">Instruction </span>
<span id="t14_2000" class="t s8_2000">Op/ </span>
<span id="t15_2000" class="t s8_2000">En </span>
<span id="t16_2000" class="t s8_2000">64/32 </span>
<span id="t17_2000" class="t s8_2000">bit Mode </span>
<span id="t18_2000" class="t s8_2000">Support </span>
<span id="t19_2000" class="t s8_2000">CPUID </span>
<span id="t1a_2000" class="t s8_2000">Feature </span>
<span id="t1b_2000" class="t s8_2000">Flag </span>
<span id="t1c_2000" class="t s8_2000">Description </span>
<span id="t1d_2000" class="t s9_2000">EVEX.128.66.0F38.W0 91 /vsib </span>
<span id="t1e_2000" class="t s9_2000">VPGATHERQD xmm1 {k1}, vm64x </span>
<span id="t1f_2000" class="t s9_2000">A </span><span id="t1g_2000" class="t s9_2000">V/V </span><span id="t1h_2000" class="t s9_2000">AVX512VL </span>
<span id="t1i_2000" class="t s9_2000">AVX512F </span>
<span id="t1j_2000" class="t s9_2000">Using signed qword indices, gather dword values from </span>
<span id="t1k_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t1l_2000" class="t s9_2000">EVEX.256.66.0F38.W0 91 /vsib </span>
<span id="t1m_2000" class="t s9_2000">VPGATHERQD xmm1 {k1}, vm64y </span>
<span id="t1n_2000" class="t s9_2000">A </span><span id="t1o_2000" class="t s9_2000">V/V </span><span id="t1p_2000" class="t s9_2000">AVX512VL </span>
<span id="t1q_2000" class="t s9_2000">AVX512F </span>
<span id="t1r_2000" class="t s9_2000">Using signed qword indices, gather dword values from </span>
<span id="t1s_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t1t_2000" class="t s9_2000">EVEX.512.66.0F38.W0 91 /vsib </span>
<span id="t1u_2000" class="t s9_2000">VPGATHERQD ymm1 {k1}, vm64z </span>
<span id="t1v_2000" class="t s9_2000">A </span><span id="t1w_2000" class="t s9_2000">V/V </span><span id="t1x_2000" class="t s9_2000">AVX512F </span><span id="t1y_2000" class="t s9_2000">Using signed qword indices, gather dword values from </span>
<span id="t1z_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t20_2000" class="t s9_2000">EVEX.128.66.0F38.W1 91 /vsib </span>
<span id="t21_2000" class="t s9_2000">VPGATHERQQ xmm1 {k1}, vm64x </span>
<span id="t22_2000" class="t s9_2000">A </span><span id="t23_2000" class="t s9_2000">V/V </span><span id="t24_2000" class="t s9_2000">AVX512VL </span>
<span id="t25_2000" class="t s9_2000">AVX512F </span>
<span id="t26_2000" class="t s9_2000">Using signed qword indices, gather quadword values from </span>
<span id="t27_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t28_2000" class="t s9_2000">EVEX.256.66.0F38.W1 91 /vsib </span>
<span id="t29_2000" class="t s9_2000">VPGATHERQQ ymm1 {k1}, vm64y </span>
<span id="t2a_2000" class="t s9_2000">A </span><span id="t2b_2000" class="t s9_2000">V/V </span><span id="t2c_2000" class="t s9_2000">AVX512VL </span>
<span id="t2d_2000" class="t s9_2000">AVX512F </span>
<span id="t2e_2000" class="t s9_2000">Using signed qword indices, gather quadword values from </span>
<span id="t2f_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t2g_2000" class="t s9_2000">EVEX.512.66.0F38.W1 91 /vsib </span>
<span id="t2h_2000" class="t s9_2000">VPGATHERQQ zmm1 {k1}, vm64z </span>
<span id="t2i_2000" class="t s9_2000">A </span><span id="t2j_2000" class="t s9_2000">V/V </span><span id="t2k_2000" class="t s9_2000">AVX512F </span><span id="t2l_2000" class="t s9_2000">Using signed qword indices, gather quadword values from </span>
<span id="t2m_2000" class="t s9_2000">memory using writemask k1 for merging-masking. </span>
<span id="t2n_2000" class="t s8_2000">Op/En </span><span id="t2o_2000" class="t s8_2000">Tuple Type </span><span id="t2p_2000" class="t s8_2000">Operand 1 </span><span id="t2q_2000" class="t s8_2000">Operand 2 </span><span id="t2r_2000" class="t s8_2000">Operand 3 </span><span id="t2s_2000" class="t s8_2000">Operand 4 </span>
<span id="t2t_2000" class="t s9_2000">A </span><span id="t2u_2000" class="t s9_2000">Tuple1 Scalar </span><span id="t2v_2000" class="t s9_2000">ModRM:reg (w) </span>
<span id="t2w_2000" class="t s9_2000">BaseReg (R): VSIB:base, </span>
<span id="t2x_2000" class="t s9_2000">VectorReg(R): VSIB:index </span>
<span id="t2y_2000" class="t s9_2000">N/A </span><span id="t2z_2000" class="t s9_2000">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
