# do generic_adder.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:51 on Jul 25,2019
# vcom -work work carry_ripple_adder.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity carry_ripple_adder
# -- Compiling architecture structure of carry_ripple_adder
# End time: 18:07:52 on Jul 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:52 on Jul 25,2019
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity carry_ripple_adder_vhd_vec_tst
# -- Compiling architecture carry_ripple_adder_arch of carry_ripple_adder_vhd_vec_tst
# End time: 18:07:52 on Jul 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.carry_ripple_adder_vhd_vec_tst 
# Start time: 18:07:52 on Jul 25,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.carry_ripple_adder_vhd_vec_tst(carry_ripple_adder_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.carry_ripple_adder(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# after#30
# End time: 18:07:53 on Jul 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
