{"Source Block": ["oh/elink/hdl/etx_protocol.v@164:174@HdlStmAssign", "\n   //#############################\n   //# Wait propagation circuit\n   //#############################\t      \n   assign etx_wr_wait = (tx_wr_wait  | tx_io_wait) & ~special_sample;\n   assign etx_rd_wait = (tx_rd_wait  | tx_io_wait) & ~special_sample;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@163:173", "\t\t\t    ;\n\n   //#############################\n   //# Wait propagation circuit\n   //#############################\t      \n   assign etx_wr_wait = (tx_wr_wait  | tx_io_wait) & ~special_sample;\n   assign etx_rd_wait = (tx_rd_wait  | tx_io_wait) & ~special_sample;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"]], "Diff Content": {"Delete": [[169, "   assign etx_rd_wait = (tx_rd_wait  | tx_io_wait) & ~special_sample;\n"]], "Add": [[169, "   assign etx_wr_wait = (tx_wr_wait | tx_io_wait | burst_negedge) & ~adjust;\n"], [169, "   assign etx_rd_wait = (tx_rd_wait | tx_io_wait | burst_negedge) & ~adjust;\n"]]}}