/* bricklib
 * Copyright (C) 2011 Olaf LÃ¼ke <olaf@tinkerforge.com>
 *
 * adc.c: Implementation of adc access
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the
 * Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 * Boston, MA 02111-1307, USA.
 */

#include "adc.h"

#include <stdio.h>
#include "config.h"

#include "bricklib/utility/led.h"
#include "bricklib/utility/util_definitions.h"
#include "bricklib/drivers/tc/tc.h"
#include "bricklib/drivers/flash/flashd.h"

int16_t adc_offset = 0;
int16_t adc_gain = ADC_MAX_VALUE;

#define ADC_TC_CHANNEL_NUM 2
#define ADC_TC_CHANNEL  TC0->TC_CHANNEL[ADC_TC_CHANNEL_NUM]

// sam3s adc characteristics: 41.7 (1058ff)
// max adc frequency: 20mhz
// max startup(standby -> normal mode): 12us
// track and holding time (min): 160ns
// settling: 200ns

// 20mhz maximal adc clock frequency ->
// prescaler 0 not possible (32mhz) ->
// use 16mhz adc frequency with prescaler 1
#define ADC_PRESCALER 1

// 16mhz takes 192 clock cycles for 12 us ->
// smallest possible value is 512 (32us)
#define ADC_STARTUP   ADC_MR_STARTUP_SUT512

// 16mhz takes 2.56 clock cycles for 160ns ->
// Tracking Time = (TRACKTIM + 1) * ADCClock periods ->
// smallest possible value is 2 (187.5ns)
#define ADC_TRACKTIM 2

// 16mhz takes 3.2 clock cycles for 200ns ->
// smallest possible value is 5 (312.5ns)
#define ADC_SETTLING 1

// I can't find anything about the minimum transfer period...
// Transfer Period = (TRANSFER * 2 + 3) ADCClock periods.
// Transfer Period of 1 -> 312.5ns
#define ADC_TRANSFER 1

// Alltogether, when 8 adc channels are used:
// 32us + 8*187.5ns + 312.5*8ns = 36us
// Maximum allowed trigger frequency is 28khz

void adc_init(void) {
	adc_read_calibration_from_flash();

    // Enable peripheral clock
    PMC->PMC_PCER0 = 1 << ID_ADC;

    // Reset controller
    ADC->ADC_CR = ADC_CR_SWRST;

    // Track time 0
    // Transfer 1
    // Settling 3
    ADC->ADC_MR = ADC_MR_TRANSFER(ADC_TRANSFER) |
                  ADC_MR_TRACKTIM(ADC_TRACKTIM) |
                  ADC_MR_SETTLING(ADC_SETTLING) |
                  ADC_MR_PRESCAL(ADC_PRESCALER) |
                  ADC_STARTUP;
}

void adc_start_periodic_conversion(void) {
	// Use TC channel 2 as adc trigger
	ADC->ADC_MR |= ((ADC_TC_CHANNEL_NUM+1) << ADC_MR_TRGSEL_Pos) | ADC_MR_TRGEN;

    PMC->PMC_PCER0 = 1 << ID_TC2;

    // Configure and enable TC interrupts
	NVIC_DisableIRQ(TC2_IRQn);
	NVIC_ClearPendingIRQ(TC2_IRQn);
	NVIC_SetPriority(TC2_IRQn, PRIORITY_PERIODIC_ADC_TC2);
	NVIC_EnableIRQ(TC2_IRQn);

	tc_channel_init(&ADC_TC_CHANNEL,
	                TC_CMR_ACPC_TOGGLE   |
	                TC_CMR_WAVE          |
	                TC_CMR_WAVSEL_UP_RC  |
	                TC_CMR_TCCLKS_TIMER_CLOCK5);  // Use slow clock

	// = 32768/2 hz -> ~16khz
	// max possible is 28khz (see above), so there is enough reserve
	ADC_TC_CHANNEL.TC_RC = 1;

	// Start TC
	tc_channel_start(&ADC_TC_CHANNEL);
}

void adc_read_calibration_from_flash(void) {
	uint32_t *data = (uint32_t*)ADC_CALIBRATION_ADDRESS;
	int16_t offset = *data & 0xFFFF;
	int16_t gain = *data >> 16;

	// If values are not yet written use default values
	if(gain == -1 && offset == -1) {
		gain = ADC_MAX_VALUE;
		offset = 0;
	}

	adc_offset = offset;
	adc_gain = gain;
}

void adc_write_calibration_to_flash(void) {
	uint32_t data = adc_offset | (adc_gain << 16);

	// Disable all irqs before plugin is written to flash.
	// While writing to flash there can't be any other access to the flash
	// (e.g. via interrupts).
	DISABLE_RESET_BUTTON();
	__disable_irq();

	// Unlock flash region
	FLASHD_Unlock(ADC_CALIBRATION_ADDRESS,
	              ADC_CALIBRATION_ADDRESS + 4,
				  0,
				  0);

	// Write api address to flash
	FLASHD_Write(ADC_CALIBRATION_ADDRESS, &data, sizeof(data));

	// Lock flash and enable irqs again
	FLASHD_Lock(ADC_CALIBRATION_ADDRESS,
	            ADC_CALIBRATION_ADDRESS + 4,
	            0,
				0);

	__enable_irq();
    ENABLE_RESET_BUTTON();
}

uint16_t adc_channel_get_data(uint8_t c) {
	uint16_t value = ADC_MAX_VALUE*ADC->ADC_CDR[c]/adc_gain + adc_offset;
	if(value > ADC_MAX_VALUE) {
		return ADC_MAX_VALUE;
	}

	return value;
}

void adc_calibrate(uint8_t c) {
	bool was_enabled = false;
	if(adc_channel_is_enabled(c)) {
		was_enabled = true;
	} else {
		adc_channel_enable(c);
		SLEEP_MS(2);
	}

	uint32_t value = 0;

	for(uint8_t i = 0; i < 100; i++) {
		value += adc_channel_get_data_unfiltered(c);
		SLEEP_NS(100);
	}

	value /= 100;

	if(value < ADC_MAX_VALUE/2) {
		adc_offset = -value;
	} else {
		adc_gain = value;
	}

	if(!was_enabled) {
		adc_channel_disable(c);
	}

}
