Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HUB75_driver_tb_behav xil_defaultlib.HUB75_driver_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.HUB75_driver [\HUB75_driver(g_brightness=75)\]
Compiling module xil_defaultlib.blk_mem_gen_v8_4_9_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_9_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.Frame_Clock_Divider [\Frame_Clock_Divider(counter_res...]
Compiling architecture design_1_frame_clock_divider_0_1_arch of entity xil_defaultlib.design_1_Frame_Clock_Divider_0_1 [design_1_frame_clock_divider_0_1...]
Compiling architecture behavioral of entity xil_defaultlib.hub75_driver_tb
Built simulation snapshot HUB75_driver_tb_behav
