\hypertarget{struct_l_p_c___s_c_u___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}
\label{struct_l_p_c___s_c_u___t}\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}


System Control Unit register block.  




{\ttfamily \#include $<$scu\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a6efb02bdfc10d2867b52dee82405e959}{S\+F\+SP} \mbox{[}16\mbox{]}\mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a22b6629c292698a196a20e7c7541e3a9}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}256\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_aba250050801fa2223ecf99d4c9215dc9}{S\+F\+S\+C\+LK} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a0581ecf82eacd79ff91f505f8e0fc668}{R\+E\+S\+E\+R\+V\+E\+D16} \mbox{[}28\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_aac42eb6179225f3d3326db08215aa1c3}{S\+F\+S\+U\+SB}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_afc428ad89fff4ba3953f7c1ddb745227}{S\+F\+S\+I2\+C0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a25ebb617d64b2c0d22ebfb1c97a65dbb}{E\+N\+A\+IO} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a323d6d64e5b0ed3b3dc69e6d2ab37bf6}{R\+E\+S\+E\+R\+V\+E\+D17} \mbox{[}27\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a4deeed860bc248d704a0bd1c2247a990}{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a78acd8160a6a980743e7c5d0c3253eee}{R\+E\+S\+E\+R\+V\+E\+D18} \mbox{[}63\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___s_c_u___t_a8ef8b92ccfb8598c38506400a44c1d4e}{P\+I\+N\+T\+S\+EL} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
System Control Unit register block. 

Definición en la línea 52 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK@{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}}
\index{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK@{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}{EMCDELAYCLK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+M\+C\+D\+E\+L\+A\+Y\+C\+LK}\hypertarget{struct_l_p_c___s_c_u___t_a4deeed860bc248d704a0bd1c2247a990}{}\label{struct_l_p_c___s_c_u___t_a4deeed860bc248d704a0bd1c2247a990}
E\+MC clock delay register 

Definición en la línea 61 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!E\+N\+A\+IO@{E\+N\+A\+IO}}
\index{E\+N\+A\+IO@{E\+N\+A\+IO}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+N\+A\+IO}{ENAIO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+N\+A\+IO\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a25ebb617d64b2c0d22ebfb1c97a65dbb}{}\label{struct_l_p_c___s_c_u___t_a25ebb617d64b2c0d22ebfb1c97a65dbb}
Analog function select registerS 

Definición en la línea 59 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!P\+I\+N\+T\+S\+EL@{P\+I\+N\+T\+S\+EL}}
\index{P\+I\+N\+T\+S\+EL@{P\+I\+N\+T\+S\+EL}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{P\+I\+N\+T\+S\+EL}{PINTSEL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+N\+T\+S\+EL\mbox{[}2\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a8ef8b92ccfb8598c38506400a44c1d4e}{}\label{struct_l_p_c___s_c_u___t_a8ef8b92ccfb8598c38506400a44c1d4e}
Pin interrupt select register for pin int 0 to 3 index 0, 4 to 7 index 1. 

Definición en la línea 63 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}256\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a22b6629c292698a196a20e7c7541e3a9}{}\label{struct_l_p_c___s_c_u___t_a22b6629c292698a196a20e7c7541e3a9}


Definición en la línea 54 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D16@{R\+E\+S\+E\+R\+V\+E\+D16}}
\index{R\+E\+S\+E\+R\+V\+E\+D16@{R\+E\+S\+E\+R\+V\+E\+D16}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D16}{RESERVED16}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D16\mbox{[}28\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a0581ecf82eacd79ff91f505f8e0fc668}{}\label{struct_l_p_c___s_c_u___t_a0581ecf82eacd79ff91f505f8e0fc668}


Definición en la línea 56 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D17@{R\+E\+S\+E\+R\+V\+E\+D17}}
\index{R\+E\+S\+E\+R\+V\+E\+D17@{R\+E\+S\+E\+R\+V\+E\+D17}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D17}{RESERVED17}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D17\mbox{[}27\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a323d6d64e5b0ed3b3dc69e6d2ab37bf6}{}\label{struct_l_p_c___s_c_u___t_a323d6d64e5b0ed3b3dc69e6d2ab37bf6}


Definición en la línea 60 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D18@{R\+E\+S\+E\+R\+V\+E\+D18}}
\index{R\+E\+S\+E\+R\+V\+E\+D18@{R\+E\+S\+E\+R\+V\+E\+D18}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D18}{RESERVED18}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D18\mbox{[}63\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a78acd8160a6a980743e7c5d0c3253eee}{}\label{struct_l_p_c___s_c_u___t_a78acd8160a6a980743e7c5d0c3253eee}


Definición en la línea 62 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+C\+LK@{S\+F\+S\+C\+LK}}
\index{S\+F\+S\+C\+LK@{S\+F\+S\+C\+LK}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+F\+S\+C\+LK}{SFSCLK}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+F\+S\+C\+LK\mbox{[}4\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_aba250050801fa2223ecf99d4c9215dc9}{}\label{struct_l_p_c___s_c_u___t_aba250050801fa2223ecf99d4c9215dc9}
Pin configuration register for pins C\+L\+K0-\/3 

Definición en la línea 55 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+I2\+C0@{S\+F\+S\+I2\+C0}}
\index{S\+F\+S\+I2\+C0@{S\+F\+S\+I2\+C0}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+F\+S\+I2\+C0}{SFSI2C0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+F\+S\+I2\+C0}\hypertarget{struct_l_p_c___s_c_u___t_afc428ad89fff4ba3953f7c1ddb745227}{}\label{struct_l_p_c___s_c_u___t_afc428ad89fff4ba3953f7c1ddb745227}
Pin configuration register for I2\+C0-\/bus pins 

Definición en la línea 58 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+SP@{S\+F\+SP}}
\index{S\+F\+SP@{S\+F\+SP}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+F\+SP}{SFSP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+F\+SP\mbox{[}16\mbox{]}\mbox{[}32\mbox{]}}\hypertarget{struct_l_p_c___s_c_u___t_a6efb02bdfc10d2867b52dee82405e959}{}\label{struct_l_p_c___s_c_u___t_a6efb02bdfc10d2867b52dee82405e959}


Definición en la línea 53 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}!S\+F\+S\+U\+SB@{S\+F\+S\+U\+SB}}
\index{S\+F\+S\+U\+SB@{S\+F\+S\+U\+SB}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+T@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+F\+S\+U\+SB}{SFSUSB}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+F\+S\+U\+SB}\hypertarget{struct_l_p_c___s_c_u___t_aac42eb6179225f3d3326db08215aa1c3}{}\label{struct_l_p_c___s_c_u___t_aac42eb6179225f3d3326db08215aa1c3}
Pin configuration register for U\+SB 

Definición en la línea 57 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{scu__18xx__43xx_8h}{scu\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
