Running: xsim.dir/uart_transmitter_tb_time_impl/xsimk -simmode gui -wdb uart_transmitter_tb_time_impl.wdb -simrunnum 0 -socket 47073
Design successfully loaded
Design Loading Memory Usage: 34048 KB (Peak: 34048 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 116304 KB (Peak: 181320 KB)
Simulation CPU Usage: 6450 ms
