#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55dd06eb74a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dd06f84bb0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fd7d3a95018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dd06f81200_0 .net "clk", 0 0, o0x7fd7d3a95018;  0 drivers
o0x7fd7d3a95048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dd06f85930_0 .net "data_address", 31 0, o0x7fd7d3a95048;  0 drivers
o0x7fd7d3a95078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dd06f8abf0_0 .net "data_read", 0 0, o0x7fd7d3a95078;  0 drivers
v0x55dd06f8af20_0 .var "data_readdata", 31 0;
o0x7fd7d3a950d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dd06f8c030_0 .net "data_write", 0 0, o0x7fd7d3a950d8;  0 drivers
o0x7fd7d3a95108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dd06f8e050_0 .net "data_writedata", 31 0, o0x7fd7d3a95108;  0 drivers
S_0x55dd06f5f4f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fd7d3a95258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dd06fa50f0_0 .net "instr_address", 31 0, o0x7fd7d3a95258;  0 drivers
v0x55dd06fa51f0_0 .var "instr_readdata", 31 0;
S_0x55dd06f71de0 .scope module, "xor_tb" "xor_tb" 5 1;
 .timescale 0 0;
v0x55dd06fb3760_0 .net "active", 0 0, L_0x55dd06fcd740;  1 drivers
v0x55dd06fb3820_0 .var "clk", 0 0;
v0x55dd06fb38c0_0 .var "clk_enable", 0 0;
v0x55dd06fb39b0_0 .net "data_address", 31 0, L_0x55dd06fcb690;  1 drivers
v0x55dd06fb3a50_0 .net "data_read", 0 0, L_0x55dd06fc9210;  1 drivers
v0x55dd06fb3b40_0 .var "data_readdata", 31 0;
v0x55dd06fb3c10_0 .net "data_write", 0 0, L_0x55dd06fc9030;  1 drivers
v0x55dd06fb3ce0_0 .net "data_writedata", 31 0, L_0x55dd06fcb380;  1 drivers
v0x55dd06fb3db0_0 .net "instr_address", 31 0, L_0x55dd06fcc670;  1 drivers
v0x55dd06fb3f10_0 .var "instr_readdata", 31 0;
v0x55dd06fb3fb0_0 .net "register_v0", 31 0, L_0x55dd06fcb310;  1 drivers
v0x55dd06fb40a0_0 .var "reset", 0 0;
S_0x55dd06f721b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55dd06f71de0;
 .timescale 0 0;
v0x55dd06fa53c0_0 .var "expected", 31 0;
v0x55dd06fa54c0_0 .var "funct", 5 0;
v0x55dd06fa55a0_0 .var "i", 4 0;
v0x55dd06fa5660_0 .var "imm", 15 0;
v0x55dd06fa5740_0 .var "imm_instr", 31 0;
v0x55dd06fa5870_0 .var "opcode", 5 0;
v0x55dd06fa5950_0 .var "r_instr", 31 0;
v0x55dd06fa5a30_0 .var "rd", 4 0;
v0x55dd06fa5b10_0 .var "rs", 4 0;
v0x55dd06fa5bf0_0 .var "rt", 4 0;
v0x55dd06fa5cd0_0 .var "shamt", 4 0;
v0x55dd06fa5db0_0 .var "test", 31 0;
E_0x55dd06eff5f0 .event posedge, v0x55dd06fa7c30_0;
S_0x55dd06f725e0 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55dd06f71de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55dd06f810e0 .functor OR 1, L_0x55dd06fc4a10, L_0x55dd06fc4c90, C4<0>, C4<0>;
L_0x55dd06eec9a0 .functor BUFZ 1, L_0x55dd06fc4470, C4<0>, C4<0>, C4<0>;
L_0x55dd06f8ae00 .functor BUFZ 1, L_0x55dd06fc4610, C4<0>, C4<0>, C4<0>;
L_0x55dd06f8be90 .functor BUFZ 1, L_0x55dd06fc4610, C4<0>, C4<0>, C4<0>;
L_0x55dd06fc51d0 .functor AND 1, L_0x55dd06fc4470, L_0x55dd06fc54d0, C4<1>, C4<1>;
L_0x55dd06f8df30 .functor OR 1, L_0x55dd06fc51d0, L_0x55dd06fc50b0, C4<0>, C4<0>;
L_0x55dd06f2fe90 .functor OR 1, L_0x55dd06f8df30, L_0x55dd06fc52e0, C4<0>, C4<0>;
L_0x55dd06fc5770 .functor OR 1, L_0x55dd06f2fe90, L_0x55dd06fc6dd0, C4<0>, C4<0>;
L_0x55dd06fc5880 .functor OR 1, L_0x55dd06fc5770, L_0x55dd06fc6530, C4<0>, C4<0>;
L_0x55dd06fc5940 .functor BUFZ 1, L_0x55dd06fc4730, C4<0>, C4<0>, C4<0>;
L_0x55dd06fc6420 .functor AND 1, L_0x55dd06fc5e90, L_0x55dd06fc61f0, C4<1>, C4<1>;
L_0x55dd06fc6530 .functor OR 1, L_0x55dd06fc5b90, L_0x55dd06fc6420, C4<0>, C4<0>;
L_0x55dd06fc6dd0 .functor AND 1, L_0x55dd06fc6900, L_0x55dd06fc6bb0, C4<1>, C4<1>;
L_0x55dd06fc7580 .functor OR 1, L_0x55dd06fc7020, L_0x55dd06fc7340, C4<0>, C4<0>;
L_0x55dd06fc6690 .functor OR 1, L_0x55dd06fc7af0, L_0x55dd06fc7df0, C4<0>, C4<0>;
L_0x55dd06fc7cd0 .functor AND 1, L_0x55dd06fc7800, L_0x55dd06fc6690, C4<1>, C4<1>;
L_0x55dd06fc85f0 .functor OR 1, L_0x55dd06fc8280, L_0x55dd06fc8500, C4<0>, C4<0>;
L_0x55dd06fc88f0 .functor OR 1, L_0x55dd06fc85f0, L_0x55dd06fc8700, C4<0>, C4<0>;
L_0x55dd06fc8aa0 .functor AND 1, L_0x55dd06fc4470, L_0x55dd06fc88f0, C4<1>, C4<1>;
L_0x55dd06fc8c50 .functor AND 1, L_0x55dd06fc4470, L_0x55dd06fc8b60, C4<1>, C4<1>;
L_0x55dd06fc8f70 .functor AND 1, L_0x55dd06fc4470, L_0x55dd06fc8a00, C4<1>, C4<1>;
L_0x55dd06fc9210 .functor BUFZ 1, L_0x55dd06f8ae00, C4<0>, C4<0>, C4<0>;
L_0x55dd06fc9ea0 .functor AND 1, L_0x55dd06fcd740, L_0x55dd06fc5880, C4<1>, C4<1>;
L_0x55dd06fc9fb0 .functor OR 1, L_0x55dd06fc6530, L_0x55dd06fc6dd0, C4<0>, C4<0>;
L_0x55dd06fcb380 .functor BUFZ 32, L_0x55dd06fcb200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcb440 .functor BUFZ 32, L_0x55dd06fca190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcb590 .functor BUFZ 32, L_0x55dd06fcb200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcb690 .functor BUFZ 32, v0x55dd06fa6e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcc310 .functor AND 1, v0x55dd06fb38c0_0, L_0x55dd06fc8aa0, C4<1>, C4<1>;
L_0x55dd06fcc380 .functor AND 1, L_0x55dd06fcc310, v0x55dd06fb08f0_0, C4<1>, C4<1>;
L_0x55dd06fcc670 .functor BUFZ 32, v0x55dd06fa7cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcd740 .functor BUFZ 1, v0x55dd06fb08f0_0, C4<0>, C4<0>, C4<0>;
L_0x55dd06fcd950 .functor AND 1, v0x55dd06fb38c0_0, v0x55dd06fb08f0_0, C4<1>, C4<1>;
v0x55dd06faa9e0_0 .net *"_ivl_100", 31 0, L_0x55dd06fc6700;  1 drivers
L_0x7fd7d3a4c498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faaae0_0 .net *"_ivl_103", 25 0, L_0x7fd7d3a4c498;  1 drivers
L_0x7fd7d3a4c4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faabc0_0 .net/2u *"_ivl_104", 31 0, L_0x7fd7d3a4c4e0;  1 drivers
v0x55dd06faac80_0 .net *"_ivl_106", 0 0, L_0x55dd06fc6900;  1 drivers
v0x55dd06faad40_0 .net *"_ivl_109", 5 0, L_0x55dd06fc6b10;  1 drivers
L_0x7fd7d3a4c528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55dd06faae20_0 .net/2u *"_ivl_110", 5 0, L_0x7fd7d3a4c528;  1 drivers
v0x55dd06faaf00_0 .net *"_ivl_112", 0 0, L_0x55dd06fc6bb0;  1 drivers
v0x55dd06faafc0_0 .net *"_ivl_116", 31 0, L_0x55dd06fc6f30;  1 drivers
L_0x7fd7d3a4c570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab0a0_0 .net *"_ivl_119", 25 0, L_0x7fd7d3a4c570;  1 drivers
L_0x7fd7d3a4c0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab180_0 .net/2u *"_ivl_12", 5 0, L_0x7fd7d3a4c0a8;  1 drivers
L_0x7fd7d3a4c5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab260_0 .net/2u *"_ivl_120", 31 0, L_0x7fd7d3a4c5b8;  1 drivers
v0x55dd06fab340_0 .net *"_ivl_122", 0 0, L_0x55dd06fc7020;  1 drivers
v0x55dd06fab400_0 .net *"_ivl_124", 31 0, L_0x55dd06fc7250;  1 drivers
L_0x7fd7d3a4c600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab4e0_0 .net *"_ivl_127", 25 0, L_0x7fd7d3a4c600;  1 drivers
L_0x7fd7d3a4c648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab5c0_0 .net/2u *"_ivl_128", 31 0, L_0x7fd7d3a4c648;  1 drivers
v0x55dd06fab6a0_0 .net *"_ivl_130", 0 0, L_0x55dd06fc7340;  1 drivers
v0x55dd06fab760_0 .net *"_ivl_134", 31 0, L_0x55dd06fc7710;  1 drivers
L_0x7fd7d3a4c690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fab950_0 .net *"_ivl_137", 25 0, L_0x7fd7d3a4c690;  1 drivers
L_0x7fd7d3a4c6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faba30_0 .net/2u *"_ivl_138", 31 0, L_0x7fd7d3a4c6d8;  1 drivers
v0x55dd06fabb10_0 .net *"_ivl_140", 0 0, L_0x55dd06fc7800;  1 drivers
v0x55dd06fabbd0_0 .net *"_ivl_143", 5 0, L_0x55dd06fc7a50;  1 drivers
L_0x7fd7d3a4c720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55dd06fabcb0_0 .net/2u *"_ivl_144", 5 0, L_0x7fd7d3a4c720;  1 drivers
v0x55dd06fabd90_0 .net *"_ivl_146", 0 0, L_0x55dd06fc7af0;  1 drivers
v0x55dd06fabe50_0 .net *"_ivl_149", 5 0, L_0x55dd06fc7d50;  1 drivers
L_0x7fd7d3a4c768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fabf30_0 .net/2u *"_ivl_150", 5 0, L_0x7fd7d3a4c768;  1 drivers
v0x55dd06fac010_0 .net *"_ivl_152", 0 0, L_0x55dd06fc7df0;  1 drivers
v0x55dd06fac0d0_0 .net *"_ivl_155", 0 0, L_0x55dd06fc6690;  1 drivers
v0x55dd06fac190_0 .net *"_ivl_159", 1 0, L_0x55dd06fc8190;  1 drivers
L_0x7fd7d3a4c0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55dd06fac270_0 .net/2u *"_ivl_16", 5 0, L_0x7fd7d3a4c0f0;  1 drivers
L_0x7fd7d3a4c7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55dd06fac350_0 .net/2u *"_ivl_160", 1 0, L_0x7fd7d3a4c7b0;  1 drivers
v0x55dd06fac430_0 .net *"_ivl_162", 0 0, L_0x55dd06fc8280;  1 drivers
L_0x7fd7d3a4c7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55dd06fac4f0_0 .net/2u *"_ivl_164", 5 0, L_0x7fd7d3a4c7f8;  1 drivers
v0x55dd06fac5d0_0 .net *"_ivl_166", 0 0, L_0x55dd06fc8500;  1 drivers
v0x55dd06fac8a0_0 .net *"_ivl_169", 0 0, L_0x55dd06fc85f0;  1 drivers
L_0x7fd7d3a4c840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55dd06fac960_0 .net/2u *"_ivl_170", 5 0, L_0x7fd7d3a4c840;  1 drivers
v0x55dd06faca40_0 .net *"_ivl_172", 0 0, L_0x55dd06fc8700;  1 drivers
v0x55dd06facb00_0 .net *"_ivl_175", 0 0, L_0x55dd06fc88f0;  1 drivers
L_0x7fd7d3a4c888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55dd06facbc0_0 .net/2u *"_ivl_178", 5 0, L_0x7fd7d3a4c888;  1 drivers
v0x55dd06facca0_0 .net *"_ivl_180", 0 0, L_0x55dd06fc8b60;  1 drivers
L_0x7fd7d3a4c8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55dd06facd60_0 .net/2u *"_ivl_184", 5 0, L_0x7fd7d3a4c8d0;  1 drivers
v0x55dd06face40_0 .net *"_ivl_186", 0 0, L_0x55dd06fc8a00;  1 drivers
L_0x7fd7d3a4c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dd06facf00_0 .net/2u *"_ivl_190", 0 0, L_0x7fd7d3a4c918;  1 drivers
v0x55dd06facfe0_0 .net *"_ivl_20", 31 0, L_0x55dd06fc48d0;  1 drivers
L_0x7fd7d3a4c960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55dd06fad0c0_0 .net/2u *"_ivl_200", 4 0, L_0x7fd7d3a4c960;  1 drivers
v0x55dd06fad1a0_0 .net *"_ivl_203", 4 0, L_0x55dd06fc9730;  1 drivers
v0x55dd06fad280_0 .net *"_ivl_205", 4 0, L_0x55dd06fc9950;  1 drivers
v0x55dd06fad360_0 .net *"_ivl_206", 4 0, L_0x55dd06fc99f0;  1 drivers
v0x55dd06fad440_0 .net *"_ivl_213", 0 0, L_0x55dd06fc9fb0;  1 drivers
L_0x7fd7d3a4c9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dd06fad500_0 .net/2u *"_ivl_214", 31 0, L_0x7fd7d3a4c9a8;  1 drivers
v0x55dd06fad5e0_0 .net *"_ivl_216", 31 0, L_0x55dd06fca0f0;  1 drivers
v0x55dd06fad6c0_0 .net *"_ivl_218", 31 0, L_0x55dd06fca3a0;  1 drivers
v0x55dd06fad7a0_0 .net *"_ivl_220", 31 0, L_0x55dd06fca530;  1 drivers
v0x55dd06fad880_0 .net *"_ivl_222", 31 0, L_0x55dd06fca870;  1 drivers
L_0x7fd7d3a4c138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fad960_0 .net *"_ivl_23", 25 0, L_0x7fd7d3a4c138;  1 drivers
v0x55dd06fada40_0 .net *"_ivl_235", 0 0, L_0x55dd06fcc310;  1 drivers
L_0x7fd7d3a4cb58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dd06fadb00_0 .net/2u *"_ivl_238", 31 0, L_0x7fd7d3a4cb58;  1 drivers
L_0x7fd7d3a4c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd06fadbe0_0 .net/2u *"_ivl_24", 31 0, L_0x7fd7d3a4c180;  1 drivers
v0x55dd06fadcc0_0 .net *"_ivl_243", 15 0, L_0x55dd06fcc7d0;  1 drivers
v0x55dd06fadda0_0 .net *"_ivl_244", 17 0, L_0x55dd06fcca40;  1 drivers
L_0x7fd7d3a4cba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd06fade80_0 .net *"_ivl_247", 1 0, L_0x7fd7d3a4cba0;  1 drivers
v0x55dd06fadf60_0 .net *"_ivl_250", 15 0, L_0x55dd06fccb80;  1 drivers
L_0x7fd7d3a4cbe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd06fae040_0 .net *"_ivl_252", 1 0, L_0x7fd7d3a4cbe8;  1 drivers
v0x55dd06fae120_0 .net *"_ivl_255", 0 0, L_0x55dd06fccf90;  1 drivers
L_0x7fd7d3a4cc30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55dd06fae200_0 .net/2u *"_ivl_256", 13 0, L_0x7fd7d3a4cc30;  1 drivers
L_0x7fd7d3a4cc78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fae2e0_0 .net/2u *"_ivl_258", 13 0, L_0x7fd7d3a4cc78;  1 drivers
v0x55dd06fae7d0_0 .net *"_ivl_26", 0 0, L_0x55dd06fc4a10;  1 drivers
v0x55dd06fae890_0 .net *"_ivl_260", 13 0, L_0x55dd06fcd270;  1 drivers
v0x55dd06fae970_0 .net *"_ivl_28", 31 0, L_0x55dd06fc4ba0;  1 drivers
L_0x7fd7d3a4c1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faea50_0 .net *"_ivl_31", 25 0, L_0x7fd7d3a4c1c8;  1 drivers
L_0x7fd7d3a4c210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd06faeb30_0 .net/2u *"_ivl_32", 31 0, L_0x7fd7d3a4c210;  1 drivers
v0x55dd06faec10_0 .net *"_ivl_34", 0 0, L_0x55dd06fc4c90;  1 drivers
v0x55dd06faecd0_0 .net *"_ivl_4", 31 0, L_0x55dd06fb4310;  1 drivers
v0x55dd06faedb0_0 .net *"_ivl_45", 2 0, L_0x55dd06fc4f80;  1 drivers
L_0x7fd7d3a4c258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55dd06faee90_0 .net/2u *"_ivl_46", 2 0, L_0x7fd7d3a4c258;  1 drivers
v0x55dd06faef70_0 .net *"_ivl_51", 2 0, L_0x55dd06fc5240;  1 drivers
L_0x7fd7d3a4c2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55dd06faf050_0 .net/2u *"_ivl_52", 2 0, L_0x7fd7d3a4c2a0;  1 drivers
v0x55dd06faf130_0 .net *"_ivl_57", 0 0, L_0x55dd06fc54d0;  1 drivers
v0x55dd06faf1f0_0 .net *"_ivl_59", 0 0, L_0x55dd06fc51d0;  1 drivers
v0x55dd06faf2b0_0 .net *"_ivl_61", 0 0, L_0x55dd06f8df30;  1 drivers
v0x55dd06faf370_0 .net *"_ivl_63", 0 0, L_0x55dd06f2fe90;  1 drivers
v0x55dd06faf430_0 .net *"_ivl_65", 0 0, L_0x55dd06fc5770;  1 drivers
L_0x7fd7d3a4c018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faf4f0_0 .net *"_ivl_7", 25 0, L_0x7fd7d3a4c018;  1 drivers
v0x55dd06faf5d0_0 .net *"_ivl_70", 31 0, L_0x55dd06fc5a60;  1 drivers
L_0x7fd7d3a4c2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faf6b0_0 .net *"_ivl_73", 25 0, L_0x7fd7d3a4c2e8;  1 drivers
L_0x7fd7d3a4c330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dd06faf790_0 .net/2u *"_ivl_74", 31 0, L_0x7fd7d3a4c330;  1 drivers
v0x55dd06faf870_0 .net *"_ivl_76", 0 0, L_0x55dd06fc5b90;  1 drivers
v0x55dd06faf930_0 .net *"_ivl_78", 31 0, L_0x55dd06fc5d00;  1 drivers
L_0x7fd7d3a4c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fafa10_0 .net/2u *"_ivl_8", 31 0, L_0x7fd7d3a4c060;  1 drivers
L_0x7fd7d3a4c378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fafaf0_0 .net *"_ivl_81", 25 0, L_0x7fd7d3a4c378;  1 drivers
L_0x7fd7d3a4c3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd06fafbd0_0 .net/2u *"_ivl_82", 31 0, L_0x7fd7d3a4c3c0;  1 drivers
v0x55dd06fafcb0_0 .net *"_ivl_84", 0 0, L_0x55dd06fc5e90;  1 drivers
v0x55dd06fafd70_0 .net *"_ivl_87", 0 0, L_0x55dd06fc6000;  1 drivers
v0x55dd06fafe50_0 .net *"_ivl_88", 31 0, L_0x55dd06fc5da0;  1 drivers
L_0x7fd7d3a4c408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06faff30_0 .net *"_ivl_91", 30 0, L_0x7fd7d3a4c408;  1 drivers
L_0x7fd7d3a4c450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dd06fb0010_0 .net/2u *"_ivl_92", 31 0, L_0x7fd7d3a4c450;  1 drivers
v0x55dd06fb00f0_0 .net *"_ivl_94", 0 0, L_0x55dd06fc61f0;  1 drivers
v0x55dd06fb01b0_0 .net *"_ivl_97", 0 0, L_0x55dd06fc6420;  1 drivers
v0x55dd06fb0270_0 .net "active", 0 0, L_0x55dd06fcd740;  alias, 1 drivers
v0x55dd06fb0330_0 .net "alu_op1", 31 0, L_0x55dd06fcb440;  1 drivers
v0x55dd06fb03f0_0 .net "alu_op2", 31 0, L_0x55dd06fcb590;  1 drivers
v0x55dd06fb04b0_0 .net "alui_instr", 0 0, L_0x55dd06fc50b0;  1 drivers
v0x55dd06fb0570_0 .net "b_flag", 0 0, v0x55dd06fa6970_0;  1 drivers
v0x55dd06fb0610_0 .net "b_imm", 17 0, L_0x55dd06fcce50;  1 drivers
v0x55dd06fb06d0_0 .net "b_offset", 31 0, L_0x55dd06fcd400;  1 drivers
v0x55dd06fb07b0_0 .net "clk", 0 0, v0x55dd06fb3820_0;  1 drivers
v0x55dd06fb0850_0 .net "clk_enable", 0 0, v0x55dd06fb38c0_0;  1 drivers
v0x55dd06fb08f0_0 .var "cpu_active", 0 0;
v0x55dd06fb0990_0 .net "curr_addr", 31 0, v0x55dd06fa7cf0_0;  1 drivers
v0x55dd06fb0a80_0 .net "curr_addr_p4", 31 0, L_0x55dd06fcc5d0;  1 drivers
v0x55dd06fb0b40_0 .net "data_address", 31 0, L_0x55dd06fcb690;  alias, 1 drivers
v0x55dd06fb0c20_0 .net "data_read", 0 0, L_0x55dd06fc9210;  alias, 1 drivers
v0x55dd06fb0ce0_0 .net "data_readdata", 31 0, v0x55dd06fb3b40_0;  1 drivers
v0x55dd06fb0dc0_0 .net "data_write", 0 0, L_0x55dd06fc9030;  alias, 1 drivers
v0x55dd06fb0e80_0 .net "data_writedata", 31 0, L_0x55dd06fcb380;  alias, 1 drivers
v0x55dd06fb0f60_0 .net "funct_code", 5 0, L_0x55dd06fb41e0;  1 drivers
v0x55dd06fb1040_0 .net "hi_out", 31 0, v0x55dd06fa8380_0;  1 drivers
v0x55dd06fb1130_0 .net "hl_reg_enable", 0 0, L_0x55dd06fcc380;  1 drivers
v0x55dd06fb11d0_0 .net "instr_address", 31 0, L_0x55dd06fcc670;  alias, 1 drivers
v0x55dd06fb1290_0 .net "instr_opcode", 5 0, L_0x55dd06fb4140;  1 drivers
v0x55dd06fb1370_0 .net "instr_readdata", 31 0, v0x55dd06fb3f10_0;  1 drivers
v0x55dd06fb1430_0 .net "j_imm", 0 0, L_0x55dd06fc7580;  1 drivers
v0x55dd06fb14d0_0 .net "j_reg", 0 0, L_0x55dd06fc7cd0;  1 drivers
v0x55dd06fb1590_0 .net "l_type", 0 0, L_0x55dd06fc52e0;  1 drivers
v0x55dd06fb1650_0 .net "link_const", 0 0, L_0x55dd06fc6530;  1 drivers
v0x55dd06fb1710_0 .net "link_reg", 0 0, L_0x55dd06fc6dd0;  1 drivers
v0x55dd06fb17d0_0 .net "lo_out", 31 0, v0x55dd06fa8bd0_0;  1 drivers
v0x55dd06fb18c0_0 .net "lw", 0 0, L_0x55dd06fc4610;  1 drivers
v0x55dd06fb1960_0 .net "mem_read", 0 0, L_0x55dd06f8ae00;  1 drivers
v0x55dd06fb1a20_0 .net "mem_to_reg", 0 0, L_0x55dd06f8be90;  1 drivers
v0x55dd06fb22f0_0 .net "mem_write", 0 0, L_0x55dd06fc5940;  1 drivers
v0x55dd06fb23b0_0 .net "memaddroffset", 31 0, v0x55dd06fa6e40_0;  1 drivers
v0x55dd06fb24a0_0 .net "mfhi", 0 0, L_0x55dd06fc8c50;  1 drivers
v0x55dd06fb2540_0 .net "mflo", 0 0, L_0x55dd06fc8f70;  1 drivers
v0x55dd06fb2600_0 .net "movefrom", 0 0, L_0x55dd06f810e0;  1 drivers
v0x55dd06fb26c0_0 .net "muldiv", 0 0, L_0x55dd06fc8aa0;  1 drivers
v0x55dd06fb2780_0 .var "next_instr_addr", 31 0;
v0x55dd06fb2870_0 .net "pc_enable", 0 0, L_0x55dd06fcd950;  1 drivers
v0x55dd06fb2940_0 .net "r_format", 0 0, L_0x55dd06fc4470;  1 drivers
v0x55dd06fb29e0_0 .net "reg_a_read_data", 31 0, L_0x55dd06fca190;  1 drivers
v0x55dd06fb2ab0_0 .net "reg_a_read_index", 4 0, L_0x55dd06fc93e0;  1 drivers
v0x55dd06fb2b80_0 .net "reg_b_read_data", 31 0, L_0x55dd06fcb200;  1 drivers
v0x55dd06fb2c50_0 .net "reg_b_read_index", 4 0, L_0x55dd06fc9640;  1 drivers
v0x55dd06fb2d20_0 .net "reg_dst", 0 0, L_0x55dd06eec9a0;  1 drivers
v0x55dd06fb2dc0_0 .net "reg_write", 0 0, L_0x55dd06fc5880;  1 drivers
v0x55dd06fb2e80_0 .net "reg_write_data", 31 0, L_0x55dd06fcaa00;  1 drivers
v0x55dd06fb2f70_0 .net "reg_write_enable", 0 0, L_0x55dd06fc9ea0;  1 drivers
v0x55dd06fb3040_0 .net "reg_write_index", 4 0, L_0x55dd06fc9d10;  1 drivers
v0x55dd06fb3110_0 .net "register_v0", 31 0, L_0x55dd06fcb310;  alias, 1 drivers
v0x55dd06fb31e0_0 .net "reset", 0 0, v0x55dd06fb40a0_0;  1 drivers
v0x55dd06fb3310_0 .net "result", 31 0, v0x55dd06fa72a0_0;  1 drivers
v0x55dd06fb33e0_0 .net "result_hi", 31 0, v0x55dd06fa6ba0_0;  1 drivers
v0x55dd06fb3480_0 .net "result_lo", 31 0, v0x55dd06fa6d60_0;  1 drivers
v0x55dd06fb3520_0 .net "sw", 0 0, L_0x55dd06fc4730;  1 drivers
E_0x55dd06f02170/0 .event anyedge, v0x55dd06fa6970_0, v0x55dd06fb0a80_0, v0x55dd06fb06d0_0, v0x55dd06fb1430_0;
E_0x55dd06f02170/1 .event anyedge, v0x55dd06fa6c80_0, v0x55dd06fb14d0_0, v0x55dd06fa99c0_0;
E_0x55dd06f02170 .event/or E_0x55dd06f02170/0, E_0x55dd06f02170/1;
L_0x55dd06fb4140 .part v0x55dd06fb3f10_0, 26, 6;
L_0x55dd06fb41e0 .part v0x55dd06fb3f10_0, 0, 6;
L_0x55dd06fb4310 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c018;
L_0x55dd06fc4470 .cmp/eq 32, L_0x55dd06fb4310, L_0x7fd7d3a4c060;
L_0x55dd06fc4610 .cmp/eq 6, L_0x55dd06fb4140, L_0x7fd7d3a4c0a8;
L_0x55dd06fc4730 .cmp/eq 6, L_0x55dd06fb4140, L_0x7fd7d3a4c0f0;
L_0x55dd06fc48d0 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c138;
L_0x55dd06fc4a10 .cmp/eq 32, L_0x55dd06fc48d0, L_0x7fd7d3a4c180;
L_0x55dd06fc4ba0 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c1c8;
L_0x55dd06fc4c90 .cmp/eq 32, L_0x55dd06fc4ba0, L_0x7fd7d3a4c210;
L_0x55dd06fc4f80 .part L_0x55dd06fb4140, 3, 3;
L_0x55dd06fc50b0 .cmp/eq 3, L_0x55dd06fc4f80, L_0x7fd7d3a4c258;
L_0x55dd06fc5240 .part L_0x55dd06fb4140, 3, 3;
L_0x55dd06fc52e0 .cmp/eq 3, L_0x55dd06fc5240, L_0x7fd7d3a4c2a0;
L_0x55dd06fc54d0 .reduce/nor L_0x55dd06fc8aa0;
L_0x55dd06fc5a60 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c2e8;
L_0x55dd06fc5b90 .cmp/eq 32, L_0x55dd06fc5a60, L_0x7fd7d3a4c330;
L_0x55dd06fc5d00 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c378;
L_0x55dd06fc5e90 .cmp/eq 32, L_0x55dd06fc5d00, L_0x7fd7d3a4c3c0;
L_0x55dd06fc6000 .part v0x55dd06fb3f10_0, 20, 1;
L_0x55dd06fc5da0 .concat [ 1 31 0 0], L_0x55dd06fc6000, L_0x7fd7d3a4c408;
L_0x55dd06fc61f0 .cmp/eq 32, L_0x55dd06fc5da0, L_0x7fd7d3a4c450;
L_0x55dd06fc6700 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c498;
L_0x55dd06fc6900 .cmp/eq 32, L_0x55dd06fc6700, L_0x7fd7d3a4c4e0;
L_0x55dd06fc6b10 .part v0x55dd06fb3f10_0, 0, 6;
L_0x55dd06fc6bb0 .cmp/eq 6, L_0x55dd06fc6b10, L_0x7fd7d3a4c528;
L_0x55dd06fc6f30 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c570;
L_0x55dd06fc7020 .cmp/eq 32, L_0x55dd06fc6f30, L_0x7fd7d3a4c5b8;
L_0x55dd06fc7250 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c600;
L_0x55dd06fc7340 .cmp/eq 32, L_0x55dd06fc7250, L_0x7fd7d3a4c648;
L_0x55dd06fc7710 .concat [ 6 26 0 0], L_0x55dd06fb4140, L_0x7fd7d3a4c690;
L_0x55dd06fc7800 .cmp/eq 32, L_0x55dd06fc7710, L_0x7fd7d3a4c6d8;
L_0x55dd06fc7a50 .part v0x55dd06fb3f10_0, 0, 6;
L_0x55dd06fc7af0 .cmp/eq 6, L_0x55dd06fc7a50, L_0x7fd7d3a4c720;
L_0x55dd06fc7d50 .part v0x55dd06fb3f10_0, 0, 6;
L_0x55dd06fc7df0 .cmp/eq 6, L_0x55dd06fc7d50, L_0x7fd7d3a4c768;
L_0x55dd06fc8190 .part L_0x55dd06fb41e0, 3, 2;
L_0x55dd06fc8280 .cmp/eq 2, L_0x55dd06fc8190, L_0x7fd7d3a4c7b0;
L_0x55dd06fc8500 .cmp/eq 6, L_0x55dd06fb41e0, L_0x7fd7d3a4c7f8;
L_0x55dd06fc8700 .cmp/eq 6, L_0x55dd06fb41e0, L_0x7fd7d3a4c840;
L_0x55dd06fc8b60 .cmp/eq 6, L_0x55dd06fb41e0, L_0x7fd7d3a4c888;
L_0x55dd06fc8a00 .cmp/eq 6, L_0x55dd06fb41e0, L_0x7fd7d3a4c8d0;
L_0x55dd06fc9030 .functor MUXZ 1, L_0x7fd7d3a4c918, L_0x55dd06fc5940, L_0x55dd06fcd740, C4<>;
L_0x55dd06fc93e0 .part v0x55dd06fb3f10_0, 21, 5;
L_0x55dd06fc9640 .part v0x55dd06fb3f10_0, 16, 5;
L_0x55dd06fc9730 .part v0x55dd06fb3f10_0, 11, 5;
L_0x55dd06fc9950 .part v0x55dd06fb3f10_0, 16, 5;
L_0x55dd06fc99f0 .functor MUXZ 5, L_0x55dd06fc9950, L_0x55dd06fc9730, L_0x55dd06eec9a0, C4<>;
L_0x55dd06fc9d10 .functor MUXZ 5, L_0x55dd06fc99f0, L_0x7fd7d3a4c960, L_0x55dd06fc6530, C4<>;
L_0x55dd06fca0f0 .arith/sum 32, L_0x55dd06fcc5d0, L_0x7fd7d3a4c9a8;
L_0x55dd06fca3a0 .functor MUXZ 32, v0x55dd06fa72a0_0, v0x55dd06fb3b40_0, L_0x55dd06f8be90, C4<>;
L_0x55dd06fca530 .functor MUXZ 32, L_0x55dd06fca3a0, v0x55dd06fa8bd0_0, L_0x55dd06fc8f70, C4<>;
L_0x55dd06fca870 .functor MUXZ 32, L_0x55dd06fca530, v0x55dd06fa8380_0, L_0x55dd06fc8c50, C4<>;
L_0x55dd06fcaa00 .functor MUXZ 32, L_0x55dd06fca870, L_0x55dd06fca0f0, L_0x55dd06fc9fb0, C4<>;
L_0x55dd06fcc5d0 .arith/sum 32, v0x55dd06fa7cf0_0, L_0x7fd7d3a4cb58;
L_0x55dd06fcc7d0 .part v0x55dd06fb3f10_0, 0, 16;
L_0x55dd06fcca40 .concat [ 16 2 0 0], L_0x55dd06fcc7d0, L_0x7fd7d3a4cba0;
L_0x55dd06fccb80 .part L_0x55dd06fcca40, 0, 16;
L_0x55dd06fcce50 .concat [ 2 16 0 0], L_0x7fd7d3a4cbe8, L_0x55dd06fccb80;
L_0x55dd06fccf90 .part L_0x55dd06fcce50, 17, 1;
L_0x55dd06fcd270 .functor MUXZ 14, L_0x7fd7d3a4cc78, L_0x7fd7d3a4cc30, L_0x55dd06fccf90, C4<>;
L_0x55dd06fcd400 .concat [ 18 14 0 0], L_0x55dd06fcce50, L_0x55dd06fcd270;
S_0x55dd06f847e0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55dd06f725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55dd06fa6220_0 .net *"_ivl_10", 15 0, L_0x55dd06fcb9d0;  1 drivers
v0x55dd06fa6320_0 .net *"_ivl_13", 15 0, L_0x55dd06fcbb10;  1 drivers
L_0x7fd7d3a4cb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fa6400_0 .net/2u *"_ivl_16", 15 0, L_0x7fd7d3a4cb10;  1 drivers
v0x55dd06fa64c0_0 .net *"_ivl_19", 15 0, L_0x55dd06fcbf40;  1 drivers
v0x55dd06fa65a0_0 .net *"_ivl_5", 0 0, L_0x55dd06fcb930;  1 drivers
L_0x7fd7d3a4ca80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55dd06fa66d0_0 .net/2u *"_ivl_6", 15 0, L_0x7fd7d3a4ca80;  1 drivers
L_0x7fd7d3a4cac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dd06fa67b0_0 .net/2u *"_ivl_8", 15 0, L_0x7fd7d3a4cac8;  1 drivers
v0x55dd06fa6890_0 .net "addr_rt", 4 0, L_0x55dd06fcc210;  1 drivers
v0x55dd06fa6970_0 .var "b_flag", 0 0;
v0x55dd06fa6ac0_0 .net "funct", 5 0, L_0x55dd06fcb890;  1 drivers
v0x55dd06fa6ba0_0 .var "hi", 31 0;
v0x55dd06fa6c80_0 .net "instructionword", 31 0, v0x55dd06fb3f10_0;  alias, 1 drivers
v0x55dd06fa6d60_0 .var "lo", 31 0;
v0x55dd06fa6e40_0 .var "memaddroffset", 31 0;
v0x55dd06fa6f20_0 .var "multresult", 63 0;
v0x55dd06fa7000_0 .net "op1", 31 0, L_0x55dd06fcb440;  alias, 1 drivers
v0x55dd06fa70e0_0 .net "op2", 31 0, L_0x55dd06fcb590;  alias, 1 drivers
v0x55dd06fa71c0_0 .net "opcode", 5 0, L_0x55dd06fcb7f0;  1 drivers
v0x55dd06fa72a0_0 .var "result", 31 0;
v0x55dd06fa7380_0 .net "shamt", 4 0, L_0x55dd06fcc170;  1 drivers
v0x55dd06fa7460_0 .net/s "sign_op1", 31 0, L_0x55dd06fcb440;  alias, 1 drivers
v0x55dd06fa7520_0 .net/s "sign_op2", 31 0, L_0x55dd06fcb590;  alias, 1 drivers
v0x55dd06fa75c0_0 .net "simmediatedata", 31 0, L_0x55dd06fcbdc0;  1 drivers
v0x55dd06fa7680_0 .net "uimmediatedata", 31 0, L_0x55dd06fcbfe0;  1 drivers
v0x55dd06fa7760_0 .net "unsign_op1", 31 0, L_0x55dd06fcb440;  alias, 1 drivers
v0x55dd06fa7820_0 .net "unsign_op2", 31 0, L_0x55dd06fcb590;  alias, 1 drivers
E_0x55dd06ed97b0/0 .event anyedge, v0x55dd06fa71c0_0, v0x55dd06fa6ac0_0, v0x55dd06fa70e0_0, v0x55dd06fa7380_0;
E_0x55dd06ed97b0/1 .event anyedge, v0x55dd06fa7000_0, v0x55dd06fa6f20_0, v0x55dd06fa6890_0, v0x55dd06fa75c0_0;
E_0x55dd06ed97b0/2 .event anyedge, v0x55dd06fa7680_0;
E_0x55dd06ed97b0 .event/or E_0x55dd06ed97b0/0, E_0x55dd06ed97b0/1, E_0x55dd06ed97b0/2;
L_0x55dd06fcb7f0 .part v0x55dd06fb3f10_0, 26, 6;
L_0x55dd06fcb890 .part v0x55dd06fb3f10_0, 0, 6;
L_0x55dd06fcb930 .part v0x55dd06fb3f10_0, 15, 1;
L_0x55dd06fcb9d0 .functor MUXZ 16, L_0x7fd7d3a4cac8, L_0x7fd7d3a4ca80, L_0x55dd06fcb930, C4<>;
L_0x55dd06fcbb10 .part v0x55dd06fb3f10_0, 0, 16;
L_0x55dd06fcbdc0 .concat [ 16 16 0 0], L_0x55dd06fcbb10, L_0x55dd06fcb9d0;
L_0x55dd06fcbf40 .part v0x55dd06fb3f10_0, 0, 16;
L_0x55dd06fcbfe0 .concat [ 16 16 0 0], L_0x55dd06fcbf40, L_0x7fd7d3a4cb10;
L_0x55dd06fcc170 .part v0x55dd06fb3f10_0, 6, 5;
L_0x55dd06fcc210 .part v0x55dd06fb3f10_0, 16, 5;
S_0x55dd06fa7a80 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55dd06f725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55dd06fa7c30_0 .net "clk", 0 0, v0x55dd06fb3820_0;  alias, 1 drivers
v0x55dd06fa7cf0_0 .var "curr_addr", 31 0;
v0x55dd06fa7dd0_0 .net "enable", 0 0, L_0x55dd06fcd950;  alias, 1 drivers
v0x55dd06fa7e70_0 .net "next_addr", 31 0, v0x55dd06fb2780_0;  1 drivers
v0x55dd06fa7f50_0 .net "reset", 0 0, v0x55dd06fb40a0_0;  alias, 1 drivers
S_0x55dd06fa8100 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55dd06f725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55dd06fa82e0_0 .net "clk", 0 0, v0x55dd06fb3820_0;  alias, 1 drivers
v0x55dd06fa8380_0 .var "data", 31 0;
v0x55dd06fa8440_0 .net "data_in", 31 0, v0x55dd06fa6ba0_0;  alias, 1 drivers
v0x55dd06fa8540_0 .net "data_out", 31 0, v0x55dd06fa8380_0;  alias, 1 drivers
v0x55dd06fa8600_0 .net "enable", 0 0, L_0x55dd06fcc380;  alias, 1 drivers
v0x55dd06fa8710_0 .net "reset", 0 0, v0x55dd06fb40a0_0;  alias, 1 drivers
S_0x55dd06fa8860 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55dd06f725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55dd06fa8ac0_0 .net "clk", 0 0, v0x55dd06fb3820_0;  alias, 1 drivers
v0x55dd06fa8bd0_0 .var "data", 31 0;
v0x55dd06fa8cb0_0 .net "data_in", 31 0, v0x55dd06fa6d60_0;  alias, 1 drivers
v0x55dd06fa8d80_0 .net "data_out", 31 0, v0x55dd06fa8bd0_0;  alias, 1 drivers
v0x55dd06fa8e40_0 .net "enable", 0 0, L_0x55dd06fcc380;  alias, 1 drivers
v0x55dd06fa8f30_0 .net "reset", 0 0, v0x55dd06fb40a0_0;  alias, 1 drivers
S_0x55dd06fa90a0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55dd06f725e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55dd06fca190 .functor BUFZ 32, L_0x55dd06fcada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dd06fcb200 .functor BUFZ 32, L_0x55dd06fcb020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd06fa9e20_2 .array/port v0x55dd06fa9e20, 2;
L_0x55dd06fcb310 .functor BUFZ 32, v0x55dd06fa9e20_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dd06fa92d0_0 .net *"_ivl_0", 31 0, L_0x55dd06fcada0;  1 drivers
v0x55dd06fa93d0_0 .net *"_ivl_10", 6 0, L_0x55dd06fcb0c0;  1 drivers
L_0x7fd7d3a4ca38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd06fa94b0_0 .net *"_ivl_13", 1 0, L_0x7fd7d3a4ca38;  1 drivers
v0x55dd06fa9570_0 .net *"_ivl_2", 6 0, L_0x55dd06fcae40;  1 drivers
L_0x7fd7d3a4c9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dd06fa9650_0 .net *"_ivl_5", 1 0, L_0x7fd7d3a4c9f0;  1 drivers
v0x55dd06fa9780_0 .net *"_ivl_8", 31 0, L_0x55dd06fcb020;  1 drivers
v0x55dd06fa9860_0 .net "r_clk", 0 0, v0x55dd06fb3820_0;  alias, 1 drivers
v0x55dd06fa9900_0 .net "r_clk_enable", 0 0, v0x55dd06fb38c0_0;  alias, 1 drivers
v0x55dd06fa99c0_0 .net "read_data1", 31 0, L_0x55dd06fca190;  alias, 1 drivers
v0x55dd06fa9aa0_0 .net "read_data2", 31 0, L_0x55dd06fcb200;  alias, 1 drivers
v0x55dd06fa9b80_0 .net "read_reg1", 4 0, L_0x55dd06fc93e0;  alias, 1 drivers
v0x55dd06fa9c60_0 .net "read_reg2", 4 0, L_0x55dd06fc9640;  alias, 1 drivers
v0x55dd06fa9d40_0 .net "register_v0", 31 0, L_0x55dd06fcb310;  alias, 1 drivers
v0x55dd06fa9e20 .array "registers", 0 31, 31 0;
v0x55dd06faa3f0_0 .net "reset", 0 0, v0x55dd06fb40a0_0;  alias, 1 drivers
v0x55dd06faa490_0 .net "write_control", 0 0, L_0x55dd06fc9ea0;  alias, 1 drivers
v0x55dd06faa550_0 .net "write_data", 31 0, L_0x55dd06fcaa00;  alias, 1 drivers
v0x55dd06faa740_0 .net "write_reg", 4 0, L_0x55dd06fc9d10;  alias, 1 drivers
L_0x55dd06fcada0 .array/port v0x55dd06fa9e20, L_0x55dd06fcae40;
L_0x55dd06fcae40 .concat [ 5 2 0 0], L_0x55dd06fc93e0, L_0x7fd7d3a4c9f0;
L_0x55dd06fcb020 .array/port v0x55dd06fa9e20, L_0x55dd06fcb0c0;
L_0x55dd06fcb0c0 .concat [ 5 2 0 0], L_0x55dd06fc9640, L_0x7fd7d3a4ca38;
    .scope S_0x55dd06fa90a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dd06fa9e20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55dd06fa90a0;
T_1 ;
    %wait E_0x55dd06eff5f0;
    %load/vec4 v0x55dd06faa3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dd06fa9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dd06faa490_0;
    %load/vec4 v0x55dd06faa740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55dd06faa550_0;
    %load/vec4 v0x55dd06faa740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dd06fa9e20, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dd06f847e0;
T_2 ;
    %wait E_0x55dd06ed97b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %load/vec4 v0x55dd06fa71c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55dd06fa6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7380_0;
    %shiftl 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7380_0;
    %shiftr 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7380_0;
    %shiftr 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7760_0;
    %shiftl 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7760_0;
    %shiftr 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55dd06fa7820_0;
    %ix/getv 4, v0x55dd06fa7760_0;
    %shiftr 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55dd06fa7460_0;
    %pad/s 64;
    %load/vec4 v0x55dd06fa7520_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55dd06fa6f20_0, 0, 64;
    %load/vec4 v0x55dd06fa6f20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55dd06fa6ba0_0, 0, 32;
    %load/vec4 v0x55dd06fa6f20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55dd06fa6d60_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55dd06fa7760_0;
    %pad/u 64;
    %load/vec4 v0x55dd06fa7820_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55dd06fa6f20_0, 0, 64;
    %load/vec4 v0x55dd06fa6f20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55dd06fa6ba0_0, 0, 32;
    %load/vec4 v0x55dd06fa6f20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55dd06fa6d60_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa7520_0;
    %mod/s;
    %store/vec4 v0x55dd06fa6ba0_0, 0, 32;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa7520_0;
    %div/s;
    %store/vec4 v0x55dd06fa6d60_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %mod;
    %store/vec4 v0x55dd06fa6ba0_0, 0, 32;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %div;
    %store/vec4 v0x55dd06fa6d60_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55dd06fa7000_0;
    %store/vec4 v0x55dd06fa6ba0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55dd06fa7000_0;
    %store/vec4 v0x55dd06fa6d60_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa7520_0;
    %add;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %add;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa7520_0;
    %sub;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %sub;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %and;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %or;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %xor;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %or;
    %inv;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa7520_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55dd06fa6890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55dd06fa7000_0;
    %load/vec4 v0x55dd06fa70e0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55dd06fa7000_0;
    %load/vec4 v0x55dd06fa70e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55dd06fa7000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fa6970_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55dd06fa7460_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7680_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7680_0;
    %and;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7680_0;
    %or;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa7680_0;
    %xor;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55dd06fa7680_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55dd06fa72a0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55dd06fa7760_0;
    %load/vec4 v0x55dd06fa75c0_0;
    %add;
    %store/vec4 v0x55dd06fa6e40_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dd06fa8860;
T_3 ;
    %wait E_0x55dd06eff5f0;
    %load/vec4 v0x55dd06fa8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd06fa8bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55dd06fa8e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55dd06fa8cb0_0;
    %assign/vec4 v0x55dd06fa8bd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dd06fa8100;
T_4 ;
    %wait E_0x55dd06eff5f0;
    %load/vec4 v0x55dd06fa8710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dd06fa8380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dd06fa8600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55dd06fa8440_0;
    %assign/vec4 v0x55dd06fa8380_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dd06fa7a80;
T_5 ;
    %wait E_0x55dd06eff5f0;
    %load/vec4 v0x55dd06fa7f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55dd06fa7cf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dd06fa7dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55dd06fa7e70_0;
    %assign/vec4 v0x55dd06fa7cf0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dd06f725e0;
T_6 ;
    %wait E_0x55dd06eff5f0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55dd06fb31e0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55dd06fb1370_0, v0x55dd06fb0270_0, v0x55dd06fb2dc0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55dd06fb2ab0_0, v0x55dd06fb2c50_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55dd06fb29e0_0, v0x55dd06fb2b80_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55dd06fb2e80_0, v0x55dd06fb3310_0, v0x55dd06fb3040_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55dd06fb26c0_0, v0x55dd06fb3480_0, v0x55dd06fb33e0_0, v0x55dd06fb17d0_0, v0x55dd06fb1040_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55dd06fb0990_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dd06f725e0;
T_7 ;
    %wait E_0x55dd06f02170;
    %load/vec4 v0x55dd06fb0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55dd06fb0a80_0;
    %load/vec4 v0x55dd06fb06d0_0;
    %add;
    %store/vec4 v0x55dd06fb2780_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55dd06fb1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55dd06fb0a80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55dd06fb1370_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55dd06fb2780_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55dd06fb14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55dd06fb29e0_0;
    %store/vec4 v0x55dd06fb2780_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55dd06fb0a80_0;
    %store/vec4 v0x55dd06fb2780_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dd06f725e0;
T_8 ;
    %wait E_0x55dd06eff5f0;
    %load/vec4 v0x55dd06fb31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fb08f0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dd06fb0990_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55dd06fb08f0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dd06f71de0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fb3820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55dd06fb3820_0;
    %inv;
    %store/vec4 v0x55dd06fb3820_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55dd06f71de0;
T_10 ;
    %fork t_1, S_0x55dd06f721b0;
    %jmp t_0;
    .scope S_0x55dd06f721b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fb40a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dd06fb38c0_0, 0, 1;
    %wait E_0x55dd06eff5f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dd06fb40a0_0, 0, 1;
    %wait E_0x55dd06eff5f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55dd06fb3b40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55dd06fa5870_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55dd06fa5b10_0, 0, 5;
    %load/vec4 v0x55dd06fa55a0_0;
    %store/vec4 v0x55dd06fa5bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55dd06fa5660_0, 0, 16;
    %load/vec4 v0x55dd06fa5870_0;
    %load/vec4 v0x55dd06fa5b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd06fa5740_0, 0, 32;
    %load/vec4 v0x55dd06fa5740_0;
    %store/vec4 v0x55dd06fb3f10_0, 0, 32;
    %load/vec4 v0x55dd06fb3b40_0;
    %load/vec4 v0x55dd06fa55a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55dd06fb3b40_0, 0, 32;
    %wait E_0x55dd06eff5f0;
    %delay 2, 0;
    %load/vec4 v0x55dd06fb3c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55dd06fb3a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55dd06fa55a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55dd06fa5870_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x55dd06fa54c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55dd06fa5cd0_0, 0, 5;
    %load/vec4 v0x55dd06fa55a0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55dd06fa5b10_0, 0, 5;
    %load/vec4 v0x55dd06fa55a0_0;
    %store/vec4 v0x55dd06fa5bf0_0, 0, 5;
    %load/vec4 v0x55dd06fa55a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55dd06fa5a30_0, 0, 5;
    %load/vec4 v0x55dd06fa5870_0;
    %load/vec4 v0x55dd06fa5b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa54c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd06fa5950_0, 0, 32;
    %load/vec4 v0x55dd06fa5950_0;
    %store/vec4 v0x55dd06fb3f10_0, 0, 32;
    %wait E_0x55dd06eff5f0;
    %delay 2, 0;
    %load/vec4 v0x55dd06fa55a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55dd06fa5db0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55dd06fa5870_0, 0, 6;
    %load/vec4 v0x55dd06fa55a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55dd06fa5b10_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55dd06fa5bf0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55dd06fa5660_0, 0, 16;
    %load/vec4 v0x55dd06fa5870_0;
    %load/vec4 v0x55dd06fa5b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5bf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dd06fa5660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55dd06fa5740_0, 0, 32;
    %load/vec4 v0x55dd06fa5740_0;
    %store/vec4 v0x55dd06fb3f10_0, 0, 32;
    %wait E_0x55dd06eff5f0;
    %delay 2, 0;
    %load/vec4 v0x55dd06fa55a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55dd06fa5db0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55dd06fa5db0_0;
    %load/vec4 v0x55dd06fa55a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %xor;
    %store/vec4 v0x55dd06fa53c0_0, 0, 32;
    %load/vec4 v0x55dd06fa5db0_0;
    %load/vec4 v0x55dd06fa55a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55dd06fa5db0_0, 0, 32;
    %load/vec4 v0x55dd06fb3fb0_0;
    %load/vec4 v0x55dd06fa53c0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55dd06fa53c0_0, v0x55dd06fb3fb0_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55dd06fa55a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55dd06fa55a0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55dd06f71de0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/xor_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
