#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 20 01:55:31 2024
# Process ID: 522188
# Current directory: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1
# Command line: vivado -log design_1_yolo_upsamp_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_upsamp_top_0_0.tcl
# Log file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/design_1_yolo_upsamp_top_0_0.vds
# Journal file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/vivado.jou
# Running On: tony, OS: Linux, CPU Frequency: 3117.587 MHz, CPU Physical cores: 14, Host memory: 33431 MB
#-----------------------------------------------------------
source design_1_yolo_upsamp_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1495.039 ; gain = 2.016 ; free physical = 8584 ; free virtual = 50239
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_upsamp_top_0_0
Command: synth_design -top design_1_yolo_upsamp_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 522802
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2193.434 ; gain = 369.770 ; free physical = 381 ; free virtual = 38146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1161.342; parent = 1039.329; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3792.496; parent = 2199.375; children = 1593.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_upsamp_top_0_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_upsamp_top_0_0/synth/design_1_yolo_upsamp_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_CTRL_BUS_s_axi' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_CTRL_BUS_s_axi' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_flow_control_loop_pipe' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_flow_control_loop_pipe' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both__parameterized0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both__parameterized0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both__parameterized1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both__parameterized1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both__parameterized2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both__parameterized2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both__parameterized3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both__parameterized3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_upsamp_top_regslice_both__parameterized4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top_regslice_both__parameterized4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_upsamp_top' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_upsamp_top_0_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_upsamp_top_0_0/synth/design_1_yolo_upsamp_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port ap_done_int in module yolo_upsamp_top_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module yolo_upsamp_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2276.340 ; gain = 452.676 ; free physical = 679 ; free virtual = 38292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3869.465; parent = 2276.344; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2291.184 ; gain = 467.520 ; free physical = 677 ; free virtual = 38289
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3884.309; parent = 2291.188; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2291.184 ; gain = 467.520 ; free physical = 658 ; free virtual = 38270
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3884.309; parent = 2291.188; children = 1593.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2291.184 ; gain = 0.000 ; free physical = 536 ; free virtual = 38149
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_upsamp_top_0_0/constraints/yolo_upsamp_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_upsamp_top_0_0/constraints/yolo_upsamp_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.934 ; gain = 0.000 ; free physical = 718 ; free virtual = 37972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2449.934 ; gain = 0.000 ; free physical = 747 ; free virtual = 38001
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1694 ; free virtual = 39002
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1675 ; free virtual = 38980
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1650 ; free virtual = 38955
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_upsamp_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_upsamp_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_upsamp_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_upsamp_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1515 ; free virtual = 38844
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 85    
+---RAMs : 
	               1K Bit	(104 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '7' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/413d/hdl/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v:31]
DSP Report: Generating DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0xd)')')'.
DSP Report: register mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_4ns_4ns_4ns_7_4_1_U1/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[31] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[30] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[29] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[28] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[27] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[26] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[25] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[24] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[23] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[22] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[21] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[20] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[19] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[18] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[17] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[16] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[15] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[14] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[13] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[12] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[11] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[10] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[9] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[8] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[6] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[5] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[4] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[3] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[2] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[3] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[2] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[1] in module yolo_upsamp_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_upsamp_top.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_upsamp_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 951 ; free virtual = 38293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1243.340; parent = 1121.352; children = 122.013
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line_buff_group_0_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_1_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_2_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_3_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0 | (C'+(A2*(B:0xd)')')' | 7      | 7      | 5      | -      | 7      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 493 ; free virtual = 37851
Synthesis current peak Physical Memory [PSS] (MB): peak = 1276.013; parent = 1153.648; children = 122.364
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 814 ; free virtual = 38172
Synthesis current peak Physical Memory [PSS] (MB): peak = 1277.188; parent = 1154.824; children = 122.364
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line_buff_group_0_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_1_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_2_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | line_buff_group_3_val_V_U/ram_reg | 104 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_0_val_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_1_val_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_2_val_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_3_val_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1060 ; free virtual = 38418
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.166; parent = 1156.454; children = 122.712
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1229 ; free virtual = 38579
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.040; parent = 1157.066; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1222 ; free virtual = 38574
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.046; parent = 1157.072; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1204 ; free virtual = 38565
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.089; parent = 1157.115; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1209 ; free virtual = 38571
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.093; parent = 1157.119; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1201 ; free virtual = 38568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.093; parent = 1157.119; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1198 ; free virtual = 38565
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.124; parent = 1157.150; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_upsamp_top | curr_output_last_V_reg_1526_pp0_iter5_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_upsamp_top | ap_loop_exit_ready_pp0_iter6_reg_reg             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yolo_upsamp_top | icmp_ln15_reg_1436_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0 | (C'+(A'*B)')' | 4      | 4      | 4      | -      | 7      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |DSP48E1  |     1|
|3     |LUT1     |     5|
|4     |LUT2     |    14|
|5     |LUT3     |   251|
|6     |LUT4     |   105|
|7     |LUT5     |    67|
|8     |LUT6     |    41|
|9     |RAMB18E1 |     4|
|10    |SRL16E   |     3|
|11    |FDRE     |   640|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1202 ; free virtual = 38568
Synthesis current peak Physical Memory [PSS] (MB): peak = 1280.162; parent = 1157.188; children = 122.974
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.043; parent = 2417.922; children = 1593.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2449.934 ; gain = 467.520 ; free physical = 1275 ; free virtual = 38642
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2449.934 ; gain = 626.270 ; free physical = 1368 ; free virtual = 38735
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2449.934 ; gain = 0.000 ; free physical = 1479 ; free virtual = 38846
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2449.934 ; gain = 0.000 ; free physical = 1617 ; free virtual = 38985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aad1311b
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2449.934 ; gain = 954.895 ; free physical = 1797 ; free virtual = 39164
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/design_1_yolo_upsamp_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_upsamp_top_0_0, cache-ID = 2cc99c6bc3150492
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_0_synth_1/design_1_yolo_upsamp_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_upsamp_top_0_0_utilization_synth.rpt -pb design_1_yolo_upsamp_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:56:26 2024...
