# ALU_system_verilog
This repository contains a design file,package and test bench file for an ALU.
The code is from system verilog for design textbook. I've done the compilation and simulation using modelsim.
