{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668192010172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668192010172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 13:40:10 2022 " "Processing started: Fri Nov 11 13:40:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668192010172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192010172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab__7_segment_display -c Lab__7_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab__7_segment_display -c Lab__7_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192010172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668192010506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668192010506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_enabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_enabler-behv " "Found design unit 1: clk_enabler-behv" {  } { { "clk_enabler.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017563 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_enabler " "Found entity 1: clk_enabler" {  } { { "clk_enabler.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/clk_enabler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017566 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttl_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttl_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTL_Serial_user_logic-user_logic " "Found design unit 1: TTL_Serial_user_logic-user_logic" {  } { { "TTL_user_logic.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017568 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTL_Serial_user_logic " "Found entity 1: TTL_Serial_user_logic" {  } { { "TTL_user_logic.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttl_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttl_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTL_serial-state_machine " "Found design unit 1: TTL_serial-state_machine" {  } { { "TTL_serial.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017570 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTL_serial " "Found entity 1: TTL_serial" {  } { { "TTL_serial.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top_level.vhd " "Can't analyze file -- file top_level.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668192017573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_display.vhd " "Can't analyze file -- file test_display.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668192017576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_ltu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_ltu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_LTU-LTU " "Found design unit 1: out_LTU-LTU" {  } { { "out_LTU.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017578 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_LTU " "Found entity 1: out_LTU" {  } { { "out_LTU.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/out_LTU.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter_loader.vhd " "Can't analyze file -- file counter_loader.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668192017581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017583 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "project_tb.vhd " "Can't analyze file -- file project_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668192017586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_5_7_segment_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_5_7_segment_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_5_7_segment_display " "Found entity 1: Lab_5_7_segment_display" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668192017588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192017588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_5_7_segment_display " "Elaborating entity \"Lab_5_7_segment_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668192017622 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk TTL_Serial_user_logic inst " "Port \"clk\" of type TTL_Serial_user_logic and instance \"inst\" is missing source signal" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 520 2016 2176 600 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1668192017625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTL_Serial_user_logic TTL_Serial_user_logic:inst " "Elaborating entity \"TTL_Serial_user_logic\" for hierarchy \"TTL_Serial_user_logic:inst\"" {  } { { "Lab_5_7_segment_display.bdf" "inst" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 520 2016 2176 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTL_serial TTL_Serial_user_logic:inst\|TTL_serial:Inst_TTL_serial " "Elaborating entity \"TTL_serial\" for hierarchy \"TTL_Serial_user_logic:inst\|TTL_serial:Inst_TTL_serial\"" {  } { { "TTL_user_logic.vhd" "Inst_TTL_serial" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_user_logic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017650 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en TTL_serial.vhd(54) " "VHDL Process Statement warning at TTL_serial.vhd(54): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TTL_serial.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/TTL_serial.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668192017651 "|Lab_7_segment_display|TTL_Serial_user_logic:b2v_inst|TTL_serial:Inst_TTL_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_LTU out_LTU:inst9 " "Elaborating entity \"out_LTU\" for hierarchy \"out_LTU:inst9\"" {  } { { "Lab_5_7_segment_display.bdf" "inst9" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 552 1704 1944 632 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univ_bin_counter univ_bin_counter:inst7 " "Elaborating entity \"univ_bin_counter\" for hierarchy \"univ_bin_counter:inst7\"" {  } { { "Lab_5_7_segment_display.bdf" "inst7" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 520 1504 1680 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017659 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en univ_bin_counter.vhd(34) " "VHDL Process Statement warning at univ_bin_counter.vhd(34): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "univ_bin_counter.vhd" "" { Text "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/univ_bin_counter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668192017660 "|Lab_5_7_segment_display|univ_bin_counter:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:inst2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:inst2\"" {  } { { "Lab_5_7_segment_display.bdf" "inst2" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 176 960 1120 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle btn_debounce_toggle:inst3 " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"btn_debounce_toggle:inst3\"" {  } { { "Lab_5_7_segment_display.bdf" "inst3" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 432 648 832 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler clk_enabler:inst6 " "Elaborating entity \"clk_enabler\" for hierarchy \"clk_enabler:inst6\"" {  } { { "Lab_5_7_segment_display.bdf" "inst6" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 896 704 848 976 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192017669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TX VCC " "Pin \"TX\" is stuck at VCC" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 544 2200 2376 560 "TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668192018032 "|Lab_5_7_segment_display|TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668192018032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "116 " "116 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668192018055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668192018185 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668192018185 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 376 456 624 392 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668192018235 "|Lab_5_7_segment_display|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_0 " "No output dependent on input pin \"BTN_0\"" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 456 416 592 472 "BTN_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668192018235 "|Lab_5_7_segment_display|BTN_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_2 " "No output dependent on input pin \"BTN_2\"" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 760 440 616 776 "BTN_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668192018235 "|Lab_5_7_segment_display|BTN_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_1 " "No output dependent on input pin \"BTN_1\"" {  } { { "Lab_5_7_segment_display.bdf" "" { Schematic "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab_5_Quartus/Lab_5_7_segment_display.bdf" { { 608 440 616 624 "BTN_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668192018235 "|Lab_5_7_segment_display|BTN_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668192018235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668192018235 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668192018235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668192018235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668192018250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 13:40:18 2022 " "Processing ended: Fri Nov 11 13:40:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668192018250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668192018250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668192018250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668192018250 ""}
