# Reading pref.tcl
# do digital_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/91702/Desktop/Project1/IITB_Proc/register_file_VHDL.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:44 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work C:/Users/91702/Desktop/Project1/IITB_Proc/register_file_VHDL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register_file_VHDL
# -- Compiling architecture Behavioral of register_file_VHDL
# End time: 22:21:44 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/91702/Desktop/Project1/IITB_Proc/control_unit.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:44 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work C:/Users/91702/Desktop/Project1/IITB_Proc/control_unit.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture Behave of control_unit
# ** Warning: C:/Users/91702/Desktop/Project1/IITB_Proc/control_unit.vhdl(69): (vcom-1445) Duplicate signal "Carry" found in sensitivity list.
# ** Warning: C:/Users/91702/Desktop/Project1/IITB_Proc/control_unit.vhdl(69): (vcom-1445) Duplicate signal "Zero" found in sensitivity list.
# End time: 22:21:44 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/Users/91702/Desktop/Project1/IITB_Proc/memory_asyncread_syncwrite.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:44 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work C:/Users/91702/Desktop/Project1/IITB_Proc/memory_asyncread_syncwrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory_asyncread_syncwrite
# -- Compiling architecture Form of Memory_asyncread_syncwrite
# End time: 22:21:44 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/91702/Desktop/Project1/IITB_Proc/Memory_asyncread_syncwrite.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:21:44 on Apr 17,2022
# vcom -reportprogress 300 -93 -work work C:/Users/91702/Desktop/Project1/IITB_Proc/Memory_asyncread_syncwrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory_asyncread_syncwrite
# -- Compiling architecture Form of Memory_asyncread_syncwrite
# End time: 22:21:44 on Apr 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:21:45 on Apr 17,2022
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/maxv
#             C:/Users/91702/Desktop/Project1/IITB_Proc/simulation/modelsim/rtl_work
#             C:/Users/91702/Desktop/Project1/IITB_Proc/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./digital_project_run_msim_rtl_vhdl.do PAUSED at line 14
# End time: 22:21:51 on Apr 17,2022, Elapsed time: 0:00:06
# Errors: 1, Warnings: 0
