Core, 0
Cumulative Cycles, 27734114            
Cumulative Instructions, 20000000            
Cumulative IPC, 0.72113
Periodic Cycles, 12603358            
Periodic Instructions, 9999997             
Periodic IPC, 0.79344

ICACHE_MISS_count,          1536
ICACHE_MISS_pct,        1.684
ICACHE_MISS_total_count,          3951
ICACHE_MISS_total_pct,        2.266

ICACHE_HIT_count,         89668
ICACHE_HIT_pct,       98.316
ICACHE_HIT_total_count,        170397
ICACHE_HIT_total_pct,       97.734
ICACHE_HIT_sum_count,         91204
ICACHE_HIT_sum_pct,      100.000
ICACHE_HIT_sum_total_count,        174348
ICACHE_HIT_sum_total_pct,      100.000
ICACHE_HIT_mean,         0.98
ICACHE_HIT_stddev,         0.97
ICACHE_HIT_total_mean,         0.98
ICACHE_HIT_total_stddev,         0.97

ICACHE_MISS_ONPATH_count,          1330
ICACHE_MISS_ONPATH_pct,       86.589
ICACHE_MISS_ONPATH_total_count,          2533
ICACHE_MISS_ONPATH_total_pct,       64.110

ICACHE_MISS_OFFPATH_count,           206
ICACHE_MISS_OFFPATH_pct,       13.411
ICACHE_MISS_OFFPATH_total_count,          1418
ICACHE_MISS_OFFPATH_total_pct,       35.890
ICACHE_MISS_OFFPATH_sum_count,          1536
ICACHE_MISS_OFFPATH_sum_pct,      100.000
ICACHE_MISS_OFFPATH_sum_total_count,          3951
ICACHE_MISS_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_OFFPATH_mean,         0.13
ICACHE_MISS_OFFPATH_stddev,         0.32
ICACHE_MISS_OFFPATH_total_mean,         0.36
ICACHE_MISS_OFFPATH_total_stddev,         0.44

ICACHE_MISS_NOT_PREFETCHED_count,             1
ICACHE_MISS_NOT_PREFETCHED_pct,        0.065
ICACHE_MISS_NOT_PREFETCHED_total_count,           109
ICACHE_MISS_NOT_PREFETCHED_total_pct,        2.796

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_count,           246
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_pct,       16.047
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_count,          1515
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_pct,       38.866

ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_count,          1286
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_pct,       83.888
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_count,          2274
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_pct,       58.338
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_count,          1533
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_count,          3898
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_mean,         3.84
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_stddev,         3.53
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_mean,         3.50
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_stddev,         2.72

ICACHE_HIT_ONPATH_count,         73928
ICACHE_HIT_ONPATH_pct,       82.446
ICACHE_HIT_ONPATH_total_count,        131772
ICACHE_HIT_ONPATH_total_pct,       77.332

ICACHE_HIT_OFFPATH_count,         15740
ICACHE_HIT_OFFPATH_pct,       17.554
ICACHE_HIT_OFFPATH_total_count,         38625
ICACHE_HIT_OFFPATH_total_pct,       22.668
ICACHE_HIT_OFFPATH_sum_count,         89668
ICACHE_HIT_OFFPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_sum_total_count,        170397
ICACHE_HIT_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_mean,         0.18
ICACHE_HIT_OFFPATH_stddev,         0.35
ICACHE_HIT_OFFPATH_total_mean,         0.23
ICACHE_HIT_OFFPATH_total_stddev,         0.38

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

ICACHE_HIT_ONPATH_SAT_BY_ONPATH_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

ICACHE_HIT_BY_FDIP_ONPATH_count,             0
ICACHE_HIT_BY_FDIP_ONPATH_pct,         -nan
ICACHE_HIT_BY_FDIP_ONPATH_total_count,             0
ICACHE_HIT_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_HIT_BY_FDIP_OFFPATH_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_stddev,         -nan

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_count,          1173
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_pct,       76.567
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_count,          1997
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_pct,       52.775

ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_count,           359
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_pct,       23.433
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_count,          1787
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_pct,       47.225
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_count,          1532
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_count,          3784
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_mean,         0.23
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_stddev,         0.39
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_mean,         0.47
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_stddev,         0.49

ICACHE_HIT_ONPATH_BY_FDIP_count,             0
ICACHE_HIT_ONPATH_BY_FDIP_pct,        0.000
ICACHE_HIT_ONPATH_BY_FDIP_total_count,             0
ICACHE_HIT_ONPATH_BY_FDIP_total_pct,        0.000

ICACHE_HIT_OFFPATH_BY_FDIP_count,             0
ICACHE_HIT_OFFPATH_BY_FDIP_pct,        0.000
ICACHE_HIT_OFFPATH_BY_FDIP_total_count,             0
ICACHE_HIT_OFFPATH_BY_FDIP_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_count,          1329
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_pct,       86.523
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_count,          2420
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_pct,       61.328

ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_count,           203
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_pct,       13.216
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_count,          1364
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_pct,       34.567

ICACHE_MISS_TOO_EARLY_ONPATH_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_ONPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_total_pct,        0.000

ICACHE_MISS_TOO_EARLY_OFFPATH_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_OFFPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_ONPATH_count,             1
ICACHE_MISS_NOT_PREFETCHED_ONPATH_pct,        0.065
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_count,           109
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_pct,        2.762

ICACHE_MISS_NOT_PREFETCHED_OFFPATH_count,             3
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_pct,        0.195
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_count,            53
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_pct,        1.343
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_count,          1536
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_count,          3946
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_mean,         2.14
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_stddev,         0.42
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_mean,         2.52
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_stddev,         0.97

ICACHE_UNIQUE_MISSED_LINES_count,             0
ICACHE_UNIQUE_MISSED_LINES_total_count,             0

ICACHE_UNIQUE_HIT_LINES_count,             0
ICACHE_UNIQUE_HIT_LINES_total_count,             0

ICACHE_OVERTAKE_FDIP_count,             0
ICACHE_OVERTAKE_FDIP_total_count,             0

FT_UOP_CACHE_HIT_ON_PATH_count,       1864051
FT_UOP_CACHE_HIT_ON_PATH_pct,       96.119
FT_UOP_CACHE_HIT_ON_PATH_total_count,       3693782
FT_UOP_CACHE_HIT_ON_PATH_total_pct,       96.492

FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_count,         73928
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_pct,        3.812
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_total_count,        131772
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_total_pct,        3.442

FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_count,          1330
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_pct,        0.069
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_count,          2533
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_pct,        0.066
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_count,       1939309
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_total_count,       3828087
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_total_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_mean,         0.04
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_stddev,         0.19
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_mean,         0.04
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_stddev,         0.19

FT_UOP_CACHE_HIT_OFF_PATH_count,        346675
FT_UOP_CACHE_HIT_OFF_PATH_pct,       95.603
FT_UOP_CACHE_HIT_OFF_PATH_total_count,        625201
FT_UOP_CACHE_HIT_OFF_PATH_total_pct,       93.981

FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_count,         15740
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_pct,        4.341
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_total_count,         38625
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_total_pct,        5.806

FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_count,           206
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_pct,        0.057
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_count,          1418
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_pct,        0.213
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_count,        362621
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_total_count,        665244
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_total_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_mean,         0.04
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_stddev,         0.20
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_mean,         0.06
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_stddev,         0.24

UOPS_SERVED_BY_ICACHE_ON_PATH_count,        477276
UOPS_SERVED_BY_ICACHE_ON_PATH_pct,        3.944
UOPS_SERVED_BY_ICACHE_ON_PATH_total_count,        870936
UOPS_SERVED_BY_ICACHE_ON_PATH_total_pct,        3.603

UOPS_SERVED_BY_UOP_CACHE_ON_PATH_count,      11624149
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_pct,       96.056
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_count,      23302290
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_pct,       96.397
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_count,      12101425
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_total_count,      24173226
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_total_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_mean,         0.96
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_stddev,         0.94
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_mean,         0.96
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_stddev,         0.95

UOPS_SERVED_BY_ICACHE_OFF_PATH_count,        198632
UOPS_SERVED_BY_ICACHE_OFF_PATH_pct,        6.478
UOPS_SERVED_BY_ICACHE_OFF_PATH_total_count,        513130
UOPS_SERVED_BY_ICACHE_OFF_PATH_total_pct,        9.040

UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_count,       2867587
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_pct,       93.522
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_count,       5163040
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_pct,       90.960
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_count,       3066219
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_total_count,       5676170
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_total_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_mean,         0.94
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_stddev,         0.91
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_mean,         0.91
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_stddev,         0.87

ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_count,             0
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_total_pct,         -nan

ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_count,             0
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_count,             0
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_stddev,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_stddev,         -nan

ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_count,             0
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_total_pct,         -nan

ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_count,             0
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_count,             0
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_stddev,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_stddev,         -nan

UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH_count,         19914
UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH_total_count,         35405

UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH_count,          4264
UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH_total_count,         10391

UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH_count,         26645
UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH_total_count,         47825

UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH_count,          5718
UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH_total_count,         13943

UOP_CACHE_PREFETCH_count,             0
UOP_CACHE_PREFETCH_total_count,             0

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_count,         34502
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_pct,       45.875
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_count,         57182
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_pct,       42.758

UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_count,         40707
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_pct,       54.125
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_count,         76551
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_pct,       57.242
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_count,         75209
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_total_count,        133733
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_mean,         2.54
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_stddev,         1.93
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_mean,         2.57
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_stddev,         2.01

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_count,            83
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_pct,        0.577
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_count,           316
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_pct,        0.938

UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_count,         14314
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_pct,       99.423
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_count,         33356
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_pct,       99.062
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_count,         14397
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_total_count,         33672
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_mean,         2.99
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_stddev,         2.99
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_mean,         2.99
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_stddev,         2.98

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_count,         34536
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_pct,       39.528
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_count,         57279
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_pct,       36.239

UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_count,         52834
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_pct,       60.472
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_count,        100779
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_pct,       63.761
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_count,         87370
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_total_count,        158058
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_mean,         2.60
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_stddev,         2.08
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_mean,         2.64
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_stddev,         2.16

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_count,           111
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_pct,        0.445
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_count,           458
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_pct,        0.766

UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_count,         24843
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_pct,       99.555
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_count,         59352
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_pct,       99.234
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_count,         24954
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_total_count,         59810
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_mean,         3.00
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_stddev,         2.99
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_mean,         2.99
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_stddev,         2.98

RECOVER_AT_DECODE_BR_FROM_UOC_count,             2
RECOVER_AT_DECODE_BR_FROM_UOC_total_count,             4

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_count,          2732
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_pct,       15.909
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_total_count,          5792
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_total_pct,       18.267

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_count,           223
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_pct,        1.299
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_total_count,           481
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_total_pct,        1.517

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_count,           177
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_pct,        1.031
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_total_count,           389
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_total_pct,        1.227

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_count,           227
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_pct,        1.322
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_total_count,           494
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_total_pct,        1.558

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_count,           186
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_pct,        1.083
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_total_count,           428
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_total_pct,        1.350

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_count,           201
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_pct,        1.170
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_total_count,           394
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_total_pct,        1.243

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_count,          4619
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_pct,       26.897
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_total_count,          7472
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_total_pct,       23.565

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_count,          8808
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_pct,       51.290
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_total_count,         16258
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_total_pct,       51.274

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_count,         17173
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_total_count,         31708
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_mean,         5.38
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_stddev,         1.38
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_mean,         5.21
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_stddev,         1.51

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_count,            55
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_pct,        0.547
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_total_count,           192
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_total_pct,        0.981

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_count,            62
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_pct,        0.617
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_total_count,           206
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_total_pct,        1.053

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_count,            86
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_pct,        0.856
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_total_count,           279
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_total_pct,        1.426

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_count,           102
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_pct,        1.015
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_total_count,           343
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_total_pct,        1.753

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_count,           103
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_pct,        1.025
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_total_count,           359
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_total_pct,        1.835

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_count,           279
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_pct,        2.776
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_total_count,           707
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_total_pct,        3.614

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_count,          1281
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_pct,       12.748
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_total_count,          2463
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_total_pct,       12.590

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_count,          8081
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_pct,       80.416
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_total_count,         15014
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_total_pct,       76.747

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_count,         10049
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_total_count,         19563
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_mean,         6.63
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_stddev,         0.90
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_mean,         6.47
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_stddev,         1.12

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_count,          2732
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_pct,       15.909
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_count,          5792
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_pct,       18.267

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_count,             2
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_pct,        0.012
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_count,             6
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_pct,        0.019

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_count,            38
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_pct,        0.221
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_count,            96
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_pct,        0.303

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_count,            47
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_pct,        0.274
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_count,           122
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_pct,        0.385

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_count,            70
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_pct,        0.408
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_count,           154
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_pct,        0.486

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_count,            55
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_pct,        0.320
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_count,           112
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_pct,        0.353

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_count,            68
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_pct,        0.396
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_count,           149
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_pct,        0.470

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_count,         13978
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_pct,       81.395
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_count,         24939
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_pct,       78.652

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_count,            40
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_pct,        0.233
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_count,            82
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_pct,        0.259

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_count,            40
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_pct,        0.233
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_count,            87
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_pct,        0.274

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_count,            16
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_pct,        0.093
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_count,            34
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_pct,        0.107

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_count,            13
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_pct,        0.076
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_count,            25
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_pct,        0.079

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_count,            53
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_pct,        0.309
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_count,            69
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_pct,        0.218

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_count,            17
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_pct,        0.099
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_count,            37
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_pct,        0.117

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_pct,        0.023
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_pct,        0.013

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_count,         17173
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_count,         31708
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_mean,         5.88
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_stddev,         1.16
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_mean,         5.70
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_stddev,         1.29

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_count,            55
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_pct,        0.547
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_total_count,           192
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_total_pct,        0.981

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_count,             6
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_pct,        0.060
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_total_count,            13
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_total_pct,        0.066

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_count,             3
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_pct,        0.030
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_total_count,            14
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_total_pct,        0.072

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_count,            15
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_pct,        0.149
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_total_count,            55
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_total_pct,        0.281

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_count,             9
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_pct,        0.090
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_total_count,            42
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_total_pct,        0.215

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_count,             5
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_pct,        0.050
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_total_count,            55
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_total_pct,        0.281

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_count,          9815
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_pct,       97.671
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_total_count,         18833
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_total_pct,       96.268

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_count,            39
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_pct,        0.388
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_total_count,            97
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_total_pct,        0.496

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_count,            24
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_pct,        0.239
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_total_count,            70
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_total_pct,        0.358

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_count,            19
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_pct,        0.189
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_total_count,            53
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_total_pct,        0.271

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_count,            15
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_pct,        0.149
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_total_count,            52
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_total_pct,        0.266

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_count,            31
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_pct,        0.308
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_total_count,            51
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_total_pct,        0.261

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_count,             9
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_pct,        0.090
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_total_count,            24
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_total_pct,        0.123

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_pct,        0.040
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_total_count,            12
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_total_pct,        0.061

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_count,         10049
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_total_count,         19563
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_mean,         6.99
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_stddev,         0.47
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_mean,         6.97
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_stddev,         0.54

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_stddev,         -nan

UOP_CACHE_FT_LINES_1_ON_PATH_count,         63675
UOP_CACHE_FT_LINES_1_ON_PATH_pct,       84.664
UOP_CACHE_FT_LINES_1_ON_PATH_total_count,        110917
UOP_CACHE_FT_LINES_1_ON_PATH_total_pct,       82.939

UOP_CACHE_FT_LINES_2_ON_PATH_count,         10912
UOP_CACHE_FT_LINES_2_ON_PATH_pct,       14.509
UOP_CACHE_FT_LINES_2_ON_PATH_total_count,         21328
UOP_CACHE_FT_LINES_2_ON_PATH_total_pct,       15.948

UOP_CACHE_FT_LINES_3_ON_PATH_count,           617
UOP_CACHE_FT_LINES_3_ON_PATH_pct,        0.820
UOP_CACHE_FT_LINES_3_ON_PATH_total_count,          1467
UOP_CACHE_FT_LINES_3_ON_PATH_total_pct,        1.097

UOP_CACHE_FT_LINES_4_ON_PATH_count,             5
UOP_CACHE_FT_LINES_4_ON_PATH_pct,        0.007
UOP_CACHE_FT_LINES_4_ON_PATH_total_count,            21
UOP_CACHE_FT_LINES_4_ON_PATH_total_pct,        0.016

UOP_CACHE_FT_LINES_5_ON_PATH_count,             0
UOP_CACHE_FT_LINES_5_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_5_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_5_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_6_ON_PATH_count,             0
UOP_CACHE_FT_LINES_6_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_6_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_6_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_7_ON_PATH_count,             0
UOP_CACHE_FT_LINES_7_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_7_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_7_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_8_ON_PATH_count,             0
UOP_CACHE_FT_LINES_8_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_8_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_8_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_count,         75209
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_total_count,        133733
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_mean,         0.16
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_stddev,         0.36
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_mean,         0.18
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_stddev,         0.38

UOP_CACHE_FT_LINES_1_OFF_PATH_count,          4078
UOP_CACHE_FT_LINES_1_OFF_PATH_pct,       28.325
UOP_CACHE_FT_LINES_1_OFF_PATH_total_count,         10927
UOP_CACHE_FT_LINES_1_OFF_PATH_total_pct,       32.451

UOP_CACHE_FT_LINES_2_OFF_PATH_count,         10084
UOP_CACHE_FT_LINES_2_OFF_PATH_pct,       70.042
UOP_CACHE_FT_LINES_2_OFF_PATH_total_count,         19355
UOP_CACHE_FT_LINES_2_OFF_PATH_total_pct,       57.481

UOP_CACHE_FT_LINES_3_OFF_PATH_count,           233
UOP_CACHE_FT_LINES_3_OFF_PATH_pct,        1.618
UOP_CACHE_FT_LINES_3_OFF_PATH_total_count,          3388
UOP_CACHE_FT_LINES_3_OFF_PATH_total_pct,       10.062

UOP_CACHE_FT_LINES_4_OFF_PATH_count,             1
UOP_CACHE_FT_LINES_4_OFF_PATH_pct,        0.007
UOP_CACHE_FT_LINES_4_OFF_PATH_total_count,             1
UOP_CACHE_FT_LINES_4_OFF_PATH_total_pct,        0.003

UOP_CACHE_FT_LINES_5_OFF_PATH_count,             1
UOP_CACHE_FT_LINES_5_OFF_PATH_pct,        0.007
UOP_CACHE_FT_LINES_5_OFF_PATH_total_count,             1
UOP_CACHE_FT_LINES_5_OFF_PATH_total_pct,        0.003

UOP_CACHE_FT_LINES_6_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_6_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_6_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_6_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_7_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_7_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_7_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_7_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_8_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_8_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_8_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_8_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_count,         14397
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_total_count,         33672
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_mean,         0.73
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_stddev,         0.28
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_mean,         0.78
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_stddev,         0.42

UOP_CACHE_PREFETCH_PW_LENGTH_1_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_2_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_3_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_4_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_5_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_6_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_7_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_8_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_9_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_10_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_11_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_12_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_13_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_14_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_15_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_16_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_17_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_18_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_19_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_20_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_21_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_22_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_23_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_24_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_stddev,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_stddev,         -nan

DCACHE_MISS_count,       1003040
DCACHE_MISS_pct,       31.131
DCACHE_MISS_total_count,       2022638
DCACHE_MISS_total_pct,       31.426

DCACHE_ST_BUFFER_HIT_count,           596
DCACHE_ST_BUFFER_HIT_pct,        0.018
DCACHE_ST_BUFFER_HIT_total_count,           930
DCACHE_ST_BUFFER_HIT_total_pct,        0.014

DCACHE_HIT_count,       2218321
DCACHE_HIT_pct,       68.850
DCACHE_HIT_total_count,       4412602
DCACHE_HIT_total_pct,       68.559
DCACHE_HIT_sum_count,       3221957
DCACHE_HIT_sum_pct,      100.000
DCACHE_HIT_sum_total_count,       6436170
DCACHE_HIT_sum_total_pct,      100.000
DCACHE_HIT_mean,         1.38
DCACHE_HIT_stddev,         1.25
DCACHE_HIT_total_mean,         1.37
DCACHE_HIT_total_stddev,         1.25

DCACHE_MISS_ONPATH_count,       1003040
DCACHE_MISS_ONPATH_pct,       98.013
DCACHE_MISS_ONPATH_total_count,       2022638
DCACHE_MISS_ONPATH_total_pct,       98.290

DCACHE_MISS_OFFPATH_count,         20338
DCACHE_MISS_OFFPATH_pct,        1.987
DCACHE_MISS_OFFPATH_total_count,         35185
DCACHE_MISS_OFFPATH_total_pct,        1.710
DCACHE_MISS_OFFPATH_sum_count,       1023378
DCACHE_MISS_OFFPATH_sum_pct,      100.000
DCACHE_MISS_OFFPATH_sum_total_count,       2057823
DCACHE_MISS_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_OFFPATH_mean,         0.02
DCACHE_MISS_OFFPATH_stddev,         0.14
DCACHE_MISS_OFFPATH_total_mean,         0.02
DCACHE_MISS_OFFPATH_total_stddev,         0.13

DCACHE_ST_BUFFER_HIT_ONPATH_count,           596
DCACHE_ST_BUFFER_HIT_ONPATH_pct,       95.974
DCACHE_ST_BUFFER_HIT_ONPATH_total_count,           930
DCACHE_ST_BUFFER_HIT_ONPATH_total_pct,       93.093

DCACHE_ST_BUFFER_HIT_OFFPATH_count,            25
DCACHE_ST_BUFFER_HIT_OFFPATH_pct,        4.026
DCACHE_ST_BUFFER_HIT_OFFPATH_total_count,            69
DCACHE_ST_BUFFER_HIT_OFFPATH_total_pct,        6.907
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_count,           621
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_count,           999
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_mean,         0.04
DCACHE_ST_BUFFER_HIT_OFFPATH_stddev,         0.19
DCACHE_ST_BUFFER_HIT_OFFPATH_total_mean,         0.07
DCACHE_ST_BUFFER_HIT_OFFPATH_total_stddev,         0.25

DCACHE_HIT_ONPATH_count,       2218321
DCACHE_HIT_ONPATH_pct,       84.326
DCACHE_HIT_ONPATH_total_count,       4412602
DCACHE_HIT_ONPATH_total_pct,       86.042

DCACHE_HIT_OFFPATH_count,        412326
DCACHE_HIT_OFFPATH_pct,       15.674
DCACHE_HIT_OFFPATH_total_count,        715805
DCACHE_HIT_OFFPATH_total_pct,       13.958
DCACHE_HIT_OFFPATH_sum_count,       2630647
DCACHE_HIT_OFFPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_sum_total_count,       5128407
DCACHE_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_mean,         0.16
DCACHE_HIT_OFFPATH_stddev,         0.34
DCACHE_HIT_OFFPATH_total_mean,         0.14
DCACHE_HIT_OFFPATH_total_stddev,         0.33

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

DCACHE_HIT_ONPATH_SAT_BY_ONPATH_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

DCACHE_MISS_LD_count,       1000893
DCACHE_MISS_LD_pct,       99.786
DCACHE_MISS_LD_total_count,       2018822
DCACHE_MISS_LD_total_pct,       99.811

DCACHE_MISS_ST_count,          2147
DCACHE_MISS_ST_pct,        0.214
DCACHE_MISS_ST_total_count,          3816
DCACHE_MISS_ST_total_pct,        0.189
DCACHE_MISS_ST_sum_count,       1003040
DCACHE_MISS_ST_sum_pct,      100.000
DCACHE_MISS_ST_sum_total_count,       2022638
DCACHE_MISS_ST_sum_total_pct,      100.000
DCACHE_MISS_ST_mean,         0.00
DCACHE_MISS_ST_stddev,         0.05
DCACHE_MISS_ST_total_mean,         0.00
DCACHE_MISS_ST_total_stddev,         0.04

DCACHE_MISS_LD_ONPATH_count,       1000893
DCACHE_MISS_LD_ONPATH_pct,       98.011
DCACHE_MISS_LD_ONPATH_total_count,       2018822
DCACHE_MISS_LD_ONPATH_total_pct,       98.298

DCACHE_MISS_LD_OFFPATH_count,         20308
DCACHE_MISS_LD_OFFPATH_pct,        1.989
DCACHE_MISS_LD_OFFPATH_total_count,         34955
DCACHE_MISS_LD_OFFPATH_total_pct,        1.702
DCACHE_MISS_LD_OFFPATH_sum_count,       1021201
DCACHE_MISS_LD_OFFPATH_sum_pct,      100.000
DCACHE_MISS_LD_OFFPATH_sum_total_count,       2053777
DCACHE_MISS_LD_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_LD_OFFPATH_mean,         0.02
DCACHE_MISS_LD_OFFPATH_stddev,         0.14
DCACHE_MISS_LD_OFFPATH_total_mean,         0.02
DCACHE_MISS_LD_OFFPATH_total_stddev,         0.13

DCACHE_MISS_ST_ONPATH_count,          2147
DCACHE_MISS_ST_ONPATH_pct,       98.622
DCACHE_MISS_ST_ONPATH_total_count,          3816
DCACHE_MISS_ST_ONPATH_total_pct,       94.315

DCACHE_MISS_ST_OFFPATH_count,            30
DCACHE_MISS_ST_OFFPATH_pct,        1.378
DCACHE_MISS_ST_OFFPATH_total_count,           230
DCACHE_MISS_ST_OFFPATH_total_pct,        5.685
DCACHE_MISS_ST_OFFPATH_sum_count,          2177
DCACHE_MISS_ST_OFFPATH_sum_pct,      100.000
DCACHE_MISS_ST_OFFPATH_sum_total_count,          4046
DCACHE_MISS_ST_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_ST_OFFPATH_mean,         0.01
DCACHE_MISS_ST_OFFPATH_stddev,         0.12
DCACHE_MISS_ST_OFFPATH_total_mean,         0.06
DCACHE_MISS_ST_OFFPATH_total_stddev,         0.23

DCACHE_MISS_WAITMEM_count,         21390
DCACHE_MISS_WAITMEM_total_count,         30544

MEM_REQ_ROW_BUFFER_HITS_count,             0
MEM_REQ_ROW_BUFFER_HITS_pct,         -nan
MEM_REQ_ROW_BUFFER_HITS_total_count,             0
MEM_REQ_ROW_BUFFER_HITS_total_pct,         -nan

MEM_REQ_ROW_BUFFER_MISSES_count,             0
MEM_REQ_ROW_BUFFER_MISSES_pct,         -nan
MEM_REQ_ROW_BUFFER_MISSES_total_count,             0
MEM_REQ_ROW_BUFFER_MISSES_total_pct,         -nan

MEM_REQ_ROW_BUFFER_CONFLICTS_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_stddev,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_stddev,         -nan

SHADOW_ROW_BUFFER_HITS_count,             0
SHADOW_ROW_BUFFER_HITS_total_count,             0

SHADOW_ROW_HIT_STALL_TIME_count,             0
SHADOW_ROW_HIT_STALL_TIME_total_count,             0

CHANNEL0_BUS_BUSY_CYCLES_count,             0
CHANNEL0_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL0_BUS_BUSY_CYCLES_total_count,             0
CHANNEL0_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL1_BUS_BUSY_CYCLES_count,             0
CHANNEL1_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL1_BUS_BUSY_CYCLES_total_count,             0
CHANNEL1_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL2_BUS_BUSY_CYCLES_count,             0
CHANNEL2_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL2_BUS_BUSY_CYCLES_total_count,             0
CHANNEL2_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL3_BUS_BUSY_CYCLES_count,             0
CHANNEL3_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL3_BUS_BUSY_CYCLES_total_count,             0
CHANNEL3_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL4_BUS_BUSY_CYCLES_count,             0
CHANNEL4_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL4_BUS_BUSY_CYCLES_total_count,             0
CHANNEL4_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL5_BUS_BUSY_CYCLES_count,             0
CHANNEL5_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL5_BUS_BUSY_CYCLES_total_count,             0
CHANNEL5_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL6_BUS_BUSY_CYCLES_count,             0
CHANNEL6_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL6_BUS_BUSY_CYCLES_total_count,             0
CHANNEL6_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL7_BUS_BUSY_CYCLES_count,             0
CHANNEL7_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_stddev,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_stddev,         -nan

CHANNEL_IDLE_DESPITE_READY_CMD_count,             0
CHANNEL_IDLE_DESPITE_READY_CMD_total_count,             0

MEM_NUM_TOTAL_BUS_CYCLES_count,             0
MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_stddev,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_stddev,         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

RAMULATOR_QUEUE_ENQUEUED_count,             0
RAMULATOR_QUEUE_ENQUEUED_total_count,             0

RAMULATOR_QUEUE_FULL_count,             0
RAMULATOR_QUEUE_FULL_total_count,             0

BUS_DEMAND_ACCESS_count,         90032
BUS_DEMAND_ACCESS_total_count,        260669

BUS_PREF_ACCESS_count,        359699
BUS_PREF_ACCESS_total_count,        599603

BUS_ACCESS_count,             0
BUS_ACCESS_total_count,             0

L1_DEMAND_ACCESS_count,        486012
L1_DEMAND_ACCESS_total_count,       1061012

L1_PREF_ACCESS_count,       1328712
L1_PREF_ACCESS_total_count,       2218492

L1_ACCESS_count,       1451553
L1_ACCESS_total_count,       2665753

MLC_DEMAND_ACCESS_count,        223894
MLC_DEMAND_ACCESS_total_count,        480960

MLC_PREF_ACCESS_count,          7043
MLC_PREF_ACCESS_total_count,         23063

MLC_ACCESS_count,        230937
MLC_ACCESS_total_count,        504023

L1_HIT_count,        132443
L1_HIT_pct,       59.930
L1_HIT_total_count,        222553
L1_HIT_total_pct,       46.881

L1_MISS_count,         88554
L1_MISS_pct,       40.070
L1_MISS_total_count,        252164
L1_MISS_total_pct,       53.119
L1_MISS_sum_count,        220997
L1_MISS_sum_pct,      100.000
L1_MISS_sum_total_count,        474717
L1_MISS_sum_total_pct,      100.000
L1_MISS_mean,         0.40
L1_MISS_stddev,         0.46
L1_MISS_total_mean,         0.53
L1_MISS_total_stddev,         0.52

L1_HIT_ALL_count,        135959
L1_HIT_ALL_pct,       23.213
L1_HIT_ALL_total_count,        236959
L1_HIT_ALL_total_pct,       21.596

L1_MISS_ALL_count,        449735
L1_MISS_ALL_pct,       76.787
L1_MISS_ALL_total_count,        860282
L1_MISS_ALL_total_pct,       78.404
L1_MISS_ALL_sum_count,        585694
L1_MISS_ALL_sum_pct,      100.000
L1_MISS_ALL_sum_total_count,       1097241
L1_MISS_ALL_sum_total_pct,      100.000
L1_MISS_ALL_mean,         0.77
L1_MISS_ALL_stddev,         0.70
L1_MISS_ALL_total_mean,         0.78
L1_MISS_ALL_total_stddev,         0.72

L1_DEMAND_MISS_count,         86977
L1_DEMAND_MISS_pct,       19.340
L1_DEMAND_MISS_total_count,        249894
L1_DEMAND_MISS_total_pct,       29.048

L1_PREF_REQ_MISS_count,        359699
L1_PREF_REQ_MISS_pct,       79.980
L1_PREF_REQ_MISS_total_count,        599603
L1_PREF_REQ_MISS_total_pct,       69.698

L1_WB_MISS_count,          3059
L1_WB_MISS_pct,        0.680
L1_WB_MISS_total_count,         10785
L1_WB_MISS_total_pct,        1.254
L1_WB_MISS_sum_count,        449735
L1_WB_MISS_sum_pct,      100.000
L1_WB_MISS_sum_total_count,        860282
L1_WB_MISS_sum_total_pct,      100.000
L1_WB_MISS_mean,         0.81
L1_WB_MISS_stddev,         0.20
L1_WB_MISS_total_mean,         0.72
L1_WB_MISS_total_stddev,         0.28

L1_DEMAND_HIT_count,        132442
L1_DEMAND_HIT_pct,       97.413
L1_DEMAND_HIT_total_count,        222508
L1_DEMAND_HIT_total_pct,       93.901

L1_PREF_REQ_HIT_count,          2542
L1_PREF_REQ_HIT_pct,        1.870
L1_PREF_REQ_HIT_total_count,         12193
L1_PREF_REQ_HIT_total_pct,        5.146

L1_WB_HIT_count,           975
L1_WB_HIT_pct,        0.717
L1_WB_HIT_total_count,          2258
L1_WB_HIT_total_pct,        0.953
L1_WB_HIT_sum_count,        135959
L1_WB_HIT_sum_pct,      100.000
L1_WB_HIT_sum_total_count,        236959
L1_WB_HIT_sum_total_pct,      100.000
L1_WB_HIT_mean,         0.03
L1_WB_HIT_stddev,         0.21
L1_WB_HIT_total_mean,         0.07
L1_WB_HIT_total_stddev,         0.28

L1_MISS_ONPATH_count,         88428
L1_MISS_ONPATH_pct,       99.858
L1_MISS_ONPATH_total_count,        251764
L1_MISS_ONPATH_total_pct,       99.841

L1_MISS_OFFPATH_count,           126
L1_MISS_OFFPATH_pct,        0.142
L1_MISS_OFFPATH_total_count,           400
L1_MISS_OFFPATH_total_pct,        0.159
L1_MISS_OFFPATH_sum_count,         88554
L1_MISS_OFFPATH_sum_pct,      100.000
L1_MISS_OFFPATH_sum_total_count,        252164
L1_MISS_OFFPATH_sum_total_pct,      100.000
L1_MISS_OFFPATH_mean,         0.00
L1_MISS_OFFPATH_stddev,         0.04
L1_MISS_OFFPATH_total_mean,         0.00
L1_MISS_OFFPATH_total_stddev,         0.04

L1_MISS_ALL_ONPATH_count,        448545
L1_MISS_ALL_ONPATH_pct,       99.735
L1_MISS_ALL_ONPATH_total_count,        851690
L1_MISS_ALL_ONPATH_total_pct,       99.001

L1_MISS_ALL_OFFPATH_count,          1190
L1_MISS_ALL_OFFPATH_pct,        0.265
L1_MISS_ALL_OFFPATH_total_count,          8592
L1_MISS_ALL_OFFPATH_total_pct,        0.999
L1_MISS_ALL_OFFPATH_sum_count,        449735
L1_MISS_ALL_OFFPATH_sum_pct,      100.000
L1_MISS_ALL_OFFPATH_sum_total_count,        860282
L1_MISS_ALL_OFFPATH_sum_total_pct,      100.000
L1_MISS_ALL_OFFPATH_mean,         0.00
L1_MISS_ALL_OFFPATH_stddev,         0.05
L1_MISS_ALL_OFFPATH_total_mean,         0.01
L1_MISS_ALL_OFFPATH_total_stddev,         0.10

L1_HIT_ONPATH_count,        132432
L1_HIT_ONPATH_pct,       99.992
L1_HIT_ONPATH_total_count,        222480
L1_HIT_ONPATH_total_pct,       99.967

L1_HIT_OFFPATH_count,            11
L1_HIT_OFFPATH_pct,        0.008
L1_HIT_OFFPATH_total_count,            73
L1_HIT_OFFPATH_total_pct,        0.033
L1_HIT_OFFPATH_sum_count,        132443
L1_HIT_OFFPATH_sum_pct,      100.000
L1_HIT_OFFPATH_sum_total_count,        222553
L1_HIT_OFFPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_mean,         0.00
L1_HIT_OFFPATH_stddev,         0.01
L1_HIT_OFFPATH_total_mean,         0.00
L1_HIT_OFFPATH_total_stddev,         0.02

L1_HIT_ALL_ONPATH_count,        135931
L1_HIT_ALL_ONPATH_pct,       99.979
L1_HIT_ALL_ONPATH_total_count,        236647
L1_HIT_ALL_ONPATH_total_pct,       99.868

L1_HIT_ALL_OFFPATH_count,            28
L1_HIT_ALL_OFFPATH_pct,        0.021
L1_HIT_ALL_OFFPATH_total_count,           312
L1_HIT_ALL_OFFPATH_total_pct,        0.132
L1_HIT_ALL_OFFPATH_sum_count,        135959
L1_HIT_ALL_OFFPATH_sum_pct,      100.000
L1_HIT_ALL_OFFPATH_sum_total_count,        236959
L1_HIT_ALL_OFFPATH_sum_total_pct,      100.000
L1_HIT_ALL_OFFPATH_mean,         0.00
L1_HIT_ALL_OFFPATH_stddev,         0.01
L1_HIT_ALL_OFFPATH_total_mean,         0.00
L1_HIT_ALL_OFFPATH_total_stddev,         0.04

L1_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_stddev,         -nan

L1_FILL_OFFPATH_IFETCH_count,             0
L1_FILL_OFFPATH_IFETCH_total_count,             0

L1_FILL_OFFPATH_DATA_count,             0
L1_FILL_OFFPATH_DATA_total_count,             0

L1_FILL_OFFPATH_count,             0
L1_FILL_OFFPATH_total_count,             0

L1_USE_OFFPATH_IFETCH_count,             0
L1_USE_OFFPATH_IFETCH_pct,         -nan
L1_USE_OFFPATH_IFETCH_total_count,             0
L1_USE_OFFPATH_IFETCH_total_pct,         -nan

L1_USE_OFFPATH_DATA_count,             0
L1_USE_OFFPATH_DATA_pct,         -nan
L1_USE_OFFPATH_DATA_total_count,             0
L1_USE_OFFPATH_DATA_total_pct,         -nan

L1_USE_OFFPATH_count,             0
L1_USE_OFFPATH_pct,         -nan
L1_USE_OFFPATH_total_count,             0
L1_USE_OFFPATH_total_pct,         -nan

JUST_L1_USE_OFFPATH_count,             0
JUST_L1_USE_OFFPATH_pct,         -nan
JUST_L1_USE_OFFPATH_total_count,             0
JUST_L1_USE_OFFPATH_total_pct,         -nan

L1_FILL_ONPATH_IFETCH_count,             0
L1_FILL_ONPATH_IFETCH_total_count,             0

L1_FILL_ONPATH_DATA_count,             0
L1_FILL_ONPATH_DATA_total_count,             0

L1_FILL_ONPATH_count,             0
L1_FILL_ONPATH_total_count,             0

L1_USE_ONPATH_IFETCH_count,             0
L1_USE_ONPATH_IFETCH_pct,         -nan
L1_USE_ONPATH_IFETCH_total_count,             0
L1_USE_ONPATH_IFETCH_total_pct,         -nan

L1_USE_ONPATH_DATA_count,             0
L1_USE_ONPATH_DATA_pct,         -nan
L1_USE_ONPATH_DATA_total_count,             0
L1_USE_ONPATH_DATA_total_pct,         -nan

L1_USE_ONPATH_count,             0
L1_USE_ONPATH_pct,         -nan
L1_USE_ONPATH_total_count,             0
L1_USE_ONPATH_total_pct,         -nan

L1_CYCLE_count,      12603358
L1_CYCLE_total_count,      27734114

L1_LINES_count,  412986834944
L1_LINES_pct,    32768.000
L1_LINES_total_count,  890202040363
L1_LINES_total_pct,    32097.728

MLC_HIT_count,          1916
MLC_HIT_pct,        0.866
MLC_HIT_total_count,          2611
MLC_HIT_total_pct,        0.550

MLC_MISS_count,        219251
MLC_MISS_pct,       99.134
MLC_MISS_total_count,        472140
MLC_MISS_total_pct,       99.450
MLC_MISS_sum_count,        221167
MLC_MISS_sum_pct,      100.000
MLC_MISS_sum_total_count,        474751
MLC_MISS_sum_total_pct,      100.000
MLC_MISS_mean,         0.99
MLC_MISS_stddev,         0.99
MLC_MISS_total_mean,         0.99
MLC_MISS_total_stddev,         0.99

MLC_HIT_ALL_count,          6830
MLC_HIT_ALL_pct,        2.978
MLC_HIT_ALL_total_count,         16225
MLC_HIT_ALL_total_pct,        3.246

MLC_MISS_ALL_count,        222530
MLC_MISS_ALL_pct,       97.022
MLC_MISS_ALL_total_count,        483546
MLC_MISS_ALL_total_pct,       96.754
MLC_MISS_ALL_sum_count,        229360
MLC_MISS_ALL_sum_pct,      100.000
MLC_MISS_ALL_sum_total_count,        499771
MLC_MISS_ALL_sum_total_pct,      100.000
MLC_MISS_ALL_mean,         0.97
MLC_MISS_ALL_stddev,         0.96
MLC_MISS_ALL_total_mean,         0.97
MLC_MISS_ALL_total_stddev,         0.95

MLC_DEMAND_MISS_count,        219251
MLC_DEMAND_MISS_pct,       98.526
MLC_DEMAND_MISS_total_count,        472140
MLC_DEMAND_MISS_total_pct,       97.641

MLC_PREF_REQ_MISS_count,             0
MLC_PREF_REQ_MISS_pct,        0.000
MLC_PREF_REQ_MISS_total_count,             0
MLC_PREF_REQ_MISS_total_pct,        0.000

MLC_WB_MISS_count,          3279
MLC_WB_MISS_pct,        1.474
MLC_WB_MISS_total_count,         11406
MLC_WB_MISS_total_pct,        2.359
MLC_WB_MISS_sum_count,        222530
MLC_WB_MISS_sum_pct,      100.000
MLC_WB_MISS_sum_total_count,        483546
MLC_WB_MISS_sum_total_pct,      100.000
MLC_WB_MISS_mean,         0.03
MLC_WB_MISS_stddev,         0.24
MLC_WB_MISS_total_mean,         0.05
MLC_WB_MISS_total_stddev,         0.30

MLC_DEMAND_HIT_count,          1916
MLC_DEMAND_HIT_pct,       28.053
MLC_DEMAND_HIT_total_count,          2611
MLC_DEMAND_HIT_total_pct,       16.092

MLC_PREF_REQ_HIT_count,             0
MLC_PREF_REQ_HIT_pct,        0.000
MLC_PREF_REQ_HIT_total_count,             0
MLC_PREF_REQ_HIT_total_pct,        0.000

MLC_WB_HIT_count,          4914
MLC_WB_HIT_pct,       71.947
MLC_WB_HIT_total_count,         13614
MLC_WB_HIT_total_pct,       83.908
MLC_WB_HIT_sum_count,          6830
MLC_WB_HIT_sum_pct,      100.000
MLC_WB_HIT_sum_total_count,         16225
MLC_WB_HIT_sum_total_pct,      100.000
MLC_WB_HIT_mean,         1.44
MLC_WB_HIT_stddev,         1.31
MLC_WB_HIT_total_mean,         1.68
MLC_WB_HIT_total_stddev,         1.57

MLC_MISS_ONPATH_count,        219132
MLC_MISS_ONPATH_pct,       99.946
MLC_MISS_ONPATH_total_count,        471709
MLC_MISS_ONPATH_total_pct,       99.909

MLC_MISS_OFFPATH_count,           119
MLC_MISS_OFFPATH_pct,        0.054
MLC_MISS_OFFPATH_total_count,           431
MLC_MISS_OFFPATH_total_pct,        0.091
MLC_MISS_OFFPATH_sum_count,        219251
MLC_MISS_OFFPATH_sum_pct,      100.000
MLC_MISS_OFFPATH_sum_total_count,        472140
MLC_MISS_OFFPATH_sum_total_pct,      100.000
MLC_MISS_OFFPATH_mean,         0.00
MLC_MISS_OFFPATH_stddev,         0.02
MLC_MISS_OFFPATH_total_mean,         0.00
MLC_MISS_OFFPATH_total_stddev,         0.03

MLC_MISS_ALL_ONPATH_count,        221299
MLC_MISS_ALL_ONPATH_pct,       99.447
MLC_MISS_ALL_ONPATH_total_count,        474593
MLC_MISS_ALL_ONPATH_total_pct,       98.148

MLC_MISS_ALL_OFFPATH_count,          1231
MLC_MISS_ALL_OFFPATH_pct,        0.553
MLC_MISS_ALL_OFFPATH_total_count,          8953
MLC_MISS_ALL_OFFPATH_total_pct,        1.852
MLC_MISS_ALL_OFFPATH_sum_count,        222530
MLC_MISS_ALL_OFFPATH_sum_pct,      100.000
MLC_MISS_ALL_OFFPATH_sum_total_count,        483546
MLC_MISS_ALL_OFFPATH_sum_total_pct,      100.000
MLC_MISS_ALL_OFFPATH_mean,         0.01
MLC_MISS_ALL_OFFPATH_stddev,         0.07
MLC_MISS_ALL_OFFPATH_total_mean,         0.02
MLC_MISS_ALL_OFFPATH_total_stddev,         0.13

MLC_HIT_ONPATH_count,          1850
MLC_HIT_ONPATH_pct,       96.555
MLC_HIT_ONPATH_total_count,          2425
MLC_HIT_ONPATH_total_pct,       92.876

MLC_HIT_OFFPATH_count,            66
MLC_HIT_OFFPATH_pct,        3.445
MLC_HIT_OFFPATH_total_count,           186
MLC_HIT_OFFPATH_total_pct,        7.124
MLC_HIT_OFFPATH_sum_count,          1916
MLC_HIT_OFFPATH_sum_pct,      100.000
MLC_HIT_OFFPATH_sum_total_count,          2611
MLC_HIT_OFFPATH_sum_total_pct,      100.000
MLC_HIT_OFFPATH_mean,         0.03
MLC_HIT_OFFPATH_stddev,         0.18
MLC_HIT_OFFPATH_total_mean,         0.07
MLC_HIT_OFFPATH_total_stddev,         0.25

MLC_HIT_ALL_ONPATH_count,          4697
MLC_HIT_ALL_ONPATH_pct,       68.770
MLC_HIT_ALL_ONPATH_total_count,          9438
MLC_HIT_ALL_ONPATH_total_pct,       58.169

MLC_HIT_ALL_OFFPATH_count,          2133
MLC_HIT_ALL_OFFPATH_pct,       31.230
MLC_HIT_ALL_OFFPATH_total_count,          6787
MLC_HIT_ALL_OFFPATH_total_pct,       41.831
MLC_HIT_ALL_OFFPATH_sum_count,          6830
MLC_HIT_ALL_OFFPATH_sum_pct,      100.000
MLC_HIT_ALL_OFFPATH_sum_total_count,         16225
MLC_HIT_ALL_OFFPATH_sum_total_pct,      100.000
MLC_HIT_ALL_OFFPATH_mean,         0.31
MLC_HIT_ALL_OFFPATH_stddev,         0.42
MLC_HIT_ALL_OFFPATH_total_mean,         0.42
MLC_HIT_ALL_OFFPATH_total_stddev,         0.46

L1_QUEUE_OCCUPANCY_count,      22677185
L1_QUEUE_OCCUPANCY_pct,        0.818
L1_QUEUE_OCCUPANCY_total_count,      42296690
L1_QUEUE_OCCUPANCY_total_pct,        1.525

MLC_QUEUE_OCCUPANCY_count,      22091491
MLC_QUEUE_OCCUPANCY_pct,        0.797
MLC_QUEUE_OCCUPANCY_total_count,      41199449
MLC_QUEUE_OCCUPANCY_total_pct,        1.486

DCACHE_FILL_PORT_UNAVAILABLE_ONPATH_count,           393
DCACHE_FILL_PORT_UNAVAILABLE_ONPATH_total_count,           473

DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH_count,            10
DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH_total_count,            10

DCACHE_FILL_OFFPATH_count,             0
DCACHE_FILL_OFFPATH_total_count,             0

DCACHE_USE_OFFPATH_count,             0
DCACHE_USE_OFFPATH_pct,         -nan
DCACHE_USE_OFFPATH_total_count,             0
DCACHE_USE_OFFPATH_total_pct,         -nan

DCACHE_FILL_ONPATH_count,             0
DCACHE_FILL_ONPATH_total_count,             0

DCACHE_USE_ONPATH_count,             0
DCACHE_USE_ONPATH_pct,         -nan
DCACHE_USE_ONPATH_total_count,             0
DCACHE_USE_ONPATH_total_pct,         -nan

ICACHE_FILL_OFFPATH_count,             0
ICACHE_FILL_OFFPATH_total_count,             0

ICACHE_USE_OFFPATH_count,             0
ICACHE_USE_OFFPATH_pct,         -nan
ICACHE_USE_OFFPATH_total_count,             0
ICACHE_USE_OFFPATH_total_pct,         -nan

ICACHE_FILL_ONPATH_count,             0
ICACHE_FILL_ONPATH_total_count,             0

ICACHE_USE_ONPATH_count,             0
ICACHE_USE_ONPATH_pct,         -nan
ICACHE_USE_ONPATH_total_count,             0
ICACHE_USE_ONPATH_total_pct,         -nan

REQBUF_CREATE_ONPATH_count,        589872
REQBUF_CREATE_ONPATH_total_count,       1099291

REQBUF_ONPATH_MATCH_OFFPATH_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_total_pct,        0.000

REQBUF_CREATE_ONPATH_DATA_count,        220864
REQBUF_CREATE_ONPATH_DATA_total_count,        473440

REQBUF_ONPATH_MATCH_OFFPATH_DATA_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_DATA_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_pct,        0.000

REQBUF_CREATE_ONPATH_IFETCH_count,             1
REQBUF_CREATE_ONPATH_IFETCH_total_count,           109

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_pct,        0.000

REQBUF_CREATE_OFFPATH_count,          3377
REQBUF_CREATE_OFFPATH_total_count,         15777

ONPATH_KICKED_OUT_OFFPATH_count,             0
ONPATH_KICKED_OUT_OFFPATH_total_count,             0

ONPATH_KICKED_OUT_PREFETCH_count,             0
ONPATH_KICKED_OUT_PREFETCH_total_count,             0

DIST_ICACHE_FILL_OFFPATH_USED_count,             0
DIST_ICACHE_FILL_OFFPATH_USED_pct,         -nan
DIST_ICACHE_FILL_OFFPATH_USED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_USED_total_pct,         -nan

DIST_ICACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_ICACHE_FILL_ONPATH_PARTIAL_count,             0
DIST_ICACHE_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_count,             0
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_ICACHE_FILL_ONPATH_count,             0
DIST_ICACHE_FILL_ONPATH_pct,         -nan
DIST_ICACHE_FILL_ONPATH_total_count,             0
DIST_ICACHE_FILL_ONPATH_total_pct,         -nan
DIST_ICACHE_FILL_ONPATH_sum_count,             0
DIST_ICACHE_FILL_ONPATH_sum_pct,         -nan
DIST_ICACHE_FILL_ONPATH_sum_total_count,             0
DIST_ICACHE_FILL_ONPATH_sum_total_pct,         -nan
DIST_ICACHE_FILL_ONPATH_mean,         -nan
DIST_ICACHE_FILL_ONPATH_stddev,         -nan
DIST_ICACHE_FILL_ONPATH_total_mean,         -nan
DIST_ICACHE_FILL_ONPATH_total_stddev,         -nan

DIST_DCACHE_FILL_OFFPATH_USED_count,             0
DIST_DCACHE_FILL_OFFPATH_USED_pct,         -nan
DIST_DCACHE_FILL_OFFPATH_USED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_USED_total_pct,         -nan

DIST_DCACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_DCACHE_FILL_ONPATH_PARTIAL_count,             0
DIST_DCACHE_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_count,             0
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_DCACHE_FILL_ONPATH_count,             0
DIST_DCACHE_FILL_ONPATH_pct,         -nan
DIST_DCACHE_FILL_ONPATH_total_count,             0
DIST_DCACHE_FILL_ONPATH_total_pct,         -nan
DIST_DCACHE_FILL_ONPATH_sum_count,             0
DIST_DCACHE_FILL_ONPATH_sum_pct,         -nan
DIST_DCACHE_FILL_ONPATH_sum_total_count,             0
DIST_DCACHE_FILL_ONPATH_sum_total_pct,         -nan
DIST_DCACHE_FILL_ONPATH_mean,         -nan
DIST_DCACHE_FILL_ONPATH_stddev,         -nan
DIST_DCACHE_FILL_ONPATH_total_mean,         -nan
DIST_DCACHE_FILL_ONPATH_total_stddev,         -nan

DIST_L1_FILL_OFFPATH_USED_count,             0
DIST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_L1_FILL_ONPATH_count,             0
DIST_L1_FILL_ONPATH_pct,         -nan
DIST_L1_FILL_ONPATH_total_count,             0
DIST_L1_FILL_ONPATH_total_pct,         -nan
DIST_L1_FILL_ONPATH_sum_count,             0
DIST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_L1_FILL_ONPATH_sum_total_count,             0
DIST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_L1_FILL_ONPATH_mean,         -nan
DIST_L1_FILL_ONPATH_stddev,         -nan
DIST_L1_FILL_ONPATH_total_mean,         -nan
DIST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_JUST_L1_FILL_OFFPATH_USED_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_JUST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_count,             0
DIST_JUST_L1_FILL_ONPATH_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_total_count,             0
DIST_JUST_L1_FILL_ONPATH_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_total_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_stddev,         -nan
DIST_JUST_L1_FILL_ONPATH_total_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_REQBUF_OFFPATH_USED_count,             0
DIST_REQBUF_OFFPATH_USED_pct,        0.000
DIST_REQBUF_OFFPATH_USED_total_count,             0
DIST_REQBUF_OFFPATH_USED_total_pct,        0.000

DIST_REQBUF_OFFPATH_NOTUSED_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST_REQBUF_ONPATH_count,        586946
DIST_REQBUF_ONPATH_pct,      100.000
DIST_REQBUF_ONPATH_total_count,       1093395
DIST_REQBUF_ONPATH_total_pct,      100.000
DIST_REQBUF_ONPATH_sum_count,        586946
DIST_REQBUF_ONPATH_sum_pct,      100.000
DIST_REQBUF_ONPATH_sum_total_count,       1093395
DIST_REQBUF_ONPATH_sum_total_pct,      100.000
DIST_REQBUF_ONPATH_mean,         2.00
DIST_REQBUF_ONPATH_stddev,         2.00
DIST_REQBUF_ONPATH_total_mean,         2.00
DIST_REQBUF_ONPATH_total_stddev,         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL_count,             0
DIST2_REQBUF_OFFPATH_USED_PARTIAL_pct,        0.000
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_count,             0
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_pct,        0.000

DIST2_REQBUF_OFFPATH_USED_FULL_count,             0
DIST2_REQBUF_OFFPATH_USED_FULL_pct,        0.000
DIST2_REQBUF_OFFPATH_USED_FULL_total_count,             0
DIST2_REQBUF_OFFPATH_USED_FULL_total_pct,        0.000

DIST2_REQBUF_OFFPATH_NOTUSED_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST2_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST2_REQBUF_ONPATH_count,        586946
DIST2_REQBUF_ONPATH_pct,      100.000
DIST2_REQBUF_ONPATH_total_count,       1093395
DIST2_REQBUF_ONPATH_total_pct,      100.000
DIST2_REQBUF_ONPATH_sum_count,        586946
DIST2_REQBUF_ONPATH_sum_pct,      100.000
DIST2_REQBUF_ONPATH_sum_total_count,       1093395
DIST2_REQBUF_ONPATH_sum_total_pct,      100.000
DIST2_REQBUF_ONPATH_mean,         3.00
DIST2_REQBUF_ONPATH_stddev,         3.00
DIST2_REQBUF_ONPATH_total_mean,         3.00
DIST2_REQBUF_ONPATH_total_stddev,         3.00

DIST_ICACHE_FILL_count,             0
DIST_ICACHE_FILL_total_count,             0

DIST_DCACHE_FILL_count,             0
DIST_DCACHE_FILL_total_count,             0

DIST_L1_FILL_count,             0
DIST_L1_FILL_total_count,             0

DIST_USED_OFFPATH_ICACHE_count,             0
DIST_USED_OFFPATH_ICACHE_pct,         -nan
DIST_USED_OFFPATH_ICACHE_total_count,             0
DIST_USED_OFFPATH_ICACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_ICACHE_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_stddev,         -nan

DIST_USED_OFFPATH_DCACHE_count,             0
DIST_USED_OFFPATH_DCACHE_pct,         -nan
DIST_USED_OFFPATH_DCACHE_total_count,             0
DIST_USED_OFFPATH_DCACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_DCACHE_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_stddev,         -nan

DIST_USED_OFFPATH_L1_count,             0
DIST_USED_OFFPATH_L1_pct,         -nan
DIST_USED_OFFPATH_L1_total_count,             0
DIST_USED_OFFPATH_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_L1_count,             0
DIST_NOTUSED_OFFPATH_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_total_count,             0
DIST_NOTUSED_OFFPATH_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_total_stddev,         -nan

DIST_USED_OFFPATH_JUST_L1_count,             0
DIST_USED_OFFPATH_JUST_L1_pct,         -nan
DIST_USED_OFFPATH_JUST_L1_total_count,             0
DIST_USED_OFFPATH_JUST_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_JUST_L1_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_stddev,         -nan

DIST_OFFPATH_ICACHE_FULL_count,             0
DIST_OFFPATH_ICACHE_FULL_pct,         -nan
DIST_OFFPATH_ICACHE_FULL_total_count,             0
DIST_OFFPATH_ICACHE_FULL_total_pct,         -nan

DIST_OFFPATH_ICACHE_PARTIAL_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_ICACHE_PARTIAL_total_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_ICACHE_NOTUSED_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_DCACHE_FULL_count,             0
DIST_OFFPATH_DCACHE_FULL_pct,         -nan
DIST_OFFPATH_DCACHE_FULL_total_count,             0
DIST_OFFPATH_DCACHE_FULL_total_pct,         -nan

DIST_OFFPATH_DCACHE_PARTIAL_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_DCACHE_PARTIAL_total_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_DCACHE_NOTUSED_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_L1_FULL_count,             0
DIST_OFFPATH_L1_FULL_pct,         -nan
DIST_OFFPATH_L1_FULL_total_count,             0
DIST_OFFPATH_L1_FULL_total_pct,         -nan

DIST_OFFPATH_L1_PARTIAL_count,             0
DIST_OFFPATH_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_L1_PARTIAL_total_count,             0
DIST_OFFPATH_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_L1_NOTUSED_count,             0
DIST_OFFPATH_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_total_count,             0
DIST_OFFPATH_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_JUST_L1_FULL_count,             0
DIST_OFFPATH_JUST_L1_FULL_pct,         -nan
DIST_OFFPATH_JUST_L1_FULL_total_count,             0
DIST_OFFPATH_JUST_L1_FULL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_PARTIAL_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_JUST_L1_PARTIAL_total_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_NOTUSED_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_stddev,         -nan

MLC_MISS_ONPATH_IFETCH_count,            50
MLC_MISS_ONPATH_IFETCH_pct,        0.023
MLC_MISS_ONPATH_IFETCH_total_count,           384
MLC_MISS_ONPATH_IFETCH_total_pct,        0.081

MLC_MISS_ONPATH_DFETCH_count,        218658
MLC_MISS_ONPATH_DFETCH_pct,       98.807
MLC_MISS_ONPATH_DFETCH_total_count,        470530
MLC_MISS_ONPATH_DFETCH_total_pct,       99.144

MLC_MISS_ONPATH_DSTORE_count,           424
MLC_MISS_ONPATH_DSTORE_pct,        0.192
MLC_MISS_ONPATH_DSTORE_total_count,           795
MLC_MISS_ONPATH_DSTORE_total_pct,        0.168

MLC_MISS_ONPATH_IPRF_count,             0
MLC_MISS_ONPATH_IPRF_pct,        0.000
MLC_MISS_ONPATH_IPRF_total_count,             0
MLC_MISS_ONPATH_IPRF_total_pct,        0.000

MLC_MISS_ONPATH_DPRF_count,             0
MLC_MISS_ONPATH_DPRF_pct,        0.000
MLC_MISS_ONPATH_DPRF_total_count,             0
MLC_MISS_ONPATH_DPRF_total_pct,        0.000

MLC_MISS_ONPATH_WB_count,          2160
MLC_MISS_ONPATH_WB_pct,        0.976
MLC_MISS_ONPATH_WB_total_count,          2828
MLC_MISS_ONPATH_WB_total_pct,        0.596

MLC_MISS_ONPATH_WB_NODIRTY_count,             7
MLC_MISS_ONPATH_WB_NODIRTY_pct,        0.003
MLC_MISS_ONPATH_WB_NODIRTY_total_count,            56
MLC_MISS_ONPATH_WB_NODIRTY_total_pct,        0.012
MLC_MISS_ONPATH_WB_NODIRTY_sum_count,        221299
MLC_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_count,        474593
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_mean,         1.04
MLC_MISS_ONPATH_WB_NODIRTY_stddev,         0.40
MLC_MISS_ONPATH_WB_NODIRTY_total_mean,         1.03
MLC_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.32

MLC_MISS_OFFPATH_IFETCH_count,             5
MLC_MISS_OFFPATH_IFETCH_pct,        0.406
MLC_MISS_OFFPATH_IFETCH_total_count,            68
MLC_MISS_OFFPATH_IFETCH_total_pct,        0.760

MLC_MISS_OFFPATH_DFETCH_count,           110
MLC_MISS_OFFPATH_DFETCH_pct,        8.936
MLC_MISS_OFFPATH_DFETCH_total_count,           332
MLC_MISS_OFFPATH_DFETCH_total_pct,        3.708

MLC_MISS_OFFPATH_DSTORE_count,             4
MLC_MISS_OFFPATH_DSTORE_pct,        0.325
MLC_MISS_OFFPATH_DSTORE_total_count,            31
MLC_MISS_OFFPATH_DSTORE_total_pct,        0.346

MLC_MISS_OFFPATH_IPRF_count,             0
MLC_MISS_OFFPATH_IPRF_pct,        0.000
MLC_MISS_OFFPATH_IPRF_total_count,             0
MLC_MISS_OFFPATH_IPRF_total_pct,        0.000

MLC_MISS_OFFPATH_DPRF_count,             0
MLC_MISS_OFFPATH_DPRF_pct,        0.000
MLC_MISS_OFFPATH_DPRF_total_count,             0
MLC_MISS_OFFPATH_DPRF_total_pct,        0.000

MLC_MISS_OFFPATH_WB_count,             0
MLC_MISS_OFFPATH_WB_pct,        0.000
MLC_MISS_OFFPATH_WB_total_count,             4
MLC_MISS_OFFPATH_WB_total_pct,        0.045

MLC_MISS_OFFPATH_WB_NODIRTY_count,          1112
MLC_MISS_OFFPATH_WB_NODIRTY_pct,       90.333
MLC_MISS_OFFPATH_WB_NODIRTY_total_count,          8518
MLC_MISS_OFFPATH_WB_NODIRTY_total_pct,       95.141
MLC_MISS_OFFPATH_WB_NODIRTY_sum_count,          1231
MLC_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          8953
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_mean,         5.52
MLC_MISS_OFFPATH_WB_NODIRTY_stddev,         5.44
MLC_MISS_OFFPATH_WB_NODIRTY_total_mean,         5.75
MLC_MISS_OFFPATH_WB_NODIRTY_total_stddev,         5.70

MLC_HIT_ONPATH_IFETCH_count,            60
MLC_HIT_ONPATH_IFETCH_pct,        1.277
MLC_HIT_ONPATH_IFETCH_total_count,           299
MLC_HIT_ONPATH_IFETCH_total_pct,        3.168

MLC_HIT_ONPATH_DFETCH_count,          1698
MLC_HIT_ONPATH_DFETCH_pct,       36.151
MLC_HIT_ONPATH_DFETCH_total_count,          1994
MLC_HIT_ONPATH_DFETCH_total_pct,       21.127

MLC_HIT_ONPATH_DSTORE_count,            92
MLC_HIT_ONPATH_DSTORE_pct,        1.959
MLC_HIT_ONPATH_DSTORE_total_count,           132
MLC_HIT_ONPATH_DSTORE_total_pct,        1.399

MLC_HIT_ONPATH_IPRF_count,             0
MLC_HIT_ONPATH_IPRF_pct,        0.000
MLC_HIT_ONPATH_IPRF_total_count,             0
MLC_HIT_ONPATH_IPRF_total_pct,        0.000

MLC_HIT_ONPATH_DPRF_count,             0
MLC_HIT_ONPATH_DPRF_pct,        0.000
MLC_HIT_ONPATH_DPRF_total_count,             0
MLC_HIT_ONPATH_DPRF_total_pct,        0.000

MLC_HIT_ONPATH_WB_count,          1576
MLC_HIT_ONPATH_WB_pct,       33.553
MLC_HIT_ONPATH_WB_total_count,          4674
MLC_HIT_ONPATH_WB_total_pct,       49.523

MLC_HIT_ONPATH_WB_NODIRTY_count,          1271
MLC_HIT_ONPATH_WB_NODIRTY_pct,       27.060
MLC_HIT_ONPATH_WB_NODIRTY_total_count,          2339
MLC_HIT_ONPATH_WB_NODIRTY_total_pct,       24.783
MLC_HIT_ONPATH_WB_NODIRTY_sum_count,          4697
MLC_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_count,          9438
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_mean,         3.70
MLC_HIT_ONPATH_WB_NODIRTY_stddev,         2.90
MLC_HIT_ONPATH_WB_NODIRTY_total_mean,         4.20
MLC_HIT_ONPATH_WB_NODIRTY_total_stddev,         2.78

MLC_HIT_OFFPATH_IFETCH_count,            10
MLC_HIT_OFFPATH_IFETCH_pct,        0.469
MLC_HIT_OFFPATH_IFETCH_total_count,            84
MLC_HIT_OFFPATH_IFETCH_total_pct,        1.238

MLC_HIT_OFFPATH_DFETCH_count,            51
MLC_HIT_OFFPATH_DFETCH_pct,        2.391
MLC_HIT_OFFPATH_DFETCH_total_count,            93
MLC_HIT_OFFPATH_DFETCH_total_pct,        1.370

MLC_HIT_OFFPATH_DSTORE_count,             5
MLC_HIT_OFFPATH_DSTORE_pct,        0.234
MLC_HIT_OFFPATH_DSTORE_total_count,             9
MLC_HIT_OFFPATH_DSTORE_total_pct,        0.133

MLC_HIT_OFFPATH_IPRF_count,             0
MLC_HIT_OFFPATH_IPRF_pct,        0.000
MLC_HIT_OFFPATH_IPRF_total_count,             0
MLC_HIT_OFFPATH_IPRF_total_pct,        0.000

MLC_HIT_OFFPATH_DPRF_count,             0
MLC_HIT_OFFPATH_DPRF_pct,        0.000
MLC_HIT_OFFPATH_DPRF_total_count,             0
MLC_HIT_OFFPATH_DPRF_total_pct,        0.000

MLC_HIT_OFFPATH_WB_count,             0
MLC_HIT_OFFPATH_WB_pct,        0.000
MLC_HIT_OFFPATH_WB_total_count,             0
MLC_HIT_OFFPATH_WB_total_pct,        0.000

MLC_HIT_OFFPATH_WB_NODIRTY_count,          2067
MLC_HIT_OFFPATH_WB_NODIRTY_pct,       96.906
MLC_HIT_OFFPATH_WB_NODIRTY_total_count,          6601
MLC_HIT_OFFPATH_WB_NODIRTY_total_pct,       97.259
MLC_HIT_OFFPATH_WB_NODIRTY_sum_count,          2133
MLC_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_count,          6787
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_mean,         5.84
MLC_HIT_OFFPATH_WB_NODIRTY_stddev,         5.81
MLC_HIT_OFFPATH_WB_NODIRTY_total_mean,         5.85
MLC_HIT_OFFPATH_WB_NODIRTY_total_stddev,         5.80

L1_MISS_ONPATH_IFETCH_count,           194
L1_MISS_ONPATH_IFETCH_pct,        0.043
L1_MISS_ONPATH_IFETCH_total_count,           573
L1_MISS_ONPATH_IFETCH_total_pct,        0.067

L1_MISS_ONPATH_DFETCH_count,         87894
L1_MISS_ONPATH_DFETCH_pct,       19.595
L1_MISS_ONPATH_DFETCH_total_count,        250570
L1_MISS_ONPATH_DFETCH_total_pct,       29.420

L1_MISS_ONPATH_DSTORE_count,           340
L1_MISS_ONPATH_DSTORE_pct,        0.076
L1_MISS_ONPATH_DSTORE_total_count,           621
L1_MISS_ONPATH_DSTORE_total_pct,        0.073

L1_MISS_ONPATH_IPRF_count,             0
L1_MISS_ONPATH_IPRF_pct,        0.000
L1_MISS_ONPATH_IPRF_total_count,             0
L1_MISS_ONPATH_IPRF_total_pct,        0.000

L1_MISS_ONPATH_DPRF_count,             0
L1_MISS_ONPATH_DPRF_pct,        0.000
L1_MISS_ONPATH_DPRF_total_count,             0
L1_MISS_ONPATH_DPRF_total_pct,        0.000

L1_MISS_ONPATH_WB_count,          1991
L1_MISS_ONPATH_WB_pct,        0.444
L1_MISS_ONPATH_WB_total_count,          2583
L1_MISS_ONPATH_WB_total_pct,        0.303

L1_MISS_ONPATH_WB_NODIRTY_count,        358126
L1_MISS_ONPATH_WB_NODIRTY_pct,       79.842
L1_MISS_ONPATH_WB_NODIRTY_total_count,        597343
L1_MISS_ONPATH_WB_NODIRTY_total_pct,       70.136
L1_MISS_ONPATH_WB_NODIRTY_sum_count,        448545
L1_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_sum_total_count,        851690
L1_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_mean,         5.01
L1_MISS_ONPATH_WB_NODIRTY_stddev,         4.90
L1_MISS_ONPATH_WB_NODIRTY_total_mean,         4.52
L1_MISS_ONPATH_WB_NODIRTY_total_stddev,         4.42

L1_MISS_OFFPATH_IFETCH_count,            25
L1_MISS_OFFPATH_IFETCH_pct,        2.101
L1_MISS_OFFPATH_IFETCH_total_count,           117
L1_MISS_OFFPATH_IFETCH_total_pct,        1.362

L1_MISS_OFFPATH_DFETCH_count,            98
L1_MISS_OFFPATH_DFETCH_pct,        8.235
L1_MISS_OFFPATH_DFETCH_total_count,           264
L1_MISS_OFFPATH_DFETCH_total_pct,        3.073

L1_MISS_OFFPATH_DSTORE_count,             3
L1_MISS_OFFPATH_DSTORE_pct,        0.252
L1_MISS_OFFPATH_DSTORE_total_count,            19
L1_MISS_OFFPATH_DSTORE_total_pct,        0.221

L1_MISS_OFFPATH_IPRF_count,             0
L1_MISS_OFFPATH_IPRF_pct,        0.000
L1_MISS_OFFPATH_IPRF_total_count,             0
L1_MISS_OFFPATH_IPRF_total_pct,        0.000

L1_MISS_OFFPATH_DPRF_count,             0
L1_MISS_OFFPATH_DPRF_pct,        0.000
L1_MISS_OFFPATH_DPRF_total_count,             0
L1_MISS_OFFPATH_DPRF_total_pct,        0.000

L1_MISS_OFFPATH_WB_count,            46
L1_MISS_OFFPATH_WB_pct,        3.866
L1_MISS_OFFPATH_WB_total_count,            68
L1_MISS_OFFPATH_WB_total_pct,        0.791

L1_MISS_OFFPATH_WB_NODIRTY_count,          1018
L1_MISS_OFFPATH_WB_NODIRTY_pct,       85.546
L1_MISS_OFFPATH_WB_NODIRTY_total_count,          8124
L1_MISS_OFFPATH_WB_NODIRTY_total_pct,       94.553
L1_MISS_OFFPATH_WB_NODIRTY_sum_count,          1190
L1_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          8592
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_mean,         5.41
L1_MISS_OFFPATH_WB_NODIRTY_stddev,         5.20
L1_MISS_OFFPATH_WB_NODIRTY_total_mean,         5.75
L1_MISS_OFFPATH_WB_NODIRTY_total_stddev,         5.66

L1_HIT_ONPATH_IFETCH_count,             4
L1_HIT_ONPATH_IFETCH_pct,        0.003
L1_HIT_ONPATH_IFETCH_total_count,            12
L1_HIT_ONPATH_IFETCH_total_pct,        0.005

L1_HIT_ONPATH_DFETCH_count,        132345
L1_HIT_ONPATH_DFETCH_pct,       97.362
L1_HIT_ONPATH_DFETCH_total_count,        222293
L1_HIT_ONPATH_DFETCH_total_pct,       93.934

L1_HIT_ONPATH_DSTORE_count,            83
L1_HIT_ONPATH_DSTORE_pct,        0.061
L1_HIT_ONPATH_DSTORE_total_count,           175
L1_HIT_ONPATH_DSTORE_total_pct,        0.074

L1_HIT_ONPATH_IPRF_count,             0
L1_HIT_ONPATH_IPRF_pct,        0.000
L1_HIT_ONPATH_IPRF_total_count,             0
L1_HIT_ONPATH_IPRF_total_pct,        0.000

L1_HIT_ONPATH_DPRF_count,             0
L1_HIT_ONPATH_DPRF_pct,        0.000
L1_HIT_ONPATH_DPRF_total_count,             0
L1_HIT_ONPATH_DPRF_total_pct,        0.000

L1_HIT_ONPATH_WB_count,            32
L1_HIT_ONPATH_WB_pct,        0.024
L1_HIT_ONPATH_WB_total_count,            74
L1_HIT_ONPATH_WB_total_pct,        0.031

L1_HIT_ONPATH_WB_NODIRTY_count,          3467
L1_HIT_ONPATH_WB_NODIRTY_pct,        2.551
L1_HIT_ONPATH_WB_NODIRTY_total_count,         14093
L1_HIT_ONPATH_WB_NODIRTY_total_pct,        5.955
L1_HIT_ONPATH_WB_NODIRTY_sum_count,        135931
L1_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_sum_total_count,        236647
L1_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_mean,         1.13
L1_HIT_ONPATH_WB_NODIRTY_stddev,         0.81
L1_HIT_ONPATH_WB_NODIRTY_total_mean,         1.30
L1_HIT_ONPATH_WB_NODIRTY_total_stddev,         1.23

L1_HIT_OFFPATH_IFETCH_count,             0
L1_HIT_OFFPATH_IFETCH_pct,        0.000
L1_HIT_OFFPATH_IFETCH_total_count,            12
L1_HIT_OFFPATH_IFETCH_total_pct,        3.846

L1_HIT_OFFPATH_DFETCH_count,            10
L1_HIT_OFFPATH_DFETCH_pct,       35.714
L1_HIT_OFFPATH_DFETCH_total_count,            50
L1_HIT_OFFPATH_DFETCH_total_pct,       16.026

L1_HIT_OFFPATH_DSTORE_count,             1
L1_HIT_OFFPATH_DSTORE_pct,        3.571
L1_HIT_OFFPATH_DSTORE_total_count,            11
L1_HIT_OFFPATH_DSTORE_total_pct,        3.526

L1_HIT_OFFPATH_IPRF_count,             0
L1_HIT_OFFPATH_IPRF_pct,        0.000
L1_HIT_OFFPATH_IPRF_total_count,             0
L1_HIT_OFFPATH_IPRF_total_pct,        0.000

L1_HIT_OFFPATH_DPRF_count,             0
L1_HIT_OFFPATH_DPRF_pct,        0.000
L1_HIT_OFFPATH_DPRF_total_count,             0
L1_HIT_OFFPATH_DPRF_total_pct,        0.000

L1_HIT_OFFPATH_WB_count,             1
L1_HIT_OFFPATH_WB_pct,        3.571
L1_HIT_OFFPATH_WB_total_count,             3
L1_HIT_OFFPATH_WB_total_pct,        0.962

L1_HIT_OFFPATH_WB_NODIRTY_count,            16
L1_HIT_OFFPATH_WB_NODIRTY_pct,       57.143
L1_HIT_OFFPATH_WB_NODIRTY_total_count,           236
L1_HIT_OFFPATH_WB_NODIRTY_total_pct,       75.641
L1_HIT_OFFPATH_WB_NODIRTY_sum_count,            28
L1_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_count,           312
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_mean,         4.04
L1_HIT_OFFPATH_WB_NODIRTY_stddev,         3.94
L1_HIT_OFFPATH_WB_NODIRTY_total_mean,         4.82
L1_HIT_OFFPATH_WB_NODIRTY_total_stddev,         4.61

DRAM_CYCLES_count,             0
DRAM_CYCLES_total_count,             0

DRAM_UNBLOCK_CYCLES_count,             0
DRAM_UNBLOCK_CYCLES_pct,         -nan
DRAM_UNBLOCK_CYCLES_total_count,             0
DRAM_UNBLOCK_CYCLES_total_pct,         -nan

DRAM_UNBLOCK_PERIODS_count,             0
DRAM_UNBLOCK_PERIODS_total_count,             0

MEM_REQ_BUFFER_FULL_count,        575308
MEM_REQ_BUFFER_FULL_total_count,        848606

MEM_REQ_BUFFER_FULL_DENIED_DEMAND_count,         21390
MEM_REQ_BUFFER_FULL_DENIED_DEMAND_total_count,         30544

CORE_MEM_BLOCKED_count,         29429
CORE_MEM_BLOCKED_total_count,         42548

MEM_REQ_BUFFER_FULL_DENIED_IFETCH_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DFETCH_count,         21380
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_pct,       99.930
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_count,         30532
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_pct,       99.294

MEM_REQ_BUFFER_FULL_DENIED_DSTORE_count,            10
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_pct,        0.047
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_count,            12
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_pct,        0.039

MEM_REQ_BUFFER_FULL_DENIED_IPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_count,             2
MEM_REQ_BUFFER_FULL_DENIED_WB_pct,        0.009
MEM_REQ_BUFFER_FULL_DENIED_WB_total_count,           108
MEM_REQ_BUFFER_FULL_DENIED_WB_total_pct,        0.351

MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_count,             3
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_pct,        0.014
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_count,            97
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_pct,        0.315
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_count,         21395
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_count,         30749
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_mean,         1.00
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_stddev,         0.07
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_mean,         1.03
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_stddev,         0.37

MEM_QUEUE_FULL_count,        553913
MEM_QUEUE_FULL_total_count,        817857

MEM_REQ_BUFFER_MISS_count,        593249
MEM_REQ_BUFFER_MISS_pct,       42.239
MEM_REQ_BUFFER_MISS_total_count,       1115068
MEM_REQ_BUFFER_MISS_total_pct,       40.980

MEM_REQ_BUFFER_HIT_count,        811269
MEM_REQ_BUFFER_HIT_pct,       57.761
MEM_REQ_BUFFER_HIT_total_count,       1605925
MEM_REQ_BUFFER_HIT_total_pct,       59.020
MEM_REQ_BUFFER_HIT_sum_count,       1404518
MEM_REQ_BUFFER_HIT_sum_pct,      100.000
MEM_REQ_BUFFER_HIT_sum_total_count,       2720993
MEM_REQ_BUFFER_HIT_sum_total_pct,      100.000
MEM_REQ_BUFFER_HIT_mean,         0.58
MEM_REQ_BUFFER_HIT_stddev,         0.54
MEM_REQ_BUFFER_HIT_total_mean,         0.59
MEM_REQ_BUFFER_HIT_total_stddev,         0.55

MEM_REQ_FDIP_BUFFER_HIT_count,          5090
MEM_REQ_FDIP_BUFFER_HIT_total_count,         15762

MEM_REQ_FDIP_CYCLE_DELTA_count,        505776
MEM_REQ_FDIP_CYCLE_DELTA_total_count,       1959268

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_count,             2
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_total_count,           105

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_count,             2
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_total_count,          5093

MEM_REQ_IFETCH_count,             4
MEM_REQ_IFETCH_pct,        0.001
MEM_REQ_IFETCH_total_count,           162
MEM_REQ_IFETCH_total_pct,        0.015

MEM_REQ_DFETCH_count,        220516
MEM_REQ_DFETCH_pct,       37.171
MEM_REQ_DFETCH_total_count,        472948
MEM_REQ_DFETCH_total_pct,       42.414

MEM_REQ_DSTORE_count,           526
MEM_REQ_DSTORE_pct,        0.089
MEM_REQ_DSTORE_total_count,           968
MEM_REQ_DSTORE_total_pct,        0.087

MEM_REQ_IPRF_count,             0
MEM_REQ_IPRF_pct,        0.000
MEM_REQ_IPRF_total_count,             0
MEM_REQ_IPRF_total_pct,        0.000

MEM_REQ_DPRF_count,             0
MEM_REQ_DPRF_pct,        0.000
MEM_REQ_DPRF_total_count,             0
MEM_REQ_DPRF_total_pct,        0.000

MEM_REQ_WB_count,          3840
MEM_REQ_WB_pct,        0.647
MEM_REQ_WB_total_count,          8050
MEM_REQ_WB_total_pct,        0.722

MEM_REQ_WB_NODIRTY_count,        368363
MEM_REQ_WB_NODIRTY_pct,       62.092
MEM_REQ_WB_NODIRTY_total_count,        632940
MEM_REQ_WB_NODIRTY_total_pct,       56.762
MEM_REQ_WB_NODIRTY_sum_count,        593249
MEM_REQ_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_WB_NODIRTY_sum_total_count,       1115068
MEM_REQ_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_WB_NODIRTY_mean,         4.13
MEM_REQ_WB_NODIRTY_stddev,         4.05
MEM_REQ_WB_NODIRTY_total_mean,         3.87
MEM_REQ_WB_NODIRTY_total_stddev,         3.82

LD_NO_FORWARD_count,       3683158
LD_NO_FORWARD_pct,       96.594
LD_NO_FORWARD_total_count,       7201926
LD_NO_FORWARD_total_pct,       96.420

FORWARDED_LD_count,        129872
FORWARDED_LD_pct,        3.406
FORWARDED_LD_total_count,        267435
FORWARDED_LD_total_pct,        3.580
FORWARDED_LD_sum_count,       3813030
FORWARDED_LD_sum_pct,      100.000
FORWARDED_LD_sum_total_count,       7469361
FORWARDED_LD_sum_total_pct,      100.000
FORWARDED_LD_mean,         0.03
FORWARDED_LD_stddev,         0.18
FORWARDED_LD_total_mean,         0.04
FORWARDED_LD_total_stddev,         0.18

WRONGPATH_L1Q_REMOVALS_count,             0
WRONGPATH_L1Q_REMOVALS_pct,         -nan
WRONGPATH_L1Q_REMOVALS_total_count,             0
WRONGPATH_L1Q_REMOVALS_total_pct,         -nan

WRONGPATH_BUSQ_REMOVALS_count,             0
WRONGPATH_BUSQ_REMOVALS_pct,         -nan
WRONGPATH_BUSQ_REMOVALS_total_count,             0
WRONGPATH_BUSQ_REMOVALS_total_pct,         -nan

WRONGPATH_MEMQ_REMOVALS_count,             0
WRONGPATH_MEMQ_REMOVALS_pct,         -nan
WRONGPATH_MEMQ_REMOVALS_total_count,             0
WRONGPATH_MEMQ_REMOVALS_total_pct,         -nan

WRONGPATH_L1FILLQ_REMOVALS_count,             0
WRONGPATH_L1FILLQ_REMOVALS_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_stddev,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_stddev,         -nan

WRONGPATH_L1Q_DEMOTIONS_count,             0
WRONGPATH_L1Q_DEMOTIONS_pct,         -nan
WRONGPATH_L1Q_DEMOTIONS_total_count,             0
WRONGPATH_L1Q_DEMOTIONS_total_pct,         -nan

WRONGPATH_BUSQ_DEMOTIONS_count,             0
WRONGPATH_BUSQ_DEMOTIONS_pct,         -nan
WRONGPATH_BUSQ_DEMOTIONS_total_count,             0
WRONGPATH_BUSQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_MEMQ_DEMOTIONS_count,             0
WRONGPATH_MEMQ_DEMOTIONS_pct,         -nan
WRONGPATH_MEMQ_DEMOTIONS_total_count,             0
WRONGPATH_MEMQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_L1FILLQ_DEMOTIONS_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_stddev,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_stddev,         -nan

PROMOTION_QMLC_count,           125
PROMOTION_QMLC_pct,        6.483
PROMOTION_QMLC_total_count,           691
PROMOTION_QMLC_total_pct,       20.633

PROMOTION_QL1_count,          1803
PROMOTION_QL1_pct,       93.517
PROMOTION_QL1_total_count,          2658
PROMOTION_QL1_total_pct,       79.367
PROMOTION_QL1_sum_count,          1928
PROMOTION_QL1_sum_pct,      100.000
PROMOTION_QL1_sum_total_count,          3349
PROMOTION_QL1_sum_total_pct,      100.000
PROMOTION_QL1_mean,         0.94
PROMOTION_QL1_stddev,         0.91
PROMOTION_QL1_total_mean,         0.79
PROMOTION_QL1_total_stddev,         0.73

PROMOTION_QBUSOUT_count,             0
PROMOTION_QBUSOUT_total_count,             0

PROMOTION_QMEM_count,             0
PROMOTION_QMEM_total_count,             0

PROMOTION_QL1FILL_count,          1957
PROMOTION_QL1FILL_total_count,          3157

PROMOTION_QMLC_FILL_count,            92
PROMOTION_QMLC_FILL_total_count,           149

NOPROMOTION_QMEM_count,             0
NOPROMOTION_QMEM_total_count,             0

NOPROMOTION_QL1FILL_count,             0
NOPROMOTION_QL1FILL_pct,         -nan
NOPROMOTION_QL1FILL_total_count,             0
NOPROMOTION_QL1FILL_total_pct,         -nan

NOPROMOTION_QMLC_FILL_count,             0
NOPROMOTION_QMLC_FILL_pct,         -nan
NOPROMOTION_QMLC_FILL_total_count,             0
NOPROMOTION_QMLC_FILL_total_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_count,             0
NOPROMOTION_QMLC_FILL_sum_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_total_count,             0
NOPROMOTION_QMLC_FILL_sum_total_pct,         -nan
NOPROMOTION_QMLC_FILL_mean,         -nan
NOPROMOTION_QMLC_FILL_stddev,         -nan
NOPROMOTION_QMLC_FILL_total_mean,         -nan
NOPROMOTION_QMLC_FILL_total_stddev,         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON_count,            60
PROMOTION_FROM_FDIP_OFF_TO_ON_total_count,           101

ICACHE_FILL_CORRECT_REQ_count,          1473
ICACHE_FILL_CORRECT_REQ_pct,       20.923
ICACHE_FILL_CORRECT_REQ_total_count,          3552
ICACHE_FILL_CORRECT_REQ_total_pct,       15.141

ICACHE_FILL_INCORRECT_REQ_count,          5567
ICACHE_FILL_INCORRECT_REQ_pct,       79.077
ICACHE_FILL_INCORRECT_REQ_total_count,         19908
ICACHE_FILL_INCORRECT_REQ_total_pct,       84.859
ICACHE_FILL_INCORRECT_REQ_sum_count,          7040
ICACHE_FILL_INCORRECT_REQ_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_sum_total_count,         23460
ICACHE_FILL_INCORRECT_REQ_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_mean,         0.79
ICACHE_FILL_INCORRECT_REQ_stddev,         0.73
ICACHE_FILL_INCORRECT_REQ_total_mean,         0.85
ICACHE_FILL_INCORRECT_REQ_total_stddev,         0.79

ICACHE_FILL_CORRECT_REQ_BY_FDIP_count,          1470
ICACHE_FILL_CORRECT_REQ_BY_FDIP_pct,       20.881
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_count,          3423
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_pct,       14.591

ICACHE_FILL_INCORRECT_REQ_BY_FDIP_count,          5566
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_pct,       79.062
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_count,         19875
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_pct,       84.719

ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_count,             3
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_pct,        0.043
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_count,           129
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.550

ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_count,             1
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_pct,        0.014
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_count,            33
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.141
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_count,          7040
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_total_count,         23460
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_mean,         0.79
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_stddev,         0.19
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_mean,         0.86
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_stddev,         0.18

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,          1170
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,          1937

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             6
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,            35

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,           151
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,           424

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             2
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,            15

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_count,   30585637349
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_total_count,   43613329997

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_count,            42
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_total_count,         27287

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP_count,        361153
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP_total_count,        825120

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,         57433
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,        114590

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,            85
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,          1527

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_count,  102871678193
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_total_count,  221981075635

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_count,            14
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_total_count,          8700

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP_count,        527489
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP_total_count,       3106807

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,           215
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,           598

MEM_REQ_INIT_count,        593249
MEM_REQ_INIT_total_count,       1115068

MEM_REQ_COMPLETE_count,        592527
MEM_REQ_COMPLETE_pct,        0.999
MEM_REQ_COMPLETE_total_count,       1113515
MEM_REQ_COMPLETE_total_pct,        0.999

MEM_REQ_KILLED_count,           718
MEM_REQ_KILLED_pct,        0.001
MEM_REQ_KILLED_total_count,          1546
MEM_REQ_KILLED_total_pct,        0.001

MEM_REQ_COMPLETE_MLC_count,          6837
MEM_REQ_COMPLETE_MLC_pct,        0.012
MEM_REQ_COMPLETE_MLC_total_count,         16281
MEM_REQ_COMPLETE_MLC_total_pct,        0.015

MEM_REQ_COMPLETE_L1_count,          3471
MEM_REQ_COMPLETE_L1_pct,        0.006
MEM_REQ_COMPLETE_L1_total_count,         14103
MEM_REQ_COMPLETE_L1_total_pct,        0.013

MEM_REQ_COMPLETE_MEM_count,        582219
MEM_REQ_COMPLETE_MEM_pct,        0.981
MEM_REQ_COMPLETE_MEM_total_count,       1083131
MEM_REQ_COMPLETE_MEM_total_pct,        0.971

MEM_REQ_INIT_ONPATH_count,        589872
MEM_REQ_INIT_ONPATH_pct,        0.994
MEM_REQ_INIT_ONPATH_total_count,       1099291
MEM_REQ_INIT_ONPATH_total_pct,        0.986

MEM_REQ_INIT_OFFPATH_count,          3377
MEM_REQ_INIT_OFFPATH_pct,        0.006
MEM_REQ_INIT_OFFPATH_total_count,         15777
MEM_REQ_INIT_OFFPATH_total_pct,        0.014

MEM_REQ_COMPLETE_ONPATH_count,        589317
MEM_REQ_COMPLETE_ONPATH_pct,        0.995
MEM_REQ_COMPLETE_ONPATH_total_count,       1098196
MEM_REQ_COMPLETE_ONPATH_total_pct,        0.986

MEM_REQ_COMPLETE_OFFPATH_count,          3210
MEM_REQ_COMPLETE_OFFPATH_pct,        0.005
MEM_REQ_COMPLETE_OFFPATH_total_count,         15319
MEM_REQ_COMPLETE_OFFPATH_total_pct,        0.014

MEM_REQ_INIT_IFETCH_count,             4
MEM_REQ_INIT_IFETCH_pct,        0.002
MEM_REQ_INIT_IFETCH_total_count,           162
MEM_REQ_INIT_IFETCH_total_pct,        0.033

MEM_REQ_INIT_DFETCH_count,        220516
MEM_REQ_INIT_DFETCH_pct,       96.683
MEM_REQ_INIT_DFETCH_total_count,        472948
MEM_REQ_INIT_DFETCH_total_pct,       95.089

MEM_REQ_INIT_DSTORE_count,           526
MEM_REQ_INIT_DSTORE_pct,        0.231
MEM_REQ_INIT_DSTORE_total_count,           968
MEM_REQ_INIT_DSTORE_total_pct,        0.195

MEM_REQ_INIT_IPRF_count,             0
MEM_REQ_INIT_IPRF_pct,        0.000
MEM_REQ_INIT_IPRF_total_count,             0
MEM_REQ_INIT_IPRF_total_pct,        0.000

MEM_REQ_INIT_DPRF_count,             0
MEM_REQ_INIT_DPRF_pct,        0.000
MEM_REQ_INIT_DPRF_total_count,             0
MEM_REQ_INIT_DPRF_total_pct,        0.000

MEM_REQ_INIT_WB_count,          3840
MEM_REQ_INIT_WB_pct,        1.684
MEM_REQ_INIT_WB_total_count,          8050
MEM_REQ_INIT_WB_total_pct,        1.618

MEM_REQ_INIT_WB_NODIRTY_count,          3196
MEM_REQ_INIT_WB_NODIRTY_pct,        1.401
MEM_REQ_INIT_WB_NODIRTY_total_count,         15248
MEM_REQ_INIT_WB_NODIRTY_total_pct,        3.066
MEM_REQ_INIT_WB_NODIRTY_sum_count,        228082
MEM_REQ_INIT_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_sum_total_count,        497376
MEM_REQ_INIT_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_mean,         1.14
MEM_REQ_INIT_WB_NODIRTY_stddev,         0.79
MEM_REQ_INIT_WB_NODIRTY_total_mean,         1.22
MEM_REQ_INIT_WB_NODIRTY_total_stddev,         1.01

MEM_REQ_COMPLETE_IFETCH_count,        362567
MEM_REQ_COMPLETE_IFETCH_pct,       59.599
MEM_REQ_COMPLETE_IFETCH_total_count,        612969
MEM_REQ_COMPLETE_IFETCH_total_pct,       53.791

MEM_REQ_COMPLETE_DFETCH_count,        238541
MEM_REQ_COMPLETE_DFETCH_pct,       39.211
MEM_REQ_COMPLETE_DFETCH_total_count,        503314
MEM_REQ_COMPLETE_DFETCH_total_pct,       44.168

MEM_REQ_COMPLETE_DSTORE_count,           525
MEM_REQ_COMPLETE_DSTORE_pct,        0.086
MEM_REQ_COMPLETE_DSTORE_total_count,           969
MEM_REQ_COMPLETE_DSTORE_total_pct,        0.085

MEM_REQ_COMPLETE_IPRF_count,             0
MEM_REQ_COMPLETE_IPRF_pct,        0.000
MEM_REQ_COMPLETE_IPRF_total_count,             0
MEM_REQ_COMPLETE_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_DPRF_count,             0
MEM_REQ_COMPLETE_DPRF_pct,        0.000
MEM_REQ_COMPLETE_DPRF_total_count,             0
MEM_REQ_COMPLETE_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_WB_count,          3625
MEM_REQ_COMPLETE_WB_pct,        0.596
MEM_REQ_COMPLETE_WB_total_count,          7377
MEM_REQ_COMPLETE_WB_total_pct,        0.647

MEM_REQ_COMPLETE_WB_NODIRTY_count,          3089
MEM_REQ_COMPLETE_WB_NODIRTY_pct,        0.508
MEM_REQ_COMPLETE_WB_NODIRTY_total_count,         14910
MEM_REQ_COMPLETE_WB_NODIRTY_total_pct,        1.308
MEM_REQ_COMPLETE_WB_NODIRTY_sum_count,        608347
MEM_REQ_COMPLETE_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_count,       1139539
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_mean,         0.45
MEM_REQ_COMPLETE_WB_NODIRTY_stddev,         0.63
MEM_REQ_COMPLETE_WB_NODIRTY_total_mean,         0.55
MEM_REQ_COMPLETE_WB_NODIRTY_total_stddev,         0.78

MEM_REQ_KILLED_IFETCH_count,        349347
MEM_REQ_KILLED_IFETCH_pct,      100.000
MEM_REQ_KILLED_IFETCH_total_count,        591668
MEM_REQ_KILLED_IFETCH_total_pct,      100.000

MEM_REQ_KILLED_DFETCH_count,             0
MEM_REQ_KILLED_DFETCH_pct,        0.000
MEM_REQ_KILLED_DFETCH_total_count,             0
MEM_REQ_KILLED_DFETCH_total_pct,        0.000

MEM_REQ_KILLED_DSTORE_count,             0
MEM_REQ_KILLED_DSTORE_pct,        0.000
MEM_REQ_KILLED_DSTORE_total_count,             0
MEM_REQ_KILLED_DSTORE_total_pct,        0.000

MEM_REQ_KILLED_IPRF_count,             0
MEM_REQ_KILLED_IPRF_pct,        0.000
MEM_REQ_KILLED_IPRF_total_count,             0
MEM_REQ_KILLED_IPRF_total_pct,        0.000

MEM_REQ_KILLED_DPRF_count,             0
MEM_REQ_KILLED_DPRF_pct,        0.000
MEM_REQ_KILLED_DPRF_total_count,             0
MEM_REQ_KILLED_DPRF_total_pct,        0.000

MEM_REQ_KILLED_WB_count,             0
MEM_REQ_KILLED_WB_pct,        0.000
MEM_REQ_KILLED_WB_total_count,             0
MEM_REQ_KILLED_WB_total_pct,        0.000

MEM_REQ_KILLED_WB_NODIRTY_count,             0
MEM_REQ_KILLED_WB_NODIRTY_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_total_count,             0
MEM_REQ_KILLED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_sum_count,        349347
MEM_REQ_KILLED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_sum_total_count,        591668
MEM_REQ_KILLED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_stddev,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_stddev,         0.00

MEM_REQ_INIT_OFFPATH_IFETCH_count,           721
MEM_REQ_INIT_OFFPATH_IFETCH_pct,       17.607
MEM_REQ_INIT_OFFPATH_IFETCH_total_count,          1599
MEM_REQ_INIT_OFFPATH_IFETCH_total_pct,        9.231

MEM_REQ_INIT_OFFPATH_DFETCH_count,           169
MEM_REQ_INIT_OFFPATH_DFETCH_pct,        4.127
MEM_REQ_INIT_OFFPATH_DFETCH_total_count,           436
MEM_REQ_INIT_OFFPATH_DFETCH_total_pct,        2.517

MEM_REQ_INIT_OFFPATH_DSTORE_count,             9
MEM_REQ_INIT_OFFPATH_DSTORE_pct,        0.220
MEM_REQ_INIT_OFFPATH_DSTORE_total_count,            40
MEM_REQ_INIT_OFFPATH_DSTORE_total_pct,        0.231

MEM_REQ_INIT_OFFPATH_IPRF_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_IPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_DPRF_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_DPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_count,             0
MEM_REQ_INIT_OFFPATH_WB_pct,        0.000
MEM_REQ_INIT_OFFPATH_WB_total_count,             0
MEM_REQ_INIT_OFFPATH_WB_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_NODIRTY_count,          3196
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_pct,       78.046
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_count,         15248
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_pct,       88.022
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_count,          4095
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_count,         17323
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_mean,         4.73
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_stddev,         4.39
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_mean,         5.31
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_stddev,         5.07

MEM_REQ_INIT_ONPATH_IFETCH_count,             1
MEM_REQ_INIT_ONPATH_IFETCH_pct,        0.000
MEM_REQ_INIT_ONPATH_IFETCH_total_count,           109
MEM_REQ_INIT_ONPATH_IFETCH_total_pct,        0.023

MEM_REQ_INIT_ONPATH_DFETCH_count,        220347
MEM_REQ_INIT_ONPATH_DFETCH_pct,       98.061
MEM_REQ_INIT_ONPATH_DFETCH_total_count,        472512
MEM_REQ_INIT_ONPATH_DFETCH_total_pct,       98.113

MEM_REQ_INIT_ONPATH_DSTORE_count,           517
MEM_REQ_INIT_ONPATH_DSTORE_pct,        0.230
MEM_REQ_INIT_ONPATH_DSTORE_total_count,           928
MEM_REQ_INIT_ONPATH_DSTORE_total_pct,        0.193

MEM_REQ_INIT_ONPATH_IPRF_count,             0
MEM_REQ_INIT_ONPATH_IPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_IPRF_total_count,             0
MEM_REQ_INIT_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DPRF_count,             0
MEM_REQ_INIT_ONPATH_DPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_DPRF_total_count,             0
MEM_REQ_INIT_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_count,          3840
MEM_REQ_INIT_ONPATH_WB_pct,        1.709
MEM_REQ_INIT_ONPATH_WB_total_count,          8050
MEM_REQ_INIT_ONPATH_WB_total_pct,        1.672

MEM_REQ_INIT_ONPATH_WB_NODIRTY_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_count,        224705
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_count,        481599
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_mean,         1.07
MEM_REQ_INIT_ONPATH_WB_NODIRTY_stddev,         0.52
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_mean,         1.07
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_stddev,         0.51

MEM_REQ_MATCH_IFETCH_count,        362323
MEM_REQ_MATCH_IFETCH_pct,       32.264
MEM_REQ_MATCH_IFETCH_total_count,        612432
MEM_REQ_MATCH_IFETCH_total_pct,       28.648

MEM_REQ_MATCH_DFETCH_count,        752351
MEM_REQ_MATCH_DFETCH_pct,       66.996
MEM_REQ_MATCH_DFETCH_total_count,       1505801
MEM_REQ_MATCH_DFETCH_total_pct,       70.439

MEM_REQ_MATCH_DSTORE_count,          1201
MEM_REQ_MATCH_DSTORE_pct,        0.107
MEM_REQ_MATCH_DSTORE_total_count,          2296
MEM_REQ_MATCH_DSTORE_total_pct,        0.107

MEM_REQ_MATCH_IPRF_count,             0
MEM_REQ_MATCH_IPRF_pct,        0.000
MEM_REQ_MATCH_IPRF_total_count,             0
MEM_REQ_MATCH_IPRF_total_pct,        0.000

MEM_REQ_MATCH_DPRF_count,             0
MEM_REQ_MATCH_DPRF_pct,        0.000
MEM_REQ_MATCH_DPRF_total_count,             0
MEM_REQ_MATCH_DPRF_total_pct,        0.000

MEM_REQ_MATCH_WB_count,          3558
MEM_REQ_MATCH_WB_pct,        0.317
MEM_REQ_MATCH_WB_total_count,          7662
MEM_REQ_MATCH_WB_total_pct,        0.358

MEM_REQ_MATCH_WB_NODIRTY_count,          3550
MEM_REQ_MATCH_WB_NODIRTY_pct,        0.316
MEM_REQ_MATCH_WB_NODIRTY_total_count,          9561
MEM_REQ_MATCH_WB_NODIRTY_total_pct,        0.447
MEM_REQ_MATCH_WB_NODIRTY_sum_count,       1122983
MEM_REQ_MATCH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_sum_total_count,       2137752
MEM_REQ_MATCH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_mean,         0.71
MEM_REQ_MATCH_WB_NODIRTY_stddev,         0.46
MEM_REQ_MATCH_WB_NODIRTY_total_mean,         0.75
MEM_REQ_MATCH_WB_NODIRTY_total_stddev,         0.49

MEM_REQ_COMPLETE_OFFPATH_IFETCH_count,            35
MEM_REQ_COMPLETE_OFFPATH_IFETCH_pct,        1.090
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_count,           231
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_pct,        1.508

MEM_REQ_COMPLETE_OFFPATH_DFETCH_count,           147
MEM_REQ_COMPLETE_OFFPATH_DFETCH_pct,        4.579
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_count,           368
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_pct,        2.402

MEM_REQ_COMPLETE_OFFPATH_DSTORE_count,             9
MEM_REQ_COMPLETE_OFFPATH_DSTORE_pct,        0.280
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_count,            38
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_pct,        0.248

MEM_REQ_COMPLETE_OFFPATH_IPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_count,            47
MEM_REQ_COMPLETE_OFFPATH_WB_pct,        1.464
MEM_REQ_COMPLETE_OFFPATH_WB_total_count,            72
MEM_REQ_COMPLETE_OFFPATH_WB_total_pct,        0.470

MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_count,          2972
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_pct,       92.586
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_count,         14610
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_pct,       95.372
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_count,          3210
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_count,         15319
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_mean,         5.68
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_stddev,         5.57
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_mean,         5.77
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_stddev,         5.70

MEM_REQ_COMPLETE_ONPATH_IFETCH_count,           291
MEM_REQ_COMPLETE_ONPATH_IFETCH_pct,        0.121
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_count,           942
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_pct,        0.186

MEM_REQ_COMPLETE_ONPATH_DFETCH_count,        235468
MEM_REQ_COMPLETE_ONPATH_DFETCH_pct,       98.124
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_count,        497050
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_pct,       98.129

MEM_REQ_COMPLETE_ONPATH_DSTORE_count,           516
MEM_REQ_COMPLETE_ONPATH_DSTORE_pct,        0.215
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_count,           931
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_pct,        0.184

MEM_REQ_COMPLETE_ONPATH_IPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_count,          3578
MEM_REQ_COMPLETE_ONPATH_WB_pct,        1.491
MEM_REQ_COMPLETE_ONPATH_WB_total_count,          7305
MEM_REQ_COMPLETE_ONPATH_WB_total_pct,        1.442

MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_count,           117
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_pct,        0.049
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_count,           300
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_pct,        0.059
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_count,        239970
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_count,        506528
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_mean,         1.06
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_stddev,         0.50
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_mean,         1.06
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_stddev,         0.49

MEM_REQ_COMPLETE_MEM_IFETCH_count,        349603
MEM_REQ_COMPLETE_MEM_IFETCH_pct,       59.561
MEM_REQ_COMPLETE_MEM_IFETCH_total_count,        592458
MEM_REQ_COMPLETE_MEM_IFETCH_total_pct,       53.878

MEM_REQ_COMPLETE_MEM_DFETCH_count,        233866
MEM_REQ_COMPLETE_MEM_DFETCH_pct,       39.843
MEM_REQ_COMPLETE_MEM_DFETCH_total_count,        495331
MEM_REQ_COMPLETE_MEM_DFETCH_total_pct,       45.045

MEM_REQ_COMPLETE_MEM_DSTORE_count,           428
MEM_REQ_COMPLETE_MEM_DSTORE_pct,        0.073
MEM_REQ_COMPLETE_MEM_DSTORE_total_count,           828
MEM_REQ_COMPLETE_MEM_DSTORE_total_pct,        0.075

MEM_REQ_COMPLETE_MEM_IPRF_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_IPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_DPRF_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_DPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_count,          2049
MEM_REQ_COMPLETE_MEM_WB_pct,        0.349
MEM_REQ_COMPLETE_MEM_WB_total_count,          2703
MEM_REQ_COMPLETE_MEM_WB_total_pct,        0.246

MEM_REQ_COMPLETE_MEM_WB_NODIRTY_count,          1022
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_pct,        0.174
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_count,          8309
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_pct,        0.756
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_count,        586968
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_count,       1099629
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_mean,         0.43
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_stddev,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_mean,         0.51
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_stddev,         0.62

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_count,        453592
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_total_count,        762303

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_count,          5799
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_total_count,          8990

MEM_REQ_COMPLETE_L1_IFETCH_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_IFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DFETCH_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_DFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DSTORE_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_pct,         -nan
MEM_REQ_COMPLETE_L1_DSTORE_total_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_total_pct,         -nan

MEM_REQ_COMPLETE_L1_IPRF_count,             0
MEM_REQ_COMPLETE_L1_IPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_IPRF_total_count,             0
MEM_REQ_COMPLETE_L1_IPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DPRF_count,             0
MEM_REQ_COMPLETE_L1_DPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_DPRF_total_count,             0
MEM_REQ_COMPLETE_L1_DPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_count,             0
MEM_REQ_COMPLETE_L1_WB_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_total_count,             0
MEM_REQ_COMPLETE_L1_WB_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_stddev,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_stddev,         -nan

MEM_REQ_COMPLETE_MLC_IFETCH_count,          3541
MEM_REQ_COMPLETE_MLC_IFETCH_pct,       39.214
MEM_REQ_COMPLETE_MLC_IFETCH_total_count,         14486
MEM_REQ_COMPLETE_MLC_IFETCH_total_pct,       51.756

MEM_REQ_COMPLETE_MLC_DFETCH_count,          1749
MEM_REQ_COMPLETE_MLC_DFETCH_pct,       19.369
MEM_REQ_COMPLETE_MLC_DFETCH_total_count,          2087
MEM_REQ_COMPLETE_MLC_DFETCH_total_pct,        7.457

MEM_REQ_COMPLETE_MLC_DSTORE_count,            97
MEM_REQ_COMPLETE_MLC_DSTORE_pct,        1.074
MEM_REQ_COMPLETE_MLC_DSTORE_total_count,           141
MEM_REQ_COMPLETE_MLC_DSTORE_total_pct,        0.504

MEM_REQ_COMPLETE_MLC_IPRF_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_IPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_DPRF_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_DPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_count,          1576
MEM_REQ_COMPLETE_MLC_WB_pct,       17.453
MEM_REQ_COMPLETE_MLC_WB_total_count,          4674
MEM_REQ_COMPLETE_MLC_WB_total_pct,       16.699

MEM_REQ_COMPLETE_MLC_WB_NODIRTY_count,          2067
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_pct,       22.890
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_count,          6601
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_pct,       23.584
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_count,          9030
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_count,         27989
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_mean,         2.46
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_stddev,         2.41
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_mean,         2.33
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_stddev,         2.40

CORE_MLP_CLUSTERS_count,          1278
CORE_MLP_CLUSTERS_total_count,          2395

CORE_MLP_count,      76128521
CORE_MLP_total_count,     133838686

CORE_MLP_IFETCH_count,             0
CORE_MLP_IFETCH_total_count,             0

CORE_MLP_DFETCH_count,             0
CORE_MLP_DFETCH_total_count,             0

CORE_MLP_DSTORE_count,             0
CORE_MLP_DSTORE_total_count,             0

CORE_MLP_IPRF_count,             0
CORE_MLP_IPRF_total_count,             0

CORE_MLP_DPRF_count,             0
CORE_MLP_DPRF_total_count,             0

CORE_MLP_WB_count,             0
CORE_MLP_WB_total_count,             0

CORE_MLP_WB_NODIRTY_count,             0
CORE_MLP_WB_NODIRTY_total_count,             0

CORE_MLP_0_count,       1676584
CORE_MLP_0_pct,       13.303
CORE_MLP_0_total_count,       4427796
CORE_MLP_0_total_pct,       15.965

CORE_MLP_1_count,       2288560
CORE_MLP_1_pct,       18.158
CORE_MLP_1_total_count,       5761793
CORE_MLP_1_total_pct,       20.775

CORE_MLP_2_count,       1601189
CORE_MLP_2_pct,       12.704
CORE_MLP_2_total_count,       4079279
CORE_MLP_2_total_pct,       14.709

CORE_MLP_3_count,       1242787
CORE_MLP_3_pct,        9.861
CORE_MLP_3_total_count,       3184744
CORE_MLP_3_total_pct,       11.483

CORE_MLP_4_count,       1047968
CORE_MLP_4_pct,        8.315
CORE_MLP_4_total_count,       2368093
CORE_MLP_4_total_pct,        8.539

CORE_MLP_5_count,        598875
CORE_MLP_5_pct,        4.752
CORE_MLP_5_total_count,       1210756
CORE_MLP_5_total_pct,        4.366

CORE_MLP_6_count,        365160
CORE_MLP_6_pct,        2.897
CORE_MLP_6_total_count,        676206
CORE_MLP_6_total_pct,        2.438

CORE_MLP_7_count,        300881
CORE_MLP_7_pct,        2.387
CORE_MLP_7_total_count,        525148
CORE_MLP_7_total_pct,        1.894

CORE_MLP_8_count,        308553
CORE_MLP_8_pct,        2.448
CORE_MLP_8_total_count,        505199
CORE_MLP_8_total_pct,        1.822

CORE_MLP_9_count,        252466
CORE_MLP_9_pct,        2.003
CORE_MLP_9_total_count,        412067
CORE_MLP_9_total_pct,        1.486

CORE_MLP_10_count,        227483
CORE_MLP_10_pct,        1.805
CORE_MLP_10_total_count,        363442
CORE_MLP_10_total_pct,        1.310

CORE_MLP_11_count,        218966
CORE_MLP_11_pct,        1.737
CORE_MLP_11_total_count,        352295
CORE_MLP_11_total_pct,        1.270

CORE_MLP_12_count,        233219
CORE_MLP_12_pct,        1.850
CORE_MLP_12_total_count,        371306
CORE_MLP_12_total_pct,        1.339

CORE_MLP_13_count,        221389
CORE_MLP_13_pct,        1.757
CORE_MLP_13_total_count,        349517
CORE_MLP_13_total_pct,        1.260

CORE_MLP_14_count,        211121
CORE_MLP_14_pct,        1.675
CORE_MLP_14_total_count,        331219
CORE_MLP_14_total_pct,        1.194

CORE_MLP_15_count,        197725
CORE_MLP_15_pct,        1.569
CORE_MLP_15_total_count,        307893
CORE_MLP_15_total_pct,        1.110

CORE_MLP_16_count,        184796
CORE_MLP_16_pct,        1.466
CORE_MLP_16_total_count,        285703
CORE_MLP_16_total_pct,        1.030

CORE_MLP_17_count,        159987
CORE_MLP_17_pct,        1.269
CORE_MLP_17_total_count,        250564
CORE_MLP_17_total_pct,        0.903

CORE_MLP_18_count,        143339
CORE_MLP_18_pct,        1.137
CORE_MLP_18_total_count,        223684
CORE_MLP_18_total_pct,        0.807

CORE_MLP_19_count,        116846
CORE_MLP_19_pct,        0.927
CORE_MLP_19_total_count,        178396
CORE_MLP_19_total_pct,        0.643

CORE_MLP_20_count,        104956
CORE_MLP_20_pct,        0.833
CORE_MLP_20_total_count,        165379
CORE_MLP_20_total_pct,        0.596

CORE_MLP_21_count,         98934
CORE_MLP_21_pct,        0.785
CORE_MLP_21_total_count,        155136
CORE_MLP_21_total_pct,        0.559

CORE_MLP_22_count,         98361
CORE_MLP_22_pct,        0.780
CORE_MLP_22_total_count,        149863
CORE_MLP_22_total_pct,        0.540

CORE_MLP_23_count,        127085
CORE_MLP_23_pct,        1.008
CORE_MLP_23_total_count,        202293
CORE_MLP_23_total_pct,        0.729

CORE_MLP_24_count,        185694
CORE_MLP_24_pct,        1.473
CORE_MLP_24_total_count,        292205
CORE_MLP_24_total_pct,        1.054

CORE_MLP_25_count,        192827
CORE_MLP_25_pct,        1.530
CORE_MLP_25_total_count,        293059
CORE_MLP_25_total_pct,        1.057

CORE_MLP_26_count,         78415
CORE_MLP_26_pct,        0.622
CORE_MLP_26_total_count,        118211
CORE_MLP_26_total_pct,        0.426

CORE_MLP_27_count,         16879
CORE_MLP_27_pct,        0.134
CORE_MLP_27_total_count,         27841
CORE_MLP_27_total_pct,        0.100

CORE_MLP_28_count,         80317
CORE_MLP_28_pct,        0.637
CORE_MLP_28_total_count,        131578
CORE_MLP_28_total_pct,        0.474

CORE_MLP_29_count,         17412
CORE_MLP_29_pct,        0.138
CORE_MLP_29_total_count,         24110
CORE_MLP_29_total_pct,        0.087

CORE_MLP_30_count,          4584
CORE_MLP_30_pct,        0.036
CORE_MLP_30_total_count,          9339
CORE_MLP_30_total_pct,        0.034

CORE_MLP_31_count,             0
CORE_MLP_31_pct,        0.000
CORE_MLP_31_total_count,             0
CORE_MLP_31_total_pct,        0.000

CORE_MLP_32_count,             0
CORE_MLP_32_pct,        0.000
CORE_MLP_32_total_count,             0
CORE_MLP_32_total_pct,        0.000
CORE_MLP_32_sum_count,      12603358
CORE_MLP_32_sum_pct,      100.000
CORE_MLP_32_sum_total_count,      27734114
CORE_MLP_32_sum_total_pct,      100.000
CORE_MLP_32_mean,         6.04
CORE_MLP_32_stddev,         6.68
CORE_MLP_32_total_mean,         4.83
CORE_MLP_32_total_stddev,         5.98

MEM_QUEUE_OCC_0_count,             0
MEM_QUEUE_OCC_0_pct,         -nan
MEM_QUEUE_OCC_0_total_count,             0
MEM_QUEUE_OCC_0_total_pct,         -nan

MEM_QUEUE_OCC_4_count,             0
MEM_QUEUE_OCC_4_pct,         -nan
MEM_QUEUE_OCC_4_total_count,             0
MEM_QUEUE_OCC_4_total_pct,         -nan

MEM_QUEUE_OCC_8_count,             0
MEM_QUEUE_OCC_8_pct,         -nan
MEM_QUEUE_OCC_8_total_count,             0
MEM_QUEUE_OCC_8_total_pct,         -nan

MEM_QUEUE_OCC_12_count,             0
MEM_QUEUE_OCC_12_pct,         -nan
MEM_QUEUE_OCC_12_total_count,             0
MEM_QUEUE_OCC_12_total_pct,         -nan

MEM_QUEUE_OCC_16_count,             0
MEM_QUEUE_OCC_16_pct,         -nan
MEM_QUEUE_OCC_16_total_count,             0
MEM_QUEUE_OCC_16_total_pct,         -nan

MEM_QUEUE_OCC_20_count,             0
MEM_QUEUE_OCC_20_pct,         -nan
MEM_QUEUE_OCC_20_total_count,             0
MEM_QUEUE_OCC_20_total_pct,         -nan

MEM_QUEUE_OCC_24_count,             0
MEM_QUEUE_OCC_24_pct,         -nan
MEM_QUEUE_OCC_24_total_count,             0
MEM_QUEUE_OCC_24_total_pct,         -nan

MEM_QUEUE_OCC_28_count,             0
MEM_QUEUE_OCC_28_pct,         -nan
MEM_QUEUE_OCC_28_total_count,             0
MEM_QUEUE_OCC_28_total_pct,         -nan

MEM_QUEUE_OCC_32_count,             0
MEM_QUEUE_OCC_32_pct,         -nan
MEM_QUEUE_OCC_32_total_count,             0
MEM_QUEUE_OCC_32_total_pct,         -nan

MEM_QUEUE_OCC_36_count,             0
MEM_QUEUE_OCC_36_pct,         -nan
MEM_QUEUE_OCC_36_total_count,             0
MEM_QUEUE_OCC_36_total_pct,         -nan

MEM_QUEUE_OCC_40_count,             0
MEM_QUEUE_OCC_40_pct,         -nan
MEM_QUEUE_OCC_40_total_count,             0
MEM_QUEUE_OCC_40_total_pct,         -nan

MEM_QUEUE_OCC_44_count,             0
MEM_QUEUE_OCC_44_pct,         -nan
MEM_QUEUE_OCC_44_total_count,             0
MEM_QUEUE_OCC_44_total_pct,         -nan

MEM_QUEUE_OCC_48_count,             0
MEM_QUEUE_OCC_48_pct,         -nan
MEM_QUEUE_OCC_48_total_count,             0
MEM_QUEUE_OCC_48_total_pct,         -nan

MEM_QUEUE_OCC_52_count,             0
MEM_QUEUE_OCC_52_pct,         -nan
MEM_QUEUE_OCC_52_total_count,             0
MEM_QUEUE_OCC_52_total_pct,         -nan

MEM_QUEUE_OCC_56_count,             0
MEM_QUEUE_OCC_56_pct,         -nan
MEM_QUEUE_OCC_56_total_count,             0
MEM_QUEUE_OCC_56_total_pct,         -nan

MEM_QUEUE_OCC_60_count,             0
MEM_QUEUE_OCC_60_pct,         -nan
MEM_QUEUE_OCC_60_total_count,             0
MEM_QUEUE_OCC_60_total_pct,         -nan

MEM_QUEUE_OCC_64_count,             0
MEM_QUEUE_OCC_64_pct,         -nan
MEM_QUEUE_OCC_64_total_count,             0
MEM_QUEUE_OCC_64_total_pct,         -nan

MEM_QUEUE_OCC_68_count,             0
MEM_QUEUE_OCC_68_pct,         -nan
MEM_QUEUE_OCC_68_total_count,             0
MEM_QUEUE_OCC_68_total_pct,         -nan

MEM_QUEUE_OCC_72_count,             0
MEM_QUEUE_OCC_72_pct,         -nan
MEM_QUEUE_OCC_72_total_count,             0
MEM_QUEUE_OCC_72_total_pct,         -nan

MEM_QUEUE_OCC_76_count,             0
MEM_QUEUE_OCC_76_pct,         -nan
MEM_QUEUE_OCC_76_total_count,             0
MEM_QUEUE_OCC_76_total_pct,         -nan

MEM_QUEUE_OCC_80_count,             0
MEM_QUEUE_OCC_80_pct,         -nan
MEM_QUEUE_OCC_80_total_count,             0
MEM_QUEUE_OCC_80_total_pct,         -nan

MEM_QUEUE_OCC_84_count,             0
MEM_QUEUE_OCC_84_pct,         -nan
MEM_QUEUE_OCC_84_total_count,             0
MEM_QUEUE_OCC_84_total_pct,         -nan

MEM_QUEUE_OCC_88_count,             0
MEM_QUEUE_OCC_88_pct,         -nan
MEM_QUEUE_OCC_88_total_count,             0
MEM_QUEUE_OCC_88_total_pct,         -nan

MEM_QUEUE_OCC_92_count,             0
MEM_QUEUE_OCC_92_pct,         -nan
MEM_QUEUE_OCC_92_total_count,             0
MEM_QUEUE_OCC_92_total_pct,         -nan

MEM_QUEUE_OCC_96_count,             0
MEM_QUEUE_OCC_96_pct,         -nan
MEM_QUEUE_OCC_96_total_count,             0
MEM_QUEUE_OCC_96_total_pct,         -nan

MEM_QUEUE_OCC_100_count,             0
MEM_QUEUE_OCC_100_pct,         -nan
MEM_QUEUE_OCC_100_total_count,             0
MEM_QUEUE_OCC_100_total_pct,         -nan

MEM_QUEUE_OCC_104_count,             0
MEM_QUEUE_OCC_104_pct,         -nan
MEM_QUEUE_OCC_104_total_count,             0
MEM_QUEUE_OCC_104_total_pct,         -nan

MEM_QUEUE_OCC_108_count,             0
MEM_QUEUE_OCC_108_pct,         -nan
MEM_QUEUE_OCC_108_total_count,             0
MEM_QUEUE_OCC_108_total_pct,         -nan

MEM_QUEUE_OCC_112_count,             0
MEM_QUEUE_OCC_112_pct,         -nan
MEM_QUEUE_OCC_112_total_count,             0
MEM_QUEUE_OCC_112_total_pct,         -nan

MEM_QUEUE_OCC_116_count,             0
MEM_QUEUE_OCC_116_pct,         -nan
MEM_QUEUE_OCC_116_total_count,             0
MEM_QUEUE_OCC_116_total_pct,         -nan

MEM_QUEUE_OCC_120_count,             0
MEM_QUEUE_OCC_120_pct,         -nan
MEM_QUEUE_OCC_120_total_count,             0
MEM_QUEUE_OCC_120_total_pct,         -nan

MEM_QUEUE_OCC_124_count,             0
MEM_QUEUE_OCC_124_pct,         -nan
MEM_QUEUE_OCC_124_total_count,             0
MEM_QUEUE_OCC_124_total_pct,         -nan

MEM_QUEUE_OCC_128_count,             0
MEM_QUEUE_OCC_128_pct,         -nan
MEM_QUEUE_OCC_128_total_count,             0
MEM_QUEUE_OCC_128_total_pct,         -nan
MEM_QUEUE_OCC_128_sum_count,             0
MEM_QUEUE_OCC_128_sum_pct,         -nan
MEM_QUEUE_OCC_128_sum_total_count,             0
MEM_QUEUE_OCC_128_sum_total_pct,         -nan
MEM_QUEUE_OCC_128_mean,         -nan
MEM_QUEUE_OCC_128_stddev,         -nan
MEM_QUEUE_OCC_128_total_mean,         -nan
MEM_QUEUE_OCC_128_total_stddev,         -nan

OPEN_PAGE_HIT_count,             0
OPEN_PAGE_HIT_pct,         -nan
OPEN_PAGE_HIT_total_count,             0
OPEN_PAGE_HIT_total_pct,         -nan

CLOSED_PAGE_MISS_count,             0
CLOSED_PAGE_MISS_pct,         -nan
CLOSED_PAGE_MISS_total_count,             0
CLOSED_PAGE_MISS_total_pct,         -nan

WRONG_PAGE_MISS_count,             0
WRONG_PAGE_MISS_pct,         -nan
WRONG_PAGE_MISS_total_count,             0
WRONG_PAGE_MISS_total_pct,         -nan
WRONG_PAGE_MISS_sum_count,             0
WRONG_PAGE_MISS_sum_pct,         -nan
WRONG_PAGE_MISS_sum_total_count,             0
WRONG_PAGE_MISS_sum_total_pct,         -nan
WRONG_PAGE_MISS_mean,         -nan
WRONG_PAGE_MISS_stddev,         -nan
WRONG_PAGE_MISS_total_mean,         -nan
WRONG_PAGE_MISS_total_stddev,         -nan

L0_LD_BANK_BLOCK_count,             0
L0_LD_BANK_BLOCK_pct,         -nan
L0_LD_BANK_BLOCK_total_count,             0
L0_LD_BANK_BLOCK_total_pct,         -nan

L0_LD_BANK_AVAIL_count,             0
L0_LD_BANK_AVAIL_pct,         -nan
L0_LD_BANK_AVAIL_total_count,             0
L0_LD_BANK_AVAIL_total_pct,         -nan
L0_LD_BANK_AVAIL_sum_count,             0
L0_LD_BANK_AVAIL_sum_pct,         -nan
L0_LD_BANK_AVAIL_sum_total_count,             0
L0_LD_BANK_AVAIL_sum_total_pct,         -nan
L0_LD_BANK_AVAIL_mean,         -nan
L0_LD_BANK_AVAIL_stddev,         -nan
L0_LD_BANK_AVAIL_total_mean,         -nan
L0_LD_BANK_AVAIL_total_stddev,         -nan

L0_ST_BANK_BLOCK_count,             0
L0_ST_BANK_BLOCK_pct,         -nan
L0_ST_BANK_BLOCK_total_count,             0
L0_ST_BANK_BLOCK_total_pct,         -nan

L0_ST_BANK_AVAIL_count,             0
L0_ST_BANK_AVAIL_pct,         -nan
L0_ST_BANK_AVAIL_total_count,             0
L0_ST_BANK_AVAIL_total_pct,         -nan
L0_ST_BANK_AVAIL_sum_count,             0
L0_ST_BANK_AVAIL_sum_pct,         -nan
L0_ST_BANK_AVAIL_sum_total_count,             0
L0_ST_BANK_AVAIL_sum_total_pct,         -nan
L0_ST_BANK_AVAIL_mean,         -nan
L0_ST_BANK_AVAIL_stddev,         -nan
L0_ST_BANK_AVAIL_total_mean,         -nan
L0_ST_BANK_AVAIL_total_stddev,         -nan

L0_LD_CACHE_BLOCK_count,             0
L0_LD_CACHE_BLOCK_pct,         -nan
L0_LD_CACHE_BLOCK_total_count,             0
L0_LD_CACHE_BLOCK_total_pct,         -nan

L0_LD_CACHE_AVAIL_count,             0
L0_LD_CACHE_AVAIL_pct,         -nan
L0_LD_CACHE_AVAIL_total_count,             0
L0_LD_CACHE_AVAIL_total_pct,         -nan
L0_LD_CACHE_AVAIL_sum_count,             0
L0_LD_CACHE_AVAIL_sum_pct,         -nan
L0_LD_CACHE_AVAIL_sum_total_count,             0
L0_LD_CACHE_AVAIL_sum_total_pct,         -nan
L0_LD_CACHE_AVAIL_mean,         -nan
L0_LD_CACHE_AVAIL_stddev,         -nan
L0_LD_CACHE_AVAIL_total_mean,         -nan
L0_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_LD_BANK_BLOCK_count,          1577
MLC_LD_BANK_BLOCK_pct,        0.687
MLC_LD_BANK_BLOCK_total_count,          4252
MLC_LD_BANK_BLOCK_total_pct,        0.848

MLC_LD_BANK_AVAIL_count,        228082
MLC_LD_BANK_AVAIL_pct,       99.313
MLC_LD_BANK_AVAIL_total_count,        497376
MLC_LD_BANK_AVAIL_total_pct,       99.152
MLC_LD_BANK_AVAIL_sum_count,        229659
MLC_LD_BANK_AVAIL_sum_pct,      100.000
MLC_LD_BANK_AVAIL_sum_total_count,        501628
MLC_LD_BANK_AVAIL_sum_total_pct,      100.000
MLC_LD_BANK_AVAIL_mean,         0.99
MLC_LD_BANK_AVAIL_stddev,         0.99
MLC_LD_BANK_AVAIL_total_mean,         0.99
MLC_LD_BANK_AVAIL_total_stddev,         0.99

MLC_ST_BANK_BLOCK_count,             0
MLC_ST_BANK_BLOCK_pct,        0.000
MLC_ST_BANK_BLOCK_total_count,             0
MLC_ST_BANK_BLOCK_total_pct,        0.000

MLC_ST_BANK_AVAIL_count,          1278
MLC_ST_BANK_AVAIL_pct,      100.000
MLC_ST_BANK_AVAIL_total_count,          2395
MLC_ST_BANK_AVAIL_total_pct,      100.000
MLC_ST_BANK_AVAIL_sum_count,          1278
MLC_ST_BANK_AVAIL_sum_pct,      100.000
MLC_ST_BANK_AVAIL_sum_total_count,          2395
MLC_ST_BANK_AVAIL_sum_total_pct,      100.000
MLC_ST_BANK_AVAIL_mean,         1.00
MLC_ST_BANK_AVAIL_stddev,         1.00
MLC_ST_BANK_AVAIL_total_mean,         1.00
MLC_ST_BANK_AVAIL_total_stddev,         1.00

MLC_LD_CACHE_BLOCK_count,             0
MLC_LD_CACHE_BLOCK_pct,         -nan
MLC_LD_CACHE_BLOCK_total_count,             0
MLC_LD_CACHE_BLOCK_total_pct,         -nan

MLC_LD_CACHE_AVAIL_count,             0
MLC_LD_CACHE_AVAIL_pct,         -nan
MLC_LD_CACHE_AVAIL_total_count,             0
MLC_LD_CACHE_AVAIL_total_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_count,             0
MLC_LD_CACHE_AVAIL_sum_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_total_count,             0
MLC_LD_CACHE_AVAIL_sum_total_pct,         -nan
MLC_LD_CACHE_AVAIL_mean,         -nan
MLC_LD_CACHE_AVAIL_stddev,         -nan
MLC_LD_CACHE_AVAIL_total_mean,         -nan
MLC_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_ST_CACHE_BLOCK_count,             0
MLC_ST_CACHE_BLOCK_pct,         -nan
MLC_ST_CACHE_BLOCK_total_count,             0
MLC_ST_CACHE_BLOCK_total_pct,         -nan

MLC_ST_CACHE_AVAIL_count,             0
MLC_ST_CACHE_AVAIL_pct,         -nan
MLC_ST_CACHE_AVAIL_total_count,             0
MLC_ST_CACHE_AVAIL_total_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_count,             0
MLC_ST_CACHE_AVAIL_sum_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_total_count,             0
MLC_ST_CACHE_AVAIL_sum_total_pct,         -nan
MLC_ST_CACHE_AVAIL_mean,         -nan
MLC_ST_CACHE_AVAIL_stddev,         -nan
MLC_ST_CACHE_AVAIL_total_mean,         -nan
MLC_ST_CACHE_AVAIL_total_stddev,         -nan

L1_LD_BANK_BLOCK_count,        643336
L1_LD_BANK_BLOCK_pct,       52.385
L1_LD_BANK_BLOCK_total_count,       1085022
L1_LD_BANK_BLOCK_total_pct,       49.765

L1_LD_BANK_AVAIL_count,        584764
L1_LD_BANK_AVAIL_pct,       47.615
L1_LD_BANK_AVAIL_total_count,       1095286
L1_LD_BANK_AVAIL_total_pct,       50.235
L1_LD_BANK_AVAIL_sum_count,       1228100
L1_LD_BANK_AVAIL_sum_pct,      100.000
L1_LD_BANK_AVAIL_sum_total_count,       2180308
L1_LD_BANK_AVAIL_sum_total_pct,      100.000
L1_LD_BANK_AVAIL_mean,         0.48
L1_LD_BANK_AVAIL_stddev,         0.49
L1_LD_BANK_AVAIL_total_mean,         0.50
L1_LD_BANK_AVAIL_total_stddev,         0.50

L1_ST_BANK_BLOCK_count,             0
L1_ST_BANK_BLOCK_pct,        0.000
L1_ST_BANK_BLOCK_total_count,             0
L1_ST_BANK_BLOCK_total_pct,        0.000

L1_ST_BANK_AVAIL_count,           930
L1_ST_BANK_AVAIL_pct,      100.000
L1_ST_BANK_AVAIL_total_count,          1955
L1_ST_BANK_AVAIL_total_pct,      100.000
L1_ST_BANK_AVAIL_sum_count,           930
L1_ST_BANK_AVAIL_sum_pct,      100.000
L1_ST_BANK_AVAIL_sum_total_count,          1955
L1_ST_BANK_AVAIL_sum_total_pct,      100.000
L1_ST_BANK_AVAIL_mean,         1.00
L1_ST_BANK_AVAIL_stddev,         1.00
L1_ST_BANK_AVAIL_total_mean,         1.00
L1_ST_BANK_AVAIL_total_stddev,         1.00

L1_LD_CACHE_BLOCK_count,             0
L1_LD_CACHE_BLOCK_pct,         -nan
L1_LD_CACHE_BLOCK_total_count,             0
L1_LD_CACHE_BLOCK_total_pct,         -nan

L1_LD_CACHE_AVAIL_count,             0
L1_LD_CACHE_AVAIL_pct,         -nan
L1_LD_CACHE_AVAIL_total_count,             0
L1_LD_CACHE_AVAIL_total_pct,         -nan
L1_LD_CACHE_AVAIL_sum_count,             0
L1_LD_CACHE_AVAIL_sum_pct,         -nan
L1_LD_CACHE_AVAIL_sum_total_count,             0
L1_LD_CACHE_AVAIL_sum_total_pct,         -nan
L1_LD_CACHE_AVAIL_mean,         -nan
L1_LD_CACHE_AVAIL_stddev,         -nan
L1_LD_CACHE_AVAIL_total_mean,         -nan
L1_LD_CACHE_AVAIL_total_stddev,         -nan

L1_ST_CACHE_BLOCK_count,             0
L1_ST_CACHE_BLOCK_pct,         -nan
L1_ST_CACHE_BLOCK_total_count,             0
L1_ST_CACHE_BLOCK_total_pct,         -nan

L1_ST_CACHE_AVAIL_count,             0
L1_ST_CACHE_AVAIL_pct,         -nan
L1_ST_CACHE_AVAIL_total_count,             0
L1_ST_CACHE_AVAIL_total_pct,         -nan
L1_ST_CACHE_AVAIL_sum_count,             0
L1_ST_CACHE_AVAIL_sum_pct,         -nan
L1_ST_CACHE_AVAIL_sum_total_count,             0
L1_ST_CACHE_AVAIL_sum_total_pct,         -nan
L1_ST_CACHE_AVAIL_mean,         -nan
L1_ST_CACHE_AVAIL_stddev,         -nan
L1_ST_CACHE_AVAIL_total_mean,         -nan
L1_ST_CACHE_AVAIL_total_stddev,         -nan

MEM_LD_BANK_BLOCK_count,             0
MEM_LD_BANK_BLOCK_pct,         -nan
MEM_LD_BANK_BLOCK_total_count,             0
MEM_LD_BANK_BLOCK_total_pct,         -nan

MEM_LD_BANK_AVAIL_count,             0
MEM_LD_BANK_AVAIL_pct,         -nan
MEM_LD_BANK_AVAIL_total_count,             0
MEM_LD_BANK_AVAIL_total_pct,         -nan
MEM_LD_BANK_AVAIL_sum_count,             0
MEM_LD_BANK_AVAIL_sum_pct,         -nan
MEM_LD_BANK_AVAIL_sum_total_count,             0
MEM_LD_BANK_AVAIL_sum_total_pct,         -nan
MEM_LD_BANK_AVAIL_mean,         -nan
MEM_LD_BANK_AVAIL_stddev,         -nan
MEM_LD_BANK_AVAIL_total_mean,         -nan
MEM_LD_BANK_AVAIL_total_stddev,         -nan

MEM_ST_BANK_BLOCK_count,             0
MEM_ST_BANK_BLOCK_pct,         -nan
MEM_ST_BANK_BLOCK_total_count,             0
MEM_ST_BANK_BLOCK_total_pct,         -nan

MEM_ST_BANK_AVAIL_count,             0
MEM_ST_BANK_AVAIL_pct,         -nan
MEM_ST_BANK_AVAIL_total_count,             0
MEM_ST_BANK_AVAIL_total_pct,         -nan
MEM_ST_BANK_AVAIL_sum_count,             0
MEM_ST_BANK_AVAIL_sum_pct,         -nan
MEM_ST_BANK_AVAIL_sum_total_count,             0
MEM_ST_BANK_AVAIL_sum_total_pct,         -nan
MEM_ST_BANK_AVAIL_mean,         -nan
MEM_ST_BANK_AVAIL_stddev,         -nan
MEM_ST_BANK_AVAIL_total_mean,         -nan
MEM_ST_BANK_AVAIL_total_stddev,         -nan

MEM_PF_BANK_BLOCK_count,             0
MEM_PF_BANK_BLOCK_pct,         -nan
MEM_PF_BANK_BLOCK_total_count,             0
MEM_PF_BANK_BLOCK_total_pct,         -nan

MEM_PF_BANK_AVAIL_count,             0
MEM_PF_BANK_AVAIL_pct,         -nan
MEM_PF_BANK_AVAIL_total_count,             0
MEM_PF_BANK_AVAIL_total_pct,         -nan
MEM_PF_BANK_AVAIL_sum_count,             0
MEM_PF_BANK_AVAIL_sum_pct,         -nan
MEM_PF_BANK_AVAIL_sum_total_count,             0
MEM_PF_BANK_AVAIL_sum_total_pct,         -nan
MEM_PF_BANK_AVAIL_mean,         -nan
MEM_PF_BANK_AVAIL_stddev,         -nan
MEM_PF_BANK_AVAIL_total_mean,         -nan
MEM_PF_BANK_AVAIL_total_stddev,         -nan

L0_FILL_count,             0
L0_FILL_total_count,             0

L1_FILL_count,        449727
L1_FILL_pct,       99.999
L1_FILL_total_count,        860265
L1_FILL_total_pct,       99.999

L1_WB_FILL_count,             4
L1_WB_FILL_pct,        0.001
L1_WB_FILL_total_count,            10
L1_WB_FILL_total_pct,        0.001
L1_WB_FILL_sum_count,        449731
L1_WB_FILL_sum_pct,      100.000
L1_WB_FILL_sum_total_count,        860275
L1_WB_FILL_sum_total_pct,      100.000
L1_WB_FILL_mean,         0.00
L1_WB_FILL_stddev,         0.00
L1_WB_FILL_total_mean,         0.00
L1_WB_FILL_total_stddev,         0.00

L1_DEMAND_FILL_count,         90035
L1_DEMAND_FILL_pct,       20.020
L1_DEMAND_FILL_total_count,        260669
L1_DEMAND_FILL_total_pct,       30.301

L1_PREF_FILL_count,        359692
L1_PREF_FILL_pct,       79.980
L1_PREF_FILL_total_count,        599596
L1_PREF_FILL_total_pct,       69.699
L1_PREF_FILL_sum_count,        449727
L1_PREF_FILL_sum_pct,      100.000
L1_PREF_FILL_sum_total_count,        860265
L1_PREF_FILL_sum_total_pct,      100.000
L1_PREF_FILL_mean,         0.80
L1_PREF_FILL_stddev,         0.74
L1_PREF_FILL_total_mean,         0.70
L1_PREF_FILL_total_stddev,         0.63

MLC_FILL_count,        237513
MLC_FILL_pct,       99.997
MLC_FILL_total_count,        507785
MLC_FILL_total_pct,       99.989

MLC_WB_FILL_count,             7
MLC_WB_FILL_pct,        0.003
MLC_WB_FILL_total_count,            56
MLC_WB_FILL_total_pct,        0.011
MLC_WB_FILL_sum_count,        237520
MLC_WB_FILL_sum_pct,      100.000
MLC_WB_FILL_sum_total_count,        507841
MLC_WB_FILL_sum_total_pct,      100.000
MLC_WB_FILL_mean,         0.00
MLC_WB_FILL_stddev,         0.01
MLC_WB_FILL_total_mean,         0.00
MLC_WB_FILL_total_stddev,         0.01

MLC_DEMAND_FILL_count,        222526
MLC_DEMAND_FILL_pct,       93.690
MLC_DEMAND_FILL_total_count,        483490
MLC_DEMAND_FILL_total_pct,       95.215

MLC_PREF_FILL_count,         14987
MLC_PREF_FILL_pct,        6.310
MLC_PREF_FILL_total_count,         24295
MLC_PREF_FILL_total_pct,        4.785
MLC_PREF_FILL_sum_count,        237513
MLC_PREF_FILL_sum_pct,      100.000
MLC_PREF_FILL_sum_total_count,        507785
MLC_PREF_FILL_sum_total_pct,      100.000
MLC_PREF_FILL_mean,         0.06
MLC_PREF_FILL_stddev,         0.24
MLC_PREF_FILL_total_mean,         0.05
MLC_PREF_FILL_total_stddev,         0.21

NORESET_L1_FILL_count,        449731
NORESET_L1_FILL_total_count,        860275

NORESET_L1_FILL_NONPREF_count,         86984
NORESET_L1_FILL_NONPREF_total_count,        249904

NORESET_L1_FILL_PREF_count,        362747
NORESET_L1_FILL_PREF_total_count,        610371

NORESET_L1_EVICT_count,        449731
NORESET_L1_EVICT_total_count,        827507

NORESET_L1_EVICT_NONPREF_count,        112339
NORESET_L1_EVICT_NONPREF_total_count,        256341

NORESET_L1_EVICT_PREF_USED_count,        136632
NORESET_L1_EVICT_PREF_USED_total_count,        228468

NORESET_L1_EVICT_PREF_UNUSED_count,        200760
NORESET_L1_EVICT_PREF_UNUSED_total_count,        342698

NORESET_L1_PREF_USED_count,        132180
NORESET_L1_PREF_USED_total_count,        215747

ORACLE_OFFPATH_DC_FILL_count,             0
ORACLE_OFFPATH_DC_FILL_total_count,             0

ORACLE_OFFPATH_IC_FILL_count,             0
ORACLE_OFFPATH_IC_FILL_total_count,             0

ORACLE_OFFPATH_L1_FILL_count,             0
ORACLE_OFFPATH_L1_FILL_total_count,             0

UPDATE_EVENT_QUEUE_PROCESS_count,             0
UPDATE_EVENT_QUEUE_PROCESS_total_count,             0

INSERT_EVENT_QUEUE_PROCESS_count,             0
INSERT_EVENT_QUEUE_PROCESS_total_count,             0

ICFILL_AFTER_REDIRECT_count,             0
ICFILL_AFTER_REDIRECT_total_count,             0

EVENT_QUEUE_MATCH_ADD_REQ_count,             0
EVENT_QUEUE_MATCH_ADD_REQ_total_count,             0

DC_PREF_CACHE_INSERT_REQ_count,             0
DC_PREF_CACHE_INSERT_REQ_total_count,             0

DC_PREF_REQ_DCACHE_HIT_count,             0
DC_PREF_REQ_DCACHE_HIT_pct,         -nan
DC_PREF_REQ_DCACHE_HIT_total_count,             0
DC_PREF_REQ_DCACHE_HIT_total_pct,         -nan

DC_PREF_REQ_PREF_CACHE_HIT_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_pct,         -nan
DC_PREF_REQ_PREF_CACHE_HIT_total_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_total_pct,         -nan

DC_PREF_REQ_L1_MISS_count,             0
DC_PREF_REQ_L1_MISS_pct,         -nan
DC_PREF_REQ_L1_MISS_total_count,             0
DC_PREF_REQ_L1_MISS_total_pct,         -nan

DC_PREF_REQ_CORR_count,             0
DC_PREF_REQ_CORR_pct,         -nan
DC_PREF_REQ_CORR_total_count,             0
DC_PREF_REQ_CORR_total_pct,         -nan
DC_PREF_REQ_CORR_sum_count,             0
DC_PREF_REQ_CORR_sum_pct,         -nan
DC_PREF_REQ_CORR_sum_total_count,             0
DC_PREF_REQ_CORR_sum_total_pct,         -nan
DC_PREF_REQ_CORR_mean,         -nan
DC_PREF_REQ_CORR_stddev,         -nan
DC_PREF_REQ_CORR_total_mean,         -nan
DC_PREF_REQ_CORR_total_stddev,         -nan

DC_PREF_CACHE_INSERT_count,             0
DC_PREF_CACHE_INSERT_total_count,             0

DC_PREF_CACHE_HIT_PER_count,             0
DC_PREF_CACHE_HIT_PER_pct,        0.000
DC_PREF_CACHE_HIT_PER_total_count,             0
DC_PREF_CACHE_HIT_PER_total_pct,        0.000

DC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
DC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

DC_PREF_CACHE_HIT_count,             0
DC_PREF_CACHE_HIT_total_count,             0

DC_PREF_CACHE_HIT_OFFPATH_count,             0
DC_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_HIT_L1_MISS_count,             0
DC_PREF_HIT_L1_MISS_total_count,             0

IC_PREF_CACHE_HIT_PER_count,             0
IC_PREF_CACHE_HIT_PER_pct,        0.000
IC_PREF_CACHE_HIT_PER_total_count,             0
IC_PREF_CACHE_HIT_PER_total_pct,        0.000

IC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
IC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

IC_PREF_CACHE_HIT_count,             0
IC_PREF_CACHE_HIT_total_count,             0

IC_PREF_CACHE_HIT_OFFPATH_count,             0
IC_PREF_CACHE_HIT_OFFPATH_total_count,             0

L1_PREF_CACHE_HIT_PER_count,             0
L1_PREF_CACHE_HIT_PER_pct,        0.000
L1_PREF_CACHE_HIT_PER_total_count,             0
L1_PREF_CACHE_HIT_PER_total_pct,        0.000

L1_PREF_CACHE_HIT_PER_OFFPATH_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
L1_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

L1_PREF_CACHE_HIT_count,             0
L1_PREF_CACHE_HIT_total_count,             0

L1_PREF_CACHE_HIT_OFFPATH_count,             0
L1_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_CACHE_FILL_count,             0
DC_PREF_CACHE_FILL_total_count,             0

DC_PREF_MOVE_DC_count,             0
DC_PREF_MOVE_DC_pct,         -nan
DC_PREF_MOVE_DC_total_count,             0
DC_PREF_MOVE_DC_total_pct,         -nan

DC_PREF_MOVE_L1_count,             0
DC_PREF_MOVE_L1_pct,         -nan
DC_PREF_MOVE_L1_total_count,             0
DC_PREF_MOVE_L1_total_pct,         -nan

IC_PREF_CACHE_FILL_count,             0
IC_PREF_CACHE_FILL_total_count,             0

IC_PREF_MOVE_IC_count,             0
IC_PREF_MOVE_IC_pct,         -nan
IC_PREF_MOVE_IC_total_count,             0
IC_PREF_MOVE_IC_total_pct,         -nan

IC_PREF_MOVE_L1_count,             0
IC_PREF_MOVE_L1_pct,         -nan
IC_PREF_MOVE_L1_total_count,             0
IC_PREF_MOVE_L1_total_pct,         -nan

L1_PREF_CACHE_FILL_count,             0
L1_PREF_CACHE_FILL_total_count,             0

L1_PREF_MOVE_L1_count,             0
L1_PREF_MOVE_L1_pct,         -nan
L1_PREF_MOVE_L1_total_count,             0
L1_PREF_MOVE_L1_total_pct,         -nan

OFF_PATH_CONFIRMED_count,         74509
OFF_PATH_CONFIRMED_total_count,        148551

OFF_PATH_NO_FILL_L1_count,             0
OFF_PATH_NO_FILL_L1_total_count,             0

WB_L1_MISS_FILL_L1_count,             4
WB_L1_MISS_FILL_L1_total_count,            10

WB_MLC_MISS_FILL_MLC_count,             7
WB_MLC_MISS_FILL_MLC_total_count,            56

ICACHE_EVICT_REQ_WB_L1_count,             0
ICACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_count,             0
DCACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_NOREAD_count,             0
DCACHE_EVICT_REQ_WB_L1_NOREAD_total_count,             0

L1_FILL_SKIPPED_count,             0
L1_FILL_SKIPPED_total_count,             0

MLC_FILL_SKIPPED_count,             0
MLC_FILL_SKIPPED_total_count,             0

DCACHE_FILL_count,        236140
DCACHE_FILL_total_count,        498387

DCACHE_WB_REQ_count,          1278
DCACHE_WB_REQ_pct,        0.005
DCACHE_WB_REQ_total_count,          2395
DCACHE_WB_REQ_total_pct,        0.005

DCACHE_WB_REQ_DIRTY_count,          1278
DCACHE_WB_REQ_DIRTY_pct,      100.000
DCACHE_WB_REQ_DIRTY_total_count,          2395
DCACHE_WB_REQ_DIRTY_total_pct,      100.000

DCACHE_WB_REQ_NODIRTY_count,             0
DCACHE_WB_REQ_NODIRTY_pct,        0.000
DCACHE_WB_REQ_NODIRTY_total_count,             0
DCACHE_WB_REQ_NODIRTY_total_pct,        0.000
DCACHE_WB_REQ_NODIRTY_sum_count,          1278
DCACHE_WB_REQ_NODIRTY_sum_pct,      100.000
DCACHE_WB_REQ_NODIRTY_sum_total_count,          2395
DCACHE_WB_REQ_NODIRTY_sum_total_pct,      100.000
DCACHE_WB_REQ_NODIRTY_mean,         0.00
DCACHE_WB_REQ_NODIRTY_stddev,         0.00
DCACHE_WB_REQ_NODIRTY_total_mean,         0.00
DCACHE_WB_REQ_NODIRTY_total_stddev,         0.00

ICACHE_FILL_count,          1473
ICACHE_FILL_total_count,          3552

ICACHE_WB_REQ_count,             0
ICACHE_WB_REQ_pct,        0.000
ICACHE_WB_REQ_total_count,             0
ICACHE_WB_REQ_total_pct,        0.000

L1_FILL_DIRTY_count,           718
L1_FILL_DIRTY_pct,        0.002
L1_FILL_DIRTY_total_count,          1546
L1_FILL_DIRTY_total_pct,        0.002

MLC_FILL_DIRTY_count,           930
MLC_FILL_DIRTY_pct,        0.004
MLC_FILL_DIRTY_total_count,          1955
MLC_FILL_DIRTY_total_pct,        0.004

ICACHE_UNUSEFUL_CL_CYC_count,             0
ICACHE_UNUSEFUL_CL_CYC_total_count,             0

ICACHE_UNUSEFUL_CL_count,             0
ICACHE_UNUSEFUL_CL_total_count,             0

ICACHE_EVICT_MISS_ONPATH_BY_FDIP_count,             0
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_pct,         -nan

ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_mean,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_stddev,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_mean,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_stddev,         -nan

ICACHE_EVICT_MISS_BY_FDIP_ONPATH_count,             0
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_stddev,         -nan

ICACHE_EVICT_HIT_ONPATH_BY_FDIP_count,             0
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_pct,         -nan

ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_mean,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_stddev,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_mean,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_stddev,         -nan

ICACHE_EVICT_HIT_BY_FDIP_ONPATH_count,             0
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_stddev,         -nan

MEM_REQ_DENIED_NULL_count,             0
MEM_REQ_DENIED_NULL_pct,         -nan
MEM_REQ_DENIED_NULL_total_count,             0
MEM_REQ_DENIED_NULL_total_pct,         -nan

MEM_REQ_DENIED_INST_OUTOF_CS_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_pct,         -nan
MEM_REQ_DENIED_INST_OUTOF_CS_total_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_IN_CS_count,             0
MEM_REQ_DENIED_DATA_IN_CS_pct,         -nan
MEM_REQ_DENIED_DATA_IN_CS_total_count,             0
MEM_REQ_DENIED_DATA_IN_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_OUTOF_RANGE_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_stddev,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_stddev,         -nan

MEM_REQ_DENIED_count,             0
MEM_REQ_DENIED_pct,         -nan
MEM_REQ_DENIED_total_count,             0
MEM_REQ_DENIED_total_pct,         -nan

MEM_REQ_NOT_DENIED_count,             0
MEM_REQ_NOT_DENIED_pct,         -nan
MEM_REQ_NOT_DENIED_total_count,             0
MEM_REQ_NOT_DENIED_total_pct,         -nan
MEM_REQ_NOT_DENIED_sum_count,             0
MEM_REQ_NOT_DENIED_sum_pct,         -nan
MEM_REQ_NOT_DENIED_sum_total_count,             0
MEM_REQ_NOT_DENIED_sum_total_pct,         -nan
MEM_REQ_NOT_DENIED_mean,         -nan
MEM_REQ_NOT_DENIED_stddev,         -nan
MEM_REQ_NOT_DENIED_total_mean,         -nan
MEM_REQ_NOT_DENIED_total_stddev,         -nan

DEMAND_HIT_WB_STALL_count,             0
DEMAND_HIT_WB_STALL_total_count,             0

EXCLUSION_VIOLATED_OSR_count,             0
EXCLUSION_VIOLATED_OSR_pct,         -nan
EXCLUSION_VIOLATED_OSR_total_count,             0
EXCLUSION_VIOLATED_OSR_total_pct,         -nan

EXCLUSION_VIOLATED_NOTOSR_count,             0
EXCLUSION_VIOLATED_NOTOSR_pct,         -nan
EXCLUSION_VIOLATED_NOTOSR_total_count,             0
EXCLUSION_VIOLATED_NOTOSR_total_pct,         -nan

EXCLUSION_NOT_VIOLATED_count,             0
EXCLUSION_NOT_VIOLATED_pct,         -nan
EXCLUSION_NOT_VIOLATED_total_count,             0
EXCLUSION_NOT_VIOLATED_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_count,             0
EXCLUSION_NOT_VIOLATED_sum_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_total_count,             0
EXCLUSION_NOT_VIOLATED_sum_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_mean,         -nan
EXCLUSION_NOT_VIOLATED_stddev,         -nan
EXCLUSION_NOT_VIOLATED_total_mean,         -nan
EXCLUSION_NOT_VIOLATED_total_stddev,         -nan

DIRTY_WRITE_TO_ICACHE_count,             0
DIRTY_WRITE_TO_ICACHE_total_count,             0

STREAM_DC_HIT_NOSEND_count,             0
STREAM_DC_HIT_NOSEND_pct,         -nan
STREAM_DC_HIT_NOSEND_total_count,             0
STREAM_DC_HIT_NOSEND_total_pct,         -nan

STREAM_WBQDC_HIT_NOSEND_count,             0
STREAM_WBQDC_HIT_NOSEND_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_total_count,             0
STREAM_WBQDC_HIT_NOSEND_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_total_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_stddev,         -nan
STREAM_WBQDC_HIT_NOSEND_total_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_total_stddev,         -nan

STREAM_DCACHE_PREF_HIT_count,             0
STREAM_DCACHE_PREF_HIT_total_count,             0

PREF_DC_HIT_ON_INSERT_count,             0
PREF_DC_HIT_ON_INSERT_pct,         -nan
PREF_DC_HIT_ON_INSERT_total_count,             0
PREF_DC_HIT_ON_INSERT_total_pct,         -nan

PREF_L1_HIT_ON_INSERT_count,             0
PREF_L1_HIT_ON_INSERT_pct,         -nan
PREF_L1_HIT_ON_INSERT_total_count,             0
PREF_L1_HIT_ON_INSERT_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_count,             0
PREF_L1_HIT_ON_INSERT_sum_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_total_count,             0
PREF_L1_HIT_ON_INSERT_sum_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_mean,         -nan
PREF_L1_HIT_ON_INSERT_stddev,         -nan
PREF_L1_HIT_ON_INSERT_total_mean,         -nan
PREF_L1_HIT_ON_INSERT_total_stddev,         -nan

L1_NEWREQ_MATCHED_MLC_REQ_count,          1042
L1_NEWREQ_MATCHED_MLC_REQ_total_count,          1472

MLC_NEWREQ_MATCHED_L2_PREF_count,         15095
MLC_NEWREQ_MATCHED_L2_PREF_total_count,         24471

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_pct,        0.000
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_count,             1
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_pct,        0.000

NEWREQ_WB_MATCH_IGNORED_count,             0
NEWREQ_WB_MATCH_IGNORED_total_count,             0

DEMAND_MATCH_WB_NEW_DONE_FUNC_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_pct,         -nan

DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_stddev,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_stddev,         -nan

DEMAND_MATCH_WB_count,             0
DEMAND_MATCH_WB_pct,         -nan
DEMAND_MATCH_WB_total_count,             0
DEMAND_MATCH_WB_total_pct,         -nan

DEMAND_MATCH_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WBALL_IFETCH_count,             0
DEMAND_MATCH_WBALL_IFETCH_pct,         -nan
DEMAND_MATCH_WBALL_IFETCH_total_count,             0
DEMAND_MATCH_WBALL_IFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DFETCH_count,             0
DEMAND_MATCH_WBALL_DFETCH_pct,         -nan
DEMAND_MATCH_WBALL_DFETCH_total_count,             0
DEMAND_MATCH_WBALL_DFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DSTORE_count,             0
DEMAND_MATCH_WBALL_DSTORE_pct,         -nan
DEMAND_MATCH_WBALL_DSTORE_total_count,             0
DEMAND_MATCH_WBALL_DSTORE_total_pct,         -nan

DEMAND_MATCH_WBALL_IPRF_count,             0
DEMAND_MATCH_WBALL_IPRF_pct,         -nan
DEMAND_MATCH_WBALL_IPRF_total_count,             0
DEMAND_MATCH_WBALL_IPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_DPRF_count,             0
DEMAND_MATCH_WBALL_DPRF_pct,         -nan
DEMAND_MATCH_WBALL_DPRF_total_count,             0
DEMAND_MATCH_WBALL_DPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_count,             0
DEMAND_MATCH_WBALL_WB_pct,         -nan
DEMAND_MATCH_WBALL_WB_total_count,             0
DEMAND_MATCH_WBALL_WB_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_NODIRTY_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_IFETCH_count,             0
DEMAND_MATCH_WB_IFETCH_pct,         -nan
DEMAND_MATCH_WB_IFETCH_total_count,             0
DEMAND_MATCH_WB_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DFETCH_count,             0
DEMAND_MATCH_WB_DFETCH_pct,         -nan
DEMAND_MATCH_WB_DFETCH_total_count,             0
DEMAND_MATCH_WB_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DSTORE_count,             0
DEMAND_MATCH_WB_DSTORE_pct,         -nan
DEMAND_MATCH_WB_DSTORE_total_count,             0
DEMAND_MATCH_WB_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_IPRF_count,             0
DEMAND_MATCH_WB_IPRF_pct,         -nan
DEMAND_MATCH_WB_IPRF_total_count,             0
DEMAND_MATCH_WB_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_DPRF_count,             0
DEMAND_MATCH_WB_DPRF_pct,         -nan
DEMAND_MATCH_WB_DPRF_total_count,             0
DEMAND_MATCH_WB_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_WB_count,             0
DEMAND_MATCH_WB_WB_pct,         -nan
DEMAND_MATCH_WB_WB_total_count,             0
DEMAND_MATCH_WB_WB_total_pct,         -nan

DEMAND_MATCH_WB_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_ND_IFETCH_count,             0
DEMAND_MATCH_WB_ND_IFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_IFETCH_total_count,             0
DEMAND_MATCH_WB_ND_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DFETCH_count,             0
DEMAND_MATCH_WB_ND_DFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_DFETCH_total_count,             0
DEMAND_MATCH_WB_ND_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DSTORE_count,             0
DEMAND_MATCH_WB_ND_DSTORE_pct,         -nan
DEMAND_MATCH_WB_ND_DSTORE_total_count,             0
DEMAND_MATCH_WB_ND_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_ND_IPRF_count,             0
DEMAND_MATCH_WB_ND_IPRF_pct,         -nan
DEMAND_MATCH_WB_ND_IPRF_total_count,             0
DEMAND_MATCH_WB_ND_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_DPRF_count,             0
DEMAND_MATCH_WB_ND_DPRF_pct,         -nan
DEMAND_MATCH_WB_ND_DPRF_total_count,             0
DEMAND_MATCH_WB_ND_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_count,             0
DEMAND_MATCH_WB_ND_WB_pct,         -nan
DEMAND_MATCH_WB_ND_WB_total_count,             0
DEMAND_MATCH_WB_ND_WB_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_stddev,         -nan

WB_MATCH_DEMAND_count,             0
WB_MATCH_DEMAND_pct,        0.000
WB_MATCH_DEMAND_total_count,             0
WB_MATCH_DEMAND_total_pct,        0.000

WB_MATCH_PREF_count,             0
WB_MATCH_PREF_pct,        0.000
WB_MATCH_PREF_total_count,             0
WB_MATCH_PREF_total_pct,        0.000

WB_MATCH_WB_count,             0
WB_MATCH_WB_pct,        0.000
WB_MATCH_WB_total_count,             0
WB_MATCH_WB_total_pct,        0.000

WB_MATCH_WB_FILTERED_count,        752039
WB_MATCH_WB_FILTERED_pct,      100.000
WB_MATCH_WB_FILTERED_total_count,       1508073
WB_MATCH_WB_FILTERED_total_pct,      100.000
WB_MATCH_WB_FILTERED_sum_count,        752039
WB_MATCH_WB_FILTERED_sum_pct,      100.000
WB_MATCH_WB_FILTERED_sum_total_count,       1508073
WB_MATCH_WB_FILTERED_sum_total_pct,      100.000
WB_MATCH_WB_FILTERED_mean,         3.00
WB_MATCH_WB_FILTERED_stddev,         3.00
WB_MATCH_WB_FILTERED_total_mean,         3.00
WB_MATCH_WB_FILTERED_total_stddev,         3.00

WB_COMING_BACK_FROM_MEM_count,             0
WB_COMING_BACK_FROM_MEM_total_count,             0

WB_COMING_BACK_FROM_L1_count,             0
WB_COMING_BACK_FROM_L1_total_count,             0

WB_COMING_BACK_FROM_MLC_count,             0
WB_COMING_BACK_FROM_MLC_total_count,             0

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_count,            22
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_pct,        0.003
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_count,            70
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_pct,        0.004

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_count,        802314
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_pct,       99.997
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_count,       1583837
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_pct,       99.996
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_count,        802336
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_total_count,       1583907
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_stddev,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_stddev,         1.00

TOTAL_ONPATH_ICACHE_FILLS_count,             0
TOTAL_ONPATH_ICACHE_FILLS_total_count,             0

TOTAL_ONPATH_DCACHE_FILLS_count,             0
TOTAL_ONPATH_DCACHE_FILLS_total_count,             0

TOTAL_ONPATH_L1_FILLS_count,             0
TOTAL_ONPATH_L1_FILLS_total_count,             0

PER1K_ONPATH_ICACHE_FILLS_count,             0
PER1K_ONPATH_ICACHE_FILLS_pct,        0.000
PER1K_ONPATH_ICACHE_FILLS_total_count,             0
PER1K_ONPATH_ICACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_DCACHE_FILLS_count,             0
PER1K_ONPATH_DCACHE_FILLS_pct,        0.000
PER1K_ONPATH_DCACHE_FILLS_total_count,             0
PER1K_ONPATH_DCACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_L1_FILLS_count,             0
PER1K_ONPATH_L1_FILLS_pct,        0.000
PER1K_ONPATH_L1_FILLS_total_count,             0
PER1K_ONPATH_L1_FILLS_total_pct,        0.000

PER1K_L1_DEMAND_MISS_ONPATH_count,         88428
PER1K_L1_DEMAND_MISS_ONPATH_pct,        4.421
PER1K_L1_DEMAND_MISS_ONPATH_total_count,        251764
PER1K_L1_DEMAND_MISS_ONPATH_total_pct,       12.588

PER1K_L1_DEMAND_MISS_OFFPATH_count,           126
PER1K_L1_DEMAND_MISS_OFFPATH_pct,        0.006
PER1K_L1_DEMAND_MISS_OFFPATH_total_count,           400
PER1K_L1_DEMAND_MISS_OFFPATH_total_pct,        0.020

L2_IDEAL_FILL_L1_count,             0
L2_IDEAL_FILL_L1_pct,         -nan
L2_IDEAL_FILL_L1_total_count,             0
L2_IDEAL_FILL_L1_total_pct,         -nan

L2_IDEAL_MISS_L2_count,             0
L2_IDEAL_MISS_L2_pct,         -nan
L2_IDEAL_MISS_L2_total_count,             0
L2_IDEAL_MISS_L2_total_pct,         -nan
L2_IDEAL_MISS_L2_sum_count,             0
L2_IDEAL_MISS_L2_sum_pct,         -nan
L2_IDEAL_MISS_L2_sum_total_count,             0
L2_IDEAL_MISS_L2_sum_total_pct,         -nan
L2_IDEAL_MISS_L2_mean,         -nan
L2_IDEAL_MISS_L2_stddev,         -nan
L2_IDEAL_MISS_L2_total_mean,         -nan
L2_IDEAL_MISS_L2_total_stddev,         -nan

L2_IDEAL_FILL_ICACHE_count,             0
L2_IDEAL_FILL_ICACHE_pct,         -nan
L2_IDEAL_FILL_ICACHE_total_count,             0
L2_IDEAL_FILL_ICACHE_total_pct,         -nan

L2_IDEAL_MISS_ICACHE_count,             0
L2_IDEAL_MISS_ICACHE_pct,         -nan
L2_IDEAL_MISS_ICACHE_total_count,             0
L2_IDEAL_MISS_ICACHE_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_count,             0
L2_IDEAL_MISS_ICACHE_sum_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_total_count,             0
L2_IDEAL_MISS_ICACHE_sum_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_mean,         -nan
L2_IDEAL_MISS_ICACHE_stddev,         -nan
L2_IDEAL_MISS_ICACHE_total_mean,         -nan
L2_IDEAL_MISS_ICACHE_total_stddev,         -nan

HPS_MISS_DELTA__0_count,             0
HPS_MISS_DELTA__0_pct,         -nan
HPS_MISS_DELTA__0_total_count,             0
HPS_MISS_DELTA__0_total_pct,         -nan

HPS_MISS_DELTA__1_count,             0
HPS_MISS_DELTA__1_pct,         -nan
HPS_MISS_DELTA__1_total_count,             0
HPS_MISS_DELTA__1_total_pct,         -nan

HPS_MISS_DELTA__2_count,             0
HPS_MISS_DELTA__2_pct,         -nan
HPS_MISS_DELTA__2_total_count,             0
HPS_MISS_DELTA__2_total_pct,         -nan

HPS_MISS_DELTA__3_count,             0
HPS_MISS_DELTA__3_pct,         -nan
HPS_MISS_DELTA__3_total_count,             0
HPS_MISS_DELTA__3_total_pct,         -nan

HPS_MISS_DELTA__4_count,             0
HPS_MISS_DELTA__4_pct,         -nan
HPS_MISS_DELTA__4_total_count,             0
HPS_MISS_DELTA__4_total_pct,         -nan

HPS_MISS_DELTA__5_count,             0
HPS_MISS_DELTA__5_pct,         -nan
HPS_MISS_DELTA__5_total_count,             0
HPS_MISS_DELTA__5_total_pct,         -nan

HPS_MISS_DELTA__6_count,             0
HPS_MISS_DELTA__6_pct,         -nan
HPS_MISS_DELTA__6_total_count,             0
HPS_MISS_DELTA__6_total_pct,         -nan

HPS_MISS_DELTA__7_count,             0
HPS_MISS_DELTA__7_pct,         -nan
HPS_MISS_DELTA__7_total_count,             0
HPS_MISS_DELTA__7_total_pct,         -nan

HPS_MISS_DELTA__8_count,             0
HPS_MISS_DELTA__8_pct,         -nan
HPS_MISS_DELTA__8_total_count,             0
HPS_MISS_DELTA__8_total_pct,         -nan

HPS_MISS_DELTA__9_count,             0
HPS_MISS_DELTA__9_pct,         -nan
HPS_MISS_DELTA__9_total_count,             0
HPS_MISS_DELTA__9_total_pct,         -nan
HPS_MISS_DELTA__9_sum_count,             0
HPS_MISS_DELTA__9_sum_pct,         -nan
HPS_MISS_DELTA__9_sum_total_count,             0
HPS_MISS_DELTA__9_sum_total_pct,         -nan
HPS_MISS_DELTA__9_mean,         -nan
HPS_MISS_DELTA__9_stddev,         -nan
HPS_MISS_DELTA__9_total_mean,         -nan
HPS_MISS_DELTA__9_total_stddev,         -nan

HPS_HIT_DELTA__0_count,             0
HPS_HIT_DELTA__0_pct,         -nan
HPS_HIT_DELTA__0_total_count,             0
HPS_HIT_DELTA__0_total_pct,         -nan

HPS_HIT_DELTA__1_count,             0
HPS_HIT_DELTA__1_pct,         -nan
HPS_HIT_DELTA__1_total_count,             0
HPS_HIT_DELTA__1_total_pct,         -nan

HPS_HIT_DELTA__2_count,             0
HPS_HIT_DELTA__2_pct,         -nan
HPS_HIT_DELTA__2_total_count,             0
HPS_HIT_DELTA__2_total_pct,         -nan

HPS_HIT_DELTA__3_count,             0
HPS_HIT_DELTA__3_pct,         -nan
HPS_HIT_DELTA__3_total_count,             0
HPS_HIT_DELTA__3_total_pct,         -nan

HPS_HIT_DELTA__4_count,             0
HPS_HIT_DELTA__4_pct,         -nan
HPS_HIT_DELTA__4_total_count,             0
HPS_HIT_DELTA__4_total_pct,         -nan

HPS_HIT_DELTA__5_count,             0
HPS_HIT_DELTA__5_pct,         -nan
HPS_HIT_DELTA__5_total_count,             0
HPS_HIT_DELTA__5_total_pct,         -nan

HPS_HIT_DELTA__6_count,             0
HPS_HIT_DELTA__6_pct,         -nan
HPS_HIT_DELTA__6_total_count,             0
HPS_HIT_DELTA__6_total_pct,         -nan

HPS_HIT_DELTA__7_count,             0
HPS_HIT_DELTA__7_pct,         -nan
HPS_HIT_DELTA__7_total_count,             0
HPS_HIT_DELTA__7_total_pct,         -nan

HPS_HIT_DELTA__8_count,             0
HPS_HIT_DELTA__8_pct,         -nan
HPS_HIT_DELTA__8_total_count,             0
HPS_HIT_DELTA__8_total_pct,         -nan

HPS_HIT_DELTA__9_count,             0
HPS_HIT_DELTA__9_pct,         -nan
HPS_HIT_DELTA__9_total_count,             0
HPS_HIT_DELTA__9_total_pct,         -nan
HPS_HIT_DELTA__9_sum_count,             0
HPS_HIT_DELTA__9_sum_pct,         -nan
HPS_HIT_DELTA__9_sum_total_count,             0
HPS_HIT_DELTA__9_sum_total_pct,         -nan
HPS_HIT_DELTA__9_mean,         -nan
HPS_HIT_DELTA__9_stddev,         -nan
HPS_HIT_DELTA__9_total_mean,         -nan
HPS_HIT_DELTA__9_total_stddev,         -nan

DC_MISS_DELTA__0_count,             0
DC_MISS_DELTA__0_pct,         -nan
DC_MISS_DELTA__0_total_count,             0
DC_MISS_DELTA__0_total_pct,         -nan

DC_MISS_DELTA__1_count,             0
DC_MISS_DELTA__1_pct,         -nan
DC_MISS_DELTA__1_total_count,             0
DC_MISS_DELTA__1_total_pct,         -nan

DC_MISS_DELTA__2_count,             0
DC_MISS_DELTA__2_pct,         -nan
DC_MISS_DELTA__2_total_count,             0
DC_MISS_DELTA__2_total_pct,         -nan

DC_MISS_DELTA__3_count,             0
DC_MISS_DELTA__3_pct,         -nan
DC_MISS_DELTA__3_total_count,             0
DC_MISS_DELTA__3_total_pct,         -nan

DC_MISS_DELTA__4_count,             0
DC_MISS_DELTA__4_pct,         -nan
DC_MISS_DELTA__4_total_count,             0
DC_MISS_DELTA__4_total_pct,         -nan

DC_MISS_DELTA__5_count,             0
DC_MISS_DELTA__5_pct,         -nan
DC_MISS_DELTA__5_total_count,             0
DC_MISS_DELTA__5_total_pct,         -nan

DC_MISS_DELTA__6_count,             0
DC_MISS_DELTA__6_pct,         -nan
DC_MISS_DELTA__6_total_count,             0
DC_MISS_DELTA__6_total_pct,         -nan

DC_MISS_DELTA__7_count,             0
DC_MISS_DELTA__7_pct,         -nan
DC_MISS_DELTA__7_total_count,             0
DC_MISS_DELTA__7_total_pct,         -nan

DC_MISS_DELTA__8_count,             0
DC_MISS_DELTA__8_pct,         -nan
DC_MISS_DELTA__8_total_count,             0
DC_MISS_DELTA__8_total_pct,         -nan

DC_MISS_DELTA__9_count,             0
DC_MISS_DELTA__9_pct,         -nan
DC_MISS_DELTA__9_total_count,             0
DC_MISS_DELTA__9_total_pct,         -nan
DC_MISS_DELTA__9_sum_count,             0
DC_MISS_DELTA__9_sum_pct,         -nan
DC_MISS_DELTA__9_sum_total_count,             0
DC_MISS_DELTA__9_sum_total_pct,         -nan
DC_MISS_DELTA__9_mean,         -nan
DC_MISS_DELTA__9_stddev,         -nan
DC_MISS_DELTA__9_total_mean,         -nan
DC_MISS_DELTA__9_total_stddev,         -nan

ONE_MORE_SUCESS_count,             0
ONE_MORE_SUCESS_pct,         -nan
ONE_MORE_SUCESS_total_count,             0
ONE_MORE_SUCESS_total_pct,         -nan

ONE_MORE_DISCARDED_L0CACHE_count,             0
ONE_MORE_DISCARDED_L0CACHE_pct,         -nan
ONE_MORE_DISCARDED_L0CACHE_total_count,             0
ONE_MORE_DISCARDED_L0CACHE_total_pct,         -nan

ONE_MORE_DISCARDED_MEM_REQ_FULL_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_stddev,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_stddev,         -nan

PREF_L1_TOTAL_SENT_count,        359699
PREF_L1_TOTAL_SENT_total_count,        599603

PREF_L1_TOTAL_USED_count,        132180
PREF_L1_TOTAL_USED_pct,       36.748
PREF_L1_TOTAL_USED_total_count,        215747
PREF_L1_TOTAL_USED_total_pct,       47.676

PREF_L1_TOTAL_PARTIAL_USED_count,         14986
PREF_L1_TOTAL_PARTIAL_USED_pct,        4.166
PREF_L1_TOTAL_PARTIAL_USED_total_count,         24250
PREF_L1_TOTAL_PARTIAL_USED_total_pct,        5.359

PREF_L1_TOTAL_NOT_USED_count,        212526
PREF_L1_TOTAL_NOT_USED_pct,       59.086
PREF_L1_TOTAL_NOT_USED_total_count,        212526
PREF_L1_TOTAL_NOT_USED_total_pct,       46.965

PREF_L1_TOTAL_DROPPED_count,             0
PREF_L1_TOTAL_DROPPED_pct,        0.000
PREF_L1_TOTAL_DROPPED_total_count,             0
PREF_L1_TOTAL_DROPPED_total_pct,        0.000
PREF_L1_TOTAL_DROPPED_sum_count,        359692
PREF_L1_TOTAL_DROPPED_sum_pct,      100.000
PREF_L1_TOTAL_DROPPED_sum_total_count,        452523
PREF_L1_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_L1_TOTAL_DROPPED_mean,         1.22
PREF_L1_TOTAL_DROPPED_stddev,         0.60
PREF_L1_TOTAL_DROPPED_total_mean,         0.99
PREF_L1_TOTAL_DROPPED_total_stddev,         0.69

PREF_MLC_TOTAL_SENT_count,             0
PREF_MLC_TOTAL_SENT_total_count,             0

PREF_MLC_TOTAL_USED_count,           417
PREF_MLC_TOTAL_USED_pct,        2.707
PREF_MLC_TOTAL_USED_total_count,           606
PREF_MLC_TOTAL_USED_total_pct,        2.434

PREF_MLC_TOTAL_PARTIAL_USED_count,         14987
PREF_MLC_TOTAL_PARTIAL_USED_pct,       97.293
PREF_MLC_TOTAL_PARTIAL_USED_total_count,         24295
PREF_MLC_TOTAL_PARTIAL_USED_total_pct,       97.566

PREF_MLC_TOTAL_NOT_USED_count,             0
PREF_MLC_TOTAL_NOT_USED_pct,        0.000
PREF_MLC_TOTAL_NOT_USED_total_count,             0
PREF_MLC_TOTAL_NOT_USED_total_pct,        0.000

PREF_MLC_TOTAL_DROPPED_count,             0
PREF_MLC_TOTAL_DROPPED_pct,        0.000
PREF_MLC_TOTAL_DROPPED_total_count,             0
PREF_MLC_TOTAL_DROPPED_total_pct,        0.000
PREF_MLC_TOTAL_DROPPED_sum_count,         15404
PREF_MLC_TOTAL_DROPPED_sum_pct,      100.000
PREF_MLC_TOTAL_DROPPED_sum_total_count,         24901
PREF_MLC_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_MLC_TOTAL_DROPPED_mean,         0.97
PREF_MLC_TOTAL_DROPPED_stddev,         0.03
PREF_MLC_TOTAL_DROPPED_total_mean,         0.98
PREF_MLC_TOTAL_DROPPED_total_stddev,         0.02

CORE_MLC_PREF_REQ_MISS_count,             0
CORE_MLC_PREF_REQ_MISS_pct,        0.000
CORE_MLC_PREF_REQ_MISS_total_count,             0
CORE_MLC_PREF_REQ_MISS_total_pct,        0.000

CORE_MLC_DEMAND_MISS_count,        219251
CORE_MLC_DEMAND_MISS_pct,       98.526
CORE_MLC_DEMAND_MISS_total_count,        472140
CORE_MLC_DEMAND_MISS_total_pct,       97.641

CORE_MLC_WB_MISS_count,          3279
CORE_MLC_WB_MISS_pct,        1.474
CORE_MLC_WB_MISS_total_count,         11406
CORE_MLC_WB_MISS_total_pct,        2.359
CORE_MLC_WB_MISS_sum_count,        222530
CORE_MLC_WB_MISS_sum_pct,      100.000
CORE_MLC_WB_MISS_sum_total_count,        483546
CORE_MLC_WB_MISS_sum_total_pct,      100.000
CORE_MLC_WB_MISS_mean,         1.01
CORE_MLC_WB_MISS_stddev,         0.17
CORE_MLC_WB_MISS_total_mean,         1.02
CORE_MLC_WB_MISS_total_stddev,         0.22

CORE_MLC_PREF_REQ_HIT_count,             0
CORE_MLC_PREF_REQ_HIT_pct,        0.000
CORE_MLC_PREF_REQ_HIT_total_count,             0
CORE_MLC_PREF_REQ_HIT_total_pct,        0.000

CORE_MLC_DEMAND_HIT_count,          1916
CORE_MLC_DEMAND_HIT_pct,       28.053
CORE_MLC_DEMAND_HIT_total_count,          2611
CORE_MLC_DEMAND_HIT_total_pct,       16.092

CORE_MLC_WB_HIT_count,          4914
CORE_MLC_WB_HIT_pct,       71.947
CORE_MLC_WB_HIT_total_count,         13614
CORE_MLC_WB_HIT_total_pct,       83.908
CORE_MLC_WB_HIT_sum_count,          6830
CORE_MLC_WB_HIT_sum_pct,      100.000
CORE_MLC_WB_HIT_sum_total_count,         16225
CORE_MLC_WB_HIT_sum_total_pct,      100.000
CORE_MLC_WB_HIT_mean,         1.72
CORE_MLC_WB_HIT_stddev,         1.53
CORE_MLC_WB_HIT_total_mean,         1.84
CORE_MLC_WB_HIT_total_stddev,         1.72

CORE_MLC_HIT_count,          1916
CORE_MLC_HIT_pct,        0.866
CORE_MLC_HIT_total_count,          2611
CORE_MLC_HIT_total_pct,        0.550

CORE_MLC_MISS_count,        219251
CORE_MLC_MISS_pct,       99.134
CORE_MLC_MISS_total_count,        472140
CORE_MLC_MISS_total_pct,       99.450
CORE_MLC_MISS_sum_count,        221167
CORE_MLC_MISS_sum_pct,      100.000
CORE_MLC_MISS_sum_total_count,        474751
CORE_MLC_MISS_sum_total_pct,      100.000
CORE_MLC_MISS_mean,         0.99
CORE_MLC_MISS_stddev,         0.99
CORE_MLC_MISS_total_mean,         0.99
CORE_MLC_MISS_total_stddev,         0.99

CORE_MLC_FILL_count,        237513
CORE_MLC_FILL_pct,       99.997
CORE_MLC_FILL_total_count,        507785
CORE_MLC_FILL_total_pct,       99.989

CORE_MLC_WB_FILL_count,             7
CORE_MLC_WB_FILL_pct,        0.003
CORE_MLC_WB_FILL_total_count,            56
CORE_MLC_WB_FILL_total_pct,        0.011
CORE_MLC_WB_FILL_sum_count,        237520
CORE_MLC_WB_FILL_sum_pct,      100.000
CORE_MLC_WB_FILL_sum_total_count,        507841
CORE_MLC_WB_FILL_sum_total_pct,      100.000
CORE_MLC_WB_FILL_mean,         0.00
CORE_MLC_WB_FILL_stddev,         0.01
CORE_MLC_WB_FILL_total_mean,         0.00
CORE_MLC_WB_FILL_total_stddev,         0.01

CORE_MLC_DEMAND_FILL_count,        222526
CORE_MLC_DEMAND_FILL_pct,       93.690
CORE_MLC_DEMAND_FILL_total_count,        483490
CORE_MLC_DEMAND_FILL_total_pct,       95.215

CORE_MLC_PREF_FILL_count,         14987
CORE_MLC_PREF_FILL_pct,        6.310
CORE_MLC_PREF_FILL_total_count,         24295
CORE_MLC_PREF_FILL_total_pct,        4.785
CORE_MLC_PREF_FILL_sum_count,        237513
CORE_MLC_PREF_FILL_sum_pct,      100.000
CORE_MLC_PREF_FILL_sum_total_count,        507785
CORE_MLC_PREF_FILL_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_mean,         0.06
CORE_MLC_PREF_FILL_stddev,         0.24
CORE_MLC_PREF_FILL_total_mean,         0.05
CORE_MLC_PREF_FILL_total_stddev,         0.21

CORE_MLC_PREF_FILL_USED_count,           417
CORE_MLC_PREF_FILL_USED_pct,        2.707
CORE_MLC_PREF_FILL_USED_total_count,           606
CORE_MLC_PREF_FILL_USED_total_pct,        2.434

CORE_MLC_PREF_FILL_PARTIAL_USED_count,         14987
CORE_MLC_PREF_FILL_PARTIAL_USED_pct,       97.293
CORE_MLC_PREF_FILL_PARTIAL_USED_total_count,         24295
CORE_MLC_PREF_FILL_PARTIAL_USED_total_pct,       97.566

CORE_MLC_PREF_FILL_NOT_USED_count,             0
CORE_MLC_PREF_FILL_NOT_USED_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_total_count,             0
CORE_MLC_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_sum_count,         15404
CORE_MLC_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_sum_total_count,         24901
CORE_MLC_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_mean,         0.97
CORE_MLC_PREF_FILL_NOT_USED_stddev,         0.03
CORE_MLC_PREF_FILL_NOT_USED_total_mean,         0.98
CORE_MLC_PREF_FILL_NOT_USED_total_stddev,         0.02

CORE_L1_PREF_REQ_MISS_count,        359699
CORE_L1_PREF_REQ_MISS_pct,       79.980
CORE_L1_PREF_REQ_MISS_total_count,        599603
CORE_L1_PREF_REQ_MISS_total_pct,       69.698

CORE_L1_DEMAND_MISS_count,         86977
CORE_L1_DEMAND_MISS_pct,       19.340
CORE_L1_DEMAND_MISS_total_count,        249894
CORE_L1_DEMAND_MISS_total_pct,       29.048

CORE_L1_WB_MISS_count,          3059
CORE_L1_WB_MISS_pct,        0.680
CORE_L1_WB_MISS_total_count,         10785
CORE_L1_WB_MISS_total_pct,        1.254
CORE_L1_WB_MISS_sum_count,        449735
CORE_L1_WB_MISS_sum_pct,      100.000
CORE_L1_WB_MISS_sum_total_count,        860282
CORE_L1_WB_MISS_sum_total_pct,      100.000
CORE_L1_WB_MISS_mean,         0.21
CORE_L1_WB_MISS_stddev,         0.38
CORE_L1_WB_MISS_total_mean,         0.32
CORE_L1_WB_MISS_total_stddev,         0.42

CORE_L1_PREF_REQ_HIT_count,          2542
CORE_L1_PREF_REQ_HIT_pct,        1.870
CORE_L1_PREF_REQ_HIT_total_count,         12193
CORE_L1_PREF_REQ_HIT_total_pct,        5.146

CORE_L1_DEMAND_HIT_count,        132442
CORE_L1_DEMAND_HIT_pct,       97.413
CORE_L1_DEMAND_HIT_total_count,        222508
CORE_L1_DEMAND_HIT_total_pct,       93.901

CORE_L1_WB_HIT_count,           975
CORE_L1_WB_HIT_pct,        0.717
CORE_L1_WB_HIT_total_count,          2258
CORE_L1_WB_HIT_total_pct,        0.953
CORE_L1_WB_HIT_sum_count,        135959
CORE_L1_WB_HIT_sum_pct,      100.000
CORE_L1_WB_HIT_sum_total_count,        236959
CORE_L1_WB_HIT_sum_total_pct,      100.000
CORE_L1_WB_HIT_mean,         0.99
CORE_L1_WB_HIT_stddev,         0.12
CORE_L1_WB_HIT_total_mean,         0.96
CORE_L1_WB_HIT_total_stddev,         0.14

CORE_L1_HIT_count,        132443
CORE_L1_HIT_pct,       59.930
CORE_L1_HIT_total_count,        222553
CORE_L1_HIT_total_pct,       46.881

CORE_L1_MISS_count,         88554
CORE_L1_MISS_pct,       40.070
CORE_L1_MISS_total_count,        252164
CORE_L1_MISS_total_pct,       53.119
CORE_L1_MISS_sum_count,        220997
CORE_L1_MISS_sum_pct,      100.000
CORE_L1_MISS_sum_total_count,        474717
CORE_L1_MISS_sum_total_pct,      100.000
CORE_L1_MISS_mean,         0.40
CORE_L1_MISS_stddev,         0.46
CORE_L1_MISS_total_mean,         0.53
CORE_L1_MISS_total_stddev,         0.52

CORE_L1_FILL_count,        449727
CORE_L1_FILL_pct,       99.999
CORE_L1_FILL_total_count,        860265
CORE_L1_FILL_total_pct,       99.999

CORE_L1_WB_FILL_count,             4
CORE_L1_WB_FILL_pct,        0.001
CORE_L1_WB_FILL_total_count,            10
CORE_L1_WB_FILL_total_pct,        0.001
CORE_L1_WB_FILL_sum_count,        449731
CORE_L1_WB_FILL_sum_pct,      100.000
CORE_L1_WB_FILL_sum_total_count,        860275
CORE_L1_WB_FILL_sum_total_pct,      100.000
CORE_L1_WB_FILL_mean,         0.00
CORE_L1_WB_FILL_stddev,         0.00
CORE_L1_WB_FILL_total_mean,         0.00
CORE_L1_WB_FILL_total_stddev,         0.00

CORE_L1_DEMAND_FILL_count,         90035
CORE_L1_DEMAND_FILL_pct,       20.020
CORE_L1_DEMAND_FILL_total_count,        260669
CORE_L1_DEMAND_FILL_total_pct,       30.301

CORE_L1_PREF_FILL_count,        359692
CORE_L1_PREF_FILL_pct,       79.980
CORE_L1_PREF_FILL_total_count,        599596
CORE_L1_PREF_FILL_total_pct,       69.699
CORE_L1_PREF_FILL_sum_count,        449727
CORE_L1_PREF_FILL_sum_pct,      100.000
CORE_L1_PREF_FILL_sum_total_count,        860265
CORE_L1_PREF_FILL_sum_total_pct,      100.000
CORE_L1_PREF_FILL_mean,         0.80
CORE_L1_PREF_FILL_stddev,         0.74
CORE_L1_PREF_FILL_total_mean,         0.70
CORE_L1_PREF_FILL_total_stddev,         0.63

CORE_L1_PREF_FILL_USED_count,        132180
CORE_L1_PREF_FILL_USED_pct,       36.748
CORE_L1_PREF_FILL_USED_total_count,        215747
CORE_L1_PREF_FILL_USED_total_pct,       47.676

CORE_L1_PREF_FILL_PARTIAL_USED_count,         14986
CORE_L1_PREF_FILL_PARTIAL_USED_pct,        4.166
CORE_L1_PREF_FILL_PARTIAL_USED_total_count,         24250
CORE_L1_PREF_FILL_PARTIAL_USED_total_pct,        5.359

CORE_L1_PREF_FILL_NOT_USED_count,        212526
CORE_L1_PREF_FILL_NOT_USED_pct,       59.086
CORE_L1_PREF_FILL_NOT_USED_total_count,        212526
CORE_L1_PREF_FILL_NOT_USED_total_pct,       46.965
CORE_L1_PREF_FILL_NOT_USED_sum_count,        359692
CORE_L1_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_sum_total_count,        452523
CORE_L1_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_mean,         1.22
CORE_L1_PREF_FILL_NOT_USED_stddev,         1.11
CORE_L1_PREF_FILL_NOT_USED_total_mean,         0.99
CORE_L1_PREF_FILL_NOT_USED_total_stddev,         0.97

CORE_L1_DEMAND_USED_POS0_count,             0
CORE_L1_DEMAND_USED_POS0_pct,         -nan
CORE_L1_DEMAND_USED_POS0_total_count,             0
CORE_L1_DEMAND_USED_POS0_total_pct,         -nan

CORE_L1_DEMAND_USED_POS1_count,             0
CORE_L1_DEMAND_USED_POS1_pct,         -nan
CORE_L1_DEMAND_USED_POS1_total_count,             0
CORE_L1_DEMAND_USED_POS1_total_pct,         -nan

CORE_L1_DEMAND_USED_POS2_count,             0
CORE_L1_DEMAND_USED_POS2_pct,         -nan
CORE_L1_DEMAND_USED_POS2_total_count,             0
CORE_L1_DEMAND_USED_POS2_total_pct,         -nan

CORE_L1_DEMAND_USED_POS3_count,             0
CORE_L1_DEMAND_USED_POS3_pct,         -nan
CORE_L1_DEMAND_USED_POS3_total_count,             0
CORE_L1_DEMAND_USED_POS3_total_pct,         -nan

CORE_L1_DEMAND_USED_POS4_count,             0
CORE_L1_DEMAND_USED_POS4_pct,         -nan
CORE_L1_DEMAND_USED_POS4_total_count,             0
CORE_L1_DEMAND_USED_POS4_total_pct,         -nan

CORE_L1_DEMAND_USED_POS5_count,             0
CORE_L1_DEMAND_USED_POS5_pct,         -nan
CORE_L1_DEMAND_USED_POS5_total_count,             0
CORE_L1_DEMAND_USED_POS5_total_pct,         -nan

CORE_L1_DEMAND_USED_POS6_count,             0
CORE_L1_DEMAND_USED_POS6_pct,         -nan
CORE_L1_DEMAND_USED_POS6_total_count,             0
CORE_L1_DEMAND_USED_POS6_total_pct,         -nan

CORE_L1_DEMAND_USED_POS7_count,             0
CORE_L1_DEMAND_USED_POS7_pct,         -nan
CORE_L1_DEMAND_USED_POS7_total_count,             0
CORE_L1_DEMAND_USED_POS7_total_pct,         -nan

CORE_L1_DEMAND_USED_POS8_count,             0
CORE_L1_DEMAND_USED_POS8_pct,         -nan
CORE_L1_DEMAND_USED_POS8_total_count,             0
CORE_L1_DEMAND_USED_POS8_total_pct,         -nan

CORE_L1_DEMAND_USED_POS9_count,             0
CORE_L1_DEMAND_USED_POS9_pct,         -nan
CORE_L1_DEMAND_USED_POS9_total_count,             0
CORE_L1_DEMAND_USED_POS9_total_pct,         -nan

CORE_L1_DEMAND_USED_POS10_count,             0
CORE_L1_DEMAND_USED_POS10_pct,         -nan
CORE_L1_DEMAND_USED_POS10_total_count,             0
CORE_L1_DEMAND_USED_POS10_total_pct,         -nan

CORE_L1_DEMAND_USED_POS11_count,             0
CORE_L1_DEMAND_USED_POS11_pct,         -nan
CORE_L1_DEMAND_USED_POS11_total_count,             0
CORE_L1_DEMAND_USED_POS11_total_pct,         -nan

CORE_L1_DEMAND_USED_POS12_count,             0
CORE_L1_DEMAND_USED_POS12_pct,         -nan
CORE_L1_DEMAND_USED_POS12_total_count,             0
CORE_L1_DEMAND_USED_POS12_total_pct,         -nan

CORE_L1_DEMAND_USED_POS13_count,             0
CORE_L1_DEMAND_USED_POS13_pct,         -nan
CORE_L1_DEMAND_USED_POS13_total_count,             0
CORE_L1_DEMAND_USED_POS13_total_pct,         -nan

CORE_L1_DEMAND_USED_POS14_count,             0
CORE_L1_DEMAND_USED_POS14_pct,         -nan
CORE_L1_DEMAND_USED_POS14_total_count,             0
CORE_L1_DEMAND_USED_POS14_total_pct,         -nan

CORE_L1_DEMAND_USED_POS15_count,             0
CORE_L1_DEMAND_USED_POS15_pct,         -nan
CORE_L1_DEMAND_USED_POS15_total_count,             0
CORE_L1_DEMAND_USED_POS15_total_pct,         -nan

CORE_L1_DEMAND_USED_POS16_count,             0
CORE_L1_DEMAND_USED_POS16_pct,         -nan
CORE_L1_DEMAND_USED_POS16_total_count,             0
CORE_L1_DEMAND_USED_POS16_total_pct,         -nan

CORE_L1_DEMAND_USED_POS17_count,             0
CORE_L1_DEMAND_USED_POS17_pct,         -nan
CORE_L1_DEMAND_USED_POS17_total_count,             0
CORE_L1_DEMAND_USED_POS17_total_pct,         -nan

CORE_L1_DEMAND_USED_POS18_count,             0
CORE_L1_DEMAND_USED_POS18_pct,         -nan
CORE_L1_DEMAND_USED_POS18_total_count,             0
CORE_L1_DEMAND_USED_POS18_total_pct,         -nan

CORE_L1_DEMAND_USED_POS19_count,             0
CORE_L1_DEMAND_USED_POS19_pct,         -nan
CORE_L1_DEMAND_USED_POS19_total_count,             0
CORE_L1_DEMAND_USED_POS19_total_pct,         -nan

CORE_L1_DEMAND_USED_POS20_count,             0
CORE_L1_DEMAND_USED_POS20_pct,         -nan
CORE_L1_DEMAND_USED_POS20_total_count,             0
CORE_L1_DEMAND_USED_POS20_total_pct,         -nan

CORE_L1_DEMAND_USED_POS21_count,             0
CORE_L1_DEMAND_USED_POS21_pct,         -nan
CORE_L1_DEMAND_USED_POS21_total_count,             0
CORE_L1_DEMAND_USED_POS21_total_pct,         -nan

CORE_L1_DEMAND_USED_POS22_count,             0
CORE_L1_DEMAND_USED_POS22_pct,         -nan
CORE_L1_DEMAND_USED_POS22_total_count,             0
CORE_L1_DEMAND_USED_POS22_total_pct,         -nan

CORE_L1_DEMAND_USED_POS23_count,             0
CORE_L1_DEMAND_USED_POS23_pct,         -nan
CORE_L1_DEMAND_USED_POS23_total_count,             0
CORE_L1_DEMAND_USED_POS23_total_pct,         -nan

CORE_L1_DEMAND_USED_POS24_count,             0
CORE_L1_DEMAND_USED_POS24_pct,         -nan
CORE_L1_DEMAND_USED_POS24_total_count,             0
CORE_L1_DEMAND_USED_POS24_total_pct,         -nan

CORE_L1_DEMAND_USED_POS25_count,             0
CORE_L1_DEMAND_USED_POS25_pct,         -nan
CORE_L1_DEMAND_USED_POS25_total_count,             0
CORE_L1_DEMAND_USED_POS25_total_pct,         -nan

CORE_L1_DEMAND_USED_POS26_count,             0
CORE_L1_DEMAND_USED_POS26_pct,         -nan
CORE_L1_DEMAND_USED_POS26_total_count,             0
CORE_L1_DEMAND_USED_POS26_total_pct,         -nan

CORE_L1_DEMAND_USED_POS27_count,             0
CORE_L1_DEMAND_USED_POS27_pct,         -nan
CORE_L1_DEMAND_USED_POS27_total_count,             0
CORE_L1_DEMAND_USED_POS27_total_pct,         -nan

CORE_L1_DEMAND_USED_POS28_count,             0
CORE_L1_DEMAND_USED_POS28_pct,         -nan
CORE_L1_DEMAND_USED_POS28_total_count,             0
CORE_L1_DEMAND_USED_POS28_total_pct,         -nan

CORE_L1_DEMAND_USED_POS29_count,             0
CORE_L1_DEMAND_USED_POS29_pct,         -nan
CORE_L1_DEMAND_USED_POS29_total_count,             0
CORE_L1_DEMAND_USED_POS29_total_pct,         -nan

CORE_L1_DEMAND_USED_POS30_count,             0
CORE_L1_DEMAND_USED_POS30_pct,         -nan
CORE_L1_DEMAND_USED_POS30_total_count,             0
CORE_L1_DEMAND_USED_POS30_total_pct,         -nan

CORE_L1_DEMAND_USED_POS31_count,             0
CORE_L1_DEMAND_USED_POS31_pct,         -nan
CORE_L1_DEMAND_USED_POS31_total_count,             0
CORE_L1_DEMAND_USED_POS31_total_pct,         -nan

CORE_L1_DEMAND_USED_POS32_count,             0
CORE_L1_DEMAND_USED_POS32_pct,         -nan
CORE_L1_DEMAND_USED_POS32_total_count,             0
CORE_L1_DEMAND_USED_POS32_total_pct,         -nan

CORE_L1_DEMAND_USED_POS33_count,             0
CORE_L1_DEMAND_USED_POS33_pct,         -nan
CORE_L1_DEMAND_USED_POS33_total_count,             0
CORE_L1_DEMAND_USED_POS33_total_pct,         -nan

CORE_L1_DEMAND_USED_POS34_count,             0
CORE_L1_DEMAND_USED_POS34_pct,         -nan
CORE_L1_DEMAND_USED_POS34_total_count,             0
CORE_L1_DEMAND_USED_POS34_total_pct,         -nan

CORE_L1_DEMAND_USED_POS35_count,             0
CORE_L1_DEMAND_USED_POS35_pct,         -nan
CORE_L1_DEMAND_USED_POS35_total_count,             0
CORE_L1_DEMAND_USED_POS35_total_pct,         -nan

CORE_L1_DEMAND_USED_POS36_count,             0
CORE_L1_DEMAND_USED_POS36_pct,         -nan
CORE_L1_DEMAND_USED_POS36_total_count,             0
CORE_L1_DEMAND_USED_POS36_total_pct,         -nan

CORE_L1_DEMAND_USED_POS37_count,             0
CORE_L1_DEMAND_USED_POS37_pct,         -nan
CORE_L1_DEMAND_USED_POS37_total_count,             0
CORE_L1_DEMAND_USED_POS37_total_pct,         -nan

CORE_L1_DEMAND_USED_POS38_count,             0
CORE_L1_DEMAND_USED_POS38_pct,         -nan
CORE_L1_DEMAND_USED_POS38_total_count,             0
CORE_L1_DEMAND_USED_POS38_total_pct,         -nan

CORE_L1_DEMAND_USED_POS39_count,             0
CORE_L1_DEMAND_USED_POS39_pct,         -nan
CORE_L1_DEMAND_USED_POS39_total_count,             0
CORE_L1_DEMAND_USED_POS39_total_pct,         -nan

CORE_L1_DEMAND_USED_POS40_count,             0
CORE_L1_DEMAND_USED_POS40_pct,         -nan
CORE_L1_DEMAND_USED_POS40_total_count,             0
CORE_L1_DEMAND_USED_POS40_total_pct,         -nan

CORE_L1_DEMAND_USED_POS41_count,             0
CORE_L1_DEMAND_USED_POS41_pct,         -nan
CORE_L1_DEMAND_USED_POS41_total_count,             0
CORE_L1_DEMAND_USED_POS41_total_pct,         -nan

CORE_L1_DEMAND_USED_POS42_count,             0
CORE_L1_DEMAND_USED_POS42_pct,         -nan
CORE_L1_DEMAND_USED_POS42_total_count,             0
CORE_L1_DEMAND_USED_POS42_total_pct,         -nan

CORE_L1_DEMAND_USED_POS43_count,             0
CORE_L1_DEMAND_USED_POS43_pct,         -nan
CORE_L1_DEMAND_USED_POS43_total_count,             0
CORE_L1_DEMAND_USED_POS43_total_pct,         -nan

CORE_L1_DEMAND_USED_POS44_count,             0
CORE_L1_DEMAND_USED_POS44_pct,         -nan
CORE_L1_DEMAND_USED_POS44_total_count,             0
CORE_L1_DEMAND_USED_POS44_total_pct,         -nan

CORE_L1_DEMAND_USED_POS45_count,             0
CORE_L1_DEMAND_USED_POS45_pct,         -nan
CORE_L1_DEMAND_USED_POS45_total_count,             0
CORE_L1_DEMAND_USED_POS45_total_pct,         -nan

CORE_L1_DEMAND_USED_POS46_count,             0
CORE_L1_DEMAND_USED_POS46_pct,         -nan
CORE_L1_DEMAND_USED_POS46_total_count,             0
CORE_L1_DEMAND_USED_POS46_total_pct,         -nan

CORE_L1_DEMAND_USED_POS47_count,             0
CORE_L1_DEMAND_USED_POS47_pct,         -nan
CORE_L1_DEMAND_USED_POS47_total_count,             0
CORE_L1_DEMAND_USED_POS47_total_pct,         -nan

CORE_L1_DEMAND_USED_POS48_count,             0
CORE_L1_DEMAND_USED_POS48_pct,         -nan
CORE_L1_DEMAND_USED_POS48_total_count,             0
CORE_L1_DEMAND_USED_POS48_total_pct,         -nan

CORE_L1_DEMAND_USED_POS49_count,             0
CORE_L1_DEMAND_USED_POS49_pct,         -nan
CORE_L1_DEMAND_USED_POS49_total_count,             0
CORE_L1_DEMAND_USED_POS49_total_pct,         -nan

CORE_L1_DEMAND_USED_POS50_count,             0
CORE_L1_DEMAND_USED_POS50_pct,         -nan
CORE_L1_DEMAND_USED_POS50_total_count,             0
CORE_L1_DEMAND_USED_POS50_total_pct,         -nan

CORE_L1_DEMAND_USED_POS51_count,             0
CORE_L1_DEMAND_USED_POS51_pct,         -nan
CORE_L1_DEMAND_USED_POS51_total_count,             0
CORE_L1_DEMAND_USED_POS51_total_pct,         -nan

CORE_L1_DEMAND_USED_POS52_count,             0
CORE_L1_DEMAND_USED_POS52_pct,         -nan
CORE_L1_DEMAND_USED_POS52_total_count,             0
CORE_L1_DEMAND_USED_POS52_total_pct,         -nan

CORE_L1_DEMAND_USED_POS53_count,             0
CORE_L1_DEMAND_USED_POS53_pct,         -nan
CORE_L1_DEMAND_USED_POS53_total_count,             0
CORE_L1_DEMAND_USED_POS53_total_pct,         -nan

CORE_L1_DEMAND_USED_POS54_count,             0
CORE_L1_DEMAND_USED_POS54_pct,         -nan
CORE_L1_DEMAND_USED_POS54_total_count,             0
CORE_L1_DEMAND_USED_POS54_total_pct,         -nan

CORE_L1_DEMAND_USED_POS55_count,             0
CORE_L1_DEMAND_USED_POS55_pct,         -nan
CORE_L1_DEMAND_USED_POS55_total_count,             0
CORE_L1_DEMAND_USED_POS55_total_pct,         -nan

CORE_L1_DEMAND_USED_POS56_count,             0
CORE_L1_DEMAND_USED_POS56_pct,         -nan
CORE_L1_DEMAND_USED_POS56_total_count,             0
CORE_L1_DEMAND_USED_POS56_total_pct,         -nan

CORE_L1_DEMAND_USED_POS57_count,             0
CORE_L1_DEMAND_USED_POS57_pct,         -nan
CORE_L1_DEMAND_USED_POS57_total_count,             0
CORE_L1_DEMAND_USED_POS57_total_pct,         -nan

CORE_L1_DEMAND_USED_POS58_count,             0
CORE_L1_DEMAND_USED_POS58_pct,         -nan
CORE_L1_DEMAND_USED_POS58_total_count,             0
CORE_L1_DEMAND_USED_POS58_total_pct,         -nan

CORE_L1_DEMAND_USED_POS59_count,             0
CORE_L1_DEMAND_USED_POS59_pct,         -nan
CORE_L1_DEMAND_USED_POS59_total_count,             0
CORE_L1_DEMAND_USED_POS59_total_pct,         -nan

CORE_L1_DEMAND_USED_POS60_count,             0
CORE_L1_DEMAND_USED_POS60_pct,         -nan
CORE_L1_DEMAND_USED_POS60_total_count,             0
CORE_L1_DEMAND_USED_POS60_total_pct,         -nan

CORE_L1_DEMAND_USED_POS61_count,             0
CORE_L1_DEMAND_USED_POS61_pct,         -nan
CORE_L1_DEMAND_USED_POS61_total_count,             0
CORE_L1_DEMAND_USED_POS61_total_pct,         -nan

CORE_L1_DEMAND_USED_POS62_count,             0
CORE_L1_DEMAND_USED_POS62_pct,         -nan
CORE_L1_DEMAND_USED_POS62_total_count,             0
CORE_L1_DEMAND_USED_POS62_total_pct,         -nan

CORE_L1_DEMAND_USED_POS63_count,             0
CORE_L1_DEMAND_USED_POS63_pct,         -nan
CORE_L1_DEMAND_USED_POS63_total_count,             0
CORE_L1_DEMAND_USED_POS63_total_pct,         -nan

CORE_L1_DEMAND_USED_POS64_count,             0
CORE_L1_DEMAND_USED_POS64_pct,         -nan
CORE_L1_DEMAND_USED_POS64_total_count,             0
CORE_L1_DEMAND_USED_POS64_total_pct,         -nan

CORE_L1_DEMAND_USED_POS65_count,             0
CORE_L1_DEMAND_USED_POS65_pct,         -nan
CORE_L1_DEMAND_USED_POS65_total_count,             0
CORE_L1_DEMAND_USED_POS65_total_pct,         -nan

CORE_L1_DEMAND_USED_POS66_count,             0
CORE_L1_DEMAND_USED_POS66_pct,         -nan
CORE_L1_DEMAND_USED_POS66_total_count,             0
CORE_L1_DEMAND_USED_POS66_total_pct,         -nan

CORE_L1_DEMAND_USED_POS67_count,             0
CORE_L1_DEMAND_USED_POS67_pct,         -nan
CORE_L1_DEMAND_USED_POS67_total_count,             0
CORE_L1_DEMAND_USED_POS67_total_pct,         -nan

CORE_L1_DEMAND_USED_POS68_count,             0
CORE_L1_DEMAND_USED_POS68_pct,         -nan
CORE_L1_DEMAND_USED_POS68_total_count,             0
CORE_L1_DEMAND_USED_POS68_total_pct,         -nan

CORE_L1_DEMAND_USED_POS69_count,             0
CORE_L1_DEMAND_USED_POS69_pct,         -nan
CORE_L1_DEMAND_USED_POS69_total_count,             0
CORE_L1_DEMAND_USED_POS69_total_pct,         -nan

CORE_L1_DEMAND_USED_POS70_count,             0
CORE_L1_DEMAND_USED_POS70_pct,         -nan
CORE_L1_DEMAND_USED_POS70_total_count,             0
CORE_L1_DEMAND_USED_POS70_total_pct,         -nan

CORE_L1_DEMAND_USED_POS71_count,             0
CORE_L1_DEMAND_USED_POS71_pct,         -nan
CORE_L1_DEMAND_USED_POS71_total_count,             0
CORE_L1_DEMAND_USED_POS71_total_pct,         -nan

CORE_L1_DEMAND_USED_POS72_count,             0
CORE_L1_DEMAND_USED_POS72_pct,         -nan
CORE_L1_DEMAND_USED_POS72_total_count,             0
CORE_L1_DEMAND_USED_POS72_total_pct,         -nan

CORE_L1_DEMAND_USED_POS73_count,             0
CORE_L1_DEMAND_USED_POS73_pct,         -nan
CORE_L1_DEMAND_USED_POS73_total_count,             0
CORE_L1_DEMAND_USED_POS73_total_pct,         -nan

CORE_L1_DEMAND_USED_POS74_count,             0
CORE_L1_DEMAND_USED_POS74_pct,         -nan
CORE_L1_DEMAND_USED_POS74_total_count,             0
CORE_L1_DEMAND_USED_POS74_total_pct,         -nan

CORE_L1_DEMAND_USED_POS75_count,             0
CORE_L1_DEMAND_USED_POS75_pct,         -nan
CORE_L1_DEMAND_USED_POS75_total_count,             0
CORE_L1_DEMAND_USED_POS75_total_pct,         -nan

CORE_L1_DEMAND_USED_POS76_count,             0
CORE_L1_DEMAND_USED_POS76_pct,         -nan
CORE_L1_DEMAND_USED_POS76_total_count,             0
CORE_L1_DEMAND_USED_POS76_total_pct,         -nan

CORE_L1_DEMAND_USED_POS77_count,             0
CORE_L1_DEMAND_USED_POS77_pct,         -nan
CORE_L1_DEMAND_USED_POS77_total_count,             0
CORE_L1_DEMAND_USED_POS77_total_pct,         -nan

CORE_L1_DEMAND_USED_POS78_count,             0
CORE_L1_DEMAND_USED_POS78_pct,         -nan
CORE_L1_DEMAND_USED_POS78_total_count,             0
CORE_L1_DEMAND_USED_POS78_total_pct,         -nan

CORE_L1_DEMAND_USED_POS79_count,             0
CORE_L1_DEMAND_USED_POS79_pct,         -nan
CORE_L1_DEMAND_USED_POS79_total_count,             0
CORE_L1_DEMAND_USED_POS79_total_pct,         -nan

CORE_L1_DEMAND_USED_POS80_count,             0
CORE_L1_DEMAND_USED_POS80_pct,         -nan
CORE_L1_DEMAND_USED_POS80_total_count,             0
CORE_L1_DEMAND_USED_POS80_total_pct,         -nan

CORE_L1_DEMAND_USED_POS81_count,             0
CORE_L1_DEMAND_USED_POS81_pct,         -nan
CORE_L1_DEMAND_USED_POS81_total_count,             0
CORE_L1_DEMAND_USED_POS81_total_pct,         -nan

CORE_L1_DEMAND_USED_POS82_count,             0
CORE_L1_DEMAND_USED_POS82_pct,         -nan
CORE_L1_DEMAND_USED_POS82_total_count,             0
CORE_L1_DEMAND_USED_POS82_total_pct,         -nan

CORE_L1_DEMAND_USED_POS83_count,             0
CORE_L1_DEMAND_USED_POS83_pct,         -nan
CORE_L1_DEMAND_USED_POS83_total_count,             0
CORE_L1_DEMAND_USED_POS83_total_pct,         -nan

CORE_L1_DEMAND_USED_POS84_count,             0
CORE_L1_DEMAND_USED_POS84_pct,         -nan
CORE_L1_DEMAND_USED_POS84_total_count,             0
CORE_L1_DEMAND_USED_POS84_total_pct,         -nan

CORE_L1_DEMAND_USED_POS85_count,             0
CORE_L1_DEMAND_USED_POS85_pct,         -nan
CORE_L1_DEMAND_USED_POS85_total_count,             0
CORE_L1_DEMAND_USED_POS85_total_pct,         -nan

CORE_L1_DEMAND_USED_POS86_count,             0
CORE_L1_DEMAND_USED_POS86_pct,         -nan
CORE_L1_DEMAND_USED_POS86_total_count,             0
CORE_L1_DEMAND_USED_POS86_total_pct,         -nan

CORE_L1_DEMAND_USED_POS87_count,             0
CORE_L1_DEMAND_USED_POS87_pct,         -nan
CORE_L1_DEMAND_USED_POS87_total_count,             0
CORE_L1_DEMAND_USED_POS87_total_pct,         -nan

CORE_L1_DEMAND_USED_POS88_count,             0
CORE_L1_DEMAND_USED_POS88_pct,         -nan
CORE_L1_DEMAND_USED_POS88_total_count,             0
CORE_L1_DEMAND_USED_POS88_total_pct,         -nan

CORE_L1_DEMAND_USED_POS89_count,             0
CORE_L1_DEMAND_USED_POS89_pct,         -nan
CORE_L1_DEMAND_USED_POS89_total_count,             0
CORE_L1_DEMAND_USED_POS89_total_pct,         -nan

CORE_L1_DEMAND_USED_POS90_count,             0
CORE_L1_DEMAND_USED_POS90_pct,         -nan
CORE_L1_DEMAND_USED_POS90_total_count,             0
CORE_L1_DEMAND_USED_POS90_total_pct,         -nan

CORE_L1_DEMAND_USED_POS91_count,             0
CORE_L1_DEMAND_USED_POS91_pct,         -nan
CORE_L1_DEMAND_USED_POS91_total_count,             0
CORE_L1_DEMAND_USED_POS91_total_pct,         -nan

CORE_L1_DEMAND_USED_POS92_count,             0
CORE_L1_DEMAND_USED_POS92_pct,         -nan
CORE_L1_DEMAND_USED_POS92_total_count,             0
CORE_L1_DEMAND_USED_POS92_total_pct,         -nan

CORE_L1_DEMAND_USED_POS93_count,             0
CORE_L1_DEMAND_USED_POS93_pct,         -nan
CORE_L1_DEMAND_USED_POS93_total_count,             0
CORE_L1_DEMAND_USED_POS93_total_pct,         -nan

CORE_L1_DEMAND_USED_POS94_count,             0
CORE_L1_DEMAND_USED_POS94_pct,         -nan
CORE_L1_DEMAND_USED_POS94_total_count,             0
CORE_L1_DEMAND_USED_POS94_total_pct,         -nan

CORE_L1_DEMAND_USED_POS95_count,             0
CORE_L1_DEMAND_USED_POS95_pct,         -nan
CORE_L1_DEMAND_USED_POS95_total_count,             0
CORE_L1_DEMAND_USED_POS95_total_pct,         -nan

CORE_L1_DEMAND_USED_POS96_count,             0
CORE_L1_DEMAND_USED_POS96_pct,         -nan
CORE_L1_DEMAND_USED_POS96_total_count,             0
CORE_L1_DEMAND_USED_POS96_total_pct,         -nan

CORE_L1_DEMAND_USED_POS97_count,             0
CORE_L1_DEMAND_USED_POS97_pct,         -nan
CORE_L1_DEMAND_USED_POS97_total_count,             0
CORE_L1_DEMAND_USED_POS97_total_pct,         -nan

CORE_L1_DEMAND_USED_POS98_count,             0
CORE_L1_DEMAND_USED_POS98_pct,         -nan
CORE_L1_DEMAND_USED_POS98_total_count,             0
CORE_L1_DEMAND_USED_POS98_total_pct,         -nan

CORE_L1_DEMAND_USED_POS99_count,             0
CORE_L1_DEMAND_USED_POS99_pct,         -nan
CORE_L1_DEMAND_USED_POS99_total_count,             0
CORE_L1_DEMAND_USED_POS99_total_pct,         -nan

CORE_L1_DEMAND_USED_POS100_count,             0
CORE_L1_DEMAND_USED_POS100_pct,         -nan
CORE_L1_DEMAND_USED_POS100_total_count,             0
CORE_L1_DEMAND_USED_POS100_total_pct,         -nan

CORE_L1_DEMAND_USED_POS101_count,             0
CORE_L1_DEMAND_USED_POS101_pct,         -nan
CORE_L1_DEMAND_USED_POS101_total_count,             0
CORE_L1_DEMAND_USED_POS101_total_pct,         -nan

CORE_L1_DEMAND_USED_POS102_count,             0
CORE_L1_DEMAND_USED_POS102_pct,         -nan
CORE_L1_DEMAND_USED_POS102_total_count,             0
CORE_L1_DEMAND_USED_POS102_total_pct,         -nan

CORE_L1_DEMAND_USED_POS103_count,             0
CORE_L1_DEMAND_USED_POS103_pct,         -nan
CORE_L1_DEMAND_USED_POS103_total_count,             0
CORE_L1_DEMAND_USED_POS103_total_pct,         -nan

CORE_L1_DEMAND_USED_POS104_count,             0
CORE_L1_DEMAND_USED_POS104_pct,         -nan
CORE_L1_DEMAND_USED_POS104_total_count,             0
CORE_L1_DEMAND_USED_POS104_total_pct,         -nan

CORE_L1_DEMAND_USED_POS105_count,             0
CORE_L1_DEMAND_USED_POS105_pct,         -nan
CORE_L1_DEMAND_USED_POS105_total_count,             0
CORE_L1_DEMAND_USED_POS105_total_pct,         -nan

CORE_L1_DEMAND_USED_POS106_count,             0
CORE_L1_DEMAND_USED_POS106_pct,         -nan
CORE_L1_DEMAND_USED_POS106_total_count,             0
CORE_L1_DEMAND_USED_POS106_total_pct,         -nan

CORE_L1_DEMAND_USED_POS107_count,             0
CORE_L1_DEMAND_USED_POS107_pct,         -nan
CORE_L1_DEMAND_USED_POS107_total_count,             0
CORE_L1_DEMAND_USED_POS107_total_pct,         -nan

CORE_L1_DEMAND_USED_POS108_count,             0
CORE_L1_DEMAND_USED_POS108_pct,         -nan
CORE_L1_DEMAND_USED_POS108_total_count,             0
CORE_L1_DEMAND_USED_POS108_total_pct,         -nan

CORE_L1_DEMAND_USED_POS109_count,             0
CORE_L1_DEMAND_USED_POS109_pct,         -nan
CORE_L1_DEMAND_USED_POS109_total_count,             0
CORE_L1_DEMAND_USED_POS109_total_pct,         -nan

CORE_L1_DEMAND_USED_POS110_count,             0
CORE_L1_DEMAND_USED_POS110_pct,         -nan
CORE_L1_DEMAND_USED_POS110_total_count,             0
CORE_L1_DEMAND_USED_POS110_total_pct,         -nan

CORE_L1_DEMAND_USED_POS111_count,             0
CORE_L1_DEMAND_USED_POS111_pct,         -nan
CORE_L1_DEMAND_USED_POS111_total_count,             0
CORE_L1_DEMAND_USED_POS111_total_pct,         -nan

CORE_L1_DEMAND_USED_POS112_count,             0
CORE_L1_DEMAND_USED_POS112_pct,         -nan
CORE_L1_DEMAND_USED_POS112_total_count,             0
CORE_L1_DEMAND_USED_POS112_total_pct,         -nan

CORE_L1_DEMAND_USED_POS113_count,             0
CORE_L1_DEMAND_USED_POS113_pct,         -nan
CORE_L1_DEMAND_USED_POS113_total_count,             0
CORE_L1_DEMAND_USED_POS113_total_pct,         -nan

CORE_L1_DEMAND_USED_POS114_count,             0
CORE_L1_DEMAND_USED_POS114_pct,         -nan
CORE_L1_DEMAND_USED_POS114_total_count,             0
CORE_L1_DEMAND_USED_POS114_total_pct,         -nan

CORE_L1_DEMAND_USED_POS115_count,             0
CORE_L1_DEMAND_USED_POS115_pct,         -nan
CORE_L1_DEMAND_USED_POS115_total_count,             0
CORE_L1_DEMAND_USED_POS115_total_pct,         -nan

CORE_L1_DEMAND_USED_POS116_count,             0
CORE_L1_DEMAND_USED_POS116_pct,         -nan
CORE_L1_DEMAND_USED_POS116_total_count,             0
CORE_L1_DEMAND_USED_POS116_total_pct,         -nan

CORE_L1_DEMAND_USED_POS117_count,             0
CORE_L1_DEMAND_USED_POS117_pct,         -nan
CORE_L1_DEMAND_USED_POS117_total_count,             0
CORE_L1_DEMAND_USED_POS117_total_pct,         -nan

CORE_L1_DEMAND_USED_POS118_count,             0
CORE_L1_DEMAND_USED_POS118_pct,         -nan
CORE_L1_DEMAND_USED_POS118_total_count,             0
CORE_L1_DEMAND_USED_POS118_total_pct,         -nan

CORE_L1_DEMAND_USED_POS119_count,             0
CORE_L1_DEMAND_USED_POS119_pct,         -nan
CORE_L1_DEMAND_USED_POS119_total_count,             0
CORE_L1_DEMAND_USED_POS119_total_pct,         -nan

CORE_L1_DEMAND_USED_POS120_count,             0
CORE_L1_DEMAND_USED_POS120_pct,         -nan
CORE_L1_DEMAND_USED_POS120_total_count,             0
CORE_L1_DEMAND_USED_POS120_total_pct,         -nan

CORE_L1_DEMAND_USED_POS121_count,             0
CORE_L1_DEMAND_USED_POS121_pct,         -nan
CORE_L1_DEMAND_USED_POS121_total_count,             0
CORE_L1_DEMAND_USED_POS121_total_pct,         -nan

CORE_L1_DEMAND_USED_POS122_count,             0
CORE_L1_DEMAND_USED_POS122_pct,         -nan
CORE_L1_DEMAND_USED_POS122_total_count,             0
CORE_L1_DEMAND_USED_POS122_total_pct,         -nan

CORE_L1_DEMAND_USED_POS123_count,             0
CORE_L1_DEMAND_USED_POS123_pct,         -nan
CORE_L1_DEMAND_USED_POS123_total_count,             0
CORE_L1_DEMAND_USED_POS123_total_pct,         -nan

CORE_L1_DEMAND_USED_POS124_count,             0
CORE_L1_DEMAND_USED_POS124_pct,         -nan
CORE_L1_DEMAND_USED_POS124_total_count,             0
CORE_L1_DEMAND_USED_POS124_total_pct,         -nan

CORE_L1_DEMAND_USED_POS125_count,             0
CORE_L1_DEMAND_USED_POS125_pct,         -nan
CORE_L1_DEMAND_USED_POS125_total_count,             0
CORE_L1_DEMAND_USED_POS125_total_pct,         -nan

CORE_L1_DEMAND_USED_POS126_count,             0
CORE_L1_DEMAND_USED_POS126_pct,         -nan
CORE_L1_DEMAND_USED_POS126_total_count,             0
CORE_L1_DEMAND_USED_POS126_total_pct,         -nan

CORE_L1_DEMAND_USED_POS127_count,             0
CORE_L1_DEMAND_USED_POS127_pct,         -nan
CORE_L1_DEMAND_USED_POS127_total_count,             0
CORE_L1_DEMAND_USED_POS127_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_count,             0
CORE_L1_DEMAND_USED_POS127_sum_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_total_count,             0
CORE_L1_DEMAND_USED_POS127_sum_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_mean,         -nan
CORE_L1_DEMAND_USED_POS127_stddev,         -nan
CORE_L1_DEMAND_USED_POS127_total_mean,         -nan
CORE_L1_DEMAND_USED_POS127_total_stddev,         -nan

CORE_L1_PREF_USED_POS0_count,             0
CORE_L1_PREF_USED_POS0_pct,         -nan
CORE_L1_PREF_USED_POS0_total_count,             0
CORE_L1_PREF_USED_POS0_total_pct,         -nan

CORE_L1_PREF_USED_POS1_count,             0
CORE_L1_PREF_USED_POS1_pct,         -nan
CORE_L1_PREF_USED_POS1_total_count,             0
CORE_L1_PREF_USED_POS1_total_pct,         -nan

CORE_L1_PREF_USED_POS2_count,             0
CORE_L1_PREF_USED_POS2_pct,         -nan
CORE_L1_PREF_USED_POS2_total_count,             0
CORE_L1_PREF_USED_POS2_total_pct,         -nan

CORE_L1_PREF_USED_POS3_count,             0
CORE_L1_PREF_USED_POS3_pct,         -nan
CORE_L1_PREF_USED_POS3_total_count,             0
CORE_L1_PREF_USED_POS3_total_pct,         -nan

CORE_L1_PREF_USED_POS4_count,             0
CORE_L1_PREF_USED_POS4_pct,         -nan
CORE_L1_PREF_USED_POS4_total_count,             0
CORE_L1_PREF_USED_POS4_total_pct,         -nan

CORE_L1_PREF_USED_POS5_count,             0
CORE_L1_PREF_USED_POS5_pct,         -nan
CORE_L1_PREF_USED_POS5_total_count,             0
CORE_L1_PREF_USED_POS5_total_pct,         -nan

CORE_L1_PREF_USED_POS6_count,             0
CORE_L1_PREF_USED_POS6_pct,         -nan
CORE_L1_PREF_USED_POS6_total_count,             0
CORE_L1_PREF_USED_POS6_total_pct,         -nan

CORE_L1_PREF_USED_POS7_count,             0
CORE_L1_PREF_USED_POS7_pct,         -nan
CORE_L1_PREF_USED_POS7_total_count,             0
CORE_L1_PREF_USED_POS7_total_pct,         -nan

CORE_L1_PREF_USED_POS8_count,             0
CORE_L1_PREF_USED_POS8_pct,         -nan
CORE_L1_PREF_USED_POS8_total_count,             0
CORE_L1_PREF_USED_POS8_total_pct,         -nan

CORE_L1_PREF_USED_POS9_count,             0
CORE_L1_PREF_USED_POS9_pct,         -nan
CORE_L1_PREF_USED_POS9_total_count,             0
CORE_L1_PREF_USED_POS9_total_pct,         -nan

CORE_L1_PREF_USED_POS10_count,             0
CORE_L1_PREF_USED_POS10_pct,         -nan
CORE_L1_PREF_USED_POS10_total_count,             0
CORE_L1_PREF_USED_POS10_total_pct,         -nan

CORE_L1_PREF_USED_POS11_count,             0
CORE_L1_PREF_USED_POS11_pct,         -nan
CORE_L1_PREF_USED_POS11_total_count,             0
CORE_L1_PREF_USED_POS11_total_pct,         -nan

CORE_L1_PREF_USED_POS12_count,             0
CORE_L1_PREF_USED_POS12_pct,         -nan
CORE_L1_PREF_USED_POS12_total_count,             0
CORE_L1_PREF_USED_POS12_total_pct,         -nan

CORE_L1_PREF_USED_POS13_count,             0
CORE_L1_PREF_USED_POS13_pct,         -nan
CORE_L1_PREF_USED_POS13_total_count,             0
CORE_L1_PREF_USED_POS13_total_pct,         -nan

CORE_L1_PREF_USED_POS14_count,             0
CORE_L1_PREF_USED_POS14_pct,         -nan
CORE_L1_PREF_USED_POS14_total_count,             0
CORE_L1_PREF_USED_POS14_total_pct,         -nan

CORE_L1_PREF_USED_POS15_count,             0
CORE_L1_PREF_USED_POS15_pct,         -nan
CORE_L1_PREF_USED_POS15_total_count,             0
CORE_L1_PREF_USED_POS15_total_pct,         -nan

CORE_L1_PREF_USED_POS16_count,             0
CORE_L1_PREF_USED_POS16_pct,         -nan
CORE_L1_PREF_USED_POS16_total_count,             0
CORE_L1_PREF_USED_POS16_total_pct,         -nan

CORE_L1_PREF_USED_POS17_count,             0
CORE_L1_PREF_USED_POS17_pct,         -nan
CORE_L1_PREF_USED_POS17_total_count,             0
CORE_L1_PREF_USED_POS17_total_pct,         -nan

CORE_L1_PREF_USED_POS18_count,             0
CORE_L1_PREF_USED_POS18_pct,         -nan
CORE_L1_PREF_USED_POS18_total_count,             0
CORE_L1_PREF_USED_POS18_total_pct,         -nan

CORE_L1_PREF_USED_POS19_count,             0
CORE_L1_PREF_USED_POS19_pct,         -nan
CORE_L1_PREF_USED_POS19_total_count,             0
CORE_L1_PREF_USED_POS19_total_pct,         -nan

CORE_L1_PREF_USED_POS20_count,             0
CORE_L1_PREF_USED_POS20_pct,         -nan
CORE_L1_PREF_USED_POS20_total_count,             0
CORE_L1_PREF_USED_POS20_total_pct,         -nan

CORE_L1_PREF_USED_POS21_count,             0
CORE_L1_PREF_USED_POS21_pct,         -nan
CORE_L1_PREF_USED_POS21_total_count,             0
CORE_L1_PREF_USED_POS21_total_pct,         -nan

CORE_L1_PREF_USED_POS22_count,             0
CORE_L1_PREF_USED_POS22_pct,         -nan
CORE_L1_PREF_USED_POS22_total_count,             0
CORE_L1_PREF_USED_POS22_total_pct,         -nan

CORE_L1_PREF_USED_POS23_count,             0
CORE_L1_PREF_USED_POS23_pct,         -nan
CORE_L1_PREF_USED_POS23_total_count,             0
CORE_L1_PREF_USED_POS23_total_pct,         -nan

CORE_L1_PREF_USED_POS24_count,             0
CORE_L1_PREF_USED_POS24_pct,         -nan
CORE_L1_PREF_USED_POS24_total_count,             0
CORE_L1_PREF_USED_POS24_total_pct,         -nan

CORE_L1_PREF_USED_POS25_count,             0
CORE_L1_PREF_USED_POS25_pct,         -nan
CORE_L1_PREF_USED_POS25_total_count,             0
CORE_L1_PREF_USED_POS25_total_pct,         -nan

CORE_L1_PREF_USED_POS26_count,             0
CORE_L1_PREF_USED_POS26_pct,         -nan
CORE_L1_PREF_USED_POS26_total_count,             0
CORE_L1_PREF_USED_POS26_total_pct,         -nan

CORE_L1_PREF_USED_POS27_count,             0
CORE_L1_PREF_USED_POS27_pct,         -nan
CORE_L1_PREF_USED_POS27_total_count,             0
CORE_L1_PREF_USED_POS27_total_pct,         -nan

CORE_L1_PREF_USED_POS28_count,             0
CORE_L1_PREF_USED_POS28_pct,         -nan
CORE_L1_PREF_USED_POS28_total_count,             0
CORE_L1_PREF_USED_POS28_total_pct,         -nan

CORE_L1_PREF_USED_POS29_count,             0
CORE_L1_PREF_USED_POS29_pct,         -nan
CORE_L1_PREF_USED_POS29_total_count,             0
CORE_L1_PREF_USED_POS29_total_pct,         -nan

CORE_L1_PREF_USED_POS30_count,             0
CORE_L1_PREF_USED_POS30_pct,         -nan
CORE_L1_PREF_USED_POS30_total_count,             0
CORE_L1_PREF_USED_POS30_total_pct,         -nan

CORE_L1_PREF_USED_POS31_count,             0
CORE_L1_PREF_USED_POS31_pct,         -nan
CORE_L1_PREF_USED_POS31_total_count,             0
CORE_L1_PREF_USED_POS31_total_pct,         -nan

CORE_L1_PREF_USED_POS32_count,             0
CORE_L1_PREF_USED_POS32_pct,         -nan
CORE_L1_PREF_USED_POS32_total_count,             0
CORE_L1_PREF_USED_POS32_total_pct,         -nan

CORE_L1_PREF_USED_POS33_count,             0
CORE_L1_PREF_USED_POS33_pct,         -nan
CORE_L1_PREF_USED_POS33_total_count,             0
CORE_L1_PREF_USED_POS33_total_pct,         -nan

CORE_L1_PREF_USED_POS34_count,             0
CORE_L1_PREF_USED_POS34_pct,         -nan
CORE_L1_PREF_USED_POS34_total_count,             0
CORE_L1_PREF_USED_POS34_total_pct,         -nan

CORE_L1_PREF_USED_POS35_count,             0
CORE_L1_PREF_USED_POS35_pct,         -nan
CORE_L1_PREF_USED_POS35_total_count,             0
CORE_L1_PREF_USED_POS35_total_pct,         -nan

CORE_L1_PREF_USED_POS36_count,             0
CORE_L1_PREF_USED_POS36_pct,         -nan
CORE_L1_PREF_USED_POS36_total_count,             0
CORE_L1_PREF_USED_POS36_total_pct,         -nan

CORE_L1_PREF_USED_POS37_count,             0
CORE_L1_PREF_USED_POS37_pct,         -nan
CORE_L1_PREF_USED_POS37_total_count,             0
CORE_L1_PREF_USED_POS37_total_pct,         -nan

CORE_L1_PREF_USED_POS38_count,             0
CORE_L1_PREF_USED_POS38_pct,         -nan
CORE_L1_PREF_USED_POS38_total_count,             0
CORE_L1_PREF_USED_POS38_total_pct,         -nan

CORE_L1_PREF_USED_POS39_count,             0
CORE_L1_PREF_USED_POS39_pct,         -nan
CORE_L1_PREF_USED_POS39_total_count,             0
CORE_L1_PREF_USED_POS39_total_pct,         -nan

CORE_L1_PREF_USED_POS40_count,             0
CORE_L1_PREF_USED_POS40_pct,         -nan
CORE_L1_PREF_USED_POS40_total_count,             0
CORE_L1_PREF_USED_POS40_total_pct,         -nan

CORE_L1_PREF_USED_POS41_count,             0
CORE_L1_PREF_USED_POS41_pct,         -nan
CORE_L1_PREF_USED_POS41_total_count,             0
CORE_L1_PREF_USED_POS41_total_pct,         -nan

CORE_L1_PREF_USED_POS42_count,             0
CORE_L1_PREF_USED_POS42_pct,         -nan
CORE_L1_PREF_USED_POS42_total_count,             0
CORE_L1_PREF_USED_POS42_total_pct,         -nan

CORE_L1_PREF_USED_POS43_count,             0
CORE_L1_PREF_USED_POS43_pct,         -nan
CORE_L1_PREF_USED_POS43_total_count,             0
CORE_L1_PREF_USED_POS43_total_pct,         -nan

CORE_L1_PREF_USED_POS44_count,             0
CORE_L1_PREF_USED_POS44_pct,         -nan
CORE_L1_PREF_USED_POS44_total_count,             0
CORE_L1_PREF_USED_POS44_total_pct,         -nan

CORE_L1_PREF_USED_POS45_count,             0
CORE_L1_PREF_USED_POS45_pct,         -nan
CORE_L1_PREF_USED_POS45_total_count,             0
CORE_L1_PREF_USED_POS45_total_pct,         -nan

CORE_L1_PREF_USED_POS46_count,             0
CORE_L1_PREF_USED_POS46_pct,         -nan
CORE_L1_PREF_USED_POS46_total_count,             0
CORE_L1_PREF_USED_POS46_total_pct,         -nan

CORE_L1_PREF_USED_POS47_count,             0
CORE_L1_PREF_USED_POS47_pct,         -nan
CORE_L1_PREF_USED_POS47_total_count,             0
CORE_L1_PREF_USED_POS47_total_pct,         -nan

CORE_L1_PREF_USED_POS48_count,             0
CORE_L1_PREF_USED_POS48_pct,         -nan
CORE_L1_PREF_USED_POS48_total_count,             0
CORE_L1_PREF_USED_POS48_total_pct,         -nan

CORE_L1_PREF_USED_POS49_count,             0
CORE_L1_PREF_USED_POS49_pct,         -nan
CORE_L1_PREF_USED_POS49_total_count,             0
CORE_L1_PREF_USED_POS49_total_pct,         -nan

CORE_L1_PREF_USED_POS50_count,             0
CORE_L1_PREF_USED_POS50_pct,         -nan
CORE_L1_PREF_USED_POS50_total_count,             0
CORE_L1_PREF_USED_POS50_total_pct,         -nan

CORE_L1_PREF_USED_POS51_count,             0
CORE_L1_PREF_USED_POS51_pct,         -nan
CORE_L1_PREF_USED_POS51_total_count,             0
CORE_L1_PREF_USED_POS51_total_pct,         -nan

CORE_L1_PREF_USED_POS52_count,             0
CORE_L1_PREF_USED_POS52_pct,         -nan
CORE_L1_PREF_USED_POS52_total_count,             0
CORE_L1_PREF_USED_POS52_total_pct,         -nan

CORE_L1_PREF_USED_POS53_count,             0
CORE_L1_PREF_USED_POS53_pct,         -nan
CORE_L1_PREF_USED_POS53_total_count,             0
CORE_L1_PREF_USED_POS53_total_pct,         -nan

CORE_L1_PREF_USED_POS54_count,             0
CORE_L1_PREF_USED_POS54_pct,         -nan
CORE_L1_PREF_USED_POS54_total_count,             0
CORE_L1_PREF_USED_POS54_total_pct,         -nan

CORE_L1_PREF_USED_POS55_count,             0
CORE_L1_PREF_USED_POS55_pct,         -nan
CORE_L1_PREF_USED_POS55_total_count,             0
CORE_L1_PREF_USED_POS55_total_pct,         -nan

CORE_L1_PREF_USED_POS56_count,             0
CORE_L1_PREF_USED_POS56_pct,         -nan
CORE_L1_PREF_USED_POS56_total_count,             0
CORE_L1_PREF_USED_POS56_total_pct,         -nan

CORE_L1_PREF_USED_POS57_count,             0
CORE_L1_PREF_USED_POS57_pct,         -nan
CORE_L1_PREF_USED_POS57_total_count,             0
CORE_L1_PREF_USED_POS57_total_pct,         -nan

CORE_L1_PREF_USED_POS58_count,             0
CORE_L1_PREF_USED_POS58_pct,         -nan
CORE_L1_PREF_USED_POS58_total_count,             0
CORE_L1_PREF_USED_POS58_total_pct,         -nan

CORE_L1_PREF_USED_POS59_count,             0
CORE_L1_PREF_USED_POS59_pct,         -nan
CORE_L1_PREF_USED_POS59_total_count,             0
CORE_L1_PREF_USED_POS59_total_pct,         -nan

CORE_L1_PREF_USED_POS60_count,             0
CORE_L1_PREF_USED_POS60_pct,         -nan
CORE_L1_PREF_USED_POS60_total_count,             0
CORE_L1_PREF_USED_POS60_total_pct,         -nan

CORE_L1_PREF_USED_POS61_count,             0
CORE_L1_PREF_USED_POS61_pct,         -nan
CORE_L1_PREF_USED_POS61_total_count,             0
CORE_L1_PREF_USED_POS61_total_pct,         -nan

CORE_L1_PREF_USED_POS62_count,             0
CORE_L1_PREF_USED_POS62_pct,         -nan
CORE_L1_PREF_USED_POS62_total_count,             0
CORE_L1_PREF_USED_POS62_total_pct,         -nan

CORE_L1_PREF_USED_POS63_count,             0
CORE_L1_PREF_USED_POS63_pct,         -nan
CORE_L1_PREF_USED_POS63_total_count,             0
CORE_L1_PREF_USED_POS63_total_pct,         -nan

CORE_L1_PREF_USED_POS64_count,             0
CORE_L1_PREF_USED_POS64_pct,         -nan
CORE_L1_PREF_USED_POS64_total_count,             0
CORE_L1_PREF_USED_POS64_total_pct,         -nan

CORE_L1_PREF_USED_POS65_count,             0
CORE_L1_PREF_USED_POS65_pct,         -nan
CORE_L1_PREF_USED_POS65_total_count,             0
CORE_L1_PREF_USED_POS65_total_pct,         -nan

CORE_L1_PREF_USED_POS66_count,             0
CORE_L1_PREF_USED_POS66_pct,         -nan
CORE_L1_PREF_USED_POS66_total_count,             0
CORE_L1_PREF_USED_POS66_total_pct,         -nan

CORE_L1_PREF_USED_POS67_count,             0
CORE_L1_PREF_USED_POS67_pct,         -nan
CORE_L1_PREF_USED_POS67_total_count,             0
CORE_L1_PREF_USED_POS67_total_pct,         -nan

CORE_L1_PREF_USED_POS68_count,             0
CORE_L1_PREF_USED_POS68_pct,         -nan
CORE_L1_PREF_USED_POS68_total_count,             0
CORE_L1_PREF_USED_POS68_total_pct,         -nan

CORE_L1_PREF_USED_POS69_count,             0
CORE_L1_PREF_USED_POS69_pct,         -nan
CORE_L1_PREF_USED_POS69_total_count,             0
CORE_L1_PREF_USED_POS69_total_pct,         -nan

CORE_L1_PREF_USED_POS70_count,             0
CORE_L1_PREF_USED_POS70_pct,         -nan
CORE_L1_PREF_USED_POS70_total_count,             0
CORE_L1_PREF_USED_POS70_total_pct,         -nan

CORE_L1_PREF_USED_POS71_count,             0
CORE_L1_PREF_USED_POS71_pct,         -nan
CORE_L1_PREF_USED_POS71_total_count,             0
CORE_L1_PREF_USED_POS71_total_pct,         -nan

CORE_L1_PREF_USED_POS72_count,             0
CORE_L1_PREF_USED_POS72_pct,         -nan
CORE_L1_PREF_USED_POS72_total_count,             0
CORE_L1_PREF_USED_POS72_total_pct,         -nan

CORE_L1_PREF_USED_POS73_count,             0
CORE_L1_PREF_USED_POS73_pct,         -nan
CORE_L1_PREF_USED_POS73_total_count,             0
CORE_L1_PREF_USED_POS73_total_pct,         -nan

CORE_L1_PREF_USED_POS74_count,             0
CORE_L1_PREF_USED_POS74_pct,         -nan
CORE_L1_PREF_USED_POS74_total_count,             0
CORE_L1_PREF_USED_POS74_total_pct,         -nan

CORE_L1_PREF_USED_POS75_count,             0
CORE_L1_PREF_USED_POS75_pct,         -nan
CORE_L1_PREF_USED_POS75_total_count,             0
CORE_L1_PREF_USED_POS75_total_pct,         -nan

CORE_L1_PREF_USED_POS76_count,             0
CORE_L1_PREF_USED_POS76_pct,         -nan
CORE_L1_PREF_USED_POS76_total_count,             0
CORE_L1_PREF_USED_POS76_total_pct,         -nan

CORE_L1_PREF_USED_POS77_count,             0
CORE_L1_PREF_USED_POS77_pct,         -nan
CORE_L1_PREF_USED_POS77_total_count,             0
CORE_L1_PREF_USED_POS77_total_pct,         -nan

CORE_L1_PREF_USED_POS78_count,             0
CORE_L1_PREF_USED_POS78_pct,         -nan
CORE_L1_PREF_USED_POS78_total_count,             0
CORE_L1_PREF_USED_POS78_total_pct,         -nan

CORE_L1_PREF_USED_POS79_count,             0
CORE_L1_PREF_USED_POS79_pct,         -nan
CORE_L1_PREF_USED_POS79_total_count,             0
CORE_L1_PREF_USED_POS79_total_pct,         -nan

CORE_L1_PREF_USED_POS80_count,             0
CORE_L1_PREF_USED_POS80_pct,         -nan
CORE_L1_PREF_USED_POS80_total_count,             0
CORE_L1_PREF_USED_POS80_total_pct,         -nan

CORE_L1_PREF_USED_POS81_count,             0
CORE_L1_PREF_USED_POS81_pct,         -nan
CORE_L1_PREF_USED_POS81_total_count,             0
CORE_L1_PREF_USED_POS81_total_pct,         -nan

CORE_L1_PREF_USED_POS82_count,             0
CORE_L1_PREF_USED_POS82_pct,         -nan
CORE_L1_PREF_USED_POS82_total_count,             0
CORE_L1_PREF_USED_POS82_total_pct,         -nan

CORE_L1_PREF_USED_POS83_count,             0
CORE_L1_PREF_USED_POS83_pct,         -nan
CORE_L1_PREF_USED_POS83_total_count,             0
CORE_L1_PREF_USED_POS83_total_pct,         -nan

CORE_L1_PREF_USED_POS84_count,             0
CORE_L1_PREF_USED_POS84_pct,         -nan
CORE_L1_PREF_USED_POS84_total_count,             0
CORE_L1_PREF_USED_POS84_total_pct,         -nan

CORE_L1_PREF_USED_POS85_count,             0
CORE_L1_PREF_USED_POS85_pct,         -nan
CORE_L1_PREF_USED_POS85_total_count,             0
CORE_L1_PREF_USED_POS85_total_pct,         -nan

CORE_L1_PREF_USED_POS86_count,             0
CORE_L1_PREF_USED_POS86_pct,         -nan
CORE_L1_PREF_USED_POS86_total_count,             0
CORE_L1_PREF_USED_POS86_total_pct,         -nan

CORE_L1_PREF_USED_POS87_count,             0
CORE_L1_PREF_USED_POS87_pct,         -nan
CORE_L1_PREF_USED_POS87_total_count,             0
CORE_L1_PREF_USED_POS87_total_pct,         -nan

CORE_L1_PREF_USED_POS88_count,             0
CORE_L1_PREF_USED_POS88_pct,         -nan
CORE_L1_PREF_USED_POS88_total_count,             0
CORE_L1_PREF_USED_POS88_total_pct,         -nan

CORE_L1_PREF_USED_POS89_count,             0
CORE_L1_PREF_USED_POS89_pct,         -nan
CORE_L1_PREF_USED_POS89_total_count,             0
CORE_L1_PREF_USED_POS89_total_pct,         -nan

CORE_L1_PREF_USED_POS90_count,             0
CORE_L1_PREF_USED_POS90_pct,         -nan
CORE_L1_PREF_USED_POS90_total_count,             0
CORE_L1_PREF_USED_POS90_total_pct,         -nan

CORE_L1_PREF_USED_POS91_count,             0
CORE_L1_PREF_USED_POS91_pct,         -nan
CORE_L1_PREF_USED_POS91_total_count,             0
CORE_L1_PREF_USED_POS91_total_pct,         -nan

CORE_L1_PREF_USED_POS92_count,             0
CORE_L1_PREF_USED_POS92_pct,         -nan
CORE_L1_PREF_USED_POS92_total_count,             0
CORE_L1_PREF_USED_POS92_total_pct,         -nan

CORE_L1_PREF_USED_POS93_count,             0
CORE_L1_PREF_USED_POS93_pct,         -nan
CORE_L1_PREF_USED_POS93_total_count,             0
CORE_L1_PREF_USED_POS93_total_pct,         -nan

CORE_L1_PREF_USED_POS94_count,             0
CORE_L1_PREF_USED_POS94_pct,         -nan
CORE_L1_PREF_USED_POS94_total_count,             0
CORE_L1_PREF_USED_POS94_total_pct,         -nan

CORE_L1_PREF_USED_POS95_count,             0
CORE_L1_PREF_USED_POS95_pct,         -nan
CORE_L1_PREF_USED_POS95_total_count,             0
CORE_L1_PREF_USED_POS95_total_pct,         -nan

CORE_L1_PREF_USED_POS96_count,             0
CORE_L1_PREF_USED_POS96_pct,         -nan
CORE_L1_PREF_USED_POS96_total_count,             0
CORE_L1_PREF_USED_POS96_total_pct,         -nan

CORE_L1_PREF_USED_POS97_count,             0
CORE_L1_PREF_USED_POS97_pct,         -nan
CORE_L1_PREF_USED_POS97_total_count,             0
CORE_L1_PREF_USED_POS97_total_pct,         -nan

CORE_L1_PREF_USED_POS98_count,             0
CORE_L1_PREF_USED_POS98_pct,         -nan
CORE_L1_PREF_USED_POS98_total_count,             0
CORE_L1_PREF_USED_POS98_total_pct,         -nan

CORE_L1_PREF_USED_POS99_count,             0
CORE_L1_PREF_USED_POS99_pct,         -nan
CORE_L1_PREF_USED_POS99_total_count,             0
CORE_L1_PREF_USED_POS99_total_pct,         -nan

CORE_L1_PREF_USED_POS100_count,             0
CORE_L1_PREF_USED_POS100_pct,         -nan
CORE_L1_PREF_USED_POS100_total_count,             0
CORE_L1_PREF_USED_POS100_total_pct,         -nan

CORE_L1_PREF_USED_POS101_count,             0
CORE_L1_PREF_USED_POS101_pct,         -nan
CORE_L1_PREF_USED_POS101_total_count,             0
CORE_L1_PREF_USED_POS101_total_pct,         -nan

CORE_L1_PREF_USED_POS102_count,             0
CORE_L1_PREF_USED_POS102_pct,         -nan
CORE_L1_PREF_USED_POS102_total_count,             0
CORE_L1_PREF_USED_POS102_total_pct,         -nan

CORE_L1_PREF_USED_POS103_count,             0
CORE_L1_PREF_USED_POS103_pct,         -nan
CORE_L1_PREF_USED_POS103_total_count,             0
CORE_L1_PREF_USED_POS103_total_pct,         -nan

CORE_L1_PREF_USED_POS104_count,             0
CORE_L1_PREF_USED_POS104_pct,         -nan
CORE_L1_PREF_USED_POS104_total_count,             0
CORE_L1_PREF_USED_POS104_total_pct,         -nan

CORE_L1_PREF_USED_POS105_count,             0
CORE_L1_PREF_USED_POS105_pct,         -nan
CORE_L1_PREF_USED_POS105_total_count,             0
CORE_L1_PREF_USED_POS105_total_pct,         -nan

CORE_L1_PREF_USED_POS106_count,             0
CORE_L1_PREF_USED_POS106_pct,         -nan
CORE_L1_PREF_USED_POS106_total_count,             0
CORE_L1_PREF_USED_POS106_total_pct,         -nan

CORE_L1_PREF_USED_POS107_count,             0
CORE_L1_PREF_USED_POS107_pct,         -nan
CORE_L1_PREF_USED_POS107_total_count,             0
CORE_L1_PREF_USED_POS107_total_pct,         -nan

CORE_L1_PREF_USED_POS108_count,             0
CORE_L1_PREF_USED_POS108_pct,         -nan
CORE_L1_PREF_USED_POS108_total_count,             0
CORE_L1_PREF_USED_POS108_total_pct,         -nan

CORE_L1_PREF_USED_POS109_count,             0
CORE_L1_PREF_USED_POS109_pct,         -nan
CORE_L1_PREF_USED_POS109_total_count,             0
CORE_L1_PREF_USED_POS109_total_pct,         -nan

CORE_L1_PREF_USED_POS110_count,             0
CORE_L1_PREF_USED_POS110_pct,         -nan
CORE_L1_PREF_USED_POS110_total_count,             0
CORE_L1_PREF_USED_POS110_total_pct,         -nan

CORE_L1_PREF_USED_POS111_count,             0
CORE_L1_PREF_USED_POS111_pct,         -nan
CORE_L1_PREF_USED_POS111_total_count,             0
CORE_L1_PREF_USED_POS111_total_pct,         -nan

CORE_L1_PREF_USED_POS112_count,             0
CORE_L1_PREF_USED_POS112_pct,         -nan
CORE_L1_PREF_USED_POS112_total_count,             0
CORE_L1_PREF_USED_POS112_total_pct,         -nan

CORE_L1_PREF_USED_POS113_count,             0
CORE_L1_PREF_USED_POS113_pct,         -nan
CORE_L1_PREF_USED_POS113_total_count,             0
CORE_L1_PREF_USED_POS113_total_pct,         -nan

CORE_L1_PREF_USED_POS114_count,             0
CORE_L1_PREF_USED_POS114_pct,         -nan
CORE_L1_PREF_USED_POS114_total_count,             0
CORE_L1_PREF_USED_POS114_total_pct,         -nan

CORE_L1_PREF_USED_POS115_count,             0
CORE_L1_PREF_USED_POS115_pct,         -nan
CORE_L1_PREF_USED_POS115_total_count,             0
CORE_L1_PREF_USED_POS115_total_pct,         -nan

CORE_L1_PREF_USED_POS116_count,             0
CORE_L1_PREF_USED_POS116_pct,         -nan
CORE_L1_PREF_USED_POS116_total_count,             0
CORE_L1_PREF_USED_POS116_total_pct,         -nan

CORE_L1_PREF_USED_POS117_count,             0
CORE_L1_PREF_USED_POS117_pct,         -nan
CORE_L1_PREF_USED_POS117_total_count,             0
CORE_L1_PREF_USED_POS117_total_pct,         -nan

CORE_L1_PREF_USED_POS118_count,             0
CORE_L1_PREF_USED_POS118_pct,         -nan
CORE_L1_PREF_USED_POS118_total_count,             0
CORE_L1_PREF_USED_POS118_total_pct,         -nan

CORE_L1_PREF_USED_POS119_count,             0
CORE_L1_PREF_USED_POS119_pct,         -nan
CORE_L1_PREF_USED_POS119_total_count,             0
CORE_L1_PREF_USED_POS119_total_pct,         -nan

CORE_L1_PREF_USED_POS120_count,             0
CORE_L1_PREF_USED_POS120_pct,         -nan
CORE_L1_PREF_USED_POS120_total_count,             0
CORE_L1_PREF_USED_POS120_total_pct,         -nan

CORE_L1_PREF_USED_POS121_count,             0
CORE_L1_PREF_USED_POS121_pct,         -nan
CORE_L1_PREF_USED_POS121_total_count,             0
CORE_L1_PREF_USED_POS121_total_pct,         -nan

CORE_L1_PREF_USED_POS122_count,             0
CORE_L1_PREF_USED_POS122_pct,         -nan
CORE_L1_PREF_USED_POS122_total_count,             0
CORE_L1_PREF_USED_POS122_total_pct,         -nan

CORE_L1_PREF_USED_POS123_count,             0
CORE_L1_PREF_USED_POS123_pct,         -nan
CORE_L1_PREF_USED_POS123_total_count,             0
CORE_L1_PREF_USED_POS123_total_pct,         -nan

CORE_L1_PREF_USED_POS124_count,             0
CORE_L1_PREF_USED_POS124_pct,         -nan
CORE_L1_PREF_USED_POS124_total_count,             0
CORE_L1_PREF_USED_POS124_total_pct,         -nan

CORE_L1_PREF_USED_POS125_count,             0
CORE_L1_PREF_USED_POS125_pct,         -nan
CORE_L1_PREF_USED_POS125_total_count,             0
CORE_L1_PREF_USED_POS125_total_pct,         -nan

CORE_L1_PREF_USED_POS126_count,             0
CORE_L1_PREF_USED_POS126_pct,         -nan
CORE_L1_PREF_USED_POS126_total_count,             0
CORE_L1_PREF_USED_POS126_total_pct,         -nan

CORE_L1_PREF_USED_POS127_count,             0
CORE_L1_PREF_USED_POS127_pct,         -nan
CORE_L1_PREF_USED_POS127_total_count,             0
CORE_L1_PREF_USED_POS127_total_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_count,             0
CORE_L1_PREF_USED_POS127_sum_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_total_count,             0
CORE_L1_PREF_USED_POS127_sum_total_pct,         -nan
CORE_L1_PREF_USED_POS127_mean,         -nan
CORE_L1_PREF_USED_POS127_stddev,         -nan
CORE_L1_PREF_USED_POS127_total_mean,         -nan
CORE_L1_PREF_USED_POS127_total_stddev,         -nan

CORE_TOTAL_SETS_ALL_INTERVALS_count,             0
CORE_TOTAL_SETS_ALL_INTERVALS_total_count,             0

CORE_L1_AVG_NUM_WAYS_count,             0
CORE_L1_AVG_NUM_WAYS_pct,         -nan
CORE_L1_AVG_NUM_WAYS_total_count,             0
CORE_L1_AVG_NUM_WAYS_total_pct,         -nan

L1_PARTITION_INTERVALS_count,             0
L1_PARTITION_INTERVALS_total_count,             0

NORESET_L1_PARTITION_count,             0
NORESET_L1_PARTITION_total_count,             0

L1_SHADOW_ACCESS_count,             0
L1_SHADOW_ACCESS_total_count,             0

L1_SHADOW_ACCESS_STALLING_count,             0
L1_SHADOW_ACCESS_STALLING_total_count,             0

L1_SHADOW_ACCESS_DEMAND_count,             0
L1_SHADOW_ACCESS_DEMAND_total_count,             0

L1_SHADOW_HIT_count,             0
L1_SHADOW_HIT_total_count,             0

L1_SHADOW_HIT_STALLING_count,             0
L1_SHADOW_HIT_STALLING_total_count,             0

L1_SHADOW_HIT_DEMAND_count,             0
L1_SHADOW_HIT_DEMAND_total_count,             0

L1_SHADOW_UNTIMELY_HIT_count,             0
L1_SHADOW_UNTIMELY_HIT_total_count,             0

L1_SHADOW_UNTIMELY_HIT_STALLING_count,             0
L1_SHADOW_UNTIMELY_HIT_STALLING_total_count,             0

L1_SHADOW_UNTIMELY_HIT_DEMAND_count,             0
L1_SHADOW_UNTIMELY_HIT_DEMAND_total_count,             0

L1_SHADOW_HIT_POS0_count,             0
L1_SHADOW_HIT_POS0_pct,         -nan
L1_SHADOW_HIT_POS0_total_count,             0
L1_SHADOW_HIT_POS0_total_pct,         -nan

L1_SHADOW_HIT_POS1_count,             0
L1_SHADOW_HIT_POS1_pct,         -nan
L1_SHADOW_HIT_POS1_total_count,             0
L1_SHADOW_HIT_POS1_total_pct,         -nan

L1_SHADOW_HIT_POS2_count,             0
L1_SHADOW_HIT_POS2_pct,         -nan
L1_SHADOW_HIT_POS2_total_count,             0
L1_SHADOW_HIT_POS2_total_pct,         -nan

L1_SHADOW_HIT_POS3_count,             0
L1_SHADOW_HIT_POS3_pct,         -nan
L1_SHADOW_HIT_POS3_total_count,             0
L1_SHADOW_HIT_POS3_total_pct,         -nan

L1_SHADOW_HIT_POS4_count,             0
L1_SHADOW_HIT_POS4_pct,         -nan
L1_SHADOW_HIT_POS4_total_count,             0
L1_SHADOW_HIT_POS4_total_pct,         -nan

L1_SHADOW_HIT_POS5_count,             0
L1_SHADOW_HIT_POS5_pct,         -nan
L1_SHADOW_HIT_POS5_total_count,             0
L1_SHADOW_HIT_POS5_total_pct,         -nan

L1_SHADOW_HIT_POS6_count,             0
L1_SHADOW_HIT_POS6_pct,         -nan
L1_SHADOW_HIT_POS6_total_count,             0
L1_SHADOW_HIT_POS6_total_pct,         -nan

L1_SHADOW_HIT_POS7_count,             0
L1_SHADOW_HIT_POS7_pct,         -nan
L1_SHADOW_HIT_POS7_total_count,             0
L1_SHADOW_HIT_POS7_total_pct,         -nan

L1_SHADOW_HIT_POS8_count,             0
L1_SHADOW_HIT_POS8_pct,         -nan
L1_SHADOW_HIT_POS8_total_count,             0
L1_SHADOW_HIT_POS8_total_pct,         -nan

L1_SHADOW_HIT_POS9_count,             0
L1_SHADOW_HIT_POS9_pct,         -nan
L1_SHADOW_HIT_POS9_total_count,             0
L1_SHADOW_HIT_POS9_total_pct,         -nan

L1_SHADOW_HIT_POS10_count,             0
L1_SHADOW_HIT_POS10_pct,         -nan
L1_SHADOW_HIT_POS10_total_count,             0
L1_SHADOW_HIT_POS10_total_pct,         -nan

L1_SHADOW_HIT_POS11_count,             0
L1_SHADOW_HIT_POS11_pct,         -nan
L1_SHADOW_HIT_POS11_total_count,             0
L1_SHADOW_HIT_POS11_total_pct,         -nan

L1_SHADOW_HIT_POS12_count,             0
L1_SHADOW_HIT_POS12_pct,         -nan
L1_SHADOW_HIT_POS12_total_count,             0
L1_SHADOW_HIT_POS12_total_pct,         -nan

L1_SHADOW_HIT_POS13_count,             0
L1_SHADOW_HIT_POS13_pct,         -nan
L1_SHADOW_HIT_POS13_total_count,             0
L1_SHADOW_HIT_POS13_total_pct,         -nan

L1_SHADOW_HIT_POS14_count,             0
L1_SHADOW_HIT_POS14_pct,         -nan
L1_SHADOW_HIT_POS14_total_count,             0
L1_SHADOW_HIT_POS14_total_pct,         -nan

L1_SHADOW_HIT_POS15_count,             0
L1_SHADOW_HIT_POS15_pct,         -nan
L1_SHADOW_HIT_POS15_total_count,             0
L1_SHADOW_HIT_POS15_total_pct,         -nan

L1_SHADOW_HIT_POS16_count,             0
L1_SHADOW_HIT_POS16_pct,         -nan
L1_SHADOW_HIT_POS16_total_count,             0
L1_SHADOW_HIT_POS16_total_pct,         -nan

L1_SHADOW_HIT_POS17_count,             0
L1_SHADOW_HIT_POS17_pct,         -nan
L1_SHADOW_HIT_POS17_total_count,             0
L1_SHADOW_HIT_POS17_total_pct,         -nan

L1_SHADOW_HIT_POS18_count,             0
L1_SHADOW_HIT_POS18_pct,         -nan
L1_SHADOW_HIT_POS18_total_count,             0
L1_SHADOW_HIT_POS18_total_pct,         -nan

L1_SHADOW_HIT_POS19_count,             0
L1_SHADOW_HIT_POS19_pct,         -nan
L1_SHADOW_HIT_POS19_total_count,             0
L1_SHADOW_HIT_POS19_total_pct,         -nan

L1_SHADOW_HIT_POS20_count,             0
L1_SHADOW_HIT_POS20_pct,         -nan
L1_SHADOW_HIT_POS20_total_count,             0
L1_SHADOW_HIT_POS20_total_pct,         -nan

L1_SHADOW_HIT_POS21_count,             0
L1_SHADOW_HIT_POS21_pct,         -nan
L1_SHADOW_HIT_POS21_total_count,             0
L1_SHADOW_HIT_POS21_total_pct,         -nan

L1_SHADOW_HIT_POS22_count,             0
L1_SHADOW_HIT_POS22_pct,         -nan
L1_SHADOW_HIT_POS22_total_count,             0
L1_SHADOW_HIT_POS22_total_pct,         -nan

L1_SHADOW_HIT_POS23_count,             0
L1_SHADOW_HIT_POS23_pct,         -nan
L1_SHADOW_HIT_POS23_total_count,             0
L1_SHADOW_HIT_POS23_total_pct,         -nan

L1_SHADOW_HIT_POS24_count,             0
L1_SHADOW_HIT_POS24_pct,         -nan
L1_SHADOW_HIT_POS24_total_count,             0
L1_SHADOW_HIT_POS24_total_pct,         -nan

L1_SHADOW_HIT_POS25_count,             0
L1_SHADOW_HIT_POS25_pct,         -nan
L1_SHADOW_HIT_POS25_total_count,             0
L1_SHADOW_HIT_POS25_total_pct,         -nan

L1_SHADOW_HIT_POS26_count,             0
L1_SHADOW_HIT_POS26_pct,         -nan
L1_SHADOW_HIT_POS26_total_count,             0
L1_SHADOW_HIT_POS26_total_pct,         -nan

L1_SHADOW_HIT_POS27_count,             0
L1_SHADOW_HIT_POS27_pct,         -nan
L1_SHADOW_HIT_POS27_total_count,             0
L1_SHADOW_HIT_POS27_total_pct,         -nan

L1_SHADOW_HIT_POS28_count,             0
L1_SHADOW_HIT_POS28_pct,         -nan
L1_SHADOW_HIT_POS28_total_count,             0
L1_SHADOW_HIT_POS28_total_pct,         -nan

L1_SHADOW_HIT_POS29_count,             0
L1_SHADOW_HIT_POS29_pct,         -nan
L1_SHADOW_HIT_POS29_total_count,             0
L1_SHADOW_HIT_POS29_total_pct,         -nan

L1_SHADOW_HIT_POS30_count,             0
L1_SHADOW_HIT_POS30_pct,         -nan
L1_SHADOW_HIT_POS30_total_count,             0
L1_SHADOW_HIT_POS30_total_pct,         -nan

L1_SHADOW_HIT_POS31_count,             0
L1_SHADOW_HIT_POS31_pct,         -nan
L1_SHADOW_HIT_POS31_total_count,             0
L1_SHADOW_HIT_POS31_total_pct,         -nan

L1_SHADOW_HIT_POS32_count,             0
L1_SHADOW_HIT_POS32_pct,         -nan
L1_SHADOW_HIT_POS32_total_count,             0
L1_SHADOW_HIT_POS32_total_pct,         -nan

L1_SHADOW_HIT_POS33_count,             0
L1_SHADOW_HIT_POS33_pct,         -nan
L1_SHADOW_HIT_POS33_total_count,             0
L1_SHADOW_HIT_POS33_total_pct,         -nan

L1_SHADOW_HIT_POS34_count,             0
L1_SHADOW_HIT_POS34_pct,         -nan
L1_SHADOW_HIT_POS34_total_count,             0
L1_SHADOW_HIT_POS34_total_pct,         -nan

L1_SHADOW_HIT_POS35_count,             0
L1_SHADOW_HIT_POS35_pct,         -nan
L1_SHADOW_HIT_POS35_total_count,             0
L1_SHADOW_HIT_POS35_total_pct,         -nan

L1_SHADOW_HIT_POS36_count,             0
L1_SHADOW_HIT_POS36_pct,         -nan
L1_SHADOW_HIT_POS36_total_count,             0
L1_SHADOW_HIT_POS36_total_pct,         -nan

L1_SHADOW_HIT_POS37_count,             0
L1_SHADOW_HIT_POS37_pct,         -nan
L1_SHADOW_HIT_POS37_total_count,             0
L1_SHADOW_HIT_POS37_total_pct,         -nan

L1_SHADOW_HIT_POS38_count,             0
L1_SHADOW_HIT_POS38_pct,         -nan
L1_SHADOW_HIT_POS38_total_count,             0
L1_SHADOW_HIT_POS38_total_pct,         -nan

L1_SHADOW_HIT_POS39_count,             0
L1_SHADOW_HIT_POS39_pct,         -nan
L1_SHADOW_HIT_POS39_total_count,             0
L1_SHADOW_HIT_POS39_total_pct,         -nan

L1_SHADOW_HIT_POS40_count,             0
L1_SHADOW_HIT_POS40_pct,         -nan
L1_SHADOW_HIT_POS40_total_count,             0
L1_SHADOW_HIT_POS40_total_pct,         -nan

L1_SHADOW_HIT_POS41_count,             0
L1_SHADOW_HIT_POS41_pct,         -nan
L1_SHADOW_HIT_POS41_total_count,             0
L1_SHADOW_HIT_POS41_total_pct,         -nan

L1_SHADOW_HIT_POS42_count,             0
L1_SHADOW_HIT_POS42_pct,         -nan
L1_SHADOW_HIT_POS42_total_count,             0
L1_SHADOW_HIT_POS42_total_pct,         -nan

L1_SHADOW_HIT_POS43_count,             0
L1_SHADOW_HIT_POS43_pct,         -nan
L1_SHADOW_HIT_POS43_total_count,             0
L1_SHADOW_HIT_POS43_total_pct,         -nan

L1_SHADOW_HIT_POS44_count,             0
L1_SHADOW_HIT_POS44_pct,         -nan
L1_SHADOW_HIT_POS44_total_count,             0
L1_SHADOW_HIT_POS44_total_pct,         -nan

L1_SHADOW_HIT_POS45_count,             0
L1_SHADOW_HIT_POS45_pct,         -nan
L1_SHADOW_HIT_POS45_total_count,             0
L1_SHADOW_HIT_POS45_total_pct,         -nan

L1_SHADOW_HIT_POS46_count,             0
L1_SHADOW_HIT_POS46_pct,         -nan
L1_SHADOW_HIT_POS46_total_count,             0
L1_SHADOW_HIT_POS46_total_pct,         -nan

L1_SHADOW_HIT_POS47_count,             0
L1_SHADOW_HIT_POS47_pct,         -nan
L1_SHADOW_HIT_POS47_total_count,             0
L1_SHADOW_HIT_POS47_total_pct,         -nan

L1_SHADOW_HIT_POS48_count,             0
L1_SHADOW_HIT_POS48_pct,         -nan
L1_SHADOW_HIT_POS48_total_count,             0
L1_SHADOW_HIT_POS48_total_pct,         -nan

L1_SHADOW_HIT_POS49_count,             0
L1_SHADOW_HIT_POS49_pct,         -nan
L1_SHADOW_HIT_POS49_total_count,             0
L1_SHADOW_HIT_POS49_total_pct,         -nan

L1_SHADOW_HIT_POS50_count,             0
L1_SHADOW_HIT_POS50_pct,         -nan
L1_SHADOW_HIT_POS50_total_count,             0
L1_SHADOW_HIT_POS50_total_pct,         -nan

L1_SHADOW_HIT_POS51_count,             0
L1_SHADOW_HIT_POS51_pct,         -nan
L1_SHADOW_HIT_POS51_total_count,             0
L1_SHADOW_HIT_POS51_total_pct,         -nan

L1_SHADOW_HIT_POS52_count,             0
L1_SHADOW_HIT_POS52_pct,         -nan
L1_SHADOW_HIT_POS52_total_count,             0
L1_SHADOW_HIT_POS52_total_pct,         -nan

L1_SHADOW_HIT_POS53_count,             0
L1_SHADOW_HIT_POS53_pct,         -nan
L1_SHADOW_HIT_POS53_total_count,             0
L1_SHADOW_HIT_POS53_total_pct,         -nan

L1_SHADOW_HIT_POS54_count,             0
L1_SHADOW_HIT_POS54_pct,         -nan
L1_SHADOW_HIT_POS54_total_count,             0
L1_SHADOW_HIT_POS54_total_pct,         -nan

L1_SHADOW_HIT_POS55_count,             0
L1_SHADOW_HIT_POS55_pct,         -nan
L1_SHADOW_HIT_POS55_total_count,             0
L1_SHADOW_HIT_POS55_total_pct,         -nan

L1_SHADOW_HIT_POS56_count,             0
L1_SHADOW_HIT_POS56_pct,         -nan
L1_SHADOW_HIT_POS56_total_count,             0
L1_SHADOW_HIT_POS56_total_pct,         -nan

L1_SHADOW_HIT_POS57_count,             0
L1_SHADOW_HIT_POS57_pct,         -nan
L1_SHADOW_HIT_POS57_total_count,             0
L1_SHADOW_HIT_POS57_total_pct,         -nan

L1_SHADOW_HIT_POS58_count,             0
L1_SHADOW_HIT_POS58_pct,         -nan
L1_SHADOW_HIT_POS58_total_count,             0
L1_SHADOW_HIT_POS58_total_pct,         -nan

L1_SHADOW_HIT_POS59_count,             0
L1_SHADOW_HIT_POS59_pct,         -nan
L1_SHADOW_HIT_POS59_total_count,             0
L1_SHADOW_HIT_POS59_total_pct,         -nan

L1_SHADOW_HIT_POS60_count,             0
L1_SHADOW_HIT_POS60_pct,         -nan
L1_SHADOW_HIT_POS60_total_count,             0
L1_SHADOW_HIT_POS60_total_pct,         -nan

L1_SHADOW_HIT_POS61_count,             0
L1_SHADOW_HIT_POS61_pct,         -nan
L1_SHADOW_HIT_POS61_total_count,             0
L1_SHADOW_HIT_POS61_total_pct,         -nan

L1_SHADOW_HIT_POS62_count,             0
L1_SHADOW_HIT_POS62_pct,         -nan
L1_SHADOW_HIT_POS62_total_count,             0
L1_SHADOW_HIT_POS62_total_pct,         -nan

L1_SHADOW_HIT_POS63_count,             0
L1_SHADOW_HIT_POS63_pct,         -nan
L1_SHADOW_HIT_POS63_total_count,             0
L1_SHADOW_HIT_POS63_total_pct,         -nan

L1_SHADOW_HIT_POS64_count,             0
L1_SHADOW_HIT_POS64_pct,         -nan
L1_SHADOW_HIT_POS64_total_count,             0
L1_SHADOW_HIT_POS64_total_pct,         -nan

L1_SHADOW_HIT_POS65_count,             0
L1_SHADOW_HIT_POS65_pct,         -nan
L1_SHADOW_HIT_POS65_total_count,             0
L1_SHADOW_HIT_POS65_total_pct,         -nan

L1_SHADOW_HIT_POS66_count,             0
L1_SHADOW_HIT_POS66_pct,         -nan
L1_SHADOW_HIT_POS66_total_count,             0
L1_SHADOW_HIT_POS66_total_pct,         -nan

L1_SHADOW_HIT_POS67_count,             0
L1_SHADOW_HIT_POS67_pct,         -nan
L1_SHADOW_HIT_POS67_total_count,             0
L1_SHADOW_HIT_POS67_total_pct,         -nan

L1_SHADOW_HIT_POS68_count,             0
L1_SHADOW_HIT_POS68_pct,         -nan
L1_SHADOW_HIT_POS68_total_count,             0
L1_SHADOW_HIT_POS68_total_pct,         -nan

L1_SHADOW_HIT_POS69_count,             0
L1_SHADOW_HIT_POS69_pct,         -nan
L1_SHADOW_HIT_POS69_total_count,             0
L1_SHADOW_HIT_POS69_total_pct,         -nan

L1_SHADOW_HIT_POS70_count,             0
L1_SHADOW_HIT_POS70_pct,         -nan
L1_SHADOW_HIT_POS70_total_count,             0
L1_SHADOW_HIT_POS70_total_pct,         -nan

L1_SHADOW_HIT_POS71_count,             0
L1_SHADOW_HIT_POS71_pct,         -nan
L1_SHADOW_HIT_POS71_total_count,             0
L1_SHADOW_HIT_POS71_total_pct,         -nan

L1_SHADOW_HIT_POS72_count,             0
L1_SHADOW_HIT_POS72_pct,         -nan
L1_SHADOW_HIT_POS72_total_count,             0
L1_SHADOW_HIT_POS72_total_pct,         -nan

L1_SHADOW_HIT_POS73_count,             0
L1_SHADOW_HIT_POS73_pct,         -nan
L1_SHADOW_HIT_POS73_total_count,             0
L1_SHADOW_HIT_POS73_total_pct,         -nan

L1_SHADOW_HIT_POS74_count,             0
L1_SHADOW_HIT_POS74_pct,         -nan
L1_SHADOW_HIT_POS74_total_count,             0
L1_SHADOW_HIT_POS74_total_pct,         -nan

L1_SHADOW_HIT_POS75_count,             0
L1_SHADOW_HIT_POS75_pct,         -nan
L1_SHADOW_HIT_POS75_total_count,             0
L1_SHADOW_HIT_POS75_total_pct,         -nan

L1_SHADOW_HIT_POS76_count,             0
L1_SHADOW_HIT_POS76_pct,         -nan
L1_SHADOW_HIT_POS76_total_count,             0
L1_SHADOW_HIT_POS76_total_pct,         -nan

L1_SHADOW_HIT_POS77_count,             0
L1_SHADOW_HIT_POS77_pct,         -nan
L1_SHADOW_HIT_POS77_total_count,             0
L1_SHADOW_HIT_POS77_total_pct,         -nan

L1_SHADOW_HIT_POS78_count,             0
L1_SHADOW_HIT_POS78_pct,         -nan
L1_SHADOW_HIT_POS78_total_count,             0
L1_SHADOW_HIT_POS78_total_pct,         -nan

L1_SHADOW_HIT_POS79_count,             0
L1_SHADOW_HIT_POS79_pct,         -nan
L1_SHADOW_HIT_POS79_total_count,             0
L1_SHADOW_HIT_POS79_total_pct,         -nan

L1_SHADOW_HIT_POS80_count,             0
L1_SHADOW_HIT_POS80_pct,         -nan
L1_SHADOW_HIT_POS80_total_count,             0
L1_SHADOW_HIT_POS80_total_pct,         -nan

L1_SHADOW_HIT_POS81_count,             0
L1_SHADOW_HIT_POS81_pct,         -nan
L1_SHADOW_HIT_POS81_total_count,             0
L1_SHADOW_HIT_POS81_total_pct,         -nan

L1_SHADOW_HIT_POS82_count,             0
L1_SHADOW_HIT_POS82_pct,         -nan
L1_SHADOW_HIT_POS82_total_count,             0
L1_SHADOW_HIT_POS82_total_pct,         -nan

L1_SHADOW_HIT_POS83_count,             0
L1_SHADOW_HIT_POS83_pct,         -nan
L1_SHADOW_HIT_POS83_total_count,             0
L1_SHADOW_HIT_POS83_total_pct,         -nan

L1_SHADOW_HIT_POS84_count,             0
L1_SHADOW_HIT_POS84_pct,         -nan
L1_SHADOW_HIT_POS84_total_count,             0
L1_SHADOW_HIT_POS84_total_pct,         -nan

L1_SHADOW_HIT_POS85_count,             0
L1_SHADOW_HIT_POS85_pct,         -nan
L1_SHADOW_HIT_POS85_total_count,             0
L1_SHADOW_HIT_POS85_total_pct,         -nan

L1_SHADOW_HIT_POS86_count,             0
L1_SHADOW_HIT_POS86_pct,         -nan
L1_SHADOW_HIT_POS86_total_count,             0
L1_SHADOW_HIT_POS86_total_pct,         -nan

L1_SHADOW_HIT_POS87_count,             0
L1_SHADOW_HIT_POS87_pct,         -nan
L1_SHADOW_HIT_POS87_total_count,             0
L1_SHADOW_HIT_POS87_total_pct,         -nan

L1_SHADOW_HIT_POS88_count,             0
L1_SHADOW_HIT_POS88_pct,         -nan
L1_SHADOW_HIT_POS88_total_count,             0
L1_SHADOW_HIT_POS88_total_pct,         -nan

L1_SHADOW_HIT_POS89_count,             0
L1_SHADOW_HIT_POS89_pct,         -nan
L1_SHADOW_HIT_POS89_total_count,             0
L1_SHADOW_HIT_POS89_total_pct,         -nan

L1_SHADOW_HIT_POS90_count,             0
L1_SHADOW_HIT_POS90_pct,         -nan
L1_SHADOW_HIT_POS90_total_count,             0
L1_SHADOW_HIT_POS90_total_pct,         -nan

L1_SHADOW_HIT_POS91_count,             0
L1_SHADOW_HIT_POS91_pct,         -nan
L1_SHADOW_HIT_POS91_total_count,             0
L1_SHADOW_HIT_POS91_total_pct,         -nan

L1_SHADOW_HIT_POS92_count,             0
L1_SHADOW_HIT_POS92_pct,         -nan
L1_SHADOW_HIT_POS92_total_count,             0
L1_SHADOW_HIT_POS92_total_pct,         -nan

L1_SHADOW_HIT_POS93_count,             0
L1_SHADOW_HIT_POS93_pct,         -nan
L1_SHADOW_HIT_POS93_total_count,             0
L1_SHADOW_HIT_POS93_total_pct,         -nan

L1_SHADOW_HIT_POS94_count,             0
L1_SHADOW_HIT_POS94_pct,         -nan
L1_SHADOW_HIT_POS94_total_count,             0
L1_SHADOW_HIT_POS94_total_pct,         -nan

L1_SHADOW_HIT_POS95_count,             0
L1_SHADOW_HIT_POS95_pct,         -nan
L1_SHADOW_HIT_POS95_total_count,             0
L1_SHADOW_HIT_POS95_total_pct,         -nan

L1_SHADOW_HIT_POS96_count,             0
L1_SHADOW_HIT_POS96_pct,         -nan
L1_SHADOW_HIT_POS96_total_count,             0
L1_SHADOW_HIT_POS96_total_pct,         -nan

L1_SHADOW_HIT_POS97_count,             0
L1_SHADOW_HIT_POS97_pct,         -nan
L1_SHADOW_HIT_POS97_total_count,             0
L1_SHADOW_HIT_POS97_total_pct,         -nan

L1_SHADOW_HIT_POS98_count,             0
L1_SHADOW_HIT_POS98_pct,         -nan
L1_SHADOW_HIT_POS98_total_count,             0
L1_SHADOW_HIT_POS98_total_pct,         -nan

L1_SHADOW_HIT_POS99_count,             0
L1_SHADOW_HIT_POS99_pct,         -nan
L1_SHADOW_HIT_POS99_total_count,             0
L1_SHADOW_HIT_POS99_total_pct,         -nan

L1_SHADOW_HIT_POS100_count,             0
L1_SHADOW_HIT_POS100_pct,         -nan
L1_SHADOW_HIT_POS100_total_count,             0
L1_SHADOW_HIT_POS100_total_pct,         -nan

L1_SHADOW_HIT_POS101_count,             0
L1_SHADOW_HIT_POS101_pct,         -nan
L1_SHADOW_HIT_POS101_total_count,             0
L1_SHADOW_HIT_POS101_total_pct,         -nan

L1_SHADOW_HIT_POS102_count,             0
L1_SHADOW_HIT_POS102_pct,         -nan
L1_SHADOW_HIT_POS102_total_count,             0
L1_SHADOW_HIT_POS102_total_pct,         -nan

L1_SHADOW_HIT_POS103_count,             0
L1_SHADOW_HIT_POS103_pct,         -nan
L1_SHADOW_HIT_POS103_total_count,             0
L1_SHADOW_HIT_POS103_total_pct,         -nan

L1_SHADOW_HIT_POS104_count,             0
L1_SHADOW_HIT_POS104_pct,         -nan
L1_SHADOW_HIT_POS104_total_count,             0
L1_SHADOW_HIT_POS104_total_pct,         -nan

L1_SHADOW_HIT_POS105_count,             0
L1_SHADOW_HIT_POS105_pct,         -nan
L1_SHADOW_HIT_POS105_total_count,             0
L1_SHADOW_HIT_POS105_total_pct,         -nan

L1_SHADOW_HIT_POS106_count,             0
L1_SHADOW_HIT_POS106_pct,         -nan
L1_SHADOW_HIT_POS106_total_count,             0
L1_SHADOW_HIT_POS106_total_pct,         -nan

L1_SHADOW_HIT_POS107_count,             0
L1_SHADOW_HIT_POS107_pct,         -nan
L1_SHADOW_HIT_POS107_total_count,             0
L1_SHADOW_HIT_POS107_total_pct,         -nan

L1_SHADOW_HIT_POS108_count,             0
L1_SHADOW_HIT_POS108_pct,         -nan
L1_SHADOW_HIT_POS108_total_count,             0
L1_SHADOW_HIT_POS108_total_pct,         -nan

L1_SHADOW_HIT_POS109_count,             0
L1_SHADOW_HIT_POS109_pct,         -nan
L1_SHADOW_HIT_POS109_total_count,             0
L1_SHADOW_HIT_POS109_total_pct,         -nan

L1_SHADOW_HIT_POS110_count,             0
L1_SHADOW_HIT_POS110_pct,         -nan
L1_SHADOW_HIT_POS110_total_count,             0
L1_SHADOW_HIT_POS110_total_pct,         -nan

L1_SHADOW_HIT_POS111_count,             0
L1_SHADOW_HIT_POS111_pct,         -nan
L1_SHADOW_HIT_POS111_total_count,             0
L1_SHADOW_HIT_POS111_total_pct,         -nan

L1_SHADOW_HIT_POS112_count,             0
L1_SHADOW_HIT_POS112_pct,         -nan
L1_SHADOW_HIT_POS112_total_count,             0
L1_SHADOW_HIT_POS112_total_pct,         -nan

L1_SHADOW_HIT_POS113_count,             0
L1_SHADOW_HIT_POS113_pct,         -nan
L1_SHADOW_HIT_POS113_total_count,             0
L1_SHADOW_HIT_POS113_total_pct,         -nan

L1_SHADOW_HIT_POS114_count,             0
L1_SHADOW_HIT_POS114_pct,         -nan
L1_SHADOW_HIT_POS114_total_count,             0
L1_SHADOW_HIT_POS114_total_pct,         -nan

L1_SHADOW_HIT_POS115_count,             0
L1_SHADOW_HIT_POS115_pct,         -nan
L1_SHADOW_HIT_POS115_total_count,             0
L1_SHADOW_HIT_POS115_total_pct,         -nan

L1_SHADOW_HIT_POS116_count,             0
L1_SHADOW_HIT_POS116_pct,         -nan
L1_SHADOW_HIT_POS116_total_count,             0
L1_SHADOW_HIT_POS116_total_pct,         -nan

L1_SHADOW_HIT_POS117_count,             0
L1_SHADOW_HIT_POS117_pct,         -nan
L1_SHADOW_HIT_POS117_total_count,             0
L1_SHADOW_HIT_POS117_total_pct,         -nan

L1_SHADOW_HIT_POS118_count,             0
L1_SHADOW_HIT_POS118_pct,         -nan
L1_SHADOW_HIT_POS118_total_count,             0
L1_SHADOW_HIT_POS118_total_pct,         -nan

L1_SHADOW_HIT_POS119_count,             0
L1_SHADOW_HIT_POS119_pct,         -nan
L1_SHADOW_HIT_POS119_total_count,             0
L1_SHADOW_HIT_POS119_total_pct,         -nan

L1_SHADOW_HIT_POS120_count,             0
L1_SHADOW_HIT_POS120_pct,         -nan
L1_SHADOW_HIT_POS120_total_count,             0
L1_SHADOW_HIT_POS120_total_pct,         -nan

L1_SHADOW_HIT_POS121_count,             0
L1_SHADOW_HIT_POS121_pct,         -nan
L1_SHADOW_HIT_POS121_total_count,             0
L1_SHADOW_HIT_POS121_total_pct,         -nan

L1_SHADOW_HIT_POS122_count,             0
L1_SHADOW_HIT_POS122_pct,         -nan
L1_SHADOW_HIT_POS122_total_count,             0
L1_SHADOW_HIT_POS122_total_pct,         -nan

L1_SHADOW_HIT_POS123_count,             0
L1_SHADOW_HIT_POS123_pct,         -nan
L1_SHADOW_HIT_POS123_total_count,             0
L1_SHADOW_HIT_POS123_total_pct,         -nan

L1_SHADOW_HIT_POS124_count,             0
L1_SHADOW_HIT_POS124_pct,         -nan
L1_SHADOW_HIT_POS124_total_count,             0
L1_SHADOW_HIT_POS124_total_pct,         -nan

L1_SHADOW_HIT_POS125_count,             0
L1_SHADOW_HIT_POS125_pct,         -nan
L1_SHADOW_HIT_POS125_total_count,             0
L1_SHADOW_HIT_POS125_total_pct,         -nan

L1_SHADOW_HIT_POS126_count,             0
L1_SHADOW_HIT_POS126_pct,         -nan
L1_SHADOW_HIT_POS126_total_count,             0
L1_SHADOW_HIT_POS126_total_pct,         -nan

L1_SHADOW_HIT_POS127_count,             0
L1_SHADOW_HIT_POS127_pct,         -nan
L1_SHADOW_HIT_POS127_total_count,             0
L1_SHADOW_HIT_POS127_total_pct,         -nan
L1_SHADOW_HIT_POS127_sum_count,             0
L1_SHADOW_HIT_POS127_sum_pct,         -nan
L1_SHADOW_HIT_POS127_sum_total_count,             0
L1_SHADOW_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_HIT_POS127_mean,         -nan
L1_SHADOW_HIT_POS127_stddev,         -nan
L1_SHADOW_HIT_POS127_total_mean,         -nan
L1_SHADOW_HIT_POS127_total_stddev,         -nan

L1_SHADOW_STALLING_HIT_POS0_count,             0
L1_SHADOW_STALLING_HIT_POS0_pct,         -nan
L1_SHADOW_STALLING_HIT_POS0_total_count,             0
L1_SHADOW_STALLING_HIT_POS0_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS1_count,             0
L1_SHADOW_STALLING_HIT_POS1_pct,         -nan
L1_SHADOW_STALLING_HIT_POS1_total_count,             0
L1_SHADOW_STALLING_HIT_POS1_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS2_count,             0
L1_SHADOW_STALLING_HIT_POS2_pct,         -nan
L1_SHADOW_STALLING_HIT_POS2_total_count,             0
L1_SHADOW_STALLING_HIT_POS2_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS3_count,             0
L1_SHADOW_STALLING_HIT_POS3_pct,         -nan
L1_SHADOW_STALLING_HIT_POS3_total_count,             0
L1_SHADOW_STALLING_HIT_POS3_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS4_count,             0
L1_SHADOW_STALLING_HIT_POS4_pct,         -nan
L1_SHADOW_STALLING_HIT_POS4_total_count,             0
L1_SHADOW_STALLING_HIT_POS4_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS5_count,             0
L1_SHADOW_STALLING_HIT_POS5_pct,         -nan
L1_SHADOW_STALLING_HIT_POS5_total_count,             0
L1_SHADOW_STALLING_HIT_POS5_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS6_count,             0
L1_SHADOW_STALLING_HIT_POS6_pct,         -nan
L1_SHADOW_STALLING_HIT_POS6_total_count,             0
L1_SHADOW_STALLING_HIT_POS6_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS7_count,             0
L1_SHADOW_STALLING_HIT_POS7_pct,         -nan
L1_SHADOW_STALLING_HIT_POS7_total_count,             0
L1_SHADOW_STALLING_HIT_POS7_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS8_count,             0
L1_SHADOW_STALLING_HIT_POS8_pct,         -nan
L1_SHADOW_STALLING_HIT_POS8_total_count,             0
L1_SHADOW_STALLING_HIT_POS8_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS9_count,             0
L1_SHADOW_STALLING_HIT_POS9_pct,         -nan
L1_SHADOW_STALLING_HIT_POS9_total_count,             0
L1_SHADOW_STALLING_HIT_POS9_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS10_count,             0
L1_SHADOW_STALLING_HIT_POS10_pct,         -nan
L1_SHADOW_STALLING_HIT_POS10_total_count,             0
L1_SHADOW_STALLING_HIT_POS10_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS11_count,             0
L1_SHADOW_STALLING_HIT_POS11_pct,         -nan
L1_SHADOW_STALLING_HIT_POS11_total_count,             0
L1_SHADOW_STALLING_HIT_POS11_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS12_count,             0
L1_SHADOW_STALLING_HIT_POS12_pct,         -nan
L1_SHADOW_STALLING_HIT_POS12_total_count,             0
L1_SHADOW_STALLING_HIT_POS12_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS13_count,             0
L1_SHADOW_STALLING_HIT_POS13_pct,         -nan
L1_SHADOW_STALLING_HIT_POS13_total_count,             0
L1_SHADOW_STALLING_HIT_POS13_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS14_count,             0
L1_SHADOW_STALLING_HIT_POS14_pct,         -nan
L1_SHADOW_STALLING_HIT_POS14_total_count,             0
L1_SHADOW_STALLING_HIT_POS14_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS15_count,             0
L1_SHADOW_STALLING_HIT_POS15_pct,         -nan
L1_SHADOW_STALLING_HIT_POS15_total_count,             0
L1_SHADOW_STALLING_HIT_POS15_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS16_count,             0
L1_SHADOW_STALLING_HIT_POS16_pct,         -nan
L1_SHADOW_STALLING_HIT_POS16_total_count,             0
L1_SHADOW_STALLING_HIT_POS16_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS17_count,             0
L1_SHADOW_STALLING_HIT_POS17_pct,         -nan
L1_SHADOW_STALLING_HIT_POS17_total_count,             0
L1_SHADOW_STALLING_HIT_POS17_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS18_count,             0
L1_SHADOW_STALLING_HIT_POS18_pct,         -nan
L1_SHADOW_STALLING_HIT_POS18_total_count,             0
L1_SHADOW_STALLING_HIT_POS18_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS19_count,             0
L1_SHADOW_STALLING_HIT_POS19_pct,         -nan
L1_SHADOW_STALLING_HIT_POS19_total_count,             0
L1_SHADOW_STALLING_HIT_POS19_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS20_count,             0
L1_SHADOW_STALLING_HIT_POS20_pct,         -nan
L1_SHADOW_STALLING_HIT_POS20_total_count,             0
L1_SHADOW_STALLING_HIT_POS20_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS21_count,             0
L1_SHADOW_STALLING_HIT_POS21_pct,         -nan
L1_SHADOW_STALLING_HIT_POS21_total_count,             0
L1_SHADOW_STALLING_HIT_POS21_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS22_count,             0
L1_SHADOW_STALLING_HIT_POS22_pct,         -nan
L1_SHADOW_STALLING_HIT_POS22_total_count,             0
L1_SHADOW_STALLING_HIT_POS22_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS23_count,             0
L1_SHADOW_STALLING_HIT_POS23_pct,         -nan
L1_SHADOW_STALLING_HIT_POS23_total_count,             0
L1_SHADOW_STALLING_HIT_POS23_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS24_count,             0
L1_SHADOW_STALLING_HIT_POS24_pct,         -nan
L1_SHADOW_STALLING_HIT_POS24_total_count,             0
L1_SHADOW_STALLING_HIT_POS24_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS25_count,             0
L1_SHADOW_STALLING_HIT_POS25_pct,         -nan
L1_SHADOW_STALLING_HIT_POS25_total_count,             0
L1_SHADOW_STALLING_HIT_POS25_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS26_count,             0
L1_SHADOW_STALLING_HIT_POS26_pct,         -nan
L1_SHADOW_STALLING_HIT_POS26_total_count,             0
L1_SHADOW_STALLING_HIT_POS26_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS27_count,             0
L1_SHADOW_STALLING_HIT_POS27_pct,         -nan
L1_SHADOW_STALLING_HIT_POS27_total_count,             0
L1_SHADOW_STALLING_HIT_POS27_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS28_count,             0
L1_SHADOW_STALLING_HIT_POS28_pct,         -nan
L1_SHADOW_STALLING_HIT_POS28_total_count,             0
L1_SHADOW_STALLING_HIT_POS28_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS29_count,             0
L1_SHADOW_STALLING_HIT_POS29_pct,         -nan
L1_SHADOW_STALLING_HIT_POS29_total_count,             0
L1_SHADOW_STALLING_HIT_POS29_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS30_count,             0
L1_SHADOW_STALLING_HIT_POS30_pct,         -nan
L1_SHADOW_STALLING_HIT_POS30_total_count,             0
L1_SHADOW_STALLING_HIT_POS30_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS31_count,             0
L1_SHADOW_STALLING_HIT_POS31_pct,         -nan
L1_SHADOW_STALLING_HIT_POS31_total_count,             0
L1_SHADOW_STALLING_HIT_POS31_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS32_count,             0
L1_SHADOW_STALLING_HIT_POS32_pct,         -nan
L1_SHADOW_STALLING_HIT_POS32_total_count,             0
L1_SHADOW_STALLING_HIT_POS32_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS33_count,             0
L1_SHADOW_STALLING_HIT_POS33_pct,         -nan
L1_SHADOW_STALLING_HIT_POS33_total_count,             0
L1_SHADOW_STALLING_HIT_POS33_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS34_count,             0
L1_SHADOW_STALLING_HIT_POS34_pct,         -nan
L1_SHADOW_STALLING_HIT_POS34_total_count,             0
L1_SHADOW_STALLING_HIT_POS34_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS35_count,             0
L1_SHADOW_STALLING_HIT_POS35_pct,         -nan
L1_SHADOW_STALLING_HIT_POS35_total_count,             0
L1_SHADOW_STALLING_HIT_POS35_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS36_count,             0
L1_SHADOW_STALLING_HIT_POS36_pct,         -nan
L1_SHADOW_STALLING_HIT_POS36_total_count,             0
L1_SHADOW_STALLING_HIT_POS36_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS37_count,             0
L1_SHADOW_STALLING_HIT_POS37_pct,         -nan
L1_SHADOW_STALLING_HIT_POS37_total_count,             0
L1_SHADOW_STALLING_HIT_POS37_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS38_count,             0
L1_SHADOW_STALLING_HIT_POS38_pct,         -nan
L1_SHADOW_STALLING_HIT_POS38_total_count,             0
L1_SHADOW_STALLING_HIT_POS38_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS39_count,             0
L1_SHADOW_STALLING_HIT_POS39_pct,         -nan
L1_SHADOW_STALLING_HIT_POS39_total_count,             0
L1_SHADOW_STALLING_HIT_POS39_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS40_count,             0
L1_SHADOW_STALLING_HIT_POS40_pct,         -nan
L1_SHADOW_STALLING_HIT_POS40_total_count,             0
L1_SHADOW_STALLING_HIT_POS40_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS41_count,             0
L1_SHADOW_STALLING_HIT_POS41_pct,         -nan
L1_SHADOW_STALLING_HIT_POS41_total_count,             0
L1_SHADOW_STALLING_HIT_POS41_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS42_count,             0
L1_SHADOW_STALLING_HIT_POS42_pct,         -nan
L1_SHADOW_STALLING_HIT_POS42_total_count,             0
L1_SHADOW_STALLING_HIT_POS42_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS43_count,             0
L1_SHADOW_STALLING_HIT_POS43_pct,         -nan
L1_SHADOW_STALLING_HIT_POS43_total_count,             0
L1_SHADOW_STALLING_HIT_POS43_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS44_count,             0
L1_SHADOW_STALLING_HIT_POS44_pct,         -nan
L1_SHADOW_STALLING_HIT_POS44_total_count,             0
L1_SHADOW_STALLING_HIT_POS44_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS45_count,             0
L1_SHADOW_STALLING_HIT_POS45_pct,         -nan
L1_SHADOW_STALLING_HIT_POS45_total_count,             0
L1_SHADOW_STALLING_HIT_POS45_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS46_count,             0
L1_SHADOW_STALLING_HIT_POS46_pct,         -nan
L1_SHADOW_STALLING_HIT_POS46_total_count,             0
L1_SHADOW_STALLING_HIT_POS46_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS47_count,             0
L1_SHADOW_STALLING_HIT_POS47_pct,         -nan
L1_SHADOW_STALLING_HIT_POS47_total_count,             0
L1_SHADOW_STALLING_HIT_POS47_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS48_count,             0
L1_SHADOW_STALLING_HIT_POS48_pct,         -nan
L1_SHADOW_STALLING_HIT_POS48_total_count,             0
L1_SHADOW_STALLING_HIT_POS48_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS49_count,             0
L1_SHADOW_STALLING_HIT_POS49_pct,         -nan
L1_SHADOW_STALLING_HIT_POS49_total_count,             0
L1_SHADOW_STALLING_HIT_POS49_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS50_count,             0
L1_SHADOW_STALLING_HIT_POS50_pct,         -nan
L1_SHADOW_STALLING_HIT_POS50_total_count,             0
L1_SHADOW_STALLING_HIT_POS50_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS51_count,             0
L1_SHADOW_STALLING_HIT_POS51_pct,         -nan
L1_SHADOW_STALLING_HIT_POS51_total_count,             0
L1_SHADOW_STALLING_HIT_POS51_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS52_count,             0
L1_SHADOW_STALLING_HIT_POS52_pct,         -nan
L1_SHADOW_STALLING_HIT_POS52_total_count,             0
L1_SHADOW_STALLING_HIT_POS52_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS53_count,             0
L1_SHADOW_STALLING_HIT_POS53_pct,         -nan
L1_SHADOW_STALLING_HIT_POS53_total_count,             0
L1_SHADOW_STALLING_HIT_POS53_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS54_count,             0
L1_SHADOW_STALLING_HIT_POS54_pct,         -nan
L1_SHADOW_STALLING_HIT_POS54_total_count,             0
L1_SHADOW_STALLING_HIT_POS54_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS55_count,             0
L1_SHADOW_STALLING_HIT_POS55_pct,         -nan
L1_SHADOW_STALLING_HIT_POS55_total_count,             0
L1_SHADOW_STALLING_HIT_POS55_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS56_count,             0
L1_SHADOW_STALLING_HIT_POS56_pct,         -nan
L1_SHADOW_STALLING_HIT_POS56_total_count,             0
L1_SHADOW_STALLING_HIT_POS56_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS57_count,             0
L1_SHADOW_STALLING_HIT_POS57_pct,         -nan
L1_SHADOW_STALLING_HIT_POS57_total_count,             0
L1_SHADOW_STALLING_HIT_POS57_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS58_count,             0
L1_SHADOW_STALLING_HIT_POS58_pct,         -nan
L1_SHADOW_STALLING_HIT_POS58_total_count,             0
L1_SHADOW_STALLING_HIT_POS58_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS59_count,             0
L1_SHADOW_STALLING_HIT_POS59_pct,         -nan
L1_SHADOW_STALLING_HIT_POS59_total_count,             0
L1_SHADOW_STALLING_HIT_POS59_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS60_count,             0
L1_SHADOW_STALLING_HIT_POS60_pct,         -nan
L1_SHADOW_STALLING_HIT_POS60_total_count,             0
L1_SHADOW_STALLING_HIT_POS60_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS61_count,             0
L1_SHADOW_STALLING_HIT_POS61_pct,         -nan
L1_SHADOW_STALLING_HIT_POS61_total_count,             0
L1_SHADOW_STALLING_HIT_POS61_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS62_count,             0
L1_SHADOW_STALLING_HIT_POS62_pct,         -nan
L1_SHADOW_STALLING_HIT_POS62_total_count,             0
L1_SHADOW_STALLING_HIT_POS62_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS63_count,             0
L1_SHADOW_STALLING_HIT_POS63_pct,         -nan
L1_SHADOW_STALLING_HIT_POS63_total_count,             0
L1_SHADOW_STALLING_HIT_POS63_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS64_count,             0
L1_SHADOW_STALLING_HIT_POS64_pct,         -nan
L1_SHADOW_STALLING_HIT_POS64_total_count,             0
L1_SHADOW_STALLING_HIT_POS64_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS65_count,             0
L1_SHADOW_STALLING_HIT_POS65_pct,         -nan
L1_SHADOW_STALLING_HIT_POS65_total_count,             0
L1_SHADOW_STALLING_HIT_POS65_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS66_count,             0
L1_SHADOW_STALLING_HIT_POS66_pct,         -nan
L1_SHADOW_STALLING_HIT_POS66_total_count,             0
L1_SHADOW_STALLING_HIT_POS66_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS67_count,             0
L1_SHADOW_STALLING_HIT_POS67_pct,         -nan
L1_SHADOW_STALLING_HIT_POS67_total_count,             0
L1_SHADOW_STALLING_HIT_POS67_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS68_count,             0
L1_SHADOW_STALLING_HIT_POS68_pct,         -nan
L1_SHADOW_STALLING_HIT_POS68_total_count,             0
L1_SHADOW_STALLING_HIT_POS68_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS69_count,             0
L1_SHADOW_STALLING_HIT_POS69_pct,         -nan
L1_SHADOW_STALLING_HIT_POS69_total_count,             0
L1_SHADOW_STALLING_HIT_POS69_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS70_count,             0
L1_SHADOW_STALLING_HIT_POS70_pct,         -nan
L1_SHADOW_STALLING_HIT_POS70_total_count,             0
L1_SHADOW_STALLING_HIT_POS70_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS71_count,             0
L1_SHADOW_STALLING_HIT_POS71_pct,         -nan
L1_SHADOW_STALLING_HIT_POS71_total_count,             0
L1_SHADOW_STALLING_HIT_POS71_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS72_count,             0
L1_SHADOW_STALLING_HIT_POS72_pct,         -nan
L1_SHADOW_STALLING_HIT_POS72_total_count,             0
L1_SHADOW_STALLING_HIT_POS72_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS73_count,             0
L1_SHADOW_STALLING_HIT_POS73_pct,         -nan
L1_SHADOW_STALLING_HIT_POS73_total_count,             0
L1_SHADOW_STALLING_HIT_POS73_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS74_count,             0
L1_SHADOW_STALLING_HIT_POS74_pct,         -nan
L1_SHADOW_STALLING_HIT_POS74_total_count,             0
L1_SHADOW_STALLING_HIT_POS74_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS75_count,             0
L1_SHADOW_STALLING_HIT_POS75_pct,         -nan
L1_SHADOW_STALLING_HIT_POS75_total_count,             0
L1_SHADOW_STALLING_HIT_POS75_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS76_count,             0
L1_SHADOW_STALLING_HIT_POS76_pct,         -nan
L1_SHADOW_STALLING_HIT_POS76_total_count,             0
L1_SHADOW_STALLING_HIT_POS76_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS77_count,             0
L1_SHADOW_STALLING_HIT_POS77_pct,         -nan
L1_SHADOW_STALLING_HIT_POS77_total_count,             0
L1_SHADOW_STALLING_HIT_POS77_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS78_count,             0
L1_SHADOW_STALLING_HIT_POS78_pct,         -nan
L1_SHADOW_STALLING_HIT_POS78_total_count,             0
L1_SHADOW_STALLING_HIT_POS78_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS79_count,             0
L1_SHADOW_STALLING_HIT_POS79_pct,         -nan
L1_SHADOW_STALLING_HIT_POS79_total_count,             0
L1_SHADOW_STALLING_HIT_POS79_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS80_count,             0
L1_SHADOW_STALLING_HIT_POS80_pct,         -nan
L1_SHADOW_STALLING_HIT_POS80_total_count,             0
L1_SHADOW_STALLING_HIT_POS80_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS81_count,             0
L1_SHADOW_STALLING_HIT_POS81_pct,         -nan
L1_SHADOW_STALLING_HIT_POS81_total_count,             0
L1_SHADOW_STALLING_HIT_POS81_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS82_count,             0
L1_SHADOW_STALLING_HIT_POS82_pct,         -nan
L1_SHADOW_STALLING_HIT_POS82_total_count,             0
L1_SHADOW_STALLING_HIT_POS82_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS83_count,             0
L1_SHADOW_STALLING_HIT_POS83_pct,         -nan
L1_SHADOW_STALLING_HIT_POS83_total_count,             0
L1_SHADOW_STALLING_HIT_POS83_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS84_count,             0
L1_SHADOW_STALLING_HIT_POS84_pct,         -nan
L1_SHADOW_STALLING_HIT_POS84_total_count,             0
L1_SHADOW_STALLING_HIT_POS84_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS85_count,             0
L1_SHADOW_STALLING_HIT_POS85_pct,         -nan
L1_SHADOW_STALLING_HIT_POS85_total_count,             0
L1_SHADOW_STALLING_HIT_POS85_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS86_count,             0
L1_SHADOW_STALLING_HIT_POS86_pct,         -nan
L1_SHADOW_STALLING_HIT_POS86_total_count,             0
L1_SHADOW_STALLING_HIT_POS86_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS87_count,             0
L1_SHADOW_STALLING_HIT_POS87_pct,         -nan
L1_SHADOW_STALLING_HIT_POS87_total_count,             0
L1_SHADOW_STALLING_HIT_POS87_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS88_count,             0
L1_SHADOW_STALLING_HIT_POS88_pct,         -nan
L1_SHADOW_STALLING_HIT_POS88_total_count,             0
L1_SHADOW_STALLING_HIT_POS88_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS89_count,             0
L1_SHADOW_STALLING_HIT_POS89_pct,         -nan
L1_SHADOW_STALLING_HIT_POS89_total_count,             0
L1_SHADOW_STALLING_HIT_POS89_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS90_count,             0
L1_SHADOW_STALLING_HIT_POS90_pct,         -nan
L1_SHADOW_STALLING_HIT_POS90_total_count,             0
L1_SHADOW_STALLING_HIT_POS90_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS91_count,             0
L1_SHADOW_STALLING_HIT_POS91_pct,         -nan
L1_SHADOW_STALLING_HIT_POS91_total_count,             0
L1_SHADOW_STALLING_HIT_POS91_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS92_count,             0
L1_SHADOW_STALLING_HIT_POS92_pct,         -nan
L1_SHADOW_STALLING_HIT_POS92_total_count,             0
L1_SHADOW_STALLING_HIT_POS92_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS93_count,             0
L1_SHADOW_STALLING_HIT_POS93_pct,         -nan
L1_SHADOW_STALLING_HIT_POS93_total_count,             0
L1_SHADOW_STALLING_HIT_POS93_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS94_count,             0
L1_SHADOW_STALLING_HIT_POS94_pct,         -nan
L1_SHADOW_STALLING_HIT_POS94_total_count,             0
L1_SHADOW_STALLING_HIT_POS94_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS95_count,             0
L1_SHADOW_STALLING_HIT_POS95_pct,         -nan
L1_SHADOW_STALLING_HIT_POS95_total_count,             0
L1_SHADOW_STALLING_HIT_POS95_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS96_count,             0
L1_SHADOW_STALLING_HIT_POS96_pct,         -nan
L1_SHADOW_STALLING_HIT_POS96_total_count,             0
L1_SHADOW_STALLING_HIT_POS96_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS97_count,             0
L1_SHADOW_STALLING_HIT_POS97_pct,         -nan
L1_SHADOW_STALLING_HIT_POS97_total_count,             0
L1_SHADOW_STALLING_HIT_POS97_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS98_count,             0
L1_SHADOW_STALLING_HIT_POS98_pct,         -nan
L1_SHADOW_STALLING_HIT_POS98_total_count,             0
L1_SHADOW_STALLING_HIT_POS98_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS99_count,             0
L1_SHADOW_STALLING_HIT_POS99_pct,         -nan
L1_SHADOW_STALLING_HIT_POS99_total_count,             0
L1_SHADOW_STALLING_HIT_POS99_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS100_count,             0
L1_SHADOW_STALLING_HIT_POS100_pct,         -nan
L1_SHADOW_STALLING_HIT_POS100_total_count,             0
L1_SHADOW_STALLING_HIT_POS100_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS101_count,             0
L1_SHADOW_STALLING_HIT_POS101_pct,         -nan
L1_SHADOW_STALLING_HIT_POS101_total_count,             0
L1_SHADOW_STALLING_HIT_POS101_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS102_count,             0
L1_SHADOW_STALLING_HIT_POS102_pct,         -nan
L1_SHADOW_STALLING_HIT_POS102_total_count,             0
L1_SHADOW_STALLING_HIT_POS102_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS103_count,             0
L1_SHADOW_STALLING_HIT_POS103_pct,         -nan
L1_SHADOW_STALLING_HIT_POS103_total_count,             0
L1_SHADOW_STALLING_HIT_POS103_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS104_count,             0
L1_SHADOW_STALLING_HIT_POS104_pct,         -nan
L1_SHADOW_STALLING_HIT_POS104_total_count,             0
L1_SHADOW_STALLING_HIT_POS104_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS105_count,             0
L1_SHADOW_STALLING_HIT_POS105_pct,         -nan
L1_SHADOW_STALLING_HIT_POS105_total_count,             0
L1_SHADOW_STALLING_HIT_POS105_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS106_count,             0
L1_SHADOW_STALLING_HIT_POS106_pct,         -nan
L1_SHADOW_STALLING_HIT_POS106_total_count,             0
L1_SHADOW_STALLING_HIT_POS106_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS107_count,             0
L1_SHADOW_STALLING_HIT_POS107_pct,         -nan
L1_SHADOW_STALLING_HIT_POS107_total_count,             0
L1_SHADOW_STALLING_HIT_POS107_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS108_count,             0
L1_SHADOW_STALLING_HIT_POS108_pct,         -nan
L1_SHADOW_STALLING_HIT_POS108_total_count,             0
L1_SHADOW_STALLING_HIT_POS108_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS109_count,             0
L1_SHADOW_STALLING_HIT_POS109_pct,         -nan
L1_SHADOW_STALLING_HIT_POS109_total_count,             0
L1_SHADOW_STALLING_HIT_POS109_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS110_count,             0
L1_SHADOW_STALLING_HIT_POS110_pct,         -nan
L1_SHADOW_STALLING_HIT_POS110_total_count,             0
L1_SHADOW_STALLING_HIT_POS110_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS111_count,             0
L1_SHADOW_STALLING_HIT_POS111_pct,         -nan
L1_SHADOW_STALLING_HIT_POS111_total_count,             0
L1_SHADOW_STALLING_HIT_POS111_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS112_count,             0
L1_SHADOW_STALLING_HIT_POS112_pct,         -nan
L1_SHADOW_STALLING_HIT_POS112_total_count,             0
L1_SHADOW_STALLING_HIT_POS112_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS113_count,             0
L1_SHADOW_STALLING_HIT_POS113_pct,         -nan
L1_SHADOW_STALLING_HIT_POS113_total_count,             0
L1_SHADOW_STALLING_HIT_POS113_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS114_count,             0
L1_SHADOW_STALLING_HIT_POS114_pct,         -nan
L1_SHADOW_STALLING_HIT_POS114_total_count,             0
L1_SHADOW_STALLING_HIT_POS114_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS115_count,             0
L1_SHADOW_STALLING_HIT_POS115_pct,         -nan
L1_SHADOW_STALLING_HIT_POS115_total_count,             0
L1_SHADOW_STALLING_HIT_POS115_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS116_count,             0
L1_SHADOW_STALLING_HIT_POS116_pct,         -nan
L1_SHADOW_STALLING_HIT_POS116_total_count,             0
L1_SHADOW_STALLING_HIT_POS116_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS117_count,             0
L1_SHADOW_STALLING_HIT_POS117_pct,         -nan
L1_SHADOW_STALLING_HIT_POS117_total_count,             0
L1_SHADOW_STALLING_HIT_POS117_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS118_count,             0
L1_SHADOW_STALLING_HIT_POS118_pct,         -nan
L1_SHADOW_STALLING_HIT_POS118_total_count,             0
L1_SHADOW_STALLING_HIT_POS118_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS119_count,             0
L1_SHADOW_STALLING_HIT_POS119_pct,         -nan
L1_SHADOW_STALLING_HIT_POS119_total_count,             0
L1_SHADOW_STALLING_HIT_POS119_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS120_count,             0
L1_SHADOW_STALLING_HIT_POS120_pct,         -nan
L1_SHADOW_STALLING_HIT_POS120_total_count,             0
L1_SHADOW_STALLING_HIT_POS120_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS121_count,             0
L1_SHADOW_STALLING_HIT_POS121_pct,         -nan
L1_SHADOW_STALLING_HIT_POS121_total_count,             0
L1_SHADOW_STALLING_HIT_POS121_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS122_count,             0
L1_SHADOW_STALLING_HIT_POS122_pct,         -nan
L1_SHADOW_STALLING_HIT_POS122_total_count,             0
L1_SHADOW_STALLING_HIT_POS122_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS123_count,             0
L1_SHADOW_STALLING_HIT_POS123_pct,         -nan
L1_SHADOW_STALLING_HIT_POS123_total_count,             0
L1_SHADOW_STALLING_HIT_POS123_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS124_count,             0
L1_SHADOW_STALLING_HIT_POS124_pct,         -nan
L1_SHADOW_STALLING_HIT_POS124_total_count,             0
L1_SHADOW_STALLING_HIT_POS124_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS125_count,             0
L1_SHADOW_STALLING_HIT_POS125_pct,         -nan
L1_SHADOW_STALLING_HIT_POS125_total_count,             0
L1_SHADOW_STALLING_HIT_POS125_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS126_count,             0
L1_SHADOW_STALLING_HIT_POS126_pct,         -nan
L1_SHADOW_STALLING_HIT_POS126_total_count,             0
L1_SHADOW_STALLING_HIT_POS126_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS127_count,             0
L1_SHADOW_STALLING_HIT_POS127_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_stddev,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_stddev,         -nan

L1_SHADOW_DEMAND_HIT_POS0_count,             0
L1_SHADOW_DEMAND_HIT_POS0_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS0_total_count,             0
L1_SHADOW_DEMAND_HIT_POS0_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS1_count,             0
L1_SHADOW_DEMAND_HIT_POS1_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS1_total_count,             0
L1_SHADOW_DEMAND_HIT_POS1_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS2_count,             0
L1_SHADOW_DEMAND_HIT_POS2_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS2_total_count,             0
L1_SHADOW_DEMAND_HIT_POS2_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS3_count,             0
L1_SHADOW_DEMAND_HIT_POS3_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS3_total_count,             0
L1_SHADOW_DEMAND_HIT_POS3_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS4_count,             0
L1_SHADOW_DEMAND_HIT_POS4_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS4_total_count,             0
L1_SHADOW_DEMAND_HIT_POS4_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS5_count,             0
L1_SHADOW_DEMAND_HIT_POS5_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS5_total_count,             0
L1_SHADOW_DEMAND_HIT_POS5_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS6_count,             0
L1_SHADOW_DEMAND_HIT_POS6_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS6_total_count,             0
L1_SHADOW_DEMAND_HIT_POS6_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS7_count,             0
L1_SHADOW_DEMAND_HIT_POS7_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS7_total_count,             0
L1_SHADOW_DEMAND_HIT_POS7_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS8_count,             0
L1_SHADOW_DEMAND_HIT_POS8_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS8_total_count,             0
L1_SHADOW_DEMAND_HIT_POS8_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS9_count,             0
L1_SHADOW_DEMAND_HIT_POS9_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS9_total_count,             0
L1_SHADOW_DEMAND_HIT_POS9_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS10_count,             0
L1_SHADOW_DEMAND_HIT_POS10_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS10_total_count,             0
L1_SHADOW_DEMAND_HIT_POS10_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS11_count,             0
L1_SHADOW_DEMAND_HIT_POS11_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS11_total_count,             0
L1_SHADOW_DEMAND_HIT_POS11_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS12_count,             0
L1_SHADOW_DEMAND_HIT_POS12_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS12_total_count,             0
L1_SHADOW_DEMAND_HIT_POS12_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS13_count,             0
L1_SHADOW_DEMAND_HIT_POS13_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS13_total_count,             0
L1_SHADOW_DEMAND_HIT_POS13_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS14_count,             0
L1_SHADOW_DEMAND_HIT_POS14_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS14_total_count,             0
L1_SHADOW_DEMAND_HIT_POS14_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS15_count,             0
L1_SHADOW_DEMAND_HIT_POS15_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS15_total_count,             0
L1_SHADOW_DEMAND_HIT_POS15_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS16_count,             0
L1_SHADOW_DEMAND_HIT_POS16_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS16_total_count,             0
L1_SHADOW_DEMAND_HIT_POS16_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS17_count,             0
L1_SHADOW_DEMAND_HIT_POS17_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS17_total_count,             0
L1_SHADOW_DEMAND_HIT_POS17_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS18_count,             0
L1_SHADOW_DEMAND_HIT_POS18_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS18_total_count,             0
L1_SHADOW_DEMAND_HIT_POS18_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS19_count,             0
L1_SHADOW_DEMAND_HIT_POS19_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS19_total_count,             0
L1_SHADOW_DEMAND_HIT_POS19_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS20_count,             0
L1_SHADOW_DEMAND_HIT_POS20_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS20_total_count,             0
L1_SHADOW_DEMAND_HIT_POS20_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS21_count,             0
L1_SHADOW_DEMAND_HIT_POS21_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS21_total_count,             0
L1_SHADOW_DEMAND_HIT_POS21_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS22_count,             0
L1_SHADOW_DEMAND_HIT_POS22_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS22_total_count,             0
L1_SHADOW_DEMAND_HIT_POS22_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS23_count,             0
L1_SHADOW_DEMAND_HIT_POS23_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS23_total_count,             0
L1_SHADOW_DEMAND_HIT_POS23_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS24_count,             0
L1_SHADOW_DEMAND_HIT_POS24_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS24_total_count,             0
L1_SHADOW_DEMAND_HIT_POS24_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS25_count,             0
L1_SHADOW_DEMAND_HIT_POS25_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS25_total_count,             0
L1_SHADOW_DEMAND_HIT_POS25_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS26_count,             0
L1_SHADOW_DEMAND_HIT_POS26_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS26_total_count,             0
L1_SHADOW_DEMAND_HIT_POS26_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS27_count,             0
L1_SHADOW_DEMAND_HIT_POS27_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS27_total_count,             0
L1_SHADOW_DEMAND_HIT_POS27_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS28_count,             0
L1_SHADOW_DEMAND_HIT_POS28_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS28_total_count,             0
L1_SHADOW_DEMAND_HIT_POS28_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS29_count,             0
L1_SHADOW_DEMAND_HIT_POS29_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS29_total_count,             0
L1_SHADOW_DEMAND_HIT_POS29_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS30_count,             0
L1_SHADOW_DEMAND_HIT_POS30_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS30_total_count,             0
L1_SHADOW_DEMAND_HIT_POS30_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS31_count,             0
L1_SHADOW_DEMAND_HIT_POS31_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS31_total_count,             0
L1_SHADOW_DEMAND_HIT_POS31_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS32_count,             0
L1_SHADOW_DEMAND_HIT_POS32_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS32_total_count,             0
L1_SHADOW_DEMAND_HIT_POS32_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS33_count,             0
L1_SHADOW_DEMAND_HIT_POS33_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS33_total_count,             0
L1_SHADOW_DEMAND_HIT_POS33_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS34_count,             0
L1_SHADOW_DEMAND_HIT_POS34_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS34_total_count,             0
L1_SHADOW_DEMAND_HIT_POS34_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS35_count,             0
L1_SHADOW_DEMAND_HIT_POS35_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS35_total_count,             0
L1_SHADOW_DEMAND_HIT_POS35_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS36_count,             0
L1_SHADOW_DEMAND_HIT_POS36_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS36_total_count,             0
L1_SHADOW_DEMAND_HIT_POS36_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS37_count,             0
L1_SHADOW_DEMAND_HIT_POS37_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS37_total_count,             0
L1_SHADOW_DEMAND_HIT_POS37_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS38_count,             0
L1_SHADOW_DEMAND_HIT_POS38_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS38_total_count,             0
L1_SHADOW_DEMAND_HIT_POS38_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS39_count,             0
L1_SHADOW_DEMAND_HIT_POS39_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS39_total_count,             0
L1_SHADOW_DEMAND_HIT_POS39_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS40_count,             0
L1_SHADOW_DEMAND_HIT_POS40_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS40_total_count,             0
L1_SHADOW_DEMAND_HIT_POS40_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS41_count,             0
L1_SHADOW_DEMAND_HIT_POS41_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS41_total_count,             0
L1_SHADOW_DEMAND_HIT_POS41_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS42_count,             0
L1_SHADOW_DEMAND_HIT_POS42_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS42_total_count,             0
L1_SHADOW_DEMAND_HIT_POS42_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS43_count,             0
L1_SHADOW_DEMAND_HIT_POS43_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS43_total_count,             0
L1_SHADOW_DEMAND_HIT_POS43_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS44_count,             0
L1_SHADOW_DEMAND_HIT_POS44_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS44_total_count,             0
L1_SHADOW_DEMAND_HIT_POS44_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS45_count,             0
L1_SHADOW_DEMAND_HIT_POS45_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS45_total_count,             0
L1_SHADOW_DEMAND_HIT_POS45_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS46_count,             0
L1_SHADOW_DEMAND_HIT_POS46_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS46_total_count,             0
L1_SHADOW_DEMAND_HIT_POS46_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS47_count,             0
L1_SHADOW_DEMAND_HIT_POS47_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS47_total_count,             0
L1_SHADOW_DEMAND_HIT_POS47_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS48_count,             0
L1_SHADOW_DEMAND_HIT_POS48_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS48_total_count,             0
L1_SHADOW_DEMAND_HIT_POS48_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS49_count,             0
L1_SHADOW_DEMAND_HIT_POS49_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS49_total_count,             0
L1_SHADOW_DEMAND_HIT_POS49_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS50_count,             0
L1_SHADOW_DEMAND_HIT_POS50_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS50_total_count,             0
L1_SHADOW_DEMAND_HIT_POS50_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS51_count,             0
L1_SHADOW_DEMAND_HIT_POS51_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS51_total_count,             0
L1_SHADOW_DEMAND_HIT_POS51_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS52_count,             0
L1_SHADOW_DEMAND_HIT_POS52_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS52_total_count,             0
L1_SHADOW_DEMAND_HIT_POS52_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS53_count,             0
L1_SHADOW_DEMAND_HIT_POS53_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS53_total_count,             0
L1_SHADOW_DEMAND_HIT_POS53_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS54_count,             0
L1_SHADOW_DEMAND_HIT_POS54_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS54_total_count,             0
L1_SHADOW_DEMAND_HIT_POS54_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS55_count,             0
L1_SHADOW_DEMAND_HIT_POS55_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS55_total_count,             0
L1_SHADOW_DEMAND_HIT_POS55_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS56_count,             0
L1_SHADOW_DEMAND_HIT_POS56_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS56_total_count,             0
L1_SHADOW_DEMAND_HIT_POS56_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS57_count,             0
L1_SHADOW_DEMAND_HIT_POS57_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS57_total_count,             0
L1_SHADOW_DEMAND_HIT_POS57_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS58_count,             0
L1_SHADOW_DEMAND_HIT_POS58_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS58_total_count,             0
L1_SHADOW_DEMAND_HIT_POS58_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS59_count,             0
L1_SHADOW_DEMAND_HIT_POS59_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS59_total_count,             0
L1_SHADOW_DEMAND_HIT_POS59_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS60_count,             0
L1_SHADOW_DEMAND_HIT_POS60_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS60_total_count,             0
L1_SHADOW_DEMAND_HIT_POS60_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS61_count,             0
L1_SHADOW_DEMAND_HIT_POS61_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS61_total_count,             0
L1_SHADOW_DEMAND_HIT_POS61_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS62_count,             0
L1_SHADOW_DEMAND_HIT_POS62_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS62_total_count,             0
L1_SHADOW_DEMAND_HIT_POS62_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS63_count,             0
L1_SHADOW_DEMAND_HIT_POS63_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS63_total_count,             0
L1_SHADOW_DEMAND_HIT_POS63_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS64_count,             0
L1_SHADOW_DEMAND_HIT_POS64_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS64_total_count,             0
L1_SHADOW_DEMAND_HIT_POS64_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS65_count,             0
L1_SHADOW_DEMAND_HIT_POS65_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS65_total_count,             0
L1_SHADOW_DEMAND_HIT_POS65_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS66_count,             0
L1_SHADOW_DEMAND_HIT_POS66_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS66_total_count,             0
L1_SHADOW_DEMAND_HIT_POS66_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS67_count,             0
L1_SHADOW_DEMAND_HIT_POS67_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS67_total_count,             0
L1_SHADOW_DEMAND_HIT_POS67_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS68_count,             0
L1_SHADOW_DEMAND_HIT_POS68_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS68_total_count,             0
L1_SHADOW_DEMAND_HIT_POS68_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS69_count,             0
L1_SHADOW_DEMAND_HIT_POS69_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS69_total_count,             0
L1_SHADOW_DEMAND_HIT_POS69_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS70_count,             0
L1_SHADOW_DEMAND_HIT_POS70_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS70_total_count,             0
L1_SHADOW_DEMAND_HIT_POS70_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS71_count,             0
L1_SHADOW_DEMAND_HIT_POS71_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS71_total_count,             0
L1_SHADOW_DEMAND_HIT_POS71_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS72_count,             0
L1_SHADOW_DEMAND_HIT_POS72_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS72_total_count,             0
L1_SHADOW_DEMAND_HIT_POS72_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS73_count,             0
L1_SHADOW_DEMAND_HIT_POS73_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS73_total_count,             0
L1_SHADOW_DEMAND_HIT_POS73_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS74_count,             0
L1_SHADOW_DEMAND_HIT_POS74_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS74_total_count,             0
L1_SHADOW_DEMAND_HIT_POS74_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS75_count,             0
L1_SHADOW_DEMAND_HIT_POS75_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS75_total_count,             0
L1_SHADOW_DEMAND_HIT_POS75_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS76_count,             0
L1_SHADOW_DEMAND_HIT_POS76_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS76_total_count,             0
L1_SHADOW_DEMAND_HIT_POS76_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS77_count,             0
L1_SHADOW_DEMAND_HIT_POS77_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS77_total_count,             0
L1_SHADOW_DEMAND_HIT_POS77_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS78_count,             0
L1_SHADOW_DEMAND_HIT_POS78_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS78_total_count,             0
L1_SHADOW_DEMAND_HIT_POS78_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS79_count,             0
L1_SHADOW_DEMAND_HIT_POS79_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS79_total_count,             0
L1_SHADOW_DEMAND_HIT_POS79_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS80_count,             0
L1_SHADOW_DEMAND_HIT_POS80_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS80_total_count,             0
L1_SHADOW_DEMAND_HIT_POS80_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS81_count,             0
L1_SHADOW_DEMAND_HIT_POS81_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS81_total_count,             0
L1_SHADOW_DEMAND_HIT_POS81_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS82_count,             0
L1_SHADOW_DEMAND_HIT_POS82_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS82_total_count,             0
L1_SHADOW_DEMAND_HIT_POS82_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS83_count,             0
L1_SHADOW_DEMAND_HIT_POS83_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS83_total_count,             0
L1_SHADOW_DEMAND_HIT_POS83_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS84_count,             0
L1_SHADOW_DEMAND_HIT_POS84_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS84_total_count,             0
L1_SHADOW_DEMAND_HIT_POS84_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS85_count,             0
L1_SHADOW_DEMAND_HIT_POS85_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS85_total_count,             0
L1_SHADOW_DEMAND_HIT_POS85_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS86_count,             0
L1_SHADOW_DEMAND_HIT_POS86_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS86_total_count,             0
L1_SHADOW_DEMAND_HIT_POS86_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS87_count,             0
L1_SHADOW_DEMAND_HIT_POS87_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS87_total_count,             0
L1_SHADOW_DEMAND_HIT_POS87_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS88_count,             0
L1_SHADOW_DEMAND_HIT_POS88_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS88_total_count,             0
L1_SHADOW_DEMAND_HIT_POS88_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS89_count,             0
L1_SHADOW_DEMAND_HIT_POS89_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS89_total_count,             0
L1_SHADOW_DEMAND_HIT_POS89_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS90_count,             0
L1_SHADOW_DEMAND_HIT_POS90_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS90_total_count,             0
L1_SHADOW_DEMAND_HIT_POS90_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS91_count,             0
L1_SHADOW_DEMAND_HIT_POS91_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS91_total_count,             0
L1_SHADOW_DEMAND_HIT_POS91_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS92_count,             0
L1_SHADOW_DEMAND_HIT_POS92_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS92_total_count,             0
L1_SHADOW_DEMAND_HIT_POS92_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS93_count,             0
L1_SHADOW_DEMAND_HIT_POS93_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS93_total_count,             0
L1_SHADOW_DEMAND_HIT_POS93_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS94_count,             0
L1_SHADOW_DEMAND_HIT_POS94_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS94_total_count,             0
L1_SHADOW_DEMAND_HIT_POS94_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS95_count,             0
L1_SHADOW_DEMAND_HIT_POS95_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS95_total_count,             0
L1_SHADOW_DEMAND_HIT_POS95_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS96_count,             0
L1_SHADOW_DEMAND_HIT_POS96_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS96_total_count,             0
L1_SHADOW_DEMAND_HIT_POS96_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS97_count,             0
L1_SHADOW_DEMAND_HIT_POS97_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS97_total_count,             0
L1_SHADOW_DEMAND_HIT_POS97_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS98_count,             0
L1_SHADOW_DEMAND_HIT_POS98_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS98_total_count,             0
L1_SHADOW_DEMAND_HIT_POS98_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS99_count,             0
L1_SHADOW_DEMAND_HIT_POS99_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS99_total_count,             0
L1_SHADOW_DEMAND_HIT_POS99_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS100_count,             0
L1_SHADOW_DEMAND_HIT_POS100_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS100_total_count,             0
L1_SHADOW_DEMAND_HIT_POS100_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS101_count,             0
L1_SHADOW_DEMAND_HIT_POS101_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS101_total_count,             0
L1_SHADOW_DEMAND_HIT_POS101_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS102_count,             0
L1_SHADOW_DEMAND_HIT_POS102_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS102_total_count,             0
L1_SHADOW_DEMAND_HIT_POS102_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS103_count,             0
L1_SHADOW_DEMAND_HIT_POS103_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS103_total_count,             0
L1_SHADOW_DEMAND_HIT_POS103_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS104_count,             0
L1_SHADOW_DEMAND_HIT_POS104_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS104_total_count,             0
L1_SHADOW_DEMAND_HIT_POS104_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS105_count,             0
L1_SHADOW_DEMAND_HIT_POS105_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS105_total_count,             0
L1_SHADOW_DEMAND_HIT_POS105_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS106_count,             0
L1_SHADOW_DEMAND_HIT_POS106_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS106_total_count,             0
L1_SHADOW_DEMAND_HIT_POS106_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS107_count,             0
L1_SHADOW_DEMAND_HIT_POS107_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS107_total_count,             0
L1_SHADOW_DEMAND_HIT_POS107_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS108_count,             0
L1_SHADOW_DEMAND_HIT_POS108_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS108_total_count,             0
L1_SHADOW_DEMAND_HIT_POS108_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS109_count,             0
L1_SHADOW_DEMAND_HIT_POS109_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS109_total_count,             0
L1_SHADOW_DEMAND_HIT_POS109_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS110_count,             0
L1_SHADOW_DEMAND_HIT_POS110_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS110_total_count,             0
L1_SHADOW_DEMAND_HIT_POS110_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS111_count,             0
L1_SHADOW_DEMAND_HIT_POS111_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS111_total_count,             0
L1_SHADOW_DEMAND_HIT_POS111_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS112_count,             0
L1_SHADOW_DEMAND_HIT_POS112_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS112_total_count,             0
L1_SHADOW_DEMAND_HIT_POS112_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS113_count,             0
L1_SHADOW_DEMAND_HIT_POS113_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS113_total_count,             0
L1_SHADOW_DEMAND_HIT_POS113_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS114_count,             0
L1_SHADOW_DEMAND_HIT_POS114_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS114_total_count,             0
L1_SHADOW_DEMAND_HIT_POS114_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS115_count,             0
L1_SHADOW_DEMAND_HIT_POS115_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS115_total_count,             0
L1_SHADOW_DEMAND_HIT_POS115_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS116_count,             0
L1_SHADOW_DEMAND_HIT_POS116_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS116_total_count,             0
L1_SHADOW_DEMAND_HIT_POS116_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS117_count,             0
L1_SHADOW_DEMAND_HIT_POS117_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS117_total_count,             0
L1_SHADOW_DEMAND_HIT_POS117_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS118_count,             0
L1_SHADOW_DEMAND_HIT_POS118_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS118_total_count,             0
L1_SHADOW_DEMAND_HIT_POS118_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS119_count,             0
L1_SHADOW_DEMAND_HIT_POS119_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS119_total_count,             0
L1_SHADOW_DEMAND_HIT_POS119_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS120_count,             0
L1_SHADOW_DEMAND_HIT_POS120_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS120_total_count,             0
L1_SHADOW_DEMAND_HIT_POS120_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS121_count,             0
L1_SHADOW_DEMAND_HIT_POS121_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS121_total_count,             0
L1_SHADOW_DEMAND_HIT_POS121_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS122_count,             0
L1_SHADOW_DEMAND_HIT_POS122_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS122_total_count,             0
L1_SHADOW_DEMAND_HIT_POS122_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS123_count,             0
L1_SHADOW_DEMAND_HIT_POS123_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS123_total_count,             0
L1_SHADOW_DEMAND_HIT_POS123_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS124_count,             0
L1_SHADOW_DEMAND_HIT_POS124_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS124_total_count,             0
L1_SHADOW_DEMAND_HIT_POS124_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS125_count,             0
L1_SHADOW_DEMAND_HIT_POS125_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS125_total_count,             0
L1_SHADOW_DEMAND_HIT_POS125_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS126_count,             0
L1_SHADOW_DEMAND_HIT_POS126_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS126_total_count,             0
L1_SHADOW_DEMAND_HIT_POS126_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS127_count,             0
L1_SHADOW_DEMAND_HIT_POS127_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_stddev,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_stddev,         -nan

CORE_PREF_MLC_SENT_count,             0
CORE_PREF_MLC_SENT_total_count,             0

CORE_PREF_MLC_USED_count,           417
CORE_PREF_MLC_USED_pct,        2.707
CORE_PREF_MLC_USED_total_count,           606
CORE_PREF_MLC_USED_total_pct,        2.434

CORE_PREF_MLC_PARTIAL_USED_count,         14987
CORE_PREF_MLC_PARTIAL_USED_pct,       97.293
CORE_PREF_MLC_PARTIAL_USED_total_count,         24295
CORE_PREF_MLC_PARTIAL_USED_total_pct,       97.566

CORE_PREF_MLC_NOT_USED_count,             0
CORE_PREF_MLC_NOT_USED_pct,        0.000
CORE_PREF_MLC_NOT_USED_total_count,             0
CORE_PREF_MLC_NOT_USED_total_pct,        0.000

CORE_PREF_MLC_DROPPED_count,             0
CORE_PREF_MLC_DROPPED_pct,        0.000
CORE_PREF_MLC_DROPPED_total_count,             0
CORE_PREF_MLC_DROPPED_total_pct,        0.000
CORE_PREF_MLC_DROPPED_sum_count,         15404
CORE_PREF_MLC_DROPPED_sum_pct,      100.000
CORE_PREF_MLC_DROPPED_sum_total_count,         24901
CORE_PREF_MLC_DROPPED_sum_total_pct,      100.000
CORE_PREF_MLC_DROPPED_mean,         0.97
CORE_PREF_MLC_DROPPED_stddev,         0.03
CORE_PREF_MLC_DROPPED_total_mean,         0.98
CORE_PREF_MLC_DROPPED_total_stddev,         0.02

CORE_PREF_L1_SENT_count,        359699
CORE_PREF_L1_SENT_total_count,        599603

CORE_PREF_L1_USED_count,        132180
CORE_PREF_L1_USED_pct,       23.585
CORE_PREF_L1_USED_total_count,        215747
CORE_PREF_L1_USED_total_pct,       27.130

CORE_PREF_L1_PARTIAL_USED_count,         14986
CORE_PREF_L1_PARTIAL_USED_pct,        2.674
CORE_PREF_L1_PARTIAL_USED_total_count,         24250
CORE_PREF_L1_PARTIAL_USED_total_pct,        3.049

CORE_PREF_L1_NOT_USED_count,        413286
CORE_PREF_L1_NOT_USED_pct,       73.742
CORE_PREF_L1_NOT_USED_total_count,        555224
CORE_PREF_L1_NOT_USED_total_pct,       69.820

CORE_PREF_L1_DROPPED_count,             0
CORE_PREF_L1_DROPPED_pct,        0.000
CORE_PREF_L1_DROPPED_total_count,             0
CORE_PREF_L1_DROPPED_total_pct,        0.000
CORE_PREF_L1_DROPPED_sum_count,        560452
CORE_PREF_L1_DROPPED_sum_pct,      100.000
CORE_PREF_L1_DROPPED_sum_total_count,        795221
CORE_PREF_L1_DROPPED_sum_total_pct,      100.000
CORE_PREF_L1_DROPPED_mean,         1.50
CORE_PREF_L1_DROPPED_stddev,         0.44
CORE_PREF_L1_DROPPED_total_mean,         1.43
CORE_PREF_L1_DROPPED_total_stddev,         0.48

TOTAL_MEM_LATENCY_count,      95292660
TOTAL_MEM_LATENCY_pct,      211.890
TOTAL_MEM_LATENCY_total_count,     182459257
TOTAL_MEM_LATENCY_total_pct,      212.097

TOTAL_MEM_LATENCY_DEMAND_count,      26422933
TOTAL_MEM_LATENCY_DEMAND_pct,      293.474
TOTAL_MEM_LATENCY_DEMAND_total_count,      70842824
TOTAL_MEM_LATENCY_DEMAND_total_pct,      271.773

TOTAL_MEM_LATENCY_PREF_count,      68869727
TOTAL_MEM_LATENCY_PREF_pct,      191.469
TOTAL_MEM_LATENCY_PREF_total_count,     111616433
TOTAL_MEM_LATENCY_PREF_total_pct,      186.153

CORE_MEM_LATENCY_count,      95292660
CORE_MEM_LATENCY_pct,      211.890
CORE_MEM_LATENCY_total_count,     182459257
CORE_MEM_LATENCY_total_pct,      212.097

CORE_MEM_LATENCY_DEMAND_count,      26422933
CORE_MEM_LATENCY_DEMAND_pct,      293.474
CORE_MEM_LATENCY_DEMAND_total_count,      70842824
CORE_MEM_LATENCY_DEMAND_total_pct,      271.773

CORE_MEM_LATENCY_PREF_count,      68869727
CORE_MEM_LATENCY_PREF_pct,      191.469
CORE_MEM_LATENCY_PREF_total_count,     111616433
CORE_MEM_LATENCY_PREF_total_pct,      186.153

CORE_MEM_LATENCY_IFETCH_count,         26774
CORE_MEM_LATENCY_IFETCH_pct,        0.035
CORE_MEM_LATENCY_IFETCH_total_count,        107012
CORE_MEM_LATENCY_IFETCH_total_pct,        0.079

CORE_MEM_LATENCY_DFETCH_count,      11093720
CORE_MEM_LATENCY_DFETCH_pct,       14.487
CORE_MEM_LATENCY_DFETCH_total_count,      28327701
CORE_MEM_LATENCY_DFETCH_total_pct,       21.030

CORE_MEM_LATENCY_DSTORE_count,         56641
CORE_MEM_LATENCY_DSTORE_pct,        0.074
CORE_MEM_LATENCY_DSTORE_total_count,        105810
CORE_MEM_LATENCY_DSTORE_total_pct,        0.079

CORE_MEM_LATENCY_IPRF_count,             0
CORE_MEM_LATENCY_IPRF_pct,        0.000
CORE_MEM_LATENCY_IPRF_total_count,             0
CORE_MEM_LATENCY_IPRF_total_pct,        0.000

CORE_MEM_LATENCY_UOCPRF_count,             0
CORE_MEM_LATENCY_UOCPRF_pct,        0.000
CORE_MEM_LATENCY_UOCPRF_total_count,             0
CORE_MEM_LATENCY_UOCPRF_total_pct,        0.000

CORE_MEM_LATENCY_FDIPPRF_count,        383080
CORE_MEM_LATENCY_FDIPPRF_pct,        0.500
CORE_MEM_LATENCY_FDIPPRF_total_count,        494180
CORE_MEM_LATENCY_FDIPPRF_total_pct,        0.367

CORE_MEM_LATENCY_DPRF_count,        245902
CORE_MEM_LATENCY_DPRF_pct,        0.321
CORE_MEM_LATENCY_DPRF_total_count,       2549672
CORE_MEM_LATENCY_DPRF_total_pct,        1.893

CORE_MEM_LATENCY_WB_count,      64772070
CORE_MEM_LATENCY_WB_pct,       84.583
CORE_MEM_LATENCY_WB_total_count,     103114416
CORE_MEM_LATENCY_WB_total_pct,       76.552

CORE_MEM_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_total_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_count,      76578187
CORE_MEM_LATENCY_WB_NODIRTY_sum_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_count,     134698791
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_mean,         6.11
CORE_MEM_LATENCY_WB_NODIRTY_stddev,         2.11
CORE_MEM_LATENCY_WB_NODIRTY_total_mean,         5.70
CORE_MEM_LATENCY_WB_NODIRTY_total_stddev,         2.44

CORE_MEM_STALLING_LATENCY_IFETCH_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_IFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DFETCH_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_DFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DSTORE_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_pct,         -nan
CORE_MEM_STALLING_LATENCY_DSTORE_total_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_IPRF_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_IPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DPRF_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_DPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_count,             0
CORE_MEM_STALLING_LATENCY_WB_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_stddev,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_stddev,         -nan

TOTAL_L1_MISS_LATENCY_count,      76578187
TOTAL_L1_MISS_LATENCY_pct,      170.277
TOTAL_L1_MISS_LATENCY_total_count,     134698791
TOTAL_L1_MISS_LATENCY_total_pct,      156.578

TOTAL_L1_MISS_LATENCY_DEMAND_count,       9231143
TOTAL_L1_MISS_LATENCY_DEMAND_pct,      102.528
TOTAL_L1_MISS_LATENCY_DEMAND_total_count,      27567631
TOTAL_L1_MISS_LATENCY_DEMAND_total_pct,      105.757

TOTAL_L1_MISS_LATENCY_PREF_count,      67347044
TOTAL_L1_MISS_LATENCY_PREF_pct,      187.235
TOTAL_L1_MISS_LATENCY_PREF_total_count,     107131160
TOTAL_L1_MISS_LATENCY_PREF_total_pct,      178.672

CORE_L1_MISS_LATENCY_count,      76578187
CORE_L1_MISS_LATENCY_pct,      170.277
CORE_L1_MISS_LATENCY_total_count,     134698791
CORE_L1_MISS_LATENCY_total_pct,      156.578

CORE_L1_MISS_LATENCY_DEMAND_count,       9231143
CORE_L1_MISS_LATENCY_DEMAND_pct,      102.528
CORE_L1_MISS_LATENCY_DEMAND_total_count,      27567631
CORE_L1_MISS_LATENCY_DEMAND_total_pct,      105.757

CORE_L1_MISS_LATENCY_PREF_count,      67347044
CORE_L1_MISS_LATENCY_PREF_pct,      187.235
CORE_L1_MISS_LATENCY_PREF_total_count,     107131160
CORE_L1_MISS_LATENCY_PREF_total_pct,      178.672

CORE_EVICTED_L1_DEMAND_count,        112339
CORE_EVICTED_L1_DEMAND_pct,       24.979
CORE_EVICTED_L1_DEMAND_total_count,        256341
CORE_EVICTED_L1_DEMAND_total_pct,       30.978

CORE_EVICTED_L1_PREF_USED_count,        136632
CORE_EVICTED_L1_PREF_USED_pct,       30.381
CORE_EVICTED_L1_PREF_USED_total_count,        228468
CORE_EVICTED_L1_PREF_USED_total_pct,       27.609

CORE_EVICTED_L1_PREF_NOT_USED_count,        200760
CORE_EVICTED_L1_PREF_NOT_USED_pct,       44.640
CORE_EVICTED_L1_PREF_NOT_USED_total_count,        342698
CORE_EVICTED_L1_PREF_NOT_USED_total_pct,       41.413
CORE_EVICTED_L1_PREF_NOT_USED_sum_count,        449731
CORE_EVICTED_L1_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_count,        827507
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_mean,         1.20
CORE_EVICTED_L1_PREF_NOT_USED_stddev,         0.97
CORE_EVICTED_L1_PREF_NOT_USED_total_mean,         1.10
CORE_EVICTED_L1_PREF_NOT_USED_total_stddev,         0.92

CORE_EVICTED_MLC_DEMAND_count,        219984
CORE_EVICTED_MLC_DEMAND_pct,       92.617
CORE_EVICTED_MLC_DEMAND_total_count,        465969
CORE_EVICTED_MLC_DEMAND_total_pct,       93.069

CORE_EVICTED_MLC_PREF_USED_count,         15127
CORE_EVICTED_MLC_PREF_USED_pct,        6.369
CORE_EVICTED_MLC_PREF_USED_total_count,         24527
CORE_EVICTED_MLC_PREF_USED_total_pct,        4.899

CORE_EVICTED_MLC_PREF_NOT_USED_count,          2409
CORE_EVICTED_MLC_PREF_NOT_USED_pct,        1.014
CORE_EVICTED_MLC_PREF_NOT_USED_total_count,         10177
CORE_EVICTED_MLC_PREF_NOT_USED_total_pct,        2.033
CORE_EVICTED_MLC_PREF_NOT_USED_sum_count,        237520
CORE_EVICTED_MLC_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_count,        500673
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_mean,         0.08
CORE_EVICTED_MLC_PREF_NOT_USED_stddev,         0.30
CORE_EVICTED_MLC_PREF_NOT_USED_total_mean,         0.09
CORE_EVICTED_MLC_PREF_NOT_USED_total_stddev,         0.34

CORE_MEM_LATENCY_AVE_DEMAND_count,      28932180
CORE_MEM_LATENCY_AVE_DEMAND_pct,      257.544
CORE_MEM_LATENCY_AVE_DEMAND_total_count,      69363261
CORE_MEM_LATENCY_AVE_DEMAND_total_pct,      270.590

CORE_MEM_LATENCY_AVE_PREF_USED_count,      24212094
CORE_MEM_LATENCY_AVE_PREF_USED_pct,      177.207
CORE_MEM_LATENCY_AVE_PREF_USED_total_count,      39488094
CORE_MEM_LATENCY_AVE_PREF_USED_total_pct,      172.839

CORE_MEM_LATENCY_AVE_PREF_NOT_USED_count,      39732088
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_pct,      197.908
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_count,      66996808
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_pct,      195.498

DRAM_LATENCY_count,             0
DRAM_LATENCY_total_count,             0

TOTAL_DRAM_LATENCY_count,             0
TOTAL_DRAM_LATENCY_total_count,             0

DRAM_CLOSED_PAGE_POLICY_CMD_count,             0
DRAM_CLOSED_PAGE_POLICY_CMD_total_count,             0

DRAM_ACTIVATE_STALLING_count,             0
DRAM_ACTIVATE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_count,             0
DRAM_PRECHARGE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_WAIT_CYCLES_count,             0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES_total_count,             0

L1_STAY_DEMAND_count,  150524409544
L1_STAY_DEMAND_pct,  1339912.315
L1_STAY_DEMAND_total_count,  368996730535
L1_STAY_DEMAND_total_pct,  1439476.052

L1_STAY_PREF_USED_count,  110766865848
L1_STAY_PREF_USED_pct,   810694.902
L1_STAY_PREF_USED_total_count,  198077331018
L1_STAY_PREF_USED_total_pct,   866980.632

L1_STAY_PREF_NOT_USED_count,  168582479559
L1_STAY_PREF_NOT_USED_pct,   839721.456
L1_STAY_PREF_NOT_USED_total_count,  309959503301
L1_STAY_PREF_NOT_USED_total_pct,   904468.375

TOTAL_DATA_MISS_LATENCY_count,      29004937
TOTAL_DATA_MISS_LATENCY_total_count,      72428632

TOTAL_DATA_MISS_COUNT_count,        335505
TOTAL_DATA_MISS_COUNT_total_count,        768609

CORE_PREF_L1_NOT_USED_LATENCY200_count,        130961
CORE_PREF_L1_NOT_USED_LATENCY200_pct,       65.233
CORE_PREF_L1_NOT_USED_LATENCY200_total_count,        232623
CORE_PREF_L1_NOT_USED_LATENCY200_total_pct,       67.880

CORE_PREF_L1_NOT_USED_LATENCY400_count,         54883
CORE_PREF_L1_NOT_USED_LATENCY400_pct,       27.338
CORE_PREF_L1_NOT_USED_LATENCY400_total_count,         86741
CORE_PREF_L1_NOT_USED_LATENCY400_total_pct,       25.311

CORE_PREF_L1_NOT_USED_LATENCY600_count,          9656
CORE_PREF_L1_NOT_USED_LATENCY600_pct,        4.810
CORE_PREF_L1_NOT_USED_LATENCY600_total_count,         14976
CORE_PREF_L1_NOT_USED_LATENCY600_total_pct,        4.370

CORE_PREF_L1_NOT_USED_LATENCY800_count,          1551
CORE_PREF_L1_NOT_USED_LATENCY800_pct,        0.773
CORE_PREF_L1_NOT_USED_LATENCY800_total_count,          2378
CORE_PREF_L1_NOT_USED_LATENCY800_total_pct,        0.694

CORE_PREF_L1_NOT_USED_LATENCY1000_count,           321
CORE_PREF_L1_NOT_USED_LATENCY1000_pct,        0.160
CORE_PREF_L1_NOT_USED_LATENCY1000_total_count,           516
CORE_PREF_L1_NOT_USED_LATENCY1000_total_pct,        0.151

CORE_PREF_L1_NOT_USED_LATENCY1200_count,           770
CORE_PREF_L1_NOT_USED_LATENCY1200_pct,        0.384
CORE_PREF_L1_NOT_USED_LATENCY1200_total_count,          1285
CORE_PREF_L1_NOT_USED_LATENCY1200_total_pct,        0.375

CORE_PREF_L1_NOT_USED_LATENCY1400_count,          1289
CORE_PREF_L1_NOT_USED_LATENCY1400_pct,        0.642
CORE_PREF_L1_NOT_USED_LATENCY1400_total_count,          2190
CORE_PREF_L1_NOT_USED_LATENCY1400_total_pct,        0.639

CORE_PREF_L1_NOT_USED_LATENCY1600_count,           983
CORE_PREF_L1_NOT_USED_LATENCY1600_pct,        0.490
CORE_PREF_L1_NOT_USED_LATENCY1600_total_count,          1506
CORE_PREF_L1_NOT_USED_LATENCY1600_total_pct,        0.439

CORE_PREF_L1_NOT_USED_LATENCY1600MORE_count,           346
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_pct,        0.172
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_count,           483
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_pct,        0.141
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_count,        200760
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_count,        342698
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_mean,         0.50
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_stddev,         0.90
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_mean,         0.47
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_stddev,         0.88

CORE_PREF_L1_NOT_USED_DISTANCE_1_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_NOT_USED_DISTANCE_2_count,          2068
CORE_PREF_L1_NOT_USED_DISTANCE_2_pct,        1.030
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_count,          5663
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_pct,        1.652

CORE_PREF_L1_NOT_USED_DISTANCE_4_count,          4333
CORE_PREF_L1_NOT_USED_DISTANCE_4_pct,        2.158
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_count,         11482
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_pct,        3.350

CORE_PREF_L1_NOT_USED_DISTANCE_8_count,         15740
CORE_PREF_L1_NOT_USED_DISTANCE_8_pct,        7.840
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_count,         32456
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_pct,        9.471

CORE_PREF_L1_NOT_USED_DISTANCE_16_count,         41533
CORE_PREF_L1_NOT_USED_DISTANCE_16_pct,       20.688
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_count,         75129
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_pct,       21.923

CORE_PREF_L1_NOT_USED_DISTANCE_32_count,         81497
CORE_PREF_L1_NOT_USED_DISTANCE_32_pct,       40.594
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_count,        126763
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_pct,       36.990

CORE_PREF_L1_NOT_USED_DISTANCE_MORE_count,         55589
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_pct,       27.689
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_count,         91205
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_pct,       26.614
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_count,        200760
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_count,        342698
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_mean,         4.81
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_stddev,         2.74
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_mean,         4.69
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_stddev,         2.68

CORE_PREF_L1_USED_LATENCY200_count,        101009
CORE_PREF_L1_USED_LATENCY200_pct,       73.928
CORE_PREF_L1_USED_LATENCY200_total_count,        171870
CORE_PREF_L1_USED_LATENCY200_total_pct,       75.227

CORE_PREF_L1_USED_LATENCY400_count,         28685
CORE_PREF_L1_USED_LATENCY400_pct,       20.994
CORE_PREF_L1_USED_LATENCY400_total_count,         45707
CORE_PREF_L1_USED_LATENCY400_total_pct,       20.006

CORE_PREF_L1_USED_LATENCY600_count,          4010
CORE_PREF_L1_USED_LATENCY600_pct,        2.935
CORE_PREF_L1_USED_LATENCY600_total_count,          6196
CORE_PREF_L1_USED_LATENCY600_total_pct,        2.712

CORE_PREF_L1_USED_LATENCY800_count,           743
CORE_PREF_L1_USED_LATENCY800_pct,        0.544
CORE_PREF_L1_USED_LATENCY800_total_count,          1156
CORE_PREF_L1_USED_LATENCY800_total_pct,        0.506

CORE_PREF_L1_USED_LATENCY1000_count,           137
CORE_PREF_L1_USED_LATENCY1000_pct,        0.100
CORE_PREF_L1_USED_LATENCY1000_total_count,           253
CORE_PREF_L1_USED_LATENCY1000_total_pct,        0.111

CORE_PREF_L1_USED_LATENCY1200_count,           362
CORE_PREF_L1_USED_LATENCY1200_pct,        0.265
CORE_PREF_L1_USED_LATENCY1200_total_count,           677
CORE_PREF_L1_USED_LATENCY1200_total_pct,        0.296

CORE_PREF_L1_USED_LATENCY1400_count,          1001
CORE_PREF_L1_USED_LATENCY1400_pct,        0.733
CORE_PREF_L1_USED_LATENCY1400_total_count,          1581
CORE_PREF_L1_USED_LATENCY1400_total_pct,        0.692

CORE_PREF_L1_USED_LATENCY1600_count,           529
CORE_PREF_L1_USED_LATENCY1600_pct,        0.387
CORE_PREF_L1_USED_LATENCY1600_total_count,           849
CORE_PREF_L1_USED_LATENCY1600_total_pct,        0.372

CORE_PREF_L1_USED_LATENCY1600MORE_count,           156
CORE_PREF_L1_USED_LATENCY1600MORE_pct,        0.114
CORE_PREF_L1_USED_LATENCY1600MORE_total_count,           179
CORE_PREF_L1_USED_LATENCY1600MORE_total_pct,        0.078
CORE_PREF_L1_USED_LATENCY1600MORE_sum_count,        136632
CORE_PREF_L1_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_count,        228468
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_mean,         0.38
CORE_PREF_L1_USED_LATENCY1600MORE_stddev,         0.85
CORE_PREF_L1_USED_LATENCY1600MORE_total_mean,         0.36
CORE_PREF_L1_USED_LATENCY1600MORE_total_stddev,         0.83

CORE_PREF_L1_USED_DISTANCE_1_count,             0
CORE_PREF_L1_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_USED_DISTANCE_2_count,            40
CORE_PREF_L1_USED_DISTANCE_2_pct,        0.029
CORE_PREF_L1_USED_DISTANCE_2_total_count,           105
CORE_PREF_L1_USED_DISTANCE_2_total_pct,        0.046

CORE_PREF_L1_USED_DISTANCE_4_count,          1939
CORE_PREF_L1_USED_DISTANCE_4_pct,        1.419
CORE_PREF_L1_USED_DISTANCE_4_total_count,          2897
CORE_PREF_L1_USED_DISTANCE_4_total_pct,        1.268

CORE_PREF_L1_USED_DISTANCE_8_count,         20787
CORE_PREF_L1_USED_DISTANCE_8_pct,       15.214
CORE_PREF_L1_USED_DISTANCE_8_total_count,         35743
CORE_PREF_L1_USED_DISTANCE_8_total_pct,       15.645

CORE_PREF_L1_USED_DISTANCE_16_count,         46270
CORE_PREF_L1_USED_DISTANCE_16_pct,       33.865
CORE_PREF_L1_USED_DISTANCE_16_total_count,         81700
CORE_PREF_L1_USED_DISTANCE_16_total_pct,       35.760

CORE_PREF_L1_USED_DISTANCE_32_count,         47695
CORE_PREF_L1_USED_DISTANCE_32_pct,       34.908
CORE_PREF_L1_USED_DISTANCE_32_total_count,         75719
CORE_PREF_L1_USED_DISTANCE_32_total_pct,       33.142

CORE_PREF_L1_USED_DISTANCE_MORE_count,         19901
CORE_PREF_L1_USED_DISTANCE_MORE_pct,       14.565
CORE_PREF_L1_USED_DISTANCE_MORE_total_count,         32304
CORE_PREF_L1_USED_DISTANCE_MORE_total_pct,       14.139
CORE_PREF_L1_USED_DISTANCE_MORE_sum_count,        136632
CORE_PREF_L1_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_count,        228468
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_mean,         4.46
CORE_PREF_L1_USED_DISTANCE_MORE_stddev,         1.96
CORE_PREF_L1_USED_DISTANCE_MORE_total_mean,         4.43
CORE_PREF_L1_USED_DISTANCE_MORE_total_stddev,         1.92

CORE_PREF_L1_DEMAND_LATENCY300_count,        110264
CORE_PREF_L1_DEMAND_LATENCY300_pct,       98.153
CORE_PREF_L1_DEMAND_LATENCY300_total_count,        249404
CORE_PREF_L1_DEMAND_LATENCY300_total_pct,       97.294

CORE_PREF_L1_DEMAND_LATENCY400_count,           757
CORE_PREF_L1_DEMAND_LATENCY400_pct,        0.674
CORE_PREF_L1_DEMAND_LATENCY400_total_count,          2716
CORE_PREF_L1_DEMAND_LATENCY400_total_pct,        1.060

CORE_PREF_L1_DEMAND_LATENCY500_count,           289
CORE_PREF_L1_DEMAND_LATENCY500_pct,        0.257
CORE_PREF_L1_DEMAND_LATENCY500_total_count,          1295
CORE_PREF_L1_DEMAND_LATENCY500_total_pct,        0.505

CORE_PREF_L1_DEMAND_LATENCY600_count,            91
CORE_PREF_L1_DEMAND_LATENCY600_pct,        0.081
CORE_PREF_L1_DEMAND_LATENCY600_total_count,           527
CORE_PREF_L1_DEMAND_LATENCY600_total_pct,        0.206

CORE_PREF_L1_DEMAND_LATENCY700_count,            33
CORE_PREF_L1_DEMAND_LATENCY700_pct,        0.029
CORE_PREF_L1_DEMAND_LATENCY700_total_count,           251
CORE_PREF_L1_DEMAND_LATENCY700_total_pct,        0.098

CORE_PREF_L1_DEMAND_LATENCY800_count,            17
CORE_PREF_L1_DEMAND_LATENCY800_pct,        0.015
CORE_PREF_L1_DEMAND_LATENCY800_total_count,           103
CORE_PREF_L1_DEMAND_LATENCY800_total_pct,        0.040

CORE_PREF_L1_DEMAND_LATENCY900_count,            15
CORE_PREF_L1_DEMAND_LATENCY900_pct,        0.013
CORE_PREF_L1_DEMAND_LATENCY900_total_count,            42
CORE_PREF_L1_DEMAND_LATENCY900_total_pct,        0.016

CORE_PREF_L1_DEMAND_LATENCY1000_count,            16
CORE_PREF_L1_DEMAND_LATENCY1000_pct,        0.014
CORE_PREF_L1_DEMAND_LATENCY1000_total_count,            24
CORE_PREF_L1_DEMAND_LATENCY1000_total_pct,        0.009

CORE_PREF_L1_DEMAND_LATENCY1000MORE_count,           857
CORE_PREF_L1_DEMAND_LATENCY1000MORE_pct,        0.763
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_count,          1979
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_pct,        0.772
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_count,        112339
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_count,        256341
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_mean,         0.08
CORE_PREF_L1_DEMAND_LATENCY1000MORE_stddev,         0.72
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_mean,         0.10
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_stddev,         0.75

CORE_PREF_MLC_NOT_USED_LATENCY200_count,          1181
CORE_PREF_MLC_NOT_USED_LATENCY200_pct,       49.024
CORE_PREF_MLC_NOT_USED_LATENCY200_total_count,          3104
CORE_PREF_MLC_NOT_USED_LATENCY200_total_pct,       30.500

CORE_PREF_MLC_NOT_USED_LATENCY400_count,          1039
CORE_PREF_MLC_NOT_USED_LATENCY400_pct,       43.130
CORE_PREF_MLC_NOT_USED_LATENCY400_total_count,          4521
CORE_PREF_MLC_NOT_USED_LATENCY400_total_pct,       44.424

CORE_PREF_MLC_NOT_USED_LATENCY600_count,           139
CORE_PREF_MLC_NOT_USED_LATENCY600_pct,        5.770
CORE_PREF_MLC_NOT_USED_LATENCY600_total_count,          1953
CORE_PREF_MLC_NOT_USED_LATENCY600_total_pct,       19.190

CORE_PREF_MLC_NOT_USED_LATENCY800_count,            14
CORE_PREF_MLC_NOT_USED_LATENCY800_pct,        0.581
CORE_PREF_MLC_NOT_USED_LATENCY800_total_count,           353
CORE_PREF_MLC_NOT_USED_LATENCY800_total_pct,        3.469

CORE_PREF_MLC_NOT_USED_LATENCY1000_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1000_pct,        0.000
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_count,            37
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_pct,        0.364

CORE_PREF_MLC_NOT_USED_LATENCY1200_count,             2
CORE_PREF_MLC_NOT_USED_LATENCY1200_pct,        0.083
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_count,             2
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_pct,        0.020

CORE_PREF_MLC_NOT_USED_LATENCY1400_count,             9
CORE_PREF_MLC_NOT_USED_LATENCY1400_pct,        0.374
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_count,            35
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_pct,        0.344

CORE_PREF_MLC_NOT_USED_LATENCY1600_count,            18
CORE_PREF_MLC_NOT_USED_LATENCY1600_pct,        0.747
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_count,           110
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_pct,        1.081

CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_count,             7
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_pct,        0.291
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_count,            62
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_pct,        0.609
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_count,          2409
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_count,         10177
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_mean,         0.67
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_stddev,         0.87
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_mean,         1.09
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_stddev,         1.04

CORE_PREF_MLC_USED_LATENCY200_count,         14471
CORE_PREF_MLC_USED_LATENCY200_pct,       95.663
CORE_PREF_MLC_USED_LATENCY200_total_count,         23455
CORE_PREF_MLC_USED_LATENCY200_total_pct,       95.629

CORE_PREF_MLC_USED_LATENCY400_count,           392
CORE_PREF_MLC_USED_LATENCY400_pct,        2.591
CORE_PREF_MLC_USED_LATENCY400_total_count,           623
CORE_PREF_MLC_USED_LATENCY400_total_pct,        2.540

CORE_PREF_MLC_USED_LATENCY600_count,            61
CORE_PREF_MLC_USED_LATENCY600_pct,        0.403
CORE_PREF_MLC_USED_LATENCY600_total_count,           117
CORE_PREF_MLC_USED_LATENCY600_total_pct,        0.477

CORE_PREF_MLC_USED_LATENCY800_count,            42
CORE_PREF_MLC_USED_LATENCY800_pct,        0.278
CORE_PREF_MLC_USED_LATENCY800_total_count,            67
CORE_PREF_MLC_USED_LATENCY800_total_pct,        0.273

CORE_PREF_MLC_USED_LATENCY1000_count,            51
CORE_PREF_MLC_USED_LATENCY1000_pct,        0.337
CORE_PREF_MLC_USED_LATENCY1000_total_count,            76
CORE_PREF_MLC_USED_LATENCY1000_total_pct,        0.310

CORE_PREF_MLC_USED_LATENCY1200_count,            59
CORE_PREF_MLC_USED_LATENCY1200_pct,        0.390
CORE_PREF_MLC_USED_LATENCY1200_total_count,            96
CORE_PREF_MLC_USED_LATENCY1200_total_pct,        0.391

CORE_PREF_MLC_USED_LATENCY1400_count,            44
CORE_PREF_MLC_USED_LATENCY1400_pct,        0.291
CORE_PREF_MLC_USED_LATENCY1400_total_count,            79
CORE_PREF_MLC_USED_LATENCY1400_total_pct,        0.322

CORE_PREF_MLC_USED_LATENCY1600_count,             6
CORE_PREF_MLC_USED_LATENCY1600_pct,        0.040
CORE_PREF_MLC_USED_LATENCY1600_total_count,            10
CORE_PREF_MLC_USED_LATENCY1600_total_pct,        0.041

CORE_PREF_MLC_USED_LATENCY1600MORE_count,             1
CORE_PREF_MLC_USED_LATENCY1600MORE_pct,        0.007
CORE_PREF_MLC_USED_LATENCY1600MORE_total_count,             4
CORE_PREF_MLC_USED_LATENCY1600MORE_total_pct,        0.016
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_count,         15127
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_count,         24527
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_mean,         0.10
CORE_PREF_MLC_USED_LATENCY1600MORE_stddev,         0.57
CORE_PREF_MLC_USED_LATENCY1600MORE_total_mean,         0.10
CORE_PREF_MLC_USED_LATENCY1600MORE_total_stddev,         0.59

CORE_PREF_MLC_DEMAND_LATENCY300_count,        217391
CORE_PREF_MLC_DEMAND_LATENCY300_pct,       98.821
CORE_PREF_MLC_DEMAND_LATENCY300_total_count,        460131
CORE_PREF_MLC_DEMAND_LATENCY300_total_pct,       98.747

CORE_PREF_MLC_DEMAND_LATENCY400_count,          1355
CORE_PREF_MLC_DEMAND_LATENCY400_pct,        0.616
CORE_PREF_MLC_DEMAND_LATENCY400_total_count,          3123
CORE_PREF_MLC_DEMAND_LATENCY400_total_pct,        0.670

CORE_PREF_MLC_DEMAND_LATENCY500_count,           345
CORE_PREF_MLC_DEMAND_LATENCY500_pct,        0.157
CORE_PREF_MLC_DEMAND_LATENCY500_total_count,           557
CORE_PREF_MLC_DEMAND_LATENCY500_total_pct,        0.120

CORE_PREF_MLC_DEMAND_LATENCY600_count,            94
CORE_PREF_MLC_DEMAND_LATENCY600_pct,        0.043
CORE_PREF_MLC_DEMAND_LATENCY600_total_count,           197
CORE_PREF_MLC_DEMAND_LATENCY600_total_pct,        0.042

CORE_PREF_MLC_DEMAND_LATENCY700_count,            42
CORE_PREF_MLC_DEMAND_LATENCY700_pct,        0.019
CORE_PREF_MLC_DEMAND_LATENCY700_total_count,            86
CORE_PREF_MLC_DEMAND_LATENCY700_total_pct,        0.018

CORE_PREF_MLC_DEMAND_LATENCY800_count,            25
CORE_PREF_MLC_DEMAND_LATENCY800_pct,        0.011
CORE_PREF_MLC_DEMAND_LATENCY800_total_count,            42
CORE_PREF_MLC_DEMAND_LATENCY800_total_pct,        0.009

CORE_PREF_MLC_DEMAND_LATENCY900_count,            10
CORE_PREF_MLC_DEMAND_LATENCY900_pct,        0.005
CORE_PREF_MLC_DEMAND_LATENCY900_total_count,            24
CORE_PREF_MLC_DEMAND_LATENCY900_total_pct,        0.005

CORE_PREF_MLC_DEMAND_LATENCY1000_count,            18
CORE_PREF_MLC_DEMAND_LATENCY1000_pct,        0.008
CORE_PREF_MLC_DEMAND_LATENCY1000_total_count,            27
CORE_PREF_MLC_DEMAND_LATENCY1000_total_pct,        0.006

CORE_PREF_MLC_DEMAND_LATENCY1000MORE_count,           704
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_pct,        0.320
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_count,          1782
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_pct,        0.382
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_count,        219984
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_count,        465969
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_stddev,         0.48
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_stddev,         0.52

TOTAL_BATCH_FORMED_count,             0
TOTAL_BATCH_FORMED_total_count,             0

TOTAL_BATCH_MEM_REQ_MARKED_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_pct,         -nan
TOTAL_BATCH_MEM_REQ_MARKED_total_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_count,             0
CORE_BATCH_MEM_REQ_MARKED_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_PREF_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_PREF_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_total_pct,         -nan

DRAM_ROW_BATCHES_count,             0
DRAM_ROW_BATCHES_total_count,             0

REJECTED_QUEUE_MLC_count,             0
REJECTED_QUEUE_MLC_total_count,             0

REJECTED_QUEUE_L1_count,             0
REJECTED_QUEUE_L1_total_count,             0

REJECTED_QUEUE_BUS_OUT_count,             0
REJECTED_QUEUE_BUS_OUT_total_count,             0

LEADING_LOAD_LATENCY_count,             0
LEADING_LOAD_LATENCY_pct,        0.000
LEADING_LOAD_LATENCY_total_count,             0
LEADING_LOAD_LATENCY_total_pct,        0.000

LEADING_LOADS_count,             0
LEADING_LOADS_pct,        0.000
LEADING_LOADS_total_count,             0
LEADING_LOADS_total_pct,        0.000

MEM_REQ_CRITICAL_PATH_LENGTH_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_pct,        0.000
MEM_REQ_CRITICAL_PATH_LENGTH_total_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_total_pct,        0.000

TOTAL_MEM_REQ_LATENCY_count,             0
TOTAL_MEM_REQ_LATENCY_total_count,             0

TOTAL_CRITICAL_MEM_REQ_LATENCY_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_pct,         -nan
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_pct,         -nan

TOTAL_CRITICAL_BANK_LATENCY_count,             0
TOTAL_CRITICAL_BANK_LATENCY_pct,         -nan
TOTAL_CRITICAL_BANK_LATENCY_total_count,             0
TOTAL_CRITICAL_BANK_LATENCY_total_pct,         -nan

TOTAL_MEMORY_SLACK_count,             0
TOTAL_MEMORY_SLACK_pct,        0.000
TOTAL_MEMORY_SLACK_total_count,             0
TOTAL_MEMORY_SLACK_total_pct,        0.000

TOTAL_CHIP_UTILIZATION_count,             0
TOTAL_CHIP_UTILIZATION_pct,        0.000
TOTAL_CHIP_UTILIZATION_total_count,             0
TOTAL_CHIP_UTILIZATION_total_pct,        0.000

CHIP_BUSY_UNDER_CRITICAL_REQS_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_pct,        0.000
CHIP_BUSY_UNDER_CRITICAL_REQS_total_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_total_pct,        0.000

PERF_PRED_NUM_STAT_RESETS_count,             0
PERF_PRED_NUM_STAT_RESETS_total_count,             0

PERF_PRED_RESET_STATS_CYCLE_count,             0
PERF_PRED_RESET_STATS_CYCLE_total_count,             0

PERF_PRED_CYCLE_count,      27734114
PERF_PRED_CYCLE_total_count,      42864870

ESTIMATED_ALONE_CYCLES_count,             0
ESTIMATED_ALONE_CYCLES_pct,        0.000
ESTIMATED_ALONE_CYCLES_total_count,             0
ESTIMATED_ALONE_CYCLES_total_pct,        0.000

NUM_WINDOWS_WITH_DCACHE_MISS_count,         27110
NUM_WINDOWS_WITH_DCACHE_MISS_total_count,         53165

LONGEST_DCACHE_MISS_CHAIN_count,        123192
LONGEST_DCACHE_MISS_CHAIN_total_count,        248639

NUM_DCACHE_MISSES_IN_WINDOW_1_count,           122
NUM_DCACHE_MISSES_IN_WINDOW_1_pct,        0.450
NUM_DCACHE_MISSES_IN_WINDOW_1_total_count,           238
NUM_DCACHE_MISSES_IN_WINDOW_1_total_pct,        0.448

NUM_DCACHE_MISSES_IN_WINDOW_2_count,            96
NUM_DCACHE_MISSES_IN_WINDOW_2_pct,        0.354
NUM_DCACHE_MISSES_IN_WINDOW_2_total_count,           177
NUM_DCACHE_MISSES_IN_WINDOW_2_total_pct,        0.333

NUM_DCACHE_MISSES_IN_WINDOW_3_count,            99
NUM_DCACHE_MISSES_IN_WINDOW_3_pct,        0.365
NUM_DCACHE_MISSES_IN_WINDOW_3_total_count,           178
NUM_DCACHE_MISSES_IN_WINDOW_3_total_pct,        0.335

NUM_DCACHE_MISSES_IN_WINDOW_4_count,            64
NUM_DCACHE_MISSES_IN_WINDOW_4_pct,        0.236
NUM_DCACHE_MISSES_IN_WINDOW_4_total_count,           162
NUM_DCACHE_MISSES_IN_WINDOW_4_total_pct,        0.305

NUM_DCACHE_MISSES_IN_WINDOW_5_count,           485
NUM_DCACHE_MISSES_IN_WINDOW_5_pct,        1.789
NUM_DCACHE_MISSES_IN_WINDOW_5_total_count,           946
NUM_DCACHE_MISSES_IN_WINDOW_5_total_pct,        1.779

NUM_DCACHE_MISSES_IN_WINDOW_6_count,          3244
NUM_DCACHE_MISSES_IN_WINDOW_6_pct,       11.966
NUM_DCACHE_MISSES_IN_WINDOW_6_total_count,          5756
NUM_DCACHE_MISSES_IN_WINDOW_6_total_pct,       10.827

NUM_DCACHE_MISSES_IN_WINDOW_7_count,          6266
NUM_DCACHE_MISSES_IN_WINDOW_7_pct,       23.113
NUM_DCACHE_MISSES_IN_WINDOW_7_total_count,         10366
NUM_DCACHE_MISSES_IN_WINDOW_7_total_pct,       19.498

NUM_DCACHE_MISSES_IN_WINDOW_8_count,          5679
NUM_DCACHE_MISSES_IN_WINDOW_8_pct,       20.948
NUM_DCACHE_MISSES_IN_WINDOW_8_total_count,          9144
NUM_DCACHE_MISSES_IN_WINDOW_8_total_pct,       17.199

NUM_DCACHE_MISSES_IN_WINDOW_9_count,          2452
NUM_DCACHE_MISSES_IN_WINDOW_9_pct,        9.045
NUM_DCACHE_MISSES_IN_WINDOW_9_total_count,          4424
NUM_DCACHE_MISSES_IN_WINDOW_9_total_pct,        8.321

NUM_DCACHE_MISSES_IN_WINDOW_10_count,          2431
NUM_DCACHE_MISSES_IN_WINDOW_10_pct,        8.967
NUM_DCACHE_MISSES_IN_WINDOW_10_total_count,          4512
NUM_DCACHE_MISSES_IN_WINDOW_10_total_pct,        8.487

NUM_DCACHE_MISSES_IN_WINDOW_11_count,          2265
NUM_DCACHE_MISSES_IN_WINDOW_11_pct,        8.355
NUM_DCACHE_MISSES_IN_WINDOW_11_total_count,          4666
NUM_DCACHE_MISSES_IN_WINDOW_11_total_pct,        8.776

NUM_DCACHE_MISSES_IN_WINDOW_12_count,          1741
NUM_DCACHE_MISSES_IN_WINDOW_12_pct,        6.422
NUM_DCACHE_MISSES_IN_WINDOW_12_total_count,          3900
NUM_DCACHE_MISSES_IN_WINDOW_12_total_pct,        7.336

NUM_DCACHE_MISSES_IN_WINDOW_13_count,           911
NUM_DCACHE_MISSES_IN_WINDOW_13_pct,        3.360
NUM_DCACHE_MISSES_IN_WINDOW_13_total_count,          2763
NUM_DCACHE_MISSES_IN_WINDOW_13_total_pct,        5.197

NUM_DCACHE_MISSES_IN_WINDOW_14_count,           466
NUM_DCACHE_MISSES_IN_WINDOW_14_pct,        1.719
NUM_DCACHE_MISSES_IN_WINDOW_14_total_count,          2036
NUM_DCACHE_MISSES_IN_WINDOW_14_total_pct,        3.830

NUM_DCACHE_MISSES_IN_WINDOW_15_count,           302
NUM_DCACHE_MISSES_IN_WINDOW_15_pct,        1.114
NUM_DCACHE_MISSES_IN_WINDOW_15_total_count,          1546
NUM_DCACHE_MISSES_IN_WINDOW_15_total_pct,        2.908

NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_count,           487
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_pct,        1.796
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_count,          2351
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_pct,        4.422
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_count,         27110
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_count,         53165
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_mean,         7.67
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_stddev,         2.66
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_mean,         8.31
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_stddev,         3.41

DCACHE_MLP_IN_WINDOW_1_0_count,           222
DCACHE_MLP_IN_WINDOW_1_0_pct,        0.819
DCACHE_MLP_IN_WINDOW_1_0_total_count,           464
DCACHE_MLP_IN_WINDOW_1_0_total_pct,        0.873

DCACHE_MLP_IN_WINDOW_1_5_count,          8594
DCACHE_MLP_IN_WINDOW_1_5_pct,       31.700
DCACHE_MLP_IN_WINDOW_1_5_total_count,         14074
DCACHE_MLP_IN_WINDOW_1_5_total_pct,       26.472

DCACHE_MLP_IN_WINDOW_2_0_count,         11984
DCACHE_MLP_IN_WINDOW_2_0_pct,       44.205
DCACHE_MLP_IN_WINDOW_2_0_total_count,         22380
DCACHE_MLP_IN_WINDOW_2_0_total_pct,       42.095

DCACHE_MLP_IN_WINDOW_2_5_count,          5049
DCACHE_MLP_IN_WINDOW_2_5_pct,       18.624
DCACHE_MLP_IN_WINDOW_2_5_total_count,         12690
DCACHE_MLP_IN_WINDOW_2_5_total_pct,       23.869

DCACHE_MLP_IN_WINDOW_3_0_count,          1013
DCACHE_MLP_IN_WINDOW_3_0_pct,        3.737
DCACHE_MLP_IN_WINDOW_3_0_total_count,          2987
DCACHE_MLP_IN_WINDOW_3_0_total_pct,        5.618

DCACHE_MLP_IN_WINDOW_3_5_count,           176
DCACHE_MLP_IN_WINDOW_3_5_pct,        0.649
DCACHE_MLP_IN_WINDOW_3_5_total_count,           443
DCACHE_MLP_IN_WINDOW_3_5_total_pct,        0.833

DCACHE_MLP_IN_WINDOW_4_0_count,            31
DCACHE_MLP_IN_WINDOW_4_0_pct,        0.114
DCACHE_MLP_IN_WINDOW_4_0_total_count,            58
DCACHE_MLP_IN_WINDOW_4_0_total_pct,        0.109

DCACHE_MLP_IN_WINDOW_4_5_count,            15
DCACHE_MLP_IN_WINDOW_4_5_pct,        0.055
DCACHE_MLP_IN_WINDOW_4_5_total_count,            25
DCACHE_MLP_IN_WINDOW_4_5_total_pct,        0.047

DCACHE_MLP_IN_WINDOW_5_0_count,            11
DCACHE_MLP_IN_WINDOW_5_0_pct,        0.041
DCACHE_MLP_IN_WINDOW_5_0_total_count,            21
DCACHE_MLP_IN_WINDOW_5_0_total_pct,        0.039

DCACHE_MLP_IN_WINDOW_5_5_count,             6
DCACHE_MLP_IN_WINDOW_5_5_pct,        0.022
DCACHE_MLP_IN_WINDOW_5_5_total_count,            10
DCACHE_MLP_IN_WINDOW_5_5_total_pct,        0.019

DCACHE_MLP_IN_WINDOW_6_0_count,             4
DCACHE_MLP_IN_WINDOW_6_0_pct,        0.015
DCACHE_MLP_IN_WINDOW_6_0_total_count,             6
DCACHE_MLP_IN_WINDOW_6_0_total_pct,        0.011

DCACHE_MLP_IN_WINDOW_6_5_count,             3
DCACHE_MLP_IN_WINDOW_6_5_pct,        0.011
DCACHE_MLP_IN_WINDOW_6_5_total_count,             4
DCACHE_MLP_IN_WINDOW_6_5_total_pct,        0.008

DCACHE_MLP_IN_WINDOW_7_0_count,             1
DCACHE_MLP_IN_WINDOW_7_0_pct,        0.004
DCACHE_MLP_IN_WINDOW_7_0_total_count,             2
DCACHE_MLP_IN_WINDOW_7_0_total_pct,        0.004

DCACHE_MLP_IN_WINDOW_7_5_count,             0
DCACHE_MLP_IN_WINDOW_7_5_pct,        0.000
DCACHE_MLP_IN_WINDOW_7_5_total_count,             0
DCACHE_MLP_IN_WINDOW_7_5_total_pct,        0.000

DCACHE_MLP_IN_WINDOW_8_0_count,             0
DCACHE_MLP_IN_WINDOW_8_0_pct,        0.000
DCACHE_MLP_IN_WINDOW_8_0_total_count,             0
DCACHE_MLP_IN_WINDOW_8_0_total_pct,        0.000

DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_count,             1
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_pct,        0.004
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_count,             1
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_pct,        0.002
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_count,         27110
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_count,         53165
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_mean,         1.96
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_stddev,         0.89
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_mean,         2.11
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_stddev,         0.93

PARAM_CHIP_CYCLE_TIME_count,             0
PARAM_CHIP_CYCLE_TIME_total_count,             0

PARAM_CORE_CYCLE_TIME_count,             0
PARAM_CORE_CYCLE_TIME_total_count,        312500

PARAM_L1_CYCLE_TIME_count,             0
PARAM_L1_CYCLE_TIME_total_count,        312500

PARAM_MEMORY_CYCLE_TIME_count,             0
PARAM_MEMORY_CYCLE_TIME_total_count,        833333

MEM_REQ_NON_SCHEDULED__0_count,             0
MEM_REQ_NON_SCHEDULED__0_pct,         -nan
MEM_REQ_NON_SCHEDULED__0_total_count,             0
MEM_REQ_NON_SCHEDULED__0_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__4_count,             0
MEM_REQ_NON_SCHEDULED__4_pct,         -nan
MEM_REQ_NON_SCHEDULED__4_total_count,             0
MEM_REQ_NON_SCHEDULED__4_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__8_count,             0
MEM_REQ_NON_SCHEDULED__8_pct,         -nan
MEM_REQ_NON_SCHEDULED__8_total_count,             0
MEM_REQ_NON_SCHEDULED__8_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_12_count,             0
MEM_REQ_NON_SCHEDULED_12_pct,         -nan
MEM_REQ_NON_SCHEDULED_12_total_count,             0
MEM_REQ_NON_SCHEDULED_12_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_16_count,             0
MEM_REQ_NON_SCHEDULED_16_pct,         -nan
MEM_REQ_NON_SCHEDULED_16_total_count,             0
MEM_REQ_NON_SCHEDULED_16_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_20_count,             0
MEM_REQ_NON_SCHEDULED_20_pct,         -nan
MEM_REQ_NON_SCHEDULED_20_total_count,             0
MEM_REQ_NON_SCHEDULED_20_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_24_count,             0
MEM_REQ_NON_SCHEDULED_24_pct,         -nan
MEM_REQ_NON_SCHEDULED_24_total_count,             0
MEM_REQ_NON_SCHEDULED_24_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_28_count,             0
MEM_REQ_NON_SCHEDULED_28_pct,         -nan
MEM_REQ_NON_SCHEDULED_28_total_count,             0
MEM_REQ_NON_SCHEDULED_28_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_32_count,             0
MEM_REQ_NON_SCHEDULED_32_pct,         -nan
MEM_REQ_NON_SCHEDULED_32_total_count,             0
MEM_REQ_NON_SCHEDULED_32_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_36_count,             0
MEM_REQ_NON_SCHEDULED_36_pct,         -nan
MEM_REQ_NON_SCHEDULED_36_total_count,             0
MEM_REQ_NON_SCHEDULED_36_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_40_count,             0
MEM_REQ_NON_SCHEDULED_40_pct,         -nan
MEM_REQ_NON_SCHEDULED_40_total_count,             0
MEM_REQ_NON_SCHEDULED_40_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_44_count,             0
MEM_REQ_NON_SCHEDULED_44_pct,         -nan
MEM_REQ_NON_SCHEDULED_44_total_count,             0
MEM_REQ_NON_SCHEDULED_44_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_48_count,             0
MEM_REQ_NON_SCHEDULED_48_pct,         -nan
MEM_REQ_NON_SCHEDULED_48_total_count,             0
MEM_REQ_NON_SCHEDULED_48_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_52_count,             0
MEM_REQ_NON_SCHEDULED_52_pct,         -nan
MEM_REQ_NON_SCHEDULED_52_total_count,             0
MEM_REQ_NON_SCHEDULED_52_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_56_count,             0
MEM_REQ_NON_SCHEDULED_56_pct,         -nan
MEM_REQ_NON_SCHEDULED_56_total_count,             0
MEM_REQ_NON_SCHEDULED_56_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_60_count,             0
MEM_REQ_NON_SCHEDULED_60_pct,         -nan
MEM_REQ_NON_SCHEDULED_60_total_count,             0
MEM_REQ_NON_SCHEDULED_60_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_64_count,             0
MEM_REQ_NON_SCHEDULED_64_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_total_count,             0
MEM_REQ_NON_SCHEDULED_64_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_total_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_stddev,         -nan
MEM_REQ_NON_SCHEDULED_64_total_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_total_stddev,         -nan

MEM_REQ_DEMANDS__0_count,      11511840
MEM_REQ_DEMANDS__0_pct,       91.339
MEM_REQ_DEMANDS__0_total_count,      24658921
MEM_REQ_DEMANDS__0_total_pct,       88.912

MEM_REQ_DEMANDS__4_count,       1080070
MEM_REQ_DEMANDS__4_pct,        8.570
MEM_REQ_DEMANDS__4_total_count,       3056340
MEM_REQ_DEMANDS__4_total_pct,       11.020

MEM_REQ_DEMANDS__8_count,          8648
MEM_REQ_DEMANDS__8_pct,        0.069
MEM_REQ_DEMANDS__8_total_count,         14700
MEM_REQ_DEMANDS__8_total_pct,        0.053

MEM_REQ_DEMANDS_12_count,          1497
MEM_REQ_DEMANDS_12_pct,        0.012
MEM_REQ_DEMANDS_12_total_count,          2061
MEM_REQ_DEMANDS_12_total_pct,        0.007

MEM_REQ_DEMANDS_16_count,           681
MEM_REQ_DEMANDS_16_pct,        0.005
MEM_REQ_DEMANDS_16_total_count,          1103
MEM_REQ_DEMANDS_16_total_pct,        0.004

MEM_REQ_DEMANDS_20_count,           157
MEM_REQ_DEMANDS_20_pct,        0.001
MEM_REQ_DEMANDS_20_total_count,           228
MEM_REQ_DEMANDS_20_total_pct,        0.001

MEM_REQ_DEMANDS_24_count,           194
MEM_REQ_DEMANDS_24_pct,        0.002
MEM_REQ_DEMANDS_24_total_count,           277
MEM_REQ_DEMANDS_24_total_pct,        0.001

MEM_REQ_DEMANDS_28_count,           271
MEM_REQ_DEMANDS_28_pct,        0.002
MEM_REQ_DEMANDS_28_total_count,           484
MEM_REQ_DEMANDS_28_total_pct,        0.002

MEM_REQ_DEMANDS_32_count,             0
MEM_REQ_DEMANDS_32_pct,        0.000
MEM_REQ_DEMANDS_32_total_count,             0
MEM_REQ_DEMANDS_32_total_pct,        0.000

MEM_REQ_DEMANDS_36_count,             0
MEM_REQ_DEMANDS_36_pct,        0.000
MEM_REQ_DEMANDS_36_total_count,             0
MEM_REQ_DEMANDS_36_total_pct,        0.000

MEM_REQ_DEMANDS_40_count,             0
MEM_REQ_DEMANDS_40_pct,        0.000
MEM_REQ_DEMANDS_40_total_count,             0
MEM_REQ_DEMANDS_40_total_pct,        0.000

MEM_REQ_DEMANDS_44_count,             0
MEM_REQ_DEMANDS_44_pct,        0.000
MEM_REQ_DEMANDS_44_total_count,             0
MEM_REQ_DEMANDS_44_total_pct,        0.000

MEM_REQ_DEMANDS_48_count,             0
MEM_REQ_DEMANDS_48_pct,        0.000
MEM_REQ_DEMANDS_48_total_count,             0
MEM_REQ_DEMANDS_48_total_pct,        0.000

MEM_REQ_DEMANDS_52_count,             0
MEM_REQ_DEMANDS_52_pct,        0.000
MEM_REQ_DEMANDS_52_total_count,             0
MEM_REQ_DEMANDS_52_total_pct,        0.000

MEM_REQ_DEMANDS_56_count,             0
MEM_REQ_DEMANDS_56_pct,        0.000
MEM_REQ_DEMANDS_56_total_count,             0
MEM_REQ_DEMANDS_56_total_pct,        0.000

MEM_REQ_DEMANDS_60_count,             0
MEM_REQ_DEMANDS_60_pct,        0.000
MEM_REQ_DEMANDS_60_total_count,             0
MEM_REQ_DEMANDS_60_total_pct,        0.000

MEM_REQ_DEMANDS_64_count,             0
MEM_REQ_DEMANDS_64_pct,        0.000
MEM_REQ_DEMANDS_64_total_count,             0
MEM_REQ_DEMANDS_64_total_pct,        0.000
MEM_REQ_DEMANDS_64_sum_count,      12603358
MEM_REQ_DEMANDS_64_sum_pct,      100.000
MEM_REQ_DEMANDS_64_sum_total_count,      27734114
MEM_REQ_DEMANDS_64_sum_total_pct,      100.000
MEM_REQ_DEMANDS_64_mean,         0.09
MEM_REQ_DEMANDS_64_stddev,         0.28
MEM_REQ_DEMANDS_64_total_mean,         0.11
MEM_REQ_DEMANDS_64_total_stddev,         0.30

MEM_REQ_PREFS__0_count,       6277929
MEM_REQ_PREFS__0_pct,       49.812
MEM_REQ_PREFS__0_total_count,      17435277
MEM_REQ_PREFS__0_total_pct,       62.866

MEM_REQ_PREFS__4_count,       2416845
MEM_REQ_PREFS__4_pct,       19.176
MEM_REQ_PREFS__4_total_count,       4098717
MEM_REQ_PREFS__4_total_pct,       14.779

MEM_REQ_PREFS__8_count,       1030204
MEM_REQ_PREFS__8_pct,        8.174
MEM_REQ_PREFS__8_total_count,       1686231
MEM_REQ_PREFS__8_total_pct,        6.080

MEM_REQ_PREFS_12_count,        872615
MEM_REQ_PREFS_12_pct,        6.924
MEM_REQ_PREFS_12_total_count,       1390889
MEM_REQ_PREFS_12_total_pct,        5.015

MEM_REQ_PREFS_16_count,        759687
MEM_REQ_PREFS_16_pct,        6.028
MEM_REQ_PREFS_16_total_count,       1170329
MEM_REQ_PREFS_16_total_pct,        4.220

MEM_REQ_PREFS_20_count,        463037
MEM_REQ_PREFS_20_pct,        3.674
MEM_REQ_PREFS_20_total_count,        718575
MEM_REQ_PREFS_20_total_pct,        2.591

MEM_REQ_PREFS_24_count,        660695
MEM_REQ_PREFS_24_pct,        5.242
MEM_REQ_PREFS_24_total_count,       1047786
MEM_REQ_PREFS_24_total_pct,        3.778

MEM_REQ_PREFS_28_count,        122346
MEM_REQ_PREFS_28_pct,        0.971
MEM_REQ_PREFS_28_total_count,        186310
MEM_REQ_PREFS_28_total_pct,        0.672

MEM_REQ_PREFS_32_count,             0
MEM_REQ_PREFS_32_pct,        0.000
MEM_REQ_PREFS_32_total_count,             0
MEM_REQ_PREFS_32_total_pct,        0.000

MEM_REQ_PREFS_36_count,             0
MEM_REQ_PREFS_36_pct,        0.000
MEM_REQ_PREFS_36_total_count,             0
MEM_REQ_PREFS_36_total_pct,        0.000

MEM_REQ_PREFS_40_count,             0
MEM_REQ_PREFS_40_pct,        0.000
MEM_REQ_PREFS_40_total_count,             0
MEM_REQ_PREFS_40_total_pct,        0.000

MEM_REQ_PREFS_44_count,             0
MEM_REQ_PREFS_44_pct,        0.000
MEM_REQ_PREFS_44_total_count,             0
MEM_REQ_PREFS_44_total_pct,        0.000

MEM_REQ_PREFS_48_count,             0
MEM_REQ_PREFS_48_pct,        0.000
MEM_REQ_PREFS_48_total_count,             0
MEM_REQ_PREFS_48_total_pct,        0.000

MEM_REQ_PREFS_52_count,             0
MEM_REQ_PREFS_52_pct,        0.000
MEM_REQ_PREFS_52_total_count,             0
MEM_REQ_PREFS_52_total_pct,        0.000

MEM_REQ_PREFS_56_count,             0
MEM_REQ_PREFS_56_pct,        0.000
MEM_REQ_PREFS_56_total_count,             0
MEM_REQ_PREFS_56_total_pct,        0.000

MEM_REQ_PREFS_60_count,             0
MEM_REQ_PREFS_60_pct,        0.000
MEM_REQ_PREFS_60_total_count,             0
MEM_REQ_PREFS_60_total_pct,        0.000

MEM_REQ_PREFS_64_count,             0
MEM_REQ_PREFS_64_pct,        0.000
MEM_REQ_PREFS_64_total_count,             0
MEM_REQ_PREFS_64_total_pct,        0.000
MEM_REQ_PREFS_64_sum_count,      12603358
MEM_REQ_PREFS_64_sum_pct,      100.000
MEM_REQ_PREFS_64_sum_total_count,      27734114
MEM_REQ_PREFS_64_sum_total_pct,      100.000
MEM_REQ_PREFS_64_mean,         1.37
MEM_REQ_PREFS_64_stddev,         1.60
MEM_REQ_PREFS_64_total_mean,         0.99
MEM_REQ_PREFS_64_total_stddev,         1.50

MEM_REQ_WRITEBACKS__0_count,      12603330
MEM_REQ_WRITEBACKS__0_pct,      100.000
MEM_REQ_WRITEBACKS__0_total_count,      27734077
MEM_REQ_WRITEBACKS__0_total_pct,      100.000

MEM_REQ_WRITEBACKS__4_count,            28
MEM_REQ_WRITEBACKS__4_pct,        0.000
MEM_REQ_WRITEBACKS__4_total_count,            37
MEM_REQ_WRITEBACKS__4_total_pct,        0.000

MEM_REQ_WRITEBACKS__8_count,             0
MEM_REQ_WRITEBACKS__8_pct,        0.000
MEM_REQ_WRITEBACKS__8_total_count,             0
MEM_REQ_WRITEBACKS__8_total_pct,        0.000

MEM_REQ_WRITEBACKS_12_count,             0
MEM_REQ_WRITEBACKS_12_pct,        0.000
MEM_REQ_WRITEBACKS_12_total_count,             0
MEM_REQ_WRITEBACKS_12_total_pct,        0.000

MEM_REQ_WRITEBACKS_16_count,             0
MEM_REQ_WRITEBACKS_16_pct,        0.000
MEM_REQ_WRITEBACKS_16_total_count,             0
MEM_REQ_WRITEBACKS_16_total_pct,        0.000

MEM_REQ_WRITEBACKS_20_count,             0
MEM_REQ_WRITEBACKS_20_pct,        0.000
MEM_REQ_WRITEBACKS_20_total_count,             0
MEM_REQ_WRITEBACKS_20_total_pct,        0.000

MEM_REQ_WRITEBACKS_24_count,             0
MEM_REQ_WRITEBACKS_24_pct,        0.000
MEM_REQ_WRITEBACKS_24_total_count,             0
MEM_REQ_WRITEBACKS_24_total_pct,        0.000

MEM_REQ_WRITEBACKS_28_count,             0
MEM_REQ_WRITEBACKS_28_pct,        0.000
MEM_REQ_WRITEBACKS_28_total_count,             0
MEM_REQ_WRITEBACKS_28_total_pct,        0.000

MEM_REQ_WRITEBACKS_32_count,             0
MEM_REQ_WRITEBACKS_32_pct,        0.000
MEM_REQ_WRITEBACKS_32_total_count,             0
MEM_REQ_WRITEBACKS_32_total_pct,        0.000

MEM_REQ_WRITEBACKS_36_count,             0
MEM_REQ_WRITEBACKS_36_pct,        0.000
MEM_REQ_WRITEBACKS_36_total_count,             0
MEM_REQ_WRITEBACKS_36_total_pct,        0.000

MEM_REQ_WRITEBACKS_40_count,             0
MEM_REQ_WRITEBACKS_40_pct,        0.000
MEM_REQ_WRITEBACKS_40_total_count,             0
MEM_REQ_WRITEBACKS_40_total_pct,        0.000

MEM_REQ_WRITEBACKS_44_count,             0
MEM_REQ_WRITEBACKS_44_pct,        0.000
MEM_REQ_WRITEBACKS_44_total_count,             0
MEM_REQ_WRITEBACKS_44_total_pct,        0.000

MEM_REQ_WRITEBACKS_48_count,             0
MEM_REQ_WRITEBACKS_48_pct,        0.000
MEM_REQ_WRITEBACKS_48_total_count,             0
MEM_REQ_WRITEBACKS_48_total_pct,        0.000

MEM_REQ_WRITEBACKS_52_count,             0
MEM_REQ_WRITEBACKS_52_pct,        0.000
MEM_REQ_WRITEBACKS_52_total_count,             0
MEM_REQ_WRITEBACKS_52_total_pct,        0.000

MEM_REQ_WRITEBACKS_56_count,             0
MEM_REQ_WRITEBACKS_56_pct,        0.000
MEM_REQ_WRITEBACKS_56_total_count,             0
MEM_REQ_WRITEBACKS_56_total_pct,        0.000

MEM_REQ_WRITEBACKS_60_count,             0
MEM_REQ_WRITEBACKS_60_pct,        0.000
MEM_REQ_WRITEBACKS_60_total_count,             0
MEM_REQ_WRITEBACKS_60_total_pct,        0.000

MEM_REQ_WRITEBACKS_64_count,             0
MEM_REQ_WRITEBACKS_64_pct,        0.000
MEM_REQ_WRITEBACKS_64_total_count,             0
MEM_REQ_WRITEBACKS_64_total_pct,        0.000
MEM_REQ_WRITEBACKS_64_sum_count,      12603358
MEM_REQ_WRITEBACKS_64_sum_pct,      100.000
MEM_REQ_WRITEBACKS_64_sum_total_count,      27734114
MEM_REQ_WRITEBACKS_64_sum_total_pct,      100.000
MEM_REQ_WRITEBACKS_64_mean,         0.00
MEM_REQ_WRITEBACKS_64_stddev,         0.00
MEM_REQ_WRITEBACKS_64_total_mean,         0.00
MEM_REQ_WRITEBACKS_64_total_stddev,         0.00

MEM_REQ_DEMAND_CYCLES_count,      21733664
MEM_REQ_DEMAND_CYCLES_total_count,      52356046

MEM_REQ_PREF_CYCLES_count,      82048394
MEM_REQ_PREF_CYCLES_total_count,     134356971

MEM_REQ_WB_CYCLES_count,         52302
MEM_REQ_WB_CYCLES_total_count,        105865

DRAM_CHANNEL_REQS_count,             0
DRAM_CHANNEL_REQS_total_count,             0

DRAM_CHANNEL_CRIT_REQS_count,             0
DRAM_CHANNEL_CRIT_REQS_total_count,             0

DRAM_CHANNEL_CRIT_DIR_SWITCHES_count,             0
DRAM_CHANNEL_CRIT_DIR_SWITCHES_total_count,             0

DRAM_BANK_CRIT_REQS_count,             0
DRAM_BANK_CRIT_REQS_total_count,             0

DRAM_INSTA_MLP_SAMPLES_count,             0
DRAM_INSTA_MLP_SAMPLES_total_count,             0

DRAM_INSTA_MLP_UNIQUE_REQS_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_pct,         -nan
DRAM_INSTA_MLP_UNIQUE_REQS_total_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_total_pct,         -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_pct,         -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_total_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_total_pct,         -nan

DRAM_GLOBAL_MLP_count,             0
DRAM_GLOBAL_MLP_pct,         -nan
DRAM_GLOBAL_MLP_total_count,             0
DRAM_GLOBAL_MLP_total_pct,         -nan

DRAM_GLOBAL_MLP_0_count,             0
DRAM_GLOBAL_MLP_0_pct,         -nan
DRAM_GLOBAL_MLP_0_total_count,             0
DRAM_GLOBAL_MLP_0_total_pct,         -nan

DRAM_GLOBAL_MLP_1_count,             0
DRAM_GLOBAL_MLP_1_pct,         -nan
DRAM_GLOBAL_MLP_1_total_count,             0
DRAM_GLOBAL_MLP_1_total_pct,         -nan

DRAM_GLOBAL_MLP_2_count,             0
DRAM_GLOBAL_MLP_2_pct,         -nan
DRAM_GLOBAL_MLP_2_total_count,             0
DRAM_GLOBAL_MLP_2_total_pct,         -nan

DRAM_GLOBAL_MLP_3_count,             0
DRAM_GLOBAL_MLP_3_pct,         -nan
DRAM_GLOBAL_MLP_3_total_count,             0
DRAM_GLOBAL_MLP_3_total_pct,         -nan

DRAM_GLOBAL_MLP_4_count,             0
DRAM_GLOBAL_MLP_4_pct,         -nan
DRAM_GLOBAL_MLP_4_total_count,             0
DRAM_GLOBAL_MLP_4_total_pct,         -nan

DRAM_GLOBAL_MLP_5_count,             0
DRAM_GLOBAL_MLP_5_pct,         -nan
DRAM_GLOBAL_MLP_5_total_count,             0
DRAM_GLOBAL_MLP_5_total_pct,         -nan

DRAM_GLOBAL_MLP_6_count,             0
DRAM_GLOBAL_MLP_6_pct,         -nan
DRAM_GLOBAL_MLP_6_total_count,             0
DRAM_GLOBAL_MLP_6_total_pct,         -nan

DRAM_GLOBAL_MLP_7_count,             0
DRAM_GLOBAL_MLP_7_pct,         -nan
DRAM_GLOBAL_MLP_7_total_count,             0
DRAM_GLOBAL_MLP_7_total_pct,         -nan

DRAM_GLOBAL_MLP_8_count,             0
DRAM_GLOBAL_MLP_8_pct,         -nan
DRAM_GLOBAL_MLP_8_total_count,             0
DRAM_GLOBAL_MLP_8_total_pct,         -nan

DRAM_GLOBAL_MLP_9_count,             0
DRAM_GLOBAL_MLP_9_pct,         -nan
DRAM_GLOBAL_MLP_9_total_count,             0
DRAM_GLOBAL_MLP_9_total_pct,         -nan

DRAM_GLOBAL_MLP_10_count,             0
DRAM_GLOBAL_MLP_10_pct,         -nan
DRAM_GLOBAL_MLP_10_total_count,             0
DRAM_GLOBAL_MLP_10_total_pct,         -nan

DRAM_GLOBAL_MLP_11_count,             0
DRAM_GLOBAL_MLP_11_pct,         -nan
DRAM_GLOBAL_MLP_11_total_count,             0
DRAM_GLOBAL_MLP_11_total_pct,         -nan

DRAM_GLOBAL_MLP_12_count,             0
DRAM_GLOBAL_MLP_12_pct,         -nan
DRAM_GLOBAL_MLP_12_total_count,             0
DRAM_GLOBAL_MLP_12_total_pct,         -nan

DRAM_GLOBAL_MLP_13_count,             0
DRAM_GLOBAL_MLP_13_pct,         -nan
DRAM_GLOBAL_MLP_13_total_count,             0
DRAM_GLOBAL_MLP_13_total_pct,         -nan

DRAM_GLOBAL_MLP_14_count,             0
DRAM_GLOBAL_MLP_14_pct,         -nan
DRAM_GLOBAL_MLP_14_total_count,             0
DRAM_GLOBAL_MLP_14_total_pct,         -nan

DRAM_GLOBAL_MLP_15_count,             0
DRAM_GLOBAL_MLP_15_pct,         -nan
DRAM_GLOBAL_MLP_15_total_count,             0
DRAM_GLOBAL_MLP_15_total_pct,         -nan

DRAM_GLOBAL_MLP_16_count,             0
DRAM_GLOBAL_MLP_16_pct,         -nan
DRAM_GLOBAL_MLP_16_total_count,             0
DRAM_GLOBAL_MLP_16_total_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_count,             0
DRAM_GLOBAL_MLP_16_sum_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_total_count,             0
DRAM_GLOBAL_MLP_16_sum_total_pct,         -nan
DRAM_GLOBAL_MLP_16_mean,         -nan
DRAM_GLOBAL_MLP_16_stddev,         -nan
DRAM_GLOBAL_MLP_16_total_mean,         -nan
DRAM_GLOBAL_MLP_16_total_stddev,         -nan

DRAM_TOTAL_GLOBAL_MLP_0_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_0_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_1_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_1_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_2_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_2_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_3_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_3_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_4_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_4_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_5_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_5_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_6_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_6_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_7_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_7_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_8_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_8_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_9_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_9_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_10_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_10_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_11_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_11_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_12_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_12_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_13_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_13_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_14_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_14_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_15_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_15_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_16_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_16_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_17_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_17_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_18_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_18_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_19_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_19_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_20_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_20_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_21_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_21_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_22_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_22_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_23_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_23_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_24_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_24_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_25_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_25_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_26_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_26_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_27_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_27_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_28_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_28_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_29_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_29_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_30_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_30_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_31_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_31_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_32_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_stddev,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_stddev,         -nan

UNIQUE_ROWS_PER_BANK_0_count,             0
UNIQUE_ROWS_PER_BANK_0_pct,         -nan
UNIQUE_ROWS_PER_BANK_0_total_count,             0
UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_1_count,             0
UNIQUE_ROWS_PER_BANK_1_pct,         -nan
UNIQUE_ROWS_PER_BANK_1_total_count,             0
UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_2_count,             0
UNIQUE_ROWS_PER_BANK_2_pct,         -nan
UNIQUE_ROWS_PER_BANK_2_total_count,             0
UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_3_count,             0
UNIQUE_ROWS_PER_BANK_3_pct,         -nan
UNIQUE_ROWS_PER_BANK_3_total_count,             0
UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_4_count,             0
UNIQUE_ROWS_PER_BANK_4_pct,         -nan
UNIQUE_ROWS_PER_BANK_4_total_count,             0
UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_5_count,             0
UNIQUE_ROWS_PER_BANK_5_pct,         -nan
UNIQUE_ROWS_PER_BANK_5_total_count,             0
UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_6_count,             0
UNIQUE_ROWS_PER_BANK_6_pct,         -nan
UNIQUE_ROWS_PER_BANK_6_total_count,             0
UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_7_count,             0
UNIQUE_ROWS_PER_BANK_7_pct,         -nan
UNIQUE_ROWS_PER_BANK_7_total_count,             0
UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_MORE_count,             0
UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORE_UNIQUE_ROWS_PER_BANK_0_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_0_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_1_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_1_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_2_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_2_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_3_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_3_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_4_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_4_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_5_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_5_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_6_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_6_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_7_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_7_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_MORE_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORES_PER_BANK_0_count,             0
CORES_PER_BANK_0_pct,         -nan
CORES_PER_BANK_0_total_count,             0
CORES_PER_BANK_0_total_pct,         -nan

CORES_PER_BANK_1_count,             0
CORES_PER_BANK_1_pct,         -nan
CORES_PER_BANK_1_total_count,             0
CORES_PER_BANK_1_total_pct,         -nan

CORES_PER_BANK_2_count,             0
CORES_PER_BANK_2_pct,         -nan
CORES_PER_BANK_2_total_count,             0
CORES_PER_BANK_2_total_pct,         -nan

CORES_PER_BANK_3_count,             0
CORES_PER_BANK_3_pct,         -nan
CORES_PER_BANK_3_total_count,             0
CORES_PER_BANK_3_total_pct,         -nan

CORES_PER_BANK_4_count,             0
CORES_PER_BANK_4_pct,         -nan
CORES_PER_BANK_4_total_count,             0
CORES_PER_BANK_4_total_pct,         -nan

CORES_PER_BANK_5_count,             0
CORES_PER_BANK_5_pct,         -nan
CORES_PER_BANK_5_total_count,             0
CORES_PER_BANK_5_total_pct,         -nan

CORES_PER_BANK_6_count,             0
CORES_PER_BANK_6_pct,         -nan
CORES_PER_BANK_6_total_count,             0
CORES_PER_BANK_6_total_pct,         -nan

CORES_PER_BANK_7_count,             0
CORES_PER_BANK_7_pct,         -nan
CORES_PER_BANK_7_total_count,             0
CORES_PER_BANK_7_total_pct,         -nan

CORES_PER_BANK_MORE_count,             0
CORES_PER_BANK_MORE_pct,         -nan
CORES_PER_BANK_MORE_total_count,             0
CORES_PER_BANK_MORE_total_pct,         -nan
CORES_PER_BANK_MORE_sum_count,             0
CORES_PER_BANK_MORE_sum_pct,         -nan
CORES_PER_BANK_MORE_sum_total_count,             0
CORES_PER_BANK_MORE_sum_total_pct,         -nan
CORES_PER_BANK_MORE_mean,         -nan
CORES_PER_BANK_MORE_stddev,         -nan
CORES_PER_BANK_MORE_total_mean,         -nan
CORES_PER_BANK_MORE_total_stddev,         -nan

MEM_BANKS_WITH_REQS_0_count,             0
MEM_BANKS_WITH_REQS_0_pct,         -nan
MEM_BANKS_WITH_REQS_0_total_count,             0
MEM_BANKS_WITH_REQS_0_total_pct,         -nan

MEM_BANKS_WITH_REQS_1_count,             0
MEM_BANKS_WITH_REQS_1_pct,         -nan
MEM_BANKS_WITH_REQS_1_total_count,             0
MEM_BANKS_WITH_REQS_1_total_pct,         -nan

MEM_BANKS_WITH_REQS_2_count,             0
MEM_BANKS_WITH_REQS_2_pct,         -nan
MEM_BANKS_WITH_REQS_2_total_count,             0
MEM_BANKS_WITH_REQS_2_total_pct,         -nan

MEM_BANKS_WITH_REQS_3_count,             0
MEM_BANKS_WITH_REQS_3_pct,         -nan
MEM_BANKS_WITH_REQS_3_total_count,             0
MEM_BANKS_WITH_REQS_3_total_pct,         -nan

MEM_BANKS_WITH_REQS_4_count,             0
MEM_BANKS_WITH_REQS_4_pct,         -nan
MEM_BANKS_WITH_REQS_4_total_count,             0
MEM_BANKS_WITH_REQS_4_total_pct,         -nan

MEM_BANKS_WITH_REQS_5_count,             0
MEM_BANKS_WITH_REQS_5_pct,         -nan
MEM_BANKS_WITH_REQS_5_total_count,             0
MEM_BANKS_WITH_REQS_5_total_pct,         -nan

MEM_BANKS_WITH_REQS_6_count,             0
MEM_BANKS_WITH_REQS_6_pct,         -nan
MEM_BANKS_WITH_REQS_6_total_count,             0
MEM_BANKS_WITH_REQS_6_total_pct,         -nan

MEM_BANKS_WITH_REQS_7_count,             0
MEM_BANKS_WITH_REQS_7_pct,         -nan
MEM_BANKS_WITH_REQS_7_total_count,             0
MEM_BANKS_WITH_REQS_7_total_pct,         -nan

MEM_BANKS_WITH_REQS_8_count,             0
MEM_BANKS_WITH_REQS_8_pct,         -nan
MEM_BANKS_WITH_REQS_8_total_count,             0
MEM_BANKS_WITH_REQS_8_total_pct,         -nan

MEM_BANKS_WITH_REQS_9_count,             0
MEM_BANKS_WITH_REQS_9_pct,         -nan
MEM_BANKS_WITH_REQS_9_total_count,             0
MEM_BANKS_WITH_REQS_9_total_pct,         -nan

MEM_BANKS_WITH_REQS_10_count,             0
MEM_BANKS_WITH_REQS_10_pct,         -nan
MEM_BANKS_WITH_REQS_10_total_count,             0
MEM_BANKS_WITH_REQS_10_total_pct,         -nan

MEM_BANKS_WITH_REQS_11_count,             0
MEM_BANKS_WITH_REQS_11_pct,         -nan
MEM_BANKS_WITH_REQS_11_total_count,             0
MEM_BANKS_WITH_REQS_11_total_pct,         -nan

MEM_BANKS_WITH_REQS_12_count,             0
MEM_BANKS_WITH_REQS_12_pct,         -nan
MEM_BANKS_WITH_REQS_12_total_count,             0
MEM_BANKS_WITH_REQS_12_total_pct,         -nan

MEM_BANKS_WITH_REQS_13_count,             0
MEM_BANKS_WITH_REQS_13_pct,         -nan
MEM_BANKS_WITH_REQS_13_total_count,             0
MEM_BANKS_WITH_REQS_13_total_pct,         -nan

MEM_BANKS_WITH_REQS_14_count,             0
MEM_BANKS_WITH_REQS_14_pct,         -nan
MEM_BANKS_WITH_REQS_14_total_count,             0
MEM_BANKS_WITH_REQS_14_total_pct,         -nan

MEM_BANKS_WITH_REQS_15_count,             0
MEM_BANKS_WITH_REQS_15_pct,         -nan
MEM_BANKS_WITH_REQS_15_total_count,             0
MEM_BANKS_WITH_REQS_15_total_pct,         -nan

MEM_BANKS_WITH_REQS_16_count,             0
MEM_BANKS_WITH_REQS_16_pct,         -nan
MEM_BANKS_WITH_REQS_16_total_count,             0
MEM_BANKS_WITH_REQS_16_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_count,             0
MEM_BANKS_WITH_REQS_16_sum_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_total_count,             0
MEM_BANKS_WITH_REQS_16_sum_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_mean,         -nan
MEM_BANKS_WITH_REQS_16_stddev,         -nan
MEM_BANKS_WITH_REQS_16_total_mean,         -nan
MEM_BANKS_WITH_REQS_16_total_stddev,         -nan

MEM_BANKS_WITH_REQS_count,             0
MEM_BANKS_WITH_REQS_total_count,             0

DRAM_CHANNEL_IN_DEMAND_count,             0
DRAM_CHANNEL_IN_DEMAND_total_count,             0

DRAM_BUS_IN_DEMAND_count,             0
DRAM_BUS_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_count,             0
DRAM_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_STALLING_count,             0
DRAM_BANK_IN_DEMAND_STALLING_total_count,             0

DRAM_ANY_BANK_IN_DEMAND_count,             0
DRAM_ANY_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_BANK_0_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_0_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_1_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_1_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_2_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_2_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_3_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_3_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_4_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_4_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_5_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_5_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_6_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_6_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_7_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_7_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_8_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_8_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_9_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_9_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_10_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_10_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_11_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_11_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_12_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_12_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_13_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_13_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_14_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_14_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_15_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_15_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_16_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_stddev,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_stddev,         -nan

DRAM_CONTENTION_BUS_count,             0
DRAM_CONTENTION_BUS_pct,         -nan
DRAM_CONTENTION_BUS_total_count,             0
DRAM_CONTENTION_BUS_total_pct,         -nan

DRAM_CONTENTION_BANKS_count,             0
DRAM_CONTENTION_BANKS_pct,         -nan
DRAM_CONTENTION_BANKS_total_count,             0
DRAM_CONTENTION_BANKS_total_pct,         -nan

DRAM_CONTENTION_FAW_count,             0
DRAM_CONTENTION_FAW_pct,         -nan
DRAM_CONTENTION_FAW_total_count,             0
DRAM_CONTENTION_FAW_total_pct,         -nan

DRAM_CONTENTION_BANKS_TIMES_1000_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_pct,         -nan
DRAM_CONTENTION_BANKS_TIMES_1000_total_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_total_pct,         -nan

DRAM_STALL_OTHER_CORE_count,             0
DRAM_STALL_OTHER_CORE_total_count,             0

DRAM_STALLED_BY_OTHER_CORE_count,             0
DRAM_STALLED_BY_OTHER_CORE_total_count,             0

DRAM_MP_CRIT_PATH_count,             0
DRAM_MP_CRIT_PATH_total_count,             0

DRAM_MP_CRIT_PATH_BUS_count,             0
DRAM_MP_CRIT_PATH_BUS_pct,         -nan
DRAM_MP_CRIT_PATH_BUS_total_count,             0
DRAM_MP_CRIT_PATH_BUS_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_count,             0
DRAM_MP_CRIT_PATH_BANK_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_total_count,             0
DRAM_MP_CRIT_PATH_BANK_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_TRAS_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_TRAS_total_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_total_pct,         -nan

DRAM_MP_CRIT_PATH_FAW_count,             0
DRAM_MP_CRIT_PATH_FAW_pct,         -nan
DRAM_MP_CRIT_PATH_FAW_total_count,             0
DRAM_MP_CRIT_PATH_FAW_total_pct,         -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000_count,             0
DRAM_BLACK_BOX_SERVICE_TIMES_1000_total_count,             0

DRAM_BLACK_BOX_REQS_BUSY_0_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_0_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_1_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_1_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_2_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_2_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_3_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_3_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_4_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_4_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_5_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_5_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_6_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_6_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_7_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_7_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_8_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_stddev,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_stddev,         -nan

NUM_MEM_SCHED_DECISIONS_count,             0
NUM_MEM_SCHED_DECISIONS_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_pct,         -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK_count,             0
NUM_MEM_SCHED_DECISIONS_PER_BANK_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_total_pct,         -nan

ROW_BUFFER_HITS_BANK_0_count,             0
ROW_BUFFER_HITS_BANK_0_pct,         -nan
ROW_BUFFER_HITS_BANK_0_total_count,             0
ROW_BUFFER_HITS_BANK_0_total_pct,         -nan

ROW_BUFFER_HITS_BANK_1_count,             0
ROW_BUFFER_HITS_BANK_1_pct,         -nan
ROW_BUFFER_HITS_BANK_1_total_count,             0
ROW_BUFFER_HITS_BANK_1_total_pct,         -nan

ROW_BUFFER_HITS_BANK_2_count,             0
ROW_BUFFER_HITS_BANK_2_pct,         -nan
ROW_BUFFER_HITS_BANK_2_total_count,             0
ROW_BUFFER_HITS_BANK_2_total_pct,         -nan

ROW_BUFFER_HITS_BANK_3_count,             0
ROW_BUFFER_HITS_BANK_3_pct,         -nan
ROW_BUFFER_HITS_BANK_3_total_count,             0
ROW_BUFFER_HITS_BANK_3_total_pct,         -nan

ROW_BUFFER_HITS_BANK_4_count,             0
ROW_BUFFER_HITS_BANK_4_pct,         -nan
ROW_BUFFER_HITS_BANK_4_total_count,             0
ROW_BUFFER_HITS_BANK_4_total_pct,         -nan

ROW_BUFFER_HITS_BANK_5_count,             0
ROW_BUFFER_HITS_BANK_5_pct,         -nan
ROW_BUFFER_HITS_BANK_5_total_count,             0
ROW_BUFFER_HITS_BANK_5_total_pct,         -nan

ROW_BUFFER_HITS_BANK_6_count,             0
ROW_BUFFER_HITS_BANK_6_pct,         -nan
ROW_BUFFER_HITS_BANK_6_total_count,             0
ROW_BUFFER_HITS_BANK_6_total_pct,         -nan

ROW_BUFFER_HITS_BANK_7_count,             0
ROW_BUFFER_HITS_BANK_7_pct,         -nan
ROW_BUFFER_HITS_BANK_7_total_count,             0
ROW_BUFFER_HITS_BANK_7_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_count,             0
ROW_BUFFER_HITS_BANK_7_sum_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_total_count,             0
ROW_BUFFER_HITS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_mean,         -nan
ROW_BUFFER_HITS_BANK_7_stddev,         -nan
ROW_BUFFER_HITS_BANK_7_total_mean,         -nan
ROW_BUFFER_HITS_BANK_7_total_stddev,         -nan

ROW_BUFFER_CONFLICTS_BANK_0_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_0_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_1_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_1_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_2_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_2_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_3_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_3_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_4_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_4_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_5_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_5_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_6_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_6_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_7_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_stddev,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_stddev,         -nan

MEM_BANK_WAITING_CYCLES_count,             0
MEM_BANK_WAITING_CYCLES_total_count,             0

MEM_WAITING_CYCLES_TIMES_840_count,             0
MEM_WAITING_CYCLES_TIMES_840_total_count,             0

MEM_PROB_WAITING_CYCLES_count,             0
MEM_PROB_WAITING_CYCLES_total_count,             0

DRAM_SCHED_QUANTA_count,             0
DRAM_SCHED_QUANTA_total_count,             0

DRAM_SCHED_CORE_PRIORITY_0_count,             0
DRAM_SCHED_CORE_PRIORITY_0_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_0_total_count,             0
DRAM_SCHED_CORE_PRIORITY_0_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_1_count,             0
DRAM_SCHED_CORE_PRIORITY_1_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_1_total_count,             0
DRAM_SCHED_CORE_PRIORITY_1_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_2_count,             0
DRAM_SCHED_CORE_PRIORITY_2_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_2_total_count,             0
DRAM_SCHED_CORE_PRIORITY_2_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_3_count,             0
DRAM_SCHED_CORE_PRIORITY_3_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_3_total_count,             0
DRAM_SCHED_CORE_PRIORITY_3_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_4_count,             0
DRAM_SCHED_CORE_PRIORITY_4_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_4_total_count,             0
DRAM_SCHED_CORE_PRIORITY_4_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_5_count,             0
DRAM_SCHED_CORE_PRIORITY_5_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_5_total_count,             0
DRAM_SCHED_CORE_PRIORITY_5_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_6_count,             0
DRAM_SCHED_CORE_PRIORITY_6_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_6_total_count,             0
DRAM_SCHED_CORE_PRIORITY_6_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_7_count,             0
DRAM_SCHED_CORE_PRIORITY_7_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_stddev,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_stddev,         -nan

DRAM_SCHED_CMD_SCHEDULED_count,             0
DRAM_SCHED_CMD_SCHEDULED_pct,         -nan
DRAM_SCHED_CMD_SCHEDULED_total_count,             0
DRAM_SCHED_CMD_SCHEDULED_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_pct,         -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_stddev,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_stddev,         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_MISS_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_MISS_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_HIT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_HIT_total_count,             0

DRAM_ROW_OPEN_WAIT_count,             0
DRAM_ROW_OPEN_WAIT_total_count,             0

MEM_QUEUE_ARRIVAL_DISTANCE_0_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_10_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_20_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_30_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_40_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_50_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_60_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_70_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_80_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_90_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_100_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_110_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_120_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_130_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_140_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_150_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_160_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_170_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_180_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_190_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_200_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_210_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_220_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_230_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_240_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_250_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_260_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_270_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_280_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_290_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_300_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_310_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_320_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_330_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_340_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_350_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_360_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_370_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_380_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_390_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_400_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_410_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_420_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_430_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_440_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_450_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_460_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_470_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_480_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_490_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_500_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_510_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_520_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_530_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_540_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_550_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_560_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_570_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_580_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_590_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_600_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_610_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_620_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_630_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_640_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_650_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_660_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_670_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_680_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_690_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_700_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_710_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_720_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_730_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_740_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_750_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_760_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_770_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_780_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_790_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_800_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_810_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_820_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_830_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_840_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_850_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_860_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_870_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_880_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_890_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_900_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_910_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_920_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_930_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_940_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_950_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_960_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_970_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_980_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_990_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_1000_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_stddev,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_stddev,         -nan

EQUAL_USE_QUANTUMS_count,             0
EQUAL_USE_QUANTUMS_total_count,             0

EQUAL_USE_BW_MEASURE_PERIODS_count,             0
EQUAL_USE_BW_MEASURE_PERIODS_total_count,             0

EQUAL_USE_BW_count,             0
EQUAL_USE_BW_total_count,             0

EQUAL_USE_BOTTLENECK_BUS_count,             0
EQUAL_USE_BOTTLENECK_BUS_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BANK_count,             0
EQUAL_USE_BOTTLENECK_BANK_pct,         -nan
EQUAL_USE_BOTTLENECK_BANK_total_count,             0
EQUAL_USE_BOTTLENECK_BANK_total_pct,         -nan

EQUAL_USE_BOTTLENECK_FAW_count,             0
EQUAL_USE_BOTTLENECK_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_FAW_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_stddev,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_stddev,         -nan

EQUAL_USE_BW_BUS_count,             0
EQUAL_USE_BW_BUS_total_count,             0

EQUAL_USE_BW_BANK_count,             0
EQUAL_USE_BW_BANK_total_count,             0

EQUAL_USE_BW_FAW_count,             0
EQUAL_USE_BW_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW2_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW2_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW3_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW3_total_count,             0

EQUAL_USE_BW_CRIT_PATH_count,             0
EQUAL_USE_BW_CRIT_PATH_total_count,             0

EQUAL_USE_BW_BLACK_BOX_count,             0
EQUAL_USE_BW_BLACK_BOX_total_count,             0

DRAM_BANK_SERVICE_count,             0
DRAM_BANK_SERVICE_total_count,             0

DRAM_CONTENDED_BANK_SERVICE_count,             0
DRAM_CONTENDED_BANK_SERVICE_total_count,             0

DRAM_BUS_DIR_SWITCHES_count,             0
DRAM_BUS_DIR_SWITCHES_total_count,             0

DRAM_ACTIVATE_TO_COLUMN_LATENCY_count,             0
DRAM_ACTIVATE_TO_COLUMN_LATENCY_total_count,             0

DRAM_ACTIVATE_TO_READ_count,             0
DRAM_ACTIVATE_TO_READ_total_count,             0

DRAM_ACTIVATE_TO_READ_LATENCY_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_READ_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_total_pct,         -nan

DRAM_ACTIVATE_TO_WRITE_count,             0
DRAM_ACTIVATE_TO_WRITE_total_count,             0

DRAM_ACTIVATE_TO_WRITE_LATENCY_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_pct,         -nan

EQUAL_USE_PRIORITY_0_count,             0
EQUAL_USE_PRIORITY_0_pct,         -nan
EQUAL_USE_PRIORITY_0_total_count,             0
EQUAL_USE_PRIORITY_0_total_pct,         -nan

EQUAL_USE_PRIORITY_1_count,             0
EQUAL_USE_PRIORITY_1_pct,         -nan
EQUAL_USE_PRIORITY_1_total_count,             0
EQUAL_USE_PRIORITY_1_total_pct,         -nan

EQUAL_USE_PRIORITY_2_count,             0
EQUAL_USE_PRIORITY_2_pct,         -nan
EQUAL_USE_PRIORITY_2_total_count,             0
EQUAL_USE_PRIORITY_2_total_pct,         -nan

EQUAL_USE_PRIORITY_3_count,             0
EQUAL_USE_PRIORITY_3_pct,         -nan
EQUAL_USE_PRIORITY_3_total_count,             0
EQUAL_USE_PRIORITY_3_total_pct,         -nan

EQUAL_USE_PRIORITY_4_count,             0
EQUAL_USE_PRIORITY_4_pct,         -nan
EQUAL_USE_PRIORITY_4_total_count,             0
EQUAL_USE_PRIORITY_4_total_pct,         -nan

EQUAL_USE_PRIORITY_5_count,             0
EQUAL_USE_PRIORITY_5_pct,         -nan
EQUAL_USE_PRIORITY_5_total_count,             0
EQUAL_USE_PRIORITY_5_total_pct,         -nan

EQUAL_USE_PRIORITY_6_count,             0
EQUAL_USE_PRIORITY_6_pct,         -nan
EQUAL_USE_PRIORITY_6_total_count,             0
EQUAL_USE_PRIORITY_6_total_pct,         -nan

EQUAL_USE_PRIORITY_7_count,             0
EQUAL_USE_PRIORITY_7_pct,         -nan
EQUAL_USE_PRIORITY_7_total_count,             0
EQUAL_USE_PRIORITY_7_total_pct,         -nan

EQUAL_USE_PRIORITY_8_count,             0
EQUAL_USE_PRIORITY_8_pct,         -nan
EQUAL_USE_PRIORITY_8_total_count,             0
EQUAL_USE_PRIORITY_8_total_pct,         -nan

EQUAL_USE_PRIORITY_9_count,             0
EQUAL_USE_PRIORITY_9_pct,         -nan
EQUAL_USE_PRIORITY_9_total_count,             0
EQUAL_USE_PRIORITY_9_total_pct,         -nan

EQUAL_USE_PRIORITY_10_count,             0
EQUAL_USE_PRIORITY_10_pct,         -nan
EQUAL_USE_PRIORITY_10_total_count,             0
EQUAL_USE_PRIORITY_10_total_pct,         -nan

EQUAL_USE_PRIORITY_11_count,             0
EQUAL_USE_PRIORITY_11_pct,         -nan
EQUAL_USE_PRIORITY_11_total_count,             0
EQUAL_USE_PRIORITY_11_total_pct,         -nan

EQUAL_USE_PRIORITY_12_count,             0
EQUAL_USE_PRIORITY_12_pct,         -nan
EQUAL_USE_PRIORITY_12_total_count,             0
EQUAL_USE_PRIORITY_12_total_pct,         -nan

EQUAL_USE_PRIORITY_13_count,             0
EQUAL_USE_PRIORITY_13_pct,         -nan
EQUAL_USE_PRIORITY_13_total_count,             0
EQUAL_USE_PRIORITY_13_total_pct,         -nan

EQUAL_USE_PRIORITY_14_count,             0
EQUAL_USE_PRIORITY_14_pct,         -nan
EQUAL_USE_PRIORITY_14_total_count,             0
EQUAL_USE_PRIORITY_14_total_pct,         -nan

EQUAL_USE_PRIORITY_15_count,             0
EQUAL_USE_PRIORITY_15_pct,         -nan
EQUAL_USE_PRIORITY_15_total_count,             0
EQUAL_USE_PRIORITY_15_total_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_count,             0
EQUAL_USE_PRIORITY_15_sum_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_total_count,             0
EQUAL_USE_PRIORITY_15_sum_total_pct,         -nan
EQUAL_USE_PRIORITY_15_mean,         -nan
EQUAL_USE_PRIORITY_15_stddev,         -nan
EQUAL_USE_PRIORITY_15_total_mean,         -nan
EQUAL_USE_PRIORITY_15_total_stddev,         -nan

DRAM_ROW_ACCESSES_0_count,             0
DRAM_ROW_ACCESSES_0_pct,         -nan
DRAM_ROW_ACCESSES_0_total_count,             0
DRAM_ROW_ACCESSES_0_total_pct,         -nan

DRAM_ROW_ACCESSES_1_count,             0
DRAM_ROW_ACCESSES_1_pct,         -nan
DRAM_ROW_ACCESSES_1_total_count,             0
DRAM_ROW_ACCESSES_1_total_pct,         -nan

DRAM_ROW_ACCESSES_2_count,             0
DRAM_ROW_ACCESSES_2_pct,         -nan
DRAM_ROW_ACCESSES_2_total_count,             0
DRAM_ROW_ACCESSES_2_total_pct,         -nan

DRAM_ROW_ACCESSES_3_count,             0
DRAM_ROW_ACCESSES_3_pct,         -nan
DRAM_ROW_ACCESSES_3_total_count,             0
DRAM_ROW_ACCESSES_3_total_pct,         -nan

DRAM_ROW_ACCESSES_4_count,             0
DRAM_ROW_ACCESSES_4_pct,         -nan
DRAM_ROW_ACCESSES_4_total_count,             0
DRAM_ROW_ACCESSES_4_total_pct,         -nan

DRAM_ROW_ACCESSES_5_count,             0
DRAM_ROW_ACCESSES_5_pct,         -nan
DRAM_ROW_ACCESSES_5_total_count,             0
DRAM_ROW_ACCESSES_5_total_pct,         -nan

DRAM_ROW_ACCESSES_6_count,             0
DRAM_ROW_ACCESSES_6_pct,         -nan
DRAM_ROW_ACCESSES_6_total_count,             0
DRAM_ROW_ACCESSES_6_total_pct,         -nan

DRAM_ROW_ACCESSES_7_count,             0
DRAM_ROW_ACCESSES_7_pct,         -nan
DRAM_ROW_ACCESSES_7_total_count,             0
DRAM_ROW_ACCESSES_7_total_pct,         -nan

DRAM_ROW_ACCESSES_8_count,             0
DRAM_ROW_ACCESSES_8_pct,         -nan
DRAM_ROW_ACCESSES_8_total_count,             0
DRAM_ROW_ACCESSES_8_total_pct,         -nan

DRAM_ROW_ACCESSES_9_count,             0
DRAM_ROW_ACCESSES_9_pct,         -nan
DRAM_ROW_ACCESSES_9_total_count,             0
DRAM_ROW_ACCESSES_9_total_pct,         -nan

DRAM_ROW_ACCESSES_10_count,             0
DRAM_ROW_ACCESSES_10_pct,         -nan
DRAM_ROW_ACCESSES_10_total_count,             0
DRAM_ROW_ACCESSES_10_total_pct,         -nan

DRAM_ROW_ACCESSES_11_count,             0
DRAM_ROW_ACCESSES_11_pct,         -nan
DRAM_ROW_ACCESSES_11_total_count,             0
DRAM_ROW_ACCESSES_11_total_pct,         -nan

DRAM_ROW_ACCESSES_12_count,             0
DRAM_ROW_ACCESSES_12_pct,         -nan
DRAM_ROW_ACCESSES_12_total_count,             0
DRAM_ROW_ACCESSES_12_total_pct,         -nan

DRAM_ROW_ACCESSES_13_count,             0
DRAM_ROW_ACCESSES_13_pct,         -nan
DRAM_ROW_ACCESSES_13_total_count,             0
DRAM_ROW_ACCESSES_13_total_pct,         -nan

DRAM_ROW_ACCESSES_14_count,             0
DRAM_ROW_ACCESSES_14_pct,         -nan
DRAM_ROW_ACCESSES_14_total_count,             0
DRAM_ROW_ACCESSES_14_total_pct,         -nan

DRAM_ROW_ACCESSES_15_count,             0
DRAM_ROW_ACCESSES_15_pct,         -nan
DRAM_ROW_ACCESSES_15_total_count,             0
DRAM_ROW_ACCESSES_15_total_pct,         -nan

DRAM_ROW_ACCESSES_16_count,             0
DRAM_ROW_ACCESSES_16_pct,         -nan
DRAM_ROW_ACCESSES_16_total_count,             0
DRAM_ROW_ACCESSES_16_total_pct,         -nan

DRAM_ROW_ACCESSES_17_count,             0
DRAM_ROW_ACCESSES_17_pct,         -nan
DRAM_ROW_ACCESSES_17_total_count,             0
DRAM_ROW_ACCESSES_17_total_pct,         -nan

DRAM_ROW_ACCESSES_18_count,             0
DRAM_ROW_ACCESSES_18_pct,         -nan
DRAM_ROW_ACCESSES_18_total_count,             0
DRAM_ROW_ACCESSES_18_total_pct,         -nan

DRAM_ROW_ACCESSES_19_count,             0
DRAM_ROW_ACCESSES_19_pct,         -nan
DRAM_ROW_ACCESSES_19_total_count,             0
DRAM_ROW_ACCESSES_19_total_pct,         -nan

DRAM_ROW_ACCESSES_20_count,             0
DRAM_ROW_ACCESSES_20_pct,         -nan
DRAM_ROW_ACCESSES_20_total_count,             0
DRAM_ROW_ACCESSES_20_total_pct,         -nan

DRAM_ROW_ACCESSES_21_count,             0
DRAM_ROW_ACCESSES_21_pct,         -nan
DRAM_ROW_ACCESSES_21_total_count,             0
DRAM_ROW_ACCESSES_21_total_pct,         -nan

DRAM_ROW_ACCESSES_22_count,             0
DRAM_ROW_ACCESSES_22_pct,         -nan
DRAM_ROW_ACCESSES_22_total_count,             0
DRAM_ROW_ACCESSES_22_total_pct,         -nan

DRAM_ROW_ACCESSES_23_count,             0
DRAM_ROW_ACCESSES_23_pct,         -nan
DRAM_ROW_ACCESSES_23_total_count,             0
DRAM_ROW_ACCESSES_23_total_pct,         -nan

DRAM_ROW_ACCESSES_24_count,             0
DRAM_ROW_ACCESSES_24_pct,         -nan
DRAM_ROW_ACCESSES_24_total_count,             0
DRAM_ROW_ACCESSES_24_total_pct,         -nan

DRAM_ROW_ACCESSES_25_count,             0
DRAM_ROW_ACCESSES_25_pct,         -nan
DRAM_ROW_ACCESSES_25_total_count,             0
DRAM_ROW_ACCESSES_25_total_pct,         -nan

DRAM_ROW_ACCESSES_26_count,             0
DRAM_ROW_ACCESSES_26_pct,         -nan
DRAM_ROW_ACCESSES_26_total_count,             0
DRAM_ROW_ACCESSES_26_total_pct,         -nan

DRAM_ROW_ACCESSES_27_count,             0
DRAM_ROW_ACCESSES_27_pct,         -nan
DRAM_ROW_ACCESSES_27_total_count,             0
DRAM_ROW_ACCESSES_27_total_pct,         -nan

DRAM_ROW_ACCESSES_28_count,             0
DRAM_ROW_ACCESSES_28_pct,         -nan
DRAM_ROW_ACCESSES_28_total_count,             0
DRAM_ROW_ACCESSES_28_total_pct,         -nan

DRAM_ROW_ACCESSES_29_count,             0
DRAM_ROW_ACCESSES_29_pct,         -nan
DRAM_ROW_ACCESSES_29_total_count,             0
DRAM_ROW_ACCESSES_29_total_pct,         -nan

DRAM_ROW_ACCESSES_30_count,             0
DRAM_ROW_ACCESSES_30_pct,         -nan
DRAM_ROW_ACCESSES_30_total_count,             0
DRAM_ROW_ACCESSES_30_total_pct,         -nan

DRAM_ROW_ACCESSES_31_count,             0
DRAM_ROW_ACCESSES_31_pct,         -nan
DRAM_ROW_ACCESSES_31_total_count,             0
DRAM_ROW_ACCESSES_31_total_pct,         -nan

DRAM_ROW_ACCESSES_32_count,             0
DRAM_ROW_ACCESSES_32_pct,         -nan
DRAM_ROW_ACCESSES_32_total_count,             0
DRAM_ROW_ACCESSES_32_total_pct,         -nan

DRAM_ROW_ACCESSES_33_count,             0
DRAM_ROW_ACCESSES_33_pct,         -nan
DRAM_ROW_ACCESSES_33_total_count,             0
DRAM_ROW_ACCESSES_33_total_pct,         -nan

DRAM_ROW_ACCESSES_34_count,             0
DRAM_ROW_ACCESSES_34_pct,         -nan
DRAM_ROW_ACCESSES_34_total_count,             0
DRAM_ROW_ACCESSES_34_total_pct,         -nan

DRAM_ROW_ACCESSES_35_count,             0
DRAM_ROW_ACCESSES_35_pct,         -nan
DRAM_ROW_ACCESSES_35_total_count,             0
DRAM_ROW_ACCESSES_35_total_pct,         -nan

DRAM_ROW_ACCESSES_36_count,             0
DRAM_ROW_ACCESSES_36_pct,         -nan
DRAM_ROW_ACCESSES_36_total_count,             0
DRAM_ROW_ACCESSES_36_total_pct,         -nan

DRAM_ROW_ACCESSES_37_count,             0
DRAM_ROW_ACCESSES_37_pct,         -nan
DRAM_ROW_ACCESSES_37_total_count,             0
DRAM_ROW_ACCESSES_37_total_pct,         -nan

DRAM_ROW_ACCESSES_38_count,             0
DRAM_ROW_ACCESSES_38_pct,         -nan
DRAM_ROW_ACCESSES_38_total_count,             0
DRAM_ROW_ACCESSES_38_total_pct,         -nan

DRAM_ROW_ACCESSES_39_count,             0
DRAM_ROW_ACCESSES_39_pct,         -nan
DRAM_ROW_ACCESSES_39_total_count,             0
DRAM_ROW_ACCESSES_39_total_pct,         -nan

DRAM_ROW_ACCESSES_40_count,             0
DRAM_ROW_ACCESSES_40_pct,         -nan
DRAM_ROW_ACCESSES_40_total_count,             0
DRAM_ROW_ACCESSES_40_total_pct,         -nan

DRAM_ROW_ACCESSES_41_count,             0
DRAM_ROW_ACCESSES_41_pct,         -nan
DRAM_ROW_ACCESSES_41_total_count,             0
DRAM_ROW_ACCESSES_41_total_pct,         -nan

DRAM_ROW_ACCESSES_42_count,             0
DRAM_ROW_ACCESSES_42_pct,         -nan
DRAM_ROW_ACCESSES_42_total_count,             0
DRAM_ROW_ACCESSES_42_total_pct,         -nan

DRAM_ROW_ACCESSES_43_count,             0
DRAM_ROW_ACCESSES_43_pct,         -nan
DRAM_ROW_ACCESSES_43_total_count,             0
DRAM_ROW_ACCESSES_43_total_pct,         -nan

DRAM_ROW_ACCESSES_44_count,             0
DRAM_ROW_ACCESSES_44_pct,         -nan
DRAM_ROW_ACCESSES_44_total_count,             0
DRAM_ROW_ACCESSES_44_total_pct,         -nan

DRAM_ROW_ACCESSES_45_count,             0
DRAM_ROW_ACCESSES_45_pct,         -nan
DRAM_ROW_ACCESSES_45_total_count,             0
DRAM_ROW_ACCESSES_45_total_pct,         -nan

DRAM_ROW_ACCESSES_46_count,             0
DRAM_ROW_ACCESSES_46_pct,         -nan
DRAM_ROW_ACCESSES_46_total_count,             0
DRAM_ROW_ACCESSES_46_total_pct,         -nan

DRAM_ROW_ACCESSES_47_count,             0
DRAM_ROW_ACCESSES_47_pct,         -nan
DRAM_ROW_ACCESSES_47_total_count,             0
DRAM_ROW_ACCESSES_47_total_pct,         -nan

DRAM_ROW_ACCESSES_48_count,             0
DRAM_ROW_ACCESSES_48_pct,         -nan
DRAM_ROW_ACCESSES_48_total_count,             0
DRAM_ROW_ACCESSES_48_total_pct,         -nan

DRAM_ROW_ACCESSES_49_count,             0
DRAM_ROW_ACCESSES_49_pct,         -nan
DRAM_ROW_ACCESSES_49_total_count,             0
DRAM_ROW_ACCESSES_49_total_pct,         -nan

DRAM_ROW_ACCESSES_50_count,             0
DRAM_ROW_ACCESSES_50_pct,         -nan
DRAM_ROW_ACCESSES_50_total_count,             0
DRAM_ROW_ACCESSES_50_total_pct,         -nan

DRAM_ROW_ACCESSES_51_count,             0
DRAM_ROW_ACCESSES_51_pct,         -nan
DRAM_ROW_ACCESSES_51_total_count,             0
DRAM_ROW_ACCESSES_51_total_pct,         -nan

DRAM_ROW_ACCESSES_52_count,             0
DRAM_ROW_ACCESSES_52_pct,         -nan
DRAM_ROW_ACCESSES_52_total_count,             0
DRAM_ROW_ACCESSES_52_total_pct,         -nan

DRAM_ROW_ACCESSES_53_count,             0
DRAM_ROW_ACCESSES_53_pct,         -nan
DRAM_ROW_ACCESSES_53_total_count,             0
DRAM_ROW_ACCESSES_53_total_pct,         -nan

DRAM_ROW_ACCESSES_54_count,             0
DRAM_ROW_ACCESSES_54_pct,         -nan
DRAM_ROW_ACCESSES_54_total_count,             0
DRAM_ROW_ACCESSES_54_total_pct,         -nan

DRAM_ROW_ACCESSES_55_count,             0
DRAM_ROW_ACCESSES_55_pct,         -nan
DRAM_ROW_ACCESSES_55_total_count,             0
DRAM_ROW_ACCESSES_55_total_pct,         -nan

DRAM_ROW_ACCESSES_56_count,             0
DRAM_ROW_ACCESSES_56_pct,         -nan
DRAM_ROW_ACCESSES_56_total_count,             0
DRAM_ROW_ACCESSES_56_total_pct,         -nan

DRAM_ROW_ACCESSES_57_count,             0
DRAM_ROW_ACCESSES_57_pct,         -nan
DRAM_ROW_ACCESSES_57_total_count,             0
DRAM_ROW_ACCESSES_57_total_pct,         -nan

DRAM_ROW_ACCESSES_58_count,             0
DRAM_ROW_ACCESSES_58_pct,         -nan
DRAM_ROW_ACCESSES_58_total_count,             0
DRAM_ROW_ACCESSES_58_total_pct,         -nan

DRAM_ROW_ACCESSES_59_count,             0
DRAM_ROW_ACCESSES_59_pct,         -nan
DRAM_ROW_ACCESSES_59_total_count,             0
DRAM_ROW_ACCESSES_59_total_pct,         -nan

DRAM_ROW_ACCESSES_60_count,             0
DRAM_ROW_ACCESSES_60_pct,         -nan
DRAM_ROW_ACCESSES_60_total_count,             0
DRAM_ROW_ACCESSES_60_total_pct,         -nan

DRAM_ROW_ACCESSES_61_count,             0
DRAM_ROW_ACCESSES_61_pct,         -nan
DRAM_ROW_ACCESSES_61_total_count,             0
DRAM_ROW_ACCESSES_61_total_pct,         -nan

DRAM_ROW_ACCESSES_62_count,             0
DRAM_ROW_ACCESSES_62_pct,         -nan
DRAM_ROW_ACCESSES_62_total_count,             0
DRAM_ROW_ACCESSES_62_total_pct,         -nan

DRAM_ROW_ACCESSES_63_count,             0
DRAM_ROW_ACCESSES_63_pct,         -nan
DRAM_ROW_ACCESSES_63_total_count,             0
DRAM_ROW_ACCESSES_63_total_pct,         -nan

DRAM_ROW_ACCESSES_64_count,             0
DRAM_ROW_ACCESSES_64_pct,         -nan
DRAM_ROW_ACCESSES_64_total_count,             0
DRAM_ROW_ACCESSES_64_total_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_count,             0
DRAM_ROW_ACCESSES_64_sum_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_total_count,             0
DRAM_ROW_ACCESSES_64_sum_total_pct,         -nan
DRAM_ROW_ACCESSES_64_mean,         -nan
DRAM_ROW_ACCESSES_64_stddev,         -nan
DRAM_ROW_ACCESSES_64_total_mean,         -nan
DRAM_ROW_ACCESSES_64_total_stddev,         -nan

DRAM_NUM_REQS_0_TOTAL_count,             0
DRAM_NUM_REQS_0_TOTAL_total_count,             0

DRAM_NUM_REQS_1_TOTAL_count,             0
DRAM_NUM_REQS_1_TOTAL_total_count,             0

DRAM_NUM_REQS_2_TOTAL_count,             0
DRAM_NUM_REQS_2_TOTAL_total_count,             0

DRAM_NUM_REQS_3_TOTAL_count,             0
DRAM_NUM_REQS_3_TOTAL_total_count,             0

DRAM_NUM_REQS_4_TOTAL_count,             0
DRAM_NUM_REQS_4_TOTAL_total_count,             0

DRAM_NUM_REQS_5_TOTAL_count,             0
DRAM_NUM_REQS_5_TOTAL_total_count,             0

DRAM_NUM_REQS_6_TOTAL_count,             0
DRAM_NUM_REQS_6_TOTAL_total_count,             0

DRAM_NUM_REQS_7_TOTAL_count,             0
DRAM_NUM_REQS_7_TOTAL_total_count,             0

DRAM_NUM_REQS_8_TOTAL_count,             0
DRAM_NUM_REQS_8_TOTAL_total_count,             0

DRAM_NUM_REQS_9_TOTAL_count,             0
DRAM_NUM_REQS_9_TOTAL_total_count,             0

DRAM_NUM_REQS_10_TOTAL_count,             0
DRAM_NUM_REQS_10_TOTAL_total_count,             0

DRAM_NUM_REQS_11_TOTAL_count,             0
DRAM_NUM_REQS_11_TOTAL_total_count,             0

DRAM_NUM_REQS_12_TOTAL_count,             0
DRAM_NUM_REQS_12_TOTAL_total_count,             0

DRAM_NUM_REQS_13_TOTAL_count,             0
DRAM_NUM_REQS_13_TOTAL_total_count,             0

DRAM_NUM_REQS_14_TOTAL_count,             0
DRAM_NUM_REQS_14_TOTAL_total_count,             0

DRAM_NUM_REQS_15_TOTAL_count,             0
DRAM_NUM_REQS_15_TOTAL_total_count,             0

DRAM_NUM_REQS_16_TOTAL_count,             0
DRAM_NUM_REQS_16_TOTAL_total_count,             0

DRAM_NUM_REQS_17_TOTAL_count,             0
DRAM_NUM_REQS_17_TOTAL_total_count,             0

DRAM_NUM_REQS_18_TOTAL_count,             0
DRAM_NUM_REQS_18_TOTAL_total_count,             0

DRAM_NUM_REQS_19_TOTAL_count,             0
DRAM_NUM_REQS_19_TOTAL_total_count,             0

DRAM_NUM_REQS_20_TOTAL_count,             0
DRAM_NUM_REQS_20_TOTAL_total_count,             0

DRAM_NUM_REQS_21_TOTAL_count,             0
DRAM_NUM_REQS_21_TOTAL_total_count,             0

DRAM_NUM_REQS_22_TOTAL_count,             0
DRAM_NUM_REQS_22_TOTAL_total_count,             0

DRAM_NUM_REQS_23_TOTAL_count,             0
DRAM_NUM_REQS_23_TOTAL_total_count,             0

DRAM_NUM_REQS_24_TOTAL_count,             0
DRAM_NUM_REQS_24_TOTAL_total_count,             0

DRAM_NUM_REQS_25_TOTAL_count,             0
DRAM_NUM_REQS_25_TOTAL_total_count,             0

DRAM_NUM_REQS_26_TOTAL_count,             0
DRAM_NUM_REQS_26_TOTAL_total_count,             0

DRAM_NUM_REQS_27_TOTAL_count,             0
DRAM_NUM_REQS_27_TOTAL_total_count,             0

DRAM_NUM_REQS_28_TOTAL_count,             0
DRAM_NUM_REQS_28_TOTAL_total_count,             0

DRAM_NUM_REQS_29_TOTAL_count,             0
DRAM_NUM_REQS_29_TOTAL_total_count,             0

DRAM_NUM_REQS_30_TOTAL_count,             0
DRAM_NUM_REQS_30_TOTAL_total_count,             0

DRAM_NUM_REQS_31_TOTAL_count,             0
DRAM_NUM_REQS_31_TOTAL_total_count,             0

DRAM_NUM_REQS_32_TOTAL_count,             0
DRAM_NUM_REQS_32_TOTAL_total_count,             0

DRAM_NUM_REQS_0_IFETCH_count,             0
DRAM_NUM_REQS_0_IFETCH_pct,         -nan
DRAM_NUM_REQS_0_IFETCH_total_count,             0
DRAM_NUM_REQS_0_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DFETCH_count,             0
DRAM_NUM_REQS_0_DFETCH_pct,         -nan
DRAM_NUM_REQS_0_DFETCH_total_count,             0
DRAM_NUM_REQS_0_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DSTORE_count,             0
DRAM_NUM_REQS_0_DSTORE_pct,         -nan
DRAM_NUM_REQS_0_DSTORE_total_count,             0
DRAM_NUM_REQS_0_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_0_IPRF_count,             0
DRAM_NUM_REQS_0_IPRF_pct,         -nan
DRAM_NUM_REQS_0_IPRF_total_count,             0
DRAM_NUM_REQS_0_IPRF_total_pct,         -nan

DRAM_NUM_REQS_0_DPRF_count,             0
DRAM_NUM_REQS_0_DPRF_pct,         -nan
DRAM_NUM_REQS_0_DPRF_total_count,             0
DRAM_NUM_REQS_0_DPRF_total_pct,         -nan

DRAM_NUM_REQS_0_WB_count,             0
DRAM_NUM_REQS_0_WB_pct,         -nan
DRAM_NUM_REQS_0_WB_total_count,             0
DRAM_NUM_REQS_0_WB_total_pct,         -nan

DRAM_NUM_REQS_0_WB_NODIRTY_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_0_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_1_IFETCH_count,             0
DRAM_NUM_REQS_1_IFETCH_pct,         -nan
DRAM_NUM_REQS_1_IFETCH_total_count,             0
DRAM_NUM_REQS_1_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DFETCH_count,             0
DRAM_NUM_REQS_1_DFETCH_pct,         -nan
DRAM_NUM_REQS_1_DFETCH_total_count,             0
DRAM_NUM_REQS_1_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DSTORE_count,             0
DRAM_NUM_REQS_1_DSTORE_pct,         -nan
DRAM_NUM_REQS_1_DSTORE_total_count,             0
DRAM_NUM_REQS_1_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_1_IPRF_count,             0
DRAM_NUM_REQS_1_IPRF_pct,         -nan
DRAM_NUM_REQS_1_IPRF_total_count,             0
DRAM_NUM_REQS_1_IPRF_total_pct,         -nan

DRAM_NUM_REQS_1_DPRF_count,             0
DRAM_NUM_REQS_1_DPRF_pct,         -nan
DRAM_NUM_REQS_1_DPRF_total_count,             0
DRAM_NUM_REQS_1_DPRF_total_pct,         -nan

DRAM_NUM_REQS_1_WB_count,             0
DRAM_NUM_REQS_1_WB_pct,         -nan
DRAM_NUM_REQS_1_WB_total_count,             0
DRAM_NUM_REQS_1_WB_total_pct,         -nan

DRAM_NUM_REQS_1_WB_NODIRTY_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_1_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_2_IFETCH_count,             0
DRAM_NUM_REQS_2_IFETCH_pct,         -nan
DRAM_NUM_REQS_2_IFETCH_total_count,             0
DRAM_NUM_REQS_2_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DFETCH_count,             0
DRAM_NUM_REQS_2_DFETCH_pct,         -nan
DRAM_NUM_REQS_2_DFETCH_total_count,             0
DRAM_NUM_REQS_2_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DSTORE_count,             0
DRAM_NUM_REQS_2_DSTORE_pct,         -nan
DRAM_NUM_REQS_2_DSTORE_total_count,             0
DRAM_NUM_REQS_2_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_2_IPRF_count,             0
DRAM_NUM_REQS_2_IPRF_pct,         -nan
DRAM_NUM_REQS_2_IPRF_total_count,             0
DRAM_NUM_REQS_2_IPRF_total_pct,         -nan

DRAM_NUM_REQS_2_DPRF_count,             0
DRAM_NUM_REQS_2_DPRF_pct,         -nan
DRAM_NUM_REQS_2_DPRF_total_count,             0
DRAM_NUM_REQS_2_DPRF_total_pct,         -nan

DRAM_NUM_REQS_2_WB_count,             0
DRAM_NUM_REQS_2_WB_pct,         -nan
DRAM_NUM_REQS_2_WB_total_count,             0
DRAM_NUM_REQS_2_WB_total_pct,         -nan

DRAM_NUM_REQS_2_WB_NODIRTY_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_2_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_3_IFETCH_count,             0
DRAM_NUM_REQS_3_IFETCH_pct,         -nan
DRAM_NUM_REQS_3_IFETCH_total_count,             0
DRAM_NUM_REQS_3_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DFETCH_count,             0
DRAM_NUM_REQS_3_DFETCH_pct,         -nan
DRAM_NUM_REQS_3_DFETCH_total_count,             0
DRAM_NUM_REQS_3_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DSTORE_count,             0
DRAM_NUM_REQS_3_DSTORE_pct,         -nan
DRAM_NUM_REQS_3_DSTORE_total_count,             0
DRAM_NUM_REQS_3_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_3_IPRF_count,             0
DRAM_NUM_REQS_3_IPRF_pct,         -nan
DRAM_NUM_REQS_3_IPRF_total_count,             0
DRAM_NUM_REQS_3_IPRF_total_pct,         -nan

DRAM_NUM_REQS_3_DPRF_count,             0
DRAM_NUM_REQS_3_DPRF_pct,         -nan
DRAM_NUM_REQS_3_DPRF_total_count,             0
DRAM_NUM_REQS_3_DPRF_total_pct,         -nan

DRAM_NUM_REQS_3_WB_count,             0
DRAM_NUM_REQS_3_WB_pct,         -nan
DRAM_NUM_REQS_3_WB_total_count,             0
DRAM_NUM_REQS_3_WB_total_pct,         -nan

DRAM_NUM_REQS_3_WB_NODIRTY_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_3_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_4_IFETCH_count,             0
DRAM_NUM_REQS_4_IFETCH_pct,         -nan
DRAM_NUM_REQS_4_IFETCH_total_count,             0
DRAM_NUM_REQS_4_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DFETCH_count,             0
DRAM_NUM_REQS_4_DFETCH_pct,         -nan
DRAM_NUM_REQS_4_DFETCH_total_count,             0
DRAM_NUM_REQS_4_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DSTORE_count,             0
DRAM_NUM_REQS_4_DSTORE_pct,         -nan
DRAM_NUM_REQS_4_DSTORE_total_count,             0
DRAM_NUM_REQS_4_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_4_IPRF_count,             0
DRAM_NUM_REQS_4_IPRF_pct,         -nan
DRAM_NUM_REQS_4_IPRF_total_count,             0
DRAM_NUM_REQS_4_IPRF_total_pct,         -nan

DRAM_NUM_REQS_4_DPRF_count,             0
DRAM_NUM_REQS_4_DPRF_pct,         -nan
DRAM_NUM_REQS_4_DPRF_total_count,             0
DRAM_NUM_REQS_4_DPRF_total_pct,         -nan

DRAM_NUM_REQS_4_WB_count,             0
DRAM_NUM_REQS_4_WB_pct,         -nan
DRAM_NUM_REQS_4_WB_total_count,             0
DRAM_NUM_REQS_4_WB_total_pct,         -nan

DRAM_NUM_REQS_4_WB_NODIRTY_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_4_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_5_IFETCH_count,             0
DRAM_NUM_REQS_5_IFETCH_pct,         -nan
DRAM_NUM_REQS_5_IFETCH_total_count,             0
DRAM_NUM_REQS_5_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DFETCH_count,             0
DRAM_NUM_REQS_5_DFETCH_pct,         -nan
DRAM_NUM_REQS_5_DFETCH_total_count,             0
DRAM_NUM_REQS_5_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DSTORE_count,             0
DRAM_NUM_REQS_5_DSTORE_pct,         -nan
DRAM_NUM_REQS_5_DSTORE_total_count,             0
DRAM_NUM_REQS_5_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_5_IPRF_count,             0
DRAM_NUM_REQS_5_IPRF_pct,         -nan
DRAM_NUM_REQS_5_IPRF_total_count,             0
DRAM_NUM_REQS_5_IPRF_total_pct,         -nan

DRAM_NUM_REQS_5_DPRF_count,             0
DRAM_NUM_REQS_5_DPRF_pct,         -nan
DRAM_NUM_REQS_5_DPRF_total_count,             0
DRAM_NUM_REQS_5_DPRF_total_pct,         -nan

DRAM_NUM_REQS_5_WB_count,             0
DRAM_NUM_REQS_5_WB_pct,         -nan
DRAM_NUM_REQS_5_WB_total_count,             0
DRAM_NUM_REQS_5_WB_total_pct,         -nan

DRAM_NUM_REQS_5_WB_NODIRTY_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_5_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_6_IFETCH_count,             0
DRAM_NUM_REQS_6_IFETCH_pct,         -nan
DRAM_NUM_REQS_6_IFETCH_total_count,             0
DRAM_NUM_REQS_6_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DFETCH_count,             0
DRAM_NUM_REQS_6_DFETCH_pct,         -nan
DRAM_NUM_REQS_6_DFETCH_total_count,             0
DRAM_NUM_REQS_6_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DSTORE_count,             0
DRAM_NUM_REQS_6_DSTORE_pct,         -nan
DRAM_NUM_REQS_6_DSTORE_total_count,             0
DRAM_NUM_REQS_6_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_6_IPRF_count,             0
DRAM_NUM_REQS_6_IPRF_pct,         -nan
DRAM_NUM_REQS_6_IPRF_total_count,             0
DRAM_NUM_REQS_6_IPRF_total_pct,         -nan

DRAM_NUM_REQS_6_DPRF_count,             0
DRAM_NUM_REQS_6_DPRF_pct,         -nan
DRAM_NUM_REQS_6_DPRF_total_count,             0
DRAM_NUM_REQS_6_DPRF_total_pct,         -nan

DRAM_NUM_REQS_6_WB_count,             0
DRAM_NUM_REQS_6_WB_pct,         -nan
DRAM_NUM_REQS_6_WB_total_count,             0
DRAM_NUM_REQS_6_WB_total_pct,         -nan

DRAM_NUM_REQS_6_WB_NODIRTY_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_6_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_7_IFETCH_count,             0
DRAM_NUM_REQS_7_IFETCH_pct,         -nan
DRAM_NUM_REQS_7_IFETCH_total_count,             0
DRAM_NUM_REQS_7_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DFETCH_count,             0
DRAM_NUM_REQS_7_DFETCH_pct,         -nan
DRAM_NUM_REQS_7_DFETCH_total_count,             0
DRAM_NUM_REQS_7_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DSTORE_count,             0
DRAM_NUM_REQS_7_DSTORE_pct,         -nan
DRAM_NUM_REQS_7_DSTORE_total_count,             0
DRAM_NUM_REQS_7_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_7_IPRF_count,             0
DRAM_NUM_REQS_7_IPRF_pct,         -nan
DRAM_NUM_REQS_7_IPRF_total_count,             0
DRAM_NUM_REQS_7_IPRF_total_pct,         -nan

DRAM_NUM_REQS_7_DPRF_count,             0
DRAM_NUM_REQS_7_DPRF_pct,         -nan
DRAM_NUM_REQS_7_DPRF_total_count,             0
DRAM_NUM_REQS_7_DPRF_total_pct,         -nan

DRAM_NUM_REQS_7_WB_count,             0
DRAM_NUM_REQS_7_WB_pct,         -nan
DRAM_NUM_REQS_7_WB_total_count,             0
DRAM_NUM_REQS_7_WB_total_pct,         -nan

DRAM_NUM_REQS_7_WB_NODIRTY_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_7_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_8_IFETCH_count,             0
DRAM_NUM_REQS_8_IFETCH_pct,         -nan
DRAM_NUM_REQS_8_IFETCH_total_count,             0
DRAM_NUM_REQS_8_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DFETCH_count,             0
DRAM_NUM_REQS_8_DFETCH_pct,         -nan
DRAM_NUM_REQS_8_DFETCH_total_count,             0
DRAM_NUM_REQS_8_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DSTORE_count,             0
DRAM_NUM_REQS_8_DSTORE_pct,         -nan
DRAM_NUM_REQS_8_DSTORE_total_count,             0
DRAM_NUM_REQS_8_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_8_IPRF_count,             0
DRAM_NUM_REQS_8_IPRF_pct,         -nan
DRAM_NUM_REQS_8_IPRF_total_count,             0
DRAM_NUM_REQS_8_IPRF_total_pct,         -nan

DRAM_NUM_REQS_8_DPRF_count,             0
DRAM_NUM_REQS_8_DPRF_pct,         -nan
DRAM_NUM_REQS_8_DPRF_total_count,             0
DRAM_NUM_REQS_8_DPRF_total_pct,         -nan

DRAM_NUM_REQS_8_WB_count,             0
DRAM_NUM_REQS_8_WB_pct,         -nan
DRAM_NUM_REQS_8_WB_total_count,             0
DRAM_NUM_REQS_8_WB_total_pct,         -nan

DRAM_NUM_REQS_8_WB_NODIRTY_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_8_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_9_IFETCH_count,             0
DRAM_NUM_REQS_9_IFETCH_pct,         -nan
DRAM_NUM_REQS_9_IFETCH_total_count,             0
DRAM_NUM_REQS_9_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DFETCH_count,             0
DRAM_NUM_REQS_9_DFETCH_pct,         -nan
DRAM_NUM_REQS_9_DFETCH_total_count,             0
DRAM_NUM_REQS_9_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DSTORE_count,             0
DRAM_NUM_REQS_9_DSTORE_pct,         -nan
DRAM_NUM_REQS_9_DSTORE_total_count,             0
DRAM_NUM_REQS_9_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_9_IPRF_count,             0
DRAM_NUM_REQS_9_IPRF_pct,         -nan
DRAM_NUM_REQS_9_IPRF_total_count,             0
DRAM_NUM_REQS_9_IPRF_total_pct,         -nan

DRAM_NUM_REQS_9_DPRF_count,             0
DRAM_NUM_REQS_9_DPRF_pct,         -nan
DRAM_NUM_REQS_9_DPRF_total_count,             0
DRAM_NUM_REQS_9_DPRF_total_pct,         -nan

DRAM_NUM_REQS_9_WB_count,             0
DRAM_NUM_REQS_9_WB_pct,         -nan
DRAM_NUM_REQS_9_WB_total_count,             0
DRAM_NUM_REQS_9_WB_total_pct,         -nan

DRAM_NUM_REQS_9_WB_NODIRTY_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_9_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_10_IFETCH_count,             0
DRAM_NUM_REQS_10_IFETCH_pct,         -nan
DRAM_NUM_REQS_10_IFETCH_total_count,             0
DRAM_NUM_REQS_10_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DFETCH_count,             0
DRAM_NUM_REQS_10_DFETCH_pct,         -nan
DRAM_NUM_REQS_10_DFETCH_total_count,             0
DRAM_NUM_REQS_10_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DSTORE_count,             0
DRAM_NUM_REQS_10_DSTORE_pct,         -nan
DRAM_NUM_REQS_10_DSTORE_total_count,             0
DRAM_NUM_REQS_10_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_10_IPRF_count,             0
DRAM_NUM_REQS_10_IPRF_pct,         -nan
DRAM_NUM_REQS_10_IPRF_total_count,             0
DRAM_NUM_REQS_10_IPRF_total_pct,         -nan

DRAM_NUM_REQS_10_DPRF_count,             0
DRAM_NUM_REQS_10_DPRF_pct,         -nan
DRAM_NUM_REQS_10_DPRF_total_count,             0
DRAM_NUM_REQS_10_DPRF_total_pct,         -nan

DRAM_NUM_REQS_10_WB_count,             0
DRAM_NUM_REQS_10_WB_pct,         -nan
DRAM_NUM_REQS_10_WB_total_count,             0
DRAM_NUM_REQS_10_WB_total_pct,         -nan

DRAM_NUM_REQS_10_WB_NODIRTY_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_10_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_11_IFETCH_count,             0
DRAM_NUM_REQS_11_IFETCH_pct,         -nan
DRAM_NUM_REQS_11_IFETCH_total_count,             0
DRAM_NUM_REQS_11_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DFETCH_count,             0
DRAM_NUM_REQS_11_DFETCH_pct,         -nan
DRAM_NUM_REQS_11_DFETCH_total_count,             0
DRAM_NUM_REQS_11_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DSTORE_count,             0
DRAM_NUM_REQS_11_DSTORE_pct,         -nan
DRAM_NUM_REQS_11_DSTORE_total_count,             0
DRAM_NUM_REQS_11_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_11_IPRF_count,             0
DRAM_NUM_REQS_11_IPRF_pct,         -nan
DRAM_NUM_REQS_11_IPRF_total_count,             0
DRAM_NUM_REQS_11_IPRF_total_pct,         -nan

DRAM_NUM_REQS_11_DPRF_count,             0
DRAM_NUM_REQS_11_DPRF_pct,         -nan
DRAM_NUM_REQS_11_DPRF_total_count,             0
DRAM_NUM_REQS_11_DPRF_total_pct,         -nan

DRAM_NUM_REQS_11_WB_count,             0
DRAM_NUM_REQS_11_WB_pct,         -nan
DRAM_NUM_REQS_11_WB_total_count,             0
DRAM_NUM_REQS_11_WB_total_pct,         -nan

DRAM_NUM_REQS_11_WB_NODIRTY_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_11_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_12_IFETCH_count,             0
DRAM_NUM_REQS_12_IFETCH_pct,         -nan
DRAM_NUM_REQS_12_IFETCH_total_count,             0
DRAM_NUM_REQS_12_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DFETCH_count,             0
DRAM_NUM_REQS_12_DFETCH_pct,         -nan
DRAM_NUM_REQS_12_DFETCH_total_count,             0
DRAM_NUM_REQS_12_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DSTORE_count,             0
DRAM_NUM_REQS_12_DSTORE_pct,         -nan
DRAM_NUM_REQS_12_DSTORE_total_count,             0
DRAM_NUM_REQS_12_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_12_IPRF_count,             0
DRAM_NUM_REQS_12_IPRF_pct,         -nan
DRAM_NUM_REQS_12_IPRF_total_count,             0
DRAM_NUM_REQS_12_IPRF_total_pct,         -nan

DRAM_NUM_REQS_12_DPRF_count,             0
DRAM_NUM_REQS_12_DPRF_pct,         -nan
DRAM_NUM_REQS_12_DPRF_total_count,             0
DRAM_NUM_REQS_12_DPRF_total_pct,         -nan

DRAM_NUM_REQS_12_WB_count,             0
DRAM_NUM_REQS_12_WB_pct,         -nan
DRAM_NUM_REQS_12_WB_total_count,             0
DRAM_NUM_REQS_12_WB_total_pct,         -nan

DRAM_NUM_REQS_12_WB_NODIRTY_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_12_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_13_IFETCH_count,             0
DRAM_NUM_REQS_13_IFETCH_pct,         -nan
DRAM_NUM_REQS_13_IFETCH_total_count,             0
DRAM_NUM_REQS_13_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DFETCH_count,             0
DRAM_NUM_REQS_13_DFETCH_pct,         -nan
DRAM_NUM_REQS_13_DFETCH_total_count,             0
DRAM_NUM_REQS_13_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DSTORE_count,             0
DRAM_NUM_REQS_13_DSTORE_pct,         -nan
DRAM_NUM_REQS_13_DSTORE_total_count,             0
DRAM_NUM_REQS_13_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_13_IPRF_count,             0
DRAM_NUM_REQS_13_IPRF_pct,         -nan
DRAM_NUM_REQS_13_IPRF_total_count,             0
DRAM_NUM_REQS_13_IPRF_total_pct,         -nan

DRAM_NUM_REQS_13_DPRF_count,             0
DRAM_NUM_REQS_13_DPRF_pct,         -nan
DRAM_NUM_REQS_13_DPRF_total_count,             0
DRAM_NUM_REQS_13_DPRF_total_pct,         -nan

DRAM_NUM_REQS_13_WB_count,             0
DRAM_NUM_REQS_13_WB_pct,         -nan
DRAM_NUM_REQS_13_WB_total_count,             0
DRAM_NUM_REQS_13_WB_total_pct,         -nan

DRAM_NUM_REQS_13_WB_NODIRTY_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_13_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_14_IFETCH_count,             0
DRAM_NUM_REQS_14_IFETCH_pct,         -nan
DRAM_NUM_REQS_14_IFETCH_total_count,             0
DRAM_NUM_REQS_14_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DFETCH_count,             0
DRAM_NUM_REQS_14_DFETCH_pct,         -nan
DRAM_NUM_REQS_14_DFETCH_total_count,             0
DRAM_NUM_REQS_14_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DSTORE_count,             0
DRAM_NUM_REQS_14_DSTORE_pct,         -nan
DRAM_NUM_REQS_14_DSTORE_total_count,             0
DRAM_NUM_REQS_14_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_14_IPRF_count,             0
DRAM_NUM_REQS_14_IPRF_pct,         -nan
DRAM_NUM_REQS_14_IPRF_total_count,             0
DRAM_NUM_REQS_14_IPRF_total_pct,         -nan

DRAM_NUM_REQS_14_DPRF_count,             0
DRAM_NUM_REQS_14_DPRF_pct,         -nan
DRAM_NUM_REQS_14_DPRF_total_count,             0
DRAM_NUM_REQS_14_DPRF_total_pct,         -nan

DRAM_NUM_REQS_14_WB_count,             0
DRAM_NUM_REQS_14_WB_pct,         -nan
DRAM_NUM_REQS_14_WB_total_count,             0
DRAM_NUM_REQS_14_WB_total_pct,         -nan

DRAM_NUM_REQS_14_WB_NODIRTY_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_14_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_15_IFETCH_count,             0
DRAM_NUM_REQS_15_IFETCH_pct,         -nan
DRAM_NUM_REQS_15_IFETCH_total_count,             0
DRAM_NUM_REQS_15_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DFETCH_count,             0
DRAM_NUM_REQS_15_DFETCH_pct,         -nan
DRAM_NUM_REQS_15_DFETCH_total_count,             0
DRAM_NUM_REQS_15_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DSTORE_count,             0
DRAM_NUM_REQS_15_DSTORE_pct,         -nan
DRAM_NUM_REQS_15_DSTORE_total_count,             0
DRAM_NUM_REQS_15_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_15_IPRF_count,             0
DRAM_NUM_REQS_15_IPRF_pct,         -nan
DRAM_NUM_REQS_15_IPRF_total_count,             0
DRAM_NUM_REQS_15_IPRF_total_pct,         -nan

DRAM_NUM_REQS_15_DPRF_count,             0
DRAM_NUM_REQS_15_DPRF_pct,         -nan
DRAM_NUM_REQS_15_DPRF_total_count,             0
DRAM_NUM_REQS_15_DPRF_total_pct,         -nan

DRAM_NUM_REQS_15_WB_count,             0
DRAM_NUM_REQS_15_WB_pct,         -nan
DRAM_NUM_REQS_15_WB_total_count,             0
DRAM_NUM_REQS_15_WB_total_pct,         -nan

DRAM_NUM_REQS_15_WB_NODIRTY_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_15_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_16_IFETCH_count,             0
DRAM_NUM_REQS_16_IFETCH_pct,         -nan
DRAM_NUM_REQS_16_IFETCH_total_count,             0
DRAM_NUM_REQS_16_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DFETCH_count,             0
DRAM_NUM_REQS_16_DFETCH_pct,         -nan
DRAM_NUM_REQS_16_DFETCH_total_count,             0
DRAM_NUM_REQS_16_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DSTORE_count,             0
DRAM_NUM_REQS_16_DSTORE_pct,         -nan
DRAM_NUM_REQS_16_DSTORE_total_count,             0
DRAM_NUM_REQS_16_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_16_IPRF_count,             0
DRAM_NUM_REQS_16_IPRF_pct,         -nan
DRAM_NUM_REQS_16_IPRF_total_count,             0
DRAM_NUM_REQS_16_IPRF_total_pct,         -nan

DRAM_NUM_REQS_16_DPRF_count,             0
DRAM_NUM_REQS_16_DPRF_pct,         -nan
DRAM_NUM_REQS_16_DPRF_total_count,             0
DRAM_NUM_REQS_16_DPRF_total_pct,         -nan

DRAM_NUM_REQS_16_WB_count,             0
DRAM_NUM_REQS_16_WB_pct,         -nan
DRAM_NUM_REQS_16_WB_total_count,             0
DRAM_NUM_REQS_16_WB_total_pct,         -nan

DRAM_NUM_REQS_16_WB_NODIRTY_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_16_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_17_IFETCH_count,             0
DRAM_NUM_REQS_17_IFETCH_pct,         -nan
DRAM_NUM_REQS_17_IFETCH_total_count,             0
DRAM_NUM_REQS_17_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DFETCH_count,             0
DRAM_NUM_REQS_17_DFETCH_pct,         -nan
DRAM_NUM_REQS_17_DFETCH_total_count,             0
DRAM_NUM_REQS_17_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DSTORE_count,             0
DRAM_NUM_REQS_17_DSTORE_pct,         -nan
DRAM_NUM_REQS_17_DSTORE_total_count,             0
DRAM_NUM_REQS_17_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_17_IPRF_count,             0
DRAM_NUM_REQS_17_IPRF_pct,         -nan
DRAM_NUM_REQS_17_IPRF_total_count,             0
DRAM_NUM_REQS_17_IPRF_total_pct,         -nan

DRAM_NUM_REQS_17_DPRF_count,             0
DRAM_NUM_REQS_17_DPRF_pct,         -nan
DRAM_NUM_REQS_17_DPRF_total_count,             0
DRAM_NUM_REQS_17_DPRF_total_pct,         -nan

DRAM_NUM_REQS_17_WB_count,             0
DRAM_NUM_REQS_17_WB_pct,         -nan
DRAM_NUM_REQS_17_WB_total_count,             0
DRAM_NUM_REQS_17_WB_total_pct,         -nan

DRAM_NUM_REQS_17_WB_NODIRTY_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_17_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_18_IFETCH_count,             0
DRAM_NUM_REQS_18_IFETCH_pct,         -nan
DRAM_NUM_REQS_18_IFETCH_total_count,             0
DRAM_NUM_REQS_18_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DFETCH_count,             0
DRAM_NUM_REQS_18_DFETCH_pct,         -nan
DRAM_NUM_REQS_18_DFETCH_total_count,             0
DRAM_NUM_REQS_18_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DSTORE_count,             0
DRAM_NUM_REQS_18_DSTORE_pct,         -nan
DRAM_NUM_REQS_18_DSTORE_total_count,             0
DRAM_NUM_REQS_18_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_18_IPRF_count,             0
DRAM_NUM_REQS_18_IPRF_pct,         -nan
DRAM_NUM_REQS_18_IPRF_total_count,             0
DRAM_NUM_REQS_18_IPRF_total_pct,         -nan

DRAM_NUM_REQS_18_DPRF_count,             0
DRAM_NUM_REQS_18_DPRF_pct,         -nan
DRAM_NUM_REQS_18_DPRF_total_count,             0
DRAM_NUM_REQS_18_DPRF_total_pct,         -nan

DRAM_NUM_REQS_18_WB_count,             0
DRAM_NUM_REQS_18_WB_pct,         -nan
DRAM_NUM_REQS_18_WB_total_count,             0
DRAM_NUM_REQS_18_WB_total_pct,         -nan

DRAM_NUM_REQS_18_WB_NODIRTY_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_18_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_19_IFETCH_count,             0
DRAM_NUM_REQS_19_IFETCH_pct,         -nan
DRAM_NUM_REQS_19_IFETCH_total_count,             0
DRAM_NUM_REQS_19_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DFETCH_count,             0
DRAM_NUM_REQS_19_DFETCH_pct,         -nan
DRAM_NUM_REQS_19_DFETCH_total_count,             0
DRAM_NUM_REQS_19_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DSTORE_count,             0
DRAM_NUM_REQS_19_DSTORE_pct,         -nan
DRAM_NUM_REQS_19_DSTORE_total_count,             0
DRAM_NUM_REQS_19_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_19_IPRF_count,             0
DRAM_NUM_REQS_19_IPRF_pct,         -nan
DRAM_NUM_REQS_19_IPRF_total_count,             0
DRAM_NUM_REQS_19_IPRF_total_pct,         -nan

DRAM_NUM_REQS_19_DPRF_count,             0
DRAM_NUM_REQS_19_DPRF_pct,         -nan
DRAM_NUM_REQS_19_DPRF_total_count,             0
DRAM_NUM_REQS_19_DPRF_total_pct,         -nan

DRAM_NUM_REQS_19_WB_count,             0
DRAM_NUM_REQS_19_WB_pct,         -nan
DRAM_NUM_REQS_19_WB_total_count,             0
DRAM_NUM_REQS_19_WB_total_pct,         -nan

DRAM_NUM_REQS_19_WB_NODIRTY_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_19_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_20_IFETCH_count,             0
DRAM_NUM_REQS_20_IFETCH_pct,         -nan
DRAM_NUM_REQS_20_IFETCH_total_count,             0
DRAM_NUM_REQS_20_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DFETCH_count,             0
DRAM_NUM_REQS_20_DFETCH_pct,         -nan
DRAM_NUM_REQS_20_DFETCH_total_count,             0
DRAM_NUM_REQS_20_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DSTORE_count,             0
DRAM_NUM_REQS_20_DSTORE_pct,         -nan
DRAM_NUM_REQS_20_DSTORE_total_count,             0
DRAM_NUM_REQS_20_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_20_IPRF_count,             0
DRAM_NUM_REQS_20_IPRF_pct,         -nan
DRAM_NUM_REQS_20_IPRF_total_count,             0
DRAM_NUM_REQS_20_IPRF_total_pct,         -nan

DRAM_NUM_REQS_20_DPRF_count,             0
DRAM_NUM_REQS_20_DPRF_pct,         -nan
DRAM_NUM_REQS_20_DPRF_total_count,             0
DRAM_NUM_REQS_20_DPRF_total_pct,         -nan

DRAM_NUM_REQS_20_WB_count,             0
DRAM_NUM_REQS_20_WB_pct,         -nan
DRAM_NUM_REQS_20_WB_total_count,             0
DRAM_NUM_REQS_20_WB_total_pct,         -nan

DRAM_NUM_REQS_20_WB_NODIRTY_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_20_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_21_IFETCH_count,             0
DRAM_NUM_REQS_21_IFETCH_pct,         -nan
DRAM_NUM_REQS_21_IFETCH_total_count,             0
DRAM_NUM_REQS_21_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DFETCH_count,             0
DRAM_NUM_REQS_21_DFETCH_pct,         -nan
DRAM_NUM_REQS_21_DFETCH_total_count,             0
DRAM_NUM_REQS_21_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DSTORE_count,             0
DRAM_NUM_REQS_21_DSTORE_pct,         -nan
DRAM_NUM_REQS_21_DSTORE_total_count,             0
DRAM_NUM_REQS_21_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_21_IPRF_count,             0
DRAM_NUM_REQS_21_IPRF_pct,         -nan
DRAM_NUM_REQS_21_IPRF_total_count,             0
DRAM_NUM_REQS_21_IPRF_total_pct,         -nan

DRAM_NUM_REQS_21_DPRF_count,             0
DRAM_NUM_REQS_21_DPRF_pct,         -nan
DRAM_NUM_REQS_21_DPRF_total_count,             0
DRAM_NUM_REQS_21_DPRF_total_pct,         -nan

DRAM_NUM_REQS_21_WB_count,             0
DRAM_NUM_REQS_21_WB_pct,         -nan
DRAM_NUM_REQS_21_WB_total_count,             0
DRAM_NUM_REQS_21_WB_total_pct,         -nan

DRAM_NUM_REQS_21_WB_NODIRTY_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_21_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_22_IFETCH_count,             0
DRAM_NUM_REQS_22_IFETCH_pct,         -nan
DRAM_NUM_REQS_22_IFETCH_total_count,             0
DRAM_NUM_REQS_22_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DFETCH_count,             0
DRAM_NUM_REQS_22_DFETCH_pct,         -nan
DRAM_NUM_REQS_22_DFETCH_total_count,             0
DRAM_NUM_REQS_22_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DSTORE_count,             0
DRAM_NUM_REQS_22_DSTORE_pct,         -nan
DRAM_NUM_REQS_22_DSTORE_total_count,             0
DRAM_NUM_REQS_22_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_22_IPRF_count,             0
DRAM_NUM_REQS_22_IPRF_pct,         -nan
DRAM_NUM_REQS_22_IPRF_total_count,             0
DRAM_NUM_REQS_22_IPRF_total_pct,         -nan

DRAM_NUM_REQS_22_DPRF_count,             0
DRAM_NUM_REQS_22_DPRF_pct,         -nan
DRAM_NUM_REQS_22_DPRF_total_count,             0
DRAM_NUM_REQS_22_DPRF_total_pct,         -nan

DRAM_NUM_REQS_22_WB_count,             0
DRAM_NUM_REQS_22_WB_pct,         -nan
DRAM_NUM_REQS_22_WB_total_count,             0
DRAM_NUM_REQS_22_WB_total_pct,         -nan

DRAM_NUM_REQS_22_WB_NODIRTY_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_22_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_23_IFETCH_count,             0
DRAM_NUM_REQS_23_IFETCH_pct,         -nan
DRAM_NUM_REQS_23_IFETCH_total_count,             0
DRAM_NUM_REQS_23_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DFETCH_count,             0
DRAM_NUM_REQS_23_DFETCH_pct,         -nan
DRAM_NUM_REQS_23_DFETCH_total_count,             0
DRAM_NUM_REQS_23_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DSTORE_count,             0
DRAM_NUM_REQS_23_DSTORE_pct,         -nan
DRAM_NUM_REQS_23_DSTORE_total_count,             0
DRAM_NUM_REQS_23_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_23_IPRF_count,             0
DRAM_NUM_REQS_23_IPRF_pct,         -nan
DRAM_NUM_REQS_23_IPRF_total_count,             0
DRAM_NUM_REQS_23_IPRF_total_pct,         -nan

DRAM_NUM_REQS_23_DPRF_count,             0
DRAM_NUM_REQS_23_DPRF_pct,         -nan
DRAM_NUM_REQS_23_DPRF_total_count,             0
DRAM_NUM_REQS_23_DPRF_total_pct,         -nan

DRAM_NUM_REQS_23_WB_count,             0
DRAM_NUM_REQS_23_WB_pct,         -nan
DRAM_NUM_REQS_23_WB_total_count,             0
DRAM_NUM_REQS_23_WB_total_pct,         -nan

DRAM_NUM_REQS_23_WB_NODIRTY_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_23_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_24_IFETCH_count,             0
DRAM_NUM_REQS_24_IFETCH_pct,         -nan
DRAM_NUM_REQS_24_IFETCH_total_count,             0
DRAM_NUM_REQS_24_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DFETCH_count,             0
DRAM_NUM_REQS_24_DFETCH_pct,         -nan
DRAM_NUM_REQS_24_DFETCH_total_count,             0
DRAM_NUM_REQS_24_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DSTORE_count,             0
DRAM_NUM_REQS_24_DSTORE_pct,         -nan
DRAM_NUM_REQS_24_DSTORE_total_count,             0
DRAM_NUM_REQS_24_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_24_IPRF_count,             0
DRAM_NUM_REQS_24_IPRF_pct,         -nan
DRAM_NUM_REQS_24_IPRF_total_count,             0
DRAM_NUM_REQS_24_IPRF_total_pct,         -nan

DRAM_NUM_REQS_24_DPRF_count,             0
DRAM_NUM_REQS_24_DPRF_pct,         -nan
DRAM_NUM_REQS_24_DPRF_total_count,             0
DRAM_NUM_REQS_24_DPRF_total_pct,         -nan

DRAM_NUM_REQS_24_WB_count,             0
DRAM_NUM_REQS_24_WB_pct,         -nan
DRAM_NUM_REQS_24_WB_total_count,             0
DRAM_NUM_REQS_24_WB_total_pct,         -nan

DRAM_NUM_REQS_24_WB_NODIRTY_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_24_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_25_IFETCH_count,             0
DRAM_NUM_REQS_25_IFETCH_pct,         -nan
DRAM_NUM_REQS_25_IFETCH_total_count,             0
DRAM_NUM_REQS_25_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DFETCH_count,             0
DRAM_NUM_REQS_25_DFETCH_pct,         -nan
DRAM_NUM_REQS_25_DFETCH_total_count,             0
DRAM_NUM_REQS_25_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DSTORE_count,             0
DRAM_NUM_REQS_25_DSTORE_pct,         -nan
DRAM_NUM_REQS_25_DSTORE_total_count,             0
DRAM_NUM_REQS_25_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_25_IPRF_count,             0
DRAM_NUM_REQS_25_IPRF_pct,         -nan
DRAM_NUM_REQS_25_IPRF_total_count,             0
DRAM_NUM_REQS_25_IPRF_total_pct,         -nan

DRAM_NUM_REQS_25_DPRF_count,             0
DRAM_NUM_REQS_25_DPRF_pct,         -nan
DRAM_NUM_REQS_25_DPRF_total_count,             0
DRAM_NUM_REQS_25_DPRF_total_pct,         -nan

DRAM_NUM_REQS_25_WB_count,             0
DRAM_NUM_REQS_25_WB_pct,         -nan
DRAM_NUM_REQS_25_WB_total_count,             0
DRAM_NUM_REQS_25_WB_total_pct,         -nan

DRAM_NUM_REQS_25_WB_NODIRTY_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_25_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_26_IFETCH_count,             0
DRAM_NUM_REQS_26_IFETCH_pct,         -nan
DRAM_NUM_REQS_26_IFETCH_total_count,             0
DRAM_NUM_REQS_26_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DFETCH_count,             0
DRAM_NUM_REQS_26_DFETCH_pct,         -nan
DRAM_NUM_REQS_26_DFETCH_total_count,             0
DRAM_NUM_REQS_26_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DSTORE_count,             0
DRAM_NUM_REQS_26_DSTORE_pct,         -nan
DRAM_NUM_REQS_26_DSTORE_total_count,             0
DRAM_NUM_REQS_26_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_26_IPRF_count,             0
DRAM_NUM_REQS_26_IPRF_pct,         -nan
DRAM_NUM_REQS_26_IPRF_total_count,             0
DRAM_NUM_REQS_26_IPRF_total_pct,         -nan

DRAM_NUM_REQS_26_DPRF_count,             0
DRAM_NUM_REQS_26_DPRF_pct,         -nan
DRAM_NUM_REQS_26_DPRF_total_count,             0
DRAM_NUM_REQS_26_DPRF_total_pct,         -nan

DRAM_NUM_REQS_26_WB_count,             0
DRAM_NUM_REQS_26_WB_pct,         -nan
DRAM_NUM_REQS_26_WB_total_count,             0
DRAM_NUM_REQS_26_WB_total_pct,         -nan

DRAM_NUM_REQS_26_WB_NODIRTY_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_26_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_27_IFETCH_count,             0
DRAM_NUM_REQS_27_IFETCH_pct,         -nan
DRAM_NUM_REQS_27_IFETCH_total_count,             0
DRAM_NUM_REQS_27_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DFETCH_count,             0
DRAM_NUM_REQS_27_DFETCH_pct,         -nan
DRAM_NUM_REQS_27_DFETCH_total_count,             0
DRAM_NUM_REQS_27_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DSTORE_count,             0
DRAM_NUM_REQS_27_DSTORE_pct,         -nan
DRAM_NUM_REQS_27_DSTORE_total_count,             0
DRAM_NUM_REQS_27_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_27_IPRF_count,             0
DRAM_NUM_REQS_27_IPRF_pct,         -nan
DRAM_NUM_REQS_27_IPRF_total_count,             0
DRAM_NUM_REQS_27_IPRF_total_pct,         -nan

DRAM_NUM_REQS_27_DPRF_count,             0
DRAM_NUM_REQS_27_DPRF_pct,         -nan
DRAM_NUM_REQS_27_DPRF_total_count,             0
DRAM_NUM_REQS_27_DPRF_total_pct,         -nan

DRAM_NUM_REQS_27_WB_count,             0
DRAM_NUM_REQS_27_WB_pct,         -nan
DRAM_NUM_REQS_27_WB_total_count,             0
DRAM_NUM_REQS_27_WB_total_pct,         -nan

DRAM_NUM_REQS_27_WB_NODIRTY_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_27_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_28_IFETCH_count,             0
DRAM_NUM_REQS_28_IFETCH_pct,         -nan
DRAM_NUM_REQS_28_IFETCH_total_count,             0
DRAM_NUM_REQS_28_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DFETCH_count,             0
DRAM_NUM_REQS_28_DFETCH_pct,         -nan
DRAM_NUM_REQS_28_DFETCH_total_count,             0
DRAM_NUM_REQS_28_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DSTORE_count,             0
DRAM_NUM_REQS_28_DSTORE_pct,         -nan
DRAM_NUM_REQS_28_DSTORE_total_count,             0
DRAM_NUM_REQS_28_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_28_IPRF_count,             0
DRAM_NUM_REQS_28_IPRF_pct,         -nan
DRAM_NUM_REQS_28_IPRF_total_count,             0
DRAM_NUM_REQS_28_IPRF_total_pct,         -nan

DRAM_NUM_REQS_28_DPRF_count,             0
DRAM_NUM_REQS_28_DPRF_pct,         -nan
DRAM_NUM_REQS_28_DPRF_total_count,             0
DRAM_NUM_REQS_28_DPRF_total_pct,         -nan

DRAM_NUM_REQS_28_WB_count,             0
DRAM_NUM_REQS_28_WB_pct,         -nan
DRAM_NUM_REQS_28_WB_total_count,             0
DRAM_NUM_REQS_28_WB_total_pct,         -nan

DRAM_NUM_REQS_28_WB_NODIRTY_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_28_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_29_IFETCH_count,             0
DRAM_NUM_REQS_29_IFETCH_pct,         -nan
DRAM_NUM_REQS_29_IFETCH_total_count,             0
DRAM_NUM_REQS_29_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DFETCH_count,             0
DRAM_NUM_REQS_29_DFETCH_pct,         -nan
DRAM_NUM_REQS_29_DFETCH_total_count,             0
DRAM_NUM_REQS_29_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DSTORE_count,             0
DRAM_NUM_REQS_29_DSTORE_pct,         -nan
DRAM_NUM_REQS_29_DSTORE_total_count,             0
DRAM_NUM_REQS_29_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_29_IPRF_count,             0
DRAM_NUM_REQS_29_IPRF_pct,         -nan
DRAM_NUM_REQS_29_IPRF_total_count,             0
DRAM_NUM_REQS_29_IPRF_total_pct,         -nan

DRAM_NUM_REQS_29_DPRF_count,             0
DRAM_NUM_REQS_29_DPRF_pct,         -nan
DRAM_NUM_REQS_29_DPRF_total_count,             0
DRAM_NUM_REQS_29_DPRF_total_pct,         -nan

DRAM_NUM_REQS_29_WB_count,             0
DRAM_NUM_REQS_29_WB_pct,         -nan
DRAM_NUM_REQS_29_WB_total_count,             0
DRAM_NUM_REQS_29_WB_total_pct,         -nan

DRAM_NUM_REQS_29_WB_NODIRTY_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_29_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_30_IFETCH_count,             0
DRAM_NUM_REQS_30_IFETCH_pct,         -nan
DRAM_NUM_REQS_30_IFETCH_total_count,             0
DRAM_NUM_REQS_30_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DFETCH_count,             0
DRAM_NUM_REQS_30_DFETCH_pct,         -nan
DRAM_NUM_REQS_30_DFETCH_total_count,             0
DRAM_NUM_REQS_30_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DSTORE_count,             0
DRAM_NUM_REQS_30_DSTORE_pct,         -nan
DRAM_NUM_REQS_30_DSTORE_total_count,             0
DRAM_NUM_REQS_30_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_30_IPRF_count,             0
DRAM_NUM_REQS_30_IPRF_pct,         -nan
DRAM_NUM_REQS_30_IPRF_total_count,             0
DRAM_NUM_REQS_30_IPRF_total_pct,         -nan

DRAM_NUM_REQS_30_DPRF_count,             0
DRAM_NUM_REQS_30_DPRF_pct,         -nan
DRAM_NUM_REQS_30_DPRF_total_count,             0
DRAM_NUM_REQS_30_DPRF_total_pct,         -nan

DRAM_NUM_REQS_30_WB_count,             0
DRAM_NUM_REQS_30_WB_pct,         -nan
DRAM_NUM_REQS_30_WB_total_count,             0
DRAM_NUM_REQS_30_WB_total_pct,         -nan

DRAM_NUM_REQS_30_WB_NODIRTY_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_30_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_31_IFETCH_count,             0
DRAM_NUM_REQS_31_IFETCH_pct,         -nan
DRAM_NUM_REQS_31_IFETCH_total_count,             0
DRAM_NUM_REQS_31_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DFETCH_count,             0
DRAM_NUM_REQS_31_DFETCH_pct,         -nan
DRAM_NUM_REQS_31_DFETCH_total_count,             0
DRAM_NUM_REQS_31_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DSTORE_count,             0
DRAM_NUM_REQS_31_DSTORE_pct,         -nan
DRAM_NUM_REQS_31_DSTORE_total_count,             0
DRAM_NUM_REQS_31_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_31_IPRF_count,             0
DRAM_NUM_REQS_31_IPRF_pct,         -nan
DRAM_NUM_REQS_31_IPRF_total_count,             0
DRAM_NUM_REQS_31_IPRF_total_pct,         -nan

DRAM_NUM_REQS_31_DPRF_count,             0
DRAM_NUM_REQS_31_DPRF_pct,         -nan
DRAM_NUM_REQS_31_DPRF_total_count,             0
DRAM_NUM_REQS_31_DPRF_total_pct,         -nan

DRAM_NUM_REQS_31_WB_count,             0
DRAM_NUM_REQS_31_WB_pct,         -nan
DRAM_NUM_REQS_31_WB_total_count,             0
DRAM_NUM_REQS_31_WB_total_pct,         -nan

DRAM_NUM_REQS_31_WB_NODIRTY_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_31_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_32_IFETCH_count,             0
DRAM_NUM_REQS_32_IFETCH_pct,         -nan
DRAM_NUM_REQS_32_IFETCH_total_count,             0
DRAM_NUM_REQS_32_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DFETCH_count,             0
DRAM_NUM_REQS_32_DFETCH_pct,         -nan
DRAM_NUM_REQS_32_DFETCH_total_count,             0
DRAM_NUM_REQS_32_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DSTORE_count,             0
DRAM_NUM_REQS_32_DSTORE_pct,         -nan
DRAM_NUM_REQS_32_DSTORE_total_count,             0
DRAM_NUM_REQS_32_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_32_IPRF_count,             0
DRAM_NUM_REQS_32_IPRF_pct,         -nan
DRAM_NUM_REQS_32_IPRF_total_count,             0
DRAM_NUM_REQS_32_IPRF_total_pct,         -nan

DRAM_NUM_REQS_32_DPRF_count,             0
DRAM_NUM_REQS_32_DPRF_pct,         -nan
DRAM_NUM_REQS_32_DPRF_total_count,             0
DRAM_NUM_REQS_32_DPRF_total_pct,         -nan

DRAM_NUM_REQS_32_WB_count,             0
DRAM_NUM_REQS_32_WB_pct,         -nan
DRAM_NUM_REQS_32_WB_total_count,             0
DRAM_NUM_REQS_32_WB_total_pct,         -nan

DRAM_NUM_REQS_32_WB_NODIRTY_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_32_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_total_pct,         -nan

DRAM_BOTTLENECK_BUS_0_count,             0
DRAM_BOTTLENECK_BUS_0_pct,         -nan
DRAM_BOTTLENECK_BUS_0_total_count,             0
DRAM_BOTTLENECK_BUS_0_total_pct,         -nan

DRAM_BOTTLENECK_BUS_10_count,             0
DRAM_BOTTLENECK_BUS_10_pct,         -nan
DRAM_BOTTLENECK_BUS_10_total_count,             0
DRAM_BOTTLENECK_BUS_10_total_pct,         -nan

DRAM_BOTTLENECK_BUS_20_count,             0
DRAM_BOTTLENECK_BUS_20_pct,         -nan
DRAM_BOTTLENECK_BUS_20_total_count,             0
DRAM_BOTTLENECK_BUS_20_total_pct,         -nan

DRAM_BOTTLENECK_BUS_30_count,             0
DRAM_BOTTLENECK_BUS_30_pct,         -nan
DRAM_BOTTLENECK_BUS_30_total_count,             0
DRAM_BOTTLENECK_BUS_30_total_pct,         -nan

DRAM_BOTTLENECK_BUS_40_count,             0
DRAM_BOTTLENECK_BUS_40_pct,         -nan
DRAM_BOTTLENECK_BUS_40_total_count,             0
DRAM_BOTTLENECK_BUS_40_total_pct,         -nan

DRAM_BOTTLENECK_BUS_50_count,             0
DRAM_BOTTLENECK_BUS_50_pct,         -nan
DRAM_BOTTLENECK_BUS_50_total_count,             0
DRAM_BOTTLENECK_BUS_50_total_pct,         -nan

DRAM_BOTTLENECK_BUS_60_count,             0
DRAM_BOTTLENECK_BUS_60_pct,         -nan
DRAM_BOTTLENECK_BUS_60_total_count,             0
DRAM_BOTTLENECK_BUS_60_total_pct,         -nan

DRAM_BOTTLENECK_BUS_70_count,             0
DRAM_BOTTLENECK_BUS_70_pct,         -nan
DRAM_BOTTLENECK_BUS_70_total_count,             0
DRAM_BOTTLENECK_BUS_70_total_pct,         -nan

DRAM_BOTTLENECK_BUS_80_count,             0
DRAM_BOTTLENECK_BUS_80_pct,         -nan
DRAM_BOTTLENECK_BUS_80_total_count,             0
DRAM_BOTTLENECK_BUS_80_total_pct,         -nan

DRAM_BOTTLENECK_BUS_90_count,             0
DRAM_BOTTLENECK_BUS_90_pct,         -nan
DRAM_BOTTLENECK_BUS_90_total_count,             0
DRAM_BOTTLENECK_BUS_90_total_pct,         -nan

DRAM_BOTTLENECK_BUS_100_count,             0
DRAM_BOTTLENECK_BUS_100_pct,         -nan
DRAM_BOTTLENECK_BUS_100_total_count,             0
DRAM_BOTTLENECK_BUS_100_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_count,             0
DRAM_BOTTLENECK_BUS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_total_count,             0
DRAM_BOTTLENECK_BUS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_mean,         -nan
DRAM_BOTTLENECK_BUS_100_stddev,         -nan
DRAM_BOTTLENECK_BUS_100_total_mean,         -nan
DRAM_BOTTLENECK_BUS_100_total_stddev,         -nan

DRAM_BOTTLENECK_BANKS_0_count,             0
DRAM_BOTTLENECK_BANKS_0_pct,         -nan
DRAM_BOTTLENECK_BANKS_0_total_count,             0
DRAM_BOTTLENECK_BANKS_0_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_10_count,             0
DRAM_BOTTLENECK_BANKS_10_pct,         -nan
DRAM_BOTTLENECK_BANKS_10_total_count,             0
DRAM_BOTTLENECK_BANKS_10_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_20_count,             0
DRAM_BOTTLENECK_BANKS_20_pct,         -nan
DRAM_BOTTLENECK_BANKS_20_total_count,             0
DRAM_BOTTLENECK_BANKS_20_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_30_count,             0
DRAM_BOTTLENECK_BANKS_30_pct,         -nan
DRAM_BOTTLENECK_BANKS_30_total_count,             0
DRAM_BOTTLENECK_BANKS_30_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_40_count,             0
DRAM_BOTTLENECK_BANKS_40_pct,         -nan
DRAM_BOTTLENECK_BANKS_40_total_count,             0
DRAM_BOTTLENECK_BANKS_40_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_50_count,             0
DRAM_BOTTLENECK_BANKS_50_pct,         -nan
DRAM_BOTTLENECK_BANKS_50_total_count,             0
DRAM_BOTTLENECK_BANKS_50_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_60_count,             0
DRAM_BOTTLENECK_BANKS_60_pct,         -nan
DRAM_BOTTLENECK_BANKS_60_total_count,             0
DRAM_BOTTLENECK_BANKS_60_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_70_count,             0
DRAM_BOTTLENECK_BANKS_70_pct,         -nan
DRAM_BOTTLENECK_BANKS_70_total_count,             0
DRAM_BOTTLENECK_BANKS_70_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_80_count,             0
DRAM_BOTTLENECK_BANKS_80_pct,         -nan
DRAM_BOTTLENECK_BANKS_80_total_count,             0
DRAM_BOTTLENECK_BANKS_80_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_90_count,             0
DRAM_BOTTLENECK_BANKS_90_pct,         -nan
DRAM_BOTTLENECK_BANKS_90_total_count,             0
DRAM_BOTTLENECK_BANKS_90_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_100_count,             0
DRAM_BOTTLENECK_BANKS_100_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_total_count,             0
DRAM_BOTTLENECK_BANKS_100_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_total_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_stddev,         -nan
DRAM_BOTTLENECK_BANKS_100_total_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_total_stddev,         -nan

DRAM_BOTTLENECK_FAW_0_count,             0
DRAM_BOTTLENECK_FAW_0_pct,         -nan
DRAM_BOTTLENECK_FAW_0_total_count,             0
DRAM_BOTTLENECK_FAW_0_total_pct,         -nan

DRAM_BOTTLENECK_FAW_10_count,             0
DRAM_BOTTLENECK_FAW_10_pct,         -nan
DRAM_BOTTLENECK_FAW_10_total_count,             0
DRAM_BOTTLENECK_FAW_10_total_pct,         -nan

DRAM_BOTTLENECK_FAW_20_count,             0
DRAM_BOTTLENECK_FAW_20_pct,         -nan
DRAM_BOTTLENECK_FAW_20_total_count,             0
DRAM_BOTTLENECK_FAW_20_total_pct,         -nan

DRAM_BOTTLENECK_FAW_30_count,             0
DRAM_BOTTLENECK_FAW_30_pct,         -nan
DRAM_BOTTLENECK_FAW_30_total_count,             0
DRAM_BOTTLENECK_FAW_30_total_pct,         -nan

DRAM_BOTTLENECK_FAW_40_count,             0
DRAM_BOTTLENECK_FAW_40_pct,         -nan
DRAM_BOTTLENECK_FAW_40_total_count,             0
DRAM_BOTTLENECK_FAW_40_total_pct,         -nan

DRAM_BOTTLENECK_FAW_50_count,             0
DRAM_BOTTLENECK_FAW_50_pct,         -nan
DRAM_BOTTLENECK_FAW_50_total_count,             0
DRAM_BOTTLENECK_FAW_50_total_pct,         -nan

DRAM_BOTTLENECK_FAW_60_count,             0
DRAM_BOTTLENECK_FAW_60_pct,         -nan
DRAM_BOTTLENECK_FAW_60_total_count,             0
DRAM_BOTTLENECK_FAW_60_total_pct,         -nan

DRAM_BOTTLENECK_FAW_70_count,             0
DRAM_BOTTLENECK_FAW_70_pct,         -nan
DRAM_BOTTLENECK_FAW_70_total_count,             0
DRAM_BOTTLENECK_FAW_70_total_pct,         -nan

DRAM_BOTTLENECK_FAW_80_count,             0
DRAM_BOTTLENECK_FAW_80_pct,         -nan
DRAM_BOTTLENECK_FAW_80_total_count,             0
DRAM_BOTTLENECK_FAW_80_total_pct,         -nan

DRAM_BOTTLENECK_FAW_90_count,             0
DRAM_BOTTLENECK_FAW_90_pct,         -nan
DRAM_BOTTLENECK_FAW_90_total_count,             0
DRAM_BOTTLENECK_FAW_90_total_pct,         -nan

DRAM_BOTTLENECK_FAW_100_count,             0
DRAM_BOTTLENECK_FAW_100_pct,         -nan
DRAM_BOTTLENECK_FAW_100_total_count,             0
DRAM_BOTTLENECK_FAW_100_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_count,             0
DRAM_BOTTLENECK_FAW_100_sum_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_total_count,             0
DRAM_BOTTLENECK_FAW_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_mean,         -nan
DRAM_BOTTLENECK_FAW_100_stddev,         -nan
DRAM_BOTTLENECK_FAW_100_total_mean,         -nan
DRAM_BOTTLENECK_FAW_100_total_stddev,         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_count,             0
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_total_count,             0

KNOWN_BAD_ADDRESS_count,             0
KNOWN_BAD_ADDRESS_pct,        0.000
KNOWN_BAD_ADDRESS_total_count,             0
KNOWN_BAD_ADDRESS_total_pct,        0.000

GOOD_ADDRESS_count,       4607816
GOOD_ADDRESS_pct,      100.000
GOOD_ADDRESS_total_count,       8826114
GOOD_ADDRESS_total_pct,      100.000
GOOD_ADDRESS_sum_count,       4607816
GOOD_ADDRESS_sum_pct,      100.000
GOOD_ADDRESS_sum_total_count,       8826114
GOOD_ADDRESS_sum_total_pct,      100.000
GOOD_ADDRESS_mean,         1.00
GOOD_ADDRESS_stddev,         1.00
GOOD_ADDRESS_total_mean,         1.00
GOOD_ADDRESS_total_stddev,         1.00

BBL_LENGTH_1_count,             0
BBL_LENGTH_1_pct,         -nan
BBL_LENGTH_1_total_count,             0
BBL_LENGTH_1_total_pct,         -nan

BBL_LENGTH_2_count,             0
BBL_LENGTH_2_pct,         -nan
BBL_LENGTH_2_total_count,             0
BBL_LENGTH_2_total_pct,         -nan

BBL_LENGTH_3_count,             0
BBL_LENGTH_3_pct,         -nan
BBL_LENGTH_3_total_count,             0
BBL_LENGTH_3_total_pct,         -nan

BBL_LENGTH_4_count,             0
BBL_LENGTH_4_pct,         -nan
BBL_LENGTH_4_total_count,             0
BBL_LENGTH_4_total_pct,         -nan

BBL_LENGTH_5_count,             0
BBL_LENGTH_5_pct,         -nan
BBL_LENGTH_5_total_count,             0
BBL_LENGTH_5_total_pct,         -nan

BBL_LENGTH_6_count,             0
BBL_LENGTH_6_pct,         -nan
BBL_LENGTH_6_total_count,             0
BBL_LENGTH_6_total_pct,         -nan

BBL_LENGTH_7_count,             0
BBL_LENGTH_7_pct,         -nan
BBL_LENGTH_7_total_count,             0
BBL_LENGTH_7_total_pct,         -nan

BBL_LENGTH_8_count,             0
BBL_LENGTH_8_pct,         -nan
BBL_LENGTH_8_total_count,             0
BBL_LENGTH_8_total_pct,         -nan

BBL_LENGTH_9_count,             0
BBL_LENGTH_9_pct,         -nan
BBL_LENGTH_9_total_count,             0
BBL_LENGTH_9_total_pct,         -nan

BBL_LENGTH_10_count,             0
BBL_LENGTH_10_pct,         -nan
BBL_LENGTH_10_total_count,             0
BBL_LENGTH_10_total_pct,         -nan

BBL_LENGTH_11_count,             0
BBL_LENGTH_11_pct,         -nan
BBL_LENGTH_11_total_count,             0
BBL_LENGTH_11_total_pct,         -nan

BBL_LENGTH_12_count,             0
BBL_LENGTH_12_pct,         -nan
BBL_LENGTH_12_total_count,             0
BBL_LENGTH_12_total_pct,         -nan

BBL_LENGTH_13_count,             0
BBL_LENGTH_13_pct,         -nan
BBL_LENGTH_13_total_count,             0
BBL_LENGTH_13_total_pct,         -nan

BBL_LENGTH_14_count,             0
BBL_LENGTH_14_pct,         -nan
BBL_LENGTH_14_total_count,             0
BBL_LENGTH_14_total_pct,         -nan

BBL_LENGTH_15_count,             0
BBL_LENGTH_15_pct,         -nan
BBL_LENGTH_15_total_count,             0
BBL_LENGTH_15_total_pct,         -nan

BBL_LENGTH_16_count,             0
BBL_LENGTH_16_pct,         -nan
BBL_LENGTH_16_total_count,             0
BBL_LENGTH_16_total_pct,         -nan

BBL_LENGTH_17_count,             0
BBL_LENGTH_17_pct,         -nan
BBL_LENGTH_17_total_count,             0
BBL_LENGTH_17_total_pct,         -nan

BBL_LENGTH_18_count,             0
BBL_LENGTH_18_pct,         -nan
BBL_LENGTH_18_total_count,             0
BBL_LENGTH_18_total_pct,         -nan

BBL_LENGTH_19_count,             0
BBL_LENGTH_19_pct,         -nan
BBL_LENGTH_19_total_count,             0
BBL_LENGTH_19_total_pct,         -nan

BBL_LENGTH_20_count,             0
BBL_LENGTH_20_pct,         -nan
BBL_LENGTH_20_total_count,             0
BBL_LENGTH_20_total_pct,         -nan

BBL_LENGTH_21_count,             0
BBL_LENGTH_21_pct,         -nan
BBL_LENGTH_21_total_count,             0
BBL_LENGTH_21_total_pct,         -nan

BBL_LENGTH_22_count,             0
BBL_LENGTH_22_pct,         -nan
BBL_LENGTH_22_total_count,             0
BBL_LENGTH_22_total_pct,         -nan

BBL_LENGTH_23_count,             0
BBL_LENGTH_23_pct,         -nan
BBL_LENGTH_23_total_count,             0
BBL_LENGTH_23_total_pct,         -nan

BBL_LENGTH_24_count,             0
BBL_LENGTH_24_pct,         -nan
BBL_LENGTH_24_total_count,             0
BBL_LENGTH_24_total_pct,         -nan
BBL_LENGTH_24_sum_count,             0
BBL_LENGTH_24_sum_pct,         -nan
BBL_LENGTH_24_sum_total_count,             0
BBL_LENGTH_24_sum_total_pct,         -nan
BBL_LENGTH_24_mean,         -nan
BBL_LENGTH_24_stddev,         -nan
BBL_LENGTH_24_total_mean,         -nan
BBL_LENGTH_24_total_stddev,         -nan

BBL_DONT_END_PRED_NT_LENGTH_1_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_1_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_2_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_2_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_3_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_3_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_4_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_4_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_5_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_5_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_6_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_6_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_7_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_7_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_8_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_8_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_9_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_9_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_10_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_10_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_11_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_11_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_12_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_12_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_13_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_13_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_14_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_14_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_15_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_15_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_16_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_16_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_17_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_17_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_18_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_18_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_19_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_19_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_20_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_20_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_21_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_21_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_22_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_22_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_23_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_23_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_24_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_stddev,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_stddev,         -nan

DATA_LD_CYCLES_ONPATH_count,      23974508
DATA_LD_CYCLES_ONPATH_total_count,      55730144

DATA_LD_CYCLES_OFFPATH_count,         24903
DATA_LD_CYCLES_OFFPATH_total_count,         63684

DATA_LD_MLC_CYCLES_ONPATH_count,         28971
DATA_LD_MLC_CYCLES_ONPATH_total_count,         34354

DATA_LD_MLC_CYCLES_OFFPATH_count,           907
DATA_LD_MLC_CYCLES_OFFPATH_total_count,          1643

DATA_LD_MLC_ACCESSES_ONPATH_count,          1790
DATA_LD_MLC_ACCESSES_ONPATH_total_count,          2126

DATA_LD_MLC_ACCESSES_OFFPATH_count,            56
DATA_LD_MLC_ACCESSES_OFFPATH_total_count,           102

DATA_LD_L1_CYCLES_ONPATH_count,       7305521
DATA_LD_L1_CYCLES_ONPATH_total_count,      12273140

DATA_LD_L1_CYCLES_OFFPATH_count,           609
DATA_LD_L1_CYCLES_OFFPATH_total_count,          3306

DATA_LD_L1_ACCESSES_ONPATH_count,        132428
DATA_LD_L1_ACCESSES_ONPATH_total_count,        222469

DATA_LD_L1_ACCESSES_OFFPATH_count,            11
DATA_LD_L1_ACCESSES_OFFPATH_total_count,            60

DATA_LD_MEM_CYCLES_ONPATH_count,      16640016
DATA_LD_MEM_CYCLES_ONPATH_total_count,      43422650

DATA_LD_MEM_CYCLES_OFFPATH_count,         23387
DATA_LD_MEM_CYCLES_OFFPATH_total_count,         58735

DATA_LD_MEM_ACCESSES_ONPATH_count,        101766
DATA_LD_MEM_ACCESSES_ONPATH_total_count,        273386

DATA_LD_MEM_ACCESSES_OFFPATH_count,            89
DATA_LD_MEM_ACCESSES_OFFPATH_total_count,           244

DATA_LD_PREF_CYCLES_ONPATH_count,             0
DATA_LD_PREF_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_MLC_CYCLES_ONPATH_count,             0
DATA_LD_PREF_MLC_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_MLC_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_MLC_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_L1_CYCLES_ONPATH_count,             0
DATA_LD_PREF_L1_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_L1_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_L1_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_MEM_CYCLES_ONPATH_count,             0
DATA_LD_PREF_MEM_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_MEM_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_MEM_CYCLES_OFFPATH_total_count,             0



