---  
tags:  
  - verilog  
  - task  
  - function  
share: "true"  
github_title: 2024-10-21-task-and-functions  
title: 7. Task and Functions  
date: 2024-10-21  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
ê°œë°œìë“¤ì€ í•­ìƒ ì‰¬ìš´ê±¸ ì›í•˜ê³ , ì¬ì‚¬ìš©í•˜ê¸°ë¥¼ ì›í•œë‹¤.  
  
â†’ Task and Function!  
  
Task: display, monitorë“± systemì´ ì‹¤í–‰í•˜ëŠ” ì—…ë¬´  
  
Function: function nameì— ê°’ì„ ì €ì¥í•´ì„œ return  
  
## Taskì™€ Functionì˜ ì°¨ì´ì   
  
||Tasks|Functions|  
|---|---|---|  
|Arguments|ì•„ë¬´ ìˆ«ìì˜ input, output, inout|ìµœì†Œ í•˜ë‚˜ì˜ input.|  
|outputì„ ê°€ì§ˆ ìˆ˜ ì—†ìŒ|||  
|Return Value|output, inout ë“±ìœ¼ë¡œ ì—¬ëŸ¬ê°œê°€ ë  ìˆ˜ ìˆë‹¤.|í•˜ë‚˜|  
|Timing control|posedge, # ë“± ê°€ëŠ¥|ì•ˆë¨ (ì´ìœ ëŠ” ì•„ë˜)|  
|Execution|taskê°€ ì‹¤í–‰ë˜ëŠ” ì‹œê°„ì€ 0ë³´ë‹¤ í¼|function ì‹¤í–‰ì— ê±¸ë¦¬ëŠ” ì‹œê°„ì€ 0ì„.|  
|Invoke functions and tasks|Functionì´ë‚˜ taskë¥¼ ë¶€ë¥¼ ìˆ˜ ìˆìŒ|functionë§Œ ê°€ëŠ¥|  
  
---  
  
## Functions  
  
functionì€ ë‹¨ì¼ ê°’ì„ ë°˜í™˜í•œë‹¤.  
  
`function [autoatic] [signed] [return_type] name ([port_list]);`  
  
functionì˜ inputì„ ì •í•˜ëŠ” ë°©ë²•ì€  
  
```verilog  
function automatic signed 4'b0000 function_name (input [7:0] data, output reg out);  
```  
  
ì™€ ê°™ë‹¤.  
  
functionì€  
  
- ëª¨ë“ˆ ì•ˆì—ì„œ ì •ì˜ë˜ë©°, `function` ê³¼ `endfunction`  
- í•˜ë‚˜ì˜ ouputì„ ê°€ì§€ë©°  
- timing controlì€ ëª»ì“°ë©° (ì¦‰, combinational logicìœ¼ë¡œ ë°–ì— ëª»ì”€)  
- global signalì„ driveí•  ìˆ˜ ìˆìŒ.  
- functionì„ callí•  ìˆ˜ ìˆìœ¼ë‚˜, taskëŠ” í•  ìˆ˜ ì—†ìŒ.  
  
---  
  
### Static vs Automatic  
  
staticì€ í•´ë‹¹ í•¨ìˆ˜ ì²˜ìŒ ì‹¤í–‰ë  ë•Œ globalí•˜ê²Œ í•œë²ˆë§Œ ìƒì„±ë˜ë©° í”„ë¡œê·¸ë¨ì´ ëë‚˜ë©´ ì¢…ë£Œëœë‹¤.  
  
automaticì€ í•´ë‹¹ í•¨ìˆ˜ê°€ executeë˜ì—ˆì„ ë•Œ ì‹¤í–‰ë˜ë©°, í•¨ìˆ˜ê°€ ê°’ì„ ë¦¬í„´í•˜ë©´ ì‚¬ë¼ì§„ë‹¤.  
  
- automaticì€ í•¨ìˆ˜ë¥¼ reentrantí•˜ê²Œ ë§Œë“ ë‹¤.  
- ì´ì „ í•¨ìˆ˜ ì‹¤í–‰ì´ ì‹¤íŒ¨í–ˆì–´ë„ ë‹¤ì‹œ ìƒˆë¡œ ìƒì„±í•˜ê¸° ë•Œë¬¸ì— ë°ì´í„°ê°€ ì˜¤ì—¼ë   
  
â†’ ë² ë¦´ë¡œê·¸ì—ì„œëŠ” staticì´ defaultì„ì— ìœ ì˜í•˜ë¼.  
  
- Item allocation  
      
    - static â†’ ì •ì ìœ¼ë¡œ í• ë‹¹ë¨.  
    - automatic â†’ ê° callë§ˆë‹¤ ë™ì ìœ¼ë¡œ í• ë‹¹ë¨.  
      
    Automatic í•¨ìˆ˜ì— ìˆëŠ” itemë“¤ì€  
      
    hierarchial referenceì—ì„œ ë¶ˆë¦´ ìˆ˜ ì—†ë‹¤. ì¦‰, ë‹¤ë¥¸ ëª¨ë“ˆì—ì„œ í•´ë‹¹ í•¨ìˆ˜ë¥¼ ì°¸ì¡°í•  ìˆ˜ ì—†ë‹¤. ë‹¤ë§Œ, nameìœ¼ë¡œ invokeë  ìˆ˜ ìˆë‹¤.  
      
  
```verilog  
function [3:0] count_0s_in_byte(input [7:0] data);  
	integer i; // local variable  
	begin  
		count_0s_by_byte = 0; // temporal byteì— ìˆëŠ” ê°’ì„ 0ìœ¼ë¡œ ì´ˆê¸°í™”0  
		for (i=0; i<=7; i=i+1) begin  
			if(data[i]==1'b0;) count_0s_by_byte = count_0s_by_byte + 1;  
		end  
	end  
endfunction  
```  
  
---  
  
### Recursive!  
  
```verilog  
module factorial(input [7:0] n, output [15:0] result);  
assign result = fact(n);  
  
function automatic [15:0] fact (input [7:0] N);  
	if(N == 1'b1) fact = 1'b;  
	else fact = N * fact(N-1);  
endfunction  
endmodule  
```  
  
ë§Œì•½ automaticì´ ì•„ë‹ˆì—ˆë‹¤ë©´?  
  
â†’ 4 â†’ 3_3 â†’ 2_2_2 â†’ 1_1_1_1 = 1!  
  
---  
  
## Constant Function  
  
elaboration timeì— í‰ê°€ë˜ëŠ” í•¨ìˆ˜!  
  
ë² ë¦´ë¡œê·¸ì˜ ì‹¤í–‰ë‹¨ê³„ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.  
  
1. Compilation  
    1. ì†ŒìŠ¤ì½”ë“œ ì½ê¸°  
    2. ë¬¸ë²• ì²´í¬  
    3. parsing step  
2. Elaboration  
    1. flatten out model hierarchy (ëª¨ë“ˆì˜ ìœ„ê³„ë¥¼ í•˜ë‚˜ë¡œ ë§Œë“¦.)  
    2. íŒŒë¼ë¯¸í„° ì „ë‹¬  
    3. constant functionì„ í‰ê°€í•¨.  
3. Simulation  
    1. ì‹¤ì œë¡œ í•˜ë“œì›¨ì–´ë¡œ ë§Œë“¤ê³  ì‹œë®¬ë ˆì´ì…˜ì„ ì‹œì‘  
  
```verilog  
module RAM #parameter(RAM_DEPTH = 1024) (  
input [count_log_b2(RAM_DEPTH)-1:0] addr_bus  
output reg [7:0] data_bus  
);  
  
function integer count_log_b2(input integer depth);  
begin  
	count_log_b2 = 0;  
	while(depth) begin  
		count_log_b2 = count_log_b2 + 1;  
		depth = depth >> 1;  
	end  
end  
endfunction  
endmodule  
```  
  
---  
  
# Tasks  
  
- taskëŠ” ì—¬ëŸ¬ê°œì˜ ê°’ì„ ë¦¬í„´í•  ìˆ˜ ìˆëŠ”, ì¢€ ë” ììœ ë¡œìš´ ì¹œêµ¬ì´ë‹¤.  
  
```verilog  
task automatic name ([port list]);  
  
endtask  
```  
  
taskëŠ”â€¦  
  
- Inputì´ë“  outputì´ë“  ëª‡ê°œë“  ê°€ì§ˆ ìˆ˜ ìˆê³   
- delayì™€ timing controlì´ ê°€ëŠ¥í•˜ë©°  
- taskë‚˜ functionì„ callí•  ìˆ˜ ìˆìŒ  
- functionì²˜ëŸ¼ a= task(b)ëŠ” ë¶ˆê°€ëŠ¥  
  
```verilog  
task count_0s_in_byte(input [7:0] data, output reg count);  
integer i;  
begin  
	count = 0;  
	for(int i=0; i<=7; i = i+1) begin  
		count = count + 1;  
	end  
endtask  
```  
  
<aside> ğŸ“–  
  
integer ië¥¼ ê¼­ body ë°”ê¹¥ì— ì„ ì–¸í•˜ëŠ” ì´ìœ ê°€ ìˆì„ê¹Œ?  
  
</aside>  
  
â†’ forë¬¸ì´ í¬í•¨ëœ taskë¥¼ always ë°–ì—ì„œ ì‹¤í–‰í•˜ë©´ ì˜¤ë¥˜ê°€ë‚œë‹¤.