#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x140606390 .scope module, "tb_complete_system" "tb_complete_system" 2 293;
 .timescale 0 0;
v0x14061c300_0 .var "a_in", 3 0;
v0x14061c3b0_0 .var "b_in", 3 0;
v0x14061c450_0 .var "clk", 0 0;
v0x14061c4e0_0 .net "final_result", 3 0, v0x14061b170_0;  1 drivers
v0x14061c5f0_0 .var "reset", 0 0;
v0x14061c680_0 .var "u", 0 0;
v0x14061c750_0 .net "z_done", 0 0, v0x140617340_0;  1 drivers
E_0x140605fc0 .event anyedge, v0x140617340_0;
S_0x140606500 .scope module, "dut" "system_4a_plus_b" 2 305, 3 4 0, S_0x140606390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "u";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 4 "result";
    .port_info 6 /OUTPUT 1 "z";
v0x14061b950_0 .net "L", 0 0, L_0x14061ef90;  1 drivers
L_0x138040058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14061ba00_0 .net/2u *"_ivl_0", 1 0, L_0x138040058;  1 drivers
v0x14061ba90_0 .net "a", 3 0, v0x14061c300_0;  1 drivers
v0x14061bb60_0 .net "alpha", 0 0, v0x140616d60_0;  1 drivers
v0x14061bbf0_0 .net "b", 3 0, v0x14061c3b0_0;  1 drivers
v0x14061bd00_0 .net "beta", 0 0, v0x140616e00_0;  1 drivers
v0x14061bd90_0 .net "clk", 0 0, v0x14061c450_0;  1 drivers
v0x14061bea0_0 .net "gamma", 0 0, v0x140616f50_0;  1 drivers
v0x14061bf30_0 .net "k_count", 1 0, v0x140617770_0;  1 drivers
v0x14061c040_0 .net "reset", 0 0, v0x14061c5f0_0;  1 drivers
v0x14061c150_0 .net "result", 3 0, v0x14061b170_0;  alias, 1 drivers
v0x14061c1e0_0 .net "u", 0 0, v0x14061c680_0;  1 drivers
v0x14061c270_0 .net "z", 0 0, v0x140617340_0;  alias, 1 drivers
L_0x14061ef90 .cmp/eq 2, v0x140617770_0, L_0x138040058;
S_0x140606720 .scope module, "controller" "sequential_circuit_M_behavioral" 3 22, 4 71 0, S_0x140606500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "u";
    .port_info 3 /INPUT 1 "L";
    .port_info 4 /OUTPUT 1 "alpha";
    .port_info 5 /OUTPUT 1 "beta";
    .port_info 6 /OUTPUT 1 "gamma";
    .port_info 7 /OUTPUT 1 "z";
P_0x1406068e0 .param/l "STATE_A_IDLE" 0 4 84, C4<00>;
P_0x140606920 .param/l "STATE_B_LOAD" 0 4 85, C4<01>;
P_0x140606960 .param/l "STATE_C_ADD" 0 4 86, C4<11>;
P_0x1406069a0 .param/l "STATE_D_DONE" 0 4 87, C4<10>;
v0x140606cb0_0 .net "L", 0 0, L_0x14061ef90;  alias, 1 drivers
v0x140616d60_0 .var "alpha", 0 0;
v0x140616e00_0 .var "beta", 0 0;
v0x140616eb0_0 .net "clk", 0 0, v0x14061c450_0;  alias, 1 drivers
v0x140616f50_0 .var "gamma", 0 0;
v0x140617030_0 .var "nxt_state", 1 0;
v0x1406170e0_0 .net "reset", 0 0, v0x14061c5f0_0;  alias, 1 drivers
v0x140617180_0 .var "state", 1 0;
v0x140617230_0 .net "u", 0 0, v0x14061c680_0;  alias, 1 drivers
v0x140617340_0 .var "z", 0 0;
E_0x140606c00 .event anyedge, v0x140617180_0, v0x140617230_0, v0x140606cb0_0;
E_0x140606c60 .event posedge, v0x1406170e0_0, v0x140616eb0_0;
S_0x140617450 .scope module, "counter" "twoBitCounter" 3 45, 5 1 0, S_0x140606500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "gamma";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 2 "count";
v0x1406176c0_0 .net "clk", 0 0, v0x14061c450_0;  alias, 1 drivers
v0x140617770_0 .var "count", 1 0;
v0x140617810_0 .net "gamma", 0 0, v0x140616f50_0;  alias, 1 drivers
v0x1406178e0_0 .net "reset", 0 0, v0x14061c5f0_0;  alias, 1 drivers
E_0x140617680 .event posedge, v0x140616eb0_0;
S_0x1406179c0 .scope module, "datapath_unit" "datapath" 3 34, 6 1 0, S_0x140606500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "alpha";
    .port_info 5 /INPUT 1 "beta";
    .port_info 6 /OUTPUT 4 "out";
v0x14061b240_0 .net "a", 3 0, v0x14061c300_0;  alias, 1 drivers
v0x14061b310_0 .net "adder_out", 3 0, L_0x14061eeb0;  1 drivers
v0x14061b3a0_0 .net "alpha", 0 0, v0x140616d60_0;  alias, 1 drivers
v0x14061b470_0 .net "b", 3 0, v0x14061c3b0_0;  alias, 1 drivers
v0x14061b500_0 .net "beta", 0 0, v0x140616e00_0;  alias, 1 drivers
v0x14061b610_0 .net "clk", 0 0, v0x14061c450_0;  alias, 1 drivers
v0x14061b6a0_0 .net "cout", 0 0, L_0x14061e920;  1 drivers
v0x14061b770_0 .net "out", 3 0, v0x14061b170_0;  alias, 1 drivers
v0x14061b840_0 .net "reset", 0 0, v0x14061c5f0_0;  alias, 1 drivers
S_0x140617c70 .scope module, "add" "fourBitAdder" 6 14, 7 1 0, S_0x1406179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "S";
    .port_info 3 /OUTPUT 1 "Cout";
v0x14061a680_0 .net "C", 2 0, L_0x14061e360;  1 drivers
v0x14061a710_0 .net "Cout", 0 0, L_0x14061e920;  alias, 1 drivers
v0x14061a7a0_0 .net "S", 3 0, L_0x14061eeb0;  alias, 1 drivers
v0x14061a850_0 .net "a", 3 0, v0x14061c300_0;  alias, 1 drivers
v0x14061a8e0_0 .net "b", 3 0, v0x14061b170_0;  alias, 1 drivers
L_0x14061ce50 .part v0x14061c300_0, 0, 1;
L_0x14061cff0 .part v0x14061b170_0, 0, 1;
L_0x14061d6e0 .part v0x14061c300_0, 1, 1;
L_0x14061d800 .part v0x14061b170_0, 1, 1;
L_0x14061d920 .part L_0x14061e360, 0, 1;
L_0x14061e000 .part v0x14061c300_0, 2, 1;
L_0x14061e120 .part v0x14061b170_0, 2, 1;
L_0x14061e240 .part L_0x14061e360, 1, 1;
L_0x14061e360 .concat8 [ 1 1 1 0], L_0x14061cce0, L_0x14061d590, L_0x14061de90;
L_0x14061ea50 .part v0x14061c300_0, 3, 1;
L_0x14061eb70 .part v0x14061b170_0, 3, 1;
L_0x14061ed90 .part L_0x14061e360, 2, 1;
L_0x14061eeb0 .concat8 [ 1 1 1 1], L_0x14061c890, L_0x14061d190, L_0x14061da60, L_0x14061e540;
S_0x140617eb0 .scope module, "f1" "fullAdder" 7 8, 7 15 0, S_0x140617c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x14061c7e0 .functor XOR 1, L_0x14061ce50, L_0x14061cff0, C4<0>, C4<0>;
L_0x138040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14061c890 .functor XOR 1, L_0x14061c7e0, L_0x138040010, C4<0>, C4<0>;
L_0x14061c980 .functor AND 1, L_0x14061ce50, L_0x14061cff0, C4<1>, C4<1>;
L_0x14061cab0 .functor AND 1, L_0x14061cff0, L_0x138040010, C4<1>, C4<1>;
L_0x14061cb60 .functor OR 1, L_0x14061c980, L_0x14061cab0, C4<0>, C4<0>;
L_0x14061cc70 .functor AND 1, L_0x138040010, L_0x14061ce50, C4<1>, C4<1>;
L_0x14061cce0 .functor OR 1, L_0x14061cb60, L_0x14061cc70, C4<0>, C4<0>;
v0x140618130_0 .net "C", 0 0, L_0x14061cce0;  1 drivers
v0x1406181e0_0 .net "S", 0 0, L_0x14061c890;  1 drivers
v0x140618280_0 .net *"_ivl_0", 0 0, L_0x14061c7e0;  1 drivers
v0x140618340_0 .net *"_ivl_10", 0 0, L_0x14061cc70;  1 drivers
v0x1406183f0_0 .net *"_ivl_4", 0 0, L_0x14061c980;  1 drivers
v0x1406184e0_0 .net *"_ivl_6", 0 0, L_0x14061cab0;  1 drivers
v0x140618590_0 .net *"_ivl_8", 0 0, L_0x14061cb60;  1 drivers
v0x140618640_0 .net "a", 0 0, L_0x14061ce50;  1 drivers
v0x1406186e0_0 .net "b", 0 0, L_0x14061cff0;  1 drivers
v0x1406187f0_0 .net "c", 0 0, L_0x138040010;  1 drivers
S_0x140618900 .scope module, "f2" "fullAdder" 7 9, 7 15 0, S_0x140617c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x14061ca10 .functor XOR 1, L_0x14061d6e0, L_0x14061d800, C4<0>, C4<0>;
L_0x14061d190 .functor XOR 1, L_0x14061ca10, L_0x14061d920, C4<0>, C4<0>;
L_0x14061d200 .functor AND 1, L_0x14061d6e0, L_0x14061d800, C4<1>, C4<1>;
L_0x14061d330 .functor AND 1, L_0x14061d800, L_0x14061d920, C4<1>, C4<1>;
L_0x14061d3e0 .functor OR 1, L_0x14061d200, L_0x14061d330, C4<0>, C4<0>;
L_0x14061d520 .functor AND 1, L_0x14061d920, L_0x14061d6e0, C4<1>, C4<1>;
L_0x14061d590 .functor OR 1, L_0x14061d3e0, L_0x14061d520, C4<0>, C4<0>;
v0x140618b40_0 .net "C", 0 0, L_0x14061d590;  1 drivers
v0x140618bd0_0 .net "S", 0 0, L_0x14061d190;  1 drivers
v0x140618c60_0 .net *"_ivl_0", 0 0, L_0x14061ca10;  1 drivers
v0x140618d10_0 .net *"_ivl_10", 0 0, L_0x14061d520;  1 drivers
v0x140618dc0_0 .net *"_ivl_4", 0 0, L_0x14061d200;  1 drivers
v0x140618eb0_0 .net *"_ivl_6", 0 0, L_0x14061d330;  1 drivers
v0x140618f60_0 .net *"_ivl_8", 0 0, L_0x14061d3e0;  1 drivers
v0x140619010_0 .net "a", 0 0, L_0x14061d6e0;  1 drivers
v0x1406190b0_0 .net "b", 0 0, L_0x14061d800;  1 drivers
v0x1406191c0_0 .net "c", 0 0, L_0x14061d920;  1 drivers
S_0x1406192d0 .scope module, "f3" "fullAdder" 7 10, 7 15 0, S_0x140617c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x14061d2c0 .functor XOR 1, L_0x14061e000, L_0x14061e120, C4<0>, C4<0>;
L_0x14061da60 .functor XOR 1, L_0x14061d2c0, L_0x14061e240, C4<0>, C4<0>;
L_0x14061db50 .functor AND 1, L_0x14061e000, L_0x14061e120, C4<1>, C4<1>;
L_0x14061dc60 .functor AND 1, L_0x14061e120, L_0x14061e240, C4<1>, C4<1>;
L_0x14061dd10 .functor OR 1, L_0x14061db50, L_0x14061dc60, C4<0>, C4<0>;
L_0x14061de20 .functor AND 1, L_0x14061e240, L_0x14061e000, C4<1>, C4<1>;
L_0x14061de90 .functor OR 1, L_0x14061dd10, L_0x14061de20, C4<0>, C4<0>;
v0x140619510_0 .net "C", 0 0, L_0x14061de90;  1 drivers
v0x1406195a0_0 .net "S", 0 0, L_0x14061da60;  1 drivers
v0x140619630_0 .net *"_ivl_0", 0 0, L_0x14061d2c0;  1 drivers
v0x1406196f0_0 .net *"_ivl_10", 0 0, L_0x14061de20;  1 drivers
v0x1406197a0_0 .net *"_ivl_4", 0 0, L_0x14061db50;  1 drivers
v0x140619890_0 .net *"_ivl_6", 0 0, L_0x14061dc60;  1 drivers
v0x140619940_0 .net *"_ivl_8", 0 0, L_0x14061dd10;  1 drivers
v0x1406199f0_0 .net "a", 0 0, L_0x14061e000;  1 drivers
v0x140619a90_0 .net "b", 0 0, L_0x14061e120;  1 drivers
v0x140619ba0_0 .net "c", 0 0, L_0x14061e240;  1 drivers
S_0x140619cb0 .scope module, "f4" "fullAdder" 7 11, 7 15 0, S_0x140617c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x14061e4d0 .functor XOR 1, L_0x14061ea50, L_0x14061eb70, C4<0>, C4<0>;
L_0x14061e540 .functor XOR 1, L_0x14061e4d0, L_0x14061ed90, C4<0>, C4<0>;
L_0x14061e5b0 .functor AND 1, L_0x14061ea50, L_0x14061eb70, C4<1>, C4<1>;
L_0x14061e6c0 .functor AND 1, L_0x14061eb70, L_0x14061ed90, C4<1>, C4<1>;
L_0x14061e770 .functor OR 1, L_0x14061e5b0, L_0x14061e6c0, C4<0>, C4<0>;
L_0x14061e8b0 .functor AND 1, L_0x14061ed90, L_0x14061ea50, C4<1>, C4<1>;
L_0x14061e920 .functor OR 1, L_0x14061e770, L_0x14061e8b0, C4<0>, C4<0>;
v0x140619ef0_0 .net "C", 0 0, L_0x14061e920;  alias, 1 drivers
v0x140619f80_0 .net "S", 0 0, L_0x14061e540;  1 drivers
v0x14061a010_0 .net *"_ivl_0", 0 0, L_0x14061e4d0;  1 drivers
v0x14061a0c0_0 .net *"_ivl_10", 0 0, L_0x14061e8b0;  1 drivers
v0x14061a170_0 .net *"_ivl_4", 0 0, L_0x14061e5b0;  1 drivers
v0x14061a260_0 .net *"_ivl_6", 0 0, L_0x14061e6c0;  1 drivers
v0x14061a310_0 .net *"_ivl_8", 0 0, L_0x14061e770;  1 drivers
v0x14061a3c0_0 .net "a", 0 0, L_0x14061ea50;  1 drivers
v0x14061a460_0 .net "b", 0 0, L_0x14061eb70;  1 drivers
v0x14061a570_0 .net "c", 0 0, L_0x14061ed90;  1 drivers
S_0x14061aa10 .scope module, "x_reg" "X_reg" 6 10, 8 1 0, S_0x1406179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "adder_out";
    .port_info 1 /INPUT 4 "b_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "alpha";
    .port_info 4 /INPUT 1 "beta";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 4 "x_out";
v0x14061acd0_0 .net "adder_out", 3 0, L_0x14061eeb0;  alias, 1 drivers
v0x14061ad80_0 .net "alpha", 0 0, v0x140616d60_0;  alias, 1 drivers
v0x14061ae30_0 .net "b_in", 3 0, v0x14061c3b0_0;  alias, 1 drivers
v0x14061aee0_0 .net "beta", 0 0, v0x140616e00_0;  alias, 1 drivers
v0x14061af90_0 .net "clk", 0 0, v0x14061c450_0;  alias, 1 drivers
v0x14061b0a0_0 .net "reset", 0 0, v0x14061c5f0_0;  alias, 1 drivers
v0x14061b170_0 .var "x_out", 3 0;
    .scope S_0x140606720;
T_0 ;
    %wait E_0x140606c60;
    %load/vec4 v0x1406170e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140617180_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x140617030_0;
    %assign/vec4 v0x140617180_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x140606720;
T_1 ;
    %wait E_0x140606c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140616d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140616e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140616f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x140617340_0, 0, 1;
    %load/vec4 v0x140617180_0;
    %store/vec4 v0x140617030_0, 0, 2;
    %load/vec4 v0x140617180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x140617230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140616d60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140616e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140616f50_0, 0, 1;
    %load/vec4 v0x140606cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x140617340_0, 0, 1;
    %load/vec4 v0x140617230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x140617030_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14061aa10;
T_2 ;
    %wait E_0x140617680;
    %load/vec4 v0x14061b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14061b170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14061ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14061ae30_0;
    %assign/vec4 v0x14061b170_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14061aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14061acd0_0;
    %assign/vec4 v0x14061b170_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x140617450;
T_3 ;
    %wait E_0x140617680;
    %load/vec4 v0x1406178e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x140617770_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x140617810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x140617770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x140617770_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x140606390;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14061c450_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x140606390;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x14061c450_0;
    %inv;
    %store/vec4 v0x14061c450_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x140606390;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14061c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14061c680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14061c300_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14061c3b0_0, 0, 4;
    %vpi_call 2 327 "$display", "Time | rst u | a  b | result | z_done | Description" {0 0 0};
    %vpi_call 2 328 "$display", "---------------------------------------------------------------" {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14061c5f0_0, 0, 1;
    %vpi_call 2 333 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | System Idle", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14061c300_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14061c3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14061c680_0, 0, 1;
    %vpi_call 2 340 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | Start computation (u=1)", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14061c680_0, 0, 1;
    %vpi_call 2 344 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | u=0, computation running", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
T_6.0 ;
    %load/vec4 v0x14061c750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x140605fc0;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 348 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | Computation DONE", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
    %load/vec4 v0x14061c4e0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call 2 352 "$display", "--> TEST 1 PASSED: Result is %d (expected 11)", v0x14061c4e0_0 {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call 2 354 "$display", "--> TEST 1 FAILED: Result is %d (expected 11)", v0x14061c4e0_0 {0 0 0};
T_6.3 ;
    %delay 20, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14061c300_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14061c3b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14061c680_0, 0, 1;
    %vpi_call 2 363 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | Start computation (u=1)", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14061c680_0, 0, 1;
    %vpi_call 2 367 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | u=0, computation running", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
T_6.4 ;
    %load/vec4 v0x14061c750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.5, 6;
    %wait E_0x140605fc0;
    %jmp T_6.4;
T_6.5 ;
    %vpi_call 2 371 "$display", "%4t |  %b  %b | %d  %d |  %h    |   %b    | Computation DONE", $time, v0x14061c5f0_0, v0x14061c680_0, v0x14061c300_0, v0x14061c3b0_0, v0x14061c4e0_0, v0x14061c750_0 {0 0 0};
    %load/vec4 v0x14061c4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_call 2 374 "$display", "--> TEST 2 PASSED: Result is %d (expected 1)", v0x14061c4e0_0 {0 0 0};
    %jmp T_6.7;
T_6.6 ;
    %vpi_call 2 376 "$display", "--> TEST 2 FAILED: Result is %d (expected 1)", v0x14061c4e0_0 {0 0 0};
T_6.7 ;
    %delay 20, 0;
    %vpi_call 2 379 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "system_4a_plus_b.v";
    "control.v";
    "counter.v";
    "datapath.v";
    "adder.v";
    "storage.v";
