[{"DBLP title": "Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs.", "DBLP authors": ["David Shah", "Eddie Hung", "Clifford Wolf", "Serge Bazanski", "Dan Gisselquist", "Miodrag Milanovic"], "year": 2019, "MAG papers": [{"PaperId": 2951749218, "PaperTitle": "yosys nextpnr an open source framework from verilog to bitstream for commercial fpgas", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"imperial college london": 1.0, "university of british columbia": 1.0}}, {"PaperId": 2924890221, "PaperTitle": "yosys nextpnr an open source framework from verilog to bitstream for commercial fpgas", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of british columbia": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "EFCAD - An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation.", "DBLP authors": ["Khoa Dang Pham", "Malte Vesper", "Dirk Koch", "Eddie Hung"], "year": 2019, "MAG papers": [{"PaperId": 2948541259, "PaperTitle": "efcad an embedded fpga cad tool flow for enabling on chip self compilation", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of manchester": 3.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules.", "DBLP authors": ["Dallon Glick", "Jesse Grigg", "Brent E. Nelson", "Michael J. Wirthlin"], "year": 2019, "MAG papers": [{"PaperId": 2950840654, "PaperTitle": "maverick a stand alone cad flow for partially reconfigurable fpga modules", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"brigham young university": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Jiaming Xie", "Ruirui Huang", "Jiansong Zhang", "Wei Lin", "Yun Liang"], "year": 2019, "MAG papers": [{"PaperId": 2949619037, "PaperTitle": "an efficient hardware accelerator for sparse convolutional neural networks on fpgas", "Year": 2019, "CitationCount": 44, "EstimatedCitation": 58, "Affiliations": {"peking university": 3.0, "alibaba group": 3.0}}], "source": "ES"}, {"DBLP title": "LUTNet: Rethinking Inference in FPGA Soft Logic.", "DBLP authors": ["Erwei Wang", "James J. Davis", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2019, "MAG papers": [{"PaperId": 2933062780, "PaperTitle": "lutnet rethinking inference in fpga soft logic", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"imperial college london": 4.0}}, {"PaperId": 2951537853, "PaperTitle": "lutnet rethinking inference in fpga soft logic", "Year": 2019, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks.", "DBLP authors": ["SeyedRamin Rasoulinezhad", "Hao Zhou", "Lingli Wang", "Philip H. W. Leong"], "year": 2019, "MAG papers": [{"PaperId": 2949275038, "PaperTitle": "pir dsp an fpga dsp block architecture for multi precision deep neural networks", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"fudan university": 2.0, "university of sydney": 2.0}}], "source": "ES"}, {"DBLP title": "Towards Efficient Deep Neural Network Training by FPGA-Based Batch-Level Parallelism.", "DBLP authors": ["Cheng Luo", "Man-Kit Sit", "Hongxiang Fan", "Shuanglong Liu", "Wayne Luk", "Ce Guo"], "year": 2019, "MAG papers": [{"PaperId": 2949469598, "PaperTitle": "towards efficient deep neural network training by fpga based batch level parallelism", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imperial college london": 5.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "CRoute: A Fast High-Quality Timing-Driven Connection-Based FPGA Router.", "DBLP authors": ["Dries Vercruyce", "Elias Vansteenkiste", "Dirk Stroobandt"], "year": 2019, "MAG papers": [{"PaperId": 2950858046, "PaperTitle": "croute a fast high quality timing driven connection based fpga router", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "RapidRoute: Fast Assembly of Communication Structures for FPGA Overlays.", "DBLP authors": ["Leo Liu", "Jay Weng", "Nachiket Kapre"], "year": 2019, "MAG papers": [{"PaperId": 2953004880, "PaperTitle": "rapidroute fast assembly of communication structures for fpga overlays", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "Generic Connectivity-Based CGRA Mapping via Integer Linear Programming.", "DBLP authors": ["Matthew J. P. Walker", "Jason Helge Anderson"], "year": 2019, "MAG papers": [{"PaperId": 2950973672, "PaperTitle": "generic connectivity based cgra mapping via integer linear programming", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of toronto": 2.0}}, {"PaperId": 2913300152, "PaperTitle": "generic connectivity based cgra mapping via integer linear programming", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure.", "DBLP authors": ["Ecenur Ustun", "Shaojie Xiang", "Jinny Gui", "Cunxi Yu", "Zhiru Zhang"], "year": 2019, "MAG papers": [{"PaperId": 2948284853, "PaperTitle": "lamda learning assisted multi stage autotuning for fpga design closure", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "Memory Mapping for Multi-die FPGAs.", "DBLP authors": ["Nils Voss", "Pablo Quintana", "Oskar Mencer", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2019, "MAG papers": [{"PaperId": 2951082499, "PaperTitle": "memory mapping for multi die fpgas", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of FPGA Architecture on Area and Performance of CGRA Overlays.", "DBLP authors": ["Ian Taras", "Jason Helge Anderson"], "year": 2019, "MAG papers": [{"PaperId": 2950765666, "PaperTitle": "impact of fpga architecture on area and performance of cgra overlays", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "An FPGA-Based BWT Accelerator for Bzip2 Data Compression.", "DBLP authors": ["Weikang Qiao", "Zhenman Fang", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2019, "MAG papers": [{"PaperId": 2952676138, "PaperTitle": "an fpga based bwt accelerator for bzip2 data compression", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 3.0, "simon fraser university": 1.0}}], "source": "ES"}, {"DBLP title": "\u03c0-BA: Bundle Adjustment Acceleration on Embedded FPGAs with Co-observation Optimization.", "DBLP authors": ["Shuzhen Qin", "Qiang Liu", "Bo Yu", "Shaoshan Liu"], "year": 2019, "MAG papers": [{"PaperId": 2947305093, "PaperTitle": "\u03c0 ba bundle adjustment acceleration on embedded fpgas with co observation optimization", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tianjin university": 2.0}}], "source": "ES"}, {"DBLP title": "Deep Packet Inspection in FPGAs via Approximate Nondeterministic Automata.", "DBLP authors": ["Milan Ceska", "Vojtech Havlena", "Luk\u00e1s Hol\u00edk", "Jan Korenek", "Ondrej Leng\u00e1l", "Denis Matousek", "Jir\u00ed Matousek", "Jakub Semric", "Tom\u00e1s Vojnar"], "year": 2019, "MAG papers": [{"PaperId": 2949869837, "PaperTitle": "deep packet inspection in fpgas via approximate nondeterministic automata", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brno university of technology": 9.0}}, {"PaperId": 2940860113, "PaperTitle": "deep packet inspection in fpgas via approximate nondeterministic automata", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Active Stereo Vision with High Resolution on an FPGA.", "DBLP authors": ["Marc Pfeifer", "Philipp M. Scholl", "Rainer Voigt", "Bernd Becker"], "year": 2019, "MAG papers": [{"PaperId": 2953178138, "PaperTitle": "active stereo vision with high resolution on an fpga", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of freiburg": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: A Race Between FPGA and GPU.", "DBLP authors": ["Licheng Guo", "Jason Lau", "Zhenyuan Ruan", "Peng Wei", "Jason Cong"], "year": 2019, "MAG papers": [{"PaperId": 2950629094, "PaperTitle": "hardware acceleration of long read pairwise overlapping in genome sequencing a race between fpga and gpu", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california los angeles": 5.0}}], "source": "ES"}, {"DBLP title": "Processor Assisted Worklist Scheduling for FPGA Accelerated Graph Processing on a Shared-Memory Platform.", "DBLP authors": ["Yu Wang", "James C. Hoe", "Eriko Nurvitadhi"], "year": 2019, "MAG papers": [{"PaperId": 2951591319, "PaperTitle": "processor assisted worklist scheduling for fpga accelerated graph processing on a shared memory platform", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"intel": 1.0, "carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube.", "DBLP authors": ["Jialiang Zhang", "Yang Liu", "Gaurav Jain", "Yue Zha", "Jonathan Ta", "Jing Li"], "year": 2019, "MAG papers": [{"PaperId": 2952898344, "PaperTitle": "meg a riscv based system simulation infrastructure for exploring memory optimization using fpgas and hybrid memory cube", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 6.0}}], "source": "ES"}, {"DBLP title": "Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control.", "DBLP authors": ["Gurshaant Singh Malik", "Nachiket Kapre"], "year": 2019, "MAG papers": [{"PaperId": 2952675288, "PaperTitle": "enhancing butterfly fat tree nocs for fpgas with lightweight flow control", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 2.0}}, {"PaperId": 2915521883, "PaperTitle": "enhancing butterfly fat tree nocs for fpgas with lightweight flow control", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs.", "DBLP authors": ["Konstantinos Iordanou", "Oscar Palomar", "John Mawer", "Cosmin Gorgovan", "Andy Nisbet", "Mikel Luj\u00e1n"], "year": 2019, "MAG papers": [{"PaperId": 2950963990, "PaperTitle": "simacc a configurable cycle accurate simulator for customized accelerators on cpu fpgas socs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 6.0}}], "source": "ES"}, {"DBLP title": "Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA.", "DBLP authors": ["Zhe Lin", "Sharad Sinha", "Wei Zhang"], "year": 2019, "MAG papers": [{"PaperId": 3101746700, "PaperTitle": "towards efficient and scalable acceleration of online decision tree learning on fpga", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hong kong university of science and technology": 2.0, "indian institutes of technology": 1.0}}], "source": "ES"}, {"DBLP title": "T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations.", "DBLP authors": ["Nitish Kumar Srivastava", "Hongbo Rong", "Prithayan Barua", "Guanyu Feng", "Huanqi Cao", "Zhiru Zhang", "David H. Albonesi", "Vivek Sarkar", "Wenguang Chen", "Paul Petersen", "Geoff Lowney", "Adam Herr", "Christopher J. Hughes", "Timothy G. Mattson", "Pradeep Dubey"], "year": 2019, "MAG papers": [{"PaperId": 2950001020, "PaperTitle": "t2s tensor productively generating high performance spatial hardware for dense tensor computations", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"intel": 7.0, "cornell university": 3.0, "tsinghua university": 3.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "SparseHD: Algorithm-Hardware Co-optimization for Efficient High-Dimensional Computing.", "DBLP authors": ["Mohsen Imani", "Sahand Salamat", "Behnam Khaleghi", "Mohammad Samragh", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2019, "MAG papers": [{"PaperId": 2951498229, "PaperTitle": "sparsehd algorithm hardware co optimization for efficient high dimensional computing", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california san diego": 6.0}}], "source": "ES"}, {"DBLP title": "Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs.", "DBLP authors": ["Eriko Nurvitadhi", "Dongup Kwon", "Ali Jafari", "Andrew Boutros", "Jaewoong Sim", "Phillip Tomson", "Huseyin Sumbul", "Gregory K. Chen", "Phil V. Knag", "Raghavan Kumar", "Ram Krishnamurthy", "Sergey Gribok", "Bogdan Pasca", "Martin Langhammer", "Debbie Marr", "Aravind Dasu"], "year": 2019, "MAG papers": [{"PaperId": 2950533501, "PaperTitle": "why compete when you can work together fpga asic integration for persistent rnns", "Year": 2019, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 16.0}}], "source": "ES"}, {"DBLP title": "Design Patterns for Code Reuse in HLS Packet Processing Pipelines.", "DBLP authors": ["Haggai Eran", "Lior Zeno", "Zsolt Istv\u00e1n", "Mark Silberstein"], "year": 2019, "MAG papers": [{"PaperId": 2952724890, "PaperTitle": "design patterns for code reuse in hls packet processing pipelines", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 3.0, "imdea": 1.0}}], "source": "ES"}, {"DBLP title": "Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design.", "DBLP authors": ["Jeferson Santiago da Silva", "Fran\u00e7ois-Raymond Boyer", "J. M. Pierre Langlois"], "year": 2019, "MAG papers": [{"PaperId": 2925360983, "PaperTitle": "module per object a human driven methodology for c based high level synthesis design", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique de montreal": 3.0}}, {"PaperId": 2952445776, "PaperTitle": "module per object a human driven methodology for c based high level synthesis design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique de montreal": 3.0}}], "source": "ES"}, {"DBLP title": "Templatised Soft Floating-Point for High-Level Synthesis.", "DBLP authors": ["David B. Thomas"], "year": 2019, "MAG papers": [{"PaperId": 2949543509, "PaperTitle": "templatised soft floating point for high level synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Irregular Memory Parallelism in Quasi-Stencils through Nonlinear Transformation.", "DBLP authors": ["Juan Escobedo", "Mingjie Lin"], "year": 2019, "MAG papers": [{"PaperId": 2952972468, "PaperTitle": "exploiting irregular memory parallelism in quasi stencils through nonlinear transformation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "FP-AMR: A Reconfigurable Fabric Framework for Adaptive Mesh Refinement Applications.", "DBLP authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"], "year": 2019, "MAG papers": [{"PaperId": 2949220810, "PaperTitle": "fp amr a reconfigurable fabric framework for adaptive mesh refinement applications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"boston university": 2.0, "university of science and technology of china": 2.0}}], "source": "ES"}, {"DBLP title": "Compressed Sensing MRI Reconstruction on Intel HARPv2.", "DBLP authors": ["Yushan Su", "Michael Anderson", "Jonathan I. Tamir", "Michael Lustig", "Kai Li"], "year": 2019, "MAG papers": [{"PaperId": 2952501651, "PaperTitle": "compressed sensing mri reconstruction on intel harpv2", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"princeton university": 2.0, "intel": 1.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "GhostSZ: A Transparent FPGA-Accelerated Lossy Compression Framework.", "DBLP authors": ["Qingqing Xiong", "Rushi Patel", "Chen Yang", "Tong Geng", "Anthony Skjellum", "Martin C. Herbordt"], "year": 2019, "MAG papers": [{"PaperId": 2952966507, "PaperTitle": "ghostsz a transparent fpga accelerated lossy compression framework", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"boston university": 5.0, "university of tennessee at chattanooga": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Hardware Acceleration for Design Diversity Calculation to Mitigate Common Mode Failures.", "DBLP authors": ["Maheshwaran Ramesh Babu", "Farah Naz Taher", "Anjana Balachandran", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [{"PaperId": 2953362289, "PaperTitle": "efficient hardware acceleration for design diversity calculation to mitigate common mode failures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 3.0, "hong kong polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Voltage Transients on FPGAs: Impact and Mitigation Strategies.", "DBLP authors": ["Linda L. Shen", "Ibrahim Ahmed", "Vaughn Betz"], "year": 2019, "MAG papers": [{"PaperId": 2952430583, "PaperTitle": "fast voltage transients on fpgas impact and mitigation strategies", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "FASE: FPGA Acceleration of Secure Function Evaluation.", "DBLP authors": ["Siam U. Hussain", "Farinaz Koushanfar"], "year": 2019, "MAG papers": [{"PaperId": 2951369070, "PaperTitle": "fase fpga acceleration of secure function evaluation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Rethinking Integer Divider Design for FPGA-Based Soft-Processors.", "DBLP authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"], "year": 2019, "MAG papers": [{"PaperId": 2952102246, "PaperTitle": "rethinking integer divider design for fpga based soft processors", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"simon fraser university": 4.0}}], "source": "ES"}, {"DBLP title": "High Precision, High Performance FPGA Adders.", "DBLP authors": ["Martin Langhammer", "Bogdan Pasca", "Gregg Baeckler"], "year": 2019, "MAG papers": [{"PaperId": 2951989312, "PaperTitle": "high precision high performance fpga adders", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 3.0}}], "source": "ES"}]