Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 16 22:04:58 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file logicagenerale_control_sets_placed.rpt
| Design       : logicagenerale
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            1 |
|      3 |            1 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|      9 |            1 |
|     10 |            2 |
|     11 |            1 |
|     13 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           16 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |              41 |           14 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |              30 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|  VGA/vgaclock/inst/clk_out1       |                                |                                  |                1 |              1 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/sincH7_out          | VGA/vgacmd/vcount_reg[9]_0       |                1 |              1 |
|  VGA/enROM_reg_i_1_n_0            |                                | VGA/enROM_reg_i_2_n_0            |                1 |              1 |
|  MOVIMENTO/gameOver_reg_i_2_n_0   |                                |                                  |                1 |              1 |
|  MOVIMENTO/writeRAM_reg_i_2_n_0   |                                |                                  |                1 |              1 |
|  PRESCALER/clock1hz_OBUF          |                                | VGA/vgacmd/vcount_reg[9]_0       |                2 |              2 |
|  MOVIMENTO/dataRAM_reg[2]_i_1_n_0 |                                | MOVIMENTO/dataRAM_reg[2]_i_2_n_0 |                1 |              3 |
|  ck_IBUF_BUFG                     |                                |                                  |                3 |              5 |
|  MOVIMENTO/testaV_reg[5]_i_2_n_0  |                                | VGA/vgacmd/vcount_reg[9]_0       |                3 |              6 |
|  MOVIMENTO/testaH_reg[6]_i_2_n_0  |                                | VGA/vgacmd/vcount_reg[9]_0       |                3 |              7 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/addressV[8]_i_1_n_0 | VGA/vgacmd/vcount_reg[9]_0       |                3 |              9 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/addressH[9]_i_1_n_0 | VGA/vgacmd/vcount_reg[9]_0       |                4 |             10 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/vcount              | VGA/vgacmd/vcount_reg[9]_0       |                2 |             10 |
|  VGA/vgaclock/inst/clk_out1       |                                | VGA/vgacmd/vcount_reg[9]_0       |                5 |             11 |
|  VGA/enROM_reg_i_1_n_0            |                                |                                  |                5 |             13 |
|  MOVIMENTO/addRAM_reg[12]_i_2_n_0 |                                |                                  |                5 |             13 |
|  ck_IBUF_BUFG                     | MOVIMENTO/E[0]                 |                                  |                3 |             16 |
|  ck_IBUF_BUFG                     |                                | VGA/vgacmd/vcount_reg[9]_0       |                7 |             23 |
|  ck_IBUF_BUFG                     |                                | PRESCALER/clock                  |                6 |             24 |
+-----------------------------------+--------------------------------+----------------------------------+------------------+----------------+


