// Seed: 1193207566
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output supply0 id_3
);
  assign id_1 = 1;
  logic id_4;
  assign id_3[(1)] = id_2;
endmodule
