
intro5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c8c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002e24  08002e24  00003e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ea4  08002ea4  00004070  2**0
                  CONTENTS
  4 .ARM          00000008  08002ea4  08002ea4  00003ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002eac  08002eac  00004070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eac  08002eac  00003eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002eb0  08002eb0  00003eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08002eb4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000070  08002f24  00004070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08002f24  000042ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b92  00000000  00000000  000040a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000163b  00000000  00000000  00009c32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000620  00000000  00000000  0000b270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000474  00000000  00000000  0000b890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b92  00000000  00000000  0000bd04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b1a  00000000  00000000  00021896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087c28  00000000  00000000  000293b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b0fd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000209c  00000000  00000000  000b101c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000b30b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000070 	.word	0x20000070
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002e0c 	.word	0x08002e0c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000074 	.word	0x20000074
 80001d4:	08002e0c 	.word	0x08002e0c

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b96a 	b.w	80004d4 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9d08      	ldr	r5, [sp, #32]
 800021e:	460c      	mov	r4, r1
 8000220:	2b00      	cmp	r3, #0
 8000222:	d14e      	bne.n	80002c2 <__udivmoddi4+0xaa>
 8000224:	4694      	mov	ip, r2
 8000226:	458c      	cmp	ip, r1
 8000228:	4686      	mov	lr, r0
 800022a:	fab2 f282 	clz	r2, r2
 800022e:	d962      	bls.n	80002f6 <__udivmoddi4+0xde>
 8000230:	b14a      	cbz	r2, 8000246 <__udivmoddi4+0x2e>
 8000232:	f1c2 0320 	rsb	r3, r2, #32
 8000236:	4091      	lsls	r1, r2
 8000238:	fa20 f303 	lsr.w	r3, r0, r3
 800023c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000240:	4319      	orrs	r1, r3
 8000242:	fa00 fe02 	lsl.w	lr, r0, r2
 8000246:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024a:	fa1f f68c 	uxth.w	r6, ip
 800024e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000252:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000256:	fb07 1114 	mls	r1, r7, r4, r1
 800025a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800025e:	fb04 f106 	mul.w	r1, r4, r6
 8000262:	4299      	cmp	r1, r3
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x64>
 8000266:	eb1c 0303 	adds.w	r3, ip, r3
 800026a:	f104 30ff 	add.w	r0, r4, #4294967295
 800026e:	f080 8112 	bcs.w	8000496 <__udivmoddi4+0x27e>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 810f 	bls.w	8000496 <__udivmoddi4+0x27e>
 8000278:	3c02      	subs	r4, #2
 800027a:	4463      	add	r3, ip
 800027c:	1a59      	subs	r1, r3, r1
 800027e:	fa1f f38e 	uxth.w	r3, lr
 8000282:	fbb1 f0f7 	udiv	r0, r1, r7
 8000286:	fb07 1110 	mls	r1, r7, r0, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb00 f606 	mul.w	r6, r0, r6
 8000292:	429e      	cmp	r6, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x94>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f100 31ff 	add.w	r1, r0, #4294967295
 800029e:	f080 80fc 	bcs.w	800049a <__udivmoddi4+0x282>
 80002a2:	429e      	cmp	r6, r3
 80002a4:	f240 80f9 	bls.w	800049a <__udivmoddi4+0x282>
 80002a8:	4463      	add	r3, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	1b9b      	subs	r3, r3, r6
 80002ae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa6>
 80002b6:	40d3      	lsrs	r3, r2
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xba>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb4>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa6>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x150>
 80002da:	42a3      	cmp	r3, r4
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xcc>
 80002de:	4290      	cmp	r0, r2
 80002e0:	f0c0 80f0 	bcc.w	80004c4 <__udivmoddi4+0x2ac>
 80002e4:	1a86      	subs	r6, r0, r2
 80002e6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	2d00      	cmp	r5, #0
 80002ee:	d0e6      	beq.n	80002be <__udivmoddi4+0xa6>
 80002f0:	e9c5 6300 	strd	r6, r3, [r5]
 80002f4:	e7e3      	b.n	80002be <__udivmoddi4+0xa6>
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	f040 8090 	bne.w	800041c <__udivmoddi4+0x204>
 80002fc:	eba1 040c 	sub.w	r4, r1, ip
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	fa1f f78c 	uxth.w	r7, ip
 8000308:	2101      	movs	r1, #1
 800030a:	fbb4 f6f8 	udiv	r6, r4, r8
 800030e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000312:	fb08 4416 	mls	r4, r8, r6, r4
 8000316:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031a:	fb07 f006 	mul.w	r0, r7, r6
 800031e:	4298      	cmp	r0, r3
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x11c>
 8000322:	eb1c 0303 	adds.w	r3, ip, r3
 8000326:	f106 34ff 	add.w	r4, r6, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x11a>
 800032c:	4298      	cmp	r0, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2b4>
 8000332:	4626      	mov	r6, r4
 8000334:	1a1c      	subs	r4, r3, r0
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb4 f0f8 	udiv	r0, r4, r8
 800033e:	fb08 4410 	mls	r4, r8, r0, r4
 8000342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000346:	fb00 f707 	mul.w	r7, r0, r7
 800034a:	429f      	cmp	r7, r3
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x148>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 34ff 	add.w	r4, r0, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x146>
 8000358:	429f      	cmp	r7, r3
 800035a:	f200 80b0 	bhi.w	80004be <__udivmoddi4+0x2a6>
 800035e:	4620      	mov	r0, r4
 8000360:	1bdb      	subs	r3, r3, r7
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x9c>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa20 fc06 	lsr.w	ip, r0, r6
 8000378:	fa04 f301 	lsl.w	r3, r4, r1
 800037c:	ea43 030c 	orr.w	r3, r3, ip
 8000380:	40f4      	lsrs	r4, r6
 8000382:	fa00 f801 	lsl.w	r8, r0, r1
 8000386:	0c38      	lsrs	r0, r7, #16
 8000388:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800038c:	fbb4 fef0 	udiv	lr, r4, r0
 8000390:	fa1f fc87 	uxth.w	ip, r7
 8000394:	fb00 441e 	mls	r4, r0, lr, r4
 8000398:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800039c:	fb0e f90c 	mul.w	r9, lr, ip
 80003a0:	45a1      	cmp	r9, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d90a      	bls.n	80003be <__udivmoddi4+0x1a6>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ae:	f080 8084 	bcs.w	80004ba <__udivmoddi4+0x2a2>
 80003b2:	45a1      	cmp	r9, r4
 80003b4:	f240 8081 	bls.w	80004ba <__udivmoddi4+0x2a2>
 80003b8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003bc:	443c      	add	r4, r7
 80003be:	eba4 0409 	sub.w	r4, r4, r9
 80003c2:	fa1f f983 	uxth.w	r9, r3
 80003c6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ca:	fb00 4413 	mls	r4, r0, r3, r4
 80003ce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d907      	bls.n	80003ea <__udivmoddi4+0x1d2>
 80003da:	193c      	adds	r4, r7, r4
 80003dc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e0:	d267      	bcs.n	80004b2 <__udivmoddi4+0x29a>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d965      	bls.n	80004b2 <__udivmoddi4+0x29a>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ee:	fba0 9302 	umull	r9, r3, r0, r2
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	429c      	cmp	r4, r3
 80003f8:	46ce      	mov	lr, r9
 80003fa:	469c      	mov	ip, r3
 80003fc:	d351      	bcc.n	80004a2 <__udivmoddi4+0x28a>
 80003fe:	d04e      	beq.n	800049e <__udivmoddi4+0x286>
 8000400:	b155      	cbz	r5, 8000418 <__udivmoddi4+0x200>
 8000402:	ebb8 030e 	subs.w	r3, r8, lr
 8000406:	eb64 040c 	sbc.w	r4, r4, ip
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	40cb      	lsrs	r3, r1
 8000410:	431e      	orrs	r6, r3
 8000412:	40cc      	lsrs	r4, r1
 8000414:	e9c5 6400 	strd	r6, r4, [r5]
 8000418:	2100      	movs	r1, #0
 800041a:	e750      	b.n	80002be <__udivmoddi4+0xa6>
 800041c:	f1c2 0320 	rsb	r3, r2, #32
 8000420:	fa20 f103 	lsr.w	r1, r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	fa24 f303 	lsr.w	r3, r4, r3
 800042c:	4094      	lsls	r4, r2
 800042e:	430c      	orrs	r4, r1
 8000430:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000434:	fa00 fe02 	lsl.w	lr, r0, r2
 8000438:	fa1f f78c 	uxth.w	r7, ip
 800043c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000440:	fb08 3110 	mls	r1, r8, r0, r3
 8000444:	0c23      	lsrs	r3, r4, #16
 8000446:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044a:	fb00 f107 	mul.w	r1, r0, r7
 800044e:	4299      	cmp	r1, r3
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x24c>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 36ff 	add.w	r6, r0, #4294967295
 800045a:	d22c      	bcs.n	80004b6 <__udivmoddi4+0x29e>
 800045c:	4299      	cmp	r1, r3
 800045e:	d92a      	bls.n	80004b6 <__udivmoddi4+0x29e>
 8000460:	3802      	subs	r0, #2
 8000462:	4463      	add	r3, ip
 8000464:	1a5b      	subs	r3, r3, r1
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb3 f1f8 	udiv	r1, r3, r8
 800046c:	fb08 3311 	mls	r3, r8, r1, r3
 8000470:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000474:	fb01 f307 	mul.w	r3, r1, r7
 8000478:	42a3      	cmp	r3, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x276>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f101 36ff 	add.w	r6, r1, #4294967295
 8000484:	d213      	bcs.n	80004ae <__udivmoddi4+0x296>
 8000486:	42a3      	cmp	r3, r4
 8000488:	d911      	bls.n	80004ae <__udivmoddi4+0x296>
 800048a:	3902      	subs	r1, #2
 800048c:	4464      	add	r4, ip
 800048e:	1ae4      	subs	r4, r4, r3
 8000490:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000494:	e739      	b.n	800030a <__udivmoddi4+0xf2>
 8000496:	4604      	mov	r4, r0
 8000498:	e6f0      	b.n	800027c <__udivmoddi4+0x64>
 800049a:	4608      	mov	r0, r1
 800049c:	e706      	b.n	80002ac <__udivmoddi4+0x94>
 800049e:	45c8      	cmp	r8, r9
 80004a0:	d2ae      	bcs.n	8000400 <__udivmoddi4+0x1e8>
 80004a2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004a6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	e7a8      	b.n	8000400 <__udivmoddi4+0x1e8>
 80004ae:	4631      	mov	r1, r6
 80004b0:	e7ed      	b.n	800048e <__udivmoddi4+0x276>
 80004b2:	4603      	mov	r3, r0
 80004b4:	e799      	b.n	80003ea <__udivmoddi4+0x1d2>
 80004b6:	4630      	mov	r0, r6
 80004b8:	e7d4      	b.n	8000464 <__udivmoddi4+0x24c>
 80004ba:	46d6      	mov	lr, sl
 80004bc:	e77f      	b.n	80003be <__udivmoddi4+0x1a6>
 80004be:	4463      	add	r3, ip
 80004c0:	3802      	subs	r0, #2
 80004c2:	e74d      	b.n	8000360 <__udivmoddi4+0x148>
 80004c4:	4606      	mov	r6, r0
 80004c6:	4623      	mov	r3, r4
 80004c8:	4608      	mov	r0, r1
 80004ca:	e70f      	b.n	80002ec <__udivmoddi4+0xd4>
 80004cc:	3e02      	subs	r6, #2
 80004ce:	4463      	add	r3, ip
 80004d0:	e730      	b.n	8000334 <__udivmoddi4+0x11c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80004dc:	f001 ff6c 	bl	80023b8 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e0:	f000 fb4a 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e4:	f000 f83e 	bl	8000564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e8:	f000 f8ce 	bl	8000688 <MX_GPIO_Init>
  MX_RTC_Init();
 80004ec:	f000 f8a6 	bl	800063c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1); //PA0 - przycisk
 80004f0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80004f4:	f000 fec4 	bl	8001280 <HAL_PWR_EnableWakeUpPin>

if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB)!= RESET)
 80004f8:	4b14      	ldr	r3, [pc, #80]	@ (800054c <main+0x74>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 0302 	and.w	r3, r3, #2
 8000500:	2b02      	cmp	r3, #2
 8000502:	d10d      	bne.n	8000520 <main+0x48>
{
	printf("zostal wybudzony ze standby\n");
 8000504:	4812      	ldr	r0, [pc, #72]	@ (8000550 <main+0x78>)
 8000506:	f002 f8ed 	bl	80026e4 <puts>
	__HAL_PWR_GET_FLAG(PWR_FLAG_SB);
 800050a:	4b10      	ldr	r3, [pc, #64]	@ (800054c <main+0x74>)
 800050c:	685b      	ldr	r3, [r3, #4]
	__HAL_PWR_GET_FLAG(PWR_FLAG_WU);
 800050e:	4b0f      	ldr	r3, [pc, #60]	@ (800054c <main+0x74>)
 8000510:	685b      	ldr	r3, [r3, #4]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB | PWR_FLAG_WU);
 8000512:	4b0e      	ldr	r3, [pc, #56]	@ (800054c <main+0x74>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <main+0x74>)
 8000518:	f043 030c 	orr.w	r3, r3, #12
 800051c:	6013      	str	r3, [r2, #0]
 800051e:	e004      	b.n	800052a <main+0x52>
}
else
{
	printf("Gasmy swiatlo\n");
 8000520:	480c      	ldr	r0, [pc, #48]	@ (8000554 <main+0x7c>)
 8000522:	f002 f8df 	bl	80026e4 <puts>
	HAL_PWR_EnterSTANDBYMode();
 8000526:	f000 febd 	bl	80012a4 <HAL_PWR_EnterSTANDBYMode>

//HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, zachowany);

//HAL_PWR_EnterSTANDBYMode(); //wykonuje od nowa wszystkie instrukcje z main

printf("zapalamy switlo.\n");
 800052a:	480b      	ldr	r0, [pc, #44]	@ (8000558 <main+0x80>)
 800052c:	f002 f8da 	bl	80026e4 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
printf("wchodzimy w delay\n");
 8000530:	480a      	ldr	r0, [pc, #40]	@ (800055c <main+0x84>)
 8000532:	f002 f8d7 	bl	80026e4 <puts>
  while (1)
  {
	  HAL_Delay(500);
 8000536:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800053a:	f000 fb8f 	bl	8000c5c <HAL_Delay>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800053e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000542:	4807      	ldr	r0, [pc, #28]	@ (8000560 <main+0x88>)
 8000544:	f000 fe5d 	bl	8001202 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000548:	bf00      	nop
 800054a:	e7f4      	b.n	8000536 <main+0x5e>
 800054c:	40007000 	.word	0x40007000
 8000550:	08002e24 	.word	0x08002e24
 8000554:	08002e40 	.word	0x08002e40
 8000558:	08002e50 	.word	0x08002e50
 800055c:	08002e64 	.word	0x08002e64
 8000560:	40020c00 	.word	0x40020c00

08000564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b094      	sub	sp, #80	@ 0x50
 8000568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056a:	f107 0320 	add.w	r3, r7, #32
 800056e:	2230      	movs	r2, #48	@ 0x30
 8000570:	2100      	movs	r1, #0
 8000572:	4618      	mov	r0, r3
 8000574:	f002 f996 	bl	80028a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000578:	f107 030c 	add.w	r3, r7, #12
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	4b29      	ldr	r3, [pc, #164]	@ (8000634 <SystemClock_Config+0xd0>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000590:	4a28      	ldr	r2, [pc, #160]	@ (8000634 <SystemClock_Config+0xd0>)
 8000592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000596:	6413      	str	r3, [r2, #64]	@ 0x40
 8000598:	4b26      	ldr	r3, [pc, #152]	@ (8000634 <SystemClock_Config+0xd0>)
 800059a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800059c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a4:	2300      	movs	r3, #0
 80005a6:	607b      	str	r3, [r7, #4]
 80005a8:	4b23      	ldr	r3, [pc, #140]	@ (8000638 <SystemClock_Config+0xd4>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a22      	ldr	r2, [pc, #136]	@ (8000638 <SystemClock_Config+0xd4>)
 80005ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4b20      	ldr	r3, [pc, #128]	@ (8000638 <SystemClock_Config+0xd4>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005c0:	230a      	movs	r3, #10
 80005c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c4:	2301      	movs	r3, #1
 80005c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c8:	2310      	movs	r3, #16
 80005ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005cc:	2301      	movs	r3, #1
 80005ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d0:	2302      	movs	r3, #2
 80005d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d4:	2300      	movs	r3, #0
 80005d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005d8:	2308      	movs	r3, #8
 80005da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80005dc:	23c0      	movs	r3, #192	@ 0xc0
 80005de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005e0:	2304      	movs	r3, #4
 80005e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80005e4:	2308      	movs	r3, #8
 80005e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e8:	f107 0320 	add.w	r3, r7, #32
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fe71 	bl	80012d4 <HAL_RCC_OscConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80005f8:	f000 f9bc 	bl	8000974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fc:	230f      	movs	r3, #15
 80005fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000600:	2302      	movs	r3, #2
 8000602:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000608:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800060c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800060e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000612:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	2103      	movs	r1, #3
 800061a:	4618      	mov	r0, r3
 800061c:	f001 f8d2 	bl	80017c4 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000626:	f000 f9a5 	bl	8000974 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3750      	adds	r7, #80	@ 0x50
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40023800 	.word	0x40023800
 8000638:	40007000 	.word	0x40007000

0800063c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000640:	4b0f      	ldr	r3, [pc, #60]	@ (8000680 <MX_RTC_Init+0x44>)
 8000642:	4a10      	ldr	r2, [pc, #64]	@ (8000684 <MX_RTC_Init+0x48>)
 8000644:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_RTC_Init+0x44>)
 8000648:	2200      	movs	r2, #0
 800064a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <MX_RTC_Init+0x44>)
 800064e:	227f      	movs	r2, #127	@ 0x7f
 8000650:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000652:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <MX_RTC_Init+0x44>)
 8000654:	22ff      	movs	r2, #255	@ 0xff
 8000656:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_RTC_Init+0x44>)
 800065a:	2200      	movs	r2, #0
 800065c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <MX_RTC_Init+0x44>)
 8000660:	2200      	movs	r2, #0
 8000662:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_RTC_Init+0x44>)
 8000666:	2200      	movs	r2, #0
 8000668:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	@ (8000680 <MX_RTC_Init+0x44>)
 800066c:	f001 fb86 	bl	8001d7c <HAL_RTC_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000676:	f000 f97d 	bl	8000974 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	2000008c 	.word	0x2000008c
 8000684:	40002800 	.word	0x40002800

08000688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08c      	sub	sp, #48	@ 0x30
 800068c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	61bb      	str	r3, [r7, #24]
 80006a2:	4bae      	ldr	r3, [pc, #696]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4aad      	ldr	r2, [pc, #692]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006a8:	f043 0310 	orr.w	r3, r3, #16
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4bab      	ldr	r3, [pc, #684]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f003 0310 	and.w	r3, r3, #16
 80006b6:	61bb      	str	r3, [r7, #24]
 80006b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	617b      	str	r3, [r7, #20]
 80006be:	4ba7      	ldr	r3, [pc, #668]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	4aa6      	ldr	r2, [pc, #664]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006c4:	f043 0304 	orr.w	r3, r3, #4
 80006c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ca:	4ba4      	ldr	r3, [pc, #656]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	f003 0304 	and.w	r3, r3, #4
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	613b      	str	r3, [r7, #16]
 80006da:	4ba0      	ldr	r3, [pc, #640]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a9f      	ldr	r2, [pc, #636]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b9d      	ldr	r3, [pc, #628]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006ee:	613b      	str	r3, [r7, #16]
 80006f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	4b99      	ldr	r3, [pc, #612]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	4a98      	ldr	r2, [pc, #608]	@ (800095c <MX_GPIO_Init+0x2d4>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	6313      	str	r3, [r2, #48]	@ 0x30
 8000702:	4b96      	ldr	r3, [pc, #600]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	4b92      	ldr	r3, [pc, #584]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a91      	ldr	r2, [pc, #580]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000718:	f043 0302 	orr.w	r3, r3, #2
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
 800071e:	4b8f      	ldr	r3, [pc, #572]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	f003 0302 	and.w	r3, r3, #2
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	4b8b      	ldr	r3, [pc, #556]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a8a      	ldr	r2, [pc, #552]	@ (800095c <MX_GPIO_Init+0x2d4>)
 8000734:	f043 0308 	orr.w	r3, r3, #8
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b88      	ldr	r3, [pc, #544]	@ (800095c <MX_GPIO_Init+0x2d4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0308 	and.w	r3, r3, #8
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	2108      	movs	r1, #8
 800074a:	4885      	ldr	r0, [pc, #532]	@ (8000960 <MX_GPIO_Init+0x2d8>)
 800074c:	f000 fd40 	bl	80011d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000750:	2201      	movs	r2, #1
 8000752:	2101      	movs	r1, #1
 8000754:	4883      	ldr	r0, [pc, #524]	@ (8000964 <MX_GPIO_Init+0x2dc>)
 8000756:	f000 fd3b 	bl	80011d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	f24e 0110 	movw	r1, #57360	@ 0xe010
 8000760:	4881      	ldr	r0, [pc, #516]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 8000762:	f000 fd35 	bl	80011d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000766:	2304      	movs	r3, #4
 8000768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800076a:	2300      	movs	r3, #0
 800076c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000772:	f107 031c 	add.w	r3, r7, #28
 8000776:	4619      	mov	r1, r3
 8000778:	4879      	ldr	r0, [pc, #484]	@ (8000960 <MX_GPIO_Init+0x2d8>)
 800077a:	f000 fba5 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800077e:	2308      	movs	r3, #8
 8000780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000782:	2301      	movs	r3, #1
 8000784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078a:	2300      	movs	r3, #0
 800078c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	4619      	mov	r1, r3
 8000794:	4872      	ldr	r0, [pc, #456]	@ (8000960 <MX_GPIO_Init+0x2d8>)
 8000796:	f000 fb97 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 800079a:	2332      	movs	r3, #50	@ 0x32
 800079c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800079e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80007a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007a8:	f107 031c 	add.w	r3, r7, #28
 80007ac:	4619      	mov	r1, r3
 80007ae:	486c      	ldr	r0, [pc, #432]	@ (8000960 <MX_GPIO_Init+0x2d8>)
 80007b0:	f000 fb8a 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007b4:	2301      	movs	r3, #1
 80007b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b8:	2301      	movs	r3, #1
 80007ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c0:	2300      	movs	r3, #0
 80007c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4619      	mov	r1, r3
 80007ca:	4866      	ldr	r0, [pc, #408]	@ (8000964 <MX_GPIO_Init+0x2dc>)
 80007cc:	f000 fb7c 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80007d0:	2308      	movs	r3, #8
 80007d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d4:	2302      	movs	r3, #2
 80007d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	2300      	movs	r3, #0
 80007de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007e0:	2305      	movs	r3, #5
 80007e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 031c 	add.w	r3, r7, #28
 80007e8:	4619      	mov	r1, r3
 80007ea:	485e      	ldr	r0, [pc, #376]	@ (8000964 <MX_GPIO_Init+0x2dc>)
 80007ec:	f000 fb6c 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007f0:	2301      	movs	r3, #1
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	4619      	mov	r1, r3
 8000804:	4859      	ldr	r0, [pc, #356]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000806:	f000 fb5f 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800080a:	2310      	movs	r3, #16
 800080c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080e:	2302      	movs	r3, #2
 8000810:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2300      	movs	r3, #0
 8000818:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800081a:	2306      	movs	r3, #6
 800081c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	4619      	mov	r1, r3
 8000824:	4851      	ldr	r0, [pc, #324]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000826:	f000 fb4f 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800082a:	23e0      	movs	r3, #224	@ 0xe0
 800082c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082e:	2302      	movs	r3, #2
 8000830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000836:	2303      	movs	r3, #3
 8000838:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800083a:	2305      	movs	r3, #5
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800083e:	f107 031c 	add.w	r3, r7, #28
 8000842:	4619      	mov	r1, r3
 8000844:	4849      	ldr	r0, [pc, #292]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000846:	f000 fb3f 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800084a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000850:	2302      	movs	r3, #2
 8000852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800085c:	2305      	movs	r3, #5
 800085e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	4842      	ldr	r0, [pc, #264]	@ (8000970 <MX_GPIO_Init+0x2e8>)
 8000868:	f000 fb2e 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800086c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800087e:	2302      	movs	r3, #2
 8000880:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000882:	f107 031c 	add.w	r3, r7, #28
 8000886:	4619      	mov	r1, r3
 8000888:	4837      	ldr	r0, [pc, #220]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 800088a:	f000 fb1d 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
 800088e:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8000892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000894:	2301      	movs	r3, #1
 8000896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	2300      	movs	r3, #0
 800089e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	4830      	ldr	r0, [pc, #192]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 80008a8:	f000 fb0e 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80008ac:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80008b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b2:	2302      	movs	r3, #2
 80008b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008be:	2306      	movs	r3, #6
 80008c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4619      	mov	r1, r3
 80008c8:	4826      	ldr	r0, [pc, #152]	@ (8000964 <MX_GPIO_Init+0x2dc>)
 80008ca:	f000 fafd 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80008ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d4:	2300      	movs	r3, #0
 80008d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 031c 	add.w	r3, r7, #28
 80008e0:	4619      	mov	r1, r3
 80008e2:	4822      	ldr	r0, [pc, #136]	@ (800096c <MX_GPIO_Init+0x2e4>)
 80008e4:	f000 faf0 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80008e8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f6:	2303      	movs	r3, #3
 80008f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80008fa:	230a      	movs	r3, #10
 80008fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 031c 	add.w	r3, r7, #28
 8000902:	4619      	mov	r1, r3
 8000904:	4819      	ldr	r0, [pc, #100]	@ (800096c <MX_GPIO_Init+0x2e4>)
 8000906:	f000 fadf 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800090a:	2320      	movs	r3, #32
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090e:	2300      	movs	r3, #0
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4812      	ldr	r0, [pc, #72]	@ (8000968 <MX_GPIO_Init+0x2e0>)
 800091e:	f000 fad3 	bl	8000ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000922:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000928:	2312      	movs	r3, #18
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	2300      	movs	r3, #0
 8000932:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000934:	2304      	movs	r3, #4
 8000936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	480c      	ldr	r0, [pc, #48]	@ (8000970 <MX_GPIO_Init+0x2e8>)
 8000940:	f000 fac2 	bl	8000ec8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000944:	2200      	movs	r2, #0
 8000946:	2100      	movs	r1, #0
 8000948:	2006      	movs	r0, #6
 800094a:	f000 fa86 	bl	8000e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800094e:	2006      	movs	r0, #6
 8000950:	f000 fa9f 	bl	8000e92 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000954:	bf00      	nop
 8000956:	3730      	adds	r7, #48	@ 0x30
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40023800 	.word	0x40023800
 8000960:	40021000 	.word	0x40021000
 8000964:	40020800 	.word	0x40020800
 8000968:	40020c00 	.word	0x40020c00
 800096c:	40020000 	.word	0x40020000
 8000970:	40020400 	.word	0x40020400

08000974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000978:	b672      	cpsid	i
}
 800097a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <Error_Handler+0x8>

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <HAL_MspInit+0x4c>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a0f      	ldr	r2, [pc, #60]	@ (80009cc <HAL_MspInit+0x4c>)
 8000990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
 8000996:	4b0d      	ldr	r3, [pc, #52]	@ (80009cc <HAL_MspInit+0x4c>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	603b      	str	r3, [r7, #0]
 80009a6:	4b09      	ldr	r3, [pc, #36]	@ (80009cc <HAL_MspInit+0x4c>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009aa:	4a08      	ldr	r2, [pc, #32]	@ (80009cc <HAL_MspInit+0x4c>)
 80009ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <HAL_MspInit+0x4c>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ba:	603b      	str	r3, [r7, #0]
 80009bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009be:	2007      	movs	r0, #7
 80009c0:	f000 fa40 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40023800 	.word	0x40023800

080009d0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009d8:	f107 0308 	add.w	r3, r7, #8
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]
 80009e6:	611a      	str	r2, [r3, #16]
 80009e8:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a0c      	ldr	r2, [pc, #48]	@ (8000a20 <HAL_RTC_MspInit+0x50>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d111      	bne.n	8000a18 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009f4:	2302      	movs	r3, #2
 80009f6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009fc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009fe:	f107 0308 	add.w	r3, r7, #8
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 f8ca 	bl	8001b9c <HAL_RCCEx_PeriphCLKConfig>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000a0e:	f7ff ffb1 	bl	8000974 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a12:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <HAL_RTC_MspInit+0x54>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8000a18:	bf00      	nop
 8000a1a:	3720      	adds	r7, #32
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40002800 	.word	0x40002800
 8000a24:	42470e3c 	.word	0x42470e3c

08000a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <NMI_Handler+0x4>

08000a30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <HardFault_Handler+0x4>

08000a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <MemManage_Handler+0x4>

08000a40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a44:	bf00      	nop
 8000a46:	e7fd      	b.n	8000a44 <BusFault_Handler+0x4>

08000a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <UsageFault_Handler+0x4>

08000a50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a7e:	f000 f8cd 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f000 fbd4 	bl	8001238 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <_sbrk+0x5c>)
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <_sbrk+0x60>)
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <_sbrk+0x64>)
 8000ab2:	4a12      	ldr	r2, [pc, #72]	@ (8000afc <_sbrk+0x68>)
 8000ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ab6:	4b10      	ldr	r3, [pc, #64]	@ (8000af8 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d207      	bcs.n	8000ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac4:	f001 ff3c 	bl	8002940 <__errno>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	220c      	movs	r2, #12
 8000acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ace:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad2:	e009      	b.n	8000ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad4:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <_sbrk+0x64>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ada:	4b07      	ldr	r3, [pc, #28]	@ (8000af8 <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a05      	ldr	r2, [pc, #20]	@ (8000af8 <_sbrk+0x64>)
 8000ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20020000 	.word	0x20020000
 8000af4:	00000400 	.word	0x00000400
 8000af8:	200000ac 	.word	0x200000ac
 8000afc:	200002b0 	.word	0x200002b0

08000b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <SystemInit+0x20>)
 8000b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <SystemInit+0x20>)
 8000b0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b5c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b28:	f7ff ffea 	bl	8000b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b2e:	490d      	ldr	r1, [pc, #52]	@ (8000b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b44:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b52:	f001 fefb 	bl	800294c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b56:	f7ff fcbf 	bl	80004d8 <main>
  bx  lr    
 8000b5a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b64:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b68:	08002eb4 	.word	0x08002eb4
  ldr r2, =_sbss
 8000b6c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b70:	200002ac 	.word	0x200002ac

08000b74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b74:	e7fe      	b.n	8000b74 <ADC_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb8 <HAL_Init+0x40>)
 8000b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b88:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b94:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a07      	ldr	r2, [pc, #28]	@ (8000bb8 <HAL_Init+0x40>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	f000 f94f 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 f808 	bl	8000bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bac:	f7ff fee8 	bl	8000980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023c00 	.word	0x40023c00

08000bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <HAL_InitTick+0x54>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <HAL_InitTick+0x58>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 f967 	bl	8000eae <HAL_SYSTICK_Config>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00e      	b.n	8000c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b0f      	cmp	r3, #15
 8000bee:	d80a      	bhi.n	8000c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	6879      	ldr	r1, [r7, #4]
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f000 f92f 	bl	8000e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	4a06      	ldr	r2, [pc, #24]	@ (8000c18 <HAL_InitTick+0x5c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
 8000c04:	e000      	b.n	8000c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000000 	.word	0x20000000
 8000c14:	20000008 	.word	0x20000008
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	200000b0 	.word	0x200000b0

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	200000b0 	.word	0x200000b0

08000c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c64:	f7ff ffee 	bl	8000c44 <HAL_GetTick>
 8000c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c74:	d005      	beq.n	8000c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <HAL_Delay+0x44>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c82:	bf00      	nop
 8000c84:	f7ff ffde 	bl	8000c44 <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d8f7      	bhi.n	8000c84 <HAL_Delay+0x28>
  {
  }
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000008 	.word	0x20000008

08000ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd6:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	60d3      	str	r3, [r2, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3714      	adds	r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	0a1b      	lsrs	r3, r3, #8
 8000cf6:	f003 0307 	and.w	r3, r3, #7
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db0b      	blt.n	8000d32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	f003 021f 	and.w	r2, r3, #31
 8000d20:	4907      	ldr	r1, [pc, #28]	@ (8000d40 <__NVIC_EnableIRQ+0x38>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	095b      	lsrs	r3, r3, #5
 8000d28:	2001      	movs	r0, #1
 8000d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	e000e100 	.word	0xe000e100

08000d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	6039      	str	r1, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	db0a      	blt.n	8000d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	490c      	ldr	r1, [pc, #48]	@ (8000d90 <__NVIC_SetPriority+0x4c>)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	0112      	lsls	r2, r2, #4
 8000d64:	b2d2      	uxtb	r2, r2
 8000d66:	440b      	add	r3, r1
 8000d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d6c:	e00a      	b.n	8000d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	b2da      	uxtb	r2, r3
 8000d72:	4908      	ldr	r1, [pc, #32]	@ (8000d94 <__NVIC_SetPriority+0x50>)
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	f003 030f 	and.w	r3, r3, #15
 8000d7a:	3b04      	subs	r3, #4
 8000d7c:	0112      	lsls	r2, r2, #4
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	440b      	add	r3, r1
 8000d82:	761a      	strb	r2, [r3, #24]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000e100 	.word	0xe000e100
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b089      	sub	sp, #36	@ 0x24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f003 0307 	and.w	r3, r3, #7
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	f1c3 0307 	rsb	r3, r3, #7
 8000db2:	2b04      	cmp	r3, #4
 8000db4:	bf28      	it	cs
 8000db6:	2304      	movcs	r3, #4
 8000db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	2b06      	cmp	r3, #6
 8000dc0:	d902      	bls.n	8000dc8 <NVIC_EncodePriority+0x30>
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	3b03      	subs	r3, #3
 8000dc6:	e000      	b.n	8000dca <NVIC_EncodePriority+0x32>
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd6:	43da      	mvns	r2, r3
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	401a      	ands	r2, r3
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de0:	f04f 31ff 	mov.w	r1, #4294967295
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	43d9      	mvns	r1, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	4313      	orrs	r3, r2
         );
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3724      	adds	r7, #36	@ 0x24
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e10:	d301      	bcc.n	8000e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e12:	2301      	movs	r3, #1
 8000e14:	e00f      	b.n	8000e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <SysTick_Config+0x40>)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e1e:	210f      	movs	r1, #15
 8000e20:	f04f 30ff 	mov.w	r0, #4294967295
 8000e24:	f7ff ff8e 	bl	8000d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <SysTick_Config+0x40>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2e:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <SysTick_Config+0x40>)
 8000e30:	2207      	movs	r2, #7
 8000e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e34:	2300      	movs	r3, #0
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	e000e010 	.word	0xe000e010

08000e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff ff29 	bl	8000ca4 <__NVIC_SetPriorityGrouping>
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b086      	sub	sp, #24
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	4603      	mov	r3, r0
 8000e62:	60b9      	str	r1, [r7, #8]
 8000e64:	607a      	str	r2, [r7, #4]
 8000e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e6c:	f7ff ff3e 	bl	8000cec <__NVIC_GetPriorityGrouping>
 8000e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	68b9      	ldr	r1, [r7, #8]
 8000e76:	6978      	ldr	r0, [r7, #20]
 8000e78:	f7ff ff8e 	bl	8000d98 <NVIC_EncodePriority>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e82:	4611      	mov	r1, r2
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ff5d 	bl	8000d44 <__NVIC_SetPriority>
}
 8000e8a:	bf00      	nop
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	4603      	mov	r3, r0
 8000e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff31 	bl	8000d08 <__NVIC_EnableIRQ>
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ffa2 	bl	8000e00 <SysTick_Config>
 8000ebc:	4603      	mov	r3, r0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b089      	sub	sp, #36	@ 0x24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
 8000ee2:	e159      	b.n	8001198 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ef8:	693a      	ldr	r2, [r7, #16]
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	f040 8148 	bne.w	8001192 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d005      	beq.n	8000f1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f16:	2b02      	cmp	r3, #2
 8000f18:	d130      	bne.n	8000f7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	2203      	movs	r2, #3
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	68da      	ldr	r2, [r3, #12]
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	69ba      	ldr	r2, [r7, #24]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f50:	2201      	movs	r2, #1
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	091b      	lsrs	r3, r3, #4
 8000f66:	f003 0201 	and.w	r2, r3, #1
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f003 0303 	and.w	r3, r3, #3
 8000f84:	2b03      	cmp	r3, #3
 8000f86:	d017      	beq.n	8000fb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	2203      	movs	r2, #3
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f003 0303 	and.w	r3, r3, #3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d123      	bne.n	800100c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	08da      	lsrs	r2, r3, #3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3208      	adds	r2, #8
 8000fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	f003 0307 	and.w	r3, r3, #7
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	220f      	movs	r2, #15
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	691a      	ldr	r2, [r3, #16]
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	08da      	lsrs	r2, r3, #3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3208      	adds	r2, #8
 8001006:	69b9      	ldr	r1, [r7, #24]
 8001008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	2203      	movs	r2, #3
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f003 0203 	and.w	r2, r3, #3
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001048:	2b00      	cmp	r3, #0
 800104a:	f000 80a2 	beq.w	8001192 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b57      	ldr	r3, [pc, #348]	@ (80011b0 <HAL_GPIO_Init+0x2e8>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001056:	4a56      	ldr	r2, [pc, #344]	@ (80011b0 <HAL_GPIO_Init+0x2e8>)
 8001058:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105c:	6453      	str	r3, [r2, #68]	@ 0x44
 800105e:	4b54      	ldr	r3, [pc, #336]	@ (80011b0 <HAL_GPIO_Init+0x2e8>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001062:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800106a:	4a52      	ldr	r2, [pc, #328]	@ (80011b4 <HAL_GPIO_Init+0x2ec>)
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3302      	adds	r3, #2
 8001072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001076:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	f003 0303 	and.w	r3, r3, #3
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	220f      	movs	r2, #15
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4013      	ands	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a49      	ldr	r2, [pc, #292]	@ (80011b8 <HAL_GPIO_Init+0x2f0>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d019      	beq.n	80010ca <HAL_GPIO_Init+0x202>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a48      	ldr	r2, [pc, #288]	@ (80011bc <HAL_GPIO_Init+0x2f4>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d013      	beq.n	80010c6 <HAL_GPIO_Init+0x1fe>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a47      	ldr	r2, [pc, #284]	@ (80011c0 <HAL_GPIO_Init+0x2f8>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d00d      	beq.n	80010c2 <HAL_GPIO_Init+0x1fa>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a46      	ldr	r2, [pc, #280]	@ (80011c4 <HAL_GPIO_Init+0x2fc>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d007      	beq.n	80010be <HAL_GPIO_Init+0x1f6>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a45      	ldr	r2, [pc, #276]	@ (80011c8 <HAL_GPIO_Init+0x300>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d101      	bne.n	80010ba <HAL_GPIO_Init+0x1f2>
 80010b6:	2304      	movs	r3, #4
 80010b8:	e008      	b.n	80010cc <HAL_GPIO_Init+0x204>
 80010ba:	2307      	movs	r3, #7
 80010bc:	e006      	b.n	80010cc <HAL_GPIO_Init+0x204>
 80010be:	2303      	movs	r3, #3
 80010c0:	e004      	b.n	80010cc <HAL_GPIO_Init+0x204>
 80010c2:	2302      	movs	r3, #2
 80010c4:	e002      	b.n	80010cc <HAL_GPIO_Init+0x204>
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <HAL_GPIO_Init+0x204>
 80010ca:	2300      	movs	r3, #0
 80010cc:	69fa      	ldr	r2, [r7, #28]
 80010ce:	f002 0203 	and.w	r2, r2, #3
 80010d2:	0092      	lsls	r2, r2, #2
 80010d4:	4093      	lsls	r3, r2
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010dc:	4935      	ldr	r1, [pc, #212]	@ (80011b4 <HAL_GPIO_Init+0x2ec>)
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	089b      	lsrs	r3, r3, #2
 80010e2:	3302      	adds	r3, #2
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ea:	4b38      	ldr	r3, [pc, #224]	@ (80011cc <HAL_GPIO_Init+0x304>)
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	43db      	mvns	r3, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4013      	ands	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800110e:	4a2f      	ldr	r2, [pc, #188]	@ (80011cc <HAL_GPIO_Init+0x304>)
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001114:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <HAL_GPIO_Init+0x304>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001138:	4a24      	ldr	r2, [pc, #144]	@ (80011cc <HAL_GPIO_Init+0x304>)
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800113e:	4b23      	ldr	r3, [pc, #140]	@ (80011cc <HAL_GPIO_Init+0x304>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	43db      	mvns	r3, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4313      	orrs	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001162:	4a1a      	ldr	r2, [pc, #104]	@ (80011cc <HAL_GPIO_Init+0x304>)
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001168:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_GPIO_Init+0x304>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	4313      	orrs	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800118c:	4a0f      	ldr	r2, [pc, #60]	@ (80011cc <HAL_GPIO_Init+0x304>)
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3301      	adds	r3, #1
 8001196:	61fb      	str	r3, [r7, #28]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	2b0f      	cmp	r3, #15
 800119c:	f67f aea2 	bls.w	8000ee4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	3724      	adds	r7, #36	@ 0x24
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40013800 	.word	0x40013800
 80011b8:	40020000 	.word	0x40020000
 80011bc:	40020400 	.word	0x40020400
 80011c0:	40020800 	.word	0x40020800
 80011c4:	40020c00 	.word	0x40020c00
 80011c8:	40021000 	.word	0x40021000
 80011cc:	40013c00 	.word	0x40013c00

080011d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
 80011dc:	4613      	mov	r3, r2
 80011de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011e6:	887a      	ldrh	r2, [r7, #2]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011ec:	e003      	b.n	80011f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011ee:	887b      	ldrh	r3, [r7, #2]
 80011f0:	041a      	lsls	r2, r3, #16
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	619a      	str	r2, [r3, #24]
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001202:	b480      	push	{r7}
 8001204:	b085      	sub	sp, #20
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001214:	887a      	ldrh	r2, [r7, #2]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	4013      	ands	r3, r2
 800121a:	041a      	lsls	r2, r3, #16
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	43d9      	mvns	r1, r3
 8001220:	887b      	ldrh	r3, [r7, #2]
 8001222:	400b      	ands	r3, r1
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	619a      	str	r2, [r3, #24]
}
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001244:	695a      	ldr	r2, [r3, #20]
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	4013      	ands	r3, r2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d006      	beq.n	800125c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001254:	88fb      	ldrh	r3, [r7, #6]
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f806 	bl	8001268 <HAL_GPIO_EXTI_Callback>
  }
}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40013c00 	.word	0x40013c00

08001268 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001288:	4b05      	ldr	r3, [pc, #20]	@ (80012a0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4904      	ldr	r1, [pc, #16]	@ (80012a0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	40007000 	.word	0x40007000

080012a4 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a07      	ldr	r2, [pc, #28]	@ (80012cc <HAL_PWR_EnterSTANDBYMode+0x28>)
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80012b4:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	4a05      	ldr	r2, [pc, #20]	@ (80012d0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80012c0:	bf30      	wfi
}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	40007000 	.word	0x40007000
 80012d0:	e000ed00 	.word	0xe000ed00

080012d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e267      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d075      	beq.n	80013de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012f2:	4b88      	ldr	r3, [pc, #544]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d00c      	beq.n	8001318 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012fe:	4b85      	ldr	r3, [pc, #532]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001306:	2b08      	cmp	r3, #8
 8001308:	d112      	bne.n	8001330 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800130a:	4b82      	ldr	r3, [pc, #520]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001312:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001316:	d10b      	bne.n	8001330 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	4b7e      	ldr	r3, [pc, #504]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d05b      	beq.n	80013dc <HAL_RCC_OscConfig+0x108>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d157      	bne.n	80013dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e242      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001338:	d106      	bne.n	8001348 <HAL_RCC_OscConfig+0x74>
 800133a:	4b76      	ldr	r3, [pc, #472]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a75      	ldr	r2, [pc, #468]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e01d      	b.n	8001384 <HAL_RCC_OscConfig+0xb0>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001350:	d10c      	bne.n	800136c <HAL_RCC_OscConfig+0x98>
 8001352:	4b70      	ldr	r3, [pc, #448]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6f      	ldr	r2, [pc, #444]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001358:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	4b6d      	ldr	r3, [pc, #436]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a6c      	ldr	r2, [pc, #432]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001368:	6013      	str	r3, [r2, #0]
 800136a:	e00b      	b.n	8001384 <HAL_RCC_OscConfig+0xb0>
 800136c:	4b69      	ldr	r3, [pc, #420]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a68      	ldr	r2, [pc, #416]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001376:	6013      	str	r3, [r2, #0]
 8001378:	4b66      	ldr	r3, [pc, #408]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a65      	ldr	r2, [pc, #404]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 800137e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001382:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d013      	beq.n	80013b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fc5a 	bl	8000c44 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001394:	f7ff fc56 	bl	8000c44 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b64      	cmp	r3, #100	@ 0x64
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e207      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d0f0      	beq.n	8001394 <HAL_RCC_OscConfig+0xc0>
 80013b2:	e014      	b.n	80013de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fc46 	bl	8000c44 <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013bc:	f7ff fc42 	bl	8000c44 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b64      	cmp	r3, #100	@ 0x64
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e1f3      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ce:	4b51      	ldr	r3, [pc, #324]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f0      	bne.n	80013bc <HAL_RCC_OscConfig+0xe8>
 80013da:	e000      	b.n	80013de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d063      	beq.n	80014b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00b      	beq.n	800140e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013f6:	4b47      	ldr	r3, [pc, #284]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013fe:	2b08      	cmp	r3, #8
 8001400:	d11c      	bne.n	800143c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001402:	4b44      	ldr	r3, [pc, #272]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d116      	bne.n	800143c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800140e:	4b41      	ldr	r3, [pc, #260]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d005      	beq.n	8001426 <HAL_RCC_OscConfig+0x152>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d001      	beq.n	8001426 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e1c7      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001426:	4b3b      	ldr	r3, [pc, #236]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	4937      	ldr	r1, [pc, #220]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001436:	4313      	orrs	r3, r2
 8001438:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143a:	e03a      	b.n	80014b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d020      	beq.n	8001486 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001444:	4b34      	ldr	r3, [pc, #208]	@ (8001518 <HAL_RCC_OscConfig+0x244>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144a:	f7ff fbfb 	bl	8000c44 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001452:	f7ff fbf7 	bl	8000c44 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e1a8      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001464:	4b2b      	ldr	r3, [pc, #172]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0f0      	beq.n	8001452 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001470:	4b28      	ldr	r3, [pc, #160]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	4925      	ldr	r1, [pc, #148]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 8001480:	4313      	orrs	r3, r2
 8001482:	600b      	str	r3, [r1, #0]
 8001484:	e015      	b.n	80014b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001486:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <HAL_RCC_OscConfig+0x244>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fbda 	bl	8000c44 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001494:	f7ff fbd6 	bl	8000c44 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e187      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0308 	and.w	r3, r3, #8
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d036      	beq.n	800152c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d016      	beq.n	80014f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_RCC_OscConfig+0x248>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014cc:	f7ff fbba 	bl	8000c44 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d4:	f7ff fbb6 	bl	8000c44 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e167      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <HAL_RCC_OscConfig+0x240>)
 80014e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0f0      	beq.n	80014d4 <HAL_RCC_OscConfig+0x200>
 80014f2:	e01b      	b.n	800152c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f4:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_RCC_OscConfig+0x248>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fa:	f7ff fba3 	bl	8000c44 <HAL_GetTick>
 80014fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001500:	e00e      	b.n	8001520 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001502:	f7ff fb9f 	bl	8000c44 <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b02      	cmp	r3, #2
 800150e:	d907      	bls.n	8001520 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	e150      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
 8001514:	40023800 	.word	0x40023800
 8001518:	42470000 	.word	0x42470000
 800151c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001520:	4b88      	ldr	r3, [pc, #544]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001524:	f003 0302 	and.w	r3, r3, #2
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1ea      	bne.n	8001502 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	2b00      	cmp	r3, #0
 8001536:	f000 8097 	beq.w	8001668 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800153e:	4b81      	ldr	r3, [pc, #516]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d10f      	bne.n	800156a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	4b7d      	ldr	r3, [pc, #500]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001552:	4a7c      	ldr	r2, [pc, #496]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001558:	6413      	str	r3, [r2, #64]	@ 0x40
 800155a:	4b7a      	ldr	r3, [pc, #488]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001566:	2301      	movs	r3, #1
 8001568:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156a:	4b77      	ldr	r3, [pc, #476]	@ (8001748 <HAL_RCC_OscConfig+0x474>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001572:	2b00      	cmp	r3, #0
 8001574:	d118      	bne.n	80015a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001576:	4b74      	ldr	r3, [pc, #464]	@ (8001748 <HAL_RCC_OscConfig+0x474>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a73      	ldr	r2, [pc, #460]	@ (8001748 <HAL_RCC_OscConfig+0x474>)
 800157c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001580:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001582:	f7ff fb5f 	bl	8000c44 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800158a:	f7ff fb5b 	bl	8000c44 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e10c      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159c:	4b6a      	ldr	r3, [pc, #424]	@ (8001748 <HAL_RCC_OscConfig+0x474>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f0      	beq.n	800158a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d106      	bne.n	80015be <HAL_RCC_OscConfig+0x2ea>
 80015b0:	4b64      	ldr	r3, [pc, #400]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b4:	4a63      	ldr	r2, [pc, #396]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80015bc:	e01c      	b.n	80015f8 <HAL_RCC_OscConfig+0x324>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b05      	cmp	r3, #5
 80015c4:	d10c      	bne.n	80015e0 <HAL_RCC_OscConfig+0x30c>
 80015c6:	4b5f      	ldr	r3, [pc, #380]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ca:	4a5e      	ldr	r2, [pc, #376]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80015d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d6:	4a5b      	ldr	r2, [pc, #364]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80015de:	e00b      	b.n	80015f8 <HAL_RCC_OscConfig+0x324>
 80015e0:	4b58      	ldr	r3, [pc, #352]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e4:	4a57      	ldr	r2, [pc, #348]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f023 0301 	bic.w	r3, r3, #1
 80015ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ec:	4b55      	ldr	r3, [pc, #340]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f0:	4a54      	ldr	r2, [pc, #336]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80015f2:	f023 0304 	bic.w	r3, r3, #4
 80015f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d015      	beq.n	800162c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001600:	f7ff fb20 	bl	8000c44 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001606:	e00a      	b.n	800161e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff fb1c 	bl	8000c44 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001616:	4293      	cmp	r3, r2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e0cb      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161e:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0ee      	beq.n	8001608 <HAL_RCC_OscConfig+0x334>
 800162a:	e014      	b.n	8001656 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162c:	f7ff fb0a 	bl	8000c44 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001632:	e00a      	b.n	800164a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001634:	f7ff fb06 	bl	8000c44 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001642:	4293      	cmp	r3, r2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e0b5      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164a:	4b3e      	ldr	r3, [pc, #248]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 800164c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1ee      	bne.n	8001634 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001656:	7dfb      	ldrb	r3, [r7, #23]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d105      	bne.n	8001668 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800165c:	4b39      	ldr	r3, [pc, #228]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001660:	4a38      	ldr	r2, [pc, #224]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001662:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001666:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80a1 	beq.w	80017b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001672:	4b34      	ldr	r3, [pc, #208]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b08      	cmp	r3, #8
 800167c:	d05c      	beq.n	8001738 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d141      	bne.n	800170a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001686:	4b31      	ldr	r3, [pc, #196]	@ (800174c <HAL_RCC_OscConfig+0x478>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff fada 	bl	8000c44 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001694:	f7ff fad6 	bl	8000c44 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e087      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a6:	4b27      	ldr	r3, [pc, #156]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	69da      	ldr	r2, [r3, #28]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	431a      	orrs	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c0:	019b      	lsls	r3, r3, #6
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c8:	085b      	lsrs	r3, r3, #1
 80016ca:	3b01      	subs	r3, #1
 80016cc:	041b      	lsls	r3, r3, #16
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d4:	061b      	lsls	r3, r3, #24
 80016d6:	491b      	ldr	r1, [pc, #108]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016dc:	4b1b      	ldr	r3, [pc, #108]	@ (800174c <HAL_RCC_OscConfig+0x478>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e2:	f7ff faaf 	bl	8000c44 <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ea:	f7ff faab 	bl	8000c44 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e05c      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0f0      	beq.n	80016ea <HAL_RCC_OscConfig+0x416>
 8001708:	e054      	b.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170a:	4b10      	ldr	r3, [pc, #64]	@ (800174c <HAL_RCC_OscConfig+0x478>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff fa98 	bl	8000c44 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff fa94 	bl	8000c44 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e045      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172a:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <HAL_RCC_OscConfig+0x470>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x444>
 8001736:	e03d      	b.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	699b      	ldr	r3, [r3, #24]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d107      	bne.n	8001750 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e038      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
 8001744:	40023800 	.word	0x40023800
 8001748:	40007000 	.word	0x40007000
 800174c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001750:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <HAL_RCC_OscConfig+0x4ec>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d028      	beq.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d121      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d11a      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001780:	4013      	ands	r3, r2
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001786:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001788:	4293      	cmp	r3, r2
 800178a:	d111      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	085b      	lsrs	r3, r3, #1
 8001798:	3b01      	subs	r3, #1
 800179a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800179c:	429a      	cmp	r2, r3
 800179e:	d107      	bne.n	80017b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d001      	beq.n	80017b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e000      	b.n	80017b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0cc      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017d8:	4b68      	ldr	r3, [pc, #416]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d90c      	bls.n	8001800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e6:	4b65      	ldr	r3, [pc, #404]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ee:	4b63      	ldr	r3, [pc, #396]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d001      	beq.n	8001800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e0b8      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d020      	beq.n	800184e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001818:	4b59      	ldr	r3, [pc, #356]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	4a58      	ldr	r2, [pc, #352]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001822:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001830:	4b53      	ldr	r3, [pc, #332]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	4a52      	ldr	r2, [pc, #328]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001836:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800183a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800183c:	4b50      	ldr	r3, [pc, #320]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	494d      	ldr	r1, [pc, #308]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d044      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001862:	4b47      	ldr	r3, [pc, #284]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d119      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e07f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d003      	beq.n	8001882 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187e:	2b03      	cmp	r3, #3
 8001880:	d107      	bne.n	8001892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001882:	4b3f      	ldr	r3, [pc, #252]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d109      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e06f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001892:	4b3b      	ldr	r3, [pc, #236]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e067      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018a2:	4b37      	ldr	r3, [pc, #220]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	f023 0203 	bic.w	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4934      	ldr	r1, [pc, #208]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018b4:	f7ff f9c6 	bl	8000c44 <HAL_GetTick>
 80018b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ba:	e00a      	b.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018bc:	f7ff f9c2 	bl	8000c44 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e04f      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 020c 	and.w	r2, r3, #12
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d1eb      	bne.n	80018bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018e4:	4b25      	ldr	r3, [pc, #148]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d20c      	bcs.n	800190c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b22      	ldr	r3, [pc, #136]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b20      	ldr	r3, [pc, #128]	@ (800197c <HAL_RCC_ClockConfig+0x1b8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d001      	beq.n	800190c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e032      	b.n	8001972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	4916      	ldr	r1, [pc, #88]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001926:	4313      	orrs	r3, r2
 8001928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d009      	beq.n	800194a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001936:	4b12      	ldr	r3, [pc, #72]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691b      	ldr	r3, [r3, #16]
 8001942:	00db      	lsls	r3, r3, #3
 8001944:	490e      	ldr	r1, [pc, #56]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800194a:	f000 f821 	bl	8001990 <HAL_RCC_GetSysClockFreq>
 800194e:	4602      	mov	r2, r0
 8001950:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	490a      	ldr	r1, [pc, #40]	@ (8001984 <HAL_RCC_ClockConfig+0x1c0>)
 800195c:	5ccb      	ldrb	r3, [r1, r3]
 800195e:	fa22 f303 	lsr.w	r3, r2, r3
 8001962:	4a09      	ldr	r2, [pc, #36]	@ (8001988 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_RCC_ClockConfig+0x1c8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f926 	bl	8000bbc <HAL_InitTick>

  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023c00 	.word	0x40023c00
 8001980:	40023800 	.word	0x40023800
 8001984:	08002e78 	.word	0x08002e78
 8001988:	20000000 	.word	0x20000000
 800198c:	20000004 	.word	0x20000004

08001990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001994:	b094      	sub	sp, #80	@ 0x50
 8001996:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019a8:	4b79      	ldr	r3, [pc, #484]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f003 030c 	and.w	r3, r3, #12
 80019b0:	2b08      	cmp	r3, #8
 80019b2:	d00d      	beq.n	80019d0 <HAL_RCC_GetSysClockFreq+0x40>
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	f200 80e1 	bhi.w	8001b7c <HAL_RCC_GetSysClockFreq+0x1ec>
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0x34>
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d003      	beq.n	80019ca <HAL_RCC_GetSysClockFreq+0x3a>
 80019c2:	e0db      	b.n	8001b7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019c4:	4b73      	ldr	r3, [pc, #460]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x204>)
 80019c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019c8:	e0db      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019ca:	4b73      	ldr	r3, [pc, #460]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x208>)
 80019cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019ce:	e0d8      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019da:	4b6d      	ldr	r3, [pc, #436]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d063      	beq.n	8001aae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	099b      	lsrs	r3, r3, #6
 80019ec:	2200      	movs	r2, #0
 80019ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80019fa:	2300      	movs	r3, #0
 80019fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80019fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a02:	4622      	mov	r2, r4
 8001a04:	462b      	mov	r3, r5
 8001a06:	f04f 0000 	mov.w	r0, #0
 8001a0a:	f04f 0100 	mov.w	r1, #0
 8001a0e:	0159      	lsls	r1, r3, #5
 8001a10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a14:	0150      	lsls	r0, r2, #5
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	1a51      	subs	r1, r2, r1
 8001a1e:	6139      	str	r1, [r7, #16]
 8001a20:	4629      	mov	r1, r5
 8001a22:	eb63 0301 	sbc.w	r3, r3, r1
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	f04f 0200 	mov.w	r2, #0
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a34:	4659      	mov	r1, fp
 8001a36:	018b      	lsls	r3, r1, #6
 8001a38:	4651      	mov	r1, sl
 8001a3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a3e:	4651      	mov	r1, sl
 8001a40:	018a      	lsls	r2, r1, #6
 8001a42:	4651      	mov	r1, sl
 8001a44:	ebb2 0801 	subs.w	r8, r2, r1
 8001a48:	4659      	mov	r1, fp
 8001a4a:	eb63 0901 	sbc.w	r9, r3, r1
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a62:	4690      	mov	r8, r2
 8001a64:	4699      	mov	r9, r3
 8001a66:	4623      	mov	r3, r4
 8001a68:	eb18 0303 	adds.w	r3, r8, r3
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	462b      	mov	r3, r5
 8001a70:	eb49 0303 	adc.w	r3, r9, r3
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a82:	4629      	mov	r1, r5
 8001a84:	024b      	lsls	r3, r1, #9
 8001a86:	4621      	mov	r1, r4
 8001a88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	024a      	lsls	r2, r1, #9
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a96:	2200      	movs	r2, #0
 8001a98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001aa0:	f7fe fba2 	bl	80001e8 <__aeabi_uldivmod>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001aac:	e058      	b.n	8001b60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aae:	4b38      	ldr	r3, [pc, #224]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	099b      	lsrs	r3, r3, #6
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	4611      	mov	r1, r2
 8001aba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001abe:	623b      	str	r3, [r7, #32]
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ac8:	4642      	mov	r2, r8
 8001aca:	464b      	mov	r3, r9
 8001acc:	f04f 0000 	mov.w	r0, #0
 8001ad0:	f04f 0100 	mov.w	r1, #0
 8001ad4:	0159      	lsls	r1, r3, #5
 8001ad6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ada:	0150      	lsls	r0, r2, #5
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4641      	mov	r1, r8
 8001ae2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ae6:	4649      	mov	r1, r9
 8001ae8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001af8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001afc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b00:	ebb2 040a 	subs.w	r4, r2, sl
 8001b04:	eb63 050b 	sbc.w	r5, r3, fp
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	f04f 0300 	mov.w	r3, #0
 8001b10:	00eb      	lsls	r3, r5, #3
 8001b12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b16:	00e2      	lsls	r2, r4, #3
 8001b18:	4614      	mov	r4, r2
 8001b1a:	461d      	mov	r5, r3
 8001b1c:	4643      	mov	r3, r8
 8001b1e:	18e3      	adds	r3, r4, r3
 8001b20:	603b      	str	r3, [r7, #0]
 8001b22:	464b      	mov	r3, r9
 8001b24:	eb45 0303 	adc.w	r3, r5, r3
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	f04f 0300 	mov.w	r3, #0
 8001b32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b36:	4629      	mov	r1, r5
 8001b38:	028b      	lsls	r3, r1, #10
 8001b3a:	4621      	mov	r1, r4
 8001b3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b40:	4621      	mov	r1, r4
 8001b42:	028a      	lsls	r2, r1, #10
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	61fa      	str	r2, [r7, #28]
 8001b50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b54:	f7fe fb48 	bl	80001e8 <__aeabi_uldivmod>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b60:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	0c1b      	lsrs	r3, r3, #16
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b7a:	e002      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3750      	adds	r7, #80	@ 0x50
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800
 8001b94:	00f42400 	.word	0x00f42400
 8001b98:	007a1200 	.word	0x007a1200

08001b9c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d105      	bne.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d038      	beq.n	8001c36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001bc4:	4b68      	ldr	r3, [pc, #416]	@ (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001bca:	f7ff f83b 	bl	8000c44 <HAL_GetTick>
 8001bce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001bd2:	f7ff f837 	bl	8000c44 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0bd      	b.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001be4:	4b61      	ldr	r3, [pc, #388]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f0      	bne.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	019b      	lsls	r3, r3, #6
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	071b      	lsls	r3, r3, #28
 8001c02:	495a      	ldr	r1, [pc, #360]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c0a:	4b57      	ldr	r3, [pc, #348]	@ (8001d68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c10:	f7ff f818 	bl	8000c44 <HAL_GetTick>
 8001c14:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c16:	e008      	b.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001c18:	f7ff f814 	bl	8000c44 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e09a      	b.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c2a:	4b50      	ldr	r3, [pc, #320]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d0f0      	beq.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 8083 	beq.w	8001d4a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	4b48      	ldr	r3, [pc, #288]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	4a47      	ldr	r2, [pc, #284]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c54:	4b45      	ldr	r3, [pc, #276]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c60:	4b43      	ldr	r3, [pc, #268]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a42      	ldr	r2, [pc, #264]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c6a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c6c:	f7fe ffea 	bl	8000c44 <HAL_GetTick>
 8001c70:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c74:	f7fe ffe6 	bl	8000c44 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e06c      	b.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c86:	4b3a      	ldr	r3, [pc, #232]	@ (8001d70 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f0      	beq.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c92:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c9a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d02f      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d028      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cb8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cba:	4b2e      	ldr	r3, [pc, #184]	@ (8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001cc6:	4a29      	ldr	r2, [pc, #164]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ccc:	4b27      	ldr	r3, [pc, #156]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d114      	bne.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001cd8:	f7fe ffb4 	bl	8000c44 <HAL_GetTick>
 8001cdc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cde:	e00a      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ce0:	f7fe ffb0 	bl	8000c44 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e034      	b.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0ee      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001d0e:	d10d      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001d10:	4b16      	ldr	r3, [pc, #88]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001d20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d24:	4911      	ldr	r1, [pc, #68]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	608b      	str	r3, [r1, #8]
 8001d2a:	e005      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	4a0e      	ldr	r2, [pc, #56]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d32:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001d36:	6093      	str	r3, [r2, #8]
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d44:	4909      	ldr	r1, [pc, #36]	@ (8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7d1a      	ldrb	r2, [r3, #20]
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001d5c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3718      	adds	r7, #24
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	42470068 	.word	0x42470068
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40007000 	.word	0x40007000
 8001d74:	42470e40 	.word	0x42470e40
 8001d78:	424711e0 	.word	0x424711e0

08001d7c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e073      	b.n	8001e7a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	7f5b      	ldrb	r3, [r3, #29]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7fe fe14 	bl	80009d0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2202      	movs	r2, #2
 8001dac:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	2b10      	cmp	r3, #16
 8001dba:	d055      	beq.n	8001e68 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	22ca      	movs	r2, #202	@ 0xca
 8001dc2:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2253      	movs	r2, #83	@ 0x53
 8001dca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 f87f 	bl	8001ed0 <RTC_EnterInitMode>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d12c      	bne.n	8001e36 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001dea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001dee:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6899      	ldr	r1, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685a      	ldr	r2, [r3, #4]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	431a      	orrs	r2, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	68d2      	ldr	r2, [r2, #12]
 8001e16:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6919      	ldr	r1, [r3, #16]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	041a      	lsls	r2, r3, #16
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f886 	bl	8001f3e <RTC_ExitInitMode>
 8001e32:	4603      	mov	r3, r0
 8001e34:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d110      	bne.n	8001e5e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e4a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	699a      	ldr	r2, [r3, #24]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	22ff      	movs	r2, #255	@ 0xff
 8001e64:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e66:	e001      	b.n	8001e6c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d102      	bne.n	8001e78 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0d      	ldr	r2, [pc, #52]	@ (8001ecc <HAL_RTC_WaitForSynchro+0x48>)
 8001e96:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e98:	f7fe fed4 	bl	8000c44 <HAL_GetTick>
 8001e9c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001e9e:	e009      	b.n	8001eb4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001ea0:	f7fe fed0 	bl	8000c44 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eae:	d901      	bls.n	8001eb4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e007      	b.n	8001ec4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f003 0320 	and.w	r3, r3, #32
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0ee      	beq.n	8001ea0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8001ec2:	2300      	movs	r3, #0
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	00013f5f 	.word	0x00013f5f

08001ed0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001edc:	2300      	movs	r3, #0
 8001ede:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d122      	bne.n	8001f34 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68da      	ldr	r2, [r3, #12]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001efc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001efe:	f7fe fea1 	bl	8000c44 <HAL_GetTick>
 8001f02:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001f04:	e00c      	b.n	8001f20 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001f06:	f7fe fe9d 	bl	8000c44 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f14:	d904      	bls.n	8001f20 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2204      	movs	r2, #4
 8001f1a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d102      	bne.n	8001f34 <RTC_EnterInitMode+0x64>
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d1e8      	bne.n	8001f06 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f58:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0320 	and.w	r3, r3, #32
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d10a      	bne.n	8001f7e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff ff8b 	bl	8001e84 <HAL_RTC_WaitForSynchro>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d004      	beq.n	8001f7e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2204      	movs	r2, #4
 8001f78:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <findslot>:
 8001f88:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <findslot+0x2c>)
 8001f8a:	b510      	push	{r4, lr}
 8001f8c:	4604      	mov	r4, r0
 8001f8e:	6818      	ldr	r0, [r3, #0]
 8001f90:	b118      	cbz	r0, 8001f9a <findslot+0x12>
 8001f92:	6a03      	ldr	r3, [r0, #32]
 8001f94:	b90b      	cbnz	r3, 8001f9a <findslot+0x12>
 8001f96:	f000 fb19 	bl	80025cc <__sinit>
 8001f9a:	2c13      	cmp	r4, #19
 8001f9c:	d807      	bhi.n	8001fae <findslot+0x26>
 8001f9e:	4806      	ldr	r0, [pc, #24]	@ (8001fb8 <findslot+0x30>)
 8001fa0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8001fa4:	3201      	adds	r2, #1
 8001fa6:	d002      	beq.n	8001fae <findslot+0x26>
 8001fa8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8001fac:	bd10      	pop	{r4, pc}
 8001fae:	2000      	movs	r0, #0
 8001fb0:	e7fc      	b.n	8001fac <findslot+0x24>
 8001fb2:	bf00      	nop
 8001fb4:	20000020 	.word	0x20000020
 8001fb8:	200000c0 	.word	0x200000c0

08001fbc <error>:
 8001fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fbe:	4604      	mov	r4, r0
 8001fc0:	f000 fcbe 	bl	8002940 <__errno>
 8001fc4:	2613      	movs	r6, #19
 8001fc6:	4605      	mov	r5, r0
 8001fc8:	2700      	movs	r7, #0
 8001fca:	4630      	mov	r0, r6
 8001fcc:	4639      	mov	r1, r7
 8001fce:	beab      	bkpt	0x00ab
 8001fd0:	4606      	mov	r6, r0
 8001fd2:	602e      	str	r6, [r5, #0]
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001fd8 <checkerror>:
 8001fd8:	1c43      	adds	r3, r0, #1
 8001fda:	d101      	bne.n	8001fe0 <checkerror+0x8>
 8001fdc:	f7ff bfee 	b.w	8001fbc <error>
 8001fe0:	4770      	bx	lr

08001fe2 <_swiread>:
 8001fe2:	b530      	push	{r4, r5, lr}
 8001fe4:	b085      	sub	sp, #20
 8001fe6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8001fea:	9203      	str	r2, [sp, #12]
 8001fec:	2406      	movs	r4, #6
 8001fee:	ad01      	add	r5, sp, #4
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	beab      	bkpt	0x00ab
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	4620      	mov	r0, r4
 8001ffa:	f7ff ffed 	bl	8001fd8 <checkerror>
 8001ffe:	b005      	add	sp, #20
 8002000:	bd30      	pop	{r4, r5, pc}

08002002 <_read>:
 8002002:	b570      	push	{r4, r5, r6, lr}
 8002004:	460e      	mov	r6, r1
 8002006:	4614      	mov	r4, r2
 8002008:	f7ff ffbe 	bl	8001f88 <findslot>
 800200c:	4605      	mov	r5, r0
 800200e:	b930      	cbnz	r0, 800201e <_read+0x1c>
 8002010:	f000 fc96 	bl	8002940 <__errno>
 8002014:	2309      	movs	r3, #9
 8002016:	6003      	str	r3, [r0, #0]
 8002018:	f04f 30ff 	mov.w	r0, #4294967295
 800201c:	bd70      	pop	{r4, r5, r6, pc}
 800201e:	6800      	ldr	r0, [r0, #0]
 8002020:	4622      	mov	r2, r4
 8002022:	4631      	mov	r1, r6
 8002024:	f7ff ffdd 	bl	8001fe2 <_swiread>
 8002028:	1c43      	adds	r3, r0, #1
 800202a:	d0f5      	beq.n	8002018 <_read+0x16>
 800202c:	686b      	ldr	r3, [r5, #4]
 800202e:	1a20      	subs	r0, r4, r0
 8002030:	4403      	add	r3, r0
 8002032:	606b      	str	r3, [r5, #4]
 8002034:	e7f2      	b.n	800201c <_read+0x1a>

08002036 <_swilseek>:
 8002036:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002038:	460c      	mov	r4, r1
 800203a:	4616      	mov	r6, r2
 800203c:	f7ff ffa4 	bl	8001f88 <findslot>
 8002040:	4605      	mov	r5, r0
 8002042:	b940      	cbnz	r0, 8002056 <_swilseek+0x20>
 8002044:	f000 fc7c 	bl	8002940 <__errno>
 8002048:	2309      	movs	r3, #9
 800204a:	6003      	str	r3, [r0, #0]
 800204c:	f04f 34ff 	mov.w	r4, #4294967295
 8002050:	4620      	mov	r0, r4
 8002052:	b003      	add	sp, #12
 8002054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002056:	2e02      	cmp	r6, #2
 8002058:	d903      	bls.n	8002062 <_swilseek+0x2c>
 800205a:	f000 fc71 	bl	8002940 <__errno>
 800205e:	2316      	movs	r3, #22
 8002060:	e7f3      	b.n	800204a <_swilseek+0x14>
 8002062:	2e01      	cmp	r6, #1
 8002064:	d112      	bne.n	800208c <_swilseek+0x56>
 8002066:	6843      	ldr	r3, [r0, #4]
 8002068:	18e4      	adds	r4, r4, r3
 800206a:	d4f6      	bmi.n	800205a <_swilseek+0x24>
 800206c:	682b      	ldr	r3, [r5, #0]
 800206e:	260a      	movs	r6, #10
 8002070:	e9cd 3400 	strd	r3, r4, [sp]
 8002074:	466f      	mov	r7, sp
 8002076:	4630      	mov	r0, r6
 8002078:	4639      	mov	r1, r7
 800207a:	beab      	bkpt	0x00ab
 800207c:	4606      	mov	r6, r0
 800207e:	4630      	mov	r0, r6
 8002080:	f7ff ffaa 	bl	8001fd8 <checkerror>
 8002084:	2800      	cmp	r0, #0
 8002086:	dbe1      	blt.n	800204c <_swilseek+0x16>
 8002088:	606c      	str	r4, [r5, #4]
 800208a:	e7e1      	b.n	8002050 <_swilseek+0x1a>
 800208c:	2e02      	cmp	r6, #2
 800208e:	6803      	ldr	r3, [r0, #0]
 8002090:	d1ec      	bne.n	800206c <_swilseek+0x36>
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	260c      	movs	r6, #12
 8002096:	466f      	mov	r7, sp
 8002098:	4630      	mov	r0, r6
 800209a:	4639      	mov	r1, r7
 800209c:	beab      	bkpt	0x00ab
 800209e:	4606      	mov	r6, r0
 80020a0:	4630      	mov	r0, r6
 80020a2:	f7ff ff99 	bl	8001fd8 <checkerror>
 80020a6:	1c43      	adds	r3, r0, #1
 80020a8:	d0d0      	beq.n	800204c <_swilseek+0x16>
 80020aa:	4404      	add	r4, r0
 80020ac:	e7de      	b.n	800206c <_swilseek+0x36>

080020ae <_lseek>:
 80020ae:	f7ff bfc2 	b.w	8002036 <_swilseek>

080020b2 <_swiwrite>:
 80020b2:	b530      	push	{r4, r5, lr}
 80020b4:	b085      	sub	sp, #20
 80020b6:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80020ba:	9203      	str	r2, [sp, #12]
 80020bc:	2405      	movs	r4, #5
 80020be:	ad01      	add	r5, sp, #4
 80020c0:	4620      	mov	r0, r4
 80020c2:	4629      	mov	r1, r5
 80020c4:	beab      	bkpt	0x00ab
 80020c6:	4604      	mov	r4, r0
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7ff ff85 	bl	8001fd8 <checkerror>
 80020ce:	b005      	add	sp, #20
 80020d0:	bd30      	pop	{r4, r5, pc}

080020d2 <_write>:
 80020d2:	b570      	push	{r4, r5, r6, lr}
 80020d4:	460e      	mov	r6, r1
 80020d6:	4615      	mov	r5, r2
 80020d8:	f7ff ff56 	bl	8001f88 <findslot>
 80020dc:	4604      	mov	r4, r0
 80020de:	b930      	cbnz	r0, 80020ee <_write+0x1c>
 80020e0:	f000 fc2e 	bl	8002940 <__errno>
 80020e4:	2309      	movs	r3, #9
 80020e6:	6003      	str	r3, [r0, #0]
 80020e8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ec:	bd70      	pop	{r4, r5, r6, pc}
 80020ee:	6800      	ldr	r0, [r0, #0]
 80020f0:	462a      	mov	r2, r5
 80020f2:	4631      	mov	r1, r6
 80020f4:	f7ff ffdd 	bl	80020b2 <_swiwrite>
 80020f8:	1e03      	subs	r3, r0, #0
 80020fa:	dbf5      	blt.n	80020e8 <_write+0x16>
 80020fc:	6862      	ldr	r2, [r4, #4]
 80020fe:	1ae8      	subs	r0, r5, r3
 8002100:	4402      	add	r2, r0
 8002102:	42ab      	cmp	r3, r5
 8002104:	6062      	str	r2, [r4, #4]
 8002106:	d1f1      	bne.n	80020ec <_write+0x1a>
 8002108:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800210c:	2000      	movs	r0, #0
 800210e:	f7ff bf55 	b.w	8001fbc <error>

08002112 <_swiclose>:
 8002112:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002114:	2402      	movs	r4, #2
 8002116:	9001      	str	r0, [sp, #4]
 8002118:	ad01      	add	r5, sp, #4
 800211a:	4620      	mov	r0, r4
 800211c:	4629      	mov	r1, r5
 800211e:	beab      	bkpt	0x00ab
 8002120:	4604      	mov	r4, r0
 8002122:	4620      	mov	r0, r4
 8002124:	f7ff ff58 	bl	8001fd8 <checkerror>
 8002128:	b003      	add	sp, #12
 800212a:	bd30      	pop	{r4, r5, pc}

0800212c <_close>:
 800212c:	b538      	push	{r3, r4, r5, lr}
 800212e:	4605      	mov	r5, r0
 8002130:	f7ff ff2a 	bl	8001f88 <findslot>
 8002134:	4604      	mov	r4, r0
 8002136:	b930      	cbnz	r0, 8002146 <_close+0x1a>
 8002138:	f000 fc02 	bl	8002940 <__errno>
 800213c:	2309      	movs	r3, #9
 800213e:	6003      	str	r3, [r0, #0]
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	bd38      	pop	{r3, r4, r5, pc}
 8002146:	3d01      	subs	r5, #1
 8002148:	2d01      	cmp	r5, #1
 800214a:	d809      	bhi.n	8002160 <_close+0x34>
 800214c:	4b07      	ldr	r3, [pc, #28]	@ (800216c <_close+0x40>)
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	429a      	cmp	r2, r3
 8002154:	d104      	bne.n	8002160 <_close+0x34>
 8002156:	f04f 33ff 	mov.w	r3, #4294967295
 800215a:	6023      	str	r3, [r4, #0]
 800215c:	2000      	movs	r0, #0
 800215e:	e7f1      	b.n	8002144 <_close+0x18>
 8002160:	6820      	ldr	r0, [r4, #0]
 8002162:	f7ff ffd6 	bl	8002112 <_swiclose>
 8002166:	2800      	cmp	r0, #0
 8002168:	d0f5      	beq.n	8002156 <_close+0x2a>
 800216a:	e7eb      	b.n	8002144 <_close+0x18>
 800216c:	200000c0 	.word	0x200000c0

08002170 <_swistat>:
 8002170:	b570      	push	{r4, r5, r6, lr}
 8002172:	460c      	mov	r4, r1
 8002174:	f7ff ff08 	bl	8001f88 <findslot>
 8002178:	4605      	mov	r5, r0
 800217a:	b930      	cbnz	r0, 800218a <_swistat+0x1a>
 800217c:	f000 fbe0 	bl	8002940 <__errno>
 8002180:	2309      	movs	r3, #9
 8002182:	6003      	str	r3, [r0, #0]
 8002184:	f04f 30ff 	mov.w	r0, #4294967295
 8002188:	bd70      	pop	{r4, r5, r6, pc}
 800218a:	6863      	ldr	r3, [r4, #4]
 800218c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002190:	6063      	str	r3, [r4, #4]
 8002192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002196:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002198:	260c      	movs	r6, #12
 800219a:	4630      	mov	r0, r6
 800219c:	4629      	mov	r1, r5
 800219e:	beab      	bkpt	0x00ab
 80021a0:	4605      	mov	r5, r0
 80021a2:	4628      	mov	r0, r5
 80021a4:	f7ff ff18 	bl	8001fd8 <checkerror>
 80021a8:	1c43      	adds	r3, r0, #1
 80021aa:	d0eb      	beq.n	8002184 <_swistat+0x14>
 80021ac:	6120      	str	r0, [r4, #16]
 80021ae:	2000      	movs	r0, #0
 80021b0:	e7ea      	b.n	8002188 <_swistat+0x18>

080021b2 <_fstat>:
 80021b2:	460b      	mov	r3, r1
 80021b4:	b510      	push	{r4, lr}
 80021b6:	2100      	movs	r1, #0
 80021b8:	4604      	mov	r4, r0
 80021ba:	2258      	movs	r2, #88	@ 0x58
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fb71 	bl	80028a4 <memset>
 80021c2:	4601      	mov	r1, r0
 80021c4:	4620      	mov	r0, r4
 80021c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021ca:	f7ff bfd1 	b.w	8002170 <_swistat>

080021ce <_stat>:
 80021ce:	b538      	push	{r3, r4, r5, lr}
 80021d0:	460d      	mov	r5, r1
 80021d2:	4604      	mov	r4, r0
 80021d4:	2258      	movs	r2, #88	@ 0x58
 80021d6:	2100      	movs	r1, #0
 80021d8:	4628      	mov	r0, r5
 80021da:	f000 fb63 	bl	80028a4 <memset>
 80021de:	4620      	mov	r0, r4
 80021e0:	2100      	movs	r1, #0
 80021e2:	f000 f811 	bl	8002208 <_swiopen>
 80021e6:	1c43      	adds	r3, r0, #1
 80021e8:	4604      	mov	r4, r0
 80021ea:	d00b      	beq.n	8002204 <_stat+0x36>
 80021ec:	686b      	ldr	r3, [r5, #4]
 80021ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80021f2:	606b      	str	r3, [r5, #4]
 80021f4:	4629      	mov	r1, r5
 80021f6:	f7ff ffbb 	bl	8002170 <_swistat>
 80021fa:	4605      	mov	r5, r0
 80021fc:	4620      	mov	r0, r4
 80021fe:	f7ff ff95 	bl	800212c <_close>
 8002202:	462c      	mov	r4, r5
 8002204:	4620      	mov	r0, r4
 8002206:	bd38      	pop	{r3, r4, r5, pc}

08002208 <_swiopen>:
 8002208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800220c:	4f29      	ldr	r7, [pc, #164]	@ (80022b4 <_swiopen+0xac>)
 800220e:	b096      	sub	sp, #88	@ 0x58
 8002210:	4682      	mov	sl, r0
 8002212:	460e      	mov	r6, r1
 8002214:	2400      	movs	r4, #0
 8002216:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 800221a:	3301      	adds	r3, #1
 800221c:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8002220:	d00c      	beq.n	800223c <_swiopen+0x34>
 8002222:	3401      	adds	r4, #1
 8002224:	2c14      	cmp	r4, #20
 8002226:	d1f6      	bne.n	8002216 <_swiopen+0xe>
 8002228:	f000 fb8a 	bl	8002940 <__errno>
 800222c:	2318      	movs	r3, #24
 800222e:	6003      	str	r3, [r0, #0]
 8002230:	f04f 34ff 	mov.w	r4, #4294967295
 8002234:	4620      	mov	r0, r4
 8002236:	b016      	add	sp, #88	@ 0x58
 8002238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800223c:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 8002240:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002244:	46e9      	mov	r9, sp
 8002246:	d109      	bne.n	800225c <_swiopen+0x54>
 8002248:	4649      	mov	r1, r9
 800224a:	4650      	mov	r0, sl
 800224c:	f7ff ffbf 	bl	80021ce <_stat>
 8002250:	3001      	adds	r0, #1
 8002252:	d003      	beq.n	800225c <_swiopen+0x54>
 8002254:	f000 fb74 	bl	8002940 <__errno>
 8002258:	2311      	movs	r3, #17
 800225a:	e7e8      	b.n	800222e <_swiopen+0x26>
 800225c:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8002260:	f240 6301 	movw	r3, #1537	@ 0x601
 8002264:	07b2      	lsls	r2, r6, #30
 8002266:	bf48      	it	mi
 8002268:	f045 0502 	orrmi.w	r5, r5, #2
 800226c:	421e      	tst	r6, r3
 800226e:	bf18      	it	ne
 8002270:	f045 0504 	orrne.w	r5, r5, #4
 8002274:	0733      	lsls	r3, r6, #28
 8002276:	bf48      	it	mi
 8002278:	f025 0504 	bicmi.w	r5, r5, #4
 800227c:	4650      	mov	r0, sl
 800227e:	bf48      	it	mi
 8002280:	f045 0508 	orrmi.w	r5, r5, #8
 8002284:	f8cd a000 	str.w	sl, [sp]
 8002288:	f7fd ffa6 	bl	80001d8 <strlen>
 800228c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8002290:	2501      	movs	r5, #1
 8002292:	4628      	mov	r0, r5
 8002294:	4649      	mov	r1, r9
 8002296:	beab      	bkpt	0x00ab
 8002298:	4605      	mov	r5, r0
 800229a:	2d00      	cmp	r5, #0
 800229c:	db05      	blt.n	80022aa <_swiopen+0xa2>
 800229e:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 80022a2:	4447      	add	r7, r8
 80022a4:	2300      	movs	r3, #0
 80022a6:	607b      	str	r3, [r7, #4]
 80022a8:	e7c4      	b.n	8002234 <_swiopen+0x2c>
 80022aa:	4628      	mov	r0, r5
 80022ac:	f7ff fe86 	bl	8001fbc <error>
 80022b0:	4604      	mov	r4, r0
 80022b2:	e7bf      	b.n	8002234 <_swiopen+0x2c>
 80022b4:	200000c0 	.word	0x200000c0

080022b8 <_get_semihosting_exts>:
 80022b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80022bc:	4606      	mov	r6, r0
 80022be:	460f      	mov	r7, r1
 80022c0:	4829      	ldr	r0, [pc, #164]	@ (8002368 <_get_semihosting_exts+0xb0>)
 80022c2:	2100      	movs	r1, #0
 80022c4:	4615      	mov	r5, r2
 80022c6:	f7ff ff9f 	bl	8002208 <_swiopen>
 80022ca:	462a      	mov	r2, r5
 80022cc:	4604      	mov	r4, r0
 80022ce:	2100      	movs	r1, #0
 80022d0:	4630      	mov	r0, r6
 80022d2:	f000 fae7 	bl	80028a4 <memset>
 80022d6:	1c63      	adds	r3, r4, #1
 80022d8:	d014      	beq.n	8002304 <_get_semihosting_exts+0x4c>
 80022da:	4620      	mov	r0, r4
 80022dc:	f7ff fe54 	bl	8001f88 <findslot>
 80022e0:	f04f 080c 	mov.w	r8, #12
 80022e4:	4681      	mov	r9, r0
 80022e6:	4640      	mov	r0, r8
 80022e8:	4649      	mov	r1, r9
 80022ea:	beab      	bkpt	0x00ab
 80022ec:	4680      	mov	r8, r0
 80022ee:	4640      	mov	r0, r8
 80022f0:	f7ff fe72 	bl	8001fd8 <checkerror>
 80022f4:	2803      	cmp	r0, #3
 80022f6:	dd02      	ble.n	80022fe <_get_semihosting_exts+0x46>
 80022f8:	1ec3      	subs	r3, r0, #3
 80022fa:	42ab      	cmp	r3, r5
 80022fc:	dc07      	bgt.n	800230e <_get_semihosting_exts+0x56>
 80022fe:	4620      	mov	r0, r4
 8002300:	f7ff ff14 	bl	800212c <_close>
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	b003      	add	sp, #12
 800230a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800230e:	2204      	movs	r2, #4
 8002310:	eb0d 0102 	add.w	r1, sp, r2
 8002314:	4620      	mov	r0, r4
 8002316:	f7ff fe74 	bl	8002002 <_read>
 800231a:	2803      	cmp	r0, #3
 800231c:	ddef      	ble.n	80022fe <_get_semihosting_exts+0x46>
 800231e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002322:	2b53      	cmp	r3, #83	@ 0x53
 8002324:	d1eb      	bne.n	80022fe <_get_semihosting_exts+0x46>
 8002326:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800232a:	2b48      	cmp	r3, #72	@ 0x48
 800232c:	d1e7      	bne.n	80022fe <_get_semihosting_exts+0x46>
 800232e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8002332:	2b46      	cmp	r3, #70	@ 0x46
 8002334:	d1e3      	bne.n	80022fe <_get_semihosting_exts+0x46>
 8002336:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800233a:	2b42      	cmp	r3, #66	@ 0x42
 800233c:	d1df      	bne.n	80022fe <_get_semihosting_exts+0x46>
 800233e:	2201      	movs	r2, #1
 8002340:	4639      	mov	r1, r7
 8002342:	4620      	mov	r0, r4
 8002344:	f7ff fe77 	bl	8002036 <_swilseek>
 8002348:	2800      	cmp	r0, #0
 800234a:	dbd8      	blt.n	80022fe <_get_semihosting_exts+0x46>
 800234c:	462a      	mov	r2, r5
 800234e:	4631      	mov	r1, r6
 8002350:	4620      	mov	r0, r4
 8002352:	f7ff fe56 	bl	8002002 <_read>
 8002356:	4605      	mov	r5, r0
 8002358:	4620      	mov	r0, r4
 800235a:	f7ff fee7 	bl	800212c <_close>
 800235e:	4628      	mov	r0, r5
 8002360:	f7ff fe3a 	bl	8001fd8 <checkerror>
 8002364:	e7d0      	b.n	8002308 <_get_semihosting_exts+0x50>
 8002366:	bf00      	nop
 8002368:	08002e88 	.word	0x08002e88

0800236c <initialise_semihosting_exts>:
 800236c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800236e:	4d0a      	ldr	r5, [pc, #40]	@ (8002398 <initialise_semihosting_exts+0x2c>)
 8002370:	4c0a      	ldr	r4, [pc, #40]	@ (800239c <initialise_semihosting_exts+0x30>)
 8002372:	2100      	movs	r1, #0
 8002374:	2201      	movs	r2, #1
 8002376:	a801      	add	r0, sp, #4
 8002378:	6029      	str	r1, [r5, #0]
 800237a:	6022      	str	r2, [r4, #0]
 800237c:	f7ff ff9c 	bl	80022b8 <_get_semihosting_exts>
 8002380:	2800      	cmp	r0, #0
 8002382:	dd07      	ble.n	8002394 <initialise_semihosting_exts+0x28>
 8002384:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8002388:	f003 0201 	and.w	r2, r3, #1
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	602a      	str	r2, [r5, #0]
 8002392:	6023      	str	r3, [r4, #0]
 8002394:	b003      	add	sp, #12
 8002396:	bd30      	pop	{r4, r5, pc}
 8002398:	20000010 	.word	0x20000010
 800239c:	2000000c 	.word	0x2000000c

080023a0 <_has_ext_stdout_stderr>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	4c04      	ldr	r4, [pc, #16]	@ (80023b4 <_has_ext_stdout_stderr+0x14>)
 80023a4:	6823      	ldr	r3, [r4, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	da01      	bge.n	80023ae <_has_ext_stdout_stderr+0xe>
 80023aa:	f7ff ffdf 	bl	800236c <initialise_semihosting_exts>
 80023ae:	6820      	ldr	r0, [r4, #0]
 80023b0:	bd10      	pop	{r4, pc}
 80023b2:	bf00      	nop
 80023b4:	2000000c 	.word	0x2000000c

080023b8 <initialise_monitor_handles>:
 80023b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023bc:	b085      	sub	sp, #20
 80023be:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8002470 <initialise_monitor_handles+0xb8>
 80023c2:	f8cd 9004 	str.w	r9, [sp, #4]
 80023c6:	2303      	movs	r3, #3
 80023c8:	2400      	movs	r4, #0
 80023ca:	9303      	str	r3, [sp, #12]
 80023cc:	af01      	add	r7, sp, #4
 80023ce:	9402      	str	r4, [sp, #8]
 80023d0:	2501      	movs	r5, #1
 80023d2:	4628      	mov	r0, r5
 80023d4:	4639      	mov	r1, r7
 80023d6:	beab      	bkpt	0x00ab
 80023d8:	4605      	mov	r5, r0
 80023da:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8002474 <initialise_monitor_handles+0xbc>
 80023de:	4623      	mov	r3, r4
 80023e0:	4c20      	ldr	r4, [pc, #128]	@ (8002464 <initialise_monitor_handles+0xac>)
 80023e2:	f8c8 5000 	str.w	r5, [r8]
 80023e6:	f04f 32ff 	mov.w	r2, #4294967295
 80023ea:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80023ee:	3301      	adds	r3, #1
 80023f0:	2b14      	cmp	r3, #20
 80023f2:	d1fa      	bne.n	80023ea <initialise_monitor_handles+0x32>
 80023f4:	f7ff ffd4 	bl	80023a0 <_has_ext_stdout_stderr>
 80023f8:	4d1b      	ldr	r5, [pc, #108]	@ (8002468 <initialise_monitor_handles+0xb0>)
 80023fa:	b1d0      	cbz	r0, 8002432 <initialise_monitor_handles+0x7a>
 80023fc:	f04f 0a03 	mov.w	sl, #3
 8002400:	2304      	movs	r3, #4
 8002402:	f8cd 9004 	str.w	r9, [sp, #4]
 8002406:	2601      	movs	r6, #1
 8002408:	f8cd a00c 	str.w	sl, [sp, #12]
 800240c:	9302      	str	r3, [sp, #8]
 800240e:	4630      	mov	r0, r6
 8002410:	4639      	mov	r1, r7
 8002412:	beab      	bkpt	0x00ab
 8002414:	4683      	mov	fp, r0
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <initialise_monitor_handles+0xb4>)
 8002418:	f8cd 9004 	str.w	r9, [sp, #4]
 800241c:	f8c3 b000 	str.w	fp, [r3]
 8002420:	2308      	movs	r3, #8
 8002422:	f8cd a00c 	str.w	sl, [sp, #12]
 8002426:	9302      	str	r3, [sp, #8]
 8002428:	4630      	mov	r0, r6
 800242a:	4639      	mov	r1, r7
 800242c:	beab      	bkpt	0x00ab
 800242e:	4606      	mov	r6, r0
 8002430:	602e      	str	r6, [r5, #0]
 8002432:	682b      	ldr	r3, [r5, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	bf02      	ittt	eq
 8002438:	4b0c      	ldreq	r3, [pc, #48]	@ (800246c <initialise_monitor_handles+0xb4>)
 800243a:	681b      	ldreq	r3, [r3, #0]
 800243c:	602b      	streq	r3, [r5, #0]
 800243e:	2600      	movs	r6, #0
 8002440:	f8d8 3000 	ldr.w	r3, [r8]
 8002444:	6023      	str	r3, [r4, #0]
 8002446:	6066      	str	r6, [r4, #4]
 8002448:	f7ff ffaa 	bl	80023a0 <_has_ext_stdout_stderr>
 800244c:	b130      	cbz	r0, 800245c <initialise_monitor_handles+0xa4>
 800244e:	4b07      	ldr	r3, [pc, #28]	@ (800246c <initialise_monitor_handles+0xb4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8002456:	682b      	ldr	r3, [r5, #0]
 8002458:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800245c:	b005      	add	sp, #20
 800245e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002462:	bf00      	nop
 8002464:	200000c0 	.word	0x200000c0
 8002468:	200000b4 	.word	0x200000b4
 800246c:	200000b8 	.word	0x200000b8
 8002470:	08002e9e 	.word	0x08002e9e
 8002474:	200000bc 	.word	0x200000bc

08002478 <_isatty>:
 8002478:	b570      	push	{r4, r5, r6, lr}
 800247a:	f7ff fd85 	bl	8001f88 <findslot>
 800247e:	2409      	movs	r4, #9
 8002480:	4605      	mov	r5, r0
 8002482:	b920      	cbnz	r0, 800248e <_isatty+0x16>
 8002484:	f000 fa5c 	bl	8002940 <__errno>
 8002488:	6004      	str	r4, [r0, #0]
 800248a:	2000      	movs	r0, #0
 800248c:	bd70      	pop	{r4, r5, r6, pc}
 800248e:	4620      	mov	r0, r4
 8002490:	4629      	mov	r1, r5
 8002492:	beab      	bkpt	0x00ab
 8002494:	4604      	mov	r4, r0
 8002496:	2c01      	cmp	r4, #1
 8002498:	4620      	mov	r0, r4
 800249a:	d0f7      	beq.n	800248c <_isatty+0x14>
 800249c:	f000 fa50 	bl	8002940 <__errno>
 80024a0:	2513      	movs	r5, #19
 80024a2:	4604      	mov	r4, r0
 80024a4:	2600      	movs	r6, #0
 80024a6:	4628      	mov	r0, r5
 80024a8:	4631      	mov	r1, r6
 80024aa:	beab      	bkpt	0x00ab
 80024ac:	4605      	mov	r5, r0
 80024ae:	6025      	str	r5, [r4, #0]
 80024b0:	e7eb      	b.n	800248a <_isatty+0x12>
	...

080024b4 <std>:
 80024b4:	2300      	movs	r3, #0
 80024b6:	b510      	push	{r4, lr}
 80024b8:	4604      	mov	r4, r0
 80024ba:	e9c0 3300 	strd	r3, r3, [r0]
 80024be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80024c2:	6083      	str	r3, [r0, #8]
 80024c4:	8181      	strh	r1, [r0, #12]
 80024c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80024c8:	81c2      	strh	r2, [r0, #14]
 80024ca:	6183      	str	r3, [r0, #24]
 80024cc:	4619      	mov	r1, r3
 80024ce:	2208      	movs	r2, #8
 80024d0:	305c      	adds	r0, #92	@ 0x5c
 80024d2:	f000 f9e7 	bl	80028a4 <memset>
 80024d6:	4b0d      	ldr	r3, [pc, #52]	@ (800250c <std+0x58>)
 80024d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <std+0x5c>)
 80024dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <std+0x60>)
 80024e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80024e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002518 <std+0x64>)
 80024e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80024e6:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <std+0x68>)
 80024e8:	6224      	str	r4, [r4, #32]
 80024ea:	429c      	cmp	r4, r3
 80024ec:	d006      	beq.n	80024fc <std+0x48>
 80024ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80024f2:	4294      	cmp	r4, r2
 80024f4:	d002      	beq.n	80024fc <std+0x48>
 80024f6:	33d0      	adds	r3, #208	@ 0xd0
 80024f8:	429c      	cmp	r4, r3
 80024fa:	d105      	bne.n	8002508 <std+0x54>
 80024fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002504:	f000 ba46 	b.w	8002994 <__retarget_lock_init_recursive>
 8002508:	bd10      	pop	{r4, pc}
 800250a:	bf00      	nop
 800250c:	080026f5 	.word	0x080026f5
 8002510:	08002717 	.word	0x08002717
 8002514:	0800274f 	.word	0x0800274f
 8002518:	08002773 	.word	0x08002773
 800251c:	20000160 	.word	0x20000160

08002520 <stdio_exit_handler>:
 8002520:	4a02      	ldr	r2, [pc, #8]	@ (800252c <stdio_exit_handler+0xc>)
 8002522:	4903      	ldr	r1, [pc, #12]	@ (8002530 <stdio_exit_handler+0x10>)
 8002524:	4803      	ldr	r0, [pc, #12]	@ (8002534 <stdio_exit_handler+0x14>)
 8002526:	f000 b869 	b.w	80025fc <_fwalk_sglue>
 800252a:	bf00      	nop
 800252c:	20000014 	.word	0x20000014
 8002530:	08002c95 	.word	0x08002c95
 8002534:	20000024 	.word	0x20000024

08002538 <cleanup_stdio>:
 8002538:	6841      	ldr	r1, [r0, #4]
 800253a:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <cleanup_stdio+0x34>)
 800253c:	4299      	cmp	r1, r3
 800253e:	b510      	push	{r4, lr}
 8002540:	4604      	mov	r4, r0
 8002542:	d001      	beq.n	8002548 <cleanup_stdio+0x10>
 8002544:	f000 fba6 	bl	8002c94 <_fflush_r>
 8002548:	68a1      	ldr	r1, [r4, #8]
 800254a:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <cleanup_stdio+0x38>)
 800254c:	4299      	cmp	r1, r3
 800254e:	d002      	beq.n	8002556 <cleanup_stdio+0x1e>
 8002550:	4620      	mov	r0, r4
 8002552:	f000 fb9f 	bl	8002c94 <_fflush_r>
 8002556:	68e1      	ldr	r1, [r4, #12]
 8002558:	4b06      	ldr	r3, [pc, #24]	@ (8002574 <cleanup_stdio+0x3c>)
 800255a:	4299      	cmp	r1, r3
 800255c:	d004      	beq.n	8002568 <cleanup_stdio+0x30>
 800255e:	4620      	mov	r0, r4
 8002560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002564:	f000 bb96 	b.w	8002c94 <_fflush_r>
 8002568:	bd10      	pop	{r4, pc}
 800256a:	bf00      	nop
 800256c:	20000160 	.word	0x20000160
 8002570:	200001c8 	.word	0x200001c8
 8002574:	20000230 	.word	0x20000230

08002578 <global_stdio_init.part.0>:
 8002578:	b510      	push	{r4, lr}
 800257a:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <global_stdio_init.part.0+0x30>)
 800257c:	4c0b      	ldr	r4, [pc, #44]	@ (80025ac <global_stdio_init.part.0+0x34>)
 800257e:	4a0c      	ldr	r2, [pc, #48]	@ (80025b0 <global_stdio_init.part.0+0x38>)
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	4620      	mov	r0, r4
 8002584:	2200      	movs	r2, #0
 8002586:	2104      	movs	r1, #4
 8002588:	f7ff ff94 	bl	80024b4 <std>
 800258c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002590:	2201      	movs	r2, #1
 8002592:	2109      	movs	r1, #9
 8002594:	f7ff ff8e 	bl	80024b4 <std>
 8002598:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800259c:	2202      	movs	r2, #2
 800259e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025a2:	2112      	movs	r1, #18
 80025a4:	f7ff bf86 	b.w	80024b4 <std>
 80025a8:	20000298 	.word	0x20000298
 80025ac:	20000160 	.word	0x20000160
 80025b0:	08002521 	.word	0x08002521

080025b4 <__sfp_lock_acquire>:
 80025b4:	4801      	ldr	r0, [pc, #4]	@ (80025bc <__sfp_lock_acquire+0x8>)
 80025b6:	f000 b9ee 	b.w	8002996 <__retarget_lock_acquire_recursive>
 80025ba:	bf00      	nop
 80025bc:	200002a1 	.word	0x200002a1

080025c0 <__sfp_lock_release>:
 80025c0:	4801      	ldr	r0, [pc, #4]	@ (80025c8 <__sfp_lock_release+0x8>)
 80025c2:	f000 b9e9 	b.w	8002998 <__retarget_lock_release_recursive>
 80025c6:	bf00      	nop
 80025c8:	200002a1 	.word	0x200002a1

080025cc <__sinit>:
 80025cc:	b510      	push	{r4, lr}
 80025ce:	4604      	mov	r4, r0
 80025d0:	f7ff fff0 	bl	80025b4 <__sfp_lock_acquire>
 80025d4:	6a23      	ldr	r3, [r4, #32]
 80025d6:	b11b      	cbz	r3, 80025e0 <__sinit+0x14>
 80025d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025dc:	f7ff bff0 	b.w	80025c0 <__sfp_lock_release>
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <__sinit+0x28>)
 80025e2:	6223      	str	r3, [r4, #32]
 80025e4:	4b04      	ldr	r3, [pc, #16]	@ (80025f8 <__sinit+0x2c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1f5      	bne.n	80025d8 <__sinit+0xc>
 80025ec:	f7ff ffc4 	bl	8002578 <global_stdio_init.part.0>
 80025f0:	e7f2      	b.n	80025d8 <__sinit+0xc>
 80025f2:	bf00      	nop
 80025f4:	08002539 	.word	0x08002539
 80025f8:	20000298 	.word	0x20000298

080025fc <_fwalk_sglue>:
 80025fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002600:	4607      	mov	r7, r0
 8002602:	4688      	mov	r8, r1
 8002604:	4614      	mov	r4, r2
 8002606:	2600      	movs	r6, #0
 8002608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800260c:	f1b9 0901 	subs.w	r9, r9, #1
 8002610:	d505      	bpl.n	800261e <_fwalk_sglue+0x22>
 8002612:	6824      	ldr	r4, [r4, #0]
 8002614:	2c00      	cmp	r4, #0
 8002616:	d1f7      	bne.n	8002608 <_fwalk_sglue+0xc>
 8002618:	4630      	mov	r0, r6
 800261a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800261e:	89ab      	ldrh	r3, [r5, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d907      	bls.n	8002634 <_fwalk_sglue+0x38>
 8002624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002628:	3301      	adds	r3, #1
 800262a:	d003      	beq.n	8002634 <_fwalk_sglue+0x38>
 800262c:	4629      	mov	r1, r5
 800262e:	4638      	mov	r0, r7
 8002630:	47c0      	blx	r8
 8002632:	4306      	orrs	r6, r0
 8002634:	3568      	adds	r5, #104	@ 0x68
 8002636:	e7e9      	b.n	800260c <_fwalk_sglue+0x10>

08002638 <_puts_r>:
 8002638:	6a03      	ldr	r3, [r0, #32]
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	6884      	ldr	r4, [r0, #8]
 800263e:	4605      	mov	r5, r0
 8002640:	460e      	mov	r6, r1
 8002642:	b90b      	cbnz	r3, 8002648 <_puts_r+0x10>
 8002644:	f7ff ffc2 	bl	80025cc <__sinit>
 8002648:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800264a:	07db      	lsls	r3, r3, #31
 800264c:	d405      	bmi.n	800265a <_puts_r+0x22>
 800264e:	89a3      	ldrh	r3, [r4, #12]
 8002650:	0598      	lsls	r0, r3, #22
 8002652:	d402      	bmi.n	800265a <_puts_r+0x22>
 8002654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002656:	f000 f99e 	bl	8002996 <__retarget_lock_acquire_recursive>
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	0719      	lsls	r1, r3, #28
 800265e:	d502      	bpl.n	8002666 <_puts_r+0x2e>
 8002660:	6923      	ldr	r3, [r4, #16]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d135      	bne.n	80026d2 <_puts_r+0x9a>
 8002666:	4621      	mov	r1, r4
 8002668:	4628      	mov	r0, r5
 800266a:	f000 f8c5 	bl	80027f8 <__swsetup_r>
 800266e:	b380      	cbz	r0, 80026d2 <_puts_r+0x9a>
 8002670:	f04f 35ff 	mov.w	r5, #4294967295
 8002674:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002676:	07da      	lsls	r2, r3, #31
 8002678:	d405      	bmi.n	8002686 <_puts_r+0x4e>
 800267a:	89a3      	ldrh	r3, [r4, #12]
 800267c:	059b      	lsls	r3, r3, #22
 800267e:	d402      	bmi.n	8002686 <_puts_r+0x4e>
 8002680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002682:	f000 f989 	bl	8002998 <__retarget_lock_release_recursive>
 8002686:	4628      	mov	r0, r5
 8002688:	bd70      	pop	{r4, r5, r6, pc}
 800268a:	2b00      	cmp	r3, #0
 800268c:	da04      	bge.n	8002698 <_puts_r+0x60>
 800268e:	69a2      	ldr	r2, [r4, #24]
 8002690:	429a      	cmp	r2, r3
 8002692:	dc17      	bgt.n	80026c4 <_puts_r+0x8c>
 8002694:	290a      	cmp	r1, #10
 8002696:	d015      	beq.n	80026c4 <_puts_r+0x8c>
 8002698:	6823      	ldr	r3, [r4, #0]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	6022      	str	r2, [r4, #0]
 800269e:	7019      	strb	r1, [r3, #0]
 80026a0:	68a3      	ldr	r3, [r4, #8]
 80026a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80026a6:	3b01      	subs	r3, #1
 80026a8:	60a3      	str	r3, [r4, #8]
 80026aa:	2900      	cmp	r1, #0
 80026ac:	d1ed      	bne.n	800268a <_puts_r+0x52>
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	da11      	bge.n	80026d6 <_puts_r+0x9e>
 80026b2:	4622      	mov	r2, r4
 80026b4:	210a      	movs	r1, #10
 80026b6:	4628      	mov	r0, r5
 80026b8:	f000 f85f 	bl	800277a <__swbuf_r>
 80026bc:	3001      	adds	r0, #1
 80026be:	d0d7      	beq.n	8002670 <_puts_r+0x38>
 80026c0:	250a      	movs	r5, #10
 80026c2:	e7d7      	b.n	8002674 <_puts_r+0x3c>
 80026c4:	4622      	mov	r2, r4
 80026c6:	4628      	mov	r0, r5
 80026c8:	f000 f857 	bl	800277a <__swbuf_r>
 80026cc:	3001      	adds	r0, #1
 80026ce:	d1e7      	bne.n	80026a0 <_puts_r+0x68>
 80026d0:	e7ce      	b.n	8002670 <_puts_r+0x38>
 80026d2:	3e01      	subs	r6, #1
 80026d4:	e7e4      	b.n	80026a0 <_puts_r+0x68>
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	6022      	str	r2, [r4, #0]
 80026dc:	220a      	movs	r2, #10
 80026de:	701a      	strb	r2, [r3, #0]
 80026e0:	e7ee      	b.n	80026c0 <_puts_r+0x88>
	...

080026e4 <puts>:
 80026e4:	4b02      	ldr	r3, [pc, #8]	@ (80026f0 <puts+0xc>)
 80026e6:	4601      	mov	r1, r0
 80026e8:	6818      	ldr	r0, [r3, #0]
 80026ea:	f7ff bfa5 	b.w	8002638 <_puts_r>
 80026ee:	bf00      	nop
 80026f0:	20000020 	.word	0x20000020

080026f4 <__sread>:
 80026f4:	b510      	push	{r4, lr}
 80026f6:	460c      	mov	r4, r1
 80026f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026fc:	f000 f8fc 	bl	80028f8 <_read_r>
 8002700:	2800      	cmp	r0, #0
 8002702:	bfab      	itete	ge
 8002704:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002706:	89a3      	ldrhlt	r3, [r4, #12]
 8002708:	181b      	addge	r3, r3, r0
 800270a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800270e:	bfac      	ite	ge
 8002710:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002712:	81a3      	strhlt	r3, [r4, #12]
 8002714:	bd10      	pop	{r4, pc}

08002716 <__swrite>:
 8002716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800271a:	461f      	mov	r7, r3
 800271c:	898b      	ldrh	r3, [r1, #12]
 800271e:	05db      	lsls	r3, r3, #23
 8002720:	4605      	mov	r5, r0
 8002722:	460c      	mov	r4, r1
 8002724:	4616      	mov	r6, r2
 8002726:	d505      	bpl.n	8002734 <__swrite+0x1e>
 8002728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800272c:	2302      	movs	r3, #2
 800272e:	2200      	movs	r2, #0
 8002730:	f000 f8d0 	bl	80028d4 <_lseek_r>
 8002734:	89a3      	ldrh	r3, [r4, #12]
 8002736:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800273a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800273e:	81a3      	strh	r3, [r4, #12]
 8002740:	4632      	mov	r2, r6
 8002742:	463b      	mov	r3, r7
 8002744:	4628      	mov	r0, r5
 8002746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800274a:	f000 b8e7 	b.w	800291c <_write_r>

0800274e <__sseek>:
 800274e:	b510      	push	{r4, lr}
 8002750:	460c      	mov	r4, r1
 8002752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002756:	f000 f8bd 	bl	80028d4 <_lseek_r>
 800275a:	1c43      	adds	r3, r0, #1
 800275c:	89a3      	ldrh	r3, [r4, #12]
 800275e:	bf15      	itete	ne
 8002760:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002762:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002766:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800276a:	81a3      	strheq	r3, [r4, #12]
 800276c:	bf18      	it	ne
 800276e:	81a3      	strhne	r3, [r4, #12]
 8002770:	bd10      	pop	{r4, pc}

08002772 <__sclose>:
 8002772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002776:	f000 b89d 	b.w	80028b4 <_close_r>

0800277a <__swbuf_r>:
 800277a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277c:	460e      	mov	r6, r1
 800277e:	4614      	mov	r4, r2
 8002780:	4605      	mov	r5, r0
 8002782:	b118      	cbz	r0, 800278c <__swbuf_r+0x12>
 8002784:	6a03      	ldr	r3, [r0, #32]
 8002786:	b90b      	cbnz	r3, 800278c <__swbuf_r+0x12>
 8002788:	f7ff ff20 	bl	80025cc <__sinit>
 800278c:	69a3      	ldr	r3, [r4, #24]
 800278e:	60a3      	str	r3, [r4, #8]
 8002790:	89a3      	ldrh	r3, [r4, #12]
 8002792:	071a      	lsls	r2, r3, #28
 8002794:	d501      	bpl.n	800279a <__swbuf_r+0x20>
 8002796:	6923      	ldr	r3, [r4, #16]
 8002798:	b943      	cbnz	r3, 80027ac <__swbuf_r+0x32>
 800279a:	4621      	mov	r1, r4
 800279c:	4628      	mov	r0, r5
 800279e:	f000 f82b 	bl	80027f8 <__swsetup_r>
 80027a2:	b118      	cbz	r0, 80027ac <__swbuf_r+0x32>
 80027a4:	f04f 37ff 	mov.w	r7, #4294967295
 80027a8:	4638      	mov	r0, r7
 80027aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027ac:	6823      	ldr	r3, [r4, #0]
 80027ae:	6922      	ldr	r2, [r4, #16]
 80027b0:	1a98      	subs	r0, r3, r2
 80027b2:	6963      	ldr	r3, [r4, #20]
 80027b4:	b2f6      	uxtb	r6, r6
 80027b6:	4283      	cmp	r3, r0
 80027b8:	4637      	mov	r7, r6
 80027ba:	dc05      	bgt.n	80027c8 <__swbuf_r+0x4e>
 80027bc:	4621      	mov	r1, r4
 80027be:	4628      	mov	r0, r5
 80027c0:	f000 fa68 	bl	8002c94 <_fflush_r>
 80027c4:	2800      	cmp	r0, #0
 80027c6:	d1ed      	bne.n	80027a4 <__swbuf_r+0x2a>
 80027c8:	68a3      	ldr	r3, [r4, #8]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	60a3      	str	r3, [r4, #8]
 80027ce:	6823      	ldr	r3, [r4, #0]
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	6022      	str	r2, [r4, #0]
 80027d4:	701e      	strb	r6, [r3, #0]
 80027d6:	6962      	ldr	r2, [r4, #20]
 80027d8:	1c43      	adds	r3, r0, #1
 80027da:	429a      	cmp	r2, r3
 80027dc:	d004      	beq.n	80027e8 <__swbuf_r+0x6e>
 80027de:	89a3      	ldrh	r3, [r4, #12]
 80027e0:	07db      	lsls	r3, r3, #31
 80027e2:	d5e1      	bpl.n	80027a8 <__swbuf_r+0x2e>
 80027e4:	2e0a      	cmp	r6, #10
 80027e6:	d1df      	bne.n	80027a8 <__swbuf_r+0x2e>
 80027e8:	4621      	mov	r1, r4
 80027ea:	4628      	mov	r0, r5
 80027ec:	f000 fa52 	bl	8002c94 <_fflush_r>
 80027f0:	2800      	cmp	r0, #0
 80027f2:	d0d9      	beq.n	80027a8 <__swbuf_r+0x2e>
 80027f4:	e7d6      	b.n	80027a4 <__swbuf_r+0x2a>
	...

080027f8 <__swsetup_r>:
 80027f8:	b538      	push	{r3, r4, r5, lr}
 80027fa:	4b29      	ldr	r3, [pc, #164]	@ (80028a0 <__swsetup_r+0xa8>)
 80027fc:	4605      	mov	r5, r0
 80027fe:	6818      	ldr	r0, [r3, #0]
 8002800:	460c      	mov	r4, r1
 8002802:	b118      	cbz	r0, 800280c <__swsetup_r+0x14>
 8002804:	6a03      	ldr	r3, [r0, #32]
 8002806:	b90b      	cbnz	r3, 800280c <__swsetup_r+0x14>
 8002808:	f7ff fee0 	bl	80025cc <__sinit>
 800280c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002810:	0719      	lsls	r1, r3, #28
 8002812:	d422      	bmi.n	800285a <__swsetup_r+0x62>
 8002814:	06da      	lsls	r2, r3, #27
 8002816:	d407      	bmi.n	8002828 <__swsetup_r+0x30>
 8002818:	2209      	movs	r2, #9
 800281a:	602a      	str	r2, [r5, #0]
 800281c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002820:	81a3      	strh	r3, [r4, #12]
 8002822:	f04f 30ff 	mov.w	r0, #4294967295
 8002826:	e033      	b.n	8002890 <__swsetup_r+0x98>
 8002828:	0758      	lsls	r0, r3, #29
 800282a:	d512      	bpl.n	8002852 <__swsetup_r+0x5a>
 800282c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800282e:	b141      	cbz	r1, 8002842 <__swsetup_r+0x4a>
 8002830:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002834:	4299      	cmp	r1, r3
 8002836:	d002      	beq.n	800283e <__swsetup_r+0x46>
 8002838:	4628      	mov	r0, r5
 800283a:	f000 f8af 	bl	800299c <_free_r>
 800283e:	2300      	movs	r3, #0
 8002840:	6363      	str	r3, [r4, #52]	@ 0x34
 8002842:	89a3      	ldrh	r3, [r4, #12]
 8002844:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002848:	81a3      	strh	r3, [r4, #12]
 800284a:	2300      	movs	r3, #0
 800284c:	6063      	str	r3, [r4, #4]
 800284e:	6923      	ldr	r3, [r4, #16]
 8002850:	6023      	str	r3, [r4, #0]
 8002852:	89a3      	ldrh	r3, [r4, #12]
 8002854:	f043 0308 	orr.w	r3, r3, #8
 8002858:	81a3      	strh	r3, [r4, #12]
 800285a:	6923      	ldr	r3, [r4, #16]
 800285c:	b94b      	cbnz	r3, 8002872 <__swsetup_r+0x7a>
 800285e:	89a3      	ldrh	r3, [r4, #12]
 8002860:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002868:	d003      	beq.n	8002872 <__swsetup_r+0x7a>
 800286a:	4621      	mov	r1, r4
 800286c:	4628      	mov	r0, r5
 800286e:	f000 fa5f 	bl	8002d30 <__smakebuf_r>
 8002872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002876:	f013 0201 	ands.w	r2, r3, #1
 800287a:	d00a      	beq.n	8002892 <__swsetup_r+0x9a>
 800287c:	2200      	movs	r2, #0
 800287e:	60a2      	str	r2, [r4, #8]
 8002880:	6962      	ldr	r2, [r4, #20]
 8002882:	4252      	negs	r2, r2
 8002884:	61a2      	str	r2, [r4, #24]
 8002886:	6922      	ldr	r2, [r4, #16]
 8002888:	b942      	cbnz	r2, 800289c <__swsetup_r+0xa4>
 800288a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800288e:	d1c5      	bne.n	800281c <__swsetup_r+0x24>
 8002890:	bd38      	pop	{r3, r4, r5, pc}
 8002892:	0799      	lsls	r1, r3, #30
 8002894:	bf58      	it	pl
 8002896:	6962      	ldrpl	r2, [r4, #20]
 8002898:	60a2      	str	r2, [r4, #8]
 800289a:	e7f4      	b.n	8002886 <__swsetup_r+0x8e>
 800289c:	2000      	movs	r0, #0
 800289e:	e7f7      	b.n	8002890 <__swsetup_r+0x98>
 80028a0:	20000020 	.word	0x20000020

080028a4 <memset>:
 80028a4:	4402      	add	r2, r0
 80028a6:	4603      	mov	r3, r0
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d100      	bne.n	80028ae <memset+0xa>
 80028ac:	4770      	bx	lr
 80028ae:	f803 1b01 	strb.w	r1, [r3], #1
 80028b2:	e7f9      	b.n	80028a8 <memset+0x4>

080028b4 <_close_r>:
 80028b4:	b538      	push	{r3, r4, r5, lr}
 80028b6:	4d06      	ldr	r5, [pc, #24]	@ (80028d0 <_close_r+0x1c>)
 80028b8:	2300      	movs	r3, #0
 80028ba:	4604      	mov	r4, r0
 80028bc:	4608      	mov	r0, r1
 80028be:	602b      	str	r3, [r5, #0]
 80028c0:	f7ff fc34 	bl	800212c <_close>
 80028c4:	1c43      	adds	r3, r0, #1
 80028c6:	d102      	bne.n	80028ce <_close_r+0x1a>
 80028c8:	682b      	ldr	r3, [r5, #0]
 80028ca:	b103      	cbz	r3, 80028ce <_close_r+0x1a>
 80028cc:	6023      	str	r3, [r4, #0]
 80028ce:	bd38      	pop	{r3, r4, r5, pc}
 80028d0:	2000029c 	.word	0x2000029c

080028d4 <_lseek_r>:
 80028d4:	b538      	push	{r3, r4, r5, lr}
 80028d6:	4d07      	ldr	r5, [pc, #28]	@ (80028f4 <_lseek_r+0x20>)
 80028d8:	4604      	mov	r4, r0
 80028da:	4608      	mov	r0, r1
 80028dc:	4611      	mov	r1, r2
 80028de:	2200      	movs	r2, #0
 80028e0:	602a      	str	r2, [r5, #0]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f7ff fbe3 	bl	80020ae <_lseek>
 80028e8:	1c43      	adds	r3, r0, #1
 80028ea:	d102      	bne.n	80028f2 <_lseek_r+0x1e>
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	b103      	cbz	r3, 80028f2 <_lseek_r+0x1e>
 80028f0:	6023      	str	r3, [r4, #0]
 80028f2:	bd38      	pop	{r3, r4, r5, pc}
 80028f4:	2000029c 	.word	0x2000029c

080028f8 <_read_r>:
 80028f8:	b538      	push	{r3, r4, r5, lr}
 80028fa:	4d07      	ldr	r5, [pc, #28]	@ (8002918 <_read_r+0x20>)
 80028fc:	4604      	mov	r4, r0
 80028fe:	4608      	mov	r0, r1
 8002900:	4611      	mov	r1, r2
 8002902:	2200      	movs	r2, #0
 8002904:	602a      	str	r2, [r5, #0]
 8002906:	461a      	mov	r2, r3
 8002908:	f7ff fb7b 	bl	8002002 <_read>
 800290c:	1c43      	adds	r3, r0, #1
 800290e:	d102      	bne.n	8002916 <_read_r+0x1e>
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	b103      	cbz	r3, 8002916 <_read_r+0x1e>
 8002914:	6023      	str	r3, [r4, #0]
 8002916:	bd38      	pop	{r3, r4, r5, pc}
 8002918:	2000029c 	.word	0x2000029c

0800291c <_write_r>:
 800291c:	b538      	push	{r3, r4, r5, lr}
 800291e:	4d07      	ldr	r5, [pc, #28]	@ (800293c <_write_r+0x20>)
 8002920:	4604      	mov	r4, r0
 8002922:	4608      	mov	r0, r1
 8002924:	4611      	mov	r1, r2
 8002926:	2200      	movs	r2, #0
 8002928:	602a      	str	r2, [r5, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	f7ff fbd1 	bl	80020d2 <_write>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d102      	bne.n	800293a <_write_r+0x1e>
 8002934:	682b      	ldr	r3, [r5, #0]
 8002936:	b103      	cbz	r3, 800293a <_write_r+0x1e>
 8002938:	6023      	str	r3, [r4, #0]
 800293a:	bd38      	pop	{r3, r4, r5, pc}
 800293c:	2000029c 	.word	0x2000029c

08002940 <__errno>:
 8002940:	4b01      	ldr	r3, [pc, #4]	@ (8002948 <__errno+0x8>)
 8002942:	6818      	ldr	r0, [r3, #0]
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	20000020 	.word	0x20000020

0800294c <__libc_init_array>:
 800294c:	b570      	push	{r4, r5, r6, lr}
 800294e:	4d0d      	ldr	r5, [pc, #52]	@ (8002984 <__libc_init_array+0x38>)
 8002950:	4c0d      	ldr	r4, [pc, #52]	@ (8002988 <__libc_init_array+0x3c>)
 8002952:	1b64      	subs	r4, r4, r5
 8002954:	10a4      	asrs	r4, r4, #2
 8002956:	2600      	movs	r6, #0
 8002958:	42a6      	cmp	r6, r4
 800295a:	d109      	bne.n	8002970 <__libc_init_array+0x24>
 800295c:	4d0b      	ldr	r5, [pc, #44]	@ (800298c <__libc_init_array+0x40>)
 800295e:	4c0c      	ldr	r4, [pc, #48]	@ (8002990 <__libc_init_array+0x44>)
 8002960:	f000 fa54 	bl	8002e0c <_init>
 8002964:	1b64      	subs	r4, r4, r5
 8002966:	10a4      	asrs	r4, r4, #2
 8002968:	2600      	movs	r6, #0
 800296a:	42a6      	cmp	r6, r4
 800296c:	d105      	bne.n	800297a <__libc_init_array+0x2e>
 800296e:	bd70      	pop	{r4, r5, r6, pc}
 8002970:	f855 3b04 	ldr.w	r3, [r5], #4
 8002974:	4798      	blx	r3
 8002976:	3601      	adds	r6, #1
 8002978:	e7ee      	b.n	8002958 <__libc_init_array+0xc>
 800297a:	f855 3b04 	ldr.w	r3, [r5], #4
 800297e:	4798      	blx	r3
 8002980:	3601      	adds	r6, #1
 8002982:	e7f2      	b.n	800296a <__libc_init_array+0x1e>
 8002984:	08002eac 	.word	0x08002eac
 8002988:	08002eac 	.word	0x08002eac
 800298c:	08002eac 	.word	0x08002eac
 8002990:	08002eb0 	.word	0x08002eb0

08002994 <__retarget_lock_init_recursive>:
 8002994:	4770      	bx	lr

08002996 <__retarget_lock_acquire_recursive>:
 8002996:	4770      	bx	lr

08002998 <__retarget_lock_release_recursive>:
 8002998:	4770      	bx	lr
	...

0800299c <_free_r>:
 800299c:	b538      	push	{r3, r4, r5, lr}
 800299e:	4605      	mov	r5, r0
 80029a0:	2900      	cmp	r1, #0
 80029a2:	d041      	beq.n	8002a28 <_free_r+0x8c>
 80029a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029a8:	1f0c      	subs	r4, r1, #4
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bfb8      	it	lt
 80029ae:	18e4      	addlt	r4, r4, r3
 80029b0:	f000 f8e0 	bl	8002b74 <__malloc_lock>
 80029b4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <_free_r+0x90>)
 80029b6:	6813      	ldr	r3, [r2, #0]
 80029b8:	b933      	cbnz	r3, 80029c8 <_free_r+0x2c>
 80029ba:	6063      	str	r3, [r4, #4]
 80029bc:	6014      	str	r4, [r2, #0]
 80029be:	4628      	mov	r0, r5
 80029c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029c4:	f000 b8dc 	b.w	8002b80 <__malloc_unlock>
 80029c8:	42a3      	cmp	r3, r4
 80029ca:	d908      	bls.n	80029de <_free_r+0x42>
 80029cc:	6820      	ldr	r0, [r4, #0]
 80029ce:	1821      	adds	r1, r4, r0
 80029d0:	428b      	cmp	r3, r1
 80029d2:	bf01      	itttt	eq
 80029d4:	6819      	ldreq	r1, [r3, #0]
 80029d6:	685b      	ldreq	r3, [r3, #4]
 80029d8:	1809      	addeq	r1, r1, r0
 80029da:	6021      	streq	r1, [r4, #0]
 80029dc:	e7ed      	b.n	80029ba <_free_r+0x1e>
 80029de:	461a      	mov	r2, r3
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	b10b      	cbz	r3, 80029e8 <_free_r+0x4c>
 80029e4:	42a3      	cmp	r3, r4
 80029e6:	d9fa      	bls.n	80029de <_free_r+0x42>
 80029e8:	6811      	ldr	r1, [r2, #0]
 80029ea:	1850      	adds	r0, r2, r1
 80029ec:	42a0      	cmp	r0, r4
 80029ee:	d10b      	bne.n	8002a08 <_free_r+0x6c>
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	4401      	add	r1, r0
 80029f4:	1850      	adds	r0, r2, r1
 80029f6:	4283      	cmp	r3, r0
 80029f8:	6011      	str	r1, [r2, #0]
 80029fa:	d1e0      	bne.n	80029be <_free_r+0x22>
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	6053      	str	r3, [r2, #4]
 8002a02:	4408      	add	r0, r1
 8002a04:	6010      	str	r0, [r2, #0]
 8002a06:	e7da      	b.n	80029be <_free_r+0x22>
 8002a08:	d902      	bls.n	8002a10 <_free_r+0x74>
 8002a0a:	230c      	movs	r3, #12
 8002a0c:	602b      	str	r3, [r5, #0]
 8002a0e:	e7d6      	b.n	80029be <_free_r+0x22>
 8002a10:	6820      	ldr	r0, [r4, #0]
 8002a12:	1821      	adds	r1, r4, r0
 8002a14:	428b      	cmp	r3, r1
 8002a16:	bf04      	itt	eq
 8002a18:	6819      	ldreq	r1, [r3, #0]
 8002a1a:	685b      	ldreq	r3, [r3, #4]
 8002a1c:	6063      	str	r3, [r4, #4]
 8002a1e:	bf04      	itt	eq
 8002a20:	1809      	addeq	r1, r1, r0
 8002a22:	6021      	streq	r1, [r4, #0]
 8002a24:	6054      	str	r4, [r2, #4]
 8002a26:	e7ca      	b.n	80029be <_free_r+0x22>
 8002a28:	bd38      	pop	{r3, r4, r5, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200002a8 	.word	0x200002a8

08002a30 <sbrk_aligned>:
 8002a30:	b570      	push	{r4, r5, r6, lr}
 8002a32:	4e0f      	ldr	r6, [pc, #60]	@ (8002a70 <sbrk_aligned+0x40>)
 8002a34:	460c      	mov	r4, r1
 8002a36:	6831      	ldr	r1, [r6, #0]
 8002a38:	4605      	mov	r5, r0
 8002a3a:	b911      	cbnz	r1, 8002a42 <sbrk_aligned+0x12>
 8002a3c:	f000 f9d6 	bl	8002dec <_sbrk_r>
 8002a40:	6030      	str	r0, [r6, #0]
 8002a42:	4621      	mov	r1, r4
 8002a44:	4628      	mov	r0, r5
 8002a46:	f000 f9d1 	bl	8002dec <_sbrk_r>
 8002a4a:	1c43      	adds	r3, r0, #1
 8002a4c:	d103      	bne.n	8002a56 <sbrk_aligned+0x26>
 8002a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8002a52:	4620      	mov	r0, r4
 8002a54:	bd70      	pop	{r4, r5, r6, pc}
 8002a56:	1cc4      	adds	r4, r0, #3
 8002a58:	f024 0403 	bic.w	r4, r4, #3
 8002a5c:	42a0      	cmp	r0, r4
 8002a5e:	d0f8      	beq.n	8002a52 <sbrk_aligned+0x22>
 8002a60:	1a21      	subs	r1, r4, r0
 8002a62:	4628      	mov	r0, r5
 8002a64:	f000 f9c2 	bl	8002dec <_sbrk_r>
 8002a68:	3001      	adds	r0, #1
 8002a6a:	d1f2      	bne.n	8002a52 <sbrk_aligned+0x22>
 8002a6c:	e7ef      	b.n	8002a4e <sbrk_aligned+0x1e>
 8002a6e:	bf00      	nop
 8002a70:	200002a4 	.word	0x200002a4

08002a74 <_malloc_r>:
 8002a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a78:	1ccd      	adds	r5, r1, #3
 8002a7a:	f025 0503 	bic.w	r5, r5, #3
 8002a7e:	3508      	adds	r5, #8
 8002a80:	2d0c      	cmp	r5, #12
 8002a82:	bf38      	it	cc
 8002a84:	250c      	movcc	r5, #12
 8002a86:	2d00      	cmp	r5, #0
 8002a88:	4606      	mov	r6, r0
 8002a8a:	db01      	blt.n	8002a90 <_malloc_r+0x1c>
 8002a8c:	42a9      	cmp	r1, r5
 8002a8e:	d904      	bls.n	8002a9a <_malloc_r+0x26>
 8002a90:	230c      	movs	r3, #12
 8002a92:	6033      	str	r3, [r6, #0]
 8002a94:	2000      	movs	r0, #0
 8002a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002b70 <_malloc_r+0xfc>
 8002a9e:	f000 f869 	bl	8002b74 <__malloc_lock>
 8002aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8002aa6:	461c      	mov	r4, r3
 8002aa8:	bb44      	cbnz	r4, 8002afc <_malloc_r+0x88>
 8002aaa:	4629      	mov	r1, r5
 8002aac:	4630      	mov	r0, r6
 8002aae:	f7ff ffbf 	bl	8002a30 <sbrk_aligned>
 8002ab2:	1c43      	adds	r3, r0, #1
 8002ab4:	4604      	mov	r4, r0
 8002ab6:	d158      	bne.n	8002b6a <_malloc_r+0xf6>
 8002ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8002abc:	4627      	mov	r7, r4
 8002abe:	2f00      	cmp	r7, #0
 8002ac0:	d143      	bne.n	8002b4a <_malloc_r+0xd6>
 8002ac2:	2c00      	cmp	r4, #0
 8002ac4:	d04b      	beq.n	8002b5e <_malloc_r+0xea>
 8002ac6:	6823      	ldr	r3, [r4, #0]
 8002ac8:	4639      	mov	r1, r7
 8002aca:	4630      	mov	r0, r6
 8002acc:	eb04 0903 	add.w	r9, r4, r3
 8002ad0:	f000 f98c 	bl	8002dec <_sbrk_r>
 8002ad4:	4581      	cmp	r9, r0
 8002ad6:	d142      	bne.n	8002b5e <_malloc_r+0xea>
 8002ad8:	6821      	ldr	r1, [r4, #0]
 8002ada:	1a6d      	subs	r5, r5, r1
 8002adc:	4629      	mov	r1, r5
 8002ade:	4630      	mov	r0, r6
 8002ae0:	f7ff ffa6 	bl	8002a30 <sbrk_aligned>
 8002ae4:	3001      	adds	r0, #1
 8002ae6:	d03a      	beq.n	8002b5e <_malloc_r+0xea>
 8002ae8:	6823      	ldr	r3, [r4, #0]
 8002aea:	442b      	add	r3, r5
 8002aec:	6023      	str	r3, [r4, #0]
 8002aee:	f8d8 3000 	ldr.w	r3, [r8]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	bb62      	cbnz	r2, 8002b50 <_malloc_r+0xdc>
 8002af6:	f8c8 7000 	str.w	r7, [r8]
 8002afa:	e00f      	b.n	8002b1c <_malloc_r+0xa8>
 8002afc:	6822      	ldr	r2, [r4, #0]
 8002afe:	1b52      	subs	r2, r2, r5
 8002b00:	d420      	bmi.n	8002b44 <_malloc_r+0xd0>
 8002b02:	2a0b      	cmp	r2, #11
 8002b04:	d917      	bls.n	8002b36 <_malloc_r+0xc2>
 8002b06:	1961      	adds	r1, r4, r5
 8002b08:	42a3      	cmp	r3, r4
 8002b0a:	6025      	str	r5, [r4, #0]
 8002b0c:	bf18      	it	ne
 8002b0e:	6059      	strne	r1, [r3, #4]
 8002b10:	6863      	ldr	r3, [r4, #4]
 8002b12:	bf08      	it	eq
 8002b14:	f8c8 1000 	streq.w	r1, [r8]
 8002b18:	5162      	str	r2, [r4, r5]
 8002b1a:	604b      	str	r3, [r1, #4]
 8002b1c:	4630      	mov	r0, r6
 8002b1e:	f000 f82f 	bl	8002b80 <__malloc_unlock>
 8002b22:	f104 000b 	add.w	r0, r4, #11
 8002b26:	1d23      	adds	r3, r4, #4
 8002b28:	f020 0007 	bic.w	r0, r0, #7
 8002b2c:	1ac2      	subs	r2, r0, r3
 8002b2e:	bf1c      	itt	ne
 8002b30:	1a1b      	subne	r3, r3, r0
 8002b32:	50a3      	strne	r3, [r4, r2]
 8002b34:	e7af      	b.n	8002a96 <_malloc_r+0x22>
 8002b36:	6862      	ldr	r2, [r4, #4]
 8002b38:	42a3      	cmp	r3, r4
 8002b3a:	bf0c      	ite	eq
 8002b3c:	f8c8 2000 	streq.w	r2, [r8]
 8002b40:	605a      	strne	r2, [r3, #4]
 8002b42:	e7eb      	b.n	8002b1c <_malloc_r+0xa8>
 8002b44:	4623      	mov	r3, r4
 8002b46:	6864      	ldr	r4, [r4, #4]
 8002b48:	e7ae      	b.n	8002aa8 <_malloc_r+0x34>
 8002b4a:	463c      	mov	r4, r7
 8002b4c:	687f      	ldr	r7, [r7, #4]
 8002b4e:	e7b6      	b.n	8002abe <_malloc_r+0x4a>
 8002b50:	461a      	mov	r2, r3
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	42a3      	cmp	r3, r4
 8002b56:	d1fb      	bne.n	8002b50 <_malloc_r+0xdc>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	6053      	str	r3, [r2, #4]
 8002b5c:	e7de      	b.n	8002b1c <_malloc_r+0xa8>
 8002b5e:	230c      	movs	r3, #12
 8002b60:	6033      	str	r3, [r6, #0]
 8002b62:	4630      	mov	r0, r6
 8002b64:	f000 f80c 	bl	8002b80 <__malloc_unlock>
 8002b68:	e794      	b.n	8002a94 <_malloc_r+0x20>
 8002b6a:	6005      	str	r5, [r0, #0]
 8002b6c:	e7d6      	b.n	8002b1c <_malloc_r+0xa8>
 8002b6e:	bf00      	nop
 8002b70:	200002a8 	.word	0x200002a8

08002b74 <__malloc_lock>:
 8002b74:	4801      	ldr	r0, [pc, #4]	@ (8002b7c <__malloc_lock+0x8>)
 8002b76:	f7ff bf0e 	b.w	8002996 <__retarget_lock_acquire_recursive>
 8002b7a:	bf00      	nop
 8002b7c:	200002a0 	.word	0x200002a0

08002b80 <__malloc_unlock>:
 8002b80:	4801      	ldr	r0, [pc, #4]	@ (8002b88 <__malloc_unlock+0x8>)
 8002b82:	f7ff bf09 	b.w	8002998 <__retarget_lock_release_recursive>
 8002b86:	bf00      	nop
 8002b88:	200002a0 	.word	0x200002a0

08002b8c <__sflush_r>:
 8002b8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b94:	0716      	lsls	r6, r2, #28
 8002b96:	4605      	mov	r5, r0
 8002b98:	460c      	mov	r4, r1
 8002b9a:	d454      	bmi.n	8002c46 <__sflush_r+0xba>
 8002b9c:	684b      	ldr	r3, [r1, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	dc02      	bgt.n	8002ba8 <__sflush_r+0x1c>
 8002ba2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	dd48      	ble.n	8002c3a <__sflush_r+0xae>
 8002ba8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002baa:	2e00      	cmp	r6, #0
 8002bac:	d045      	beq.n	8002c3a <__sflush_r+0xae>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002bb4:	682f      	ldr	r7, [r5, #0]
 8002bb6:	6a21      	ldr	r1, [r4, #32]
 8002bb8:	602b      	str	r3, [r5, #0]
 8002bba:	d030      	beq.n	8002c1e <__sflush_r+0x92>
 8002bbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002bbe:	89a3      	ldrh	r3, [r4, #12]
 8002bc0:	0759      	lsls	r1, r3, #29
 8002bc2:	d505      	bpl.n	8002bd0 <__sflush_r+0x44>
 8002bc4:	6863      	ldr	r3, [r4, #4]
 8002bc6:	1ad2      	subs	r2, r2, r3
 8002bc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002bca:	b10b      	cbz	r3, 8002bd0 <__sflush_r+0x44>
 8002bcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002bce:	1ad2      	subs	r2, r2, r3
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002bd4:	6a21      	ldr	r1, [r4, #32]
 8002bd6:	4628      	mov	r0, r5
 8002bd8:	47b0      	blx	r6
 8002bda:	1c43      	adds	r3, r0, #1
 8002bdc:	89a3      	ldrh	r3, [r4, #12]
 8002bde:	d106      	bne.n	8002bee <__sflush_r+0x62>
 8002be0:	6829      	ldr	r1, [r5, #0]
 8002be2:	291d      	cmp	r1, #29
 8002be4:	d82b      	bhi.n	8002c3e <__sflush_r+0xb2>
 8002be6:	4a2a      	ldr	r2, [pc, #168]	@ (8002c90 <__sflush_r+0x104>)
 8002be8:	410a      	asrs	r2, r1
 8002bea:	07d6      	lsls	r6, r2, #31
 8002bec:	d427      	bmi.n	8002c3e <__sflush_r+0xb2>
 8002bee:	2200      	movs	r2, #0
 8002bf0:	6062      	str	r2, [r4, #4]
 8002bf2:	04d9      	lsls	r1, r3, #19
 8002bf4:	6922      	ldr	r2, [r4, #16]
 8002bf6:	6022      	str	r2, [r4, #0]
 8002bf8:	d504      	bpl.n	8002c04 <__sflush_r+0x78>
 8002bfa:	1c42      	adds	r2, r0, #1
 8002bfc:	d101      	bne.n	8002c02 <__sflush_r+0x76>
 8002bfe:	682b      	ldr	r3, [r5, #0]
 8002c00:	b903      	cbnz	r3, 8002c04 <__sflush_r+0x78>
 8002c02:	6560      	str	r0, [r4, #84]	@ 0x54
 8002c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002c06:	602f      	str	r7, [r5, #0]
 8002c08:	b1b9      	cbz	r1, 8002c3a <__sflush_r+0xae>
 8002c0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002c0e:	4299      	cmp	r1, r3
 8002c10:	d002      	beq.n	8002c18 <__sflush_r+0x8c>
 8002c12:	4628      	mov	r0, r5
 8002c14:	f7ff fec2 	bl	800299c <_free_r>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8002c1c:	e00d      	b.n	8002c3a <__sflush_r+0xae>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	4628      	mov	r0, r5
 8002c22:	47b0      	blx	r6
 8002c24:	4602      	mov	r2, r0
 8002c26:	1c50      	adds	r0, r2, #1
 8002c28:	d1c9      	bne.n	8002bbe <__sflush_r+0x32>
 8002c2a:	682b      	ldr	r3, [r5, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0c6      	beq.n	8002bbe <__sflush_r+0x32>
 8002c30:	2b1d      	cmp	r3, #29
 8002c32:	d001      	beq.n	8002c38 <__sflush_r+0xac>
 8002c34:	2b16      	cmp	r3, #22
 8002c36:	d11e      	bne.n	8002c76 <__sflush_r+0xea>
 8002c38:	602f      	str	r7, [r5, #0]
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	e022      	b.n	8002c84 <__sflush_r+0xf8>
 8002c3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c42:	b21b      	sxth	r3, r3
 8002c44:	e01b      	b.n	8002c7e <__sflush_r+0xf2>
 8002c46:	690f      	ldr	r7, [r1, #16]
 8002c48:	2f00      	cmp	r7, #0
 8002c4a:	d0f6      	beq.n	8002c3a <__sflush_r+0xae>
 8002c4c:	0793      	lsls	r3, r2, #30
 8002c4e:	680e      	ldr	r6, [r1, #0]
 8002c50:	bf08      	it	eq
 8002c52:	694b      	ldreq	r3, [r1, #20]
 8002c54:	600f      	str	r7, [r1, #0]
 8002c56:	bf18      	it	ne
 8002c58:	2300      	movne	r3, #0
 8002c5a:	eba6 0807 	sub.w	r8, r6, r7
 8002c5e:	608b      	str	r3, [r1, #8]
 8002c60:	f1b8 0f00 	cmp.w	r8, #0
 8002c64:	dde9      	ble.n	8002c3a <__sflush_r+0xae>
 8002c66:	6a21      	ldr	r1, [r4, #32]
 8002c68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002c6a:	4643      	mov	r3, r8
 8002c6c:	463a      	mov	r2, r7
 8002c6e:	4628      	mov	r0, r5
 8002c70:	47b0      	blx	r6
 8002c72:	2800      	cmp	r0, #0
 8002c74:	dc08      	bgt.n	8002c88 <__sflush_r+0xfc>
 8002c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c7e:	81a3      	strh	r3, [r4, #12]
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295
 8002c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c88:	4407      	add	r7, r0
 8002c8a:	eba8 0800 	sub.w	r8, r8, r0
 8002c8e:	e7e7      	b.n	8002c60 <__sflush_r+0xd4>
 8002c90:	dfbffffe 	.word	0xdfbffffe

08002c94 <_fflush_r>:
 8002c94:	b538      	push	{r3, r4, r5, lr}
 8002c96:	690b      	ldr	r3, [r1, #16]
 8002c98:	4605      	mov	r5, r0
 8002c9a:	460c      	mov	r4, r1
 8002c9c:	b913      	cbnz	r3, 8002ca4 <_fflush_r+0x10>
 8002c9e:	2500      	movs	r5, #0
 8002ca0:	4628      	mov	r0, r5
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}
 8002ca4:	b118      	cbz	r0, 8002cae <_fflush_r+0x1a>
 8002ca6:	6a03      	ldr	r3, [r0, #32]
 8002ca8:	b90b      	cbnz	r3, 8002cae <_fflush_r+0x1a>
 8002caa:	f7ff fc8f 	bl	80025cc <__sinit>
 8002cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f3      	beq.n	8002c9e <_fflush_r+0xa>
 8002cb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002cb8:	07d0      	lsls	r0, r2, #31
 8002cba:	d404      	bmi.n	8002cc6 <_fflush_r+0x32>
 8002cbc:	0599      	lsls	r1, r3, #22
 8002cbe:	d402      	bmi.n	8002cc6 <_fflush_r+0x32>
 8002cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cc2:	f7ff fe68 	bl	8002996 <__retarget_lock_acquire_recursive>
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	4621      	mov	r1, r4
 8002cca:	f7ff ff5f 	bl	8002b8c <__sflush_r>
 8002cce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002cd0:	07da      	lsls	r2, r3, #31
 8002cd2:	4605      	mov	r5, r0
 8002cd4:	d4e4      	bmi.n	8002ca0 <_fflush_r+0xc>
 8002cd6:	89a3      	ldrh	r3, [r4, #12]
 8002cd8:	059b      	lsls	r3, r3, #22
 8002cda:	d4e1      	bmi.n	8002ca0 <_fflush_r+0xc>
 8002cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cde:	f7ff fe5b 	bl	8002998 <__retarget_lock_release_recursive>
 8002ce2:	e7dd      	b.n	8002ca0 <_fflush_r+0xc>

08002ce4 <__swhatbuf_r>:
 8002ce4:	b570      	push	{r4, r5, r6, lr}
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cec:	2900      	cmp	r1, #0
 8002cee:	b096      	sub	sp, #88	@ 0x58
 8002cf0:	4615      	mov	r5, r2
 8002cf2:	461e      	mov	r6, r3
 8002cf4:	da0d      	bge.n	8002d12 <__swhatbuf_r+0x2e>
 8002cf6:	89a3      	ldrh	r3, [r4, #12]
 8002cf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	bf14      	ite	ne
 8002d02:	2340      	movne	r3, #64	@ 0x40
 8002d04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002d08:	2000      	movs	r0, #0
 8002d0a:	6031      	str	r1, [r6, #0]
 8002d0c:	602b      	str	r3, [r5, #0]
 8002d0e:	b016      	add	sp, #88	@ 0x58
 8002d10:	bd70      	pop	{r4, r5, r6, pc}
 8002d12:	466a      	mov	r2, sp
 8002d14:	f000 f848 	bl	8002da8 <_fstat_r>
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	dbec      	blt.n	8002cf6 <__swhatbuf_r+0x12>
 8002d1c:	9901      	ldr	r1, [sp, #4]
 8002d1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002d22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002d26:	4259      	negs	r1, r3
 8002d28:	4159      	adcs	r1, r3
 8002d2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d2e:	e7eb      	b.n	8002d08 <__swhatbuf_r+0x24>

08002d30 <__smakebuf_r>:
 8002d30:	898b      	ldrh	r3, [r1, #12]
 8002d32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d34:	079d      	lsls	r5, r3, #30
 8002d36:	4606      	mov	r6, r0
 8002d38:	460c      	mov	r4, r1
 8002d3a:	d507      	bpl.n	8002d4c <__smakebuf_r+0x1c>
 8002d3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002d40:	6023      	str	r3, [r4, #0]
 8002d42:	6123      	str	r3, [r4, #16]
 8002d44:	2301      	movs	r3, #1
 8002d46:	6163      	str	r3, [r4, #20]
 8002d48:	b003      	add	sp, #12
 8002d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d4c:	ab01      	add	r3, sp, #4
 8002d4e:	466a      	mov	r2, sp
 8002d50:	f7ff ffc8 	bl	8002ce4 <__swhatbuf_r>
 8002d54:	9f00      	ldr	r7, [sp, #0]
 8002d56:	4605      	mov	r5, r0
 8002d58:	4639      	mov	r1, r7
 8002d5a:	4630      	mov	r0, r6
 8002d5c:	f7ff fe8a 	bl	8002a74 <_malloc_r>
 8002d60:	b948      	cbnz	r0, 8002d76 <__smakebuf_r+0x46>
 8002d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d66:	059a      	lsls	r2, r3, #22
 8002d68:	d4ee      	bmi.n	8002d48 <__smakebuf_r+0x18>
 8002d6a:	f023 0303 	bic.w	r3, r3, #3
 8002d6e:	f043 0302 	orr.w	r3, r3, #2
 8002d72:	81a3      	strh	r3, [r4, #12]
 8002d74:	e7e2      	b.n	8002d3c <__smakebuf_r+0xc>
 8002d76:	89a3      	ldrh	r3, [r4, #12]
 8002d78:	6020      	str	r0, [r4, #0]
 8002d7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d7e:	81a3      	strh	r3, [r4, #12]
 8002d80:	9b01      	ldr	r3, [sp, #4]
 8002d82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002d86:	b15b      	cbz	r3, 8002da0 <__smakebuf_r+0x70>
 8002d88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d8c:	4630      	mov	r0, r6
 8002d8e:	f000 f81d 	bl	8002dcc <_isatty_r>
 8002d92:	b128      	cbz	r0, 8002da0 <__smakebuf_r+0x70>
 8002d94:	89a3      	ldrh	r3, [r4, #12]
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	81a3      	strh	r3, [r4, #12]
 8002da0:	89a3      	ldrh	r3, [r4, #12]
 8002da2:	431d      	orrs	r5, r3
 8002da4:	81a5      	strh	r5, [r4, #12]
 8002da6:	e7cf      	b.n	8002d48 <__smakebuf_r+0x18>

08002da8 <_fstat_r>:
 8002da8:	b538      	push	{r3, r4, r5, lr}
 8002daa:	4d07      	ldr	r5, [pc, #28]	@ (8002dc8 <_fstat_r+0x20>)
 8002dac:	2300      	movs	r3, #0
 8002dae:	4604      	mov	r4, r0
 8002db0:	4608      	mov	r0, r1
 8002db2:	4611      	mov	r1, r2
 8002db4:	602b      	str	r3, [r5, #0]
 8002db6:	f7ff f9fc 	bl	80021b2 <_fstat>
 8002dba:	1c43      	adds	r3, r0, #1
 8002dbc:	d102      	bne.n	8002dc4 <_fstat_r+0x1c>
 8002dbe:	682b      	ldr	r3, [r5, #0]
 8002dc0:	b103      	cbz	r3, 8002dc4 <_fstat_r+0x1c>
 8002dc2:	6023      	str	r3, [r4, #0]
 8002dc4:	bd38      	pop	{r3, r4, r5, pc}
 8002dc6:	bf00      	nop
 8002dc8:	2000029c 	.word	0x2000029c

08002dcc <_isatty_r>:
 8002dcc:	b538      	push	{r3, r4, r5, lr}
 8002dce:	4d06      	ldr	r5, [pc, #24]	@ (8002de8 <_isatty_r+0x1c>)
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	4604      	mov	r4, r0
 8002dd4:	4608      	mov	r0, r1
 8002dd6:	602b      	str	r3, [r5, #0]
 8002dd8:	f7ff fb4e 	bl	8002478 <_isatty>
 8002ddc:	1c43      	adds	r3, r0, #1
 8002dde:	d102      	bne.n	8002de6 <_isatty_r+0x1a>
 8002de0:	682b      	ldr	r3, [r5, #0]
 8002de2:	b103      	cbz	r3, 8002de6 <_isatty_r+0x1a>
 8002de4:	6023      	str	r3, [r4, #0]
 8002de6:	bd38      	pop	{r3, r4, r5, pc}
 8002de8:	2000029c 	.word	0x2000029c

08002dec <_sbrk_r>:
 8002dec:	b538      	push	{r3, r4, r5, lr}
 8002dee:	4d06      	ldr	r5, [pc, #24]	@ (8002e08 <_sbrk_r+0x1c>)
 8002df0:	2300      	movs	r3, #0
 8002df2:	4604      	mov	r4, r0
 8002df4:	4608      	mov	r0, r1
 8002df6:	602b      	str	r3, [r5, #0]
 8002df8:	f7fd fe4c 	bl	8000a94 <_sbrk>
 8002dfc:	1c43      	adds	r3, r0, #1
 8002dfe:	d102      	bne.n	8002e06 <_sbrk_r+0x1a>
 8002e00:	682b      	ldr	r3, [r5, #0]
 8002e02:	b103      	cbz	r3, 8002e06 <_sbrk_r+0x1a>
 8002e04:	6023      	str	r3, [r4, #0]
 8002e06:	bd38      	pop	{r3, r4, r5, pc}
 8002e08:	2000029c 	.word	0x2000029c

08002e0c <_init>:
 8002e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e0e:	bf00      	nop
 8002e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e12:	bc08      	pop	{r3}
 8002e14:	469e      	mov	lr, r3
 8002e16:	4770      	bx	lr

08002e18 <_fini>:
 8002e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1a:	bf00      	nop
 8002e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e1e:	bc08      	pop	{r3}
 8002e20:	469e      	mov	lr, r3
 8002e22:	4770      	bx	lr
