C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp   -part iCE40HX8K  -package CB132    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synlog\report\cu_top_0_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.edf   -autoconstraint  -freq 1.000   -tcl  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\constraint\merged_constraint.sdc  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synwork\cu_top_0_prem.srd  -sap  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.sap  -otap  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.tap  -omap  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.sap  -ologparam  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\syntmp\cu_top_0.plg  -osyn  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.srm  -prjdir  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\  -prjname  alchitry_syn  -log  C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synlog\cu_top_0_fpga_mapper.srr 
rc:0 success:1 runtime:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.edf|io:o|time:1735868142|size:7958|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\constraint\merged_constraint.sdc|io:i|time:1735868140|size:79|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synwork\cu_top_0_prem.srd|io:i|time:1735868142|size:1752|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.sap|io:o|time:1735868142|size:117|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.tap|io:o|time:0|size:0|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.map|io:o|time:1735868142|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1735410772|size:224837|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.sap|io:o|time:1735868142|size:117|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\syntmp\cu_top_0.plg|io:o|time:1735868142|size:424|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\cu_top_0.srm|io:o|time:1735868142|size:6983|exec:0
file:C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\alchitry_imp\synlog\cu_top_0_fpga_mapper.srr|io:o|time:1735868142|size:8370|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1735410770|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1735410771|size:32355840|exec:1
