<stg><name>nn_inference</name>


<trans_list>

<trans id="1876" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="48" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="62" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="64" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="67" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="85" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="92" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="94" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="97" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="107" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="111" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="114" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="115" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop2:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_3, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
arrayctor.loop2:2 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %input_img, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_12, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop2:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop2:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bram_output

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bram_output, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop2:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop2:8 %new_input_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_input_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop2:9 %temp_output_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_V_0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop2:10 %temp_output2_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_V_0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop2:11 %temp_output3_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output3_V_0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop2:12 %temp_output4_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output4_V_0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop2:13 %br_ln4 = br void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %add_ln4, void %.split57_ifconv, i8 0, void %arrayctor.loop2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln4 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln4 = icmp_eq  i8 %i, i8 225

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln4 = br i1 %icmp_ln4, void %.split57_ifconv, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="8">
<![CDATA[
.split57_ifconv:0 %i_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57_ifconv:2 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
.split57_ifconv:3 %input_img_load = load i8 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="8">
<![CDATA[
.split57_ifconv:3 %input_img_load = load i8 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
.split57_ifconv:4 %bitcast_ln5 = bitcast i32 %input_img_load

]]></Node>
<StgValue><ssdm name="bitcast_ln5"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
.split57_ifconv:5 %d = fpext i32 %bitcast_ln5

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
.split57_ifconv:5 %d = fpext i32 %bitcast_ln5

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
.split57_ifconv:6 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="63" op_0_bw="64">
<![CDATA[
.split57_ifconv:7 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split57_ifconv:8 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57_ifconv:9 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="11">
<![CDATA[
.split57_ifconv:10 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="52" op_0_bw="64">
<![CDATA[
.split57_ifconv:11 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split57_ifconv:16 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:17 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57_ifconv:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split57_ifconv:12 %p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="54" op_0_bw="53">
<![CDATA[
.split57_ifconv:13 %zext_ln569 = zext i53 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
<literal name="p_Result_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split57_ifconv:14 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split57_ifconv:15 %man_V_2 = select i1 %p_Result_12, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:18 %icmp_ln581 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:19 %add_ln581 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:20 %sub_ln581 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split57_ifconv:21 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="12">
<![CDATA[
.split57_ifconv:22 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:23 %icmp_ln582 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="54">
<![CDATA[
.split57_ifconv:24 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57_ifconv:25 %tmp_117 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split57_ifconv:26 %icmp_ln603 = icmp_eq  i7 %tmp_117, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="54" op_0_bw="32">
<![CDATA[
.split57_ifconv:27 %zext_ln586 = zext i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split57_ifconv:28 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="54">
<![CDATA[
.split57_ifconv:29 %trunc_ln586 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:30 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:31 %select_ln588 = select i1 %tmp_118, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split57_ifconv:32 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:33 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:34 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:35 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:36 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:37 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split57_ifconv:38 %icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:39 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:40 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:41 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:42 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:43 %select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:44 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:45 %select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:46 %select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:47 %select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split57_ifconv:48 %or_ln571_1 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57_ifconv:49 %select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split57_ifconv:50 %output_V_addr_1 = getelementptr i32 %new_input_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split57_ifconv:51 %store_ln5 = store i32 %select_ln571_4, i8 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.split57_ifconv:52 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader:0 %br_ln12 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %indvar_flatten = phi i14 %add_ln12_1, void %ifFalse, i14 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %j = phi i7 %select_ln12_1, void %ifFalse, i7 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %k = phi i8 %add_ln15, void %ifFalse, i8 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %sum_V_2 = phi i32 %sum_V, void %ifFalse, i32 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %add_ln12_1 = add i14 %indvar_flatten, i14 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6 %icmp_ln12 = icmp_eq  i14 %indvar_flatten, i14 14400

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:7 %br_ln12 = br i1 %icmp_ln12, void %_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %add_ln12 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %icmp_ln15 = icmp_eq  i8 %k, i8 225

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %select_ln12 = select i1 %icmp_ln15, i8 0, i8 %k

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:5 %select_ln12_1 = select i1 %icmp_ln15, i7 %add_ln12, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln12_1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="7">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:7 %select_ln12_1_cast = zext i7 %select_ln12_1

]]></Node>
<StgValue><ssdm name="select_ln12_1_cast"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:9 %k_cast = zext i8 %select_ln12

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:10 %tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln12, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:11 %add_ln1118 = add i14 %tmp_6, i14 %select_ln12_1_cast

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="14">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:12 %zext_ln1118 = zext i14 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:13 %weights_layer1_weights_V_addr = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:15 %output_V_addr = getelementptr i32 %new_input_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:16 %r_V = load i8 %output_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="14">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:18 %weights_layer1_weights_V_load = load i14 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:25 %add_ln15 = add i8 %select_ln12, i8 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:26 %ifzero = icmp_eq  i8 %add_ln15, i8 225

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:27 %br_ln15 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="218" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:16 %r_V = load i8 %output_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="40" op_0_bw="32">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:17 %sext_ln1192_24 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="14">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:18 %weights_layer1_weights_V_load = load i14 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="40" op_0_bw="10">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:19 %sext_ln1192_25 = sext i10 %weights_layer1_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:20 %mul_ln1192 = mul i40 %sext_ln1192_25, i40 %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:21 %select_ln12_2 = select i1 %icmp_ln15, i32 0, i32 %sum_V_2

]]></Node>
<StgValue><ssdm name="select_ln12_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:22 %lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln12_2, i8 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:23 %ret_V = add i40 %lhs_1, i40 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:24 %sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col4_prod4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14400, i64 14400, i64 14400

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="7">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:6 %zext_ln12 = zext i7 %select_ln12_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z14float_to_fixedPVfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:14 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0 %temp_output_V_0_addr_65 = getelementptr i32 %temp_output_V_0, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_65"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
ifTrue:1 %store_ln18 = store i32 %sum_V, i6 %temp_output_V_0_addr_65

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:0 %i_1 = phi i7 %add_ln66, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:1 %add_ln66 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:3 %icmp_ln66 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:4 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:5 %br_ln66 = br i1 %icmp_ln66, void %.split52, void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="7">
<![CDATA[
.split52:0 %i_1_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split52:2 %temp_output_V_0_addr = getelementptr i32 %temp_output_V_0, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="6">
<![CDATA[
.split52:3 %p_Val2_1 = load i6 %temp_output_V_0_addr

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread:0 %br_ln0 = br void %_Z11hwmm_layer1PK8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="6">
<![CDATA[
.split52:3 %p_Val2_1 = load i6 %temp_output_V_0_addr

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split52:4 %icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split52:5 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V = sub i32 0, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %tmp_V_6 = select i1 %p_Result_14, i32 %tmp_V, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_6, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:4 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %tmp_120 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:8 %icmp_ln896 = icmp_sgt  i31 %tmp_120, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:11 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %or_ln899_3 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_3"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %and_ln899 = and i32 %tmp_V_6, i32 %or_ln899_3

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %xor_ln899 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_6, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:22 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_16

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln899_1 = and i1 %p_Result_16, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17 %zext_ln907 = zext i32 %tmp_V_6

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m_3 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_4 = add i64 %m_3, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_13

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_4, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 24, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_17

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_4, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="298" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1506 = and i1 %or_ln1506, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln67 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
:0 %store_ln68 = store i32 0, i6 %temp_output_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln68 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:0 %temp_output_V_0_addr_1 = getelementptr i32 %temp_output_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:1 %temp_output_V_0_load = load i6 %temp_output_V_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:3 %temp_output_V_0_addr_2 = getelementptr i32 %temp_output_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_2"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:4 %temp_output_V_0_load_1 = load i6 %temp_output_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="308" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:1 %temp_output_V_0_load = load i6 %temp_output_V_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:4 %temp_output_V_0_load_1 = load i6 %temp_output_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_1"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:6 %temp_output_V_0_addr_3 = getelementptr i32 %temp_output_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_3"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:7 %temp_output_V_0_load_2 = load i6 %temp_output_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_2"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:9 %temp_output_V_0_addr_4 = getelementptr i32 %temp_output_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_4"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:10 %temp_output_V_0_load_3 = load i6 %temp_output_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="314" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:7 %temp_output_V_0_load_2 = load i6 %temp_output_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_2"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:10 %temp_output_V_0_load_3 = load i6 %temp_output_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_3"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:12 %temp_output_V_0_addr_5 = getelementptr i32 %temp_output_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:13 %temp_output_V_0_load_4 = load i6 %temp_output_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_4"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:15 %temp_output_V_0_addr_6 = getelementptr i32 %temp_output_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_6"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:16 %temp_output_V_0_load_5 = load i6 %temp_output_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="320" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:13 %temp_output_V_0_load_4 = load i6 %temp_output_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_4"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:16 %temp_output_V_0_load_5 = load i6 %temp_output_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_5"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:18 %temp_output_V_0_addr_7 = getelementptr i32 %temp_output_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:19 %temp_output_V_0_load_6 = load i6 %temp_output_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_6"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:21 %temp_output_V_0_addr_8 = getelementptr i32 %temp_output_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_8"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:22 %temp_output_V_0_load_7 = load i6 %temp_output_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="326" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:19 %temp_output_V_0_load_6 = load i6 %temp_output_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_6"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:22 %temp_output_V_0_load_7 = load i6 %temp_output_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_7"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:24 %temp_output_V_0_addr_9 = getelementptr i32 %temp_output_V_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_9"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:25 %temp_output_V_0_load_8 = load i6 %temp_output_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_8"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:27 %temp_output_V_0_addr_10 = getelementptr i32 %temp_output_V_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_10"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:28 %temp_output_V_0_load_9 = load i6 %temp_output_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="332" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:25 %temp_output_V_0_load_8 = load i6 %temp_output_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_8"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:28 %temp_output_V_0_load_9 = load i6 %temp_output_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_9"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:30 %temp_output_V_0_addr_11 = getelementptr i32 %temp_output_V_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_11"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:31 %temp_output_V_0_load_10 = load i6 %temp_output_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_10"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:33 %temp_output_V_0_addr_12 = getelementptr i32 %temp_output_V_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_12"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:34 %temp_output_V_0_load_11 = load i6 %temp_output_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="338" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:31 %temp_output_V_0_load_10 = load i6 %temp_output_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_10"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:34 %temp_output_V_0_load_11 = load i6 %temp_output_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_11"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:36 %temp_output_V_0_addr_13 = getelementptr i32 %temp_output_V_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_13"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:37 %temp_output_V_0_load_12 = load i6 %temp_output_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_12"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:39 %temp_output_V_0_addr_14 = getelementptr i32 %temp_output_V_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_14"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:40 %temp_output_V_0_load_13 = load i6 %temp_output_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:37 %temp_output_V_0_load_12 = load i6 %temp_output_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_12"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:40 %temp_output_V_0_load_13 = load i6 %temp_output_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_13"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:42 %temp_output_V_0_addr_15 = getelementptr i32 %temp_output_V_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_15"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:43 %temp_output_V_0_load_14 = load i6 %temp_output_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_14"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:45 %temp_output_V_0_addr_16 = getelementptr i32 %temp_output_V_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_16"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:46 %temp_output_V_0_load_15 = load i6 %temp_output_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="350" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:43 %temp_output_V_0_load_14 = load i6 %temp_output_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_14"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:46 %temp_output_V_0_load_15 = load i6 %temp_output_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_15"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:48 %temp_output_V_0_addr_17 = getelementptr i32 %temp_output_V_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_17"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:49 %temp_output_V_0_load_16 = load i6 %temp_output_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_16"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:51 %temp_output_V_0_addr_18 = getelementptr i32 %temp_output_V_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_18"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:52 %temp_output_V_0_load_17 = load i6 %temp_output_V_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_17"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="356" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:49 %temp_output_V_0_load_16 = load i6 %temp_output_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_16"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:52 %temp_output_V_0_load_17 = load i6 %temp_output_V_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_17"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:54 %temp_output_V_0_addr_19 = getelementptr i32 %temp_output_V_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_19"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:55 %temp_output_V_0_load_18 = load i6 %temp_output_V_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_18"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:57 %temp_output_V_0_addr_20 = getelementptr i32 %temp_output_V_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_20"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:58 %temp_output_V_0_load_19 = load i6 %temp_output_V_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:55 %temp_output_V_0_load_18 = load i6 %temp_output_V_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_18"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:58 %temp_output_V_0_load_19 = load i6 %temp_output_V_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_19"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:60 %temp_output_V_0_addr_21 = getelementptr i32 %temp_output_V_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_21"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:61 %temp_output_V_0_load_20 = load i6 %temp_output_V_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_20"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:63 %temp_output_V_0_addr_22 = getelementptr i32 %temp_output_V_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_22"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:64 %temp_output_V_0_load_21 = load i6 %temp_output_V_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="368" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:61 %temp_output_V_0_load_20 = load i6 %temp_output_V_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_20"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:64 %temp_output_V_0_load_21 = load i6 %temp_output_V_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_21"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:66 %temp_output_V_0_addr_23 = getelementptr i32 %temp_output_V_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_23"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:67 %temp_output_V_0_load_22 = load i6 %temp_output_V_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_22"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:69 %temp_output_V_0_addr_24 = getelementptr i32 %temp_output_V_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_24"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:70 %temp_output_V_0_load_23 = load i6 %temp_output_V_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="374" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:67 %temp_output_V_0_load_22 = load i6 %temp_output_V_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_22"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:70 %temp_output_V_0_load_23 = load i6 %temp_output_V_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_23"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:72 %temp_output_V_0_addr_25 = getelementptr i32 %temp_output_V_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_25"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:73 %temp_output_V_0_load_24 = load i6 %temp_output_V_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_24"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:75 %temp_output_V_0_addr_26 = getelementptr i32 %temp_output_V_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_26"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:76 %temp_output_V_0_load_25 = load i6 %temp_output_V_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="380" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:73 %temp_output_V_0_load_24 = load i6 %temp_output_V_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_24"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:76 %temp_output_V_0_load_25 = load i6 %temp_output_V_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_25"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:78 %temp_output_V_0_addr_27 = getelementptr i32 %temp_output_V_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_27"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:79 %temp_output_V_0_load_26 = load i6 %temp_output_V_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_26"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:81 %temp_output_V_0_addr_28 = getelementptr i32 %temp_output_V_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_28"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:82 %temp_output_V_0_load_27 = load i6 %temp_output_V_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="386" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:79 %temp_output_V_0_load_26 = load i6 %temp_output_V_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_26"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:82 %temp_output_V_0_load_27 = load i6 %temp_output_V_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_27"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:84 %temp_output_V_0_addr_29 = getelementptr i32 %temp_output_V_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_29"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:85 %temp_output_V_0_load_28 = load i6 %temp_output_V_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_28"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:87 %temp_output_V_0_addr_30 = getelementptr i32 %temp_output_V_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_30"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:88 %temp_output_V_0_load_29 = load i6 %temp_output_V_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_29"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="392" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:85 %temp_output_V_0_load_28 = load i6 %temp_output_V_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_28"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:88 %temp_output_V_0_load_29 = load i6 %temp_output_V_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_29"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:90 %temp_output_V_0_addr_31 = getelementptr i32 %temp_output_V_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_31"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:91 %temp_output_V_0_load_30 = load i6 %temp_output_V_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_30"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:93 %temp_output_V_0_addr_32 = getelementptr i32 %temp_output_V_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_32"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:94 %temp_output_V_0_load_31 = load i6 %temp_output_V_0_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_31"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="398" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:91 %temp_output_V_0_load_30 = load i6 %temp_output_V_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_30"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:94 %temp_output_V_0_load_31 = load i6 %temp_output_V_0_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_31"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:96 %temp_output_V_0_addr_33 = getelementptr i32 %temp_output_V_0, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_33"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:97 %temp_output_V_0_load_32 = load i6 %temp_output_V_0_addr_33

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_32"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:99 %temp_output_V_0_addr_34 = getelementptr i32 %temp_output_V_0, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_34"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:100 %temp_output_V_0_load_33 = load i6 %temp_output_V_0_addr_34

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_33"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="404" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:97 %temp_output_V_0_load_32 = load i6 %temp_output_V_0_addr_33

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_32"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:100 %temp_output_V_0_load_33 = load i6 %temp_output_V_0_addr_34

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_33"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:102 %temp_output_V_0_addr_35 = getelementptr i32 %temp_output_V_0, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_35"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:103 %temp_output_V_0_load_34 = load i6 %temp_output_V_0_addr_35

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_34"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:105 %temp_output_V_0_addr_36 = getelementptr i32 %temp_output_V_0, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_36"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:106 %temp_output_V_0_load_35 = load i6 %temp_output_V_0_addr_36

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_35"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="410" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:103 %temp_output_V_0_load_34 = load i6 %temp_output_V_0_addr_35

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_34"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:106 %temp_output_V_0_load_35 = load i6 %temp_output_V_0_addr_36

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_35"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:108 %temp_output_V_0_addr_37 = getelementptr i32 %temp_output_V_0, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_37"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:109 %temp_output_V_0_load_36 = load i6 %temp_output_V_0_addr_37

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_36"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:111 %temp_output_V_0_addr_38 = getelementptr i32 %temp_output_V_0, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_38"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:112 %temp_output_V_0_load_37 = load i6 %temp_output_V_0_addr_38

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_37"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="416" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:109 %temp_output_V_0_load_36 = load i6 %temp_output_V_0_addr_37

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_36"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:112 %temp_output_V_0_load_37 = load i6 %temp_output_V_0_addr_38

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_37"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:114 %temp_output_V_0_addr_39 = getelementptr i32 %temp_output_V_0, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_39"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:115 %temp_output_V_0_load_38 = load i6 %temp_output_V_0_addr_39

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_38"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:117 %temp_output_V_0_addr_40 = getelementptr i32 %temp_output_V_0, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_40"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:118 %temp_output_V_0_load_39 = load i6 %temp_output_V_0_addr_40

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_39"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="422" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:115 %temp_output_V_0_load_38 = load i6 %temp_output_V_0_addr_39

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_38"/></StgValue>
</operation>

<operation id="423" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:118 %temp_output_V_0_load_39 = load i6 %temp_output_V_0_addr_40

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_39"/></StgValue>
</operation>

<operation id="424" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:120 %temp_output_V_0_addr_41 = getelementptr i32 %temp_output_V_0, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_41"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:121 %temp_output_V_0_load_40 = load i6 %temp_output_V_0_addr_41

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_40"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:123 %temp_output_V_0_addr_42 = getelementptr i32 %temp_output_V_0, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_42"/></StgValue>
</operation>

<operation id="427" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:124 %temp_output_V_0_load_41 = load i6 %temp_output_V_0_addr_42

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="428" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:121 %temp_output_V_0_load_40 = load i6 %temp_output_V_0_addr_41

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_40"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:124 %temp_output_V_0_load_41 = load i6 %temp_output_V_0_addr_42

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_41"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:126 %temp_output_V_0_addr_43 = getelementptr i32 %temp_output_V_0, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_43"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:127 %temp_output_V_0_load_42 = load i6 %temp_output_V_0_addr_43

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_42"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:129 %temp_output_V_0_addr_44 = getelementptr i32 %temp_output_V_0, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_44"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:130 %temp_output_V_0_load_43 = load i6 %temp_output_V_0_addr_44

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_43"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="434" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:127 %temp_output_V_0_load_42 = load i6 %temp_output_V_0_addr_43

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_42"/></StgValue>
</operation>

<operation id="435" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:130 %temp_output_V_0_load_43 = load i6 %temp_output_V_0_addr_44

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_43"/></StgValue>
</operation>

<operation id="436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:132 %temp_output_V_0_addr_45 = getelementptr i32 %temp_output_V_0, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_45"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:133 %temp_output_V_0_load_44 = load i6 %temp_output_V_0_addr_45

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_44"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:135 %temp_output_V_0_addr_46 = getelementptr i32 %temp_output_V_0, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_46"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:136 %temp_output_V_0_load_45 = load i6 %temp_output_V_0_addr_46

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_45"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="440" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:133 %temp_output_V_0_load_44 = load i6 %temp_output_V_0_addr_45

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_44"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:136 %temp_output_V_0_load_45 = load i6 %temp_output_V_0_addr_46

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_45"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:138 %temp_output_V_0_addr_47 = getelementptr i32 %temp_output_V_0, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_47"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:139 %temp_output_V_0_load_46 = load i6 %temp_output_V_0_addr_47

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_46"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:141 %temp_output_V_0_addr_48 = getelementptr i32 %temp_output_V_0, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_48"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:142 %temp_output_V_0_load_47 = load i6 %temp_output_V_0_addr_48

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_47"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="446" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:139 %temp_output_V_0_load_46 = load i6 %temp_output_V_0_addr_47

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_46"/></StgValue>
</operation>

<operation id="447" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:142 %temp_output_V_0_load_47 = load i6 %temp_output_V_0_addr_48

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_47"/></StgValue>
</operation>

<operation id="448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:144 %temp_output_V_0_addr_49 = getelementptr i32 %temp_output_V_0, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_49"/></StgValue>
</operation>

<operation id="449" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:145 %temp_output_V_0_load_48 = load i6 %temp_output_V_0_addr_49

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_48"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:147 %temp_output_V_0_addr_50 = getelementptr i32 %temp_output_V_0, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_50"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:148 %temp_output_V_0_load_49 = load i6 %temp_output_V_0_addr_50

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_49"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="452" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:145 %temp_output_V_0_load_48 = load i6 %temp_output_V_0_addr_49

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_48"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:148 %temp_output_V_0_load_49 = load i6 %temp_output_V_0_addr_50

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_49"/></StgValue>
</operation>

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:150 %temp_output_V_0_addr_51 = getelementptr i32 %temp_output_V_0, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_51"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:151 %temp_output_V_0_load_50 = load i6 %temp_output_V_0_addr_51

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_50"/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:153 %temp_output_V_0_addr_52 = getelementptr i32 %temp_output_V_0, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_52"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:154 %temp_output_V_0_load_51 = load i6 %temp_output_V_0_addr_52

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_51"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="458" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:151 %temp_output_V_0_load_50 = load i6 %temp_output_V_0_addr_51

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_50"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:154 %temp_output_V_0_load_51 = load i6 %temp_output_V_0_addr_52

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_51"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:156 %temp_output_V_0_addr_53 = getelementptr i32 %temp_output_V_0, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_53"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:157 %temp_output_V_0_load_52 = load i6 %temp_output_V_0_addr_53

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_52"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:159 %temp_output_V_0_addr_54 = getelementptr i32 %temp_output_V_0, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_54"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:160 %temp_output_V_0_load_53 = load i6 %temp_output_V_0_addr_54

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_53"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="464" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:157 %temp_output_V_0_load_52 = load i6 %temp_output_V_0_addr_53

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_52"/></StgValue>
</operation>

<operation id="465" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:160 %temp_output_V_0_load_53 = load i6 %temp_output_V_0_addr_54

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_53"/></StgValue>
</operation>

<operation id="466" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:162 %temp_output_V_0_addr_55 = getelementptr i32 %temp_output_V_0, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_55"/></StgValue>
</operation>

<operation id="467" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:163 %temp_output_V_0_load_54 = load i6 %temp_output_V_0_addr_55

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_54"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:165 %temp_output_V_0_addr_56 = getelementptr i32 %temp_output_V_0, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_56"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:166 %temp_output_V_0_load_55 = load i6 %temp_output_V_0_addr_56

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_55"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="470" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:163 %temp_output_V_0_load_54 = load i6 %temp_output_V_0_addr_55

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_54"/></StgValue>
</operation>

<operation id="471" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:166 %temp_output_V_0_load_55 = load i6 %temp_output_V_0_addr_56

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_55"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:168 %temp_output_V_0_addr_57 = getelementptr i32 %temp_output_V_0, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_57"/></StgValue>
</operation>

<operation id="473" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:169 %temp_output_V_0_load_56 = load i6 %temp_output_V_0_addr_57

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_56"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:171 %temp_output_V_0_addr_58 = getelementptr i32 %temp_output_V_0, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_58"/></StgValue>
</operation>

<operation id="475" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:172 %temp_output_V_0_load_57 = load i6 %temp_output_V_0_addr_58

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_57"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="476" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:169 %temp_output_V_0_load_56 = load i6 %temp_output_V_0_addr_57

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_56"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:172 %temp_output_V_0_load_57 = load i6 %temp_output_V_0_addr_58

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_57"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:174 %temp_output_V_0_addr_59 = getelementptr i32 %temp_output_V_0, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_59"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:175 %temp_output_V_0_load_58 = load i6 %temp_output_V_0_addr_59

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_58"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:177 %temp_output_V_0_addr_60 = getelementptr i32 %temp_output_V_0, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_60"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:178 %temp_output_V_0_load_59 = load i6 %temp_output_V_0_addr_60

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_59"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="482" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:175 %temp_output_V_0_load_58 = load i6 %temp_output_V_0_addr_59

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_58"/></StgValue>
</operation>

<operation id="483" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:178 %temp_output_V_0_load_59 = load i6 %temp_output_V_0_addr_60

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_59"/></StgValue>
</operation>

<operation id="484" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:180 %temp_output_V_0_addr_61 = getelementptr i32 %temp_output_V_0, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_61"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:181 %temp_output_V_0_load_60 = load i6 %temp_output_V_0_addr_61

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_60"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:183 %temp_output_V_0_addr_62 = getelementptr i32 %temp_output_V_0, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_62"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:184 %temp_output_V_0_load_61 = load i6 %temp_output_V_0_addr_62

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_61"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="488" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:181 %temp_output_V_0_load_60 = load i6 %temp_output_V_0_addr_61

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_60"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:184 %temp_output_V_0_load_61 = load i6 %temp_output_V_0_addr_62

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_61"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:186 %temp_output_V_0_addr_63 = getelementptr i32 %temp_output_V_0, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_63"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:187 %temp_output_V_0_load_62 = load i6 %temp_output_V_0_addr_63

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_62"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:189 %temp_output_V_0_addr_64 = getelementptr i32 %temp_output_V_0, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="temp_output_V_0_addr_64"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:190 %temp_output_V_0_load_63 = load i6 %temp_output_V_0_addr_64

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_63"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="494" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:2 %sext_ln708 = sext i32 %temp_output_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="495" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:5 %sext_ln1192 = sext i32 %temp_output_V_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="496" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:8 %sext_ln1116 = sext i32 %temp_output_V_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="497" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:11 %sext_ln1116_1 = sext i32 %temp_output_V_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="498" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:14 %sext_ln1192_1 = sext i32 %temp_output_V_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="499" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:17 %sext_ln1116_2 = sext i32 %temp_output_V_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="500" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:20 %sext_ln1116_3 = sext i32 %temp_output_V_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="501" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:23 %sext_ln1192_2 = sext i32 %temp_output_V_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:26 %sext_ln1116_4 = sext i32 %temp_output_V_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:29 %sext_ln1116_5 = sext i32 %temp_output_V_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:32 %sext_ln1116_6 = sext i32 %temp_output_V_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:35 %sext_ln1116_7 = sext i32 %temp_output_V_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:38 %sext_ln1116_8 = sext i32 %temp_output_V_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:41 %sext_ln1192_3 = sext i32 %temp_output_V_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:44 %sext_ln1192_4 = sext i32 %temp_output_V_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:47 %sext_ln1116_9 = sext i32 %temp_output_V_0_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:50 %sext_ln1116_10 = sext i32 %temp_output_V_0_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:53 %sext_ln1116_11 = sext i32 %temp_output_V_0_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:56 %sext_ln1192_5 = sext i32 %temp_output_V_0_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:59 %sext_ln1192_6 = sext i32 %temp_output_V_0_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:62 %sext_ln1116_12 = sext i32 %temp_output_V_0_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:65 %sext_ln1116_13 = sext i32 %temp_output_V_0_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:68 %sext_ln1116_14 = sext i32 %temp_output_V_0_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:71 %sext_ln1116_15 = sext i32 %temp_output_V_0_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="518" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:74 %sext_ln1116_16 = sext i32 %temp_output_V_0_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="519" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:77 %sext_ln1192_7 = sext i32 %temp_output_V_0_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="520" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:80 %sext_ln1116_17 = sext i32 %temp_output_V_0_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="521" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:83 %sext_ln1116_18 = sext i32 %temp_output_V_0_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="522" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:86 %sext_ln1192_8 = sext i32 %temp_output_V_0_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="523" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:89 %sext_ln1116_19 = sext i32 %temp_output_V_0_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="524" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:92 %sext_ln1116_20 = sext i32 %temp_output_V_0_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:95 %sext_ln1192_9 = sext i32 %temp_output_V_0_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:98 %sext_ln1192_10 = sext i32 %temp_output_V_0_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:101 %sext_ln1192_11 = sext i32 %temp_output_V_0_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:104 %sext_ln1192_12 = sext i32 %temp_output_V_0_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:107 %sext_ln1116_21 = sext i32 %temp_output_V_0_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:110 %sext_ln1192_13 = sext i32 %temp_output_V_0_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:113 %sext_ln1192_14 = sext i32 %temp_output_V_0_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:116 %sext_ln1116_22 = sext i32 %temp_output_V_0_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:119 %sext_ln1116_23 = sext i32 %temp_output_V_0_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:122 %sext_ln1192_15 = sext i32 %temp_output_V_0_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:125 %sext_ln1116_24 = sext i32 %temp_output_V_0_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:128 %sext_ln1192_16 = sext i32 %temp_output_V_0_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:131 %sext_ln1116_25 = sext i32 %temp_output_V_0_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:134 %sext_ln1192_17 = sext i32 %temp_output_V_0_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:137 %sext_ln1192_18 = sext i32 %temp_output_V_0_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:140 %sext_ln1116_26 = sext i32 %temp_output_V_0_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="541" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:143 %sext_ln1192_19 = sext i32 %temp_output_V_0_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="542" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:146 %sext_ln1116_27 = sext i32 %temp_output_V_0_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:149 %sext_ln1116_28 = sext i32 %temp_output_V_0_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:152 %sext_ln1192_20 = sext i32 %temp_output_V_0_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="545" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:155 %sext_ln1116_29 = sext i32 %temp_output_V_0_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="546" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:158 %sext_ln1116_30 = sext i32 %temp_output_V_0_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="547" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:161 %sext_ln1116_31 = sext i32 %temp_output_V_0_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="548" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:164 %sext_ln1116_32 = sext i32 %temp_output_V_0_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="549" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:167 %sext_ln1116_33 = sext i32 %temp_output_V_0_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="550" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:170 %sext_ln1116_34 = sext i32 %temp_output_V_0_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="551" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:173 %sext_ln1192_21 = sext i32 %temp_output_V_0_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="552" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:176 %sext_ln1192_22 = sext i32 %temp_output_V_0_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="553" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:179 %sext_ln1116_35 = sext i32 %temp_output_V_0_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="554" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:182 %sext_ln1116_36 = sext i32 %temp_output_V_0_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="555" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:185 %sext_ln1116_37 = sext i32 %temp_output_V_0_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="556" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:187 %temp_output_V_0_load_62 = load i6 %temp_output_V_0_addr_63

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_62"/></StgValue>
</operation>

<operation id="557" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:188 %sext_ln1192_23 = sext i32 %temp_output_V_0_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="558" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:190 %temp_output_V_0_load_63 = load i6 %temp_output_V_0_addr_64

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_63"/></StgValue>
</operation>

<operation id="559" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:191 %temp_output_V_0_load_63_cast = sext i32 %temp_output_V_0_load_63

]]></Node>
<StgValue><ssdm name="temp_output_V_0_load_63_cast"/></StgValue>
</operation>

<operation id="560" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader:192 %br_ln0 = br void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="561" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:0 %j_1 = phi i6 %add_ln26, void %.split50, i6 0, void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="562" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:1 %add_ln26 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="563" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="564" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:3 %icmp_ln26 = icmp_eq  i6 %j_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:4 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="566" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit:5 %br_ln26 = br i1 %icmp_ln26, void %.split50, void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="567" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
.split50:0 %j_1_cast = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="568" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:2 %layer2_weights_V_0_addr = getelementptr i10 %layer2_weights_V_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_addr"/></StgValue>
</operation>

<operation id="569" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="5">
<![CDATA[
.split50:3 %layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:6 %layer2_weights_V_1_addr = getelementptr i10 %layer2_weights_V_1, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_addr"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="5">
<![CDATA[
.split50:7 %layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:13 %layer2_weights_V_2_addr = getelementptr i8 %layer2_weights_V_2, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_addr"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="5">
<![CDATA[
.split50:14 %layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:20 %layer2_weights_V_3_addr = getelementptr i7 %layer2_weights_V_3, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_addr"/></StgValue>
</operation>

<operation id="575" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="5">
<![CDATA[
.split50:21 %layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="576" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:28 %layer2_weights_V_4_addr = getelementptr i10 %layer2_weights_V_4, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_addr"/></StgValue>
</operation>

<operation id="577" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="5">
<![CDATA[
.split50:29 %layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:35 %layer2_weights_V_5_addr = getelementptr i7 %layer2_weights_V_5, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_addr"/></StgValue>
</operation>

<operation id="579" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="5">
<![CDATA[
.split50:36 %layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="580" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="5">
<![CDATA[
.split50:3 %layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="581" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="40" op_0_bw="10">
<![CDATA[
.split50:4 %sext_ln708_1 = sext i10 %layer2_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="582" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:5 %mul_ln708 = mul i40 %sext_ln708_1, i40 %sext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="583" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="5">
<![CDATA[
.split50:7 %layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="584" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="40" op_0_bw="10">
<![CDATA[
.split50:8 %sext_ln1192_26 = sext i10 %layer2_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="585" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:9 %mul_ln1192_1 = mul i40 %sext_ln1192_26, i40 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="586" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:10 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="587" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:11 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="588" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:12 %add_ln1192 = add i40 %shl_ln, i40 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="589" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="5">
<![CDATA[
.split50:14 %layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="590" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="40" op_0_bw="8">
<![CDATA[
.split50:15 %sext_ln1118 = sext i8 %layer2_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="591" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:16 %mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="592" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:17 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="593" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:18 %shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="594" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:19 %add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="595" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="5">
<![CDATA[
.split50:21 %layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="596" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="39" op_0_bw="7">
<![CDATA[
.split50:22 %sext_ln1118_1 = sext i7 %layer2_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="597" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:23 %mul_ln1118 = mul i39 %sext_ln1118_1, i39 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="598" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:24 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="599" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="5">
<![CDATA[
.split50:29 %layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="600" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="40" op_0_bw="10">
<![CDATA[
.split50:30 %sext_ln1192_27 = sext i10 %layer2_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="601" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:31 %mul_ln1192_2 = mul i40 %sext_ln1192_27, i40 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="602" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="7" op_0_bw="5">
<![CDATA[
.split50:36 %layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>

<operation id="603" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="39" op_0_bw="7">
<![CDATA[
.split50:37 %sext_ln1118_2 = sext i7 %layer2_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="604" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:38 %mul_ln1118_1 = mul i39 %sext_ln1118_2, i39 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="605" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:43 %layer2_weights_V_6_addr = getelementptr i7 %layer2_weights_V_6, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_addr"/></StgValue>
</operation>

<operation id="606" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="5">
<![CDATA[
.split50:44 %layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="607" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:51 %layer2_weights_V_7_addr = getelementptr i11 %layer2_weights_V_7, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_addr"/></StgValue>
</operation>

<operation id="608" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="5">
<![CDATA[
.split50:52 %layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="609" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:58 %layer2_weights_V_8_addr = getelementptr i7 %layer2_weights_V_8, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_addr"/></StgValue>
</operation>

<operation id="610" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="5">
<![CDATA[
.split50:59 %layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="611" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:66 %layer2_weights_V_9_addr = getelementptr i7 %layer2_weights_V_9, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_addr"/></StgValue>
</operation>

<operation id="612" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="5">
<![CDATA[
.split50:67 %layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="613" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:74 %layer2_weights_V_10_addr = getelementptr i7 %layer2_weights_V_10, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_addr"/></StgValue>
</operation>

<operation id="614" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="5">
<![CDATA[
.split50:75 %layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="615" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:25 %shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="616" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="40" op_0_bw="39">
<![CDATA[
.split50:26 %sext_ln703 = sext i39 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="617" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:27 %add_ln1192_2 = add i40 %shl_ln728_2, i40 %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="618" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:32 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="619" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:33 %shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="620" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:34 %add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:39 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:40 %shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="623" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="40" op_0_bw="39">
<![CDATA[
.split50:41 %sext_ln703_1 = sext i39 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="624" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:42 %add_ln1192_4 = add i40 %shl_ln728_4, i40 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="625" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="5">
<![CDATA[
.split50:44 %layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="39" op_0_bw="7">
<![CDATA[
.split50:45 %sext_ln1118_3 = sext i7 %layer2_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="627" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:46 %mul_ln1118_2 = mul i39 %sext_ln1118_3, i39 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="628" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:47 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:48 %shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="630" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="40" op_0_bw="39">
<![CDATA[
.split50:49 %sext_ln703_2 = sext i39 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="631" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:50 %add_ln1192_5 = add i40 %shl_ln728_5, i40 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="632" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="5">
<![CDATA[
.split50:52 %layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="633" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="40" op_0_bw="11">
<![CDATA[
.split50:53 %sext_ln1192_28 = sext i11 %layer2_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="634" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:54 %mul_ln1192_3 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="635" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:55 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="636" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:56 %shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="637" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:57 %add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="638" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="5">
<![CDATA[
.split50:59 %layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="639" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="39" op_0_bw="7">
<![CDATA[
.split50:60 %sext_ln1118_4 = sext i7 %layer2_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="640" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:61 %mul_ln1118_3 = mul i39 %sext_ln1118_4, i39 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="641" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:62 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="642" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="5">
<![CDATA[
.split50:67 %layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="643" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="39" op_0_bw="7">
<![CDATA[
.split50:68 %sext_ln1118_5 = sext i7 %layer2_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="644" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:69 %mul_ln1118_4 = mul i39 %sext_ln1118_5, i39 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="645" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="5">
<![CDATA[
.split50:75 %layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>

<operation id="646" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="39" op_0_bw="7">
<![CDATA[
.split50:76 %sext_ln1118_6 = sext i7 %layer2_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="647" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:77 %mul_ln1118_5 = mul i39 %sext_ln1118_6, i39 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="648" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:82 %layer2_weights_V_11_addr = getelementptr i7 %layer2_weights_V_11, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_addr"/></StgValue>
</operation>

<operation id="649" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="5">
<![CDATA[
.split50:83 %layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="650" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:90 %layer2_weights_V_12_addr = getelementptr i7 %layer2_weights_V_12, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_addr"/></StgValue>
</operation>

<operation id="651" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="5">
<![CDATA[
.split50:91 %layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="652" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:98 %layer2_weights_V_13_addr = getelementptr i9 %layer2_weights_V_13, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_addr"/></StgValue>
</operation>

<operation id="653" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="5">
<![CDATA[
.split50:99 %layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="654" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:105 %layer2_weights_V_14_addr = getelementptr i10 %layer2_weights_V_14, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_addr"/></StgValue>
</operation>

<operation id="655" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="5">
<![CDATA[
.split50:106 %layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="656" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:112 %layer2_weights_V_15_addr = getelementptr i7 %layer2_weights_V_15, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_addr"/></StgValue>
</operation>

<operation id="657" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="5">
<![CDATA[
.split50:113 %layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="658" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:63 %shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="659" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="40" op_0_bw="39">
<![CDATA[
.split50:64 %sext_ln703_3 = sext i39 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="660" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:65 %add_ln1192_7 = add i40 %shl_ln728_7, i40 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="661" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:70 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="662" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:71 %shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="663" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="40" op_0_bw="39">
<![CDATA[
.split50:72 %sext_ln703_4 = sext i39 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="664" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:73 %add_ln1192_8 = add i40 %shl_ln728_8, i40 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="665" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:78 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="666" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:79 %shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="667" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="40" op_0_bw="39">
<![CDATA[
.split50:80 %sext_ln703_5 = sext i39 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="668" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:81 %add_ln1192_9 = add i40 %shl_ln728_9, i40 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="669" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="5">
<![CDATA[
.split50:83 %layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="670" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="39" op_0_bw="7">
<![CDATA[
.split50:84 %sext_ln1118_7 = sext i7 %layer2_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="671" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:85 %mul_ln1118_6 = mul i39 %sext_ln1118_7, i39 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="672" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:86 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="673" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:87 %shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="674" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="40" op_0_bw="39">
<![CDATA[
.split50:88 %sext_ln703_6 = sext i39 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="675" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:89 %add_ln1192_10 = add i40 %shl_ln728_s, i40 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="676" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="5">
<![CDATA[
.split50:91 %layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="677" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="39" op_0_bw="7">
<![CDATA[
.split50:92 %sext_ln1118_8 = sext i7 %layer2_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="678" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:93 %mul_ln1118_7 = mul i39 %sext_ln1118_8, i39 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="679" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:94 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="680" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:95 %shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="681" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="40" op_0_bw="39">
<![CDATA[
.split50:96 %sext_ln703_7 = sext i39 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="682" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:97 %add_ln1192_11 = add i40 %shl_ln728_10, i40 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="683" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="5">
<![CDATA[
.split50:99 %layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="684" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="40" op_0_bw="9">
<![CDATA[
.split50:100 %sext_ln1192_29 = sext i9 %layer2_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="685" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:101 %mul_ln1192_4 = mul i40 %sext_ln1192_29, i40 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="686" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:102 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="687" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="5">
<![CDATA[
.split50:106 %layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="688" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="40" op_0_bw="10">
<![CDATA[
.split50:107 %sext_ln1192_30 = sext i10 %layer2_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="689" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:108 %mul_ln1192_5 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="690" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="5">
<![CDATA[
.split50:113 %layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>

<operation id="691" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="39" op_0_bw="7">
<![CDATA[
.split50:114 %sext_ln1118_9 = sext i7 %layer2_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="692" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:115 %mul_ln1118_8 = mul i39 %sext_ln1118_9, i39 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="693" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:120 %layer2_weights_V_16_addr = getelementptr i8 %layer2_weights_V_16, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_addr"/></StgValue>
</operation>

<operation id="694" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="5">
<![CDATA[
.split50:121 %layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="695" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:127 %layer2_weights_V_17_addr = getelementptr i7 %layer2_weights_V_17, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_addr"/></StgValue>
</operation>

<operation id="696" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="5">
<![CDATA[
.split50:128 %layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="697" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:135 %layer2_weights_V_18_addr = getelementptr i10 %layer2_weights_V_18, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_addr"/></StgValue>
</operation>

<operation id="698" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="5">
<![CDATA[
.split50:136 %layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="699" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:142 %layer2_weights_V_19_addr = getelementptr i9 %layer2_weights_V_19, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_addr"/></StgValue>
</operation>

<operation id="700" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="5">
<![CDATA[
.split50:143 %layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="701" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:149 %layer2_weights_V_20_addr = getelementptr i7 %layer2_weights_V_20, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_addr"/></StgValue>
</operation>

<operation id="702" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="5">
<![CDATA[
.split50:150 %layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="703" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:103 %shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="704" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:104 %add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="705" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:109 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:110 %shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="707" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:111 %add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:116 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:117 %shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="710" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="40" op_0_bw="39">
<![CDATA[
.split50:118 %sext_ln703_8 = sext i39 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="711" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:119 %add_ln1192_14 = add i40 %shl_ln728_13, i40 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="712" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="5">
<![CDATA[
.split50:121 %layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="713" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="40" op_0_bw="8">
<![CDATA[
.split50:122 %sext_ln1118_10 = sext i8 %layer2_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="714" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:123 %mul_ln703_1 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="715" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:124 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="716" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:125 %shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="717" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:126 %add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="718" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="5">
<![CDATA[
.split50:128 %layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="719" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="39" op_0_bw="7">
<![CDATA[
.split50:129 %sext_ln1118_11 = sext i7 %layer2_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="720" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:130 %mul_ln1118_9 = mul i39 %sext_ln1118_11, i39 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="721" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:131 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:132 %shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="723" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="40" op_0_bw="39">
<![CDATA[
.split50:133 %sext_ln703_9 = sext i39 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="724" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:134 %add_ln1192_16 = add i40 %shl_ln728_15, i40 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="725" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="5">
<![CDATA[
.split50:136 %layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="40" op_0_bw="10">
<![CDATA[
.split50:137 %sext_ln1192_31 = sext i10 %layer2_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="727" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:138 %mul_ln1192_6 = mul i40 %sext_ln1192_31, i40 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="728" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:139 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="729" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="5">
<![CDATA[
.split50:143 %layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="730" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="40" op_0_bw="9">
<![CDATA[
.split50:144 %sext_ln1192_32 = sext i9 %layer2_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="731" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:145 %mul_ln1192_7 = mul i40 %sext_ln1192_32, i40 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="732" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="5">
<![CDATA[
.split50:150 %layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>

<operation id="733" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="39" op_0_bw="7">
<![CDATA[
.split50:151 %sext_ln1118_12 = sext i7 %layer2_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="734" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:152 %mul_ln1118_10 = mul i39 %sext_ln1118_12, i39 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="735" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:157 %layer2_weights_V_21_addr = getelementptr i7 %layer2_weights_V_21, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_addr"/></StgValue>
</operation>

<operation id="736" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="5">
<![CDATA[
.split50:158 %layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="737" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:165 %layer2_weights_V_22_addr = getelementptr i7 %layer2_weights_V_22, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_addr"/></StgValue>
</operation>

<operation id="738" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="5">
<![CDATA[
.split50:166 %layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="739" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:173 %layer2_weights_V_23_addr = getelementptr i7 %layer2_weights_V_23, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_addr"/></StgValue>
</operation>

<operation id="740" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="7" op_0_bw="5">
<![CDATA[
.split50:174 %layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="741" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:181 %layer2_weights_V_24_addr = getelementptr i7 %layer2_weights_V_24, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_addr"/></StgValue>
</operation>

<operation id="742" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="5">
<![CDATA[
.split50:182 %layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:189 %layer2_weights_V_25_addr = getelementptr i9 %layer2_weights_V_25, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_addr"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="5">
<![CDATA[
.split50:190 %layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="745" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:140 %shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="746" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:141 %add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="747" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:146 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="748" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:147 %shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="749" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:148 %add_ln1192_18 = add i40 %shl_ln728_17, i40 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="750" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:153 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="751" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:154 %shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="752" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="40" op_0_bw="39">
<![CDATA[
.split50:155 %sext_ln703_10 = sext i39 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="753" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:156 %add_ln1192_19 = add i40 %shl_ln728_18, i40 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="5">
<![CDATA[
.split50:158 %layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="39" op_0_bw="7">
<![CDATA[
.split50:159 %sext_ln1118_13 = sext i7 %layer2_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="756" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:160 %mul_ln1118_11 = mul i39 %sext_ln1118_13, i39 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="757" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:161 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="758" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:162 %shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="759" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="40" op_0_bw="39">
<![CDATA[
.split50:163 %sext_ln703_11 = sext i39 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="760" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:164 %add_ln1192_20 = add i40 %shl_ln728_19, i40 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="761" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="5">
<![CDATA[
.split50:166 %layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="762" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="39" op_0_bw="7">
<![CDATA[
.split50:167 %sext_ln1118_14 = sext i7 %layer2_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="763" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:168 %mul_ln1118_12 = mul i39 %sext_ln1118_14, i39 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="764" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:169 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="765" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:170 %shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="766" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="40" op_0_bw="39">
<![CDATA[
.split50:171 %sext_ln703_12 = sext i39 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="767" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:172 %add_ln1192_21 = add i40 %shl_ln728_20, i40 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="768" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="7" op_0_bw="5">
<![CDATA[
.split50:174 %layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="39" op_0_bw="7">
<![CDATA[
.split50:175 %sext_ln1118_15 = sext i7 %layer2_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="770" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:176 %mul_ln1118_13 = mul i39 %sext_ln1118_15, i39 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="771" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:177 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="772" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="5">
<![CDATA[
.split50:182 %layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="773" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="39" op_0_bw="7">
<![CDATA[
.split50:183 %sext_ln1118_16 = sext i7 %layer2_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="774" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:184 %mul_ln1118_14 = mul i39 %sext_ln1118_16, i39 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="775" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="5">
<![CDATA[
.split50:190 %layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>

<operation id="776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="40" op_0_bw="9">
<![CDATA[
.split50:191 %sext_ln1192_33 = sext i9 %layer2_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="777" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:192 %mul_ln1192_8 = mul i40 %sext_ln1192_33, i40 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:196 %layer2_weights_V_26_addr = getelementptr i7 %layer2_weights_V_26, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_addr"/></StgValue>
</operation>

<operation id="779" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="5">
<![CDATA[
.split50:197 %layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="780" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:204 %layer2_weights_V_27_addr = getelementptr i7 %layer2_weights_V_27, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_addr"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="7" op_0_bw="5">
<![CDATA[
.split50:205 %layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="782" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:212 %layer2_weights_V_28_addr = getelementptr i9 %layer2_weights_V_28, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_addr"/></StgValue>
</operation>

<operation id="783" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="5">
<![CDATA[
.split50:213 %layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="784" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:219 %layer2_weights_V_29_addr = getelementptr i7 %layer2_weights_V_29, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_addr"/></StgValue>
</operation>

<operation id="785" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="5">
<![CDATA[
.split50:220 %layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="786" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:227 %layer2_weights_V_30_addr = getelementptr i7 %layer2_weights_V_30, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_addr"/></StgValue>
</operation>

<operation id="787" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="5">
<![CDATA[
.split50:228 %layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="788" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:178 %shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="789" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="40" op_0_bw="39">
<![CDATA[
.split50:179 %sext_ln703_13 = sext i39 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="790" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:180 %add_ln1192_22 = add i40 %shl_ln728_21, i40 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="791" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:185 %tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="792" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:186 %shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="793" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="40" op_0_bw="39">
<![CDATA[
.split50:187 %sext_ln703_14 = sext i39 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="794" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:188 %add_ln1192_23 = add i40 %shl_ln728_22, i40 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="795" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:193 %tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="796" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:194 %shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="797" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:195 %add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="798" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="5">
<![CDATA[
.split50:197 %layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="799" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="39" op_0_bw="7">
<![CDATA[
.split50:198 %sext_ln1118_17 = sext i7 %layer2_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="800" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:199 %mul_ln1118_15 = mul i39 %sext_ln1118_17, i39 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="801" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:200 %tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="802" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:201 %shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="803" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="40" op_0_bw="39">
<![CDATA[
.split50:202 %sext_ln703_15 = sext i39 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="804" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:203 %add_ln1192_25 = add i40 %shl_ln728_24, i40 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="805" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="7" op_0_bw="5">
<![CDATA[
.split50:205 %layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="806" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="39" op_0_bw="7">
<![CDATA[
.split50:206 %sext_ln1118_18 = sext i7 %layer2_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="807" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:207 %mul_ln1118_16 = mul i39 %sext_ln1118_18, i39 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="808" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:208 %tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="809" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:209 %shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="810" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="40" op_0_bw="39">
<![CDATA[
.split50:210 %sext_ln703_16 = sext i39 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="811" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:211 %add_ln1192_26 = add i40 %shl_ln728_25, i40 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="812" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="5">
<![CDATA[
.split50:213 %layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="813" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="40" op_0_bw="9">
<![CDATA[
.split50:214 %sext_ln1192_34 = sext i9 %layer2_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="814" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:215 %mul_ln1192_9 = mul i40 %sext_ln1192_34, i40 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="815" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:216 %tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="816" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="5">
<![CDATA[
.split50:220 %layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="817" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="39" op_0_bw="7">
<![CDATA[
.split50:221 %sext_ln1118_19 = sext i7 %layer2_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="818" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:222 %mul_ln1118_17 = mul i39 %sext_ln1118_19, i39 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="819" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="5">
<![CDATA[
.split50:228 %layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>

<operation id="820" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="39" op_0_bw="7">
<![CDATA[
.split50:229 %sext_ln1118_20 = sext i7 %layer2_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="821" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:230 %mul_ln1118_18 = mul i39 %sext_ln1118_20, i39 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="822" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:235 %layer2_weights_V_31_addr = getelementptr i9 %layer2_weights_V_31, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_addr"/></StgValue>
</operation>

<operation id="823" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="5">
<![CDATA[
.split50:236 %layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>

<operation id="824" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:242 %layer2_weights_V_32_addr = getelementptr i9 %layer2_weights_V_32, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_addr"/></StgValue>
</operation>

<operation id="825" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="5">
<![CDATA[
.split50:243 %layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_load"/></StgValue>
</operation>

<operation id="826" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:249 %layer2_weights_V_33_addr = getelementptr i10 %layer2_weights_V_33, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_addr"/></StgValue>
</operation>

<operation id="827" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="5">
<![CDATA[
.split50:250 %layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_load"/></StgValue>
</operation>

<operation id="828" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:256 %layer2_weights_V_34_addr = getelementptr i9 %layer2_weights_V_34, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_addr"/></StgValue>
</operation>

<operation id="829" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="5">
<![CDATA[
.split50:257 %layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_load"/></StgValue>
</operation>

<operation id="830" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:263 %layer2_weights_V_35_addr = getelementptr i7 %layer2_weights_V_35, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_addr"/></StgValue>
</operation>

<operation id="831" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="5">
<![CDATA[
.split50:264 %layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="832" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:217 %shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="833" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:218 %add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="834" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:223 %tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="835" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:224 %shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="836" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="40" op_0_bw="39">
<![CDATA[
.split50:225 %sext_ln703_17 = sext i39 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="837" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:226 %add_ln1192_28 = add i40 %shl_ln728_27, i40 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="838" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:231 %tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="839" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:232 %shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="840" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="40" op_0_bw="39">
<![CDATA[
.split50:233 %sext_ln703_18 = sext i39 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="841" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:234 %add_ln1192_29 = add i40 %shl_ln728_28, i40 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="842" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="5">
<![CDATA[
.split50:236 %layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>

<operation id="843" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="40" op_0_bw="9">
<![CDATA[
.split50:237 %sext_ln1192_35 = sext i9 %layer2_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="844" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:238 %mul_ln1192_10 = mul i40 %sext_ln1192_35, i40 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="845" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:239 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="846" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:240 %shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="847" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:241 %add_ln1192_30 = add i40 %shl_ln728_29, i40 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="848" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="5">
<![CDATA[
.split50:243 %layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_load"/></StgValue>
</operation>

<operation id="849" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="40" op_0_bw="9">
<![CDATA[
.split50:244 %sext_ln1192_36 = sext i9 %layer2_weights_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="850" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:245 %mul_ln1192_11 = mul i40 %sext_ln1192_36, i40 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="851" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:246 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="852" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:247 %shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="853" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:248 %add_ln1192_31 = add i40 %shl_ln728_30, i40 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="854" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="5">
<![CDATA[
.split50:250 %layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_load"/></StgValue>
</operation>

<operation id="855" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="40" op_0_bw="10">
<![CDATA[
.split50:251 %sext_ln1192_37 = sext i10 %layer2_weights_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="856" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:252 %mul_ln1192_12 = mul i40 %sext_ln1192_37, i40 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="857" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:253 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_31, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="858" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="5">
<![CDATA[
.split50:257 %layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_load"/></StgValue>
</operation>

<operation id="859" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="40" op_0_bw="9">
<![CDATA[
.split50:258 %sext_ln1192_38 = sext i9 %layer2_weights_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="860" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:259 %mul_ln1192_13 = mul i40 %sext_ln1192_38, i40 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="861" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="5">
<![CDATA[
.split50:264 %layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_load"/></StgValue>
</operation>

<operation id="862" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="39" op_0_bw="7">
<![CDATA[
.split50:265 %sext_ln1118_21 = sext i7 %layer2_weights_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="863" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:266 %mul_ln1118_19 = mul i39 %sext_ln1118_21, i39 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="864" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:271 %layer2_weights_V_36_addr = getelementptr i11 %layer2_weights_V_36, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_addr"/></StgValue>
</operation>

<operation id="865" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="5">
<![CDATA[
.split50:272 %layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_load"/></StgValue>
</operation>

<operation id="866" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:278 %layer2_weights_V_37_addr = getelementptr i9 %layer2_weights_V_37, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_addr"/></StgValue>
</operation>

<operation id="867" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="5">
<![CDATA[
.split50:279 %layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_load"/></StgValue>
</operation>

<operation id="868" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:285 %layer2_weights_V_38_addr = getelementptr i7 %layer2_weights_V_38, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_addr"/></StgValue>
</operation>

<operation id="869" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="5">
<![CDATA[
.split50:286 %layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_load"/></StgValue>
</operation>

<operation id="870" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:293 %layer2_weights_V_39_addr = getelementptr i8 %layer2_weights_V_39, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_addr"/></StgValue>
</operation>

<operation id="871" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="5">
<![CDATA[
.split50:294 %layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_load"/></StgValue>
</operation>

<operation id="872" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:300 %layer2_weights_V_40_addr = getelementptr i10 %layer2_weights_V_40, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_addr"/></StgValue>
</operation>

<operation id="873" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="10" op_0_bw="5">
<![CDATA[
.split50:301 %layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="874" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:254 %shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="875" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:255 %add_ln1192_32 = add i40 %shl_ln728_31, i40 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="876" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:260 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="877" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:261 %shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="878" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:262 %add_ln1192_33 = add i40 %shl_ln728_32, i40 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="879" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:267 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="880" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:268 %shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="881" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="40" op_0_bw="39">
<![CDATA[
.split50:269 %sext_ln703_19 = sext i39 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="882" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:270 %add_ln1192_34 = add i40 %shl_ln728_33, i40 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="883" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="5">
<![CDATA[
.split50:272 %layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_load"/></StgValue>
</operation>

<operation id="884" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="40" op_0_bw="11">
<![CDATA[
.split50:273 %sext_ln1192_39 = sext i11 %layer2_weights_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="885" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:274 %mul_ln1192_14 = mul i40 %sext_ln1192_39, i40 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="886" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:275 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="887" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:276 %shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="888" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:277 %add_ln1192_35 = add i40 %shl_ln728_34, i40 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="889" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="5">
<![CDATA[
.split50:279 %layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_load"/></StgValue>
</operation>

<operation id="890" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="40" op_0_bw="9">
<![CDATA[
.split50:280 %sext_ln1192_40 = sext i9 %layer2_weights_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="891" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:281 %mul_ln1192_15 = mul i40 %sext_ln1192_40, i40 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="892" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:282 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="893" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:283 %shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="894" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:284 %add_ln1192_36 = add i40 %shl_ln728_35, i40 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="895" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="5">
<![CDATA[
.split50:286 %layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_load"/></StgValue>
</operation>

<operation id="896" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="39" op_0_bw="7">
<![CDATA[
.split50:287 %sext_ln1118_22 = sext i7 %layer2_weights_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="897" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:288 %mul_ln1118_20 = mul i39 %sext_ln1118_22, i39 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="898" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:289 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="899" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="5">
<![CDATA[
.split50:294 %layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_load"/></StgValue>
</operation>

<operation id="900" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="40" op_0_bw="8">
<![CDATA[
.split50:295 %sext_ln1118_23 = sext i8 %layer2_weights_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="901" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:296 %mul_ln703_2 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="902" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="10" op_0_bw="5">
<![CDATA[
.split50:301 %layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_load"/></StgValue>
</operation>

<operation id="903" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="40" op_0_bw="10">
<![CDATA[
.split50:302 %sext_ln1192_41 = sext i10 %layer2_weights_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="904" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:303 %mul_ln1192_16 = mul i40 %sext_ln1192_41, i40 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="905" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:307 %layer2_weights_V_41_addr = getelementptr i7 %layer2_weights_V_41, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_addr"/></StgValue>
</operation>

<operation id="906" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="5">
<![CDATA[
.split50:308 %layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_load"/></StgValue>
</operation>

<operation id="907" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:315 %layer2_weights_V_42_addr = getelementptr i9 %layer2_weights_V_42, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_addr"/></StgValue>
</operation>

<operation id="908" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="5">
<![CDATA[
.split50:316 %layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_load"/></StgValue>
</operation>

<operation id="909" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:322 %layer2_weights_V_43_addr = getelementptr i7 %layer2_weights_V_43, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_addr"/></StgValue>
</operation>

<operation id="910" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="5">
<![CDATA[
.split50:323 %layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_load"/></StgValue>
</operation>

<operation id="911" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:330 %layer2_weights_V_44_addr = getelementptr i9 %layer2_weights_V_44, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_addr"/></StgValue>
</operation>

<operation id="912" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="5">
<![CDATA[
.split50:331 %layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_load"/></StgValue>
</operation>

<operation id="913" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:337 %layer2_weights_V_45_addr = getelementptr i9 %layer2_weights_V_45, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_addr"/></StgValue>
</operation>

<operation id="914" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="5">
<![CDATA[
.split50:338 %layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="915" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:290 %shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="916" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="40" op_0_bw="39">
<![CDATA[
.split50:291 %sext_ln703_20 = sext i39 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="917" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:292 %add_ln1192_37 = add i40 %shl_ln728_36, i40 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="918" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:297 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="919" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:298 %shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="920" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:299 %add_ln1192_38 = add i40 %shl_ln728_37, i40 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="921" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:304 %tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="922" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:305 %shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="923" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:306 %add_ln1192_39 = add i40 %shl_ln728_38, i40 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="924" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="5">
<![CDATA[
.split50:308 %layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_load"/></StgValue>
</operation>

<operation id="925" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="39" op_0_bw="7">
<![CDATA[
.split50:309 %sext_ln1118_24 = sext i7 %layer2_weights_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="926" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:310 %mul_ln1118_21 = mul i39 %sext_ln1118_24, i39 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="927" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:311 %tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="928" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:312 %shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="929" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="40" op_0_bw="39">
<![CDATA[
.split50:313 %sext_ln703_21 = sext i39 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="930" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:314 %add_ln1192_40 = add i40 %shl_ln728_39, i40 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="931" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="5">
<![CDATA[
.split50:316 %layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_load"/></StgValue>
</operation>

<operation id="932" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="40" op_0_bw="9">
<![CDATA[
.split50:317 %sext_ln1192_42 = sext i9 %layer2_weights_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="933" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:318 %mul_ln1192_17 = mul i40 %sext_ln1192_42, i40 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="934" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:319 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="935" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:320 %shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="936" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:321 %add_ln1192_41 = add i40 %shl_ln728_40, i40 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="937" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="5">
<![CDATA[
.split50:323 %layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_load"/></StgValue>
</operation>

<operation id="938" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="39" op_0_bw="7">
<![CDATA[
.split50:324 %sext_ln1118_25 = sext i7 %layer2_weights_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="939" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:325 %mul_ln1118_22 = mul i39 %sext_ln1118_25, i39 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="940" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:326 %tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="941" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="5">
<![CDATA[
.split50:331 %layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_load"/></StgValue>
</operation>

<operation id="942" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="40" op_0_bw="9">
<![CDATA[
.split50:332 %sext_ln1192_43 = sext i9 %layer2_weights_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="943" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:333 %mul_ln1192_18 = mul i40 %sext_ln1192_43, i40 %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="944" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="5">
<![CDATA[
.split50:338 %layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_load"/></StgValue>
</operation>

<operation id="945" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="40" op_0_bw="9">
<![CDATA[
.split50:339 %sext_ln1192_44 = sext i9 %layer2_weights_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="946" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:340 %mul_ln1192_19 = mul i40 %sext_ln1192_44, i40 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="947" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:344 %layer2_weights_V_46_addr = getelementptr i7 %layer2_weights_V_46, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_addr"/></StgValue>
</operation>

<operation id="948" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="5">
<![CDATA[
.split50:345 %layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_load"/></StgValue>
</operation>

<operation id="949" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:352 %layer2_weights_V_47_addr = getelementptr i9 %layer2_weights_V_47, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_addr"/></StgValue>
</operation>

<operation id="950" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="5">
<![CDATA[
.split50:353 %layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_load"/></StgValue>
</operation>

<operation id="951" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:359 %layer2_weights_V_48_addr = getelementptr i7 %layer2_weights_V_48, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_addr"/></StgValue>
</operation>

<operation id="952" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="5">
<![CDATA[
.split50:360 %layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_load"/></StgValue>
</operation>

<operation id="953" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:367 %layer2_weights_V_49_addr = getelementptr i7 %layer2_weights_V_49, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_addr"/></StgValue>
</operation>

<operation id="954" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="7" op_0_bw="5">
<![CDATA[
.split50:368 %layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_load"/></StgValue>
</operation>

<operation id="955" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:375 %layer2_weights_V_50_addr = getelementptr i9 %layer2_weights_V_50, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_addr"/></StgValue>
</operation>

<operation id="956" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="5">
<![CDATA[
.split50:376 %layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="957" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:327 %shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="958" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="40" op_0_bw="39">
<![CDATA[
.split50:328 %sext_ln703_22 = sext i39 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="959" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:329 %add_ln1192_42 = add i40 %shl_ln728_41, i40 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="960" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:334 %tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="961" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:335 %shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="962" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:336 %add_ln1192_43 = add i40 %shl_ln728_42, i40 %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="963" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:341 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="964" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:342 %shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="965" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:343 %add_ln1192_44 = add i40 %shl_ln728_43, i40 %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="966" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="5">
<![CDATA[
.split50:345 %layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_load"/></StgValue>
</operation>

<operation id="967" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="39" op_0_bw="7">
<![CDATA[
.split50:346 %sext_ln1118_26 = sext i7 %layer2_weights_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="968" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:347 %mul_ln1118_23 = mul i39 %sext_ln1118_26, i39 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="969" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:348 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="970" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:349 %shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="971" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="40" op_0_bw="39">
<![CDATA[
.split50:350 %sext_ln703_23 = sext i39 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="972" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:351 %add_ln1192_45 = add i40 %shl_ln728_44, i40 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="973" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="9" op_0_bw="5">
<![CDATA[
.split50:353 %layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_load"/></StgValue>
</operation>

<operation id="974" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="40" op_0_bw="9">
<![CDATA[
.split50:354 %sext_ln1192_45 = sext i9 %layer2_weights_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="975" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:355 %mul_ln1192_20 = mul i40 %sext_ln1192_45, i40 %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="976" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:356 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="977" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:357 %shl_ln728_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="978" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:358 %add_ln1192_46 = add i40 %shl_ln728_45, i40 %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="979" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="5">
<![CDATA[
.split50:360 %layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_load"/></StgValue>
</operation>

<operation id="980" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="39" op_0_bw="7">
<![CDATA[
.split50:361 %sext_ln1118_27 = sext i7 %layer2_weights_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="981" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:362 %mul_ln1118_24 = mul i39 %sext_ln1118_27, i39 %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="982" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:363 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="983" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="7" op_0_bw="5">
<![CDATA[
.split50:368 %layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_load"/></StgValue>
</operation>

<operation id="984" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="39" op_0_bw="7">
<![CDATA[
.split50:369 %sext_ln1118_28 = sext i7 %layer2_weights_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="985" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:370 %mul_ln1118_25 = mul i39 %sext_ln1118_28, i39 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="986" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="5">
<![CDATA[
.split50:376 %layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_load"/></StgValue>
</operation>

<operation id="987" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="40" op_0_bw="9">
<![CDATA[
.split50:377 %sext_ln1192_46 = sext i9 %layer2_weights_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="988" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:378 %mul_ln1192_21 = mul i40 %sext_ln1192_46, i40 %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="989" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:382 %layer2_weights_V_51_addr = getelementptr i7 %layer2_weights_V_51, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_addr"/></StgValue>
</operation>

<operation id="990" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="7" op_0_bw="5">
<![CDATA[
.split50:383 %layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_load"/></StgValue>
</operation>

<operation id="991" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:390 %layer2_weights_V_52_addr = getelementptr i7 %layer2_weights_V_52, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_addr"/></StgValue>
</operation>

<operation id="992" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="7" op_0_bw="5">
<![CDATA[
.split50:391 %layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_load"/></StgValue>
</operation>

<operation id="993" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:398 %layer2_weights_V_53_addr = getelementptr i7 %layer2_weights_V_53, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_addr"/></StgValue>
</operation>

<operation id="994" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="7" op_0_bw="5">
<![CDATA[
.split50:399 %layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_load"/></StgValue>
</operation>

<operation id="995" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:406 %layer2_weights_V_54_addr = getelementptr i7 %layer2_weights_V_54, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_addr"/></StgValue>
</operation>

<operation id="996" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="5">
<![CDATA[
.split50:407 %layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_load"/></StgValue>
</operation>

<operation id="997" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:414 %layer2_weights_V_55_addr = getelementptr i7 %layer2_weights_V_55, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_addr"/></StgValue>
</operation>

<operation id="998" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="7" op_0_bw="5">
<![CDATA[
.split50:415 %layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="999" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:364 %shl_ln728_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1000" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="40" op_0_bw="39">
<![CDATA[
.split50:365 %sext_ln703_24 = sext i39 %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="1001" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:366 %add_ln1192_47 = add i40 %shl_ln728_46, i40 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1002" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:371 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1003" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:372 %shl_ln728_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1004" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="40" op_0_bw="39">
<![CDATA[
.split50:373 %sext_ln703_25 = sext i39 %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="1005" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:374 %add_ln1192_48 = add i40 %shl_ln728_47, i40 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1006" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:379 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_48, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1007" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:380 %shl_ln728_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1008" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:381 %add_ln1192_49 = add i40 %shl_ln728_48, i40 %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1009" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="7" op_0_bw="5">
<![CDATA[
.split50:383 %layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_load"/></StgValue>
</operation>

<operation id="1010" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="39" op_0_bw="7">
<![CDATA[
.split50:384 %sext_ln1118_29 = sext i7 %layer2_weights_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1011" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:385 %mul_ln1118_26 = mul i39 %sext_ln1118_29, i39 %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="1012" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:386 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_49, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1013" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:387 %shl_ln728_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1014" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="40" op_0_bw="39">
<![CDATA[
.split50:388 %sext_ln703_26 = sext i39 %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="1015" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:389 %add_ln1192_50 = add i40 %shl_ln728_49, i40 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1016" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="7" op_0_bw="5">
<![CDATA[
.split50:391 %layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_load"/></StgValue>
</operation>

<operation id="1017" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="39" op_0_bw="7">
<![CDATA[
.split50:392 %sext_ln1118_30 = sext i7 %layer2_weights_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1018" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:393 %mul_ln1118_27 = mul i39 %sext_ln1118_30, i39 %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="1019" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:394 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_50, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1020" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:395 %shl_ln728_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1021" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="40" op_0_bw="39">
<![CDATA[
.split50:396 %sext_ln703_27 = sext i39 %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="1022" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:397 %add_ln1192_51 = add i40 %shl_ln728_50, i40 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1023" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="7" op_0_bw="5">
<![CDATA[
.split50:399 %layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_load"/></StgValue>
</operation>

<operation id="1024" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="39" op_0_bw="7">
<![CDATA[
.split50:400 %sext_ln1118_31 = sext i7 %layer2_weights_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1025" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:401 %mul_ln1118_28 = mul i39 %sext_ln1118_31, i39 %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="1026" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:402 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_51, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1027" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="5">
<![CDATA[
.split50:407 %layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_load"/></StgValue>
</operation>

<operation id="1028" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="39" op_0_bw="7">
<![CDATA[
.split50:408 %sext_ln1118_32 = sext i7 %layer2_weights_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1029" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:409 %mul_ln1118_29 = mul i39 %sext_ln1118_32, i39 %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="1030" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="7" op_0_bw="5">
<![CDATA[
.split50:415 %layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_load"/></StgValue>
</operation>

<operation id="1031" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="39" op_0_bw="7">
<![CDATA[
.split50:416 %sext_ln1118_33 = sext i7 %layer2_weights_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="1032" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:417 %mul_ln1118_30 = mul i39 %sext_ln1118_33, i39 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="1033" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:422 %layer2_weights_V_56_addr = getelementptr i7 %layer2_weights_V_56, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_addr"/></StgValue>
</operation>

<operation id="1034" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="7" op_0_bw="5">
<![CDATA[
.split50:423 %layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_load"/></StgValue>
</operation>

<operation id="1035" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:430 %layer2_weights_V_57_addr = getelementptr i9 %layer2_weights_V_57, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_addr"/></StgValue>
</operation>

<operation id="1036" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="5">
<![CDATA[
.split50:431 %layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_load"/></StgValue>
</operation>

<operation id="1037" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:437 %layer2_weights_V_58_addr = getelementptr i10 %layer2_weights_V_58, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_addr"/></StgValue>
</operation>

<operation id="1038" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="5">
<![CDATA[
.split50:438 %layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_load"/></StgValue>
</operation>

<operation id="1039" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:444 %layer2_weights_V_59_addr = getelementptr i7 %layer2_weights_V_59, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_addr"/></StgValue>
</operation>

<operation id="1040" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="5">
<![CDATA[
.split50:445 %layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_load"/></StgValue>
</operation>

<operation id="1041" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:452 %layer2_weights_V_60_addr = getelementptr i7 %layer2_weights_V_60, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_addr"/></StgValue>
</operation>

<operation id="1042" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="5">
<![CDATA[
.split50:453 %layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1043" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:403 %shl_ln728_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1044" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="40" op_0_bw="39">
<![CDATA[
.split50:404 %sext_ln703_28 = sext i39 %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="1045" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:405 %add_ln1192_52 = add i40 %shl_ln728_51, i40 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1046" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:410 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_52, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1047" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:411 %shl_ln728_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1048" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="40" op_0_bw="39">
<![CDATA[
.split50:412 %sext_ln703_29 = sext i39 %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="1049" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:413 %add_ln1192_53 = add i40 %shl_ln728_52, i40 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1050" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:418 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_53, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1051" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:419 %shl_ln728_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1052" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="40" op_0_bw="39">
<![CDATA[
.split50:420 %sext_ln703_30 = sext i39 %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="1053" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:421 %add_ln1192_54 = add i40 %shl_ln728_53, i40 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1054" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="7" op_0_bw="5">
<![CDATA[
.split50:423 %layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_load"/></StgValue>
</operation>

<operation id="1055" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="39" op_0_bw="7">
<![CDATA[
.split50:424 %sext_ln1118_34 = sext i7 %layer2_weights_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="1056" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:425 %mul_ln1118_31 = mul i39 %sext_ln1118_34, i39 %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="1057" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:426 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_54, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1058" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:427 %shl_ln728_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1059" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="40" op_0_bw="39">
<![CDATA[
.split50:428 %sext_ln703_31 = sext i39 %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="1060" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:429 %add_ln1192_55 = add i40 %shl_ln728_54, i40 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1061" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="5">
<![CDATA[
.split50:431 %layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_load"/></StgValue>
</operation>

<operation id="1062" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="40" op_0_bw="9">
<![CDATA[
.split50:432 %sext_ln1192_47 = sext i9 %layer2_weights_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="1063" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:433 %mul_ln1192_22 = mul i40 %sext_ln1192_47, i40 %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="1064" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:434 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_55, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1065" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:435 %shl_ln728_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1066" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:436 %add_ln1192_56 = add i40 %shl_ln728_55, i40 %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1067" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="10" op_0_bw="5">
<![CDATA[
.split50:438 %layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_load"/></StgValue>
</operation>

<operation id="1068" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="40" op_0_bw="10">
<![CDATA[
.split50:439 %sext_ln1192_48 = sext i10 %layer2_weights_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="1069" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:440 %mul_ln1192_23 = mul i40 %sext_ln1192_48, i40 %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="1070" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:441 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_56, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1071" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="5">
<![CDATA[
.split50:445 %layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_load"/></StgValue>
</operation>

<operation id="1072" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="39" op_0_bw="7">
<![CDATA[
.split50:446 %sext_ln1118_35 = sext i7 %layer2_weights_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="1073" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:447 %mul_ln1118_32 = mul i39 %sext_ln1118_35, i39 %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="1074" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="5">
<![CDATA[
.split50:453 %layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_load"/></StgValue>
</operation>

<operation id="1075" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="39" op_0_bw="7">
<![CDATA[
.split50:454 %sext_ln1118_36 = sext i7 %layer2_weights_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="1076" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:455 %mul_ln1118_33 = mul i39 %sext_ln1118_36, i39 %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="1077" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:460 %layer2_weights_V_61_addr = getelementptr i7 %layer2_weights_V_61, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_addr"/></StgValue>
</operation>

<operation id="1078" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="5">
<![CDATA[
.split50:461 %layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_load"/></StgValue>
</operation>

<operation id="1079" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:468 %layer2_weights_V_62_addr = getelementptr i10 %layer2_weights_V_62, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_addr"/></StgValue>
</operation>

<operation id="1080" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="5">
<![CDATA[
.split50:469 %layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1081" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:442 %shl_ln728_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1082" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:443 %add_ln1192_57 = add i40 %shl_ln728_56, i40 %mul_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1083" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:448 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_57, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1084" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:449 %shl_ln728_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1085" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="40" op_0_bw="39">
<![CDATA[
.split50:450 %sext_ln703_32 = sext i39 %mul_ln1118_32

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="1086" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:451 %add_ln1192_58 = add i40 %shl_ln728_57, i40 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1087" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:456 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_58, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1088" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:457 %shl_ln728_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1089" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="40" op_0_bw="39">
<![CDATA[
.split50:458 %sext_ln703_33 = sext i39 %mul_ln1118_33

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="1090" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:459 %add_ln1192_59 = add i40 %shl_ln728_58, i40 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1091" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="5">
<![CDATA[
.split50:461 %layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_load"/></StgValue>
</operation>

<operation id="1092" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="39" op_0_bw="7">
<![CDATA[
.split50:462 %sext_ln1118_37 = sext i7 %layer2_weights_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="1093" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:463 %mul_ln1118_34 = mul i39 %sext_ln1118_37, i39 %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="1094" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:464 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_59, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1095" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:465 %shl_ln728_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1096" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="40" op_0_bw="39">
<![CDATA[
.split50:466 %sext_ln703_34 = sext i39 %mul_ln1118_34

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="1097" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:467 %add_ln1192_60 = add i40 %shl_ln728_59, i40 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1098" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="5">
<![CDATA[
.split50:469 %layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_load"/></StgValue>
</operation>

<operation id="1099" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="40" op_0_bw="10">
<![CDATA[
.split50:470 %sext_ln1192_49 = sext i10 %layer2_weights_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="1100" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:471 %mul_ln1192_24 = mul i40 %sext_ln1192_49, i40 %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="1101" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:472 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_60, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1102" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:473 %shl_ln728_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1103" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:474 %add_ln1192_61 = add i40 %shl_ln728_60, i40 %mul_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1104" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:475 %layer2_weights_V_63_addr = getelementptr i7 %layer2_weights_V_63, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_addr"/></StgValue>
</operation>

<operation id="1105" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="5">
<![CDATA[
.split50:476 %layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_load"/></StgValue>
</operation>

<operation id="1106" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:479 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_61, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1107" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="1108" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="5">
<![CDATA[
.split50:476 %layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_load"/></StgValue>
</operation>

<operation id="1109" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="39" op_0_bw="7">
<![CDATA[
.split50:477 %sext_ln1118_38 = sext i7 %layer2_weights_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="1110" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split50:478 %mul_ln1118_35 = mul i39 %sext_ln1118_38, i39 %temp_output_V_0_load_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="1111" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split50:480 %shl_ln728_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1112" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="40" op_0_bw="39">
<![CDATA[
.split50:481 %sext_ln703_35 = sext i39 %mul_ln1118_35

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="1113" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split50:482 %add_ln1192_62 = add i40 %shl_ln728_61, i40 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1114" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split50:483 %trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_62, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1115" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:484 %temp_output2_V_0_addr = getelementptr i32 %temp_output2_V_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr"/></StgValue>
</operation>

<operation id="1116" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split50:485 %store_ln31 = store i32 %trunc_ln708_s, i5 %temp_output2_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="1117" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
.split50:486 %br_ln0 = br void %_Z13hw_act_layer1PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1118" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1119" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:0 %i_2 = phi i6 %add_ln78, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread, i6 0, void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1120" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:1 %add_ln78 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="1121" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:3 %icmp_ln78 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="1123" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:4 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1124" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:5 %br_ln78 = br i1 %icmp_ln78, void %.split47, void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="1125" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="6">
<![CDATA[
.split47:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="1126" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split47:2 %temp_output2_V_0_addr_1 = getelementptr i32 %temp_output2_V_0, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_1"/></StgValue>
</operation>

<operation id="1127" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="5">
<![CDATA[
.split47:3 %p_Val2_4 = load i5 %temp_output2_V_0_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1128" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread:0 %br_ln0 = br void %_Z11hwmm_layer2PA64_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1129" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:1 %specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln78"/></StgValue>
</operation>

<operation id="1130" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="5">
<![CDATA[
.split47:3 %p_Val2_4 = load i5 %temp_output2_V_0_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1131" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split47:4 %icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="1132" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split47:5 %br_ln885 = br i1 %icmp_ln885_1, void %_ifconv36, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="1133" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:0 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="1134" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:1 %tmp_V_2 = sub i32 0, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="1135" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:2 %tmp_V_7 = select i1 %p_Result_18, i32 %tmp_V_2, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="1136" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:3 %p_Result_19 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_7, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="1137" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv36:4 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="1138" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:5 %sub_ln894_1 = sub i32 32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="1139" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:6 %lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="1140" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:7 %tmp_124 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1141" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv36:8 %icmp_ln896_1 = icmp_sgt  i31 %tmp_124, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="1142" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="32">
<![CDATA[
_ifconv36:9 %trunc_ln897_1 = trunc i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="1143" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv36:10 %sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="1144" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="6">
<![CDATA[
_ifconv36:11 %zext_ln897_1 = zext i6 %sub_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="1145" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:12 %lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="1146" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:13 %shl_ln899_1 = shl i32 1, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="shl_ln899_1"/></StgValue>
</operation>

<operation id="1147" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:14 %or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="1148" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:15 %and_ln899_2 = and i32 %tmp_V_7, i32 %or_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="1149" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:16 %icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="1150" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:18 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1151" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:19 %xor_ln899_1 = xor i1 %tmp_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="1152" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:20 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_7, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="1153" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:21 %icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="1154" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv36:22 %select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_20

]]></Node>
<StgValue><ssdm name="select_ln896_1"/></StgValue>
</operation>

<operation id="1155" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:23 %add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="1156" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:26 %and_ln899_3 = and i1 %p_Result_20, i1 %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_3"/></StgValue>
</operation>

<operation id="1157" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:27 %sub_ln909_1 = sub i32 54, i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln909_1"/></StgValue>
</operation>

<operation id="1158" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv36:30 %select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="1159" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="32">
<![CDATA[
_ifconv36:38 %trunc_ln893_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1160" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:17 %zext_ln907_1 = zext i32 %tmp_V_7

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="1161" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:24 %zext_ln908_1 = zext i32 %add_ln908_1

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="1162" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:25 %lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="1163" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:28 %zext_ln909_1 = zext i32 %sub_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="1164" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:29 %shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="shl_ln909_1"/></StgValue>
</operation>

<operation id="1165" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv36:31 %m_5 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="1166" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="1">
<![CDATA[
_ifconv36:32 %zext_ln911_1 = zext i1 %select_ln908_2

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="1167" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:33 %m_6 = add i64 %m_5, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="1168" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:34 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="1169" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="63">
<![CDATA[
_ifconv36:35 %zext_ln912_1 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="1170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv36:36 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_6, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1171" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv36:37 %select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_1"/></StgValue>
</operation>

<operation id="1172" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:39 %sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="1173" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:40 %add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="1174" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv36:41 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_18, i11 %add_ln915_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1175" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv36:42 %p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_2, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="1176" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64">
<![CDATA[
_ifconv36:43 %bitcast_ln734_1 = bitcast i64 %p_Result_21

]]></Node>
<StgValue><ssdm name="bitcast_ln734_1"/></StgValue>
</operation>

<operation id="1177" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:44 %trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_6, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1506_1"/></StgValue>
</operation>

<operation id="1178" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:45 %icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506_2"/></StgValue>
</operation>

<operation id="1179" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv36:46 %icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_3"/></StgValue>
</operation>

<operation id="1180" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:48 %tmp_4 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1181" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:47 %or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2

]]></Node>
<StgValue><ssdm name="or_ln1506_1"/></StgValue>
</operation>

<operation id="1182" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:48 %tmp_4 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1183" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:49 %and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln1506_1"/></StgValue>
</operation>

<operation id="1184" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv36:50 %br_ln79 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="1185" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln80 = store i32 0, i5 %temp_output2_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="1186" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i147.thread

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1187" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:0 %temp_output2_V_0_addr_2 = getelementptr i32 %temp_output2_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_2"/></StgValue>
</operation>

<operation id="1188" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:1 %temp_output2_V_0_load = load i5 %temp_output2_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load"/></StgValue>
</operation>

<operation id="1189" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:3 %temp_output2_V_0_addr_3 = getelementptr i32 %temp_output2_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_3"/></StgValue>
</operation>

<operation id="1190" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:4 %temp_output2_V_0_load_1 = load i5 %temp_output2_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1191" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:1 %temp_output2_V_0_load = load i5 %temp_output2_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load"/></StgValue>
</operation>

<operation id="1192" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:4 %temp_output2_V_0_load_1 = load i5 %temp_output2_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_1"/></StgValue>
</operation>

<operation id="1193" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:6 %temp_output2_V_0_addr_4 = getelementptr i32 %temp_output2_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_4"/></StgValue>
</operation>

<operation id="1194" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:7 %temp_output2_V_0_load_2 = load i5 %temp_output2_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_2"/></StgValue>
</operation>

<operation id="1195" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:9 %temp_output2_V_0_addr_5 = getelementptr i32 %temp_output2_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_5"/></StgValue>
</operation>

<operation id="1196" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:10 %temp_output2_V_0_load_3 = load i5 %temp_output2_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1197" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:7 %temp_output2_V_0_load_2 = load i5 %temp_output2_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_2"/></StgValue>
</operation>

<operation id="1198" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:10 %temp_output2_V_0_load_3 = load i5 %temp_output2_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_3"/></StgValue>
</operation>

<operation id="1199" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:12 %temp_output2_V_0_addr_6 = getelementptr i32 %temp_output2_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_6"/></StgValue>
</operation>

<operation id="1200" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:13 %temp_output2_V_0_load_4 = load i5 %temp_output2_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_4"/></StgValue>
</operation>

<operation id="1201" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:15 %temp_output2_V_0_addr_7 = getelementptr i32 %temp_output2_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_7"/></StgValue>
</operation>

<operation id="1202" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:16 %temp_output2_V_0_load_5 = load i5 %temp_output2_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1203" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:13 %temp_output2_V_0_load_4 = load i5 %temp_output2_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_4"/></StgValue>
</operation>

<operation id="1204" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:16 %temp_output2_V_0_load_5 = load i5 %temp_output2_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_5"/></StgValue>
</operation>

<operation id="1205" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:18 %temp_output2_V_0_addr_8 = getelementptr i32 %temp_output2_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_8"/></StgValue>
</operation>

<operation id="1206" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:19 %temp_output2_V_0_load_6 = load i5 %temp_output2_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_6"/></StgValue>
</operation>

<operation id="1207" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:21 %temp_output2_V_0_addr_9 = getelementptr i32 %temp_output2_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_9"/></StgValue>
</operation>

<operation id="1208" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:22 %temp_output2_V_0_load_7 = load i5 %temp_output2_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1209" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:19 %temp_output2_V_0_load_6 = load i5 %temp_output2_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_6"/></StgValue>
</operation>

<operation id="1210" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:22 %temp_output2_V_0_load_7 = load i5 %temp_output2_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_7"/></StgValue>
</operation>

<operation id="1211" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:24 %temp_output2_V_0_addr_10 = getelementptr i32 %temp_output2_V_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_10"/></StgValue>
</operation>

<operation id="1212" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:25 %temp_output2_V_0_load_8 = load i5 %temp_output2_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_8"/></StgValue>
</operation>

<operation id="1213" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:27 %temp_output2_V_0_addr_11 = getelementptr i32 %temp_output2_V_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_11"/></StgValue>
</operation>

<operation id="1214" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:28 %temp_output2_V_0_load_9 = load i5 %temp_output2_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1215" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:25 %temp_output2_V_0_load_8 = load i5 %temp_output2_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_8"/></StgValue>
</operation>

<operation id="1216" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:28 %temp_output2_V_0_load_9 = load i5 %temp_output2_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_9"/></StgValue>
</operation>

<operation id="1217" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:30 %temp_output2_V_0_addr_12 = getelementptr i32 %temp_output2_V_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_12"/></StgValue>
</operation>

<operation id="1218" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:31 %temp_output2_V_0_load_10 = load i5 %temp_output2_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_10"/></StgValue>
</operation>

<operation id="1219" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:33 %temp_output2_V_0_addr_13 = getelementptr i32 %temp_output2_V_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_13"/></StgValue>
</operation>

<operation id="1220" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:34 %temp_output2_V_0_load_11 = load i5 %temp_output2_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1221" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:31 %temp_output2_V_0_load_10 = load i5 %temp_output2_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_10"/></StgValue>
</operation>

<operation id="1222" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:34 %temp_output2_V_0_load_11 = load i5 %temp_output2_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_11"/></StgValue>
</operation>

<operation id="1223" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:36 %temp_output2_V_0_addr_14 = getelementptr i32 %temp_output2_V_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_14"/></StgValue>
</operation>

<operation id="1224" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:37 %temp_output2_V_0_load_12 = load i5 %temp_output2_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_12"/></StgValue>
</operation>

<operation id="1225" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:39 %temp_output2_V_0_addr_15 = getelementptr i32 %temp_output2_V_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_15"/></StgValue>
</operation>

<operation id="1226" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:40 %temp_output2_V_0_load_13 = load i5 %temp_output2_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1227" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:37 %temp_output2_V_0_load_12 = load i5 %temp_output2_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_12"/></StgValue>
</operation>

<operation id="1228" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:40 %temp_output2_V_0_load_13 = load i5 %temp_output2_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_13"/></StgValue>
</operation>

<operation id="1229" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:42 %temp_output2_V_0_addr_16 = getelementptr i32 %temp_output2_V_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_16"/></StgValue>
</operation>

<operation id="1230" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:43 %temp_output2_V_0_load_14 = load i5 %temp_output2_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_14"/></StgValue>
</operation>

<operation id="1231" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:45 %temp_output2_V_0_addr_17 = getelementptr i32 %temp_output2_V_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_17"/></StgValue>
</operation>

<operation id="1232" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:46 %temp_output2_V_0_load_15 = load i5 %temp_output2_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1233" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:43 %temp_output2_V_0_load_14 = load i5 %temp_output2_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_14"/></StgValue>
</operation>

<operation id="1234" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:46 %temp_output2_V_0_load_15 = load i5 %temp_output2_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_15"/></StgValue>
</operation>

<operation id="1235" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:48 %temp_output2_V_0_addr_18 = getelementptr i32 %temp_output2_V_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_18"/></StgValue>
</operation>

<operation id="1236" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:49 %temp_output2_V_0_load_16 = load i5 %temp_output2_V_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_16"/></StgValue>
</operation>

<operation id="1237" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:51 %temp_output2_V_0_addr_19 = getelementptr i32 %temp_output2_V_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_19"/></StgValue>
</operation>

<operation id="1238" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:52 %temp_output2_V_0_load_17 = load i5 %temp_output2_V_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_17"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1239" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:49 %temp_output2_V_0_load_16 = load i5 %temp_output2_V_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_16"/></StgValue>
</operation>

<operation id="1240" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:52 %temp_output2_V_0_load_17 = load i5 %temp_output2_V_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_17"/></StgValue>
</operation>

<operation id="1241" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:54 %temp_output2_V_0_addr_20 = getelementptr i32 %temp_output2_V_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_20"/></StgValue>
</operation>

<operation id="1242" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:55 %temp_output2_V_0_load_18 = load i5 %temp_output2_V_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_18"/></StgValue>
</operation>

<operation id="1243" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:57 %temp_output2_V_0_addr_21 = getelementptr i32 %temp_output2_V_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_21"/></StgValue>
</operation>

<operation id="1244" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:58 %temp_output2_V_0_load_19 = load i5 %temp_output2_V_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_19"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1245" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:55 %temp_output2_V_0_load_18 = load i5 %temp_output2_V_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_18"/></StgValue>
</operation>

<operation id="1246" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:58 %temp_output2_V_0_load_19 = load i5 %temp_output2_V_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_19"/></StgValue>
</operation>

<operation id="1247" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:60 %temp_output2_V_0_addr_22 = getelementptr i32 %temp_output2_V_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_22"/></StgValue>
</operation>

<operation id="1248" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:61 %temp_output2_V_0_load_20 = load i5 %temp_output2_V_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_20"/></StgValue>
</operation>

<operation id="1249" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:63 %temp_output2_V_0_addr_23 = getelementptr i32 %temp_output2_V_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_23"/></StgValue>
</operation>

<operation id="1250" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:64 %temp_output2_V_0_load_21 = load i5 %temp_output2_V_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_21"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1251" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:61 %temp_output2_V_0_load_20 = load i5 %temp_output2_V_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_20"/></StgValue>
</operation>

<operation id="1252" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:64 %temp_output2_V_0_load_21 = load i5 %temp_output2_V_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_21"/></StgValue>
</operation>

<operation id="1253" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:66 %temp_output2_V_0_addr_24 = getelementptr i32 %temp_output2_V_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_24"/></StgValue>
</operation>

<operation id="1254" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:67 %temp_output2_V_0_load_22 = load i5 %temp_output2_V_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_22"/></StgValue>
</operation>

<operation id="1255" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:69 %temp_output2_V_0_addr_25 = getelementptr i32 %temp_output2_V_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_25"/></StgValue>
</operation>

<operation id="1256" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:70 %temp_output2_V_0_load_23 = load i5 %temp_output2_V_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_23"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1257" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:67 %temp_output2_V_0_load_22 = load i5 %temp_output2_V_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_22"/></StgValue>
</operation>

<operation id="1258" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:70 %temp_output2_V_0_load_23 = load i5 %temp_output2_V_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_23"/></StgValue>
</operation>

<operation id="1259" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:72 %temp_output2_V_0_addr_26 = getelementptr i32 %temp_output2_V_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_26"/></StgValue>
</operation>

<operation id="1260" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:73 %temp_output2_V_0_load_24 = load i5 %temp_output2_V_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_24"/></StgValue>
</operation>

<operation id="1261" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:75 %temp_output2_V_0_addr_27 = getelementptr i32 %temp_output2_V_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_27"/></StgValue>
</operation>

<operation id="1262" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:76 %temp_output2_V_0_load_25 = load i5 %temp_output2_V_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_25"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1263" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:73 %temp_output2_V_0_load_24 = load i5 %temp_output2_V_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_24"/></StgValue>
</operation>

<operation id="1264" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:76 %temp_output2_V_0_load_25 = load i5 %temp_output2_V_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_25"/></StgValue>
</operation>

<operation id="1265" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:78 %temp_output2_V_0_addr_28 = getelementptr i32 %temp_output2_V_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_28"/></StgValue>
</operation>

<operation id="1266" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:79 %temp_output2_V_0_load_26 = load i5 %temp_output2_V_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_26"/></StgValue>
</operation>

<operation id="1267" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:81 %temp_output2_V_0_addr_29 = getelementptr i32 %temp_output2_V_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_29"/></StgValue>
</operation>

<operation id="1268" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:82 %temp_output2_V_0_load_27 = load i5 %temp_output2_V_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_27"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1269" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:79 %temp_output2_V_0_load_26 = load i5 %temp_output2_V_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_26"/></StgValue>
</operation>

<operation id="1270" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:82 %temp_output2_V_0_load_27 = load i5 %temp_output2_V_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_27"/></StgValue>
</operation>

<operation id="1271" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:84 %temp_output2_V_0_addr_30 = getelementptr i32 %temp_output2_V_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_30"/></StgValue>
</operation>

<operation id="1272" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:85 %temp_output2_V_0_load_28 = load i5 %temp_output2_V_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_28"/></StgValue>
</operation>

<operation id="1273" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:87 %temp_output2_V_0_addr_31 = getelementptr i32 %temp_output2_V_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_31"/></StgValue>
</operation>

<operation id="1274" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:88 %temp_output2_V_0_load_29 = load i5 %temp_output2_V_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_29"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1275" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:85 %temp_output2_V_0_load_28 = load i5 %temp_output2_V_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_28"/></StgValue>
</operation>

<operation id="1276" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:88 %temp_output2_V_0_load_29 = load i5 %temp_output2_V_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_29"/></StgValue>
</operation>

<operation id="1277" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:90 %temp_output2_V_0_addr_32 = getelementptr i32 %temp_output2_V_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_32"/></StgValue>
</operation>

<operation id="1278" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:91 %temp_output2_V_0_load_30 = load i5 %temp_output2_V_0_addr_32

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_30"/></StgValue>
</operation>

<operation id="1279" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:93 %temp_output2_V_0_addr_33 = getelementptr i32 %temp_output2_V_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_addr_33"/></StgValue>
</operation>

<operation id="1280" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:94 %temp_output2_V_0_load_31 = load i5 %temp_output2_V_0_addr_33

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1281" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:2 %sext_ln708_2 = sext i32 %temp_output2_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="1282" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:5 %sext_ln1192_50 = sext i32 %temp_output2_V_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="1283" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:8 %sext_ln1192_51 = sext i32 %temp_output2_V_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="1284" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:11 %sext_ln1192_52 = sext i32 %temp_output2_V_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="1285" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:14 %sext_ln1116_38 = sext i32 %temp_output2_V_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="1286" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:17 %sext_ln1192_53 = sext i32 %temp_output2_V_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="1287" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:20 %sext_ln1192_54 = sext i32 %temp_output2_V_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="1288" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:23 %sext_ln1192_55 = sext i32 %temp_output2_V_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="1289" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:26 %sext_ln1192_56 = sext i32 %temp_output2_V_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="1290" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:29 %sext_ln1116_39 = sext i32 %temp_output2_V_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="1291" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:32 %sext_ln1192_57 = sext i32 %temp_output2_V_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="1292" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:35 %sext_ln1192_58 = sext i32 %temp_output2_V_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="1293" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:38 %sext_ln1192_59 = sext i32 %temp_output2_V_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="1294" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:41 %sext_ln1192_60 = sext i32 %temp_output2_V_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="1295" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:44 %sext_ln1192_61 = sext i32 %temp_output2_V_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="1296" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:47 %sext_ln1192_62 = sext i32 %temp_output2_V_0_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="1297" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:50 %sext_ln1192_63 = sext i32 %temp_output2_V_0_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="1298" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:53 %sext_ln1192_64 = sext i32 %temp_output2_V_0_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="1299" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:56 %sext_ln1192_65 = sext i32 %temp_output2_V_0_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="1300" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:59 %sext_ln1116_40 = sext i32 %temp_output2_V_0_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="1301" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:62 %sext_ln1192_66 = sext i32 %temp_output2_V_0_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="1302" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:65 %sext_ln1192_67 = sext i32 %temp_output2_V_0_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="1303" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:68 %sext_ln1192_68 = sext i32 %temp_output2_V_0_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="1304" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:71 %sext_ln1192_69 = sext i32 %temp_output2_V_0_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="1305" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:74 %sext_ln1192_70 = sext i32 %temp_output2_V_0_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="1306" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:77 %sext_ln1192_71 = sext i32 %temp_output2_V_0_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="1307" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:80 %sext_ln1192_72 = sext i32 %temp_output2_V_0_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="1308" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:83 %sext_ln1116_41 = sext i32 %temp_output2_V_0_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="1309" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:86 %sext_ln1192_73 = sext i32 %temp_output2_V_0_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="1310" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:89 %sext_ln1192_74 = sext i32 %temp_output2_V_0_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="1311" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:91 %temp_output2_V_0_load_30 = load i5 %temp_output2_V_0_addr_32

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_30"/></StgValue>
</operation>

<operation id="1312" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:92 %sext_ln1192_75 = sext i32 %temp_output2_V_0_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="1313" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:94 %temp_output2_V_0_load_31 = load i5 %temp_output2_V_0_addr_33

]]></Node>
<StgValue><ssdm name="temp_output2_V_0_load_31"/></StgValue>
</operation>

<operation id="1314" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:95 %sext_ln1192_76 = sext i32 %temp_output2_V_0_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="1315" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader:96 %br_ln0 = br void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1316" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:0 %j_2 = phi i5 %add_ln40, void %.split45, i5 0, void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1317" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:1 %add_ln40 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="1318" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:3 %icmp_ln40 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="1320" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:4 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1321" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit:5 %br_ln40 = br i1 %icmp_ln40, void %.split45, void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="1322" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="5">
<![CDATA[
.split45:0 %j_2_cast = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="1323" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:2 %layer3_weights_V_0_addr = getelementptr i10 %layer3_weights_V_0, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_0_addr"/></StgValue>
</operation>

<operation id="1324" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="4">
<![CDATA[
.split45:3 %layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_0_load"/></StgValue>
</operation>

<operation id="1325" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:6 %layer3_weights_V_1_addr = getelementptr i10 %layer3_weights_V_1, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_1_addr"/></StgValue>
</operation>

<operation id="1326" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="4">
<![CDATA[
.split45:7 %layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_1_load"/></StgValue>
</operation>

<operation id="1327" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:13 %layer3_weights_V_2_addr = getelementptr i10 %layer3_weights_V_2, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_2_addr"/></StgValue>
</operation>

<operation id="1328" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="4">
<![CDATA[
.split45:14 %layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_2_load"/></StgValue>
</operation>

<operation id="1329" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:20 %layer3_weights_V_3_addr = getelementptr i11 %layer3_weights_V_3, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_3_addr"/></StgValue>
</operation>

<operation id="1330" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="4">
<![CDATA[
.split45:21 %layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_3_load"/></StgValue>
</operation>

<operation id="1331" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:27 %layer3_weights_V_4_addr = getelementptr i8 %layer3_weights_V_4, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_4_addr"/></StgValue>
</operation>

<operation id="1332" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="4">
<![CDATA[
.split45:28 %layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_4_load"/></StgValue>
</operation>

<operation id="1333" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:34 %layer3_weights_V_5_addr = getelementptr i10 %layer3_weights_V_5, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_5_addr"/></StgValue>
</operation>

<operation id="1334" st_id="85" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="4">
<![CDATA[
.split45:35 %layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1335" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="4">
<![CDATA[
.split45:3 %layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_0_load"/></StgValue>
</operation>

<operation id="1336" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="40" op_0_bw="10">
<![CDATA[
.split45:4 %sext_ln708_3 = sext i10 %layer3_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="1337" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:5 %mul_ln708_1 = mul i40 %sext_ln708_3, i40 %sext_ln708_2

]]></Node>
<StgValue><ssdm name="mul_ln708_1"/></StgValue>
</operation>

<operation id="1338" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="4">
<![CDATA[
.split45:7 %layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_1_load"/></StgValue>
</operation>

<operation id="1339" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="40" op_0_bw="10">
<![CDATA[
.split45:8 %sext_ln1192_77 = sext i10 %layer3_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="1340" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:9 %mul_ln1192_25 = mul i40 %sext_ln1192_77, i40 %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="1341" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:10 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1342" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:11 %shl_ln728_62 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1343" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:12 %add_ln1192_64 = add i40 %shl_ln728_62, i40 %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="1344" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="4">
<![CDATA[
.split45:14 %layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_2_load"/></StgValue>
</operation>

<operation id="1345" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="40" op_0_bw="10">
<![CDATA[
.split45:15 %sext_ln1192_78 = sext i10 %layer3_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="1346" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:16 %mul_ln1192_26 = mul i40 %sext_ln1192_78, i40 %sext_ln1192_51

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="1347" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:17 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_64, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1348" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:18 %shl_ln728_63 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="1349" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:19 %add_ln1192_65 = add i40 %shl_ln728_63, i40 %mul_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1350" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="4">
<![CDATA[
.split45:21 %layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_3_load"/></StgValue>
</operation>

<operation id="1351" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="40" op_0_bw="11">
<![CDATA[
.split45:22 %sext_ln1192_79 = sext i11 %layer3_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="1352" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:23 %mul_ln1192_27 = mul i40 %sext_ln1192_79, i40 %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="1353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:24 %tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_65, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1354" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="4">
<![CDATA[
.split45:28 %layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_4_load"/></StgValue>
</operation>

<operation id="1355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="40" op_0_bw="8">
<![CDATA[
.split45:29 %sext_ln1118_39 = sext i8 %layer3_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="1356" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:30 %mul_ln703_3 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="1357" st_id="86" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="4">
<![CDATA[
.split45:35 %layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_5_load"/></StgValue>
</operation>

<operation id="1358" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="40" op_0_bw="10">
<![CDATA[
.split45:36 %sext_ln1192_80 = sext i10 %layer3_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="1359" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:37 %mul_ln1192_28 = mul i40 %sext_ln1192_80, i40 %sext_ln1192_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="1360" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:41 %layer3_weights_V_6_addr = getelementptr i9 %layer3_weights_V_6, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_6_addr"/></StgValue>
</operation>

<operation id="1361" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="4">
<![CDATA[
.split45:42 %layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_6_load"/></StgValue>
</operation>

<operation id="1362" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:48 %layer3_weights_V_7_addr = getelementptr i9 %layer3_weights_V_7, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_7_addr"/></StgValue>
</operation>

<operation id="1363" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="9" op_0_bw="4">
<![CDATA[
.split45:49 %layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_7_load"/></StgValue>
</operation>

<operation id="1364" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:55 %layer3_weights_V_8_addr = getelementptr i9 %layer3_weights_V_8, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_8_addr"/></StgValue>
</operation>

<operation id="1365" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="4">
<![CDATA[
.split45:56 %layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_8_load"/></StgValue>
</operation>

<operation id="1366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:62 %layer3_weights_V_9_addr = getelementptr i8 %layer3_weights_V_9, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_9_addr"/></StgValue>
</operation>

<operation id="1367" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="4">
<![CDATA[
.split45:63 %layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_9_load"/></StgValue>
</operation>

<operation id="1368" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:69 %layer3_weights_V_10_addr = getelementptr i10 %layer3_weights_V_10, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_10_addr"/></StgValue>
</operation>

<operation id="1369" st_id="86" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="10" op_0_bw="4">
<![CDATA[
.split45:70 %layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1370" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:25 %shl_ln728_64 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="1371" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:26 %add_ln1192_66 = add i40 %shl_ln728_64, i40 %mul_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="1372" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:31 %tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_66, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1373" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:32 %shl_ln728_65 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="1374" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:33 %add_ln1192_67 = add i40 %shl_ln728_65, i40 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="1375" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:38 %tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_67, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1376" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:39 %shl_ln728_66 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="1377" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:40 %add_ln1192_68 = add i40 %shl_ln728_66, i40 %mul_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="1378" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="4">
<![CDATA[
.split45:42 %layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_6_load"/></StgValue>
</operation>

<operation id="1379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="40" op_0_bw="9">
<![CDATA[
.split45:43 %sext_ln1192_81 = sext i9 %layer3_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="1380" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:44 %mul_ln1192_29 = mul i40 %sext_ln1192_81, i40 %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="1381" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:45 %tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_68, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1382" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:46 %shl_ln728_67 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="1383" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:47 %add_ln1192_69 = add i40 %shl_ln728_67, i40 %mul_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="1384" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="9" op_0_bw="4">
<![CDATA[
.split45:49 %layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_7_load"/></StgValue>
</operation>

<operation id="1385" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="40" op_0_bw="9">
<![CDATA[
.split45:50 %sext_ln1192_82 = sext i9 %layer3_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="1386" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:51 %mul_ln1192_30 = mul i40 %sext_ln1192_82, i40 %sext_ln1192_55

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="1387" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:52 %tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_69, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1388" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:53 %shl_ln728_68 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="1389" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:54 %add_ln1192_70 = add i40 %shl_ln728_68, i40 %mul_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="1390" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="4">
<![CDATA[
.split45:56 %layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_8_load"/></StgValue>
</operation>

<operation id="1391" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="40" op_0_bw="9">
<![CDATA[
.split45:57 %sext_ln1192_83 = sext i9 %layer3_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="1392" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:58 %mul_ln1192_31 = mul i40 %sext_ln1192_83, i40 %sext_ln1192_56

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="1393" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:59 %tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_70, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1394" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="4">
<![CDATA[
.split45:63 %layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_9_load"/></StgValue>
</operation>

<operation id="1395" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="40" op_0_bw="8">
<![CDATA[
.split45:64 %sext_ln1118_40 = sext i8 %layer3_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="1396" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:65 %mul_ln703_4 = mul i40 %sext_ln1118_40, i40 %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="1397" st_id="87" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="10" op_0_bw="4">
<![CDATA[
.split45:70 %layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_10_load"/></StgValue>
</operation>

<operation id="1398" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="40" op_0_bw="10">
<![CDATA[
.split45:71 %sext_ln1192_84 = sext i10 %layer3_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="1399" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:72 %mul_ln1192_32 = mul i40 %sext_ln1192_84, i40 %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="1400" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:76 %layer3_weights_V_11_addr = getelementptr i10 %layer3_weights_V_11, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_11_addr"/></StgValue>
</operation>

<operation id="1401" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="4">
<![CDATA[
.split45:77 %layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_11_load"/></StgValue>
</operation>

<operation id="1402" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:83 %layer3_weights_V_12_addr = getelementptr i9 %layer3_weights_V_12, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_12_addr"/></StgValue>
</operation>

<operation id="1403" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="9" op_0_bw="4">
<![CDATA[
.split45:84 %layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_12_load"/></StgValue>
</operation>

<operation id="1404" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:90 %layer3_weights_V_13_addr = getelementptr i10 %layer3_weights_V_13, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_13_addr"/></StgValue>
</operation>

<operation id="1405" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="4">
<![CDATA[
.split45:91 %layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_13_load"/></StgValue>
</operation>

<operation id="1406" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:97 %layer3_weights_V_14_addr = getelementptr i10 %layer3_weights_V_14, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_14_addr"/></StgValue>
</operation>

<operation id="1407" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="10" op_0_bw="4">
<![CDATA[
.split45:98 %layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_14_load"/></StgValue>
</operation>

<operation id="1408" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:104 %layer3_weights_V_15_addr = getelementptr i10 %layer3_weights_V_15, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_15_addr"/></StgValue>
</operation>

<operation id="1409" st_id="87" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="10" op_0_bw="4">
<![CDATA[
.split45:105 %layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1410" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:60 %shl_ln728_69 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="1411" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:61 %add_ln1192_71 = add i40 %shl_ln728_69, i40 %mul_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="1412" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:66 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_71, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1413" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:67 %shl_ln728_70 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="1414" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:68 %add_ln1192_72 = add i40 %shl_ln728_70, i40 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="1415" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:73 %tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_72, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1416" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:74 %shl_ln728_71 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="1417" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:75 %add_ln1192_73 = add i40 %shl_ln728_71, i40 %mul_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="1418" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="4">
<![CDATA[
.split45:77 %layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_11_load"/></StgValue>
</operation>

<operation id="1419" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="40" op_0_bw="10">
<![CDATA[
.split45:78 %sext_ln1192_85 = sext i10 %layer3_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="1420" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:79 %mul_ln1192_33 = mul i40 %sext_ln1192_85, i40 %sext_ln1192_58

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="1421" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:80 %tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_73, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1422" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:81 %shl_ln728_72 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="1423" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:82 %add_ln1192_74 = add i40 %shl_ln728_72, i40 %mul_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="1424" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="9" op_0_bw="4">
<![CDATA[
.split45:84 %layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_12_load"/></StgValue>
</operation>

<operation id="1425" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="40" op_0_bw="9">
<![CDATA[
.split45:85 %sext_ln1192_86 = sext i9 %layer3_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="1426" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:86 %mul_ln1192_34 = mul i40 %sext_ln1192_86, i40 %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="1427" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:87 %tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_74, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1428" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:88 %shl_ln728_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="1429" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:89 %add_ln1192_75 = add i40 %shl_ln728_73, i40 %mul_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="1430" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="4">
<![CDATA[
.split45:91 %layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_13_load"/></StgValue>
</operation>

<operation id="1431" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="40" op_0_bw="10">
<![CDATA[
.split45:92 %sext_ln1192_87 = sext i10 %layer3_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="1432" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:93 %mul_ln1192_35 = mul i40 %sext_ln1192_87, i40 %sext_ln1192_60

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="1433" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:94 %tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_75, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1434" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="10" op_0_bw="4">
<![CDATA[
.split45:98 %layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_14_load"/></StgValue>
</operation>

<operation id="1435" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="40" op_0_bw="10">
<![CDATA[
.split45:99 %sext_ln1192_88 = sext i10 %layer3_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="1436" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:100 %mul_ln1192_36 = mul i40 %sext_ln1192_88, i40 %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="1437" st_id="88" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="10" op_0_bw="4">
<![CDATA[
.split45:105 %layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_15_load"/></StgValue>
</operation>

<operation id="1438" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="40" op_0_bw="10">
<![CDATA[
.split45:106 %sext_ln1192_89 = sext i10 %layer3_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="1439" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:107 %mul_ln1192_37 = mul i40 %sext_ln1192_89, i40 %sext_ln1192_62

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="1440" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:111 %layer3_weights_V_16_addr = getelementptr i10 %layer3_weights_V_16, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_16_addr"/></StgValue>
</operation>

<operation id="1441" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="4">
<![CDATA[
.split45:112 %layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_16_load"/></StgValue>
</operation>

<operation id="1442" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:118 %layer3_weights_V_17_addr = getelementptr i10 %layer3_weights_V_17, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_17_addr"/></StgValue>
</operation>

<operation id="1443" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="4">
<![CDATA[
.split45:119 %layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_17_load"/></StgValue>
</operation>

<operation id="1444" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:125 %layer3_weights_V_18_addr = getelementptr i9 %layer3_weights_V_18, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_18_addr"/></StgValue>
</operation>

<operation id="1445" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="4">
<![CDATA[
.split45:126 %layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_18_load"/></StgValue>
</operation>

<operation id="1446" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:132 %layer3_weights_V_19_addr = getelementptr i8 %layer3_weights_V_19, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_19_addr"/></StgValue>
</operation>

<operation id="1447" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="4">
<![CDATA[
.split45:133 %layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_19_load"/></StgValue>
</operation>

<operation id="1448" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:139 %layer3_weights_V_20_addr = getelementptr i9 %layer3_weights_V_20, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_20_addr"/></StgValue>
</operation>

<operation id="1449" st_id="88" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="9" op_0_bw="4">
<![CDATA[
.split45:140 %layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1450" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:95 %shl_ln728_74 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="1451" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:96 %add_ln1192_76 = add i40 %shl_ln728_74, i40 %mul_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="1452" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:101 %tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_76, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1453" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:102 %shl_ln728_75 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="1454" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:103 %add_ln1192_77 = add i40 %shl_ln728_75, i40 %mul_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="1455" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:108 %tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_77, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1456" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:109 %shl_ln728_76 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="1457" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:110 %add_ln1192_78 = add i40 %shl_ln728_76, i40 %mul_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="1458" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="4">
<![CDATA[
.split45:112 %layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_16_load"/></StgValue>
</operation>

<operation id="1459" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="40" op_0_bw="10">
<![CDATA[
.split45:113 %sext_ln1192_90 = sext i10 %layer3_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="1460" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:114 %mul_ln1192_38 = mul i40 %sext_ln1192_90, i40 %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="1461" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:115 %tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_78, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1462" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:116 %shl_ln728_77 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="1463" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:117 %add_ln1192_79 = add i40 %shl_ln728_77, i40 %mul_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="1464" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="10" op_0_bw="4">
<![CDATA[
.split45:119 %layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_17_load"/></StgValue>
</operation>

<operation id="1465" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="40" op_0_bw="10">
<![CDATA[
.split45:120 %sext_ln1192_91 = sext i10 %layer3_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="1466" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:121 %mul_ln1192_39 = mul i40 %sext_ln1192_91, i40 %sext_ln1192_64

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="1467" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:122 %tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_79, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1468" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:123 %shl_ln728_78 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="1469" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:124 %add_ln1192_80 = add i40 %shl_ln728_78, i40 %mul_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="1470" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="9" op_0_bw="4">
<![CDATA[
.split45:126 %layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_18_load"/></StgValue>
</operation>

<operation id="1471" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="40" op_0_bw="9">
<![CDATA[
.split45:127 %sext_ln1192_92 = sext i9 %layer3_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="1472" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:128 %mul_ln1192_40 = mul i40 %sext_ln1192_92, i40 %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="1473" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:129 %tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_80, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1474" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="8" op_0_bw="4">
<![CDATA[
.split45:133 %layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_19_load"/></StgValue>
</operation>

<operation id="1475" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="40" op_0_bw="8">
<![CDATA[
.split45:134 %sext_ln1118_41 = sext i8 %layer3_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="1476" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:135 %mul_ln703_5 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="1477" st_id="89" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="9" op_0_bw="4">
<![CDATA[
.split45:140 %layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_20_load"/></StgValue>
</operation>

<operation id="1478" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="40" op_0_bw="9">
<![CDATA[
.split45:141 %sext_ln1192_93 = sext i9 %layer3_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="1479" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:142 %mul_ln1192_41 = mul i40 %sext_ln1192_93, i40 %sext_ln1192_66

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="1480" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:146 %layer3_weights_V_21_addr = getelementptr i10 %layer3_weights_V_21, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_21_addr"/></StgValue>
</operation>

<operation id="1481" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="4">
<![CDATA[
.split45:147 %layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_21_load"/></StgValue>
</operation>

<operation id="1482" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:153 %layer3_weights_V_22_addr = getelementptr i10 %layer3_weights_V_22, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_22_addr"/></StgValue>
</operation>

<operation id="1483" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="10" op_0_bw="4">
<![CDATA[
.split45:154 %layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_22_load"/></StgValue>
</operation>

<operation id="1484" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:160 %layer3_weights_V_23_addr = getelementptr i10 %layer3_weights_V_23, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_23_addr"/></StgValue>
</operation>

<operation id="1485" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="4">
<![CDATA[
.split45:161 %layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_23_load"/></StgValue>
</operation>

<operation id="1486" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:167 %layer3_weights_V_24_addr = getelementptr i10 %layer3_weights_V_24, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_24_addr"/></StgValue>
</operation>

<operation id="1487" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="10" op_0_bw="4">
<![CDATA[
.split45:168 %layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_24_load"/></StgValue>
</operation>

<operation id="1488" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:174 %layer3_weights_V_25_addr = getelementptr i10 %layer3_weights_V_25, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_25_addr"/></StgValue>
</operation>

<operation id="1489" st_id="89" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="10" op_0_bw="4">
<![CDATA[
.split45:175 %layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1490" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:130 %shl_ln728_79 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="1491" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:131 %add_ln1192_81 = add i40 %shl_ln728_79, i40 %mul_ln1192_40

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="1492" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:136 %tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_81, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1493" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:137 %shl_ln728_80 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="1494" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:138 %add_ln1192_82 = add i40 %shl_ln728_80, i40 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="1495" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:143 %tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_82, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1496" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:144 %shl_ln728_81 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="1497" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:145 %add_ln1192_83 = add i40 %shl_ln728_81, i40 %mul_ln1192_41

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="1498" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="4">
<![CDATA[
.split45:147 %layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_21_load"/></StgValue>
</operation>

<operation id="1499" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="40" op_0_bw="10">
<![CDATA[
.split45:148 %sext_ln1192_94 = sext i10 %layer3_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="1500" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:149 %mul_ln1192_42 = mul i40 %sext_ln1192_94, i40 %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="1501" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:150 %tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_83, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1502" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:151 %shl_ln728_82 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="1503" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:152 %add_ln1192_84 = add i40 %shl_ln728_82, i40 %mul_ln1192_42

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="1504" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="10" op_0_bw="4">
<![CDATA[
.split45:154 %layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_22_load"/></StgValue>
</operation>

<operation id="1505" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="40" op_0_bw="10">
<![CDATA[
.split45:155 %sext_ln1192_95 = sext i10 %layer3_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="1506" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:156 %mul_ln1192_43 = mul i40 %sext_ln1192_95, i40 %sext_ln1192_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="1507" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:157 %tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_84, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1508" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:158 %shl_ln728_83 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="1509" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:159 %add_ln1192_85 = add i40 %shl_ln728_83, i40 %mul_ln1192_43

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="1510" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="4">
<![CDATA[
.split45:161 %layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_23_load"/></StgValue>
</operation>

<operation id="1511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="40" op_0_bw="10">
<![CDATA[
.split45:162 %sext_ln1192_96 = sext i10 %layer3_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="1512" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:163 %mul_ln1192_44 = mul i40 %sext_ln1192_96, i40 %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="1513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:164 %tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_85, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1514" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="10" op_0_bw="4">
<![CDATA[
.split45:168 %layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_24_load"/></StgValue>
</operation>

<operation id="1515" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="40" op_0_bw="10">
<![CDATA[
.split45:169 %sext_ln1192_97 = sext i10 %layer3_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="1516" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:170 %mul_ln1192_45 = mul i40 %sext_ln1192_97, i40 %sext_ln1192_70

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="1517" st_id="90" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="10" op_0_bw="4">
<![CDATA[
.split45:175 %layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_25_load"/></StgValue>
</operation>

<operation id="1518" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="40" op_0_bw="10">
<![CDATA[
.split45:176 %sext_ln1192_98 = sext i10 %layer3_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="1519" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:177 %mul_ln1192_46 = mul i40 %sext_ln1192_98, i40 %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="1520" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:181 %layer3_weights_V_26_addr = getelementptr i11 %layer3_weights_V_26, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_26_addr"/></StgValue>
</operation>

<operation id="1521" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="4">
<![CDATA[
.split45:182 %layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_26_load"/></StgValue>
</operation>

<operation id="1522" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:188 %layer3_weights_V_27_addr = getelementptr i8 %layer3_weights_V_27, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_27_addr"/></StgValue>
</operation>

<operation id="1523" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="4">
<![CDATA[
.split45:189 %layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_27_load"/></StgValue>
</operation>

<operation id="1524" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:195 %layer3_weights_V_28_addr = getelementptr i9 %layer3_weights_V_28, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_28_addr"/></StgValue>
</operation>

<operation id="1525" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="4">
<![CDATA[
.split45:196 %layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_28_load"/></StgValue>
</operation>

<operation id="1526" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:202 %layer3_weights_V_29_addr = getelementptr i11 %layer3_weights_V_29, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_29_addr"/></StgValue>
</operation>

<operation id="1527" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="4">
<![CDATA[
.split45:203 %layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_29_load"/></StgValue>
</operation>

<operation id="1528" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:209 %layer3_weights_V_30_addr = getelementptr i10 %layer3_weights_V_30, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_30_addr"/></StgValue>
</operation>

<operation id="1529" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="10" op_0_bw="4">
<![CDATA[
.split45:210 %layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:165 %shl_ln728_84 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="1531" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:166 %add_ln1192_86 = add i40 %shl_ln728_84, i40 %mul_ln1192_44

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="1532" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:171 %tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_86, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1533" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:172 %shl_ln728_85 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="1534" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:173 %add_ln1192_87 = add i40 %shl_ln728_85, i40 %mul_ln1192_45

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="1535" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:178 %tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_87, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1536" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:179 %shl_ln728_86 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="1537" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:180 %add_ln1192_88 = add i40 %shl_ln728_86, i40 %mul_ln1192_46

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="1538" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="4">
<![CDATA[
.split45:182 %layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_26_load"/></StgValue>
</operation>

<operation id="1539" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="40" op_0_bw="11">
<![CDATA[
.split45:183 %sext_ln1192_99 = sext i11 %layer3_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="1540" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:184 %mul_ln1192_47 = mul i40 %sext_ln1192_99, i40 %sext_ln1192_72

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="1541" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:185 %tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_88, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1542" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:186 %shl_ln728_87 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="1543" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:187 %add_ln1192_89 = add i40 %shl_ln728_87, i40 %mul_ln1192_47

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="1544" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="4">
<![CDATA[
.split45:189 %layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_27_load"/></StgValue>
</operation>

<operation id="1545" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="40" op_0_bw="8">
<![CDATA[
.split45:190 %sext_ln1118_42 = sext i8 %layer3_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="1546" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:191 %mul_ln703_6 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="1547" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:192 %tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_89, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1548" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:193 %shl_ln728_88 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="1549" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:194 %add_ln1192_90 = add i40 %shl_ln728_88, i40 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="1550" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="4">
<![CDATA[
.split45:196 %layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_28_load"/></StgValue>
</operation>

<operation id="1551" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="40" op_0_bw="9">
<![CDATA[
.split45:197 %sext_ln1192_100 = sext i9 %layer3_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="1552" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:198 %mul_ln1192_48 = mul i40 %sext_ln1192_100, i40 %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="1553" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:199 %tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_90, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1554" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="4">
<![CDATA[
.split45:203 %layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_29_load"/></StgValue>
</operation>

<operation id="1555" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="40" op_0_bw="11">
<![CDATA[
.split45:204 %sext_ln1192_101 = sext i11 %layer3_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_101"/></StgValue>
</operation>

<operation id="1556" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:205 %mul_ln1192_49 = mul i40 %sext_ln1192_101, i40 %sext_ln1192_74

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="1557" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="10" op_0_bw="4">
<![CDATA[
.split45:210 %layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_30_load"/></StgValue>
</operation>

<operation id="1558" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:216 %layer3_weights_V_31_addr = getelementptr i10 %layer3_weights_V_31, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_V_31_addr"/></StgValue>
</operation>

<operation id="1559" st_id="91" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="4">
<![CDATA[
.split45:217 %layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1560" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="1561" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:200 %shl_ln728_89 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="1562" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:201 %add_ln1192_91 = add i40 %shl_ln728_89, i40 %mul_ln1192_48

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="1563" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:206 %tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_91, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1564" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:207 %shl_ln728_90 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="1565" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:208 %add_ln1192_92 = add i40 %shl_ln728_90, i40 %mul_ln1192_49

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="1566" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="40" op_0_bw="10">
<![CDATA[
.split45:211 %sext_ln1192_102 = sext i10 %layer3_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_102"/></StgValue>
</operation>

<operation id="1567" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:212 %mul_ln1192_50 = mul i40 %sext_ln1192_102, i40 %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="1568" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:213 %tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_92, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1569" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:214 %shl_ln728_91 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="1570" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:215 %add_ln1192_93 = add i40 %shl_ln728_91, i40 %mul_ln1192_50

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="1571" st_id="92" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="10" op_0_bw="4">
<![CDATA[
.split45:217 %layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_V_31_load"/></StgValue>
</operation>

<operation id="1572" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="40" op_0_bw="10">
<![CDATA[
.split45:218 %sext_ln1192_103 = sext i10 %layer3_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_103"/></StgValue>
</operation>

<operation id="1573" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:219 %mul_ln1192_51 = mul i40 %sext_ln1192_103, i40 %sext_ln1192_76

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="1574" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:220 %tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_93, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1575" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split45:221 %shl_ln728_92 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="1576" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split45:222 %add_ln1192_94 = add i40 %shl_ln728_92, i40 %mul_ln1192_51

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="1577" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split45:223 %trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_94, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="1578" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split45:224 %temp_output3_V_0_addr = getelementptr i32 %temp_output3_V_0, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr"/></StgValue>
</operation>

<operation id="1579" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split45:225 %store_ln45 = store i32 %trunc_ln708_1, i4 %temp_output3_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="1580" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0">
<![CDATA[
.split45:226 %br_ln0 = br void %_Z13hw_act_layer2PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1581" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1582" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:0 %i_3 = phi i5 %add_ln89, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread, i5 0, void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1583" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:1 %add_ln89 = add i5 %i_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="1584" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1585" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:3 %icmp_ln89 = icmp_eq  i5 %i_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="1586" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:4 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1587" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:5 %br_ln89 = br i1 %icmp_ln89, void %.split42, void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="1588" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="5">
<![CDATA[
.split42:0 %i_3_cast = zext i5 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="1589" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:2 %temp_output3_V_0_addr_1 = getelementptr i32 %temp_output3_V_0, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_1"/></StgValue>
</operation>

<operation id="1590" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="4">
<![CDATA[
.split42:3 %p_Val2_7 = load i4 %temp_output3_V_0_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="1591" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread:0 %br_ln0 = br void %_Z11hwmm_layer3PA32_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1592" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:1 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="1593" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="4">
<![CDATA[
.split42:3 %p_Val2_7 = load i4 %temp_output3_V_0_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="1594" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split42:4 %icmp_ln885_2 = icmp_eq  i32 %p_Val2_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_2"/></StgValue>
</operation>

<operation id="1595" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split42:5 %br_ln885 = br i1 %icmp_ln885_2, void %_ifconv49, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="1596" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:0 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_7, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="1597" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:1 %tmp_V_4 = sub i32 0, i32 %p_Val2_7

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="1598" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:2 %tmp_V_8 = select i1 %p_Result_22, i32 %tmp_V_4, i32 %p_Val2_7

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="1599" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:3 %p_Result_23 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_8, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="1600" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:4 %l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_23, i1 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="1601" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:5 %sub_ln894_2 = sub i32 32, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln894_2"/></StgValue>
</operation>

<operation id="1602" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:6 %lsb_index_2 = add i32 %sub_ln894_2, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_2"/></StgValue>
</operation>

<operation id="1603" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:7 %tmp_128 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1604" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv49:8 %icmp_ln896_2 = icmp_sgt  i31 %tmp_128, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_2"/></StgValue>
</operation>

<operation id="1605" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="6" op_0_bw="32">
<![CDATA[
_ifconv49:9 %trunc_ln897_2 = trunc i32 %sub_ln894_2

]]></Node>
<StgValue><ssdm name="trunc_ln897_2"/></StgValue>
</operation>

<operation id="1606" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv49:10 %sub_ln897_2 = sub i6 22, i6 %trunc_ln897_2

]]></Node>
<StgValue><ssdm name="sub_ln897_2"/></StgValue>
</operation>

<operation id="1607" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="6">
<![CDATA[
_ifconv49:11 %zext_ln897_2 = zext i6 %sub_ln897_2

]]></Node>
<StgValue><ssdm name="zext_ln897_2"/></StgValue>
</operation>

<operation id="1608" st_id="95" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:12 %lshr_ln897_2 = lshr i32 4294967295, i32 %zext_ln897_2

]]></Node>
<StgValue><ssdm name="lshr_ln897_2"/></StgValue>
</operation>

<operation id="1609" st_id="95" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:13 %shl_ln899_2 = shl i32 1, i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="shl_ln899_2"/></StgValue>
</operation>

<operation id="1610" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:14 %or_ln899_4 = or i32 %lshr_ln897_2, i32 %shl_ln899_2

]]></Node>
<StgValue><ssdm name="or_ln899_4"/></StgValue>
</operation>

<operation id="1611" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:15 %and_ln899_4 = and i32 %tmp_V_8, i32 %or_ln899_4

]]></Node>
<StgValue><ssdm name="and_ln899_4"/></StgValue>
</operation>

<operation id="1612" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:16 %icmp_ln899_2 = icmp_ne  i32 %and_ln899_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="1613" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:18 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1614" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:19 %xor_ln899_2 = xor i1 %tmp_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="1615" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:20 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_8, i32 %lsb_index_2

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="1616" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:21 %icmp_ln908_2 = icmp_sgt  i32 %lsb_index_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_2"/></StgValue>
</operation>

<operation id="1617" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv49:22 %select_ln896_2 = select i1 %icmp_ln896_2, i1 %icmp_ln899_2, i1 %p_Result_24

]]></Node>
<StgValue><ssdm name="select_ln896_2"/></StgValue>
</operation>

<operation id="1618" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:23 %add_ln908_2 = add i32 %sub_ln894_2, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_2"/></StgValue>
</operation>

<operation id="1619" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:26 %and_ln899_5 = and i1 %p_Result_24, i1 %xor_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899_5"/></StgValue>
</operation>

<operation id="1620" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:27 %sub_ln909_2 = sub i32 54, i32 %sub_ln894_2

]]></Node>
<StgValue><ssdm name="sub_ln909_2"/></StgValue>
</operation>

<operation id="1621" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv49:30 %select_ln908_4 = select i1 %icmp_ln908_2, i1 %select_ln896_2, i1 %and_ln899_5

]]></Node>
<StgValue><ssdm name="select_ln908_4"/></StgValue>
</operation>

<operation id="1622" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="32">
<![CDATA[
_ifconv49:38 %trunc_ln893_2 = trunc i32 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln893_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1623" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:17 %zext_ln907_2 = zext i32 %tmp_V_8

]]></Node>
<StgValue><ssdm name="zext_ln907_2"/></StgValue>
</operation>

<operation id="1624" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:24 %zext_ln908_2 = zext i32 %add_ln908_2

]]></Node>
<StgValue><ssdm name="zext_ln908_2"/></StgValue>
</operation>

<operation id="1625" st_id="96" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv49:25 %lshr_ln908_2 = lshr i64 %zext_ln907_2, i64 %zext_ln908_2

]]></Node>
<StgValue><ssdm name="lshr_ln908_2"/></StgValue>
</operation>

<operation id="1626" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:28 %zext_ln909_2 = zext i32 %sub_ln909_2

]]></Node>
<StgValue><ssdm name="zext_ln909_2"/></StgValue>
</operation>

<operation id="1627" st_id="96" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="icmp_ln908_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv49:29 %shl_ln909_2 = shl i64 %zext_ln907_2, i64 %zext_ln909_2

]]></Node>
<StgValue><ssdm name="shl_ln909_2"/></StgValue>
</operation>

<operation id="1628" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:31 %m_10 = select i1 %icmp_ln908_2, i64 %lshr_ln908_2, i64 %shl_ln909_2

]]></Node>
<StgValue><ssdm name="m_10"/></StgValue>
</operation>

<operation id="1629" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="1">
<![CDATA[
_ifconv49:32 %zext_ln911_2 = zext i1 %select_ln908_4

]]></Node>
<StgValue><ssdm name="zext_ln911_2"/></StgValue>
</operation>

<operation id="1630" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv49:33 %m_11 = add i64 %m_10, i64 %zext_ln911_2

]]></Node>
<StgValue><ssdm name="m_11"/></StgValue>
</operation>

<operation id="1631" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:34 %m_14 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_11, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_14"/></StgValue>
</operation>

<operation id="1632" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="63">
<![CDATA[
_ifconv49:35 %zext_ln912_2 = zext i63 %m_14

]]></Node>
<StgValue><ssdm name="zext_ln912_2"/></StgValue>
</operation>

<operation id="1633" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv49:36 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_11, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1634" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv49:37 %select_ln893_2 = select i1 %p_Result_10, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_2"/></StgValue>
</operation>

<operation id="1635" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv49:39 %sub_ln915_2 = sub i11 24, i11 %trunc_ln893_2

]]></Node>
<StgValue><ssdm name="sub_ln915_2"/></StgValue>
</operation>

<operation id="1636" st_id="96" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv49:40 %add_ln915_2 = add i11 %sub_ln915_2, i11 %select_ln893_2

]]></Node>
<StgValue><ssdm name="add_ln915_2"/></StgValue>
</operation>

<operation id="1637" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv49:41 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_22, i11 %add_ln915_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1638" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv49:42 %p_Result_25 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_2, i12 %tmp_3, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="1639" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64">
<![CDATA[
_ifconv49:43 %bitcast_ln734_2 = bitcast i64 %p_Result_25

]]></Node>
<StgValue><ssdm name="bitcast_ln734_2"/></StgValue>
</operation>

<operation id="1640" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:44 %trunc_ln1506_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_11, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1506_2"/></StgValue>
</operation>

<operation id="1641" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv49:45 %icmp_ln1506_4 = icmp_ne  i11 %add_ln915_2, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506_4"/></StgValue>
</operation>

<operation id="1642" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv49:46 %icmp_ln1506_5 = icmp_eq  i52 %trunc_ln1506_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_5"/></StgValue>
</operation>

<operation id="1643" st_id="96" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv49:48 %tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1644" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:47 %or_ln1506_2 = or i1 %icmp_ln1506_5, i1 %icmp_ln1506_4

]]></Node>
<StgValue><ssdm name="or_ln1506_2"/></StgValue>
</operation>

<operation id="1645" st_id="97" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv49:48 %tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1646" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:49 %and_ln1506_2 = and i1 %or_ln1506_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln1506_2"/></StgValue>
</operation>

<operation id="1647" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv49:50 %br_ln90 = br i1 %and_ln1506_2, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread, void

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="1648" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln1506_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln91 = store i32 0, i4 %temp_output3_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="1649" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_2" val="0"/>
<literal name="and_ln1506_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln91 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i225.thread

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1650" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:0 %temp_output3_V_0_addr_2 = getelementptr i32 %temp_output3_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_2"/></StgValue>
</operation>

<operation id="1651" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:1 %temp_output3_V_0_load = load i4 %temp_output3_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load"/></StgValue>
</operation>

<operation id="1652" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:3 %temp_output3_V_0_addr_3 = getelementptr i32 %temp_output3_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_3"/></StgValue>
</operation>

<operation id="1653" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:4 %temp_output3_V_0_load_1 = load i4 %temp_output3_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1654" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:1 %temp_output3_V_0_load = load i4 %temp_output3_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load"/></StgValue>
</operation>

<operation id="1655" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:4 %temp_output3_V_0_load_1 = load i4 %temp_output3_V_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_1"/></StgValue>
</operation>

<operation id="1656" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:6 %temp_output3_V_0_addr_4 = getelementptr i32 %temp_output3_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_4"/></StgValue>
</operation>

<operation id="1657" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:7 %temp_output3_V_0_load_2 = load i4 %temp_output3_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_2"/></StgValue>
</operation>

<operation id="1658" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:9 %temp_output3_V_0_addr_5 = getelementptr i32 %temp_output3_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_5"/></StgValue>
</operation>

<operation id="1659" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:10 %temp_output3_V_0_load_3 = load i4 %temp_output3_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1660" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:7 %temp_output3_V_0_load_2 = load i4 %temp_output3_V_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_2"/></StgValue>
</operation>

<operation id="1661" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:10 %temp_output3_V_0_load_3 = load i4 %temp_output3_V_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_3"/></StgValue>
</operation>

<operation id="1662" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:12 %temp_output3_V_0_addr_6 = getelementptr i32 %temp_output3_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_6"/></StgValue>
</operation>

<operation id="1663" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:13 %temp_output3_V_0_load_4 = load i4 %temp_output3_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_4"/></StgValue>
</operation>

<operation id="1664" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:15 %temp_output3_V_0_addr_7 = getelementptr i32 %temp_output3_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_7"/></StgValue>
</operation>

<operation id="1665" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:16 %temp_output3_V_0_load_5 = load i4 %temp_output3_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1666" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:13 %temp_output3_V_0_load_4 = load i4 %temp_output3_V_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_4"/></StgValue>
</operation>

<operation id="1667" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:16 %temp_output3_V_0_load_5 = load i4 %temp_output3_V_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_5"/></StgValue>
</operation>

<operation id="1668" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:18 %temp_output3_V_0_addr_8 = getelementptr i32 %temp_output3_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_8"/></StgValue>
</operation>

<operation id="1669" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:19 %temp_output3_V_0_load_6 = load i4 %temp_output3_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_6"/></StgValue>
</operation>

<operation id="1670" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:21 %temp_output3_V_0_addr_9 = getelementptr i32 %temp_output3_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_9"/></StgValue>
</operation>

<operation id="1671" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:22 %temp_output3_V_0_load_7 = load i4 %temp_output3_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1672" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:19 %temp_output3_V_0_load_6 = load i4 %temp_output3_V_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_6"/></StgValue>
</operation>

<operation id="1673" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:22 %temp_output3_V_0_load_7 = load i4 %temp_output3_V_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_7"/></StgValue>
</operation>

<operation id="1674" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:24 %temp_output3_V_0_addr_10 = getelementptr i32 %temp_output3_V_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_10"/></StgValue>
</operation>

<operation id="1675" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:25 %temp_output3_V_0_load_8 = load i4 %temp_output3_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_8"/></StgValue>
</operation>

<operation id="1676" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:27 %temp_output3_V_0_addr_11 = getelementptr i32 %temp_output3_V_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_11"/></StgValue>
</operation>

<operation id="1677" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:28 %temp_output3_V_0_load_9 = load i4 %temp_output3_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1678" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:25 %temp_output3_V_0_load_8 = load i4 %temp_output3_V_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_8"/></StgValue>
</operation>

<operation id="1679" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:28 %temp_output3_V_0_load_9 = load i4 %temp_output3_V_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_9"/></StgValue>
</operation>

<operation id="1680" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:30 %temp_output3_V_0_addr_12 = getelementptr i32 %temp_output3_V_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_12"/></StgValue>
</operation>

<operation id="1681" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:31 %temp_output3_V_0_load_10 = load i4 %temp_output3_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_10"/></StgValue>
</operation>

<operation id="1682" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:33 %temp_output3_V_0_addr_13 = getelementptr i32 %temp_output3_V_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_13"/></StgValue>
</operation>

<operation id="1683" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:34 %temp_output3_V_0_load_11 = load i4 %temp_output3_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_11"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1684" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:31 %temp_output3_V_0_load_10 = load i4 %temp_output3_V_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_10"/></StgValue>
</operation>

<operation id="1685" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:34 %temp_output3_V_0_load_11 = load i4 %temp_output3_V_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_11"/></StgValue>
</operation>

<operation id="1686" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:36 %temp_output3_V_0_addr_14 = getelementptr i32 %temp_output3_V_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_14"/></StgValue>
</operation>

<operation id="1687" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:37 %temp_output3_V_0_load_12 = load i4 %temp_output3_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_12"/></StgValue>
</operation>

<operation id="1688" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:39 %temp_output3_V_0_addr_15 = getelementptr i32 %temp_output3_V_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_15"/></StgValue>
</operation>

<operation id="1689" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:40 %temp_output3_V_0_load_13 = load i4 %temp_output3_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_13"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1690" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:37 %temp_output3_V_0_load_12 = load i4 %temp_output3_V_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_12"/></StgValue>
</operation>

<operation id="1691" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:40 %temp_output3_V_0_load_13 = load i4 %temp_output3_V_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_13"/></StgValue>
</operation>

<operation id="1692" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:42 %temp_output3_V_0_addr_16 = getelementptr i32 %temp_output3_V_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_16"/></StgValue>
</operation>

<operation id="1693" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:43 %temp_output3_V_0_load_14 = load i4 %temp_output3_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_14"/></StgValue>
</operation>

<operation id="1694" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:45 %temp_output3_V_0_addr_17 = getelementptr i32 %temp_output3_V_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_addr_17"/></StgValue>
</operation>

<operation id="1695" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:46 %temp_output3_V_0_load_15 = load i4 %temp_output3_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_15"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1696" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:2 %sext_ln708_4 = sext i32 %temp_output3_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="1697" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:5 %sext_ln1192_104 = sext i32 %temp_output3_V_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_104"/></StgValue>
</operation>

<operation id="1698" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:8 %sext_ln1116_42 = sext i32 %temp_output3_V_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="1699" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:11 %sext_ln1192_105 = sext i32 %temp_output3_V_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_105"/></StgValue>
</operation>

<operation id="1700" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:14 %sext_ln1192_106 = sext i32 %temp_output3_V_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_106"/></StgValue>
</operation>

<operation id="1701" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:17 %sext_ln1192_107 = sext i32 %temp_output3_V_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_107"/></StgValue>
</operation>

<operation id="1702" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:20 %sext_ln1192_108 = sext i32 %temp_output3_V_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_108"/></StgValue>
</operation>

<operation id="1703" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:23 %sext_ln1192_109 = sext i32 %temp_output3_V_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_109"/></StgValue>
</operation>

<operation id="1704" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:26 %sext_ln1192_110 = sext i32 %temp_output3_V_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_110"/></StgValue>
</operation>

<operation id="1705" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:29 %sext_ln1192_111 = sext i32 %temp_output3_V_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_111"/></StgValue>
</operation>

<operation id="1706" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:32 %sext_ln1192_112 = sext i32 %temp_output3_V_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_112"/></StgValue>
</operation>

<operation id="1707" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:35 %sext_ln1192_113 = sext i32 %temp_output3_V_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_113"/></StgValue>
</operation>

<operation id="1708" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:38 %sext_ln1192_114 = sext i32 %temp_output3_V_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_114"/></StgValue>
</operation>

<operation id="1709" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:41 %sext_ln1116_43 = sext i32 %temp_output3_V_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="1710" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:43 %temp_output3_V_0_load_14 = load i4 %temp_output3_V_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_14"/></StgValue>
</operation>

<operation id="1711" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:44 %sext_ln1116_44 = sext i32 %temp_output3_V_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="1712" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:46 %temp_output3_V_0_load_15 = load i4 %temp_output3_V_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_15"/></StgValue>
</operation>

<operation id="1713" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:47 %temp_output3_V_0_load_15_cast = sext i32 %temp_output3_V_0_load_15

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_load_15_cast"/></StgValue>
</operation>

<operation id="1714" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader:48 %br_ln0 = br void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1715" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:0 %j_3 = phi i4 %add_ln54, void %.split40, i4 0, void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="1716" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:1 %add_ln54 = add i4 %j_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="1717" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1718" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:3 %icmp_ln54 = icmp_eq  i4 %j_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="1719" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:4 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1720" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit:5 %br_ln54 = br i1 %icmp_ln54, void %.split40, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="1721" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="4">
<![CDATA[
.split40:0 %j_3_cast = zext i4 %j_3

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="1722" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:2 %layer4_weights_V_0_addr = getelementptr i11 %layer4_weights_V_0, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_0_addr"/></StgValue>
</operation>

<operation id="1723" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="11" op_0_bw="4">
<![CDATA[
.split40:3 %layer4_weights_V_0_load = load i4 %layer4_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_0_load"/></StgValue>
</operation>

<operation id="1724" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:6 %layer4_weights_V_1_addr = getelementptr i12 %layer4_weights_V_1, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_1_addr"/></StgValue>
</operation>

<operation id="1725" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="4">
<![CDATA[
.split40:7 %layer4_weights_V_1_load = load i4 %layer4_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_1_load"/></StgValue>
</operation>

<operation id="1726" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:13 %layer4_weights_V_2_addr = getelementptr i8 %layer4_weights_V_2, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_2_addr"/></StgValue>
</operation>

<operation id="1727" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="4">
<![CDATA[
.split40:14 %layer4_weights_V_2_load = load i4 %layer4_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_2_load"/></StgValue>
</operation>

<operation id="1728" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:20 %layer4_weights_V_3_addr = getelementptr i11 %layer4_weights_V_3, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_3_addr"/></StgValue>
</operation>

<operation id="1729" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="4">
<![CDATA[
.split40:21 %layer4_weights_V_3_load = load i4 %layer4_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_3_load"/></StgValue>
</operation>

<operation id="1730" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:27 %layer4_weights_V_4_addr = getelementptr i11 %layer4_weights_V_4, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_4_addr"/></StgValue>
</operation>

<operation id="1731" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="11" op_0_bw="4">
<![CDATA[
.split40:28 %layer4_weights_V_4_load = load i4 %layer4_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_4_load"/></StgValue>
</operation>

<operation id="1732" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:34 %layer4_weights_V_5_addr = getelementptr i11 %layer4_weights_V_5, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_5_addr"/></StgValue>
</operation>

<operation id="1733" st_id="107" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="4">
<![CDATA[
.split40:35 %layer4_weights_V_5_load = load i4 %layer4_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1734" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="11" op_0_bw="4">
<![CDATA[
.split40:3 %layer4_weights_V_0_load = load i4 %layer4_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_0_load"/></StgValue>
</operation>

<operation id="1735" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="40" op_0_bw="11">
<![CDATA[
.split40:4 %sext_ln708_5 = sext i11 %layer4_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="1736" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:5 %mul_ln708_2 = mul i40 %sext_ln708_5, i40 %sext_ln708_4

]]></Node>
<StgValue><ssdm name="mul_ln708_2"/></StgValue>
</operation>

<operation id="1737" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="4">
<![CDATA[
.split40:7 %layer4_weights_V_1_load = load i4 %layer4_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_1_load"/></StgValue>
</operation>

<operation id="1738" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="40" op_0_bw="12">
<![CDATA[
.split40:8 %sext_ln1192_115 = sext i12 %layer4_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_115"/></StgValue>
</operation>

<operation id="1739" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:9 %mul_ln1192_52 = mul i40 %sext_ln1192_115, i40 %sext_ln1192_104

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="1740" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:10 %tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1741" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:11 %shl_ln728_93 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="1742" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:12 %add_ln1192_95 = add i40 %shl_ln728_93, i40 %mul_ln1192_52

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="1743" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="4">
<![CDATA[
.split40:14 %layer4_weights_V_2_load = load i4 %layer4_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_2_load"/></StgValue>
</operation>

<operation id="1744" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="40" op_0_bw="8">
<![CDATA[
.split40:15 %sext_ln1118_43 = sext i8 %layer4_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="1745" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:16 %mul_ln703_7 = mul i40 %sext_ln1118_43, i40 %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="1746" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:17 %tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_95, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1747" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:18 %shl_ln728_94 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="1748" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:19 %add_ln1192_96 = add i40 %shl_ln728_94, i40 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="1749" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="11" op_0_bw="4">
<![CDATA[
.split40:21 %layer4_weights_V_3_load = load i4 %layer4_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_3_load"/></StgValue>
</operation>

<operation id="1750" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="40" op_0_bw="11">
<![CDATA[
.split40:22 %sext_ln1192_116 = sext i11 %layer4_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_116"/></StgValue>
</operation>

<operation id="1751" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:23 %mul_ln1192_53 = mul i40 %sext_ln1192_116, i40 %sext_ln1192_105

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="1752" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:24 %tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_96, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1753" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="11" op_0_bw="4">
<![CDATA[
.split40:28 %layer4_weights_V_4_load = load i4 %layer4_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_4_load"/></StgValue>
</operation>

<operation id="1754" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="40" op_0_bw="11">
<![CDATA[
.split40:29 %sext_ln1192_117 = sext i11 %layer4_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_117"/></StgValue>
</operation>

<operation id="1755" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:30 %mul_ln1192_54 = mul i40 %sext_ln1192_117, i40 %sext_ln1192_106

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="1756" st_id="108" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="11" op_0_bw="4">
<![CDATA[
.split40:35 %layer4_weights_V_5_load = load i4 %layer4_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_5_load"/></StgValue>
</operation>

<operation id="1757" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="40" op_0_bw="11">
<![CDATA[
.split40:36 %sext_ln1192_118 = sext i11 %layer4_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_118"/></StgValue>
</operation>

<operation id="1758" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:37 %mul_ln1192_55 = mul i40 %sext_ln1192_118, i40 %sext_ln1192_107

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="1759" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:41 %layer4_weights_V_6_addr = getelementptr i11 %layer4_weights_V_6, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_6_addr"/></StgValue>
</operation>

<operation id="1760" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="11" op_0_bw="4">
<![CDATA[
.split40:42 %layer4_weights_V_6_load = load i4 %layer4_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_6_load"/></StgValue>
</operation>

<operation id="1761" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:48 %layer4_weights_V_7_addr = getelementptr i11 %layer4_weights_V_7, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_7_addr"/></StgValue>
</operation>

<operation id="1762" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="11" op_0_bw="4">
<![CDATA[
.split40:49 %layer4_weights_V_7_load = load i4 %layer4_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_7_load"/></StgValue>
</operation>

<operation id="1763" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:55 %layer4_weights_V_8_addr = getelementptr i10 %layer4_weights_V_8, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_8_addr"/></StgValue>
</operation>

<operation id="1764" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="10" op_0_bw="4">
<![CDATA[
.split40:56 %layer4_weights_V_8_load = load i4 %layer4_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_8_load"/></StgValue>
</operation>

<operation id="1765" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:62 %layer4_weights_V_9_addr = getelementptr i12 %layer4_weights_V_9, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_9_addr"/></StgValue>
</operation>

<operation id="1766" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="4">
<![CDATA[
.split40:63 %layer4_weights_V_9_load = load i4 %layer4_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_9_load"/></StgValue>
</operation>

<operation id="1767" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:69 %layer4_weights_V_10_addr = getelementptr i11 %layer4_weights_V_10, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_10_addr"/></StgValue>
</operation>

<operation id="1768" st_id="108" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="11" op_0_bw="4">
<![CDATA[
.split40:70 %layer4_weights_V_10_load = load i4 %layer4_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1769" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:25 %shl_ln728_95 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="1770" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:26 %add_ln1192_97 = add i40 %shl_ln728_95, i40 %mul_ln1192_53

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="1771" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:31 %tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_97, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1772" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:32 %shl_ln728_96 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="1773" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:33 %add_ln1192_98 = add i40 %shl_ln728_96, i40 %mul_ln1192_54

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="1774" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:38 %tmp_104 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_98, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1775" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:39 %shl_ln728_97 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="1776" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:40 %add_ln1192_99 = add i40 %shl_ln728_97, i40 %mul_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="1777" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="11" op_0_bw="4">
<![CDATA[
.split40:42 %layer4_weights_V_6_load = load i4 %layer4_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_6_load"/></StgValue>
</operation>

<operation id="1778" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="40" op_0_bw="11">
<![CDATA[
.split40:43 %sext_ln1192_119 = sext i11 %layer4_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_119"/></StgValue>
</operation>

<operation id="1779" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:44 %mul_ln1192_56 = mul i40 %sext_ln1192_119, i40 %sext_ln1192_108

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="1780" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:45 %tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_99, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1781" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:46 %shl_ln728_98 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="1782" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:47 %add_ln1192_100 = add i40 %shl_ln728_98, i40 %mul_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="1783" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="11" op_0_bw="4">
<![CDATA[
.split40:49 %layer4_weights_V_7_load = load i4 %layer4_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_7_load"/></StgValue>
</operation>

<operation id="1784" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="40" op_0_bw="11">
<![CDATA[
.split40:50 %sext_ln1192_120 = sext i11 %layer4_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_120"/></StgValue>
</operation>

<operation id="1785" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:51 %mul_ln1192_57 = mul i40 %sext_ln1192_120, i40 %sext_ln1192_109

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="1786" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:52 %tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_100, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1787" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:53 %shl_ln728_99 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="1788" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:54 %add_ln1192_101 = add i40 %shl_ln728_99, i40 %mul_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="1789" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="10" op_0_bw="4">
<![CDATA[
.split40:56 %layer4_weights_V_8_load = load i4 %layer4_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_8_load"/></StgValue>
</operation>

<operation id="1790" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="40" op_0_bw="10">
<![CDATA[
.split40:57 %sext_ln1192_121 = sext i10 %layer4_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_121"/></StgValue>
</operation>

<operation id="1791" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:58 %mul_ln1192_58 = mul i40 %sext_ln1192_121, i40 %sext_ln1192_110

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="1792" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:59 %tmp_107 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_101, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1793" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="4">
<![CDATA[
.split40:63 %layer4_weights_V_9_load = load i4 %layer4_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_9_load"/></StgValue>
</operation>

<operation id="1794" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="40" op_0_bw="12">
<![CDATA[
.split40:64 %sext_ln1192_122 = sext i12 %layer4_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_122"/></StgValue>
</operation>

<operation id="1795" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:65 %mul_ln1192_59 = mul i40 %sext_ln1192_122, i40 %sext_ln1192_111

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="1796" st_id="109" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="11" op_0_bw="4">
<![CDATA[
.split40:70 %layer4_weights_V_10_load = load i4 %layer4_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_10_load"/></StgValue>
</operation>

<operation id="1797" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="40" op_0_bw="11">
<![CDATA[
.split40:71 %sext_ln1192_123 = sext i11 %layer4_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_123"/></StgValue>
</operation>

<operation id="1798" st_id="109" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:72 %mul_ln1192_60 = mul i40 %sext_ln1192_123, i40 %sext_ln1192_112

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="1799" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:76 %layer4_weights_V_11_addr = getelementptr i10 %layer4_weights_V_11, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_11_addr"/></StgValue>
</operation>

<operation id="1800" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="10" op_0_bw="4">
<![CDATA[
.split40:77 %layer4_weights_V_11_load = load i4 %layer4_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_11_load"/></StgValue>
</operation>

<operation id="1801" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="4" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:83 %layer4_weights_V_12_addr = getelementptr i11 %layer4_weights_V_12, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_12_addr"/></StgValue>
</operation>

<operation id="1802" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="4">
<![CDATA[
.split40:84 %layer4_weights_V_12_load = load i4 %layer4_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_12_load"/></StgValue>
</operation>

<operation id="1803" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:90 %layer4_weights_V_13_addr = getelementptr i8 %layer4_weights_V_13, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_13_addr"/></StgValue>
</operation>

<operation id="1804" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="4">
<![CDATA[
.split40:91 %layer4_weights_V_13_load = load i4 %layer4_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_13_load"/></StgValue>
</operation>

<operation id="1805" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:97 %layer4_weights_V_14_addr = getelementptr i8 %layer4_weights_V_14, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_14_addr"/></StgValue>
</operation>

<operation id="1806" st_id="109" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="4">
<![CDATA[
.split40:98 %layer4_weights_V_14_load = load i4 %layer4_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_14_load"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1807" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:60 %shl_ln728_100 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="1808" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:61 %add_ln1192_102 = add i40 %shl_ln728_100, i40 %mul_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="1809" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:66 %tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_102, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1810" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:67 %shl_ln728_101 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="1811" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:68 %add_ln1192_103 = add i40 %shl_ln728_101, i40 %mul_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="1812" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:73 %tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_103, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1813" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:74 %shl_ln728_102 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="1814" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:75 %add_ln1192_104 = add i40 %shl_ln728_102, i40 %mul_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="1815" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="10" op_0_bw="4">
<![CDATA[
.split40:77 %layer4_weights_V_11_load = load i4 %layer4_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_11_load"/></StgValue>
</operation>

<operation id="1816" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="40" op_0_bw="10">
<![CDATA[
.split40:78 %sext_ln1192_124 = sext i10 %layer4_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_124"/></StgValue>
</operation>

<operation id="1817" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:79 %mul_ln1192_61 = mul i40 %sext_ln1192_124, i40 %sext_ln1192_113

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="1818" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:80 %tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_104, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1819" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:81 %shl_ln728_103 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="1820" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:82 %add_ln1192_105 = add i40 %shl_ln728_103, i40 %mul_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="1821" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="11" op_0_bw="4">
<![CDATA[
.split40:84 %layer4_weights_V_12_load = load i4 %layer4_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_12_load"/></StgValue>
</operation>

<operation id="1822" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="40" op_0_bw="11">
<![CDATA[
.split40:85 %sext_ln1192_125 = sext i11 %layer4_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_125"/></StgValue>
</operation>

<operation id="1823" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:86 %mul_ln1192_62 = mul i40 %sext_ln1192_125, i40 %sext_ln1192_114

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="1824" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:87 %tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_105, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1825" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:88 %shl_ln728_104 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="1826" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:89 %add_ln1192_106 = add i40 %shl_ln728_104, i40 %mul_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="1827" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="4">
<![CDATA[
.split40:91 %layer4_weights_V_13_load = load i4 %layer4_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_13_load"/></StgValue>
</operation>

<operation id="1828" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="40" op_0_bw="8">
<![CDATA[
.split40:92 %sext_ln1118_44 = sext i8 %layer4_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="1829" st_id="110" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:93 %mul_ln703_8 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="1830" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:94 %tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_106, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1831" st_id="110" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="4">
<![CDATA[
.split40:98 %layer4_weights_V_14_load = load i4 %layer4_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_14_load"/></StgValue>
</operation>

<operation id="1832" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:104 %layer4_weights_V_15_addr = getelementptr i8 %layer4_weights_V_15, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="layer4_weights_V_15_addr"/></StgValue>
</operation>

<operation id="1833" st_id="110" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="4">
<![CDATA[
.split40:105 %layer4_weights_V_15_load = load i4 %layer4_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1834" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="1835" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:95 %shl_ln728_105 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="1836" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:96 %add_ln1192_107 = add i40 %shl_ln728_105, i40 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="1837" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="40" op_0_bw="8">
<![CDATA[
.split40:99 %sext_ln1118_45 = sext i8 %layer4_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="1838" st_id="111" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:100 %mul_ln703_9 = mul i40 %sext_ln1118_45, i40 %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="1839" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:101 %tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_107, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1840" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:102 %shl_ln728_106 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="1841" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:103 %add_ln1192_108 = add i40 %shl_ln728_106, i40 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="1842" st_id="111" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="4">
<![CDATA[
.split40:105 %layer4_weights_V_15_load = load i4 %layer4_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer4_weights_V_15_load"/></StgValue>
</operation>

<operation id="1843" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="40" op_0_bw="8">
<![CDATA[
.split40:106 %sext_ln1118_46 = sext i8 %layer4_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="1844" st_id="111" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:107 %mul_ln703_10 = mul i40 %sext_ln1118_46, i40 %temp_output3_V_0_load_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="1845" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:108 %tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_108, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1846" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split40:109 %shl_ln728_107 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="1847" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split40:110 %add_ln1192_109 = add i40 %shl_ln728_107, i40 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="1848" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split40:111 %trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_109, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1849" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split40:112 %temp_output4_V_0_addr_1 = getelementptr i32 %temp_output4_V_0, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="temp_output4_V_0_addr_1"/></StgValue>
</operation>

<operation id="1850" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split40:113 %store_ln59 = store i32 %trunc_ln708_2, i4 %temp_output4_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1851" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0">
<![CDATA[
.split40:114 %br_ln0 = br void %_Z13hw_act_layer3PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1852" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit:0 %temp_output4_V_0_addr = getelementptr i32 %temp_output4_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output4_V_0_addr"/></StgValue>
</operation>

<operation id="1853" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="4">
<![CDATA[
_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit:1 %max_val_V = load i4 %temp_output4_V_0_addr

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1854" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="4">
<![CDATA[
_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit:1 %max_val_V = load i4 %temp_output4_V_0_addr

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>

<operation id="1855" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit:2 %br_ln105 = br void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1856" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i4 %add_ln105, void %.split, i4 1, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1857" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %max_idx = phi i32 %max_idx_1, void %.split, i32 0, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit

]]></Node>
<StgValue><ssdm name="max_idx"/></StgValue>
</operation>

<operation id="1858" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %max_val_V_1 = phi i32 %max_val_V_2, void %.split, i32 %max_val_V, void %_Z11hwmm_layer4PA16_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_.exit

]]></Node>
<StgValue><ssdm name="max_val_V_1"/></StgValue>
</operation>

<operation id="1859" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1860" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln105 = icmp_eq  i4 %i_4, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="1861" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1862" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln105 = br i1 %icmp_ln105, void %.split, void %_Z13hw_act_layer4PA10_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERi.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="1863" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:0 %add_ln105 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="1864" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="4">
<![CDATA[
.split:1 %trunc_ln107_cast = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln107_cast"/></StgValue>
</operation>

<operation id="1865" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %temp_output4_V_0_addr_2 = getelementptr i32 %temp_output4_V_0, i64 0, i64 %trunc_ln107_cast

]]></Node>
<StgValue><ssdm name="temp_output4_V_0_addr_2"/></StgValue>
</operation>

<operation id="1866" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %temp_output4_V_0_load = load i4 %temp_output4_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output4_V_0_load"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1867" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="1868" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="4">
<![CDATA[
.split:4 %temp_output4_V_0_load = load i4 %temp_output4_V_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output4_V_0_load"/></StgValue>
</operation>

<operation id="1869" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %icmp_ln1494 = icmp_sgt  i32 %temp_output4_V_0_load, i32 %max_val_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="1870" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:6 %max_val_V_2 = select i1 %icmp_ln1494, i32 %temp_output4_V_0_load, i32 %max_val_V_1

]]></Node>
<StgValue><ssdm name="max_val_V_2"/></StgValue>
</operation>

<operation id="1871" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="4">
<![CDATA[
.split:7 %zext_ln107 = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="1872" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:8 %max_idx_1 = select i1 %icmp_ln1494, i32 %zext_ln107, i32 %max_idx

]]></Node>
<StgValue><ssdm name="max_idx_1"/></StgValue>
</operation>

<operation id="1873" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1874" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z13hw_act_layer4PA10_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERi.exit:0 %write_ln142 = write void @_ssdm_op_Write.ap_vld.volatile.i32P0A, i32 %bram_output, i32 %max_idx

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="1875" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0">
<![CDATA[
_Z13hw_act_layer4PA10_K8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERi.exit:1 %ret_ln143 = ret

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
