// Seed: 3522142482
module module_0 (
    output supply0 id_0,
    output supply1 id_1
);
  wire id_3;
  buf primCall (id_0, id_3);
  module_2 modCall_1 ();
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  tri1 id_7 = (1);
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2;
  tri1 id_1 = 1;
  wire id_2;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    output wor id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    inout wire id_7,
    output wire id_8
);
  wire id_10;
  module_2 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
