<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue May 21 19:16:24 2019


Command Line:  synthesis -f exp5_2_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1 (searchpath added)
-p //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2 (searchpath added)
VHDL library = work
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/debounce.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/HC595driver.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/main.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/music.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/note_frequency.vhd
VHDL design file = //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1/source/Timer.vhd
NGD file = exp5_2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "//Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp5_2/impl1". VHDL-1504
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/debounce.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/debounce.vhd(13): analyzing entity debounce. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/debounce.vhd(30): analyzing architecture behavioral. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(8): analyzing entity hc595driver. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(16): analyzing architecture driver. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(4): analyzing entity main. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(15): analyzing architecture behavioral. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/music.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/music.vhd(6): analyzing entity music. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/music.vhd(19): analyzing architecture behavioral. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/note_frequency.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/note_frequency.vhd(4): analyzing entity note_frequency. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/note_frequency.vhd(12): analyzing architecture behavior. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/timer.vhd. VHDL-1481
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/timer.vhd(4): analyzing entity timer. VHDL-1012
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/timer.vhd(12): analyzing architecture timer_arch. VHDL-1010
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
//mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(4): executing main(behavioral)

WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg0 of mode in cannot be associated with actual port seg0 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg0 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg1 of mode in cannot be associated with actual port seg1 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg1 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg2 of mode in cannot be associated with actual port seg2 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg2 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg3 of mode in cannot be associated with actual port seg3 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg3 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg4 of mode in cannot be associated with actual port seg4 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg4 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(60): formal port seg5 of mode in cannot be associated with actual port seg5 of mode out. VHDL-1336
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg5 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg0 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg1 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg2 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg3 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg4 is declared here. VHDL-1259
INFO - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/hc595driver.vhd(10): seg5 is declared here. VHDL-1259
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/main.vhd(13): replacing existing netlist main(behavioral). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.
WARNING - synthesis: Initial value found on net dataStream[15] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[14] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[13] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[12] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dataStream[0] will be ignored due to unrecognized driver type
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/timer.vhd(127): Register \u4/seg5_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/timer.vhd(127): Register \u4/seg5_i2 is stuck at One. VDB-5014



WARNING - synthesis: Bit 7 of Register \u4/seg0 is stuck at One
WARNING - synthesis: Bit 7 of Register \u4/seg2 is stuck at One
WARNING - synthesis: Bit 7 of Register \u4/seg1 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \u4/seg3 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \u4/seg4 is stuck at One
WARNING - synthesis: Bit 3 of Register \u4/seg4 is stuck at Zero
######## Missing driver on net \u3/buzzer_N_1112. Patching with GND.
WARNING - synthesis: //mac/home/desktop/schoolwork/lattice/lattice2019/hw/exp5_2/impl1/source/music.vhd(334): Register \u3/num_melody_i0 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file exp5_2_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 321 of 4635 (6 % )
CCU2D => 125
FD1P3AX => 18
FD1P3IX => 8
FD1P3JX => 6
FD1S3AX => 103
FD1S3AY => 1
FD1S3IX => 166
FD1S3JX => 19
GSR => 1
IB => 9
L6MUX21 => 3
LUT4 => 714
OB => 16
PFUMX => 60
ROM128X1A => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clock_c, loads : 250
  Net : u2/clk_use, loads : 71
Clock Enable Nets
Number of Clock Enables: 16
Top 10 highest fanout Clock Enables:
  Net : u2/clk_cnt_17__N_784, loads : 22
  Net : u2/key_out_15__N_729, loads : 4
  Net : u2/key_out_15__N_734, loads : 4
  Net : u2/clock_c_enable_10, loads : 4
  Net : u5/clk_use_enable_4, loads : 4
  Net : u2/key_out_15__N_706, loads : 3
  Net : u5/clk_use_enable_2, loads : 2
  Net : u3/clock_c_enable_12, loads : 2
  Net : u3/clock_c_enable_11, loads : 2
  Net : u5/clk_use_enable_1, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u2/outbut2, loads : 97
  Net : u3/flag_music, loads : 51
  Net : u3/n10920, loads : 35
  Net : u3/n53, loads : 30
  Net : u3/n3304, loads : 28
  Net : u3/outbut2_flag, loads : 28
  Net : u3/n53_adj_1448, loads : 28
  Net : u3/n707, loads : 27
  Net : u3/num_melody_6__N_907, loads : 27
  Net : u5/num_loc_0, loads : 23
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_use]                 |  200.000 MHz|   54.517 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clock_c]                 |  200.000 MHz|   34.850 MHz|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 74.133  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.047  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
