# Description:
This project implemented 256-point and 32-point DIT FFT algorithm using a register array for data and coefficients.
# 32-point DIT FFT
  ## related files: 
  ### (1) VHDL code : fft32.vhd
  ### (2) Test bench file: fft32_tb.vhd
  ### (3) Input data: input_x.txt
  ### (4) Systhesis and the output: Data.docx
# 256-point DIT FFT
  ## related file:
  fft256.vhd
## Reference:
"Digital Signal Processing with Field Programmable Gate Arrays"-- Dr.Uwe Meyer-Baese
