// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FAST1_Core,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-3,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=17.490000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=59,HLS_SYN_DSP=3,HLS_SYN_FF=8129,HLS_SYN_LUT=17472,HLS_VERSION=2018_2}" *)

module FAST1_Core (
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        src_axis_TDATA,
        src_axis_TKEEP,
        src_axis_TSTRB,
        src_axis_TUSER,
        src_axis_TLAST,
        src_axis_TID,
        src_axis_TDEST,
        dst_axis_TDATA,
        dst_axis_TKEEP,
        dst_axis_TSTRB,
        dst_axis_TUSER,
        dst_axis_TLAST,
        dst_axis_TID,
        dst_axis_TDEST,
        src_axis_TVALID,
        src_axis_TREADY,
        dst_axis_TVALID,
        dst_axis_TREADY
);

parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] src_axis_TDATA;
input  [3:0] src_axis_TKEEP;
input  [3:0] src_axis_TSTRB;
input  [0:0] src_axis_TUSER;
input  [0:0] src_axis_TLAST;
input  [0:0] src_axis_TID;
input  [0:0] src_axis_TDEST;
output  [31:0] dst_axis_TDATA;
output  [3:0] dst_axis_TKEEP;
output  [3:0] dst_axis_TSTRB;
output  [0:0] dst_axis_TUSER;
output  [0:0] dst_axis_TLAST;
output  [0:0] dst_axis_TID;
output  [0:0] dst_axis_TDEST;
input   src_axis_TVALID;
output   src_axis_TREADY;
output   dst_axis_TVALID;
input   dst_axis_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [7:0] threhold;
wire    FAST1_Core_entry69_U0_ap_start;
wire    FAST1_Core_entry69_U0_start_full_n;
wire    FAST1_Core_entry69_U0_ap_done;
wire    FAST1_Core_entry69_U0_ap_continue;
wire    FAST1_Core_entry69_U0_ap_idle;
wire    FAST1_Core_entry69_U0_ap_ready;
wire    FAST1_Core_entry69_U0_start_out;
wire    FAST1_Core_entry69_U0_start_write;
wire   [31:0] FAST1_Core_entry69_U0_rows_out_din;
wire    FAST1_Core_entry69_U0_rows_out_write;
wire   [31:0] FAST1_Core_entry69_U0_rows_out1_din;
wire    FAST1_Core_entry69_U0_rows_out1_write;
wire   [31:0] FAST1_Core_entry69_U0_cols_out_din;
wire    FAST1_Core_entry69_U0_cols_out_write;
wire   [31:0] FAST1_Core_entry69_U0_cols_out2_din;
wire    FAST1_Core_entry69_U0_cols_out2_write;
wire   [7:0] FAST1_Core_entry69_U0_threhold_out_din;
wire    FAST1_Core_entry69_U0_threhold_out_write;
wire    Block_Mat_exit12454_U0_ap_start;
wire    Block_Mat_exit12454_U0_start_full_n;
wire    Block_Mat_exit12454_U0_ap_done;
wire    Block_Mat_exit12454_U0_ap_continue;
wire    Block_Mat_exit12454_U0_ap_idle;
wire    Block_Mat_exit12454_U0_ap_ready;
wire    Block_Mat_exit12454_U0_start_out;
wire    Block_Mat_exit12454_U0_start_write;
wire    Block_Mat_exit12454_U0_rows_read;
wire    Block_Mat_exit12454_U0_cols_read;
wire   [31:0] Block_Mat_exit12454_U0_rows_out_din;
wire    Block_Mat_exit12454_U0_rows_out_write;
wire   [31:0] Block_Mat_exit12454_U0_p_src_rows_V_out_din;
wire    Block_Mat_exit12454_U0_p_src_rows_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_cols_out_din;
wire    Block_Mat_exit12454_U0_cols_out_write;
wire   [31:0] Block_Mat_exit12454_U0_p_src_cols_V_out_din;
wire    Block_Mat_exit12454_U0_p_src_cols_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_p_dst_rows_V_out_din;
wire    Block_Mat_exit12454_U0_p_dst_rows_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_p_dst_cols_V_out_din;
wire    Block_Mat_exit12454_U0_p_dst_cols_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_src0_rows_V_out_din;
wire    Block_Mat_exit12454_U0_src0_rows_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_src0_cols_V_out_din;
wire    Block_Mat_exit12454_U0_src0_cols_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_src1_rows_V_out_din;
wire    Block_Mat_exit12454_U0_src1_rows_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_src1_cols_V_out_din;
wire    Block_Mat_exit12454_U0_src1_cols_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_gray_rows_V_out_din;
wire    Block_Mat_exit12454_U0_gray_rows_V_out_write;
wire   [31:0] Block_Mat_exit12454_U0_gray_cols_V_out_din;
wire    Block_Mat_exit12454_U0_gray_cols_V_out_write;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_src_axis_TREADY;
wire    AXIvideo2Mat_U0_img_rows_V_read;
wire    AXIvideo2Mat_U0_img_cols_V_read;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire   [31:0] AXIvideo2Mat_U0_img_rows_V_out_din;
wire    AXIvideo2Mat_U0_img_rows_V_out_write;
wire   [31:0] AXIvideo2Mat_U0_img_cols_V_out_din;
wire    AXIvideo2Mat_U0_img_cols_V_out_write;
wire    Duplicate_U0_ap_start;
wire    Duplicate_U0_ap_done;
wire    Duplicate_U0_ap_continue;
wire    Duplicate_U0_ap_idle;
wire    Duplicate_U0_ap_ready;
wire    Duplicate_U0_src_rows_V_read;
wire    Duplicate_U0_src_cols_V_read;
wire    Duplicate_U0_src_data_stream_0_V_read;
wire    Duplicate_U0_src_data_stream_1_V_read;
wire    Duplicate_U0_src_data_stream_2_V_read;
wire   [7:0] Duplicate_U0_dst1_data_stream_0_V_din;
wire    Duplicate_U0_dst1_data_stream_0_V_write;
wire   [7:0] Duplicate_U0_dst1_data_stream_1_V_din;
wire    Duplicate_U0_dst1_data_stream_1_V_write;
wire   [7:0] Duplicate_U0_dst1_data_stream_2_V_din;
wire    Duplicate_U0_dst1_data_stream_2_V_write;
wire   [7:0] Duplicate_U0_dst2_data_stream_0_V_din;
wire    Duplicate_U0_dst2_data_stream_0_V_write;
wire   [7:0] Duplicate_U0_dst2_data_stream_1_V_din;
wire    Duplicate_U0_dst2_data_stream_1_V_write;
wire   [7:0] Duplicate_U0_dst2_data_stream_2_V_din;
wire    Duplicate_U0_dst2_data_stream_2_V_write;
wire    CvtColor_U0_ap_start;
wire    CvtColor_U0_ap_done;
wire    CvtColor_U0_ap_continue;
wire    CvtColor_U0_ap_idle;
wire    CvtColor_U0_ap_ready;
wire    CvtColor_U0_p_src_rows_V_read;
wire    CvtColor_U0_p_src_cols_V_read;
wire    CvtColor_U0_p_src_data_stream_0_V_read;
wire    CvtColor_U0_p_src_data_stream_1_V_read;
wire    CvtColor_U0_p_src_data_stream_2_V_read;
wire   [7:0] CvtColor_U0_p_dst_data_stream_V_din;
wire    CvtColor_U0_p_dst_data_stream_V_write;
wire    FAST_t_opr_U0_ap_start;
wire    FAST_t_opr_U0_ap_done;
wire    FAST_t_opr_U0_ap_continue;
wire    FAST_t_opr_U0_ap_idle;
wire    FAST_t_opr_U0_ap_ready;
wire    FAST_t_opr_U0_p_src_rows_V_read;
wire    FAST_t_opr_U0_p_src_cols_V_read;
wire    FAST_t_opr_U0_p_src_data_stream_V_read;
wire   [7:0] FAST_t_opr_U0_p_mask_data_stream_V_din;
wire    FAST_t_opr_U0_p_mask_data_stream_V_write;
wire    FAST_t_opr_U0_p_threshold_read;
wire    Block_Mat_exit124544_U0_ap_start;
wire    Block_Mat_exit124544_U0_ap_done;
wire    Block_Mat_exit124544_U0_ap_continue;
wire    Block_Mat_exit124544_U0_ap_idle;
wire    Block_Mat_exit124544_U0_ap_ready;
wire    Block_Mat_exit124544_U0_cols_read;
wire    Block_Mat_exit124544_U0_rows_read;
wire   [31:0] Block_Mat_exit124544_U0_tmp_out_out_din;
wire    Block_Mat_exit124544_U0_tmp_out_out_write;
wire   [31:0] Block_Mat_exit124544_U0_tmp_27_out_out_din;
wire    Block_Mat_exit124544_U0_tmp_27_out_out_write;
wire   [31:0] Block_Mat_exit124544_U0_p_neg393_i_i_out_out_din;
wire    Block_Mat_exit124544_U0_p_neg393_i_i_out_out_write;
wire    Loop_loop_height_pro_U0_ap_start;
wire    Loop_loop_height_pro_U0_ap_done;
wire    Loop_loop_height_pro_U0_ap_continue;
wire    Loop_loop_height_pro_U0_ap_idle;
wire    Loop_loop_height_pro_U0_ap_ready;
wire    Loop_loop_height_pro_U0_tmp_27_loc_read;
wire    Loop_loop_height_pro_U0_tmp_loc_read;
wire    Loop_loop_height_pro_U0_rows_read;
wire    Loop_loop_height_pro_U0_p_neg393_i_i_loc_read;
wire    Loop_loop_height_pro_U0_cols_read;
wire    Loop_loop_height_pro_U0_mask_data_stream_0_V_read;
wire   [7:0] Loop_loop_height_pro_U0_dmask_data_stream_0_V_din;
wire    Loop_loop_height_pro_U0_dmask_data_stream_0_V_write;
wire    PaintMask_U0_ap_start;
wire    PaintMask_U0_ap_done;
wire    PaintMask_U0_ap_continue;
wire    PaintMask_U0_ap_idle;
wire    PaintMask_U0_ap_ready;
wire    PaintMask_U0_p_src_rows_V_read;
wire    PaintMask_U0_p_src_cols_V_read;
wire    PaintMask_U0_p_src_data_stream_0_V_read;
wire    PaintMask_U0_p_src_data_stream_1_V_read;
wire    PaintMask_U0_p_src_data_stream_2_V_read;
wire    PaintMask_U0_p_mask_data_stream_V_read;
wire   [7:0] PaintMask_U0_p_dst_data_stream_0_V_din;
wire    PaintMask_U0_p_dst_data_stream_0_V_write;
wire   [7:0] PaintMask_U0_p_dst_data_stream_1_V_din;
wire    PaintMask_U0_p_dst_data_stream_1_V_write;
wire   [7:0] PaintMask_U0_p_dst_data_stream_2_V_din;
wire    PaintMask_U0_p_dst_data_stream_2_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_rows_V_read;
wire    Mat2AXIvideo_U0_img_cols_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire   [31:0] Mat2AXIvideo_U0_dst_axis_TDATA;
wire    Mat2AXIvideo_U0_dst_axis_TVALID;
wire   [3:0] Mat2AXIvideo_U0_dst_axis_TKEEP;
wire   [3:0] Mat2AXIvideo_U0_dst_axis_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TUSER;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TLAST;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TID;
wire   [0:0] Mat2AXIvideo_U0_dst_axis_TDEST;
wire    ap_sync_continue;
wire    rows_c_full_n;
wire   [31:0] rows_c_dout;
wire    rows_c_empty_n;
wire    rows_c490_full_n;
wire   [31:0] rows_c490_dout;
wire    rows_c490_empty_n;
wire    cols_c_full_n;
wire   [31:0] cols_c_dout;
wire    cols_c_empty_n;
wire    cols_c491_full_n;
wire   [31:0] cols_c491_dout;
wire    cols_c491_empty_n;
wire    threhold_c_full_n;
wire   [7:0] threhold_c_dout;
wire    threhold_c_empty_n;
wire    rows_c492_full_n;
wire   [31:0] rows_c492_dout;
wire    rows_c492_empty_n;
wire    p_src_rows_V_c_full_n;
wire   [31:0] p_src_rows_V_c_dout;
wire    p_src_rows_V_c_empty_n;
wire    cols_c493_full_n;
wire   [31:0] cols_c493_dout;
wire    cols_c493_empty_n;
wire    p_src_cols_V_c_full_n;
wire   [31:0] p_src_cols_V_c_dout;
wire    p_src_cols_V_c_empty_n;
wire    p_dst_rows_V_c_full_n;
wire   [31:0] p_dst_rows_V_c_dout;
wire    p_dst_rows_V_c_empty_n;
wire    p_dst_cols_V_c_full_n;
wire   [31:0] p_dst_cols_V_c_dout;
wire    p_dst_cols_V_c_empty_n;
wire    src0_rows_V_c_full_n;
wire   [31:0] src0_rows_V_c_dout;
wire    src0_rows_V_c_empty_n;
wire    src0_cols_V_c_full_n;
wire   [31:0] src0_cols_V_c_dout;
wire    src0_cols_V_c_empty_n;
wire    src1_rows_V_c_full_n;
wire   [31:0] src1_rows_V_c_dout;
wire    src1_rows_V_c_empty_n;
wire    src1_cols_V_c_full_n;
wire   [31:0] src1_cols_V_c_dout;
wire    src1_cols_V_c_empty_n;
wire    gray_rows_V_c_full_n;
wire   [31:0] gray_rows_V_c_dout;
wire    gray_rows_V_c_empty_n;
wire    gray_cols_V_c_full_n;
wire   [31:0] gray_cols_V_c_dout;
wire    gray_cols_V_c_empty_n;
wire    p_src_data_stream_0_s_full_n;
wire   [7:0] p_src_data_stream_0_s_dout;
wire    p_src_data_stream_0_s_empty_n;
wire    p_src_data_stream_1_s_full_n;
wire   [7:0] p_src_data_stream_1_s_dout;
wire    p_src_data_stream_1_s_empty_n;
wire    p_src_data_stream_2_s_full_n;
wire   [7:0] p_src_data_stream_2_s_dout;
wire    p_src_data_stream_2_s_empty_n;
wire    p_src_rows_V_c494_full_n;
wire   [31:0] p_src_rows_V_c494_dout;
wire    p_src_rows_V_c494_empty_n;
wire    p_src_cols_V_c495_full_n;
wire   [31:0] p_src_cols_V_c495_dout;
wire    p_src_cols_V_c495_empty_n;
wire    src0_data_stream_0_s_full_n;
wire   [7:0] src0_data_stream_0_s_dout;
wire    src0_data_stream_0_s_empty_n;
wire    src0_data_stream_1_s_full_n;
wire   [7:0] src0_data_stream_1_s_dout;
wire    src0_data_stream_1_s_empty_n;
wire    src0_data_stream_2_s_full_n;
wire   [7:0] src0_data_stream_2_s_dout;
wire    src0_data_stream_2_s_empty_n;
wire    src1_data_stream_0_s_full_n;
wire   [7:0] src1_data_stream_0_s_dout;
wire    src1_data_stream_0_s_empty_n;
wire    src1_data_stream_1_s_full_n;
wire   [7:0] src1_data_stream_1_s_dout;
wire    src1_data_stream_1_s_empty_n;
wire    src1_data_stream_2_s_full_n;
wire   [7:0] src1_data_stream_2_s_dout;
wire    src1_data_stream_2_s_empty_n;
wire    gray_data_stream_0_s_full_n;
wire   [7:0] gray_data_stream_0_s_dout;
wire    gray_data_stream_0_s_empty_n;
wire    mask_data_stream_0_s_full_n;
wire   [7:0] mask_data_stream_0_s_dout;
wire    mask_data_stream_0_s_empty_n;
wire    tmp_loc_c_full_n;
wire   [31:0] tmp_loc_c_dout;
wire    tmp_loc_c_empty_n;
wire    tmp_27_loc_c_full_n;
wire   [31:0] tmp_27_loc_c_dout;
wire    tmp_27_loc_c_empty_n;
wire    p_neg393_i_i_loc_c_full_n;
wire   [31:0] p_neg393_i_i_loc_c_dout;
wire    p_neg393_i_i_loc_c_empty_n;
wire    dmask_data_stream_0_full_n;
wire   [7:0] dmask_data_stream_0_dout;
wire    dmask_data_stream_0_empty_n;
wire    p_dst_data_stream_0_s_full_n;
wire   [7:0] p_dst_data_stream_0_s_dout;
wire    p_dst_data_stream_0_s_empty_n;
wire    p_dst_data_stream_1_s_full_n;
wire   [7:0] p_dst_data_stream_1_s_dout;
wire    p_dst_data_stream_1_s_empty_n;
wire    p_dst_data_stream_2_s_full_n;
wire   [7:0] p_dst_data_stream_2_s_dout;
wire    p_dst_data_stream_2_s_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
wire    ap_sync_AXIvideo2Mat_U0_ap_ready;
reg   [1:0] AXIvideo2Mat_U0_ap_ready_count;
reg    ap_sync_reg_FAST1_Core_entry69_U0_ap_ready;
wire    ap_sync_FAST1_Core_entry69_U0_ap_ready;
reg   [1:0] FAST1_Core_entry69_U0_ap_ready_count;
wire   [0:0] start_for_Block_Mat_exit12454_U0_din;
wire    start_for_Block_Mat_exit12454_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit12454_U0_dout;
wire    start_for_Block_Mat_exit12454_U0_empty_n;
wire   [0:0] start_for_FAST_t_opr_U0_din;
wire    start_for_FAST_t_opr_U0_full_n;
wire   [0:0] start_for_FAST_t_opr_U0_dout;
wire    start_for_FAST_t_opr_U0_empty_n;
wire   [0:0] start_for_Block_Mat_exit124544_U0_din;
wire    start_for_Block_Mat_exit124544_U0_full_n;
wire   [0:0] start_for_Block_Mat_exit124544_U0_dout;
wire    start_for_Block_Mat_exit124544_U0_empty_n;
wire   [0:0] start_for_CvtColor_U0_din;
wire    start_for_CvtColor_U0_full_n;
wire   [0:0] start_for_CvtColor_U0_dout;
wire    start_for_CvtColor_U0_empty_n;
wire   [0:0] start_for_Loop_loop_height_pro_U0_din;
wire    start_for_Loop_loop_height_pro_U0_full_n;
wire   [0:0] start_for_Loop_loop_height_pro_U0_dout;
wire    start_for_Loop_loop_height_pro_U0_empty_n;
wire   [0:0] start_for_PaintMask_U0_din;
wire    start_for_PaintMask_U0_full_n;
wire   [0:0] start_for_PaintMask_U0_dout;
wire    start_for_PaintMask_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire   [0:0] start_for_Duplicate_U0_din;
wire    start_for_Duplicate_U0_full_n;
wire   [0:0] start_for_Duplicate_U0_dout;
wire    start_for_Duplicate_U0_empty_n;
wire    Duplicate_U0_start_full_n;
wire    Duplicate_U0_start_write;
wire    CvtColor_U0_start_full_n;
wire    CvtColor_U0_start_write;
wire    FAST_t_opr_U0_start_full_n;
wire    FAST_t_opr_U0_start_write;
wire    Block_Mat_exit124544_U0_start_full_n;
wire    Block_Mat_exit124544_U0_start_write;
wire    Loop_loop_height_pro_U0_start_full_n;
wire    Loop_loop_height_pro_U0_start_write;
wire    PaintMask_U0_start_full_n;
wire    PaintMask_U0_start_write;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_AXIvideo2Mat_U0_ap_ready = 1'b0;
#0 AXIvideo2Mat_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_FAST1_Core_entry69_U0_ap_ready = 1'b0;
#0 FAST1_Core_entry69_U0_ap_ready_count = 2'd0;
end

FAST1_Core_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
FAST1_Core_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .rows(rows),
    .cols(cols),
    .threhold(threhold)
);

FAST1_Core_entry69 FAST1_Core_entry69_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FAST1_Core_entry69_U0_ap_start),
    .start_full_n(FAST1_Core_entry69_U0_start_full_n),
    .ap_done(FAST1_Core_entry69_U0_ap_done),
    .ap_continue(FAST1_Core_entry69_U0_ap_continue),
    .ap_idle(FAST1_Core_entry69_U0_ap_idle),
    .ap_ready(FAST1_Core_entry69_U0_ap_ready),
    .start_out(FAST1_Core_entry69_U0_start_out),
    .start_write(FAST1_Core_entry69_U0_start_write),
    .rows(rows),
    .cols(cols),
    .threhold(threhold),
    .rows_out_din(FAST1_Core_entry69_U0_rows_out_din),
    .rows_out_full_n(rows_c_full_n),
    .rows_out_write(FAST1_Core_entry69_U0_rows_out_write),
    .rows_out1_din(FAST1_Core_entry69_U0_rows_out1_din),
    .rows_out1_full_n(rows_c490_full_n),
    .rows_out1_write(FAST1_Core_entry69_U0_rows_out1_write),
    .cols_out_din(FAST1_Core_entry69_U0_cols_out_din),
    .cols_out_full_n(cols_c_full_n),
    .cols_out_write(FAST1_Core_entry69_U0_cols_out_write),
    .cols_out2_din(FAST1_Core_entry69_U0_cols_out2_din),
    .cols_out2_full_n(cols_c491_full_n),
    .cols_out2_write(FAST1_Core_entry69_U0_cols_out2_write),
    .threhold_out_din(FAST1_Core_entry69_U0_threhold_out_din),
    .threhold_out_full_n(threhold_c_full_n),
    .threhold_out_write(FAST1_Core_entry69_U0_threhold_out_write)
);

Block_Mat_exit12454_s Block_Mat_exit12454_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit12454_U0_ap_start),
    .start_full_n(Block_Mat_exit12454_U0_start_full_n),
    .ap_done(Block_Mat_exit12454_U0_ap_done),
    .ap_continue(Block_Mat_exit12454_U0_ap_continue),
    .ap_idle(Block_Mat_exit12454_U0_ap_idle),
    .ap_ready(Block_Mat_exit12454_U0_ap_ready),
    .start_out(Block_Mat_exit12454_U0_start_out),
    .start_write(Block_Mat_exit12454_U0_start_write),
    .rows_dout(rows_c_dout),
    .rows_empty_n(rows_c_empty_n),
    .rows_read(Block_Mat_exit12454_U0_rows_read),
    .cols_dout(cols_c_dout),
    .cols_empty_n(cols_c_empty_n),
    .cols_read(Block_Mat_exit12454_U0_cols_read),
    .rows_out_din(Block_Mat_exit12454_U0_rows_out_din),
    .rows_out_full_n(rows_c492_full_n),
    .rows_out_write(Block_Mat_exit12454_U0_rows_out_write),
    .p_src_rows_V_out_din(Block_Mat_exit12454_U0_p_src_rows_V_out_din),
    .p_src_rows_V_out_full_n(p_src_rows_V_c_full_n),
    .p_src_rows_V_out_write(Block_Mat_exit12454_U0_p_src_rows_V_out_write),
    .cols_out_din(Block_Mat_exit12454_U0_cols_out_din),
    .cols_out_full_n(cols_c493_full_n),
    .cols_out_write(Block_Mat_exit12454_U0_cols_out_write),
    .p_src_cols_V_out_din(Block_Mat_exit12454_U0_p_src_cols_V_out_din),
    .p_src_cols_V_out_full_n(p_src_cols_V_c_full_n),
    .p_src_cols_V_out_write(Block_Mat_exit12454_U0_p_src_cols_V_out_write),
    .p_dst_rows_V_out_din(Block_Mat_exit12454_U0_p_dst_rows_V_out_din),
    .p_dst_rows_V_out_full_n(p_dst_rows_V_c_full_n),
    .p_dst_rows_V_out_write(Block_Mat_exit12454_U0_p_dst_rows_V_out_write),
    .p_dst_cols_V_out_din(Block_Mat_exit12454_U0_p_dst_cols_V_out_din),
    .p_dst_cols_V_out_full_n(p_dst_cols_V_c_full_n),
    .p_dst_cols_V_out_write(Block_Mat_exit12454_U0_p_dst_cols_V_out_write),
    .src0_rows_V_out_din(Block_Mat_exit12454_U0_src0_rows_V_out_din),
    .src0_rows_V_out_full_n(src0_rows_V_c_full_n),
    .src0_rows_V_out_write(Block_Mat_exit12454_U0_src0_rows_V_out_write),
    .src0_cols_V_out_din(Block_Mat_exit12454_U0_src0_cols_V_out_din),
    .src0_cols_V_out_full_n(src0_cols_V_c_full_n),
    .src0_cols_V_out_write(Block_Mat_exit12454_U0_src0_cols_V_out_write),
    .src1_rows_V_out_din(Block_Mat_exit12454_U0_src1_rows_V_out_din),
    .src1_rows_V_out_full_n(src1_rows_V_c_full_n),
    .src1_rows_V_out_write(Block_Mat_exit12454_U0_src1_rows_V_out_write),
    .src1_cols_V_out_din(Block_Mat_exit12454_U0_src1_cols_V_out_din),
    .src1_cols_V_out_full_n(src1_cols_V_c_full_n),
    .src1_cols_V_out_write(Block_Mat_exit12454_U0_src1_cols_V_out_write),
    .gray_rows_V_out_din(Block_Mat_exit12454_U0_gray_rows_V_out_din),
    .gray_rows_V_out_full_n(gray_rows_V_c_full_n),
    .gray_rows_V_out_write(Block_Mat_exit12454_U0_gray_rows_V_out_write),
    .gray_cols_V_out_din(Block_Mat_exit12454_U0_gray_cols_V_out_din),
    .gray_cols_V_out_full_n(gray_cols_V_c_full_n),
    .gray_cols_V_out_write(Block_Mat_exit12454_U0_gray_cols_V_out_write)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_Duplicate_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .src_axis_TDATA(src_axis_TDATA),
    .src_axis_TVALID(src_axis_TVALID),
    .src_axis_TREADY(AXIvideo2Mat_U0_src_axis_TREADY),
    .src_axis_TKEEP(src_axis_TKEEP),
    .src_axis_TSTRB(src_axis_TSTRB),
    .src_axis_TUSER(src_axis_TUSER),
    .src_axis_TLAST(src_axis_TLAST),
    .src_axis_TID(src_axis_TID),
    .src_axis_TDEST(src_axis_TDEST),
    .img_rows_V_dout(p_src_rows_V_c_dout),
    .img_rows_V_empty_n(p_src_rows_V_c_empty_n),
    .img_rows_V_read(AXIvideo2Mat_U0_img_rows_V_read),
    .img_cols_V_dout(p_src_cols_V_c_dout),
    .img_cols_V_empty_n(p_src_cols_V_c_empty_n),
    .img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(p_src_data_stream_0_s_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(p_src_data_stream_1_s_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(p_src_data_stream_2_s_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .img_rows_V_out_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .img_rows_V_out_full_n(p_src_rows_V_c494_full_n),
    .img_rows_V_out_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .img_cols_V_out_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .img_cols_V_out_full_n(p_src_cols_V_c495_full_n),
    .img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write)
);

Duplicate Duplicate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Duplicate_U0_ap_start),
    .ap_done(Duplicate_U0_ap_done),
    .ap_continue(Duplicate_U0_ap_continue),
    .ap_idle(Duplicate_U0_ap_idle),
    .ap_ready(Duplicate_U0_ap_ready),
    .src_rows_V_dout(p_src_rows_V_c494_dout),
    .src_rows_V_empty_n(p_src_rows_V_c494_empty_n),
    .src_rows_V_read(Duplicate_U0_src_rows_V_read),
    .src_cols_V_dout(p_src_cols_V_c495_dout),
    .src_cols_V_empty_n(p_src_cols_V_c495_empty_n),
    .src_cols_V_read(Duplicate_U0_src_cols_V_read),
    .src_data_stream_0_V_dout(p_src_data_stream_0_s_dout),
    .src_data_stream_0_V_empty_n(p_src_data_stream_0_s_empty_n),
    .src_data_stream_0_V_read(Duplicate_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(p_src_data_stream_1_s_dout),
    .src_data_stream_1_V_empty_n(p_src_data_stream_1_s_empty_n),
    .src_data_stream_1_V_read(Duplicate_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(p_src_data_stream_2_s_dout),
    .src_data_stream_2_V_empty_n(p_src_data_stream_2_s_empty_n),
    .src_data_stream_2_V_read(Duplicate_U0_src_data_stream_2_V_read),
    .dst1_data_stream_0_V_din(Duplicate_U0_dst1_data_stream_0_V_din),
    .dst1_data_stream_0_V_full_n(src0_data_stream_0_s_full_n),
    .dst1_data_stream_0_V_write(Duplicate_U0_dst1_data_stream_0_V_write),
    .dst1_data_stream_1_V_din(Duplicate_U0_dst1_data_stream_1_V_din),
    .dst1_data_stream_1_V_full_n(src0_data_stream_1_s_full_n),
    .dst1_data_stream_1_V_write(Duplicate_U0_dst1_data_stream_1_V_write),
    .dst1_data_stream_2_V_din(Duplicate_U0_dst1_data_stream_2_V_din),
    .dst1_data_stream_2_V_full_n(src0_data_stream_2_s_full_n),
    .dst1_data_stream_2_V_write(Duplicate_U0_dst1_data_stream_2_V_write),
    .dst2_data_stream_0_V_din(Duplicate_U0_dst2_data_stream_0_V_din),
    .dst2_data_stream_0_V_full_n(src1_data_stream_0_s_full_n),
    .dst2_data_stream_0_V_write(Duplicate_U0_dst2_data_stream_0_V_write),
    .dst2_data_stream_1_V_din(Duplicate_U0_dst2_data_stream_1_V_din),
    .dst2_data_stream_1_V_full_n(src1_data_stream_1_s_full_n),
    .dst2_data_stream_1_V_write(Duplicate_U0_dst2_data_stream_1_V_write),
    .dst2_data_stream_2_V_din(Duplicate_U0_dst2_data_stream_2_V_din),
    .dst2_data_stream_2_V_full_n(src1_data_stream_2_s_full_n),
    .dst2_data_stream_2_V_write(Duplicate_U0_dst2_data_stream_2_V_write)
);

CvtColor CvtColor_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(CvtColor_U0_ap_start),
    .ap_done(CvtColor_U0_ap_done),
    .ap_continue(CvtColor_U0_ap_continue),
    .ap_idle(CvtColor_U0_ap_idle),
    .ap_ready(CvtColor_U0_ap_ready),
    .p_src_rows_V_dout(src0_rows_V_c_dout),
    .p_src_rows_V_empty_n(src0_rows_V_c_empty_n),
    .p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src0_cols_V_c_dout),
    .p_src_cols_V_empty_n(src0_cols_V_c_empty_n),
    .p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
    .p_src_data_stream_0_V_dout(src0_data_stream_0_s_dout),
    .p_src_data_stream_0_V_empty_n(src0_data_stream_0_s_empty_n),
    .p_src_data_stream_0_V_read(CvtColor_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(src0_data_stream_1_s_dout),
    .p_src_data_stream_1_V_empty_n(src0_data_stream_1_s_empty_n),
    .p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(src0_data_stream_2_s_dout),
    .p_src_data_stream_2_V_empty_n(src0_data_stream_2_s_empty_n),
    .p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
    .p_dst_data_stream_V_din(CvtColor_U0_p_dst_data_stream_V_din),
    .p_dst_data_stream_V_full_n(gray_data_stream_0_s_full_n),
    .p_dst_data_stream_V_write(CvtColor_U0_p_dst_data_stream_V_write)
);

FAST_t_opr FAST_t_opr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(FAST_t_opr_U0_ap_start),
    .ap_done(FAST_t_opr_U0_ap_done),
    .ap_continue(FAST_t_opr_U0_ap_continue),
    .ap_idle(FAST_t_opr_U0_ap_idle),
    .ap_ready(FAST_t_opr_U0_ap_ready),
    .p_src_rows_V_dout(gray_rows_V_c_dout),
    .p_src_rows_V_empty_n(gray_rows_V_c_empty_n),
    .p_src_rows_V_read(FAST_t_opr_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(gray_cols_V_c_dout),
    .p_src_cols_V_empty_n(gray_cols_V_c_empty_n),
    .p_src_cols_V_read(FAST_t_opr_U0_p_src_cols_V_read),
    .p_src_data_stream_V_dout(gray_data_stream_0_s_dout),
    .p_src_data_stream_V_empty_n(gray_data_stream_0_s_empty_n),
    .p_src_data_stream_V_read(FAST_t_opr_U0_p_src_data_stream_V_read),
    .p_mask_data_stream_V_din(FAST_t_opr_U0_p_mask_data_stream_V_din),
    .p_mask_data_stream_V_full_n(mask_data_stream_0_s_full_n),
    .p_mask_data_stream_V_write(FAST_t_opr_U0_p_mask_data_stream_V_write),
    .p_threshold_dout(threhold_c_dout),
    .p_threshold_empty_n(threhold_c_empty_n),
    .p_threshold_read(FAST_t_opr_U0_p_threshold_read)
);

Block_Mat_exit124544 Block_Mat_exit124544_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit124544_U0_ap_start),
    .ap_done(Block_Mat_exit124544_U0_ap_done),
    .ap_continue(Block_Mat_exit124544_U0_ap_continue),
    .ap_idle(Block_Mat_exit124544_U0_ap_idle),
    .ap_ready(Block_Mat_exit124544_U0_ap_ready),
    .cols_dout(cols_c491_dout),
    .cols_empty_n(cols_c491_empty_n),
    .cols_read(Block_Mat_exit124544_U0_cols_read),
    .rows_dout(rows_c490_dout),
    .rows_empty_n(rows_c490_empty_n),
    .rows_read(Block_Mat_exit124544_U0_rows_read),
    .tmp_out_out_din(Block_Mat_exit124544_U0_tmp_out_out_din),
    .tmp_out_out_full_n(tmp_loc_c_full_n),
    .tmp_out_out_write(Block_Mat_exit124544_U0_tmp_out_out_write),
    .tmp_27_out_out_din(Block_Mat_exit124544_U0_tmp_27_out_out_din),
    .tmp_27_out_out_full_n(tmp_27_loc_c_full_n),
    .tmp_27_out_out_write(Block_Mat_exit124544_U0_tmp_27_out_out_write),
    .p_neg393_i_i_out_out_din(Block_Mat_exit124544_U0_p_neg393_i_i_out_out_din),
    .p_neg393_i_i_out_out_full_n(p_neg393_i_i_loc_c_full_n),
    .p_neg393_i_i_out_out_write(Block_Mat_exit124544_U0_p_neg393_i_i_out_out_write)
);

Loop_loop_height_pro Loop_loop_height_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_pro_U0_ap_start),
    .ap_done(Loop_loop_height_pro_U0_ap_done),
    .ap_continue(Loop_loop_height_pro_U0_ap_continue),
    .ap_idle(Loop_loop_height_pro_U0_ap_idle),
    .ap_ready(Loop_loop_height_pro_U0_ap_ready),
    .tmp_27_loc_dout(tmp_27_loc_c_dout),
    .tmp_27_loc_empty_n(tmp_27_loc_c_empty_n),
    .tmp_27_loc_read(Loop_loop_height_pro_U0_tmp_27_loc_read),
    .tmp_loc_dout(tmp_loc_c_dout),
    .tmp_loc_empty_n(tmp_loc_c_empty_n),
    .tmp_loc_read(Loop_loop_height_pro_U0_tmp_loc_read),
    .rows_dout(rows_c492_dout),
    .rows_empty_n(rows_c492_empty_n),
    .rows_read(Loop_loop_height_pro_U0_rows_read),
    .p_neg393_i_i_loc_dout(p_neg393_i_i_loc_c_dout),
    .p_neg393_i_i_loc_empty_n(p_neg393_i_i_loc_c_empty_n),
    .p_neg393_i_i_loc_read(Loop_loop_height_pro_U0_p_neg393_i_i_loc_read),
    .cols_dout(cols_c493_dout),
    .cols_empty_n(cols_c493_empty_n),
    .cols_read(Loop_loop_height_pro_U0_cols_read),
    .mask_data_stream_0_V_dout(mask_data_stream_0_s_dout),
    .mask_data_stream_0_V_empty_n(mask_data_stream_0_s_empty_n),
    .mask_data_stream_0_V_read(Loop_loop_height_pro_U0_mask_data_stream_0_V_read),
    .dmask_data_stream_0_V_din(Loop_loop_height_pro_U0_dmask_data_stream_0_V_din),
    .dmask_data_stream_0_V_full_n(dmask_data_stream_0_full_n),
    .dmask_data_stream_0_V_write(Loop_loop_height_pro_U0_dmask_data_stream_0_V_write)
);

PaintMask PaintMask_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PaintMask_U0_ap_start),
    .ap_done(PaintMask_U0_ap_done),
    .ap_continue(PaintMask_U0_ap_continue),
    .ap_idle(PaintMask_U0_ap_idle),
    .ap_ready(PaintMask_U0_ap_ready),
    .p_src_rows_V_dout(src1_rows_V_c_dout),
    .p_src_rows_V_empty_n(src1_rows_V_c_empty_n),
    .p_src_rows_V_read(PaintMask_U0_p_src_rows_V_read),
    .p_src_cols_V_dout(src1_cols_V_c_dout),
    .p_src_cols_V_empty_n(src1_cols_V_c_empty_n),
    .p_src_cols_V_read(PaintMask_U0_p_src_cols_V_read),
    .p_src_data_stream_0_V_dout(src1_data_stream_0_s_dout),
    .p_src_data_stream_0_V_empty_n(src1_data_stream_0_s_empty_n),
    .p_src_data_stream_0_V_read(PaintMask_U0_p_src_data_stream_0_V_read),
    .p_src_data_stream_1_V_dout(src1_data_stream_1_s_dout),
    .p_src_data_stream_1_V_empty_n(src1_data_stream_1_s_empty_n),
    .p_src_data_stream_1_V_read(PaintMask_U0_p_src_data_stream_1_V_read),
    .p_src_data_stream_2_V_dout(src1_data_stream_2_s_dout),
    .p_src_data_stream_2_V_empty_n(src1_data_stream_2_s_empty_n),
    .p_src_data_stream_2_V_read(PaintMask_U0_p_src_data_stream_2_V_read),
    .p_mask_data_stream_V_dout(dmask_data_stream_0_dout),
    .p_mask_data_stream_V_empty_n(dmask_data_stream_0_empty_n),
    .p_mask_data_stream_V_read(PaintMask_U0_p_mask_data_stream_V_read),
    .p_dst_data_stream_0_V_din(PaintMask_U0_p_dst_data_stream_0_V_din),
    .p_dst_data_stream_0_V_full_n(p_dst_data_stream_0_s_full_n),
    .p_dst_data_stream_0_V_write(PaintMask_U0_p_dst_data_stream_0_V_write),
    .p_dst_data_stream_1_V_din(PaintMask_U0_p_dst_data_stream_1_V_din),
    .p_dst_data_stream_1_V_full_n(p_dst_data_stream_1_s_full_n),
    .p_dst_data_stream_1_V_write(PaintMask_U0_p_dst_data_stream_1_V_write),
    .p_dst_data_stream_2_V_din(PaintMask_U0_p_dst_data_stream_2_V_din),
    .p_dst_data_stream_2_V_full_n(p_dst_data_stream_2_s_full_n),
    .p_dst_data_stream_2_V_write(PaintMask_U0_p_dst_data_stream_2_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(p_dst_rows_V_c_dout),
    .img_rows_V_empty_n(p_dst_rows_V_c_empty_n),
    .img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(p_dst_cols_V_c_dout),
    .img_cols_V_empty_n(p_dst_cols_V_c_empty_n),
    .img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_0_V_dout(p_dst_data_stream_0_s_dout),
    .img_data_stream_0_V_empty_n(p_dst_data_stream_0_s_empty_n),
    .img_data_stream_0_V_read(Mat2AXIvideo_U0_img_data_stream_0_V_read),
    .img_data_stream_1_V_dout(p_dst_data_stream_1_s_dout),
    .img_data_stream_1_V_empty_n(p_dst_data_stream_1_s_empty_n),
    .img_data_stream_1_V_read(Mat2AXIvideo_U0_img_data_stream_1_V_read),
    .img_data_stream_2_V_dout(p_dst_data_stream_2_s_dout),
    .img_data_stream_2_V_empty_n(p_dst_data_stream_2_s_empty_n),
    .img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
    .dst_axis_TDATA(Mat2AXIvideo_U0_dst_axis_TDATA),
    .dst_axis_TVALID(Mat2AXIvideo_U0_dst_axis_TVALID),
    .dst_axis_TREADY(dst_axis_TREADY),
    .dst_axis_TKEEP(Mat2AXIvideo_U0_dst_axis_TKEEP),
    .dst_axis_TSTRB(Mat2AXIvideo_U0_dst_axis_TSTRB),
    .dst_axis_TUSER(Mat2AXIvideo_U0_dst_axis_TUSER),
    .dst_axis_TLAST(Mat2AXIvideo_U0_dst_axis_TLAST),
    .dst_axis_TID(Mat2AXIvideo_U0_dst_axis_TID),
    .dst_axis_TDEST(Mat2AXIvideo_U0_dst_axis_TDEST)
);

fifo_w32_d2_A rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST1_Core_entry69_U0_rows_out_din),
    .if_full_n(rows_c_full_n),
    .if_write(FAST1_Core_entry69_U0_rows_out_write),
    .if_dout(rows_c_dout),
    .if_empty_n(rows_c_empty_n),
    .if_read(Block_Mat_exit12454_U0_rows_read)
);

fifo_w32_d2_A rows_c490_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST1_Core_entry69_U0_rows_out1_din),
    .if_full_n(rows_c490_full_n),
    .if_write(FAST1_Core_entry69_U0_rows_out1_write),
    .if_dout(rows_c490_dout),
    .if_empty_n(rows_c490_empty_n),
    .if_read(Block_Mat_exit124544_U0_rows_read)
);

fifo_w32_d2_A cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST1_Core_entry69_U0_cols_out_din),
    .if_full_n(cols_c_full_n),
    .if_write(FAST1_Core_entry69_U0_cols_out_write),
    .if_dout(cols_c_dout),
    .if_empty_n(cols_c_empty_n),
    .if_read(Block_Mat_exit12454_U0_cols_read)
);

fifo_w32_d2_A cols_c491_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST1_Core_entry69_U0_cols_out2_din),
    .if_full_n(cols_c491_full_n),
    .if_write(FAST1_Core_entry69_U0_cols_out2_write),
    .if_dout(cols_c491_dout),
    .if_empty_n(cols_c491_empty_n),
    .if_read(Block_Mat_exit124544_U0_cols_read)
);

fifo_w8_d6_A threhold_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST1_Core_entry69_U0_threhold_out_din),
    .if_full_n(threhold_c_full_n),
    .if_write(FAST1_Core_entry69_U0_threhold_out_write),
    .if_dout(threhold_c_dout),
    .if_empty_n(threhold_c_empty_n),
    .if_read(FAST_t_opr_U0_p_threshold_read)
);

fifo_w32_d6_A rows_c492_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_rows_out_din),
    .if_full_n(rows_c492_full_n),
    .if_write(Block_Mat_exit12454_U0_rows_out_write),
    .if_dout(rows_c492_dout),
    .if_empty_n(rows_c492_empty_n),
    .if_read(Loop_loop_height_pro_U0_rows_read)
);

fifo_w32_d2_A p_src_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_p_src_rows_V_out_din),
    .if_full_n(p_src_rows_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_p_src_rows_V_out_write),
    .if_dout(p_src_rows_V_c_dout),
    .if_empty_n(p_src_rows_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_rows_V_read)
);

fifo_w32_d6_A cols_c493_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_cols_out_din),
    .if_full_n(cols_c493_full_n),
    .if_write(Block_Mat_exit12454_U0_cols_out_write),
    .if_dout(cols_c493_dout),
    .if_empty_n(cols_c493_empty_n),
    .if_read(Loop_loop_height_pro_U0_cols_read)
);

fifo_w32_d2_A p_src_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_p_src_cols_V_out_din),
    .if_full_n(p_src_cols_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_p_src_cols_V_out_write),
    .if_dout(p_src_cols_V_c_dout),
    .if_empty_n(p_src_cols_V_c_empty_n),
    .if_read(AXIvideo2Mat_U0_img_cols_V_read)
);

fifo_w32_d8_A p_dst_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_p_dst_rows_V_out_din),
    .if_full_n(p_dst_rows_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_p_dst_rows_V_out_write),
    .if_dout(p_dst_rows_V_c_dout),
    .if_empty_n(p_dst_rows_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_rows_V_read)
);

fifo_w32_d8_A p_dst_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_p_dst_cols_V_out_din),
    .if_full_n(p_dst_cols_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_p_dst_cols_V_out_write),
    .if_dout(p_dst_cols_V_c_dout),
    .if_empty_n(p_dst_cols_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_cols_V_read)
);

fifo_w32_d4_A src0_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_src0_rows_V_out_din),
    .if_full_n(src0_rows_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_src0_rows_V_out_write),
    .if_dout(src0_rows_V_c_dout),
    .if_empty_n(src0_rows_V_c_empty_n),
    .if_read(CvtColor_U0_p_src_rows_V_read)
);

fifo_w32_d4_A src0_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_src0_cols_V_out_din),
    .if_full_n(src0_cols_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_src0_cols_V_out_write),
    .if_dout(src0_cols_V_c_dout),
    .if_empty_n(src0_cols_V_c_empty_n),
    .if_read(CvtColor_U0_p_src_cols_V_read)
);

fifo_w32_d7_A src1_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_src1_rows_V_out_din),
    .if_full_n(src1_rows_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_src1_rows_V_out_write),
    .if_dout(src1_rows_V_c_dout),
    .if_empty_n(src1_rows_V_c_empty_n),
    .if_read(PaintMask_U0_p_src_rows_V_read)
);

fifo_w32_d7_A src1_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_src1_cols_V_out_din),
    .if_full_n(src1_cols_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_src1_cols_V_out_write),
    .if_dout(src1_cols_V_c_dout),
    .if_empty_n(src1_cols_V_c_empty_n),
    .if_read(PaintMask_U0_p_src_cols_V_read)
);

fifo_w32_d5_A gray_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_gray_rows_V_out_din),
    .if_full_n(gray_rows_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_gray_rows_V_out_write),
    .if_dout(gray_rows_V_c_dout),
    .if_empty_n(gray_rows_V_c_empty_n),
    .if_read(FAST_t_opr_U0_p_src_rows_V_read)
);

fifo_w32_d5_A gray_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit12454_U0_gray_cols_V_out_din),
    .if_full_n(gray_cols_V_c_full_n),
    .if_write(Block_Mat_exit12454_U0_gray_cols_V_out_write),
    .if_dout(gray_cols_V_c_dout),
    .if_empty_n(gray_cols_V_c_empty_n),
    .if_read(FAST_t_opr_U0_p_src_cols_V_read)
);

fifo_w8_d2_A p_src_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(p_src_data_stream_0_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(p_src_data_stream_0_s_dout),
    .if_empty_n(p_src_data_stream_0_s_empty_n),
    .if_read(Duplicate_U0_src_data_stream_0_V_read)
);

fifo_w8_d2_A p_src_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(p_src_data_stream_1_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(p_src_data_stream_1_s_dout),
    .if_empty_n(p_src_data_stream_1_s_empty_n),
    .if_read(Duplicate_U0_src_data_stream_1_V_read)
);

fifo_w8_d2_A p_src_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(p_src_data_stream_2_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(p_src_data_stream_2_s_dout),
    .if_empty_n(p_src_data_stream_2_s_empty_n),
    .if_read(Duplicate_U0_src_data_stream_2_V_read)
);

fifo_w32_d2_A p_src_rows_V_c494_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_rows_V_out_din),
    .if_full_n(p_src_rows_V_c494_full_n),
    .if_write(AXIvideo2Mat_U0_img_rows_V_out_write),
    .if_dout(p_src_rows_V_c494_dout),
    .if_empty_n(p_src_rows_V_c494_empty_n),
    .if_read(Duplicate_U0_src_rows_V_read)
);

fifo_w32_d2_A p_src_cols_V_c495_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_cols_V_out_din),
    .if_full_n(p_src_cols_V_c495_full_n),
    .if_write(AXIvideo2Mat_U0_img_cols_V_out_write),
    .if_dout(p_src_cols_V_c495_dout),
    .if_empty_n(p_src_cols_V_c495_empty_n),
    .if_read(Duplicate_U0_src_cols_V_read)
);

fifo_w8_d2_A src0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst1_data_stream_0_V_din),
    .if_full_n(src0_data_stream_0_s_full_n),
    .if_write(Duplicate_U0_dst1_data_stream_0_V_write),
    .if_dout(src0_data_stream_0_s_dout),
    .if_empty_n(src0_data_stream_0_s_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_0_V_read)
);

fifo_w8_d2_A src0_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst1_data_stream_1_V_din),
    .if_full_n(src0_data_stream_1_s_full_n),
    .if_write(Duplicate_U0_dst1_data_stream_1_V_write),
    .if_dout(src0_data_stream_1_s_dout),
    .if_empty_n(src0_data_stream_1_s_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_1_V_read)
);

fifo_w8_d2_A src0_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst1_data_stream_2_V_din),
    .if_full_n(src0_data_stream_2_s_full_n),
    .if_write(Duplicate_U0_dst1_data_stream_2_V_write),
    .if_dout(src0_data_stream_2_s_dout),
    .if_empty_n(src0_data_stream_2_s_empty_n),
    .if_read(CvtColor_U0_p_src_data_stream_2_V_read)
);

fifo_w8_d20000_A src1_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst2_data_stream_0_V_din),
    .if_full_n(src1_data_stream_0_s_full_n),
    .if_write(Duplicate_U0_dst2_data_stream_0_V_write),
    .if_dout(src1_data_stream_0_s_dout),
    .if_empty_n(src1_data_stream_0_s_empty_n),
    .if_read(PaintMask_U0_p_src_data_stream_0_V_read)
);

fifo_w8_d20000_A src1_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst2_data_stream_1_V_din),
    .if_full_n(src1_data_stream_1_s_full_n),
    .if_write(Duplicate_U0_dst2_data_stream_1_V_write),
    .if_dout(src1_data_stream_1_s_dout),
    .if_empty_n(src1_data_stream_1_s_empty_n),
    .if_read(PaintMask_U0_p_src_data_stream_1_V_read)
);

fifo_w8_d20000_A src1_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Duplicate_U0_dst2_data_stream_2_V_din),
    .if_full_n(src1_data_stream_2_s_full_n),
    .if_write(Duplicate_U0_dst2_data_stream_2_V_write),
    .if_dout(src1_data_stream_2_s_dout),
    .if_empty_n(src1_data_stream_2_s_empty_n),
    .if_read(PaintMask_U0_p_src_data_stream_2_V_read)
);

fifo_w8_d2_A gray_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CvtColor_U0_p_dst_data_stream_V_din),
    .if_full_n(gray_data_stream_0_s_full_n),
    .if_write(CvtColor_U0_p_dst_data_stream_V_write),
    .if_dout(gray_data_stream_0_s_dout),
    .if_empty_n(gray_data_stream_0_s_empty_n),
    .if_read(FAST_t_opr_U0_p_src_data_stream_V_read)
);

fifo_w8_d2_A mask_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(FAST_t_opr_U0_p_mask_data_stream_V_din),
    .if_full_n(mask_data_stream_0_s_full_n),
    .if_write(FAST_t_opr_U0_p_mask_data_stream_V_write),
    .if_dout(mask_data_stream_0_s_dout),
    .if_empty_n(mask_data_stream_0_s_empty_n),
    .if_read(Loop_loop_height_pro_U0_mask_data_stream_0_V_read)
);

fifo_w32_d6_A tmp_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit124544_U0_tmp_out_out_din),
    .if_full_n(tmp_loc_c_full_n),
    .if_write(Block_Mat_exit124544_U0_tmp_out_out_write),
    .if_dout(tmp_loc_c_dout),
    .if_empty_n(tmp_loc_c_empty_n),
    .if_read(Loop_loop_height_pro_U0_tmp_loc_read)
);

fifo_w32_d6_A tmp_27_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit124544_U0_tmp_27_out_out_din),
    .if_full_n(tmp_27_loc_c_full_n),
    .if_write(Block_Mat_exit124544_U0_tmp_27_out_out_write),
    .if_dout(tmp_27_loc_c_dout),
    .if_empty_n(tmp_27_loc_c_empty_n),
    .if_read(Loop_loop_height_pro_U0_tmp_27_loc_read)
);

fifo_w32_d6_A p_neg393_i_i_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit124544_U0_p_neg393_i_i_out_out_din),
    .if_full_n(p_neg393_i_i_loc_c_full_n),
    .if_write(Block_Mat_exit124544_U0_p_neg393_i_i_out_out_write),
    .if_dout(p_neg393_i_i_loc_c_dout),
    .if_empty_n(p_neg393_i_i_loc_c_empty_n),
    .if_read(Loop_loop_height_pro_U0_p_neg393_i_i_loc_read)
);

fifo_w8_d2_A dmask_data_stream_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_pro_U0_dmask_data_stream_0_V_din),
    .if_full_n(dmask_data_stream_0_full_n),
    .if_write(Loop_loop_height_pro_U0_dmask_data_stream_0_V_write),
    .if_dout(dmask_data_stream_0_dout),
    .if_empty_n(dmask_data_stream_0_empty_n),
    .if_read(PaintMask_U0_p_mask_data_stream_V_read)
);

fifo_w8_d2_A p_dst_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PaintMask_U0_p_dst_data_stream_0_V_din),
    .if_full_n(p_dst_data_stream_0_s_full_n),
    .if_write(PaintMask_U0_p_dst_data_stream_0_V_write),
    .if_dout(p_dst_data_stream_0_s_dout),
    .if_empty_n(p_dst_data_stream_0_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_0_V_read)
);

fifo_w8_d2_A p_dst_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PaintMask_U0_p_dst_data_stream_1_V_din),
    .if_full_n(p_dst_data_stream_1_s_full_n),
    .if_write(PaintMask_U0_p_dst_data_stream_1_V_write),
    .if_dout(p_dst_data_stream_1_s_dout),
    .if_empty_n(p_dst_data_stream_1_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_1_V_read)
);

fifo_w8_d2_A p_dst_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PaintMask_U0_p_dst_data_stream_2_V_din),
    .if_full_n(p_dst_data_stream_2_s_full_n),
    .if_write(PaintMask_U0_p_dst_data_stream_2_V_write),
    .if_dout(p_dst_data_stream_2_s_dout),
    .if_empty_n(p_dst_data_stream_2_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_2_V_read)
);

start_for_Block_MqcK start_for_Block_MqcK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit12454_U0_din),
    .if_full_n(start_for_Block_Mat_exit12454_U0_full_n),
    .if_write(FAST1_Core_entry69_U0_start_write),
    .if_dout(start_for_Block_Mat_exit12454_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit12454_U0_empty_n),
    .if_read(Block_Mat_exit12454_U0_ap_ready)
);

start_for_FAST_t_rcU start_for_FAST_t_rcU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_FAST_t_opr_U0_din),
    .if_full_n(start_for_FAST_t_opr_U0_full_n),
    .if_write(FAST1_Core_entry69_U0_start_write),
    .if_dout(start_for_FAST_t_opr_U0_dout),
    .if_empty_n(start_for_FAST_t_opr_U0_empty_n),
    .if_read(FAST_t_opr_U0_ap_ready)
);

start_for_Block_Msc4 start_for_Block_Msc4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_Mat_exit124544_U0_din),
    .if_full_n(start_for_Block_Mat_exit124544_U0_full_n),
    .if_write(FAST1_Core_entry69_U0_start_write),
    .if_dout(start_for_Block_Mat_exit124544_U0_dout),
    .if_empty_n(start_for_Block_Mat_exit124544_U0_empty_n),
    .if_read(Block_Mat_exit124544_U0_ap_ready)
);

start_for_CvtColotde start_for_CvtColotde_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CvtColor_U0_din),
    .if_full_n(start_for_CvtColor_U0_full_n),
    .if_write(Block_Mat_exit12454_U0_start_write),
    .if_dout(start_for_CvtColor_U0_dout),
    .if_empty_n(start_for_CvtColor_U0_empty_n),
    .if_read(CvtColor_U0_ap_ready)
);

start_for_Loop_loudo start_for_Loop_loudo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_loop_height_pro_U0_din),
    .if_full_n(start_for_Loop_loop_height_pro_U0_full_n),
    .if_write(Block_Mat_exit12454_U0_start_write),
    .if_dout(start_for_Loop_loop_height_pro_U0_dout),
    .if_empty_n(start_for_Loop_loop_height_pro_U0_empty_n),
    .if_read(Loop_loop_height_pro_U0_ap_ready)
);

start_for_PaintMavdy start_for_PaintMavdy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PaintMask_U0_din),
    .if_full_n(start_for_PaintMask_U0_full_n),
    .if_write(Block_Mat_exit12454_U0_start_write),
    .if_dout(start_for_PaintMask_U0_dout),
    .if_empty_n(start_for_PaintMask_U0_empty_n),
    .if_read(PaintMask_U0_ap_ready)
);

start_for_Mat2AXIwdI start_for_Mat2AXIwdI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Block_Mat_exit12454_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

start_for_DuplicaxdS start_for_DuplicaxdS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Duplicate_U0_din),
    .if_full_n(start_for_Duplicate_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_Duplicate_U0_dout),
    .if_empty_n(start_for_Duplicate_U0_empty_n),
    .if_read(Duplicate_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2Mat_U0_ap_ready <= ap_sync_AXIvideo2Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_FAST1_Core_entry69_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_FAST1_Core_entry69_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_FAST1_Core_entry69_U0_ap_ready <= ap_sync_FAST1_Core_entry69_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == AXIvideo2Mat_U0_ap_ready))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == AXIvideo2Mat_U0_ap_ready))) begin
        AXIvideo2Mat_U0_ap_ready_count <= (AXIvideo2Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == FAST1_Core_entry69_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        FAST1_Core_entry69_U0_ap_ready_count <= (FAST1_Core_entry69_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == FAST1_Core_entry69_U0_ap_ready))) begin
        FAST1_Core_entry69_U0_ap_ready_count <= (FAST1_Core_entry69_U0_ap_ready_count + 2'd1);
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ((ap_sync_reg_AXIvideo2Mat_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_Mat_exit124544_U0_ap_continue = 1'b1;

assign Block_Mat_exit124544_U0_ap_start = start_for_Block_Mat_exit124544_U0_empty_n;

assign Block_Mat_exit124544_U0_start_full_n = 1'b1;

assign Block_Mat_exit124544_U0_start_write = 1'b0;

assign Block_Mat_exit12454_U0_ap_continue = 1'b1;

assign Block_Mat_exit12454_U0_ap_start = start_for_Block_Mat_exit12454_U0_empty_n;

assign Block_Mat_exit12454_U0_start_full_n = (start_for_PaintMask_U0_full_n & start_for_Mat2AXIvideo_U0_full_n & start_for_Loop_loop_height_pro_U0_full_n & start_for_CvtColor_U0_full_n);

assign CvtColor_U0_ap_continue = 1'b1;

assign CvtColor_U0_ap_start = start_for_CvtColor_U0_empty_n;

assign CvtColor_U0_start_full_n = 1'b1;

assign CvtColor_U0_start_write = 1'b0;

assign Duplicate_U0_ap_continue = 1'b1;

assign Duplicate_U0_ap_start = start_for_Duplicate_U0_empty_n;

assign Duplicate_U0_start_full_n = 1'b1;

assign Duplicate_U0_start_write = 1'b0;

assign FAST1_Core_entry69_U0_ap_continue = 1'b1;

assign FAST1_Core_entry69_U0_ap_start = ((ap_sync_reg_FAST1_Core_entry69_U0_ap_ready ^ 1'b1) & ap_start);

assign FAST1_Core_entry69_U0_start_full_n = (start_for_FAST_t_opr_U0_full_n & start_for_Block_Mat_exit12454_U0_full_n & start_for_Block_Mat_exit124544_U0_full_n);

assign FAST_t_opr_U0_ap_continue = 1'b1;

assign FAST_t_opr_U0_ap_start = start_for_FAST_t_opr_U0_empty_n;

assign FAST_t_opr_U0_start_full_n = 1'b1;

assign FAST_t_opr_U0_start_write = 1'b0;

assign Loop_loop_height_pro_U0_ap_continue = 1'b1;

assign Loop_loop_height_pro_U0_ap_start = start_for_Loop_loop_height_pro_U0_empty_n;

assign Loop_loop_height_pro_U0_start_full_n = 1'b1;

assign Loop_loop_height_pro_U0_start_write = 1'b0;

assign Mat2AXIvideo_U0_ap_continue = 1'b1;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign PaintMask_U0_ap_continue = 1'b1;

assign PaintMask_U0_ap_start = start_for_PaintMask_U0_empty_n;

assign PaintMask_U0_start_full_n = 1'b1;

assign PaintMask_U0_start_write = 1'b0;

assign ap_done = Mat2AXIvideo_U0_ap_done;

assign ap_idle = (PaintMask_U0_ap_idle & Mat2AXIvideo_U0_ap_idle & Loop_loop_height_pro_U0_ap_idle & FAST_t_opr_U0_ap_idle & FAST1_Core_entry69_U0_ap_idle & Duplicate_U0_ap_idle & CvtColor_U0_ap_idle & Block_Mat_exit12454_U0_ap_idle & Block_Mat_exit124544_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_AXIvideo2Mat_U0_ap_ready = (ap_sync_reg_AXIvideo2Mat_U0_ap_ready | AXIvideo2Mat_U0_ap_ready);

assign ap_sync_FAST1_Core_entry69_U0_ap_ready = (ap_sync_reg_FAST1_Core_entry69_U0_ap_ready | FAST1_Core_entry69_U0_ap_ready);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Mat2AXIvideo_U0_ap_done;

assign ap_sync_ready = (ap_sync_FAST1_Core_entry69_U0_ap_ready & ap_sync_AXIvideo2Mat_U0_ap_ready);

assign dst_axis_TDATA = Mat2AXIvideo_U0_dst_axis_TDATA;

assign dst_axis_TDEST = Mat2AXIvideo_U0_dst_axis_TDEST;

assign dst_axis_TID = Mat2AXIvideo_U0_dst_axis_TID;

assign dst_axis_TKEEP = Mat2AXIvideo_U0_dst_axis_TKEEP;

assign dst_axis_TLAST = Mat2AXIvideo_U0_dst_axis_TLAST;

assign dst_axis_TSTRB = Mat2AXIvideo_U0_dst_axis_TSTRB;

assign dst_axis_TUSER = Mat2AXIvideo_U0_dst_axis_TUSER;

assign dst_axis_TVALID = Mat2AXIvideo_U0_dst_axis_TVALID;

assign src_axis_TREADY = AXIvideo2Mat_U0_src_axis_TREADY;

assign start_for_Block_Mat_exit124544_U0_din = 1'b1;

assign start_for_Block_Mat_exit12454_U0_din = 1'b1;

assign start_for_CvtColor_U0_din = 1'b1;

assign start_for_Duplicate_U0_din = 1'b1;

assign start_for_FAST_t_opr_U0_din = 1'b1;

assign start_for_Loop_loop_height_pro_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign start_for_PaintMask_U0_din = 1'b1;

endmodule //FAST1_Core
