{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1666610546226 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1666610546378 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive RCB_FPGA_Eval_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive RCB_FPGA_Eval_tmp_archive.qar" 0 0 "0" 0 0 1666610546378 ""}
{ "Info" "0" "" "Initializing files for 'RCB_FPGA' revision" {  } {  } 0 0 "Initializing files for 'RCB_FPGA' revision" 0 0 "0" 0 0 1666610546421 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1666610546426 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1666610546426 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1666610546426 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1666610546454 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1666610546508 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/TracePCB/RCB/RCB_FPGA/ " "Using common directory C:/TracePCB/RCB/RCB_FPGA/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1666610546516 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1666610546528 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1666610546528 ""}
{ "Info" "0" "" "Generated archive 'RCB_FPGA_Eval_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'RCB_FPGA_Eval_tmp_archive.qar'" 0 0 "0" 0 0 1666610546528 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1666610546528 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1666610546528 ""}
