#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 12 16:24:31 2021
# Process ID: 3980
# Current directory: /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test
# Command line: vivado
# Log file: /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado.log
# Journal file: /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/ip_root'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 6990.668 ; gain = 35.035 ; free physical = 1763 ; free virtual = 7571
update_compile_order -fileset sources_1
open_bd_design {/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_3
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_4
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_5
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - decoder_dma
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - encoder_dma
Adding component instance block -- dsumorok.com:user:rsDecoderWrapper:1.0 - rsDecoderWrapper_0
Adding component instance block -- dsumorok.com:user:rsEncoderWrapper:1.0 - rsEncoderWrapper_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Successfully read diagram <system> from BD file </home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7046.395 ; gain = 27.711 ; free physical = 1718 ; free virtual = 7552
generate_target Simulation [get_files /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Exporting to file /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 7048.527 ; gain = 0.000 ; free physical = 1619 ; free virtual = 7464
export_ip_user_files -of_objects [get_files /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd] -directory /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files/sim_scripts -ip_user_files_dir /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files -ipstatic_source_dir /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/modelsim} {questa=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/questa} {ies=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/ies} {xcelium=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/xcelium} {vcs=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/vcs} {riviera=/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xilinx_vip -prj system_wrapper_vlog.prj
xvhdl --incr --relax -prj system_wrapper_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files/bd/system/sim/system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS_0_imp_1MVRAJV'
INFO: [VRFC 10-3107] analyzing entity 'system'
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7056.543 ; gain = 0.000 ; free physical = 1504 ; free virtual = 7456
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.sim/sim_1/behav/xsim'
xelab -wto 555725ea1ba8434995c6d60cbcc278af --incr --debug typical --relax --mt 8 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_23 -L axi_sg_v4_1_13 -L axi_dma_v7_1_22 -L xlconcat_v2_1_3 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_behav xil_defaultlib.system_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 555725ea1ba8434995c6d60cbcc278af --incr --debug typical --relax --mt 8 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_20 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_21 -L axi_protocol_converter_v2_1_21 -L xil_defaultlib -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_datamover_v5_1_23 -L axi_sg_v4_1_13 -L axi_dma_v7_1_22 -L xlconcat_v2_1_3 -L proc_sys_reset_v5_0_13 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_behav xil_defaultlib.system_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IRQ_F2P' [/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:1053]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:78]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:163]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:249]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:335]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v:665]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_22.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.gf
Compiling package xil_defaultlib.rsutil
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IOBUF
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axic_...
Compiling module axi_register_slice_v2_1_21.axi_register_slice_v2_1_21_axi_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_0_...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_r...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_1_...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_20.axi_data_fifo_v2_1_20_axic_fifo(...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_w...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_b...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module axi_protocol_converter_v2_1_21.axi_protocol_converter_v2_1_21_a...
Compiling module xil_defaultlib.system_axi_protocol_converter_2_...
Compiling module xil_defaultlib.system_axi_protocol_converter_3_...
Compiling module xil_defaultlib.system_axi_protocol_converter_4_...
Compiling module xil_defaultlib.system_axi_protocol_converter_5_...
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_smple_sm [\axi_dma_smple_sm(c_sg_length_wi...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=9...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_23.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_family="zy...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynq",c_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_23.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_23.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_22.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture system_decoder_dma_0_arch of entity xil_defaultlib.system_decoder_dma_0 [system_decoder_dma_0_default]
Compiling architecture system_encoder_dma_0_arch of entity xil_defaultlib.system_encoder_dma_0 [system_encoder_dma_0_default]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=2)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=8,depth=259)\]
Compiling architecture rtl of entity xil_defaultlib.rsFeeder [\rsFeeder(width=8,inputlength=25...]
Compiling architecture rtl of entity xil_defaultlib.calcSyndromes [\calcSyndromes(m=8,n=254,k=204,p...]
Compiling architecture rtl of entity xil_defaultlib.mea [\mea(m=8,n=254,k=204,primpoly=28...]
Compiling architecture rtl of entity xil_defaultlib.chien_search [\chien_search(alpha=142,polylen=...]
Compiling architecture rtl of entity xil_defaultlib.calcErrors [\calcErrors(m=8,n=254,k=204,prim...]
Compiling architecture rtl of entity xil_defaultlib.rs_ram [\rs_ram(depth=924)\]
Compiling architecture rtl of entity xil_defaultlib.rs_ram [\rs_ram(depth=508)\]
Compiling architecture rtl of entity xil_defaultlib.correctErrors [\correctErrors(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.rsDecoder [\rsDecoder(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.start2valid [\start2valid(cwidth=8,width=8,le...]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=1191)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=5)\]
Compiling architecture rtl of entity xil_defaultlib.rsOutputStage [\rsOutputStage(width=8,inblockle...]
Compiling architecture rtl of entity xil_defaultlib.rsDecoderWrapper [rsdecoderwrapper_default]
Compiling architecture system_rsdecoderwrapper_0_0_arch of entity xil_defaultlib.system_rsDecoderWrapper_0_0 [system_rsdecoderwrapper_0_0_defa...]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=8,depth=209)\]
Compiling architecture rtl of entity xil_defaultlib.rsFeeder [\rsFeeder(width=8,inputlength=20...]
Compiling architecture rtl of entity xil_defaultlib.rsEncoder [\rsEncoder(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=417)\]
Compiling architecture rtl of entity xil_defaultlib.rsOutputStage [\rsOutputStage(width=8,inblockle...]
Compiling architecture rtl of entity xil_defaultlib.rsEncoderWrapper [rsencoderwrapper_default]
Compiling architecture system_rsencoderwrapper_0_0_arch of entity xil_defaultlib.system_rsEncoderWrapper_0_0 [system_rsencoderwrapper_0_0_defa...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.system_xlconcat_0_0
Compiling architecture structure of entity xil_defaultlib.RS_0_imp_1MVRAJV [rs_0_imp_1mvrajv_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.system_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_0_arch of entity xil_defaultlib.system_proc_sys_reset_0_0 [system_proc_sys_reset_0_0_defaul...]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.system [system_default]
Compiling module xil_defaultlib.system_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_behav
run_program: Time (s): cpu = 00:02:02 ; elapsed = 00:00:56 . Memory (MB): peak = 7058.531 ; gain = 1.988 ; free physical = 1364 ; free virtual = 7446
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_wrapper_behav -key {Behavioral:sim_1:Functional:system_wrapper} -tclbatch {system_wrapper.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/M_AXI1
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/M_AXI2
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/M_AXI3
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/S_AXI1
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_2/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_3/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_4/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_4/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_5/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/axi_protocol_converter_5/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/decoder_dma/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/decoder_dma/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/decoder_dma/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/decoder_dma/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/decoder_dma/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/encoder_dma/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/encoder_dma/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/encoder_dma/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/encoder_dma/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/encoder_dma/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/rsDecoderWrapper_0/dataIn
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/rsDecoderWrapper_0/dataOut
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/rsEncoderWrapper_0/dataIn
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//RS_0/rsEncoderWrapper_0/dataOut
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/M_AXI_GP1
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/S_AXI_HP1
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /system_wrapper/system_i//processing_system7_0/S_AXI_HP3
Time resolution is 1 ps
source system_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is ENABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is ENABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: system_wrapper.system_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. system_wrapper.system_i.RS_0.decoder_dma.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /system_wrapper/system_i/RS_0/decoder_dma/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_1020  Scope: system_wrapper.system_i.RS_0.decoder_dma.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. system_wrapper.system_i.RS_0.encoder_dma.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /system_wrapper/system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_1020  Scope: system_wrapper.system_i.RS_0.encoder_dma.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.M_AXI_GP0.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.M_AXI_GP1.master.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP0.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP1.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP2.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
WARNING: 5 ns system_wrapper.system_i.processing_system7_0.inst.S_AXI_HP3.slave.IF : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
                   5 else checking line ......1
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 7141.344 ; gain = 0.000 ; free physical = 125 ; free virtual = 2346
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 7141.344 ; gain = 73.848 ; free physical = 141 ; free virtual = 2364
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:18 ; elapsed = 00:01:48 . Memory (MB): peak = 7141.344 ; gain = 84.801 ; free physical = 137 ; free virtual = 2365
run all
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:05:06 ; elapsed = 00:11:11 . Memory (MB): peak = 7141.344 ; gain = 0.000 ; free physical = 4536 ; free virtual = 6136
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.N.c.a.b(SourceFile:674)
	at ui.views.N.i.f.jaC(SourceFile:122)
	at ui.views.N.i.i.componentResized(SourceFile:145)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_collapseTreeWindow(Native Method)
	at ui.views.N.c.a.d(SourceFile:694)
	at ui.views.N.i.k.treeCollapsed(SourceFile:166)
	at com.jidesoft.grid.TreeTable.fireTreeCollapsed(Unknown Source)
	at com.jidesoft.grid.TreeTable.a(Unknown Source)
	at com.jidesoft.grid.TreeTable.toggleRow(Unknown Source)
	at ui.utils.i.j.al.toggleRow(SourceFile:728)
	at com.jidesoft.grid.TreeTable.handleMouseEvent(Unknown Source)
	at ui.utils.i.j.al.handleMouseEvent(SourceFile:652)
	at com.jidesoft.grid.TreeTable$ExpandMouseListener.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.Component.processMouseEvent(Unknown Source)
	at java.desktop/javax.swing.JComponent.processMouseEvent(Unknown Source)
	at ui.utils.i.j.al.processMouseEvent(SourceFile:508)
	at ui.views.N.h.c.processMouseEvent(SourceFile:263)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at ui.utils.i.j.al.processEvent(SourceFile:623)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at com.jidesoft.docking.DockingUtils.a(Unknown Source)
	at com.jidesoft.docking.DefaultDockingManager.handleEvent(Unknown Source)
	at com.jidesoft.docking.DefaultDockingManager$55.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$SelectiveAWTEventListener.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit$ToolkitEventMulticaster.eventDispatched(Unknown Source)
	at java.desktop/java.awt.Toolkit.notifyAWTEventListeners(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.KeyboardFocusManager.redispatchEvent(Unknown Source)
	at java.desktop/java.awt.DefaultKeyboardFocusManager.typeAheadAssertions(Unknown Source)
	at java.desktop/java.awt.DefaultKeyboardFocusManager.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(Unknown Source)
	at java.desktop/java.awt.Dialog.show(Unknown Source)
	at com.jidesoft.dialog.StandardDialog.show(Unknown Source)
	at java.desktop/java.awt.Component.show(Unknown Source)
	at java.desktop/java.awt.Component.setVisible(Unknown Source)
	at java.desktop/java.awt.Window.setVisible(Unknown Source)
	at java.desktop/java.awt.Dialog.setVisible(Unknown Source)
	at ui.b.c.ad.setVisible(SourceFile:307)
	at ui.cx.j(SourceFile:134)
	at ui.cx.k(SourceFile:28)
	at ui.cz.m(SourceFile:80)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.N.c.a.a(SourceFile:254)
	at ui.views.N.i.f.load(SourceFile:217)
	at ui.views.N.i.p.iZo(SourceFile:148)
	at ui.views.N.f.d.a(SourceFile:238)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(Unknown Source)
	at java.desktop/java.awt.Dialog.show(Unknown Source)
	at com.jidesoft.dialog.StandardDialog.show(Unknown Source)
	at java.desktop/java.awt.Component.show(Unknown Source)
	at java.desktop/java.awt.Component.setVisible(Unknown Source)
	at java.desktop/java.awt.Window.setVisible(Unknown Source)
	at java.desktop/java.awt.Dialog.setVisible(Unknown Source)
	at ui.b.c.ad.setVisible(SourceFile:307)
	at ui.cx.j(SourceFile:134)
	at ui.cx.k(SourceFile:28)
	at ui.cz.m(SourceFile:80)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:108)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(Unknown Source)
	at java.desktop/java.awt.Dialog.show(Unknown Source)
	at com.jidesoft.dialog.StandardDialog.show(Unknown Source)
	at java.desktop/java.awt.Component.show(Unknown Source)
	at java.desktop/java.awt.Component.setVisible(Unknown Source)
	at java.desktop/java.awt.Window.setVisible(Unknown Source)
	at java.desktop/java.awt.Dialog.setVisible(Unknown Source)
	at ui.b.c.ad.setVisible(SourceFile:307)
	at ui.cx.j(SourceFile:134)
	at ui.cx.k(SourceFile:28)
	at ui.cz.m(SourceFile:80)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_expandTreeWindow(Native Method)
	at ui.views.N.c.a.c(SourceFile:682)
	at ui.views.N.i.k.treeExpanded(SourceFile:160)
	at com.jidesoft.grid.TreeTable.fireTreeExpanded(Unknown Source)
	at ui.utils.i.j.al.fireTreeExpanded(SourceFile:1075)
	at com.jidesoft.grid.TreeTable.a(Unknown Source)
	at com.jidesoft.grid.TreeTable.toggleRow(Unknown Source)
	at ui.utils.i.j.al.toggleRow(SourceFile:728)
	at com.jidesoft.grid.TreeTable.handleMouseEvent(Unknown Source)
	at ui.utils.i.j.al.handleMouseEvent(SourceFile:652)
	at com.jidesoft.grid.TreeTable$ExpandMouseListener.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
	at java.desktop/java.awt.Component.processMouseEvent(Unknown Source)
	at java.desktop/javax.swing.JComponent.processMouseEvent(Unknown Source)
	at ui.utils.i.j.al.processMouseEvent(SourceFile:508)
	at ui.views.N.h.c.processMouseEvent(SourceFile:263)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at ui.utils.i.j.al.processEvent(SourceFile:623)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.retargetMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.processMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Window.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getTreeWindowData(Native Method)
	at ui.views.N.c.a.a(SourceFile:254)
	at ui.views.N.i.f.load(SourceFile:217)
	at ui.views.N.i.p.iZo(SourceFile:148)
	at ui.views.N.f.d.a(SourceFile:238)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.N.c.a.jan(SourceFile:1302)
	at ui.views.N.a.B.reset(SourceFile:393)
	at ui.views.N.a.B.a(SourceFile:328)
	at ui.views.N.a.A.reset(SourceFile:274)
	at ui.views.N.a.x.reset(SourceFile:67)
	at ui.views.N.a.D.reset(SourceFile:124)
	at ui.views.N.a.D.a(SourceFile:108)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_mouseSelectTreeWindowEvent(Native Method)
	at ui.views.N.c.a.a(SourceFile:818)
	at ui.views.N.h.c.a(SourceFile:292)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/vivado_pid3980.debug)
open_bd_design {/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.srcs/sources_1/bd/system/system.bd}
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7141.344 ; gain = 0.000 ; free physical = 5265 ; free virtual = 7267
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
create_project Adder /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 7143.344 ; gain = 2.000 ; free physical = 2645 ; free virtual = 6161
add_files -norecurse {/home/mayma/Desktop/AdderTest/Adder32.v /home/mayma/Desktop/AdderTest/Adder32_Testbench.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Adder_TestBench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mayma/Desktop/AdderTest/Adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mayma/Desktop/AdderTest/Adder32_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim'
xelab -wto a820e1f746694050b6d5c872011e22f0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_TestBench_behav xil_defaultlib.Adder_TestBench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto a820e1f746694050b6d5c872011e22f0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adder_TestBench_behav xil_defaultlib.Adder_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.Adder_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_TestBench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim/xsim.dir/Adder_TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 12 19:34:09 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 7205.387 ; gain = 0.000 ; free physical = 2212 ; free virtual = 5984
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_TestBench_behav -key {Behavioral:sim_1:Functional:Adder_TestBench} -tclbatch {Adder_TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Adder_TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 7290.238 ; gain = 84.852 ; free physical = 2189 ; free virtual = 5971
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
create_project prototype /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7290.238 ; gain = 0.000 ; free physical = 2188 ; free virtual = 6121
add_files -norecurse {/home/mayma/Downloads/simple_rs-master/vhdl/rs_ram.vhd /home/mayma/Downloads/simple_rs-master/vhdl/chien_search.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsFeeder.vhd /home/mayma/Downloads/simple_rs-master/vhdl/mea.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsFifo.vhd /home/mayma/Downloads/simple_rs-master/vhdl/gf.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsFeeder_tb.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsOutputStage.vhd /home/mayma/Downloads/simple_rs-master/vhdl/correctErrors.vhd /home/mayma/Downloads/simple_rs-master/vhdl/start2valid.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsEncoderWrapper.vhd /home/mayma/Downloads/simple_rs-master/vhdl/calcErrors.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsEncoder.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsDecoder.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rs_tb.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsUtil.vhd /home/mayma/Downloads/simple_rs-master/vhdl/rsDecoderWrapper.vhd /home/mayma/Downloads/simple_rs-master/vhdl/calcSyndromes.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype/prototype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype/prototype.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj rs_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/gf.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/calcErrors.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcErrors'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/calcSyndromes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcSyndromes'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsUtil.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/chien_search.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chien_search'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/correctErrors.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'correctErrors'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/mea.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mea'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsDecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsDecoderWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsDecoderWrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsEncoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsEncoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsEncoderWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsEncoderWrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsFeeder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsFeeder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsFifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsFifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rsOutputStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rsOutputStage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rs_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/start2valid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'start2valid'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mayma/Downloads/simple_rs-master/vhdl/rs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype/prototype.sim/sim_1/behav/xsim'
xelab -wto 48b1d4427d4f4545a384b1572d0d0941 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot rs_tb_behav xil_defaultlib.rs_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 48b1d4427d4f4545a384b1572d0d0941 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot rs_tb_behav xil_defaultlib.rs_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.gf
Compiling package xil_defaultlib.rsutil
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=2)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=8,depth=209)\]
Compiling architecture rtl of entity xil_defaultlib.rsFeeder [\rsFeeder(width=8,inputlength=20...]
Compiling architecture rtl of entity xil_defaultlib.rsEncoder [\rsEncoder(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.start2valid [\start2valid(cwidth=8,width=8,le...]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=417)\]
Compiling architecture rtl of entity xil_defaultlib.rsOutputStage [\rsOutputStage(width=8,inblockle...]
Compiling architecture rtl of entity xil_defaultlib.rsEncoderWrapper [rsencoderwrapper_default]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=8,depth=2540)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=8,depth=259)\]
Compiling architecture rtl of entity xil_defaultlib.rsFeeder [\rsFeeder(width=8,inputlength=25...]
Compiling architecture rtl of entity xil_defaultlib.calcSyndromes [\calcSyndromes(m=8,n=254,k=204,p...]
Compiling architecture rtl of entity xil_defaultlib.mea [\mea(m=8,n=254,k=204,primpoly=28...]
Compiling architecture rtl of entity xil_defaultlib.chien_search [\chien_search(alpha=142,polylen=...]
Compiling architecture rtl of entity xil_defaultlib.calcErrors [\calcErrors(m=8,n=254,k=204,prim...]
Compiling architecture rtl of entity xil_defaultlib.rs_ram [\rs_ram(depth=924)\]
Compiling architecture rtl of entity xil_defaultlib.rs_ram [\rs_ram(depth=508)\]
Compiling architecture rtl of entity xil_defaultlib.correctErrors [\correctErrors(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.rsDecoder [\rsDecoder(m=8,n=254,k=204)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=1191)\]
Compiling architecture rtl of entity xil_defaultlib.rsFifo [\rsFifo(width=9,depth=5)\]
Compiling architecture rtl of entity xil_defaultlib.rsOutputStage [\rsOutputStage(width=8,inblockle...]
Compiling architecture rtl of entity xil_defaultlib.rsDecoderWrapper [rsdecoderwrapper_default]
Compiling architecture behavior of entity xil_defaultlib.rs_tb
Built simulation snapshot rs_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype/prototype.sim/sim_1/behav/xsim/xsim.dir/rs_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 12 20:03:30 2021...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7340.281 ; gain = 0.000 ; free physical = 2132 ; free virtual = 6107
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/prototype/prototype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rs_tb_behav -key {Behavioral:sim_1:Functional:rs_tb} -tclbatch {rs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source rs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7425.117 ; gain = 84.836 ; free physical = 2111 ; free virtual = 6090
run 5 us
run 10 us
run 1000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 7425.117 ; gain = 0.000 ; free physical = 1976 ; free virtual = 5977
current_project rs_test
launch_runs impl_1 -jobs 2
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/axi_protocol_converter_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/decoder_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/encoder_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/rsDecoderWrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/rsEncoderWrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RS_0/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
[Tue Jan 12 21:11:05 2021] Launched synth_1...
Run output will be captured here: /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.runs/synth_1/runme.log
[Tue Jan 12 21:11:05 2021] Launched impl_1...
Run output will be captured here: /home/mayma/Downloads/simple_rs-master/zybo_vivado_2017.1/rs_test/rs_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 7434.105 ; gain = 8.988 ; free physical = 1663 ; free virtual = 5830
