Implementacion de maquinas de estado haciendo uso de solo 6 estados, haciendo transicion con un clock divider

## vista RTL

![image](https://user-images.githubusercontent.com/84602829/222991967-92bb1cf8-8bec-4639-8d4c-e22fd7b37d37.png)

![image](https://user-images.githubusercontent.com/84602829/222991972-16fb00e2-bc40-4f69-89df-8d2a464d76b7.png)

![image](https://user-images.githubusercontent.com/84602829/222991978-6da21db5-5e7d-48db-a653-641d5cf55fbe.png)

## Simulation

![image](https://user-images.githubusercontent.com/84602829/222991991-07c63617-cd9c-487f-8a80-cc8909c8d8e9.png)

## FPGA

![image](https://user-images.githubusercontent.com/84602829/222992003-96d88681-1c9a-4770-a04f-ddfc6f041268.png)
![image](https://user-images.githubusercontent.com/84602829/222992006-9e0d200a-eed8-4a89-985b-1ef943f773c2.png)
![image](https://user-images.githubusercontent.com/84602829/222992011-1a040b62-07ba-4a2f-a53b-ab65c6a026e2.png)
![image](https://user-images.githubusercontent.com/84602829/222992016-3d18b77e-8546-4790-9056-cc8b3e07206b.png)

