

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_188_18'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_188_18  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2392|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     163|   2464|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_U153  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln188_1_fu_192_p2   |         +|   0|  0|   14|           7|           7|
    |add_ln188_fu_182_p2     |         +|   0|  0|   13|           5|           1|
    |sub_ln191_fu_176_p2     |         -|   0|  0|   18|           1|          11|
    |and_ln193_fu_295_p2     |       and|   0|  0|  128|         128|         128|
    |icmp_ln188_fu_198_p2    |      icmp|   0|  0|   13|           5|           5|
    |lshr_ln191_fu_263_p2    |      lshr|   0|  0|  423|           8|         128|
    |lshr_ln193_fu_269_p2    |      lshr|   0|  0|  423|         128|         128|
    |axie4_data_3_fu_301_p2  |        or|   0|  0|  128|         128|         128|
    |cond_i179_fu_282_p3     |    select|   0|  0|  128|           1|         128|
    |cond_i208150_fu_275_p3  |    select|   0|  0|  128|           1|         128|
    |shl_ln191_fu_244_p2     |       shl|   0|  0|  423|           8|         128|
    |shl_ln193_fu_250_p2     |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln193_fu_289_p2     |       xor|   0|  0|  128|         128|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2392|         677|        1052|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add30759_fu_76                    |   9|          2|    7|         14|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add30759_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_k                |   9|          2|    5|         10|
    |axie4_data_fu_72                  |   9|          2|  128|        256|
    |k_8_fu_80                         |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  154|        308|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add30759_fu_76                    |    7|   0|    7|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |axie4_data_fu_72                  |  128|   0|  128|          0|
    |icmp_ln188_reg_370                |    1|   0|    1|          0|
    |k_8_fu_80                         |    5|   0|    5|          0|
    |shl_ln6_reg_354                   |    7|   0|   10|          3|
    |sub_ln191_reg_365                 |    8|   0|   11|          3|
    |tmp_2_reg_359                     |    1|   0|    1|          0|
    |trunc_ln186_reg_349               |    2|   0|    2|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  163|   0|  169|          6|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|empty                    |   in|    5|     ap_none|                                     empty|        scalar|
|axie4_data_1             |   in|  128|     ap_none|                              axie4_data_1|        scalar|
|output_pixel_reload      |   in|    8|     ap_none|                       output_pixel_reload|        scalar|
|output_pixel_1_reload    |   in|    8|     ap_none|                     output_pixel_1_reload|        scalar|
|output_pixel_2_reload    |   in|    8|     ap_none|                     output_pixel_2_reload|        scalar|
|sub_ln188                |   in|    5|     ap_none|                                 sub_ln188|        scalar|
|axie4_data_3_out         |  out|  128|      ap_vld|                          axie4_data_3_out|       pointer|
|axie4_data_3_out_ap_vld  |  out|    1|      ap_vld|                          axie4_data_3_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%axie4_data = alloca i32 1" [filter_kernel.cpp:186]   --->   Operation 5 'alloca' 'axie4_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add30759 = alloca i32 1"   --->   Operation 6 'alloca' 'add30759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_8 = alloca i32 1" [filter_kernel.cpp:188]   --->   Operation 7 'alloca' 'k_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln188_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln188"   --->   Operation 8 'read' 'sub_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_pixel_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_2_reload"   --->   Operation 9 'read' 'output_pixel_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_pixel_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_1_reload"   --->   Operation 10 'read' 'output_pixel_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_pixel_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_reload"   --->   Operation 11 'read' 'output_pixel_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axie4_data_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %axie4_data_1"   --->   Operation 12 'read' 'axie4_data_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %tmp"   --->   Operation 14 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln188 = store i5 0, i5 %k_8" [filter_kernel.cpp:188]   --->   Operation 15 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln0 = store i7 %p_cast, i7 %add30759"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln186 = store i128 %axie4_data_1_read, i128 %axie4_data" [filter_kernel.cpp:186]   --->   Operation 17 'store' 'store_ln186' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body311_ifconv"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add30759_load = load i7 %add30759" [filter_kernel.cpp:191]   --->   Operation 19 'load' 'add30759_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k = load i5 %k_8" [filter_kernel.cpp:186]   --->   Operation 20 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i5 %k" [filter_kernel.cpp:186]   --->   Operation 21 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add30759_load, i3 0" [filter_kernel.cpp:191]   --->   Operation 22 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i10 %shl_ln6" [filter_kernel.cpp:191]   --->   Operation 23 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add30759_load, i32 6" [filter_kernel.cpp:191]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.62ns)   --->   "%sub_ln191 = sub i11 0, i11 %sext_ln191" [filter_kernel.cpp:191]   --->   Operation 25 'sub' 'sub_ln191' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.46ns)   --->   "%add_ln188 = add i5 %k, i5 1" [filter_kernel.cpp:188]   --->   Operation 26 'add' 'add_ln188' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 27 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.46ns)   --->   "%add_ln188_1 = add i7 %zext_ln188, i7 %p_cast" [filter_kernel.cpp:188]   --->   Operation 28 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.46ns)   --->   "%icmp_ln188 = icmp_eq  i5 %add_ln188, i5 %sub_ln188_read" [filter_kernel.cpp:188]   --->   Operation 29 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln188 = store i5 %add_ln188, i5 %k_8" [filter_kernel.cpp:188]   --->   Operation 30 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln188 = store i7 %add_ln188_1, i7 %add30759" [filter_kernel.cpp:188]   --->   Operation 31 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %for.body311_ifconv, void %for.end326.loopexit.exitStub" [filter_kernel.cpp:188]   --->   Operation 32 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%axie4_data_2 = load i128 %axie4_data" [filter_kernel.cpp:193]   --->   Operation 33 'load' 'axie4_data_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:186]   --->   Operation 34 'specpipeline' 'specpipeline_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [filter_kernel.cpp:188]   --->   Operation 35 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %output_pixel_reload_read, i2 1, i8 %output_pixel_1_reload_read, i2 2, i8 %output_pixel_2_reload_read, i8 0, i2 %trunc_ln186" [filter_kernel.cpp:193]   --->   Operation 36 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i8 %tmp_s" [filter_kernel.cpp:193]   --->   Operation 37 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i10 %shl_ln6" [filter_kernel.cpp:191]   --->   Operation 39 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %sext_ln191_1" [filter_kernel.cpp:191]   --->   Operation 40 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.61ns)   --->   "%shl_ln191 = shl i128 255, i128 %zext_ln191" [filter_kernel.cpp:191]   --->   Operation 41 'shl' 'shl_ln191' <Predicate = (!tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.61ns)   --->   "%shl_ln193 = shl i128 %zext_ln193, i128 %zext_ln191" [filter_kernel.cpp:193]   --->   Operation 42 'shl' 'shl_ln193' <Predicate = (!tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i11 %sub_ln191" [filter_kernel.cpp:191]   --->   Operation 43 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i32 %sext_ln191_2" [filter_kernel.cpp:191]   --->   Operation 44 'zext' 'zext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.61ns)   --->   "%lshr_ln191 = lshr i128 255, i128 %zext_ln191_1" [filter_kernel.cpp:191]   --->   Operation 45 'lshr' 'lshr_ln191' <Predicate = (tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.61ns)   --->   "%lshr_ln193 = lshr i128 %zext_ln193, i128 %zext_ln191_1" [filter_kernel.cpp:193]   --->   Operation 46 'lshr' 'lshr_ln193' <Predicate = (tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln193)   --->   "%cond_i208150 = select i1 %tmp_2, i128 %lshr_ln191, i128 %shl_ln191" [filter_kernel.cpp:191]   --->   Operation 47 'select' 'cond_i208150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node axie4_data_3)   --->   "%cond_i179 = select i1 %tmp_2, i128 %lshr_ln193, i128 %shl_ln193" [filter_kernel.cpp:191]   --->   Operation 48 'select' 'cond_i179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln193)   --->   "%xor_ln193 = xor i128 %cond_i208150, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:193]   --->   Operation 49 'xor' 'xor_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln193 = and i128 %axie4_data_2, i128 %xor_ln193" [filter_kernel.cpp:193]   --->   Operation 50 'and' 'and_ln193' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.44ns) (out node of the LUT)   --->   "%axie4_data_3 = or i128 %and_ln193, i128 %cond_i179" [filter_kernel.cpp:193]   --->   Operation 51 'or' 'axie4_data_3' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.14ns)   --->   "%store_ln186 = store i128 %axie4_data_3, i128 %axie4_data" [filter_kernel.cpp:186]   --->   Operation 52 'store' 'store_ln186' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln193 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %axie4_data_3_out, i128 %axie4_data_3" [filter_kernel.cpp:193]   --->   Operation 53 'write' 'write_ln193' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln188)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axie4_data_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_pixel_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln188]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axie4_data_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
axie4_data                 (alloca           ) [ 011]
add30759                   (alloca           ) [ 010]
k_8                        (alloca           ) [ 010]
sub_ln188_read             (read             ) [ 000]
output_pixel_2_reload_read (read             ) [ 011]
output_pixel_1_reload_read (read             ) [ 011]
output_pixel_reload_read   (read             ) [ 011]
axie4_data_1_read          (read             ) [ 000]
tmp                        (read             ) [ 000]
p_cast                     (sext             ) [ 000]
store_ln188                (store            ) [ 000]
store_ln0                  (store            ) [ 000]
store_ln186                (store            ) [ 000]
br_ln0                     (br               ) [ 000]
add30759_load              (load             ) [ 000]
k                          (load             ) [ 000]
trunc_ln186                (trunc            ) [ 011]
shl_ln6                    (bitconcatenate   ) [ 011]
sext_ln191                 (sext             ) [ 000]
tmp_2                      (bitselect        ) [ 011]
sub_ln191                  (sub              ) [ 011]
add_ln188                  (add              ) [ 000]
zext_ln188                 (zext             ) [ 000]
add_ln188_1                (add              ) [ 000]
icmp_ln188                 (icmp             ) [ 011]
store_ln188                (store            ) [ 000]
store_ln188                (store            ) [ 000]
br_ln188                   (br               ) [ 000]
axie4_data_2               (load             ) [ 000]
specpipeline_ln186         (specpipeline     ) [ 000]
specloopname_ln188         (specloopname     ) [ 000]
tmp_s                      (sparsemux        ) [ 000]
zext_ln193                 (zext             ) [ 000]
speclooptripcount_ln0      (speclooptripcount) [ 000]
sext_ln191_1               (sext             ) [ 000]
zext_ln191                 (zext             ) [ 000]
shl_ln191                  (shl              ) [ 000]
shl_ln193                  (shl              ) [ 000]
sext_ln191_2               (sext             ) [ 000]
zext_ln191_1               (zext             ) [ 000]
lshr_ln191                 (lshr             ) [ 000]
lshr_ln193                 (lshr             ) [ 000]
cond_i208150               (select           ) [ 000]
cond_i179                  (select           ) [ 000]
xor_ln193                  (xor              ) [ 000]
and_ln193                  (and              ) [ 000]
axie4_data_3               (or               ) [ 000]
store_ln186                (store            ) [ 000]
write_ln193                (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axie4_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axie4_data_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_pixel_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_pixel_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_pixel_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixel_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln188">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln188"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="axie4_data_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axie4_data_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="axie4_data_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axie4_data/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add30759_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add30759/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_8_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_8/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln188_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln188_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_pixel_2_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pixel_2_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_pixel_1_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pixel_1_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_pixel_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_pixel_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="axie4_data_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axie4_data_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln193_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="128" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln193/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln188_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln186_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add30759_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add30759_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln186_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln6_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln191_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sub_ln191_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln191/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln188_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln188_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln188_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln188_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln188_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln188_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="axie4_data_2_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="1"/>
<pin id="216" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axie4_data_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="0" index="3" bw="2" slack="0"/>
<pin id="222" dir="0" index="4" bw="8" slack="1"/>
<pin id="223" dir="0" index="5" bw="2" slack="0"/>
<pin id="224" dir="0" index="6" bw="8" slack="1"/>
<pin id="225" dir="0" index="7" bw="8" slack="0"/>
<pin id="226" dir="0" index="8" bw="2" slack="1"/>
<pin id="227" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln193_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln191_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln191_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln191_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln191/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln193_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln193/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln191_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln191_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lshr_ln191_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln191/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="lshr_ln193_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln193/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="cond_i208150_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="128" slack="0"/>
<pin id="278" dir="0" index="2" bw="128" slack="0"/>
<pin id="279" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i208150/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="cond_i179_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="128" slack="0"/>
<pin id="285" dir="0" index="2" bw="128" slack="0"/>
<pin id="286" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i179/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln193_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="128" slack="0"/>
<pin id="291" dir="0" index="1" bw="128" slack="0"/>
<pin id="292" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln193/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln193_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="128" slack="0"/>
<pin id="297" dir="0" index="1" bw="128" slack="0"/>
<pin id="298" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="axie4_data_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="128" slack="0"/>
<pin id="303" dir="0" index="1" bw="128" slack="0"/>
<pin id="304" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="axie4_data_3/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln186_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="0"/>
<pin id="310" dir="0" index="1" bw="128" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="axie4_data_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="128" slack="0"/>
<pin id="315" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="axie4_data "/>
</bind>
</comp>

<comp id="320" class="1005" name="add30759_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add30759 "/>
</bind>
</comp>

<comp id="327" class="1005" name="k_8_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_8 "/>
</bind>
</comp>

<comp id="334" class="1005" name="output_pixel_2_reload_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_pixel_2_reload_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="output_pixel_1_reload_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_pixel_1_reload_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="output_pixel_reload_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_pixel_reload_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="trunc_ln186_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="1"/>
<pin id="351" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="354" class="1005" name="shl_ln6_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln6 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="sub_ln191_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="1"/>
<pin id="367" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln191 "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln188_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln188 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="114" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="108" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="146" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="146" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="149" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="127" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="84" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="182" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="192" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="217" pin=5"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="217" pin=7"/></net>

<net id="236"><net_src comp="217" pin="9"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="233" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="240" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="233" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="259" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="244" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="269" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="250" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="275" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="214" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="282" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="72" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="323"><net_src comp="76" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="330"><net_src comp="80" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="337"><net_src comp="90" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="217" pin=6"/></net>

<net id="342"><net_src comp="96" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="347"><net_src comp="102" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="352"><net_src comp="152" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="217" pin=8"/></net>

<net id="357"><net_src comp="156" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="362"><net_src comp="168" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="368"><net_src comp="176" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="373"><net_src comp="198" pin="2"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axie4_data_3_out | {2 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : empty | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : axie4_data_1 | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : output_pixel_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : output_pixel_1_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : output_pixel_2_reload | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_188_18 : sub_ln188 | {1 }
  - Chain level:
	State 1
		store_ln188 : 1
		store_ln0 : 1
		add30759_load : 1
		k : 1
		trunc_ln186 : 2
		shl_ln6 : 2
		sext_ln191 : 3
		tmp_2 : 2
		sub_ln191 : 4
		add_ln188 : 2
		zext_ln188 : 3
		add_ln188_1 : 4
		icmp_ln188 : 3
		store_ln188 : 3
		store_ln188 : 5
		br_ln188 : 4
	State 2
		zext_ln193 : 1
		zext_ln191 : 1
		shl_ln191 : 2
		shl_ln193 : 2
		zext_ln191_1 : 1
		lshr_ln191 : 2
		lshr_ln193 : 2
		cond_i208150 : 3
		cond_i179 : 3
		xor_ln193 : 4
		and_ln193 : 4
		axie4_data_3 : 4
		store_ln186 : 4
		write_ln193 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|  select  |          cond_i208150_fu_275          |    0    |   128   |
|          |            cond_i179_fu_282           |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    shl   |            shl_ln191_fu_244           |    0    |    84   |
|          |            shl_ln193_fu_250           |    0    |    84   |
|----------|---------------------------------------|---------|---------|
|   lshr   |           lshr_ln191_fu_263           |    0    |    84   |
|          |           lshr_ln193_fu_269           |    0    |    84   |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln193_fu_289           |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    and   |            and_ln193_fu_295           |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    or    |          axie4_data_3_fu_301          |    0    |   128   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln188_fu_182           |    0    |    13   |
|          |           add_ln188_1_fu_192          |    0    |    13   |
|----------|---------------------------------------|---------|---------|
|    sub   |            sub_ln191_fu_176           |    0    |    17   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln188_fu_198           |    0    |    13   |
|----------|---------------------------------------|---------|---------|
| sparsemux|              tmp_s_fu_217             |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|          |       sub_ln188_read_read_fu_84       |    0    |    0    |
|          | output_pixel_2_reload_read_read_fu_90 |    0    |    0    |
|   read   | output_pixel_1_reload_read_read_fu_96 |    0    |    0    |
|          |  output_pixel_reload_read_read_fu_102 |    0    |    0    |
|          |     axie4_data_1_read_read_fu_108     |    0    |    0    |
|          |            tmp_read_fu_114            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln193_write_fu_120       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             p_cast_fu_127             |    0    |    0    |
|   sext   |           sext_ln191_fu_164           |    0    |    0    |
|          |          sext_ln191_1_fu_237          |    0    |    0    |
|          |          sext_ln191_2_fu_256          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln186_fu_152          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|             shl_ln6_fu_156            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|              tmp_2_fu_168             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           zext_ln188_fu_188           |    0    |    0    |
|   zext   |           zext_ln193_fu_233           |    0    |    0    |
|          |           zext_ln191_fu_240           |    0    |    0    |
|          |          zext_ln191_1_fu_259          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   1041  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add30759_reg_320         |    7   |
|        axie4_data_reg_313        |   128  |
|        icmp_ln188_reg_370        |    1   |
|            k_8_reg_327           |    5   |
|output_pixel_1_reload_read_reg_339|    8   |
|output_pixel_2_reload_read_reg_334|    8   |
| output_pixel_reload_read_reg_344 |    8   |
|          shl_ln6_reg_354         |   10   |
|         sub_ln191_reg_365        |   11   |
|           tmp_2_reg_359          |    1   |
|        trunc_ln186_reg_349       |    2   |
+----------------------------------+--------+
|               Total              |   189  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1041  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   189  |    -   |
+-----------+--------+--------+
|   Total   |   189  |  1041  |
+-----------+--------+--------+
