// Seed: 708839968
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    input wand id_14,
    input tri0 id_15,
    input wire id_16,
    input wand id_17,
    input tri id_18,
    input tri id_19,
    output wire id_20
);
  assign id_9 = id_7;
  uwire id_22 = 1;
  assign module_1.type_31 = 0;
  id_23(
      .id_0(1'h0), .id_1(id_15), .id_2(id_0), .id_3((1)), .id_4()
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input logic id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input logic id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    output logic id_13,
    output uwire id_14,
    output wor id_15,
    output wor id_16,
    output uwire id_17,
    output logic id_18,
    input tri id_19,
    output logic id_20,
    input wor id_21,
    output tri1 id_22,
    input tri id_23
);
  final begin : LABEL_0
    id_18 <= id_8;
  end
  module_0 modCall_1 (
      id_19,
      id_4,
      id_12,
      id_5,
      id_16,
      id_16,
      id_14,
      id_23,
      id_22,
      id_15,
      id_22,
      id_9,
      id_22,
      id_19,
      id_1,
      id_9,
      id_12,
      id_10,
      id_5,
      id_5,
      id_17
  );
  wire id_25;
  assign id_20 = id_2;
  initial begin : LABEL_0
    id_13 <= id_2;
  end
  always @*;
endmodule
