--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp01_MUX.twx OExp01_MUX.ncd -o OExp01_MUX.twr
OExp01_MUX.pcf -ucf OExp01.ucf

Design file:              OExp01_MUX.ncd
Physical constraint file: OExp01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7048 paths analyzed, 1059 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.672ns.
--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI28), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_26 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_26 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.CQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_26
    SLICE_X65Y37.A2        net (fanout=30)       1.421   U8/clkdiv<26>
    SLICE_X65Y37.AMUX      Tilo                  0.144   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X3Y7.DIADI28    net (fanout=2)        0.331   XLXN_74<28>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.698ns (0.946ns logic, 1.752ns route)
                                                         (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.BQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X65Y37.A1        net (fanout=35)       1.406   U8/clkdiv<25>
    SLICE_X65Y37.AMUX      Tilo                  0.142   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X3Y7.DIADI28    net (fanout=2)        0.331   XLXN_74<28>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.681ns (0.944ns logic, 1.737ns route)
                                                         (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_24 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.AQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_24
    SLICE_X65Y37.A4        net (fanout=29)       1.380   U8/clkdiv<24>
    SLICE_X65Y37.AMUX      Tilo                  0.145   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X3Y7.DIADI28    net (fanout=2)        0.331   XLXN_74<28>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.658ns (0.947ns logic, 1.711ns route)
                                                         (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI29), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_26 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_26 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.CQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_26
    SLICE_X65Y37.A2        net (fanout=30)       1.421   U8/clkdiv<26>
    SLICE_X65Y37.A         Tilo                  0.043   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5911_SW0
    RAMB36_X3Y7.DIADI29    net (fanout=2)        0.429   XLXN_74<29>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.695ns (0.845ns logic, 1.850ns route)
                                                         (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.BQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X65Y37.A1        net (fanout=35)       1.406   U8/clkdiv<25>
    SLICE_X65Y37.A         Tilo                  0.043   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5911_SW0
    RAMB36_X3Y7.DIADI29    net (fanout=2)        0.429   XLXN_74<29>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.680ns (0.845ns logic, 1.835ns route)
                                                         (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_24 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_24 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.AQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_24
    SLICE_X65Y37.A4        net (fanout=29)       1.380   U8/clkdiv<24>
    SLICE_X65Y37.A         Tilo                  0.043   XLXN_74<29>
                                                         U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5911_SW0
    RAMB36_X3Y7.DIADI29    net (fanout=2)        0.429   XLXN_74<29>
    RAMB36_X3Y7.CLKARDCLKU Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.654ns (0.845ns logic, 1.809ns route)
                                                         (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X3Y7.DIADI4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.BQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_25
    SLICE_X59Y37.A2        net (fanout=35)       1.270   U8/clkdiv<25>
    SLICE_X59Y37.AMUX      Tilo                  0.144   XLXN_74<26>
                                                         U2/spo<4>_SW0
    RAMB36_X3Y7.DIADI4     net (fanout=4)        0.451   XLXN_74<0>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.667ns (0.946ns logic, 1.721ns route)
                                                         (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_26 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_26 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.CQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_26
    SLICE_X59Y37.A1        net (fanout=30)       1.203   U8/clkdiv<26>
    SLICE_X59Y37.AMUX      Tilo                  0.142   XLXN_74<26>
                                                         U2/spo<4>_SW0
    RAMB36_X3Y7.DIADI4     net (fanout=4)        0.451   XLXN_74<0>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.598ns (0.944ns logic, 1.654ns route)
                                                         (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.014 - 1.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y48.DQ        Tcko                  0.259   U8/clkdiv<27>
                                                         U8/clkdiv_27
    SLICE_X59Y37.A3        net (fanout=30)       1.191   U8/clkdiv<27>
    SLICE_X59Y37.AMUX      Tilo                  0.144   XLXN_74<26>
                                                         U2/spo<4>_SW0
    RAMB36_X3Y7.DIADI4     net (fanout=4)        0.451   XLXN_74<0>
    RAMB36_X3Y7.CLKARDCLKL Trdck_DIA             0.543   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                         U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.588ns (0.946ns logic, 1.642ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X42Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_1 (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_1 to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.CQ      Tcko                  0.100   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_1
    SLICE_X42Y57.A6      net (fanout=4)        0.070   U6/P7SEG/Go<1>
    SLICE_X42Y57.CLK     Tah         (-Th)     0.059   U6/P7SEG/S<1>
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.041ns logic, 0.070ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point M4/Bi_23 (SLICE_X66Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Bi_22 (FF)
  Destination:          M4/Bi_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Bi_22 to M4/Bi_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y35.CQ      Tcko                  0.100   Bi<22>
                                                       M4/Bi_22
    SLICE_X66Y35.A6      net (fanout=5)        0.086   Bi<22>
    SLICE_X66Y35.CLK     Tah         (-Th)     0.059   Bi<23>
                                                       M4/Mmux_Bi[31]_Bi[31]_mux_49_OUT16
                                                       M4/Bi_23
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.041ns logic, 0.086ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_19 (SLICE_X68Y31.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_15 (FF)
  Destination:          M4/Ai_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_15 to M4/Ai_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y31.AQ      Tcko                  0.100   Ai<15>
                                                       M4/Ai_15
    SLICE_X68Y31.A5      net (fanout=3)        0.098   Ai<15>
    SLICE_X68Y31.CLK     Tah         (-Th)     0.059   Ai<19>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT11
                                                       M4/Ai_19
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.041ns logic, 0.098ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.490|    0.833|    2.836|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7048 paths, 0 nets, and 1513 connections

Design statistics:
   Minimum period:   5.672ns{1}   (Maximum frequency: 176.305MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 11 19:17:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



