// SPDX-License-Identifier: GPL-2.0-only
/*
 * Realtek npu_pp video m2m and capture v4l2 driver
 *
 * Copyright (c) 2024 Realtek Semiconductor Corp.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 */

#include "npp_common.h"
#include "npp_register.h"

// stark
static const struct RegisterAddresses config0 = {
	.NPP_MODE             = 0x98084000,
	.NPP_FC               = 0x98084004,
	.NPP_INTEN            = 0x98084008,
	.NPP_INTST            = 0x9808400C,
	.NPP_VI               = 0x98084010,
	.NPP_VI_SEQ_SA_W_C    = 0x9808401C,
	.NPP_VI_SEQ_SA_W_Y    = 0x98084018,
	.NPP_VI_SEQ_SA_C_Y    = 0x98084020,
	.NPP_VI_SEQ_SA_C_C    = 0x98084024,
	.NPP_VI_SEQ_PITCH_C_Y = 0x98084028,
	.NPP_VI_SEQ_PITCH_C_C = 0x9808402C,

	.NPP_VI_SIZE          = 0x98084058,

	.NPP_VI_VSYI          = 0x98084060,
	.NPP_VI_VSCI          = 0x98084064,
	.NPP_VI_VSD           = 0x98084068,
	.NPP_VI_VSD_H         = 0x9808406C,

	.NPP_VI_HSI           = 0x980840F0,
	.NPP_VI_HSD           = 0x980840F4,
	.NPP_VI_HSD_W         = 0x980840F8,

	.NPP_VI_VSYC_0        = 0x98084070,
	.NPP_VI_VSCC_0        = 0x980840B0,
	.NPP_VI_HSYC_0        = 0x980840FC,
	.NPP_VI_HSCC_0        = 0x9808417C,

	.NPP_VI_CC1           = 0x980841BC,
	.NPP_VI_CC2           = 0x980841C0,
	.NPP_VI_CC3           = 0x980841C4,
	.NPP_VI_CC4           = 0x980841C8,
	.NPP_VI_CC5           = 0x980841CC,
	.NPP_VI_CC6           = 0x980841D0,
	.NPP_VI_CC7           = 0x980841D4,
	.NPP_VI_CC8           = 0x980841D8,
	.NPP_VI_CC9           = 0x980841DC,
	.NPP_VI_CC10          = 0x980841E0,

	.NPP_NORM_R           = 0x98084284,
	.NPP_NORM_G           = 0x98084288,
	.NPP_NORM_B           = 0x9808428C,
	.NPP_NORM             = 0x98084290,

	.NPP_VI_TVVE          = 0x980841E4,
	.NPP_VI_TVVE_CROP     = 0x980841E8,
	.NPP_VI_TVVE_CROP_POS = 0x980841EC,
	.NPP_VI_TVVE_HEAD     = 0x980841F0,
	.NPP_VI_TVVE_DATA     = 0x980841F4,
	.NPP_VI_TVVE_HEAD_LU  = 0x980841F8,
	.NPP_VI_TVVE_HEAD_CH  = 0x980841FC,
	.NPP_VI_TVVE_DATA_LU  = 0x98084200,
	.NPP_VI_TVVE_DATA_CH  = 0x98084204,

	.NPP_WB               = 0x98084210,
	.NPP_WB_SEQ_SA_R      = 0x98084218,
	.NPP_WB_SEQ_SA_G      = 0x9808421C,
	.NPP_WB_SEQ_SA_B      = 0x98084220,
	.NPP_WB_SEQ_PITCH     = 0x98084224,

	.NPP_DMA_PRT_MODE     = 0x98084230,

	.NPP_SOFT             = 0x98084270,
	.NPP_DEBUG            = 0x9808427C,
	.NPP_DBG              = 0x98084280,
	.NPP_SRAM_RM          = 0x98084294,
};

// kent
static const struct RegisterAddresses config1 = {
	.NPP_MODE             = 0x98084000,
	.NPP_FC               = 0x98084004,
	.NPP_INTEN            = 0x98084008,
	.NPP_INTST            = 0x9808400C,
	.NPP_VI               = 0x98084010,
	.NPP_VI_DMA           = 0x98084014,
	.NPP_VI_SEQ_SA_W_Y    = 0x98084018,
	.NPP_VI_SEQ_SA_W_C    = 0x9808401C,
	.NPP_VI_SEQ_SA_C_Y    = 0x98084020,
	.NPP_VI_SEQ_SA_C_C    = 0x98084024,
	.NPP_VI_SEQ_PITCH_C_Y = 0x98084028,
	.NPP_VI_SEQ_PITCH_C_C = 0x9808402C,

	.NPP_VI_PACKED        = 0x98084030,

	.NPP_VI_RANGE_CTRL    = 0x98084034,
	.NPP_VI_RANGE_FR      = 0x98084038,
	.NPP_VI_RANGE_Y_TH    = 0x9808403C,
	.NPP_VI_RANGE_Y_OV    = 0x98084040,
	.NPP_VI_RANGE_Y_DET   = 0x98084044,
	.NPP_VI_RANGE_C_TH    = 0x98084048,
	.NPP_VI_RANGE_C_OV    = 0x9808404C,
	.NPP_VI_RANGE_C_DET   = 0x98084050,
	.NPP_VI_INDEX_RR      = 0x98084054,
	.NPP_VI_ALPHA         = 0x98084058,
	.NPP_VI_SIZE          = 0x9808405C,
	.NPP_VI_BUF           = 0x98084060,

	.NPP_VI_VSYI          = 0x98084064,
	.NPP_VI_VSCI          = 0x98084068,
	.NPP_VI_VSD           = 0x9808406C,
	.NPP_VI_VSD_H         = 0x98084070,

	.NPP_VI_VSYC_0        = 0x98084074,
	.NPP_VI_VSYC_1        = 0x98084078,
	.NPP_VI_VSYC_2        = 0x9808407C,
	.NPP_VI_VSYC_3        = 0x98084080,
	.NPP_VI_VSYC_4        = 0x98084084,
	.NPP_VI_VSYC_5        = 0x98084088,
	.NPP_VI_VSYC_6        = 0x9808408C,
	.NPP_VI_VSYC_7        = 0x98084090,
	.NPP_VI_VSYC_8        = 0x98084094,
	.NPP_VI_VSYC_9        = 0x98084098,
	.NPP_VI_VSYC_10       = 0x9808409C,
	.NPP_VI_VSYC_11       = 0x980840A0,
	.NPP_VI_VSYC_12       = 0x980840A4,
	.NPP_VI_VSYC_13       = 0x980840A8,
	.NPP_VI_VSYC_14       = 0x980840AC,
	.NPP_VI_VSYC_15       = 0x980840B0,

	.NPP_VI_VSCC_0        = 0x980840B4,
	.NPP_VI_VSCC_1        = 0x980840B8,
	.NPP_VI_VSCC_2        = 0x980840BC,
	.NPP_VI_VSCC_3        = 0x980840C0,
	.NPP_VI_VSCC_4        = 0x980840C4,
	.NPP_VI_VSCC_5        = 0x980840C8,
	.NPP_VI_VSCC_6        = 0x980840CC,
	.NPP_VI_VSCC_7        = 0x980840D0,
	.NPP_VI_VSCC_8        = 0x980840D4,
	.NPP_VI_VSCC_9        = 0x980840D8,
	.NPP_VI_VSCC_10       = 0x980840DC,
	.NPP_VI_VSCC_11       = 0x980840E0,
	.NPP_VI_VSCC_12       = 0x980840E4,
	.NPP_VI_VSCC_13       = 0x980840E8,
	.NPP_VI_VSCC_14       = 0x980840EC,
	.NPP_VI_VSCC_15       = 0x980840F0,

	.NPP_VI_HSI           = 0x980840F4,
	.NPP_VI_HSD           = 0x980840F8,
	.NPP_VI_HSD_W         = 0x980840FC,

	.NPP_VI_HSYC_0        = 0x98084100,
	.NPP_VI_HSYC_1        = 0x98084104,
	.NPP_VI_HSYC_2        = 0x98084108,
	.NPP_VI_HSYC_3        = 0x9808410C,
	.NPP_VI_HSYC_4        = 0x98084110,
	.NPP_VI_HSYC_5        = 0x98084114,
	.NPP_VI_HSYC_6        = 0x98084118,
	.NPP_VI_HSYC_7        = 0x9808411C,
	.NPP_VI_HSYC_8        = 0x98084120,
	.NPP_VI_HSYC_9        = 0x98084124,
	.NPP_VI_HSYC_10       = 0x98084128,
	.NPP_VI_HSYC_11       = 0x9808412C,
	.NPP_VI_HSYC_12       = 0x98084130,
	.NPP_VI_HSYC_13       = 0x98084134,
	.NPP_VI_HSYC_14       = 0x98084138,
	.NPP_VI_HSYC_15       = 0x9808413C,
	.NPP_VI_HSYC_16       = 0x98084140,
	.NPP_VI_HSYC_17       = 0x98084144,
	.NPP_VI_HSYC_18       = 0x98084148,
	.NPP_VI_HSYC_19       = 0x9808414C,
	.NPP_VI_HSYC_20       = 0x98084150,
	.NPP_VI_HSYC_21       = 0x98084154,
	.NPP_VI_HSYC_22       = 0x98084158,
	.NPP_VI_HSYC_23       = 0x9808415C,
	.NPP_VI_HSYC_24       = 0x98084160,
	.NPP_VI_HSYC_25       = 0x98084164,
	.NPP_VI_HSYC_26       = 0x98084168,
	.NPP_VI_HSYC_27       = 0x9808416C,
	.NPP_VI_HSYC_28       = 0x98084170,
	.NPP_VI_HSYC_29       = 0x98084174,
	.NPP_VI_HSYC_30       = 0x98084178,
	.NPP_VI_HSYC_31       = 0x9808417C,

	.NPP_VI_HSCC_0        = 0x98084180,
	.NPP_VI_HSCC_1        = 0x98084184,
	.NPP_VI_HSCC_2        = 0x98084188,
	.NPP_VI_HSCC_3        = 0x9808418C,
	.NPP_VI_HSCC_4        = 0x98084190,
	.NPP_VI_HSCC_5        = 0x98084194,
	.NPP_VI_HSCC_6        = 0x98084198,
	.NPP_VI_HSCC_7        = 0x9808419C,
	.NPP_VI_HSCC_8        = 0x980841A0,
	.NPP_VI_HSCC_9        = 0x980841A4,
	.NPP_VI_HSCC_10       = 0x980841A8,
	.NPP_VI_HSCC_11       = 0x980841AC,
	.NPP_VI_HSCC_12       = 0x980841B0,
	.NPP_VI_HSCC_13       = 0x980841B4,
	.NPP_VI_HSCC_14       = 0x980841B8,
	.NPP_VI_HSCC_15       = 0x980841BC,

	.NPP_VI_CC1           = 0x980841C0,
	.NPP_VI_CC2           = 0x980841C4,
	.NPP_VI_CC3           = 0x980841C8,
	.NPP_VI_CC4           = 0x980841CC,
	.NPP_VI_CC5           = 0x980841D0,
	.NPP_VI_CC6           = 0x980841D4,
	.NPP_VI_CC7           = 0x980841D8,
	.NPP_VI_CC8           = 0x980841DC,
	.NPP_VI_CC9           = 0x980841E0,
	.NPP_VI_CC10          = 0x980841E4,

	.NPP_NORM_R           = 0x980841E8,
	.NPP_NORM_G           = 0x980841EC,
	.NPP_NORM_B           = 0x980841F0,
	.NPP_NORM             = 0x980841F4,

	.NPP_VI_TVVE          = 0x980841F8,
	.NPP_VI_TVVE_CROP     = 0x980841FC,
	.NPP_VI_TVVE_CROP_POS = 0x98084200,
	.NPP_VI_TVVE_HEAD     = 0x98084204,
	.NPP_VI_TVVE_DATA     = 0x98084208,
	.NPP_VI_TVVE_HEAD_LU  = 0x9808420C,
	.NPP_VI_TVVE_HEAD_CH  = 0x98084210,
	.NPP_VI_TVVE_DATA_LU  = 0x98084214,
	.NPP_VI_TVVE_DATA_CH  = 0x98084218,
	.NPP_VI_TVVE_CORE_ERR = 0x9808421C,

	.NPP_VI_DMY           = 0x98084220,
	.NPP_WB               = 0x98084224,
	.NPP_WB_DMA           = 0x98084228,
	.NPP_WB_SEQ_SA_R      = 0x9808422C,
	.NPP_WB_SEQ_SA_G      = 0x98084230,
	.NPP_WB_SEQ_SA_B      = 0x98084234,
	.NPP_WB_SEQ_PITCH     = 0x98084238,
	.NPP_WB_TPC           = 0x9808423C,

	.NPP_DMA              = 0x98084240,
	.NPP_DMA_PRT_MODE     = 0x98084244,
	.NPP_DMA_PV           = 0x98084248,
	.NPP_DMA_PW           = 0x9808424C,
	.NPP_DMA_DCWBUF       = 0x98084250,
	.NPP_DMA_UPDATE       = 0x98084254,
	.NPP_DMA_VI_Y0        = 0x98084258,
	.NPP_DMA_VI_Y1        = 0x9808425C,
	.NPP_DMA_VI_C0        = 0x98084260,
	.NPP_DMA_VI_C1        = 0x98084264,
	.NPP_DMA_WB_R         = 0x98084268,
	.NPP_DMA_WB_G         = 0x9808426C,
	.NPP_DMA_WB_B         = 0x98084270,
	.NPP_DMA_METER0       = 0x98084274,
	.NPP_DMA_METER1       = 0x98084278,
	.NPP_DMA_METER2       = 0x9808427C,
	.NPP_DMA_RST          = 0x98084280,

	.NPP_SOFT             = 0x98084284,
	.NPP_SRAM_LS          = 0x98084288,
	.NPP_SRAM_SD          = 0x9808428C,
	.NPP_DEBUG            = 0x98084290,
	.NPP_DBG              = 0x98084294,
	.NPP_SRAM_RM          = 0x98084298,
};

// prince
static const struct RegisterAddresses config2 = {
	.NPP_MODE             = 0x98161800,
	.NPP_FC               = 0x98161804,
	.NPP_INTEN            = 0x98161808,
	.NPP_INTST            = 0x9816180C,
	.NPP_VI               = 0x98161810,
	.NPP_VI_DMA           = 0x98161814,
	.NPP_VI_SEQ_SA_W_Y    = 0x98161818,
	.NPP_VI_SEQ_SA_W_C    = 0x9816181C,
	.NPP_VI_SEQ_SA_C_Y    = 0x98161820,
	.NPP_VI_SEQ_SA_C_C    = 0x98161824,
	.NPP_VI_SEQ_PITCH_C_Y = 0x98161828,
	.NPP_VI_SEQ_PITCH_C_C = 0x9816182C,

	.NPP_VI_PACKED        = 0x98161830,

	.NPP_VI_RANGE_CTRL    = 0x98161834,
	.NPP_VI_RANGE_FR      = 0x98161838,
	.NPP_VI_RANGE_Y_TH    = 0x9816183C,
	.NPP_VI_RANGE_Y_OV    = 0x98161840,
	.NPP_VI_RANGE_Y_DET   = 0x98161844,
	.NPP_VI_RANGE_C_TH    = 0x98161848,
	.NPP_VI_RANGE_C_OV    = 0x9816184C,
	.NPP_VI_RANGE_C_DET   = 0x98161850,
	.NPP_VI_INDEX_RR      = 0x98161854,
	.NPP_VI_ALPHA         = 0x98161858,
	.NPP_VI_SIZE          = 0x9816185C,
	.NPP_VI_BUF           = 0x98161860,

	.NPP_VI_VSYI          = 0x98161864,
	.NPP_VI_VSCI          = 0x98161868,
	.NPP_VI_VSD           = 0x9816186C,
	.NPP_VI_VSD_H         = 0x98161870,

	.NPP_VI_VSYC_0        = 0x98161874,
	.NPP_VI_VSYC_1        = 0x98161878,
	.NPP_VI_VSYC_2        = 0x9816187C,
	.NPP_VI_VSYC_3        = 0x98161880,
	.NPP_VI_VSYC_4        = 0x98161884,
	.NPP_VI_VSYC_5        = 0x98161888,
	.NPP_VI_VSYC_6        = 0x9816188C,
	.NPP_VI_VSYC_7        = 0x98161890,
	.NPP_VI_VSYC_8        = 0x98161894,
	.NPP_VI_VSYC_9        = 0x98161898,
	.NPP_VI_VSYC_10       = 0x9816189C,
	.NPP_VI_VSYC_11       = 0x981618A0,
	.NPP_VI_VSYC_12       = 0x981618A4,
	.NPP_VI_VSYC_13       = 0x981618A8,
	.NPP_VI_VSYC_14       = 0x981618AC,
	.NPP_VI_VSYC_15       = 0x981618B0,

	.NPP_VI_VSCC_0        = 0x981618B4,
	.NPP_VI_VSCC_1        = 0x981618B8,
	.NPP_VI_VSCC_2        = 0x981618BC,
	.NPP_VI_VSCC_3        = 0x981618C0,
	.NPP_VI_VSCC_4        = 0x981618C4,
	.NPP_VI_VSCC_5        = 0x981618C8,
	.NPP_VI_VSCC_6        = 0x981618CC,
	.NPP_VI_VSCC_7        = 0x981618D0,
	.NPP_VI_VSCC_8        = 0x981618D4,
	.NPP_VI_VSCC_9        = 0x981618D8,
	.NPP_VI_VSCC_10       = 0x981618DC,
	.NPP_VI_VSCC_11       = 0x981618E0,
	.NPP_VI_VSCC_12       = 0x981618E4,
	.NPP_VI_VSCC_13       = 0x981618E8,
	.NPP_VI_VSCC_14       = 0x981618EC,
	.NPP_VI_VSCC_15       = 0x981618F0,

	.NPP_VI_HSI           = 0x981618F4,
	.NPP_VI_HSD           = 0x981618F8,
	.NPP_VI_HSD_W         = 0x981618FC,

	.NPP_VI_HSYC_0        = 0x98161900,
	.NPP_VI_HSYC_1        = 0x98161904,
	.NPP_VI_HSYC_2        = 0x98161908,
	.NPP_VI_HSYC_3        = 0x9816190C,
	.NPP_VI_HSYC_4        = 0x98161910,
	.NPP_VI_HSYC_5        = 0x98161914,
	.NPP_VI_HSYC_6        = 0x98161918,
	.NPP_VI_HSYC_7        = 0x9816191C,
	.NPP_VI_HSYC_8        = 0x98161920,
	.NPP_VI_HSYC_9        = 0x98161924,
	.NPP_VI_HSYC_10       = 0x98161928,
	.NPP_VI_HSYC_11       = 0x9816192C,
	.NPP_VI_HSYC_12       = 0x98161930,
	.NPP_VI_HSYC_13       = 0x98161934,
	.NPP_VI_HSYC_14       = 0x98161938,
	.NPP_VI_HSYC_15       = 0x9816193C,
	.NPP_VI_HSYC_16       = 0x98161940,
	.NPP_VI_HSYC_17       = 0x98161944,
	.NPP_VI_HSYC_18       = 0x98161948,
	.NPP_VI_HSYC_19       = 0x9816194C,
	.NPP_VI_HSYC_20       = 0x98161950,
	.NPP_VI_HSYC_21       = 0x98161954,
	.NPP_VI_HSYC_22       = 0x98161958,
	.NPP_VI_HSYC_23       = 0x9816195C,
	.NPP_VI_HSYC_24       = 0x98161960,
	.NPP_VI_HSYC_25       = 0x98161964,
	.NPP_VI_HSYC_26       = 0x98161968,
	.NPP_VI_HSYC_27       = 0x9816196C,
	.NPP_VI_HSYC_28       = 0x98161970,
	.NPP_VI_HSYC_29       = 0x98161974,
	.NPP_VI_HSYC_30       = 0x98161978,
	.NPP_VI_HSYC_31       = 0x9816197C,

	.NPP_VI_HSCC_0        = 0x98161980,
	.NPP_VI_HSCC_1        = 0x98161984,
	.NPP_VI_HSCC_2        = 0x98161988,
	.NPP_VI_HSCC_3        = 0x9816198C,
	.NPP_VI_HSCC_4        = 0x98161990,
	.NPP_VI_HSCC_5        = 0x98161994,
	.NPP_VI_HSCC_6        = 0x98161998,
	.NPP_VI_HSCC_7        = 0x9816199C,
	.NPP_VI_HSCC_8        = 0x981619A0,
	.NPP_VI_HSCC_9        = 0x981619A4,
	.NPP_VI_HSCC_10       = 0x981619A8,
	.NPP_VI_HSCC_11       = 0x981619AC,
	.NPP_VI_HSCC_12       = 0x981619B0,
	.NPP_VI_HSCC_13       = 0x981619B4,
	.NPP_VI_HSCC_14       = 0x981619B8,
	.NPP_VI_HSCC_15       = 0x981619BC,

	.NPP_VI_CC1           = 0x981619C0,
	.NPP_VI_CC2           = 0x981619C4,
	.NPP_VI_CC3           = 0x981619C8,
	.NPP_VI_CC4           = 0x981619CC,
	.NPP_VI_CC5           = 0x981619D0,
	.NPP_VI_CC6           = 0x981619D4,
	.NPP_VI_CC7           = 0x981619D8,
	.NPP_VI_CC8           = 0x981619DC,
	.NPP_VI_CC9           = 0x981619E0,
	.NPP_VI_CC10          = 0x981619E4,

	.NPP_NORM_M_R         = 0x981619E8,
	.NPP_NORM_S_R         = 0x981619EC,
	.NPP_NORM_M_G         = 0x981619F0,
	.NPP_NORM_S_G         = 0x981619F4,
	.NPP_NORM_M_B         = 0x981619F8,
	.NPP_NORM_S_B         = 0x981619FC,
	.NPP_NORM_MAX_R       = 0x98161A00,
	.NPP_NORM_MIN_R       = 0x98161A04,
	.NPP_NORM_MAX_G       = 0x98161A08,
	.NPP_NORM_MIN_G       = 0x98161A0C,
	.NPP_NORM_MAX_B       = 0x98161A10,
	.NPP_NORM_MIN_B       = 0x98161A14,
	.NPP_NORM             = 0x98161A18,

	.NPP_VI_TVVE          = 0x98161A1C,
	.NPP_VI_TVVE_CROP     = 0x98161A20,
	.NPP_VI_TVVE_CROP_POS = 0x98161A24,
	.NPP_VI_TVVE_HEAD     = 0x98161A28,
	.NPP_VI_TVVE_DATA     = 0x98161A2C,
	.NPP_VI_TVVE_HEAD_LU  = 0x98161A30,
	.NPP_VI_TVVE_HEAD_CH  = 0x98161A34,
	.NPP_VI_TVVE_DATA_LU  = 0x98161A38,
	.NPP_VI_TVVE_DATA_CH  = 0x98161A3C,
	.NPP_VI_TVVE_CORE_ERR = 0x98161A40,

	.NPP_VI_DMY           = 0x98161A44,

	.NPP_WB               = 0x98161A48,
	.NPP_WB_DMA           = 0x98161A4C,
	.NPP_WB_SEQ_SA_R      = 0x98161A50,
	.NPP_WB_SEQ_SA_G      = 0x98161A54,
	.NPP_WB_SEQ_SA_B      = 0x98161A58,
	.NPP_WB_SEQ_PITCH     = 0x98161A5C,
	.NPP_WB_TPC           = 0x98161A60,

	.NPP_DMA              = 0x98161A64,
	.NPP_DMA_PRT_MODE     = 0x98161A68,
	.NPP_DMA_PV           = 0x98161A6C,
	.NPP_DMA_PW           = 0x98161A70,
	.NPP_DMA_DCWBUF       = 0x98161A74,
	.NPP_DMA_UPDATE       = 0x98161A78,
	.NPP_DMA_VI_Y0        = 0x98161A7C,
	.NPP_DMA_VI_Y1        = 0x98161A80,
	.NPP_DMA_VI_C0        = 0x98161A84,
	.NPP_DMA_VI_C1        = 0x98161A88,

	.NPP_DMA_WB_R         = 0x98161A8C,
	.NPP_DMA_WB_G         = 0x98161A90,
	.NPP_DMA_WB_B         = 0x98161A94,

	.NPP_DMA_RST          = 0x98161A98,

	.NPP_DEBUG            = 0x98161A9C,
	.NPP_DBG              = 0x98161AA0,
	.NPP_CMDQ             = 0x98161AA4,
	.NPP_TIMEOUT          = 0x98161AA8,
};

const struct RegisterAddresses *get_register_addresses(int id)
{
	switch (id) {
	case STARK: return &config0;
	case KENT: return &config1;
	case PRINCE: return &config2;
	default: return NULL;
	}
}
