(pcb /Users/michaeldzamba/Documents/thundiswitch/thundiswitch.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  167740 -128748  46066.9 -128748  46066.9 -60860  167740 -60860
            167740 -128748)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component footprints:1929533
      (place J4 146050 -88900 front 90 (PN Screw_Terminal_01x02))
    )
    (component Resistor_SMD:R_1206_3216Metric
      (place R93 119380 -77470 front 90 (PN R0))
      (place R92 96520 -77470 front 90 (PN R0))
      (place R91 73660 -77470 front 90 (PN R0))
      (place R90 50800 -77470 front 90 (PN R0))
      (place R27 133350 -77470 front 180 (PN 3.3k))
      (place R26 110490 -81280 front 0 (PN 3.3k))
      (place R25 87630 -81280 front 0 (PN 3.3k))
      (place R24 63500 -81280 front 0 (PN 3.3k))
      (place R23 133350 -81280 front 0 (PN 2k))
      (place R22 110490 -77470 front 180 (PN 2k))
      (place R21 87630 -77470 front 180 (PN 2k))
      (place R20 63500 -77470 front 180 (PN 2k))
      (place R11 73660 -111760 front 0 (PN R1k))
      (place R10 73660 -115570 front 0 (PN R1k))
      (place R9 73660 -119380 front 0 (PN R1k))
      (place R8 133350 -64770 front 0 (PN R1k))
      (place R7 123190 -67310 front 0 (PN R1k))
      (place R6 110490 -64770 front 0 (PN R1k))
      (place R5 100330 -67310 front 0 (PN R1k))
      (place R4 87630 -64770 front 0 (PN R1k))
      (place R3 77470 -67310 front 0 (PN R1k))
      (place R2 63500 -64770 front 0 (PN R1k))
      (place R1 53340 -67310 front 0 (PN R1k))
    )
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MPT-0,5-4-2.54_1x04_P2.54mm_Horizontal"
      (place J3 114300 -116840 front 180 (PN Screw_Terminal_01x04))
      (place J2 133350 -116840 front 180 (PN Screw_Terminal_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (place J1 82550 -118110 front 90 (PN Conn_02x07_Counter_Clockwise))
    )
    (component Capacitor_SMD:C_0603_1608Metric
      (place C4 125730 -81280 front 0 (PN 1nF))
      (place C3 102870 -81280 front 0 (PN 1nF))
      (place C2 80010 -81280 front 0 (PN 1nF))
      (place C1 57150 -81280 front 0 (PN 1nF))
    )
    (component "Package_SO:TSSOP-10_3x3mm_P0.5mm"
      (place U20 66040 -116840 front 0 (PN ADS1115IDGS))
    )
    (component "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (place U13 125730 -77470 front 0 (PN "ACS712xLCTR-30A"))
      (place U12 102870 -77470 front 0 (PN "ACS712xLCTR-30A"))
      (place U11 80010 -77470 front 0 (PN "ACS712xLCTR-30A"))
      (place U10 57150 -77470 front 0 (PN "ACS712xLCTR-30A"))
    )
    (component "Converter_DCDC:Converter_DCDC_muRata_OKI-78SR_Vertical"
      (place U5 58420 -115570 front 180 (PN "OKI-78SR-5_1.5-W36-C"))
    )
    (component "Package_DIP:DIP-4_W7.62mm"
      (place U4 127000 -68580 front 0 (PN EL817))
      (place U3 104140 -68580 front 0 (PN EL817))
      (place U2 81280 -68580 front 0 (PN EL817))
      (place U1 57150 -68580 front 0 (PN EL817))
    )
    (component "Package_TO_SOT_SMD:SOT-23"
      (place Q4 123190 -71120 front 270 (PN MMBT5551L))
      (place Q3 100330 -71120 front 270 (PN MMBT5551L))
      (place Q2 77470 -71120 front 270 (PN MMBT5551L))
      (place Q1 53340 -71120 front 270 (PN MMBT5551L))
    )
    (component Relay_THT:Relay_SPDT_SANYOU_SRD_Series_Form_C
      (place K4 128270 -90170 front 270 (PN SANYOU_SRD_Form_C))
      (place K3 105410 -90170 front 270 (PN SANYOU_SRD_Form_C))
      (place K2 82550 -90170 front 270 (PN SANYOU_SRD_Form_C))
      (place K1 58420 -90170 front 270 (PN SANYOU_SRD_Form_C))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D4 124460 -85090 front 0 (PN 1N4001))
      (place D3 101600 -85090 front 0 (PN 1N4001))
      (place D2 78740 -85090 front 0 (PN 1N4001))
      (place D1 54610 -85090 front 0 (PN 1N4001))
    )
  )
  (library
    (image footprints:1929533
      (outline (path signal 152.4  -18210.2 -18986.6  5107.01 -18986.6))
      (outline (path signal 152.4  5107.01 -18986.6  5107.01 3467))
      (outline (path signal 152.4  5107.01 3467  -18210.2 3467))
      (outline (path signal 152.4  -18210.2 3467  -18210.2 -18986.6))
      (outline (path signal 152.4  -18083.2 -18859.6  4980.01 -18859.6))
      (outline (path signal 152.4  4980.01 -18859.6  4980.01 3340))
      (outline (path signal 152.4  4980.01 3340  -18083.2 3340))
      (outline (path signal 152.4  -18083.2 3340  -18083.2 -18859.6))
      (outline (path signal 152.4  -18337.2 3594  -18337.2 -19113.6))
      (outline (path signal 152.4  -18337.2 -19113.6  5234.01 -19113.6))
      (outline (path signal 152.4  5234.01 -19113.6  5234.01 3594))
      (outline (path signal 152.4  5234.01 3594  -18337.2 3594))
      (outline (path signal 152.4  -18464.2 -10160  -18537 -10383.9  -18727.5 -10522.4
            -18962.9 -10522.4  -19153.4 -10383.9  -19226.2 -10160  -19153.4 -9936.05
            -18962.9 -9797.65  -18727.5 -9797.65  -18537 -9936.05  -18464.2 -10160))
      (outline (path signal 152.4  -18464.2 -10160  -18537 -10383.9  -18727.5 -10522.4
            -18962.9 -10522.4  -19153.4 -10383.9  -19226.2 -10160  -19153.4 -9936.05
            -18962.9 -9797.65  -18727.5 -9797.65  -18537 -9936.05  -18464.2 -10160))
      (outline (path signal 152.4  -12722.2 -12065  -12794.9 -12288.9  -12985.4 -12427.4
            -13220.9 -12427.4  -13411.4 -12288.9  -13484.2 -12065  -13411.4 -11841.1
            -13220.9 -11702.6  -12985.4 -11702.6  -12794.9 -11841.1  -12722.2 -12065))
      (keepout "" (circle F.Cu 1498.6 -403.18 0))
      (keepout "" (circle B.Cu 1498.6 -403.18 0))
      (keepout "" (circle F.Cu 1498.6 -403.18 -10160))
      (keepout "" (circle B.Cu 1498.6 -403.18 -10160))
      (keepout "" (circle F.Cu 1498.6 -13103.2 0))
      (keepout "" (circle B.Cu 1498.6 -13103.2 0))
      (keepout "" (circle F.Cu 1498.6 -13103.2 -10160))
      (keepout "" (circle B.Cu 1498.6 -13103.2 -10160))
    )
    (image Resistor_SMD:R_1206_3216Metric
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 120  -727.064 910  727.064 910))
      (outline (path signal 120  -727.064 -910  727.064 -910))
      (outline (path signal 50  -2280 -1120  -2280 1120))
      (outline (path signal 50  -2280 1120  2280 1120))
      (outline (path signal 50  2280 1120  2280 -1120))
      (outline (path signal 50  2280 -1120  -2280 -1120))
      (pin RoundRect[T]Pad_1125x1750_250.95_um 2 1462.5 0)
      (pin RoundRect[T]Pad_1125x1750_250.95_um 1 -1462.5 0)
    )
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MPT-0,5-4-2.54_1x04_P2.54mm_Horizontal"
      (outline (path signal 100  1100 0  1016.27 -420.952  777.817 -777.817  420.952 -1016.27
            0 -1100  -420.952 -1016.27  -777.817 -777.817  -1016.27 -420.952
            -1100 0  -1016.27 420.952  -777.817 777.817  -420.952 1016.27
            0 1100  420.952 1016.27  777.817 777.817  1016.27 420.952  1100 0))
      (outline (path signal 100  3640 0  3556.27 -420.952  3317.82 -777.817  2960.95 -1016.27
            2540 -1100  2119.05 -1016.27  1762.18 -777.817  1523.73 -420.952
            1440 0  1523.73 420.952  1762.18 777.817  2119.05 1016.27  2540 1100
            2960.95 1016.27  3317.82 777.817  3556.27 420.952  3640 0))
      (outline (path signal 100  6180 0  6096.27 -420.952  5857.82 -777.817  5500.95 -1016.27
            5080 -1100  4659.05 -1016.27  4302.18 -777.817  4063.73 -420.952
            3980 0  4063.73 420.952  4302.18 777.817  4659.05 1016.27  5080 1100
            5500.95 1016.27  5857.82 777.817  6096.27 420.952  6180 0))
      (outline (path signal 100  8720 0  8636.27 -420.952  8397.82 -777.817  8040.95 -1016.27
            7620 -1100  7199.05 -1016.27  6842.18 -777.817  6603.73 -420.952
            6520 0  6603.73 420.952  6842.18 777.817  7199.05 1016.27  7620 1100
            8040.95 1016.27  8397.82 777.817  8636.27 420.952  8720 0))
      (outline (path signal 100  -1500 3100  9120 3100))
      (outline (path signal 100  9120 3100  9120 -3100))
      (outline (path signal 100  9120 -3100  -1000 -3100))
      (outline (path signal 100  -1000 -3100  -1500 -2600))
      (outline (path signal 100  -1500 -2600  -1500 3100))
      (outline (path signal 100  -1500 -2600  9120 -2600))
      (outline (path signal 120  -1560 -2600  9180 -2600))
      (outline (path signal 100  -1500 2700  9120 2700))
      (outline (path signal 120  -1560 2700  9180 2700))
      (outline (path signal 120  -1560 3160  9180 3160))
      (outline (path signal 120  -1560 -3160  9180 -3160))
      (outline (path signal 120  -1560 3160  -1560 -3160))
      (outline (path signal 120  9180 3160  9180 -3160))
      (outline (path signal 100  835 700  -701 -835))
      (outline (path signal 100  701 835  -835 -700))
      (outline (path signal 100  3375 700  1840 -835))
      (outline (path signal 100  3241 835  1706 -700))
      (outline (path signal 100  5915 700  4380 -835))
      (outline (path signal 100  5781 835  4246 -700))
      (outline (path signal 100  8455 700  6920 -835))
      (outline (path signal 100  8321 835  6786 -700))
      (outline (path signal 120  -1800 -2660  -1800 -3400))
      (outline (path signal 120  -1800 -3400  -1300 -3400))
      (outline (path signal 50  -2000 3600  -2000 -3600))
      (outline (path signal 50  -2000 -3600  9630 -3600))
      (outline (path signal 50  9630 -3600  9630 3600))
      (outline (path signal 50  9630 3600  -2000 3600))
      (pin Round[A]Pad_2200_um 4 7620 0)
      (pin Round[A]Pad_2200_um 3 5080 0)
      (pin Round[A]Pad_2200_um 2 2540 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -16510))
      (outline (path signal 100  3810 -16510  -1270 -16510))
      (outline (path signal 100  -1270 -16510  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -16570  3870 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  3870 1330  3870 -16570))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 50  -1800 -17050  4350 -17050))
      (outline (path signal 50  4350 -17050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -140.58 510  140.58 510))
      (outline (path signal 120  -140.58 -510  140.58 -510))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  1480 -730  -1480 -730))
      (pin RoundRect[T]Pad_900x950_225.856_um 2 775 0)
      (pin RoundRect[T]Pad_900x950_225.856_um 1 -775 0)
    )
    (image "Package_SO:TSSOP-10_3x3mm_P0.5mm"
      (outline (path signal 150  -1625 1450  -2700 1450))
      (outline (path signal 150  -1625 -1625  1625 -1625))
      (outline (path signal 150  -1625 1625  1625 1625))
      (outline (path signal 150  -1625 -1625  -1625 -1350))
      (outline (path signal 150  1625 -1625  1625 -1350))
      (outline (path signal 150  1625 1625  1625 1350))
      (outline (path signal 150  -1625 1625  -1625 1450))
      (outline (path signal 50  -2950 -1800  2950 -1800))
      (outline (path signal 50  -2950 1800  2950 1800))
      (outline (path signal 50  2950 1800  2950 -1800))
      (outline (path signal 50  -2950 1800  -2950 -1800))
      (outline (path signal 100  -1500 500  -500 1500))
      (outline (path signal 100  -1500 -1500  -1500 500))
      (outline (path signal 100  1500 -1500  -1500 -1500))
      (outline (path signal 100  1500 1500  1500 -1500))
      (outline (path signal 100  -500 1500  1500 1500))
      (pin Rect[T]Pad_1100x250_um 10 2150 1000)
      (pin Rect[T]Pad_1100x250_um 9 2150 500)
      (pin Rect[T]Pad_1100x250_um 8 2150 0)
      (pin Rect[T]Pad_1100x250_um 7 2150 -500)
      (pin Rect[T]Pad_1100x250_um 6 2150 -1000)
      (pin Rect[T]Pad_1100x250_um 5 -2150 -1000)
      (pin Rect[T]Pad_1100x250_um 4 -2150 -500)
      (pin Rect[T]Pad_1100x250_um 3 -2150 0)
      (pin Rect[T]Pad_1100x250_um 2 -2150 500)
      (pin Rect[T]Pad_1100x250_um 1 -2150 1000)
    )
    (image "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (outline (path signal 120  0 -2560  1950 -2560))
      (outline (path signal 120  0 -2560  -1950 -2560))
      (outline (path signal 120  0 2560  1950 2560))
      (outline (path signal 120  0 2560  -3450 2560))
      (outline (path signal 100  -975 2450  1950 2450))
      (outline (path signal 100  1950 2450  1950 -2450))
      (outline (path signal 100  1950 -2450  -1950 -2450))
      (outline (path signal 100  -1950 -2450  -1950 1475))
      (outline (path signal 100  -1950 1475  -975 2450))
      (outline (path signal 50  -3700 2700  -3700 -2700))
      (outline (path signal 50  -3700 -2700  3700 -2700))
      (outline (path signal 50  3700 -2700  3700 2700))
      (outline (path signal 50  3700 2700  -3700 2700))
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 1905)
    )
    (image "Converter_DCDC:Converter_DCDC_muRata_OKI-78SR_Vertical"
      (outline (path signal 120  -2790 2920  -2790 1140))
      (outline (path signal 120  7880 2920  -2790 2920))
      (outline (path signal 120  7880 1150  7880 2920))
      (outline (path signal 100  -2667 1270  -2667 -3302))
      (outline (path signal 100  -2667 1270  7747 1270))
      (outline (path signal 100  -2667 2794  -2667 1270))
      (outline (path signal 100  -2667 2794  7747 2794))
      (outline (path signal 100  -2286 5334  -2286 2794))
      (outline (path signal 100  7366 5334  -2286 5334))
      (outline (path signal 100  7366 2794  7366 5334))
      (outline (path signal 100  5486.4 -762  4673.6 -762))
      (outline (path signal 100  2946.4 -762  2133.6 -762))
      (outline (path signal 100  406.4 -762  -406.4 -762))
      (outline (path signal 100  -1270 -762  -406.4 -762))
      (outline (path signal 100  406.4 -762  2133.6 -762))
      (outline (path signal 100  2946.4 -762  4673.6 -762))
      (outline (path signal 100  5486.4 -762  6350 -762))
      (outline (path signal 100  6350 1270  6350 -762))
      (outline (path signal 100  -1270 -762  -1270 1270))
      (outline (path signal 100  7747 2794  7747 1270))
      (outline (path signal 100  7747 1270  7747 -3302))
      (outline (path signal 100  7747 -3302  -2667 -3302))
      (outline (path signal 120  7880 1140  6480 1140))
      (outline (path signal 120  6480 1140  6480 -1100))
      (outline (path signal 120  6480 -1100  -1400 -1100))
      (outline (path signal 120  -1400 -1100  -1400 1140))
      (outline (path signal 120  -1400 1140  -2790 1140))
      (outline (path signal 50  -2910 -3410  8000 -3410))
      (outline (path signal 50  8000 -3410  8000 5440))
      (outline (path signal 50  8000 5440  -2910 5440))
      (outline (path signal 50  -2910 5440  -2910 -3410))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Round[A]Pad_1800_um 3 5080 0)
    )
    (image "Package_DIP:DIP-4_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_SMD:SOT-23"
      (outline (path signal 100  -700 950  -700 -1500))
      (outline (path signal 100  -150 1520  700 1520))
      (outline (path signal 100  -700 950  -150 1520))
      (outline (path signal 100  700 1520  700 -1520))
      (outline (path signal 100  -700 -1520  700 -1520))
      (outline (path signal 120  760 -1580  760 -650))
      (outline (path signal 120  760 1580  760 650))
      (outline (path signal 50  -1700 1750  1700 1750))
      (outline (path signal 50  1700 1750  1700 -1750))
      (outline (path signal 50  1700 -1750  -1700 -1750))
      (outline (path signal 50  -1700 -1750  -1700 1750))
      (outline (path signal 120  760 1580  -1400 1580))
      (outline (path signal 120  760 -1580  -700 -1580))
      (pin Rect[T]Pad_900x800_um 3 1000 0)
      (pin Rect[T]Pad_900x800_um 2 -1000 -950)
      (pin Rect[T]Pad_900x800_um 1 -1000 950)
    )
    (image Relay_THT:Relay_SPDT_SANYOU_SRD_Series_Form_C
      (outline (path signal 120  -1400 -1200  -1400 -7800))
      (outline (path signal 120  -1400 7800  -1400 1200))
      (outline (path signal 120  -1400 7800  18400 7800))
      (outline (path signal 120  18400 7800  18400 -7800))
      (outline (path signal 120  18400 -7800  -1400 -7800))
      (outline (path signal 120  -1300 7700  18300 7700))
      (outline (path signal 120  18300 7700  18300 -7700))
      (outline (path signal 120  18300 -7700  -1300 -7700))
      (outline (path signal 120  -1300 -7700  -1300 7700))
      (outline (path signal 50  18550 7950  -1550 7950))
      (outline (path signal 50  -1550 -7950  -1550 7950))
      (outline (path signal 50  18550 7950  18550 -7950))
      (outline (path signal 50  -1550 -7950  18550 -7950))
      (outline (path signal 120  14150 -4200  14150 -1750))
      (outline (path signal 120  14150 4200  14150 1700))
      (outline (path signal 120  3550 -6050  6050 -6050))
      (outline (path signal 120  2650 -50  1850 -50))
      (outline (path signal 120  6050 5950  3550 5950))
      (outline (path signal 120  9450 -50  10950 -50))
      (outline (path signal 120  10950 -50  15550 2450))
      (outline (path signal 120  9450 -3650  2650 -3650))
      (outline (path signal 120  9450 -50  9450 -3650))
      (outline (path signal 120  2650 -50  2650 -3650))
      (outline (path signal 120  6050 5950  6050 1750))
      (outline (path signal 120  6050 -1850  6050 -6050))
      (outline (path signal 120  8050 -1850  4050 1750))
      (outline (path signal 120  4050 -1850  4050 1750))
      (outline (path signal 120  4050 1750  8050 1750))
      (outline (path signal 120  8050 1750  8050 -1850))
      (outline (path signal 120  8050 -1850  4050 -1850))
      (pin Round[A]Pad_3000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2500_um (rotate 90) 5 1950 5950)
      (pin Round[A]Pad_3000_um (rotate 90) 4 14200 6000)
      (pin Round[A]Pad_3000_um (rotate 90) 3 14150 -6050)
      (pin Round[A]Pad_2500_um (rotate 90) 2 1950 -6050)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2200_um
      (shape (circle F.Cu 2200))
      (shape (circle B.Cu 2200))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_900x950_225.856_um
      (shape (polygon F.Cu 0  264.219 472.425  302.247 462.235  337.928 445.597  370.177 423.016
            398.016 395.177  420.597 362.928  437.235 327.247  447.425 289.219
            450.856 250  450.856 -250  447.425 -289.219  437.235 -327.247
            420.597 -362.928  398.016 -395.177  370.177 -423.016  337.928 -445.597
            302.247 -462.235  264.219 -472.425  225 -475.856  -225 -475.856
            -264.219 -472.425  -302.247 -462.235  -337.928 -445.597  -370.177 -423.016
            -398.016 -395.177  -420.597 -362.928  -437.235 -327.247  -447.425 -289.219
            -450.856 -250  -450.856 250  -447.425 289.219  -437.235 327.247
            -420.597 362.928  -398.016 395.177  -370.177 423.016  -337.928 445.597
            -302.247 462.235  -264.219 472.425  -225 475.856  225 475.856
            264.219 472.425))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1125x1750_250.95_um
      (shape (polygon F.Cu 0  356.078 872.139  398.331 860.817  437.976 842.33  473.809 817.24
            504.74 786.309  529.83 750.476  548.317 710.831  559.639 668.578
            563.451 625.001  563.451 -625.001  559.639 -668.578  548.317 -710.831
            529.83 -750.476  504.74 -786.309  473.809 -817.24  437.976 -842.33
            398.331 -860.817  356.078 -872.139  312.501 -875.951  -312.501 -875.951
            -356.078 -872.139  -398.331 -860.817  -437.976 -842.33  -473.809 -817.24
            -504.74 -786.309  -529.83 -750.476  -548.317 -710.831  -559.639 -668.578
            -563.451 -625.001  -563.451 625.001  -559.639 668.578  -548.317 710.831
            -529.83 750.476  -504.74 786.309  -473.809 817.24  -437.976 842.33
            -398.331 860.817  -356.078 872.139  -312.501 875.951  312.501 875.951
            356.078 872.139))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um
      (shape (polygon F.Cu 0  851.146 298.283  876.498 291.49  900.285 280.398  921.785 265.344
            940.344 246.785  955.398 225.286  966.49 201.498  973.283 176.146
            975.571 150  975.571 -150  973.283 -176.146  966.49 -201.498
            955.398 -225.285  940.344 -246.785  921.785 -265.344  900.286 -280.398
            876.498 -291.49  851.146 -298.283  825 -300.571  -825 -300.571
            -851.146 -298.283  -876.498 -291.49  -900.285 -280.398  -921.785 -265.344
            -940.344 -246.785  -955.398 -225.286  -966.49 -201.498  -973.283 -176.146
            -975.571 -150  -975.571 150  -973.283 176.146  -966.49 201.498
            -955.398 225.285  -940.344 246.785  -921.785 265.344  -900.286 280.398
            -876.498 291.49  -851.146 298.283  -825 300.571  825 300.571
            851.146 298.283))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[T]Pad_900x800_um
      (shape (rect F.Cu -450 -400 450 400))
      (attach off)
    )
    (padstack Rect[T]Pad_1100x250_um
      (shape (rect F.Cu -550 -125 550 125))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins Q1-3 K1-5 D1-2)
    )
    (net +5V
      (pins J1-5 J1-4 U13-8 U12-8 U11-8 U10-8 U5-3 U4-4 U3-4 U2-4 U1-4 K4-2 K3-2 K2-2
        K1-2 D4-1 D3-1 D2-1 D1-1)
    )
    (net "Net-(D2-Pad2)"
      (pins Q2-3 K2-5 D2-2)
    )
    (net "Net-(D3-Pad2)"
      (pins Q3-3 K3-5 D3-2)
    )
    (net "Net-(D4-Pad2)"
      (pins Q4-3 K4-5 D4-2)
    )
    (net /COM1B
      (pins U10-4 U10-3 K1-1)
    )
    (net /NC1
      (pins J2-4 K1-4)
    )
    (net /NO1
      (pins J3-4 K1-3)
    )
    (net /COM2B
      (pins U11-4 U11-3 K2-1)
    )
    (net /NC2
      (pins J2-3 K2-4)
    )
    (net /NO2
      (pins J3-3 K2-3)
    )
    (net /COM3B
      (pins U12-4 U12-3 K3-1)
    )
    (net /NC3
      (pins J2-2 K3-4)
    )
    (net /NO3
      (pins J3-2 K3-3)
    )
    (net /COM4B
      (pins U13-4 U13-3 K4-1)
    )
    (net /NC4
      (pins J2-1 K4-4)
    )
    (net /NO4
      (pins J3-1 K4-3)
    )
    (net GND
      (pins R27-1 R26-1 R25-1 R24-1 J1-8 J1-7 J1-6 C4-2 C3-2 C2-2 C1-2 U20-3 U20-1
        U13-5 U12-5 U11-5 U10-5 U5-2 Q4-2 Q3-2 Q2-2 Q1-2)
    )
    (net "Net-(Q1-Pad1)"
      (pins R2-1 Q1-1)
    )
    (net "Net-(Q2-Pad1)"
      (pins R4-1 Q2-1)
    )
    (net "Net-(Q3-Pad1)"
      (pins R6-1 Q3-1)
    )
    (net "Net-(Q4-Pad1)"
      (pins R8-1 Q4-1)
    )
    (net /DATA1
      (pins J1-14 U1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U1-3)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U1-1)
    )
    (net /DATA2
      (pins J1-13 U2-2)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 U2-3)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 U2-1)
    )
    (net /DATA3
      (pins J1-12 U3-2)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 U3-3)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U3-1)
    )
    (net /DATA4
      (pins J1-11 U4-2)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 U4-3)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 U4-1)
    )
    (net +12V
      (pins R93-2 R92-2 R91-2 R90-2 U5-1)
    )
    (net /VOUT1
      (pins R20-2 U10-7)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 U10-6)
    )
    (net /COM1A
      (pins R90-1 U10-2 U10-1)
    )
    (net /VOUT2
      (pins R21-2 U11-7)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U11-6)
    )
    (net /COM2A
      (pins R91-1 U11-2 U11-1)
    )
    (net /VOUT3
      (pins R22-2 U12-7)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U12-6)
    )
    (net /COM3A
      (pins R92-1 U12-2 U12-1)
    )
    (net /VOUT4
      (pins R23-2 U13-7)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U13-6)
    )
    (net /COM4A
      (pins R93-1 U13-2 U13-1)
    )
    (net +3V3
      (pins R11-2 R10-2 R9-2 R7-1 R5-1 R3-1 R1-1 J1-2 J1-1 U20-8)
    )
    (net "Net-(R23-Pad1)"
      (pins R27-2 R23-1 U20-7)
    )
    (net "Net-(R22-Pad1)"
      (pins R26-2 R22-1 U20-6)
    )
    (net "Net-(R21-Pad1)"
      (pins R25-2 R21-1 U20-5)
    )
    (net "Net-(R20-Pad1)"
      (pins R24-2 R20-1 U20-4)
    )
    (net /SDA
      (pins R9-1 J1-10 U20-9)
    )
    (net /SCL
      (pins R10-1 J1-9 U20-10)
    )
    (net /ALRT
      (pins R11-1 J1-3 U20-2)
    )
    (class kicad_default "" +12V +3V3 +5V /ALRT /COM1A /COM1B /COM2A /COM2B
      /COM3A /COM3B /COM4A /COM4B /DATA1 /DATA2 /DATA3 /DATA4 /NC1 /NC2 /NC3
      /NC4 /NO1 /NO2 /NO3 /NO4 /SCL /SDA /VOUT1 /VOUT2 /VOUT3 /VOUT4 GND "Net-(C1-Pad1)"
      "Net-(C2-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad2)"
      "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(Q1-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)"
      "Net-(Q4-Pad1)" "Net-(R1-Pad2)" "Net-(R10-Pad1)" "Net-(R11-Pad1)" "Net-(R2-Pad2)"
      "Net-(R20-Pad1)" "Net-(R21-Pad1)" "Net-(R22-Pad1)" "Net-(R23-Pad1)"
      "Net-(R3-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R7-Pad2)"
      "Net-(R8-Pad2)" "Net-(R9-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
