// Seed: 2539508951
module module_0 (
    output logic id_0
    , id_2,
    input  reg   id_1
);
  assign id_0 = 1;
  always @(posedge (id_2)) begin
    id_2 <= id_2;
    if (1)
      if (id_1)
        if ({1'b0 - id_2{id_2}}) id_2 <= id_2;
        else id_2 <= id_1;
      else begin
        id_0 = 1'b0;
      end
  end
endmodule
