{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1590772169274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1590772169276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 20:09:28 2020 " "Processing started: Fri May 29 20:09:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1590772169276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1590772169276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1590772169276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1590772169641 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1590772169673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772169770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1590772169770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1590772170405 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1590772170432 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1590772171677 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1590772171677 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1590772171682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1590772171682 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[0\] " "Pin STATUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[1\] " "Pin STATUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[0\] " "Pin HI_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[1\] " "Pin HI_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[2\] " "Pin HI_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[3\] " "Pin HI_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[4\] " "Pin HI_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[5\] " "Pin HI_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[6\] " "Pin HI_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI_OUT\[7\] " "Pin HI_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HI_OUT[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[0\] " "Pin LO_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[1\] " "Pin LO_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[2\] " "Pin LO_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[3\] " "Pin LO_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[4\] " "Pin LO_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[5\] " "Pin LO_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[6\] " "Pin LO_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO_OUT\[7\] " "Pin LO_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LO_OUT[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LO_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[0\] " "Pin sw_0_7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[0] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_1 " "Pin key_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_1 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[1\] " "Pin sw_0_7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[1] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[3\] " "Pin sw_0_7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[3] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[2\] " "Pin sw_0_7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[2] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[4\] " "Pin sw_0_7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[4] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_3 " "Pin key_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_3 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[7\] " "Pin sw_0_7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[7] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_2 " "Pin key_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_2 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[6\] " "Pin sw_0_7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[6] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_0_7\[5\] " "Pin sw_0_7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sw_0_7[5] } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw_0_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_0 " "Pin key_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_0 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1590772171915 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1590772171915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1590772172116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1590772172117 ""}
{ "Warning" "WSTA_SCC_LOOP" "53 " "Found combinational loop of 53 nodes" { { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:2:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:3:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:4:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:5:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:6:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|datac " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:7:chain\|cout~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|datac " "Node \"aluEntity\|selectorEntity\|carry~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~1\|combout " "Node \"aluEntity\|selectorEntity\|carry~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|dataa " "Node \"aluEntity\|selectorEntity\|carry~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|combout " "Node \"aluEntity\|selectorEntity\|carry~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|dataa " "Node \"aluEntity\|selectorEntity\|carry~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|combout " "Node \"aluEntity\|selectorEntity\|carry~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|dataa " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|first\|cout~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|\\rest:1:chain\|cout~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~2\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|datab " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateLeft0~19\|combout " "Node \"aluEntity\|shiftEntity\|RotateLeft0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|dataa " "Node \"aluEntity\|shiftEntity\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|datab " "Node \"aluEntity\|shiftEntity\|Mux0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|combout " "Node \"aluEntity\|shiftEntity\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datac " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~2\|datac " "Node \"aluEntity\|selectorEntity\|carry~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~0\|datad " "Node \"aluEntity\|shiftEntity\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~3\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~17\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|datab " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|RotateRight0~18\|combout " "Node \"aluEntity\|shiftEntity\|RotateRight0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|shiftEntity\|Mux0~1\|datad " "Node \"aluEntity\|shiftEntity\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|dataa " "Node \"aluEntity\|selectorEntity\|carry~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~3\|combout " "Node \"aluEntity\|selectorEntity\|carry~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datab " "Node \"aluEntity\|selectorEntity\|carry~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|datad " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout " "Node \"aluEntity\|arithAndLogicEntity\|adderSubEntity\|subMSBit~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""} { "Warning" "WSTA_SCC_NODE" "aluEntity\|selectorEntity\|carry~4\|datac " "Node \"aluEntity\|selectorEntity\|carry~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1590772172127 ""}  } { { "Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/FA.vhd" 9 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/outputSelector.vhd" 27 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 56 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 34 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/shifter.vhd" 62 -1 0 } } { "Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/AdderSub.vhd" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1590772172127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1590772172718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_3 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node key_3 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172845 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_3 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_0 (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node key_0 (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172845 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_0 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node key_2 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172847 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_2 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172847 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_1 (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node key_1 (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1590772172847 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key_1 } } } { "Advanced_Computer_Architecture-/task2/VHDL/top.vhd" "" { Text "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/Advanced_Computer_Architecture-/task2/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1590772172847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1590772173572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1590772173577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1590772173612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1590772174312 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1590772174312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1590772174312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 8 18 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 8 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1590772174322 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1590772174322 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1590772174322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772174369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1590772177937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772178312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1590772178317 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1590772180152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772180152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1590772181582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1590772183272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1590772183272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772184362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1590772184362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1590772184362 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1590772184402 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[0\] 0 " "Pin \"HI_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[1\] 0 " "Pin \"HI_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[2\] 0 " "Pin \"HI_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[3\] 0 " "Pin \"HI_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[4\] 0 " "Pin \"HI_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[5\] 0 " "Pin \"HI_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[6\] 0 " "Pin \"HI_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI_OUT\[7\] 0 " "Pin \"HI_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[0\] 0 " "Pin \"LO_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[1\] 0 " "Pin \"LO_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[2\] 0 " "Pin \"LO_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[3\] 0 " "Pin \"LO_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[4\] 0 " "Pin \"LO_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[5\] 0 " "Pin \"LO_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[6\] 0 " "Pin \"LO_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO_OUT\[7\] 0 " "Pin \"LO_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1590772184432 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1590772184432 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1590772184815 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1590772185412 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1590772185821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1590772186362 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1590772186582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/output_files/Test.fit.smsg " "Generated suppressed messages file C:/Users/VladKo/Documents/MSc/BGU/CPU/TASK2_all/output_files/Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1590772186935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 20:09:48 2020 " "Processing ended: Fri May 29 20:09:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1590772188182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1590772188182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1590772188182 ""}
