#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DC */
DC__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
DC__0__MASK EQU 0x08
DC__0__PC EQU CYREG_PRT3_PC3
DC__0__PORT EQU 3
DC__0__SHIFT EQU 3
DC__AG EQU CYREG_PRT3_AG
DC__AMUX EQU CYREG_PRT3_AMUX
DC__BIE EQU CYREG_PRT3_BIE
DC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DC__BYP EQU CYREG_PRT3_BYP
DC__CTL EQU CYREG_PRT3_CTL
DC__DM0 EQU CYREG_PRT3_DM0
DC__DM1 EQU CYREG_PRT3_DM1
DC__DM2 EQU CYREG_PRT3_DM2
DC__DR EQU CYREG_PRT3_DR
DC__INP_DIS EQU CYREG_PRT3_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT3_LCD_EN
DC__MASK EQU 0x08
DC__PORT EQU 3
DC__PRT EQU CYREG_PRT3_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DC__PS EQU CYREG_PRT3_PS
DC__SHIFT EQU 3
DC__SLW EQU CYREG_PRT3_SLW

/* SS */
SS__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
SS__0__MASK EQU 0x02
SS__0__PC EQU CYREG_PRT3_PC1
SS__0__PORT EQU 3
SS__0__SHIFT EQU 1
SS__AG EQU CYREG_PRT3_AG
SS__AMUX EQU CYREG_PRT3_AMUX
SS__BIE EQU CYREG_PRT3_BIE
SS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SS__BYP EQU CYREG_PRT3_BYP
SS__CTL EQU CYREG_PRT3_CTL
SS__DM0 EQU CYREG_PRT3_DM0
SS__DM1 EQU CYREG_PRT3_DM1
SS__DM2 EQU CYREG_PRT3_DM2
SS__DR EQU CYREG_PRT3_DR
SS__INP_DIS EQU CYREG_PRT3_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT3_LCD_EN
SS__MASK EQU 0x02
SS__PORT EQU 3
SS__PRT EQU CYREG_PRT3_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SS__PS EQU CYREG_PRT3_PS
SS__SHIFT EQU 1
SS__SLW EQU CYREG_PRT3_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LED__0__MASK EQU 0x40
LED__0__PC EQU CYREG_PRT3_PC6
LED__0__PORT EQU 3
LED__0__SHIFT EQU 6
LED__AG EQU CYREG_PRT3_AG
LED__AMUX EQU CYREG_PRT3_AMUX
LED__BIE EQU CYREG_PRT3_BIE
LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED__BYP EQU CYREG_PRT3_BYP
LED__CTL EQU CYREG_PRT3_CTL
LED__DM0 EQU CYREG_PRT3_DM0
LED__DM1 EQU CYREG_PRT3_DM1
LED__DM2 EQU CYREG_PRT3_DM2
LED__DR EQU CYREG_PRT3_DR
LED__INP_DIS EQU CYREG_PRT3_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT3_LCD_EN
LED__MASK EQU 0x40
LED__PORT EQU 3
LED__PRT EQU CYREG_PRT3_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED__PS EQU CYREG_PRT3_PS
LED__SHIFT EQU 6
LED__SLW EQU CYREG_PRT3_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MISO__0__MASK EQU 0x80
MISO__0__PC EQU CYREG_PRT3_PC7
MISO__0__PORT EQU 3
MISO__0__SHIFT EQU 7
MISO__AG EQU CYREG_PRT3_AG
MISO__AMUX EQU CYREG_PRT3_AMUX
MISO__BIE EQU CYREG_PRT3_BIE
MISO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO__BYP EQU CYREG_PRT3_BYP
MISO__CTL EQU CYREG_PRT3_CTL
MISO__DM0 EQU CYREG_PRT3_DM0
MISO__DM1 EQU CYREG_PRT3_DM1
MISO__DM2 EQU CYREG_PRT3_DM2
MISO__DR EQU CYREG_PRT3_DR
MISO__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO__MASK EQU 0x80
MISO__PORT EQU 3
MISO__PRT EQU CYREG_PRT3_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO__PS EQU CYREG_PRT3_PS
MISO__SHIFT EQU 7
MISO__SLW EQU CYREG_PRT3_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT3_PC4
MOSI__0__PORT EQU 3
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT3_AG
MOSI__AMUX EQU CYREG_PRT3_AMUX
MOSI__BIE EQU CYREG_PRT3_BIE
MOSI__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MOSI__BYP EQU CYREG_PRT3_BYP
MOSI__CTL EQU CYREG_PRT3_CTL
MOSI__DM0 EQU CYREG_PRT3_DM0
MOSI__DM1 EQU CYREG_PRT3_DM1
MOSI__DM2 EQU CYREG_PRT3_DM2
MOSI__DR EQU CYREG_PRT3_DR
MOSI__INP_DIS EQU CYREG_PRT3_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT3_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 3
MOSI__PRT EQU CYREG_PRT3_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MOSI__PS EQU CYREG_PRT3_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT3_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SCLK__0__MASK EQU 0x20
SCLK__0__PC EQU CYREG_PRT3_PC5
SCLK__0__PORT EQU 3
SCLK__0__SHIFT EQU 5
SCLK__AG EQU CYREG_PRT3_AG
SCLK__AMUX EQU CYREG_PRT3_AMUX
SCLK__BIE EQU CYREG_PRT3_BIE
SCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLK__BYP EQU CYREG_PRT3_BYP
SCLK__CTL EQU CYREG_PRT3_CTL
SCLK__DM0 EQU CYREG_PRT3_DM0
SCLK__DM1 EQU CYREG_PRT3_DM1
SCLK__DM2 EQU CYREG_PRT3_DM2
SCLK__DR EQU CYREG_PRT3_DR
SCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLK__MASK EQU 0x20
SCLK__PORT EQU 3
SCLK__PRT EQU CYREG_PRT3_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLK__PS EQU CYREG_PRT3_PS
SCLK__SHIFT EQU 5
SCLK__SLW EQU CYREG_PRT3_SLW

/* RESET */
RESET__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
RESET__0__MASK EQU 0x04
RESET__0__PC EQU CYREG_PRT3_PC2
RESET__0__PORT EQU 3
RESET__0__SHIFT EQU 2
RESET__AG EQU CYREG_PRT3_AG
RESET__AMUX EQU CYREG_PRT3_AMUX
RESET__BIE EQU CYREG_PRT3_BIE
RESET__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RESET__BYP EQU CYREG_PRT3_BYP
RESET__CTL EQU CYREG_PRT3_CTL
RESET__DM0 EQU CYREG_PRT3_DM0
RESET__DM1 EQU CYREG_PRT3_DM1
RESET__DM2 EQU CYREG_PRT3_DM2
RESET__DR EQU CYREG_PRT3_DR
RESET__INP_DIS EQU CYREG_PRT3_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT3_LCD_EN
RESET__MASK EQU 0x04
RESET__PORT EQU 3
RESET__PRT EQU CYREG_PRT3_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RESET__PS EQU CYREG_PRT3_PS
RESET__SHIFT EQU 2
RESET__SLW EQU CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB05_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB05_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB05_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB05_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB05_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB05_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x00
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x01
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x01

/* Up_Int */
Up_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Up_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Up_Int__INTC_MASK EQU 0x04
Up_Int__INTC_NUMBER EQU 2
Up_Int__INTC_PRIOR_NUM EQU 7
Up_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Up_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Up_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Relay_1 */
Relay_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Relay_1__0__MASK EQU 0x04
Relay_1__0__PC EQU CYREG_PRT12_PC2
Relay_1__0__PORT EQU 12
Relay_1__0__SHIFT EQU 2
Relay_1__AG EQU CYREG_PRT12_AG
Relay_1__BIE EQU CYREG_PRT12_BIE
Relay_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Relay_1__BYP EQU CYREG_PRT12_BYP
Relay_1__DM0 EQU CYREG_PRT12_DM0
Relay_1__DM1 EQU CYREG_PRT12_DM1
Relay_1__DM2 EQU CYREG_PRT12_DM2
Relay_1__DR EQU CYREG_PRT12_DR
Relay_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Relay_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Relay_1__MASK EQU 0x04
Relay_1__PORT EQU 12
Relay_1__PRT EQU CYREG_PRT12_PRT
Relay_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Relay_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Relay_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Relay_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Relay_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Relay_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Relay_1__PS EQU CYREG_PRT12_PS
Relay_1__SHIFT EQU 2
Relay_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Relay_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Relay_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Relay_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Relay_1__SLW EQU CYREG_PRT12_SLW

/* Relay_2 */
Relay_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Relay_2__0__MASK EQU 0x04
Relay_2__0__PC EQU CYREG_PRT1_PC2
Relay_2__0__PORT EQU 1
Relay_2__0__SHIFT EQU 2
Relay_2__AG EQU CYREG_PRT1_AG
Relay_2__AMUX EQU CYREG_PRT1_AMUX
Relay_2__BIE EQU CYREG_PRT1_BIE
Relay_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Relay_2__BYP EQU CYREG_PRT1_BYP
Relay_2__CTL EQU CYREG_PRT1_CTL
Relay_2__DM0 EQU CYREG_PRT1_DM0
Relay_2__DM1 EQU CYREG_PRT1_DM1
Relay_2__DM2 EQU CYREG_PRT1_DM2
Relay_2__DR EQU CYREG_PRT1_DR
Relay_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Relay_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Relay_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Relay_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Relay_2__MASK EQU 0x04
Relay_2__PORT EQU 1
Relay_2__PRT EQU CYREG_PRT1_PRT
Relay_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Relay_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Relay_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Relay_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Relay_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Relay_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Relay_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Relay_2__PS EQU CYREG_PRT1_PS
Relay_2__SHIFT EQU 2
Relay_2__SLW EQU CYREG_PRT1_SLW

/* Relay_3 */
Relay_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Relay_3__0__MASK EQU 0x10
Relay_3__0__PC EQU CYREG_PRT1_PC4
Relay_3__0__PORT EQU 1
Relay_3__0__SHIFT EQU 4
Relay_3__AG EQU CYREG_PRT1_AG
Relay_3__AMUX EQU CYREG_PRT1_AMUX
Relay_3__BIE EQU CYREG_PRT1_BIE
Relay_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Relay_3__BYP EQU CYREG_PRT1_BYP
Relay_3__CTL EQU CYREG_PRT1_CTL
Relay_3__DM0 EQU CYREG_PRT1_DM0
Relay_3__DM1 EQU CYREG_PRT1_DM1
Relay_3__DM2 EQU CYREG_PRT1_DM2
Relay_3__DR EQU CYREG_PRT1_DR
Relay_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Relay_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Relay_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Relay_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Relay_3__MASK EQU 0x10
Relay_3__PORT EQU 1
Relay_3__PRT EQU CYREG_PRT1_PRT
Relay_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Relay_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Relay_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Relay_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Relay_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Relay_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Relay_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Relay_3__PS EQU CYREG_PRT1_PS
Relay_3__SHIFT EQU 4
Relay_3__SLW EQU CYREG_PRT1_SLW

/* Relay_4 */
Relay_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Relay_4__0__MASK EQU 0x20
Relay_4__0__PC EQU CYREG_PRT1_PC5
Relay_4__0__PORT EQU 1
Relay_4__0__SHIFT EQU 5
Relay_4__AG EQU CYREG_PRT1_AG
Relay_4__AMUX EQU CYREG_PRT1_AMUX
Relay_4__BIE EQU CYREG_PRT1_BIE
Relay_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Relay_4__BYP EQU CYREG_PRT1_BYP
Relay_4__CTL EQU CYREG_PRT1_CTL
Relay_4__DM0 EQU CYREG_PRT1_DM0
Relay_4__DM1 EQU CYREG_PRT1_DM1
Relay_4__DM2 EQU CYREG_PRT1_DM2
Relay_4__DR EQU CYREG_PRT1_DR
Relay_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Relay_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Relay_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Relay_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Relay_4__MASK EQU 0x20
Relay_4__PORT EQU 1
Relay_4__PRT EQU CYREG_PRT1_PRT
Relay_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Relay_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Relay_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Relay_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Relay_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Relay_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Relay_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Relay_4__PS EQU CYREG_PRT1_PS
Relay_4__SHIFT EQU 5
Relay_4__SLW EQU CYREG_PRT1_SLW

/* Relay_5 */
Relay_5__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Relay_5__0__MASK EQU 0x40
Relay_5__0__PC EQU CYREG_PRT1_PC6
Relay_5__0__PORT EQU 1
Relay_5__0__SHIFT EQU 6
Relay_5__AG EQU CYREG_PRT1_AG
Relay_5__AMUX EQU CYREG_PRT1_AMUX
Relay_5__BIE EQU CYREG_PRT1_BIE
Relay_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Relay_5__BYP EQU CYREG_PRT1_BYP
Relay_5__CTL EQU CYREG_PRT1_CTL
Relay_5__DM0 EQU CYREG_PRT1_DM0
Relay_5__DM1 EQU CYREG_PRT1_DM1
Relay_5__DM2 EQU CYREG_PRT1_DM2
Relay_5__DR EQU CYREG_PRT1_DR
Relay_5__INP_DIS EQU CYREG_PRT1_INP_DIS
Relay_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Relay_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Relay_5__LCD_EN EQU CYREG_PRT1_LCD_EN
Relay_5__MASK EQU 0x40
Relay_5__PORT EQU 1
Relay_5__PRT EQU CYREG_PRT1_PRT
Relay_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Relay_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Relay_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Relay_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Relay_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Relay_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Relay_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Relay_5__PS EQU CYREG_PRT1_PS
Relay_5__SHIFT EQU 6
Relay_5__SLW EQU CYREG_PRT1_SLW

/* Relay_6 */
Relay_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Relay_6__0__MASK EQU 0x80
Relay_6__0__PC EQU CYREG_PRT1_PC7
Relay_6__0__PORT EQU 1
Relay_6__0__SHIFT EQU 7
Relay_6__AG EQU CYREG_PRT1_AG
Relay_6__AMUX EQU CYREG_PRT1_AMUX
Relay_6__BIE EQU CYREG_PRT1_BIE
Relay_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Relay_6__BYP EQU CYREG_PRT1_BYP
Relay_6__CTL EQU CYREG_PRT1_CTL
Relay_6__DM0 EQU CYREG_PRT1_DM0
Relay_6__DM1 EQU CYREG_PRT1_DM1
Relay_6__DM2 EQU CYREG_PRT1_DM2
Relay_6__DR EQU CYREG_PRT1_DR
Relay_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Relay_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Relay_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Relay_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Relay_6__MASK EQU 0x80
Relay_6__PORT EQU 1
Relay_6__PRT EQU CYREG_PRT1_PRT
Relay_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Relay_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Relay_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Relay_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Relay_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Relay_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Relay_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Relay_6__PS EQU CYREG_PRT1_PS
Relay_6__SHIFT EQU 7
Relay_6__SLW EQU CYREG_PRT1_SLW

/* Down_Int */
Down_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Down_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Down_Int__INTC_MASK EQU 0x01
Down_Int__INTC_NUMBER EQU 0
Down_Int__INTC_PRIOR_NUM EQU 7
Down_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Down_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Down_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Up_Button */
Up_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Up_Button__0__MASK EQU 0x80
Up_Button__0__PC EQU CYREG_PRT0_PC7
Up_Button__0__PORT EQU 0
Up_Button__0__SHIFT EQU 7
Up_Button__AG EQU CYREG_PRT0_AG
Up_Button__AMUX EQU CYREG_PRT0_AMUX
Up_Button__BIE EQU CYREG_PRT0_BIE
Up_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Up_Button__BYP EQU CYREG_PRT0_BYP
Up_Button__CTL EQU CYREG_PRT0_CTL
Up_Button__DM0 EQU CYREG_PRT0_DM0
Up_Button__DM1 EQU CYREG_PRT0_DM1
Up_Button__DM2 EQU CYREG_PRT0_DM2
Up_Button__DR EQU CYREG_PRT0_DR
Up_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Up_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Up_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Up_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Up_Button__MASK EQU 0x80
Up_Button__PORT EQU 0
Up_Button__PRT EQU CYREG_PRT0_PRT
Up_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Up_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Up_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Up_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Up_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Up_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Up_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Up_Button__PS EQU CYREG_PRT0_PS
Up_Button__SHIFT EQU 7
Up_Button__SLW EQU CYREG_PRT0_SLW

/* Submit_Int */
Submit_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Submit_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Submit_Int__INTC_MASK EQU 0x02
Submit_Int__INTC_NUMBER EQU 1
Submit_Int__INTC_PRIOR_NUM EQU 7
Submit_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Submit_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Submit_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Down_Button */
Down_Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Down_Button__0__MASK EQU 0x40
Down_Button__0__PC EQU CYREG_PRT0_PC6
Down_Button__0__PORT EQU 0
Down_Button__0__SHIFT EQU 6
Down_Button__AG EQU CYREG_PRT0_AG
Down_Button__AMUX EQU CYREG_PRT0_AMUX
Down_Button__BIE EQU CYREG_PRT0_BIE
Down_Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Down_Button__BYP EQU CYREG_PRT0_BYP
Down_Button__CTL EQU CYREG_PRT0_CTL
Down_Button__DM0 EQU CYREG_PRT0_DM0
Down_Button__DM1 EQU CYREG_PRT0_DM1
Down_Button__DM2 EQU CYREG_PRT0_DM2
Down_Button__DR EQU CYREG_PRT0_DR
Down_Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Down_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Down_Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Down_Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Down_Button__MASK EQU 0x40
Down_Button__PORT EQU 0
Down_Button__PRT EQU CYREG_PRT0_PRT
Down_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Down_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Down_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Down_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Down_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Down_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Down_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Down_Button__PS EQU CYREG_PRT0_PS
Down_Button__SHIFT EQU 6
Down_Button__SLW EQU CYREG_PRT0_SLW

/* Submit_Button */
Submit_Button__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Submit_Button__0__MASK EQU 0x01
Submit_Button__0__PC EQU CYREG_PRT3_PC0
Submit_Button__0__PORT EQU 3
Submit_Button__0__SHIFT EQU 0
Submit_Button__AG EQU CYREG_PRT3_AG
Submit_Button__AMUX EQU CYREG_PRT3_AMUX
Submit_Button__BIE EQU CYREG_PRT3_BIE
Submit_Button__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Submit_Button__BYP EQU CYREG_PRT3_BYP
Submit_Button__CTL EQU CYREG_PRT3_CTL
Submit_Button__DM0 EQU CYREG_PRT3_DM0
Submit_Button__DM1 EQU CYREG_PRT3_DM1
Submit_Button__DM2 EQU CYREG_PRT3_DM2
Submit_Button__DR EQU CYREG_PRT3_DR
Submit_Button__INP_DIS EQU CYREG_PRT3_INP_DIS
Submit_Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Submit_Button__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Submit_Button__LCD_EN EQU CYREG_PRT3_LCD_EN
Submit_Button__MASK EQU 0x01
Submit_Button__PORT EQU 3
Submit_Button__PRT EQU CYREG_PRT3_PRT
Submit_Button__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Submit_Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Submit_Button__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Submit_Button__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Submit_Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Submit_Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Submit_Button__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Submit_Button__PS EQU CYREG_PRT3_PS
Submit_Button__SHIFT EQU 0
Submit_Button__SLW EQU CYREG_PRT3_SLW

/* Debounce_Clock */
Debounce_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Debounce_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Debounce_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Debounce_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Debounce_Clock__INDEX EQU 0x01
Debounce_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debounce_Clock__PM_ACT_MSK EQU 0x02
Debounce_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debounce_Clock__PM_STBY_MSK EQU 0x02

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
