$comment
	File created using the following command:
		vcd file OneBitALUGraphic.msim.vcd -direction
$end
$date
	Tue Dec 13 16:01:17 2016
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module OneBitALUGraphic_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # ct0 $end
$var reg 1 $ ct1 $end
$var reg 1 % ct2 $end
$var wire 1 & cout $end
$var wire 1 ' fout $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / b~input_o $end
$var wire 1 0 a~input_o $end
$var wire 1 1 ct2~input_o $end
$var wire 1 2 cinAp0Og0~0_combout $end
$var wire 1 3 ct0~input_o $end
$var wire 1 4 ct1~input_o $end
$var wire 1 5 inst17~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
05
$end
#10000
1!
10
#20000
1"
0!
1/
00
#30000
1!
10
12
1&
#40000
1#
0"
0!
13
0/
00
02
0&
#50000
1!
10
#60000
1"
0!
1/
00
#70000
1!
10
15
12
1&
1'
#80000
1$
0#
0"
0!
14
03
0/
00
05
02
0&
0'
#90000
1!
10
15
1'
#100000
1"
0!
1/
00
#110000
1!
10
12
1&
#120000
1#
0"
0!
13
0/
00
02
0&
#130000
1!
10
#140000
1"
0!
1/
00
#150000
1!
10
05
12
1&
0'
#160000
1%
0$
0#
0"
0!
11
04
03
0/
00
#170000
1!
10
#180000
1"
0!
1/
00
02
0&
#190000
1!
10
12
1&
#200000
1#
0"
0!
13
0/
00
#210000
1!
10
#220000
1"
0!
1/
00
02
0&
#230000
1!
10
12
1&
#240000
1$
0#
0"
0!
14
03
0/
00
#250000
1!
10
#260000
1"
0!
1/
00
02
0&
#270000
1!
10
12
1&
#280000
1#
0"
0!
13
0/
00
#290000
1!
10
15
1'
#300000
1"
0!
1/
00
02
0&
#310000
1!
10
05
12
1&
0'
#320000
