============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Wed Sep  5 17:43:34 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.196482s wall, 1.185608s user + 0.062400s system = 1.248008s CPU (104.3%)

CMD-006 : used memory is 133 MB, reserved memory is 92 MB, peak memory is 134 MB
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "bram256kbit"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model bram256kbit
MRG-300 : Merged 3 instances.
OPT-300 : Optimize round 1
RTL-100 : 133/47 useful/useless nets, 94/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 56 better
OPT-300 : Optimize round 2
RTL-100 : 132/1 useful/useless nets, 93/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file ../Pin48_exchange_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P19;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P18;   "
USR-001 ERROR: Location P18 is for dedicated pin! Choose another pin for normal use.
RUN-003 ERROR: Read constrs/board.adc error
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "import_device ef2_4.db -package EF2M45LG48B"
CMD-005 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.193800s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (101.9%)

CMD-006 : used memory is 146 MB, reserved memory is 100 MB, peak memory is 148 MB
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module AL_MCU in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/AL_MCU.v(31)
VLG-004 : elaborate module bram256kbit in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "bram256kbit"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_FPGA144/src/quick_start.v(65) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model bram256kbit
MRG-300 : Merged 3 instances.
OPT-300 : Optimize round 1
RTL-100 : 133/47 useful/useless nets, 94/7 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 56 better
OPT-300 : Optimize round 2
RTL-100 : 132/1 useful/useless nets, 93/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file ../Pin48_exchange_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P19;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P18;   "
CMD-004 : start command "export_db ../Pin48_exchange_FPGA144/Quick_Start_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 136/0 useful/useless nets, 97/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 252/76 useful/useless nets, 137/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 174/0 useful/useless nets, 135/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 1 LUT to BLE ...
PAK-BLE-302 : Packed 1 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 1 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 24/94 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file ../Pin48_exchange_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   15   out of   4480    0.33%
#reg                   38   out of   4480    0.85%
#le                    40
  #lut only             2   out of     40    5.00%
  #reg only            25   out of     40   62.50%
  #lut&reg             13   out of     40   32.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of     31   12.90%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db ../Pin48_exchange_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir ../Pin48_exchange_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file ../Pin48_exchange_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file ../Pin48_exchange_FPGA144/Quick_Start_watcherInst.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-004 : elaborate module CFG_INT_WRAPPER in ../Pin48_exchange_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in ../Pin48_exchange_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 969/24 useful/useless nets, 794/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 198 better
OPT-300 : Optimize round 2
RTL-100 : 794/176 useful/useless nets, 619/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 881/0 useful/useless nets, 706/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1189/117 useful/useless nets, 920/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 834/0 useful/useless nets, 659/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1030 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/444 primitive instances ...
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.314994s wall, 1.107607s user + 0.109201s system = 1.216808s CPU (92.5%)

CMD-006 : used memory is 170 MB, reserved memory is 119 MB, peak memory is 194 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 256 instances, 241 slices, 10 macros(69 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 361 clock pins, and constraint 736 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.088999s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.2%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 99621.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 10%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 79099, overlap = 11.25
PLC-004 : Step(2): len = 67089, overlap = 11.25
PLC-004 : Step(3): len = 58033.8, overlap = 11.25
PLC-004 : Step(4): len = 50719.3, overlap = 9
PLC-004 : Step(5): len = 44416.6, overlap = 9
PLC-004 : Step(6): len = 39112.9, overlap = 11.5
PLC-004 : Step(7): len = 34154.9, overlap = 12.25
PLC-004 : Step(8): len = 29789.1, overlap = 13
PLC-004 : Step(9): len = 26592.2, overlap = 14
PLC-004 : Step(10): len = 22989.9, overlap = 16.25
PLC-004 : Step(11): len = 20012, overlap = 18.25
PLC-004 : Step(12): len = 18025.5, overlap = 18.75
PLC-004 : Step(13): len = 14274.4, overlap = 22.75
PLC-004 : Step(14): len = 13008.7, overlap = 23.5
PLC-004 : Step(15): len = 11955.8, overlap = 24
PLC-001 : :::1::: Try harder cell spreading with beta_ = 1.92956e-05
PLC-004 : Step(16): len = 12199.1, overlap = 24
PLC-004 : Step(17): len = 12883.4, overlap = 23.25
PLC-004 : Step(18): len = 13140.3, overlap = 21.5
PLC-004 : Step(19): len = 13736.7, overlap = 22.25
PLC-004 : Step(20): len = 13882.2, overlap = 19.5
PLC-004 : Step(21): len = 13477.2, overlap = 19.5
PLC-004 : Step(22): len = 13024.6, overlap = 20.25
PLC-004 : Step(23): len = 12963.4, overlap = 19.75
PLC-004 : Step(24): len = 12750.3, overlap = 19.5
PLC-004 : Step(25): len = 12729.8, overlap = 20.25
PLC-004 : Step(26): len = 12708, overlap = 20.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 3.85912e-05
PLC-004 : Step(27): len = 12984.4, overlap = 20.25
PLC-004 : Step(28): len = 13252, overlap = 16
PLC-004 : Step(29): len = 13315.5, overlap = 16.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.3549e-06
PLC-004 : Step(30): len = 13586.2, overlap = 17.75
PLC-004 : Step(31): len = 13586.2, overlap = 17.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.7098e-06
PLC-004 : Step(32): len = 13502.3, overlap = 17.75
PLC-004 : Step(33): len = 13482.8, overlap = 17.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 5.41959e-06
PLC-004 : Step(34): len = 13407.3, overlap = 18
PLC-004 : Step(35): len = 13404.4, overlap = 18
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.08392e-05
PLC-004 : Step(36): len = 13423.5, overlap = 18.25
PLC-004 : Step(37): len = 13423.5, overlap = 18.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.12531e-05
PLC-004 : Step(38): len = 13524.7, overlap = 18.25
PLC-004 : Step(39): len = 13740.1, overlap = 18.25
PLC-004 : Step(40): len = 14090.9, overlap = 16.25
PLC-004 : Step(41): len = 14201.4, overlap = 15.75
PLC-004 : Step(42): len = 14296.9, overlap = 14.75
PLC-004 : Step(43): len = 14312.2, overlap = 14
PLC-004 : Step(44): len = 14288.8, overlap = 12.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 4.25062e-05
PLC-004 : Step(45): len = 14253, overlap = 12.25
PLC-004 : Step(46): len = 14238.5, overlap = 12.25
PLC-001 : :::6::: Try harder cell spreading with beta_ = 8.50124e-05
PLC-004 : Step(47): len = 14208, overlap = 12.25
PLC-004 : Step(48): len = 14222.8, overlap = 12.5
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.42686e-05
PLC-004 : Step(49): len = 14352.9, overlap = 32.5
PLC-004 : Step(50): len = 14435.3, overlap = 32.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.85371e-05
PLC-004 : Step(51): len = 14447.6, overlap = 31.5
PLC-004 : Step(52): len = 14835.8, overlap = 28
PLC-004 : Step(53): len = 15081.6, overlap = 25.75
PLC-004 : Step(54): len = 14904, overlap = 25.5
PLC-004 : Step(55): len = 14807.3, overlap = 26
PLC-001 : :::2::: Try harder cell spreading with beta_ = 5.70742e-05
PLC-004 : Step(56): len = 14892, overlap = 25.25
PLC-004 : Step(57): len = 15259.4, overlap = 24.75
PLC-004 : Step(58): len = 15455.4, overlap = 24.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000114148
PLC-004 : Step(59): len = 15844.5, overlap = 23.25
PLC-004 : Step(60): len = 16271, overlap = 22
PLC-004 : Step(61): len = 16424.3, overlap = 20.5
PLC-004 : Step(62): len = 16466.5, overlap = 19
PLC-004 : Step(63): len = 16513.1, overlap = 19.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000228297
PLC-004 : Step(64): len = 16785.1, overlap = 18.25
PLC-004 : Step(65): len = 17091.5, overlap = 18.5
PLC-004 : Step(66): len = 17252.6, overlap = 18.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000456594
PLC-004 : Step(67): len = 17465.2, overlap = 18.5
PLC-004 : Step(68): len = 17749.7, overlap = 19.25
PLC-004 : Step(69): len = 17799.2, overlap = 19.25
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000913188
PLC-004 : Step(70): len = 17924.8, overlap = 19
PLC-004 : Step(71): len = 18104.8, overlap = 17.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.00182638
PLC-004 : Step(72): len = 18296.4, overlap = 17.75
PLC-004 : Step(73): len = 18620.5, overlap = 17.25
PLC-004 : Step(74): len = 18574.1, overlap = 18.25
PLC-004 : Step(75): len = 18525.3, overlap = 17.75
PLC-004 : Step(76): len = 18467.8, overlap = 19
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 13%, beta_incr = 0.935446
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.000569657
PLC-004 : Step(77): len = 19386.4, overlap = 4.25
PLC-004 : Step(78): len = 18979.8, overlap = 7
PLC-004 : Step(79): len = 18555.5, overlap = 11
PLC-004 : Step(80): len = 18204.6, overlap = 12.75
PLC-004 : Step(81): len = 17985.9, overlap = 14
PLC-004 : Step(82): len = 17869.5, overlap = 15
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00111874
PLC-004 : Step(83): len = 17948.4, overlap = 15.5
PLC-004 : Step(84): len = 18042.8, overlap = 15.25
PLC-004 : Step(85): len = 18108.2, overlap = 15.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00223748
PLC-004 : Step(86): len = 18167, overlap = 15.5
PLC-004 : Step(87): len = 18219.6, overlap = 15.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 18903.1, Over = 0
PLC-001 : Spreading special nets. 9 overflows in 750 tiles.
PLC-001 : 13 instances has been re-located, deltaX = 12, deltaY = 11.
PLC-001 : Final: Len = 19487.1, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 2468, tnet num: 651, tinst num: 255, tnode num: 3206, tedge num: 4152.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 28 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.391175s wall, 1.887612s user + 0.577204s system = 2.464816s CPU (177.2%)

CMD-006 : used memory is 185 MB, reserved memory is 134 MB, peak memory is 194 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 219 to 164
RUN-001 : Pin misalignment score is improved from 164 to 164
RUN-001 : Pin local connectivity score is improved from 45 to 10
RUN-001 : Pin misalignment score is improved from 195 to 184
RUN-001 : Pin misalignment score is improved from 184 to 185
RUN-001 : Pin local connectivity score is improved from 17 to 10
RTE-301 : End pin swap;  0.091309s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.5%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 258 instances
RUN-001 : 120 mslices, 121 lslices, 4 pads, 5 brams, 0 dsps
RUN-001 : There are total 653 nets
RUN-001 : 361 nets have 2 pins
RUN-001 : 244 nets have [3 - 5] pins
RUN-001 : 21 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 21760, over cnt = 77(0%), over = 145, worst = 6
RTE-302 : len = 21824, over cnt = 49(0%), over = 101, worst = 6
RTE-302 : len = 22104, over cnt = 50(0%), over = 72, worst = 4
RTE-302 : len = 23072, over cnt = 13(0%), over = 15, worst = 2
RTE-302 : len = 23264, over cnt = 8(0%), over = 9, worst = 2
RTE-302 : len = 23392, over cnt = 7(0%), over = 8, worst = 2
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 651 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.144943s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (129.2%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 43% nets. 
RTE-301 : Routed 56% nets. 
RTE-301 : Routed 64% nets. 
RTE-301 : Routed 70% nets. 
RTE-301 : Routed 70% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 :  1.015069s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (121.4%)

RTE-302 : len = 46624, over cnt = 192(0%), over = 198, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.260792s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (149.5%)

RTE-302 : len = 45832, over cnt = 91(0%), over = 93, worst = 2
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.192229s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (154.2%)

RTE-302 : len = 45640, over cnt = 46(0%), over = 46, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.133528s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.5%)

RTE-302 : len = 45512, over cnt = 19(0%), over = 19, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.076839s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.5%)

RTE-302 : len = 45688, over cnt = 8(0%), over = 8, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.037960s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.2%)

RTE-302 : len = 45664, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.027541s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (113.3%)

RTE-302 : len = 45664, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 7 =====
RTE-301 :  0.023735s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (131.5%)

RTE-302 : len = 45664, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 8 =====
RTE-301 :  0.024830s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.8%)

RTE-302 : len = 45664, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 9 =====
RTE-301 :  0.009176s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (170.0%)

RTE-302 : len = 45680, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 10 =====
RTE-301 :  0.005851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 45696, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 45696
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : clock net jtck will be merged with clock jtck_leading
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  3.236233s wall, 3.650423s user + 0.031200s system = 3.681624s CPU (113.8%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  3.518434s wall, 3.978026s user + 0.046800s system = 4.024826s CPU (114.4%)

CMD-006 : used memory is 214 MB, reserved memory is 162 MB, peak memory is 296 MB
CMD-004 : start command "report_area -io_info -file ../Pin48_exchange_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                  285   out of   4480    6.36%
#reg                  292   out of   4480    6.52%
#le                   431
  #lut only           139   out of    431   32.25%
  #reg only           146   out of    431   33.87%
  #lut&reg            146   out of    431   33.87%
#dsp                    0   out of     15    0.00%
#bram                   5   out of     12   41.67%
  #bram9k               5
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of     31   12.90%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 2

CMD-004 : start command "export_db ../Pin48_exchange_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../Pin48_exchange_FPGA144/Quick_Start.bit -version 0X00 -svf ../Pin48_exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_SDK/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f ../Pin48_exchange_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 258
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 653, pip num: 5146
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 367 valid insts, and 13941 bits set as '1'.
BIT-701 : Generate bits file ../Pin48_exchange_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../Pin48_exchange_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../Pin48_exchange_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../Pin48_exchange_FPGA144/Quick_Start.bit -version 0X00 -svf ../Pin48_exchange_FPGA144/Quick_Start.svf -svf_comment_on -128 G:/ELF2_SOC_Shanghai/trunk/Demo/BRAM_Demo/Pin48_exchange_SDK/Quick_Start.bin -g ucode:00000000000000001001011100111001 -f ../Pin48_exchange_FPGA144/Quick_Start.btc" in  3.687042s wall, 5.834437s user + 0.046800s system = 5.881238s CPU (159.5%)

CMD-006 : used memory is 220 MB, reserved memory is 168 MB, peak memory is 296 MB
