Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Feb 13 17:48:32 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk0/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: waveform/state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: waveform/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.097        0.000                      0                   39        0.200        0.000                      0                   39        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0              97.162        0.000                      0                   24        0.200        0.000                      0                   24       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       7.097        0.000                      0                   15        0.250        0.000                      0                   15        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.162ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.898ns (32.904%)  route 1.831ns (67.096%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 97.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.096     0.255    dac/tmp_reg[15]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     0.379 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.379    dac/tmp_reg[3]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504    97.121    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.493    97.614    
                         clock uncertainty           -0.149    97.465    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.077    97.542    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         97.542    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                 97.162    

Slack (MET) :             97.176ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.898ns (33.025%)  route 1.821ns (66.975%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 97.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.086     0.245    dac/tmp_reg[15]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.124     0.369 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    dac/tmp_reg[4]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504    97.121    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.493    97.614    
                         clock uncertainty           -0.149    97.465    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.081    97.546    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         97.546    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                 97.176    

Slack (MET) :             97.211ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.898ns (34.116%)  route 1.734ns (65.884%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 97.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.999     0.158    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     0.282 r  dac/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.282    dac/tmp_reg[7]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504    97.121    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism              0.493    97.614    
                         clock uncertainty           -0.149    97.465    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.029    97.494    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         97.494    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 97.211    

Slack (MET) :             97.215ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.898ns (34.141%)  route 1.732ns (65.859%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 97.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.997     0.156    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     0.280 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.280    dac/tmp_reg[8]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504    97.121    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.493    97.614    
                         clock uncertainty           -0.149    97.465    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.031    97.496    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         97.496    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 97.215    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 dac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.773ns (33.927%)  route 1.505ns (66.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 97.121 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[2]/Q
                         net (fo=7, routed)           0.915    -0.957    dac/counter_reg[2]
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.295    -0.662 r  dac/dac_i_1/O
                         net (fo=1, routed)           0.591    -0.071    dac/dac_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.504    97.121    dac/clk_10M
    SLICE_X3Y26          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.507    97.628    
                         clock uncertainty           -0.149    97.479    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205    97.274    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         97.274    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.352ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.898ns (35.876%)  route 1.605ns (64.124%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 97.119 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.870     0.029    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.153 r  dac/tmp_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.153    dac/tmp_reg[12]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502    97.119    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.507    97.626    
                         clock uncertainty           -0.149    97.477    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    97.506    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         97.506    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                 97.352    

Slack (MET) :             97.352ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.898ns (35.847%)  route 1.607ns (64.153%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 97.119 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.872     0.031    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.155 r  dac/tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.155    dac/tmp_reg[14]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502    97.119    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.507    97.626    
                         clock uncertainty           -0.149    97.477    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.031    97.508    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         97.508    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                 97.352    

Slack (MET) :             97.368ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.926ns (36.556%)  route 1.607ns (63.444%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 97.119 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.872     0.031    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.183 r  dac/tmp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.183    dac/tmp_reg[15]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502    97.119    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.507    97.626    
                         clock uncertainty           -0.149    97.477    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.075    97.552    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                 97.368    

Slack (MET) :             97.370ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.926ns (36.585%)  route 1.605ns (63.415%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 97.119 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.870     0.029    dac/tmp_reg[15]_i_2_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.152     0.181 r  dac/tmp_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.181    dac/tmp_reg[13]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502    97.119    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.507    97.626    
                         clock uncertainty           -0.149    97.477    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.075    97.552    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                 97.370    

Slack (MET) :             97.385ns  (required time - arrival time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.898ns (35.662%)  route 1.620ns (64.338%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 97.119 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.620    -2.350    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478    -1.872 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.735    -1.137    dac/counter_reg[3]
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.296    -0.841 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.885     0.044    dac/tmp_reg[15]_i_2_n_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.124     0.168 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.168    dac/tmp_reg[10]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162   101.162    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.502    97.119    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.507    97.626    
                         clock uncertainty           -0.149    97.477    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.077    97.554    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 97.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  dac/counter_reg[0]/Q
                         net (fo=9, routed)           0.095    -0.565    dac/counter_reg[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.045    -0.520 r  dac/dac_i_2/O
                         net (fo=1, routed)           0.000    -0.520    dac/p_0_in1_in
    SLICE_X3Y26          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X3Y26          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.441    -0.812    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.721    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  dac/tmp_reg_reg[6]/Q
                         net (fo=2, routed)           0.148    -0.513    dac/tmp_reg[6]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.468 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    dac/tmp_reg[6]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121    -0.704    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.582    -0.826    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.698 r  dac/tmp_reg_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.580    dac/tmp_reg[15]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.098    -0.482 r  dac/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    dac/tmp_reg[0]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850    -1.254    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[0]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092    -0.734    dac/tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.249ns (64.503%)  route 0.137ns (35.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.677 f  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.137    -0.540    dac/counter_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.101    -0.439 r  dac/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.439    dac/tmp_reg10_in
    SLICE_X2Y26          FDRE                                         r  dac/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/sync_reg/C
                         clock pessimism              0.428    -0.825    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.131    -0.694    dac/sync_reg
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.246ns (64.225%)  route 0.137ns (35.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.148    -0.677 r  dac/counter_reg[3]/Q
                         net (fo=6, routed)           0.137    -0.540    dac/counter_reg[3]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.098    -0.442 r  dac/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    dac/p_0_in[4]
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/counter_reg[4]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121    -0.704    dac/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  dac/tmp_reg_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.487    dac/tmp_reg[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.045    -0.442 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    dac/tmp_reg[4]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121    -0.704    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.167    -0.517    dac/tmp_reg[7]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.472 r  dac/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    dac/tmp_reg[7]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.091    -0.734    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  dac/tmp_reg_reg[3]/Q
                         net (fo=2, routed)           0.174    -0.487    dac/tmp_reg[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045    -0.442 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    dac/tmp_reg[3]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X2Y23          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120    -0.705    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.582    -0.826    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  dac/tmp_reg_reg[1]/Q
                         net (fo=2, routed)           0.169    -0.516    dac/tmp_reg[1]
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.045    -0.471 r  dac/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    dac/tmp_reg[1]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850    -1.254    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.428    -0.826    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092    -0.734    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.583    -0.825    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.684 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.515    dac/tmp_reg[7]
    SLICE_X3Y23          LUT5 (Prop_lut5_I3_O)        0.045    -0.470 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    dac/tmp_reg[8]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.253    dac/clk_10M
    SLICE_X3Y23          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.428    -0.825    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092    -0.733    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      dac/dac_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y26      dac/sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y25      dac/tmp_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y25      dac/tmp_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      dac/dac_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y25      dac/tmp_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[4]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.842ns (34.520%)  route 1.597ns (65.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.643     6.339    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    13.436    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.842ns (38.397%)  route 1.351ns (61.603%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 f  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.290     5.572    clk0/period_count[6]_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.696 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.397     6.093    clk0/period_count[6]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  clk0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X4Y22          FDRE                                         r  clk0/clk_out_reg/C
                         clock pessimism              0.380    13.878    
                         clock uncertainty           -0.035    13.843    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.067    13.776    clk0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.842ns (43.869%)  route 1.077ns (56.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 f  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.299     5.282 r  clk0/period_count[6]_i_3/O
                         net (fo=2, routed)           0.414     5.696    clk0/period_count[6]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.124     5.820 r  clk0/period_count[6]_i_2/O
                         net (fo=1, routed)           0.000     5.820    clk0/p_0_in[6]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)        0.031    13.896    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.896    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.744ns (46.475%)  route 0.857ns (53.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.442     3.900    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.419     4.319 r  clk0/period_count_reg[1]/Q
                         net (fo=6, routed)           0.664     4.983    clk0/period_count_reg[1]
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.325     5.308 r  clk0/period_count[2]_i_1/O
                         net (fo=1, routed)           0.193     5.501    clk0/p_0_in[2]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.110    13.498    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/C
                         clock pessimism              0.402    13.900    
                         clock uncertainty           -0.035    13.865    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)       -0.245    13.620    clk0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  8.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     1.461 r  clk0/period_count_reg[4]/Q
                         net (fo=4, routed)           0.116     1.577    clk0/period_count_reg[4]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.098     1.675 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.675    clk0/p_0_in[5]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.425    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.230ns (61.658%)  route 0.143ns (38.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     1.461 r  clk0/period_count_reg[2]/Q
                         net (fo=6, routed)           0.143     1.604    clk0/period_count_reg[2]
    SLICE_X5Y22          LUT5 (Prop_lut5_I3_O)        0.102     1.706 r  clk0/period_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.706    clk0/p_0_in[4]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[4]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.107     1.440    clk0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.638%)  route 0.181ns (49.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[5]/Q
                         net (fo=3, routed)           0.181     1.656    clk0/period_count_reg[5]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  clk0/period_count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.701    clk0/p_0_in[6]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.425    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.242%)  route 0.143ns (38.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     1.461 r  clk0/period_count_reg[2]/Q
                         net (fo=6, routed)           0.143     1.604    clk0/period_count_reg[2]
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.098     1.702 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.702    clk0/p_0_in[3]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.425    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.885%)  route 0.202ns (52.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.069     1.543    clk0/period_count_reg[6]
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.588 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.134     1.722    clk0/period_count[6]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  clk0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X4Y22          FDRE                                         r  clk0/clk_out_reg/C
                         clock pessimism             -0.331     1.346    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.070     1.416    clk0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.904%)  route 0.229ns (55.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[0]/Q
                         net (fo=7, routed)           0.229     1.704    clk0/period_count_reg[0]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.046     1.750 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    clk0/p_0_in[1]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.107     1.440    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.771%)  route 0.229ns (55.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 f  clk0/period_count_reg[0]/Q
                         net (fo=7, routed)           0.229     1.704    clk0/period_count_reg[0]
    SLICE_X5Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk0/period_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    clk0/p_0_in[0]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091     1.424    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.104%)  route 0.167ns (46.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[0]/Q
                         net (fo=7, routed)           0.108     1.582    clk0/period_count_reg[0]
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.048     1.630 r  clk0/period_count[2]_i_1/O
                         net (fo=1, routed)           0.059     1.689    clk0/p_0_in[2]
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[2]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.014     1.347    clk0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.374%)  route 0.312ns (62.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.069     1.543    clk0/period_count_reg[6]
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.588 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.243     1.831    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_R)        -0.018     1.315    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.374%)  route 0.312ns (62.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.107     1.333    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  clk0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.069     1.543    clk0/period_count_reg[6]
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.588 r  clk0/period_count[6]_i_1/O
                         net (fo=8, routed)           0.243     1.831    clk0/period_count[6]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.263     1.677    clk0/clk
    SLICE_X5Y22          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism             -0.344     1.333    
    SLICE_X5Y22          FDRE (Hold_fdre_C_R)        -0.018     1.315    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.516    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22  clk0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22  clk0/period_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22  clk0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22  clk0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22  clk0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22  clk0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22  clk0/period_count_reg[0]/C



