# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– í”„ë¡œì íŠ¸ ì†Œê°œ
ì´ í”„ë¡œì íŠ¸ëŠ” **Verilog ì—°ì‚° ê²°ê³¼ë¥¼ ìë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” Python ê¸°ë°˜ì˜ ë„êµ¬**ì…ë‹ˆë‹¤.  
Pythonì—ì„œ Full Adder ì—°ì‚°ì„ ìˆ˜í–‰í•œ ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ê²€ì¦í•˜ëŠ” ìë™í™” ì‹œìŠ¤í…œì„ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.
<br>

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
âœ… **Verilog ìë™ ê²€ì¦** - Pythonì„ ì´ìš©í•˜ì—¬ Verilog ì‹œë®¬ë ˆì´ì…˜ì„ ìë™í™”  
âœ… **ëœë¤ ì…ë ¥ê°’ ìƒì„±** - ë‹¤ì–‘í•œ ì…ë ¥ ì¡°í•©ì„ ìë™ ìƒì„±  
âœ… **ê²°ê³¼ ë¹„êµ ë° ë¡œê·¸ ì €ì¥** - ì˜ˆì¸¡ê°’ê³¼ ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ë¡œê·¸ë¡œ ê¸°ë¡  
âœ… **ìœ ë‹› í…ŒìŠ¤íŠ¸ ì§€ì›** - ë‹¤ì–‘í•œ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë¥¼ ì„¤ì •í•˜ì—¬ ê²€ì¦  
<br>


## ğŸ—ï¸ íŒ€ì› ì—­í•  ë¶„ë‹´
### **ğŸ”¹ 1ï¸âƒ£ Verilog ì„¤ê³„**
**ğŸ› ï¸ ì–‘ì§€í›ˆ**: 
- Verilogë¥¼ ê¸°ë°˜ìœ¼ë¡œ Full Adder ì„¤ê³„ & ì‹œë®¬ë ˆì´ì…˜ (`adder.v`)
- input.txt ì˜ dataë¥¼ inputìœ¼ë¡œ í•˜ê³ , ë„ì¶œëœ outputì„ `verilog_output.txt`ì— ê¸°ë¡í•˜ëŠ” testbench ì‘ì„± ( `adder_tb.v`) 
- Python outputê³¼ Verilog ouptutì„ ë¹„êµí•œ í›„ ì¼ì¹˜ ì—¬ë¶€ë¥¼ csv íŒŒì¼ í˜•ì‹ìœ¼ë¡œ ê¸°ë¡í•˜ëŠ” Python íŒŒì¼ ì‘ì„± (`txt_to_csv.py`) <br>
**[ê°€ì‚°ê¸° ì„¤ê³„ (feature/verilog_adder branch)](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/feature/verilog_adder/README.md)**
<br>

### **ğŸ”¹ 2ï¸âƒ£ Python ì…ë ¥ ìƒì„±**
**ğŸ’» ìœ ìŠ¹ìš°**: 
- random inputì„ ìƒì„±í•˜ì—¬ `input.txt`ì— ê¸°ë¡í•˜ëŠ” Python í”„ë¡œê·¸ë¨ ì‘ì„± (`generate_input.py`)
- Python outputê³¼ Verilog ouptutì„ ë¹„êµí•œ í›„ ì¼ì¹˜ ì—¬ë¶€ë¥¼ csv íŒŒì¼ í˜•ì‹ìœ¼ë¡œ ê¸°ë¡í•˜ëŠ” Python íŒŒì¼ ì‘ì„± (`txt_to_csv.py`) <br>
**[Random Input ìƒì„± txt_to_csv ì„¤ëª… (feature/python_input_gen branch)](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/feature/python_input_gen/README.md)**
<br>

### **ğŸ”¹ 3ï¸âƒ£ ê²°ê³¼ ê²€ì¦ & ì˜¤ë¥˜ ê°ì§€**
**ğŸ” ì˜¤ê³ ì€**:
- **í”„ë¡œì íŠ¸ ì´ê´„**
- Python ê¸°ë°˜ ê²°ê³¼ ë„ì¶œ ë° Verilog Outputê³¼ ë¹„êµ (`run_python_adder.py`, `compare_files.py`)
- Git Actionì„ í™œìš©í•œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸ ì‘ì„± (`github/workflows/verilog_verification.yml`) <br>
**[Python vs Verilog ê²°ê³¼ ë¹„êµ (feature/result_verification branch)](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/feature/result_verification/README.md)**
<br>

### **ğŸ”¹ 4ï¸âƒ£ ê²€ì¦ ìë™í™” ì—°êµ¬ & ê¸°íš**
**ğŸš€ ìœ ì§„ëª¨**:  
- í”„ë¡œì íŠ¸ ê¸°íš ë° ì•„ì´ë””ì–´ êµ¬ì²´í™”
- ë¬¸ì„œ êµ¬ì¡° ë° ê°œë°œ ë°©í–¥ì„± ì œì•ˆ
- Verilog & Python ê¸°ë°˜ì˜ ê²€ì¦ ìë™í™” ë…¼ë¬¸ ì¡°ì‚¬
<br>


# ğŸ“‚ íŒŒì¼ êµ¬ì¡° ë° í”„ë¡œì íŠ¸ íë¦„
**[íŒŒì¼ êµ¬ì¡°](https://github.com/goeun-oh/Verilog-verification-automation-tool/file_structure/file_structure.md)**
 
<br>
<br>


