
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Sat Feb  4 16:18:52 2023
| Design       : flow_ledN
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clock                    20.000       {0 10}         Declared               457           0  {sys_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               185           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clock                       50.000 MHz     174.734 MHz         20.000          5.723         14.277
 DebugCore_JCLK              20.000 MHz     145.688 MHz         50.000          6.864         43.136
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                       14.277       0.000              0            942
 DebugCore_JCLK         DebugCore_JCLK              23.212       0.000              0            571
 DebugCore_CAPTURE      DebugCore_JCLK              20.441       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           47.197       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                        0.127       0.000              0            942
 DebugCore_JCLK         DebugCore_JCLK               0.274       0.000              0            571
 DebugCore_CAPTURE      DebugCore_JCLK              24.711       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            0.273       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                       17.878       0.000              0            334
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                        0.536       0.000              0            334
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                                               9.102       0.000              0            457
 DebugCore_JCLK                                     24.102       0.000              0            185
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                       15.487       0.000              0            942
 DebugCore_JCLK         DebugCore_JCLK              23.696       0.000              0            571
 DebugCore_CAPTURE      DebugCore_JCLK              21.554       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           47.525       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                        0.220       0.000              0            942
 DebugCore_JCLK         DebugCore_JCLK               0.298       0.000              0            571
 DebugCore_CAPTURE      DebugCore_JCLK              24.904       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            0.436       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                       18.352       0.000              0            334
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                  clock                        0.485       0.000              0            334
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clock                                               9.447       0.000              0            457
 DebugCore_JCLK                                     24.447       0.000              0            185
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : counter[3]/opit_0_inv_A2Q21/CLK
Endpoint    : counter[23]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.749
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.818       5.940         ntclkbufg_2      
 CLMA_38_216/CLK                                                           r       counter[3]/opit_0_inv_A2Q21/CLK

 CLMA_38_216/Q2                    tco                   0.261       6.201 r       counter[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.727       6.928         counter[2]       
 CLMA_38_212/Y2                    td                    0.165       7.093 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.261       7.354         _N117            
 CLMA_38_212/Y1                    td                    0.276       7.630 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.454       8.084         _N13             
 CLMA_38_208/Y1                    td                    0.169       8.253 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.260       8.513         _N21             
 CLMA_38_208/Y0                    td                    0.164       8.677 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.515       9.192         _N29             
 CLMA_30_213/Y1                    td                    0.169       9.361 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.261       9.622         _N37             
 CLMA_30_213/Y2                    td                    0.165       9.787 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.630      10.417         _N45             
 CLMA_38_216/COUT                  td                    0.326      10.743 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.743         _N51             
                                                         0.060      10.803 r       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.803         _N53             
 CLMA_38_220/COUT                  td                    0.097      10.900 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.900         _N55             
                                                         0.060      10.960 r       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.960         _N57             
 CLMA_38_224/COUT                  td                    0.097      11.057 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.057         _N59             
                                                         0.060      11.117 r       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.117         _N61             
 CLMA_38_228/COUT                  td                    0.097      11.214 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.214         _N63             
                                                         0.060      11.274 r       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.274         _N65             
 CLMA_38_232/COUT                  td                    0.097      11.371 r       counter[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.371         _N67             
                                                         0.059      11.430 f       counter[21]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.430         _N69             
                                                                           f       counter[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.430         Logic Levels: 11 
                                                                                   Logic: 2.382ns(43.388%), Route: 3.108ns(56.612%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.533      25.179         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       counter[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.749      25.928                          
 clock uncertainty                                      -0.050      25.878                          

 Setup time                                             -0.171      25.707                          

 Data required time                                                 25.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.707                          
 Data arrival time                                                  11.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.277                          
====================================================================================================

====================================================================================================

Startpoint  : counter[3]/opit_0_inv_A2Q21/CLK
Endpoint    : counter[21]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.179
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.749
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.818       5.940         ntclkbufg_2      
 CLMA_38_216/CLK                                                           r       counter[3]/opit_0_inv_A2Q21/CLK

 CLMA_38_216/Q2                    tco                   0.261       6.201 r       counter[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.727       6.928         counter[2]       
 CLMA_38_212/Y2                    td                    0.165       7.093 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.261       7.354         _N117            
 CLMA_38_212/Y1                    td                    0.276       7.630 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.454       8.084         _N13             
 CLMA_38_208/Y1                    td                    0.169       8.253 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.260       8.513         _N21             
 CLMA_38_208/Y0                    td                    0.164       8.677 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.515       9.192         _N29             
 CLMA_30_213/Y1                    td                    0.169       9.361 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.261       9.622         _N37             
 CLMA_30_213/Y2                    td                    0.165       9.787 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.630      10.417         _N45             
 CLMA_38_216/COUT                  td                    0.326      10.743 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.743         _N51             
                                                         0.060      10.803 r       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.803         _N53             
 CLMA_38_220/COUT                  td                    0.097      10.900 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.900         _N55             
                                                         0.060      10.960 r       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.960         _N57             
 CLMA_38_224/COUT                  td                    0.097      11.057 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.057         _N59             
                                                         0.060      11.117 r       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.117         _N61             
 CLMA_38_228/COUT                  td                    0.097      11.214 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.214         _N63             
                                                         0.060      11.274 r       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.274         _N65             
 CLMA_38_232/COUT                  td                    0.095      11.369 f       counter[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.369         _N67             
 CLMA_38_236/CIN                                                           f       counter[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.369         Logic Levels: 11 
                                                                                   Logic: 2.321ns(42.752%), Route: 3.108ns(57.248%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.533      25.179         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       counter[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.749      25.928                          
 clock uncertainty                                      -0.050      25.878                          

 Setup time                                             -0.171      25.707                          

 Data required time                                                 25.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.707                          
 Data arrival time                                                  11.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.338                          
====================================================================================================

====================================================================================================

Startpoint  : counter[3]/opit_0_inv_A2Q21/CLK
Endpoint    : counter[19]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.174
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.749
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.818       5.940         ntclkbufg_2      
 CLMA_38_216/CLK                                                           r       counter[3]/opit_0_inv_A2Q21/CLK

 CLMA_38_216/Q2                    tco                   0.261       6.201 r       counter[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.727       6.928         counter[2]       
 CLMA_38_212/Y2                    td                    0.165       7.093 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.261       7.354         _N117            
 CLMA_38_212/Y1                    td                    0.276       7.630 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.454       8.084         _N13             
 CLMA_38_208/Y1                    td                    0.169       8.253 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.260       8.513         _N21             
 CLMA_38_208/Y0                    td                    0.164       8.677 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.515       9.192         _N29             
 CLMA_30_213/Y1                    td                    0.169       9.361 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.261       9.622         _N37             
 CLMA_30_213/Y2                    td                    0.165       9.787 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.630      10.417         _N45             
 CLMA_38_216/COUT                  td                    0.326      10.743 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.743         _N51             
                                                         0.060      10.803 r       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.803         _N53             
 CLMA_38_220/COUT                  td                    0.097      10.900 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.900         _N55             
                                                         0.060      10.960 r       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.960         _N57             
 CLMA_38_224/COUT                  td                    0.097      11.057 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.057         _N59             
                                                         0.060      11.117 r       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.117         _N61             
 CLMA_38_228/COUT                  td                    0.097      11.214 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.214         _N63             
                                                         0.059      11.273 f       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.273         _N65             
                                                                           f       counter[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.273         Logic Levels: 10 
                                                                                   Logic: 2.225ns(41.721%), Route: 3.108ns(58.279%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.528      25.174         ntclkbufg_2      
 CLMA_38_232/CLK                                                           r       counter[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.749      25.923                          
 clock uncertainty                                      -0.050      25.873                          

 Setup time                                             -0.171      25.702                          

 Data required time                                                 25.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.702                          
 Data arrival time                                                  11.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[7]
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.543       5.189         ntclkbufg_2      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK

 CLMA_46_244/Q2                    tco                   0.218       5.407 f       u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/Q
                                   net (fanout=1)        0.372       5.779         u_CORES/u_debug_core_0/DATA_ff[0] [14]
 DRM_62_248/DA0[7]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[7]

 Data arrival time                                                   5.779         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.949%), Route: 0.372ns(63.051%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.869       5.991         ntclkbufg_2      
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.476       5.515                          
 clock uncertainty                                       0.000       5.515                          

 Hold time                                               0.137       5.652                          

 Data required time                                                  5.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.652                          
 Data arrival time                                                   5.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[5]
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.543       5.189         ntclkbufg_2      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK

 CLMA_46_244/Q0                    tco                   0.218       5.407 f       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/Q
                                   net (fanout=1)        0.382       5.789         u_CORES/u_debug_core_0/DATA_ff[0] [12]
 DRM_62_248/DA0[5]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[5]

 Data arrival time                                                   5.789         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.333%), Route: 0.382ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.869       5.991         ntclkbufg_2      
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.476       5.515                          
 clock uncertainty                                       0.000       5.515                          

 Hold time                                               0.137       5.652                          

 Data required time                                                  5.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.652                          
 Data arrival time                                                   5.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[1]
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.543       5.189         ntclkbufg_2      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK

 CLMA_46_244/Q1                    tco                   0.218       5.407 f       u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/Q
                                   net (fanout=1)        0.397       5.804         u_CORES/u_debug_core_0/DATA_ff[0] [8]
 DRM_62_248/DA0[1]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[1]

 Data arrival time                                                   5.804         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.447%), Route: 0.397ns(64.553%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.869       5.991         ntclkbufg_2      
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.476       5.515                          
 clock uncertainty                                       0.000       5.515                          

 Hold time                                               0.137       5.652                          

 Data required time                                                  5.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.652                          
 Data arrival time                                                   5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.119
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.842       3.923         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.261       4.184 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.933       5.117         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_236/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.117         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.859%), Route: 0.933ns(78.141%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.535      28.119         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.616                          
 clock uncertainty                                      -0.050      28.566                          

 Setup time                                             -0.237      28.329                          

 Data required time                                                 28.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.329                          
 Data arrival time                                                   5.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.842       3.923         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.261       4.184 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.922       5.106         u_CORES/u_jtag_hub/data_ctrl
 CLMS_46_229/C0                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.106         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.063%), Route: 0.922ns(77.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522      28.106         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.603                          
 clock uncertainty                                      -0.050      28.553                          

 Setup time                                             -0.169      28.384                          

 Data required time                                                 28.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.384                          
 Data arrival time                                                   5.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.842       3.923         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.261       4.184 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.922       5.106         u_CORES/u_jtag_hub/data_ctrl
 CLMS_46_229/B0                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.106         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.063%), Route: 0.922ns(77.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522      28.106         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.603                          
 clock uncertainty                                      -0.050      28.553                          

 Setup time                                             -0.161      28.392                          

 Data required time                                                 28.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.392                          
 Data arrival time                                                   5.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[11]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  3.212
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522       3.212         ntclkbufg_1      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_220/Q0                    tco                   0.219       3.431 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.477       3.908         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_62_248/ADB0[11]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[11]

 Data arrival time                                                   3.908         Logic Levels: 0  
                                                                                   Logic: 0.219ns(31.466%), Route: 0.477ns(68.534%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.874       3.955         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.391       3.564                          
 clock uncertainty                                       0.000       3.564                          

 Hold time                                               0.070       3.634                          

 Data required time                                                  3.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.634                          
 Data arrival time                                                   3.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[8]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527       3.217         ntclkbufg_1      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_224/Q2                    tco                   0.219       3.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.552       3.988         u_CORES/u_debug_core_0/ram_radr [5]
 DRM_62_248/ADB0[8]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[8]

 Data arrival time                                                   3.988         Logic Levels: 0  
                                                                                   Logic: 0.219ns(28.405%), Route: 0.552ns(71.595%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.874       3.955         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.391       3.564                          
 clock uncertainty                                       0.000       3.564                          

 Hold time                                               0.070       3.634                          

 Data required time                                                  3.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.634                          
 Data arrival time                                                   3.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[10]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527       3.217         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q3                    tco                   0.219       3.436 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.557       3.993         u_CORES/u_debug_core_0/ram_radr [7]
 DRM_62_248/ADB0[10]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[10]

 Data arrival time                                                   3.993         Logic Levels: 0  
                                                                                   Logic: 0.219ns(28.222%), Route: 0.557ns(71.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.874       3.955         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.391       3.564                          
 clock uncertainty                                       0.000       3.564                          

 Hold time                                               0.070       3.634                          

 Data required time                                                  3.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.634                          
 Data arrival time                                                   3.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.701  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.924
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.836      28.924         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_228/Q1                    tco                   0.261      29.185 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.459      29.644         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_50_225/Y1                    td                    0.382      30.026 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_3/gateop_perm/Z
                                   net (fanout=20)       0.792      30.818         u_CORES/u_debug_core_0/_N2019
 CLMA_66_220/Y3                    td                    0.276      31.094 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3/gateop_perm/Z
                                   net (fanout=7)        0.644      31.738         u_CORES/u_debug_core_0/conf_sel_int [21]
 CLMA_58_229/Y2                    td                    0.165      31.903 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N480_11[4]/gateop_perm/Z
                                   net (fanout=1)        0.659      32.562         u_CORES/u_debug_core_0/u_rd_addr_gen/_N471
 CLMA_66_224/DD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  32.562         Logic Levels: 3  
                                                                                   Logic: 1.084ns(29.797%), Route: 2.554ns(70.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.533      53.223         ntclkbufg_1      
 CLMA_66_224/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      53.223                          
 clock uncertainty                                      -0.050      53.173                          

 Setup time                                             -0.170      53.003                          

 Data required time                                                 53.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.003                          
 Data arrival time                                                  32.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  3.924
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.836      28.924         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_228/Q1                    tco                   0.261      29.185 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.459      29.644         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMA_50_225/Y1                    td                    0.382      30.026 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_3/gateop_perm/Z
                                   net (fanout=20)       0.605      30.631         u_CORES/u_debug_core_0/_N2019
 CLMA_50_213/Y0                    td                    0.164      30.795 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1_4/gateop_perm/Z
                                   net (fanout=1)        0.959      31.754         u_CORES/u_debug_core_0/u_rd_addr_gen/N132
 CLMA_66_216/Y6CD                  td                    0.217      31.971 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N133_11_muxf6/F
                                   net (fanout=1)        0.597      32.568         u_CORES/u_debug_core_0/u_rd_addr_gen/_N495
 CLMA_66_236/AD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  32.568         Logic Levels: 3  
                                                                                   Logic: 1.024ns(28.101%), Route: 2.620ns(71.899%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.548      53.238         ntclkbufg_1      
 CLMA_66_236/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      53.238                          
 clock uncertainty                                      -0.050      53.188                          

 Setup time                                             -0.177      53.011                          

 Data required time                                                 53.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.011                          
 Data arrival time                                                  32.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  3.924
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.836      28.924         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_50_228/Y0                    tco                   0.325      29.249 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=25)       0.441      29.690         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_54_229/Y0                    td                    0.383      30.073 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=3)        0.587      30.660         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_228/Y2                    td                    0.165      30.825 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=11)       0.299      31.124         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_58_225/Y2                    td                    0.284      31.408 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_4/gateop_perm/Z
                                   net (fanout=8)        0.438      31.846         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2032
 CLMA_58_216/Y3                    td                    0.169      32.015 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3/gateop_perm/Z
                                   net (fanout=4)        0.389      32.404         u_CORES/u_debug_core_0/u_rd_addr_gen/N483
 CLMA_58_225/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  32.404         Logic Levels: 4  
                                                                                   Logic: 1.326ns(38.103%), Route: 2.154ns(61.897%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.527      53.217         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.217                          
 clock uncertainty                                      -0.050      53.167                          

 Setup time                                             -0.277      52.890                          

 Data required time                                                 52.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.890                          
 Data arrival time                                                  32.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.526      28.224         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_228/Q1                    tco                   0.218      28.442 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.267      28.709         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_54_225/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.709         Logic Levels: 0  
                                                                                   Logic: 0.218ns(44.948%), Route: 0.267ns(55.052%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.834       3.915         ntclkbufg_1      
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.915                          
 clock uncertainty                                       0.050       3.965                          

 Hold time                                               0.033       3.998                          

 Data required time                                                  3.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.998                          
 Data arrival time                                                  28.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.912
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.521      28.219         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_50_224/Q0                    tco                   0.218      28.437 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.141      28.578         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_50_225/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.578         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.831       3.912         ntclkbufg_1      
 CLMA_50_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.912                          
 clock uncertainty                                       0.050       3.962                          

 Hold time                                              -0.125       3.837                          

 Data required time                                                  3.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.837                          
 Data arrival time                                                  28.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.526      28.224         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_50_228/Q3                    tco                   0.218      28.442 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=5)        0.257      28.699         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_54_225/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.699         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.895%), Route: 0.257ns(54.105%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       2.081 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.834       3.915         ntclkbufg_1      
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.915                          
 clock uncertainty                                       0.050       3.965                          

 Hold time                                              -0.016       3.949                          

 Data required time                                                  3.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.949                          
 Data arrival time                                                  28.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.809      78.709         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.241      78.950 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.955      80.905         u_CORES/id_o [3] 
 CLMA_50_224/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  80.905         Logic Levels: 0  
                                                                                   Logic: 0.241ns(10.974%), Route: 1.955ns(89.026%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.521     128.219         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.219                          
 clock uncertainty                                      -0.050     128.169                          

 Setup time                                             -0.067     128.102                          

 Data required time                                                128.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.102                          
 Data arrival time                                                  80.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.809      78.709         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.241      78.950 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.813      80.763         u_CORES/id_o [3] 
 CLMA_50_228/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  80.763         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.733%), Route: 1.813ns(88.267%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.526     128.224         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.224                          
 clock uncertainty                                      -0.050     128.174                          

 Setup time                                             -0.067     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                  80.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.900 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.822      78.722         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q3                    tco                   0.241      78.963 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.782      80.745         u_CORES/id_o [0] 
 CLMA_50_228/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  80.745         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.913%), Route: 1.782ns(88.087%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.526     128.224         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.224                          
 clock uncertainty                                      -0.050     128.174                          

 Setup time                                             -0.067     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                  80.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.924
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.522     128.106         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q1                    tco                   0.204     128.310 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.925     129.235         u_CORES/id_o [2] 
 CLMA_50_228/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.235         Logic Levels: 0  
                                                                                   Logic: 0.204ns(18.069%), Route: 0.925ns(81.931%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.836     128.924         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.924                          
 clock uncertainty                                       0.050     128.974                          

 Hold time                                              -0.012     128.962                          

 Data required time                                                128.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.962                          
 Data arrival time                                                 129.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.800  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.535     128.119         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q3                    tco                   0.204     128.323 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.993     129.316         u_CORES/id_o [0] 
 CLMA_50_224/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.316         Logic Levels: 0  
                                                                                   Logic: 0.204ns(17.043%), Route: 0.993ns(82.957%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.831     128.919         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.919                          
 clock uncertainty                                       0.050     128.969                          

 Hold time                                              -0.012     128.957                          

 Data required time                                                128.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.957                          
 Data arrival time                                                 129.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.800  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.584 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.535     128.119         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q2                    tco                   0.204     128.323 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.029     129.352         u_CORES/id_o [4] 
 CLMA_50_224/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.352         Logic Levels: 0  
                                                                                   Logic: 0.204ns(16.545%), Route: 1.029ns(83.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.831     128.919         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.919                          
 clock uncertainty                                       0.050     128.969                          

 Hold time                                              -0.012     128.957                          

 Data required time                                                128.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.957                          
 Data arrival time                                                 129.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.185
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.824       5.946         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.261       6.207 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      1.249       7.456         u_CORES/u_debug_core_0/resetn
 CLMA_86_224/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.456         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.285%), Route: 1.249ns(82.715%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.539      25.185         ntclkbufg_2      
 CLMA_86_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.476      25.661                          
 clock uncertainty                                      -0.050      25.611                          

 Recovery time                                          -0.277      25.334                          

 Data required time                                                 25.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.334                          
 Data arrival time                                                   7.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.878                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.185
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.824       5.946         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.261       6.207 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      1.249       7.456         u_CORES/u_debug_core_0/resetn
 CLMA_86_224/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.456         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.285%), Route: 1.249ns(82.715%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.539      25.185         ntclkbufg_2      
 CLMA_86_224/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.476      25.661                          
 clock uncertainty                                      -0.050      25.611                          

 Recovery time                                          -0.277      25.334                          

 Data required time                                                 25.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.334                          
 Data arrival time                                                   7.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.878                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.476
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.824       5.946         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.261       6.207 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      1.190       7.397         u_CORES/u_debug_core_0/resetn
 CLMA_86_212/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   7.397         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.988%), Route: 1.190ns(82.012%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414      22.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      22.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      23.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.524      25.170         ntclkbufg_2      
 CLMA_86_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.476      25.646                          
 clock uncertainty                                      -0.050      25.596                          

 Recovery time                                          -0.277      25.319                          

 Data required time                                                 25.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.319                          
 Data arrival time                                                   7.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.727
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.515       5.161         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.218       5.379 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.274       5.653         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.101       5.754 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.754         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/RS

 Data arrival time                                                   5.754         Logic Levels: 1  
                                                                                   Logic: 0.319ns(53.794%), Route: 0.274ns(46.206%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.823       5.945         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK
 clock pessimism                                        -0.727       5.218                          
 clock uncertainty                                       0.000       5.218                          

 Removal time                                            0.000       5.218                          

 Data required time                                                  5.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.218                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.727
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.515       5.161         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.218       5.379 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.274       5.653         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.101       5.754 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.754         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.754         Logic Levels: 1  
                                                                                   Logic: 0.319ns(53.794%), Route: 0.274ns(46.206%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.823       5.945         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.727       5.218                          
 clock uncertainty                                       0.000       5.218                          

 Removal time                                            0.000       5.218                          

 Data required time                                                  5.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.218                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.727
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.414       2.507 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.507         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       2.561 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       3.646         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.515       5.161         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.218       5.379 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.274       5.653         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.101       5.754 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.754         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.754         Logic Levels: 1  
                                                                                   Logic: 0.319ns(53.794%), Route: 0.274ns(46.206%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.823       5.945         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.727       5.218                          
 clock uncertainty                                       0.000       5.218                          

 Removal time                                            0.000       5.218                          

 Data required time                                                  5.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.218                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.536                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.829       5.951         ntclkbufg_2      
 CLMA_30_220/CLK                                                           r       led[0]/opit_0_inv/CLK

 CLMA_30_220/Q0                    tco                   0.258       6.209 f       led[0]/opit_0_inv/Q
                                   net (fanout=4)        0.603       6.812         nt_led[0]        
 IOL_7_229/DO                      td                    0.122       6.934 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.934         led_obuf[0]/ntO  
 IOBS_0_229/PAD                    td                    3.180      10.114 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.060      10.174         led[0]           
 F3                                                                        f       led[0] (port)    

 Data arrival time                                                  10.174         Logic Levels: 2  
                                                                                   Logic: 3.560ns(84.300%), Route: 0.663ns(15.700%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/opit_0_inv/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.833       5.955         ntclkbufg_2      
 CLMA_18_216/CLK                                                           r       led[2]/opit_0_inv/CLK

 CLMA_18_216/Q1                    tco                   0.258       6.213 f       led[2]/opit_0_inv/Q
                                   net (fanout=4)        0.549       6.762         nt_led[2]        
 IOL_7_225/DO                      td                    0.122       6.884 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.884         led_obuf[2]/ntO  
 IOBS_0_225/PAD                    td                    3.180      10.064 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.053      10.117         led[2]           
 J7                                                                        f       led[2] (port)    

 Data arrival time                                                  10.117         Logic Levels: 2  
                                                                                   Logic: 3.560ns(85.536%), Route: 0.602ns(14.464%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/opit_0_inv/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.658       2.751 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.751         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       2.818 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       4.122         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       4.122 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.833       5.955         ntclkbufg_2      
 CLMA_18_216/CLK                                                           r       led[1]/opit_0_inv/CLK

 CLMA_18_216/Q0                    tco                   0.258       6.213 f       led[1]/opit_0_inv/Q
                                   net (fanout=4)        0.477       6.690         nt_led[1]        
 IOL_7_226/DO                      td                    0.122       6.812 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.812         led_obuf[1]/ntO  
 IOBD_0_226/PAD                    td                    3.180       9.992 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.053      10.045         led[1]           
 J6                                                                        f       led[1] (port)    

 Data arrival time                                                  10.045         Logic Levels: 2  
                                                                                   Logic: 3.560ns(87.042%), Route: 0.530ns(12.958%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.355       2.397 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.397         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.490 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.637       3.127         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[1]/opit_0_inv/RS

 Data arrival time                                                   3.127         Logic Levels: 2  
                                                                                   Logic: 2.448ns(78.286%), Route: 0.679ns(21.714%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.355       2.397 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.397         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.490 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.637       3.127         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[2]/opit_0_inv/RS

 Data arrival time                                                   3.127         Logic Levels: 2  
                                                                                   Logic: 2.448ns(78.286%), Route: 0.679ns(21.714%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.355       2.397 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.397         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.490 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.637       3.127         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[3]/opit_0_inv/RS

 Data arrival time                                                   3.127         Logic Levels: 2  
                                                                                   Logic: 2.448ns(78.286%), Route: 0.679ns(21.714%)
====================================================================================================

{clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_62_248/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter[23]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.643
  Launch Clock Delay      :  5.243
  Clock Pessimism Removal :  0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.411       5.243         ntclkbufg_2      
 CLMA_30_212/CLK                                                           r       counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_212/Q0                    tco                   0.200       5.443 r       counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.515       5.958         counter[0]       
 CLMA_38_212/Y2                    td                    0.166       6.124 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.229       6.353         _N117            
 CLMA_38_212/Y1                    td                    0.212       6.565 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.342       6.907         _N13             
 CLMA_38_208/Y1                    td                    0.129       7.036 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.228       7.264         _N21             
 CLMA_38_208/Y0                    td                    0.125       7.389 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.385       7.774         _N29             
 CLMA_30_213/Y1                    td                    0.129       7.903 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.229       8.132         _N37             
 CLMA_30_213/Y2                    td                    0.126       8.258 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.492       8.750         _N45             
 CLMA_38_216/COUT                  td                    0.250       9.000 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.000         _N51             
                                                         0.052       9.052 f       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.052         _N53             
 CLMA_38_220/COUT                  td                    0.080       9.132 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.132         _N55             
                                                         0.052       9.184 f       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.184         _N57             
 CLMA_38_224/COUT                  td                    0.080       9.264 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.264         _N59             
                                                         0.052       9.316 f       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.316         _N61             
 CLMA_38_228/COUT                  td                    0.080       9.396 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.396         _N63             
                                                         0.052       9.448 f       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.448         _N65             
 CLMA_38_232/COUT                  td                    0.080       9.528 r       counter[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.528         _N67             
                                                         0.052       9.580 f       counter[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.580         _N69             
                                                                           f       counter[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.580         Logic Levels: 11 
                                                                                   Logic: 1.917ns(44.201%), Route: 2.420ns(55.799%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.220      24.643         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       counter[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.579      25.222                          
 clock uncertainty                                      -0.050      25.172                          

 Setup time                                             -0.105      25.067                          

 Data required time                                                 25.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.067                          
 Data arrival time                                                   9.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.487                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter[21]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.643
  Launch Clock Delay      :  5.243
  Clock Pessimism Removal :  0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.411       5.243         ntclkbufg_2      
 CLMA_30_212/CLK                                                           r       counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_212/Q0                    tco                   0.200       5.443 r       counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.515       5.958         counter[0]       
 CLMA_38_212/Y2                    td                    0.166       6.124 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.229       6.353         _N117            
 CLMA_38_212/Y1                    td                    0.212       6.565 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.342       6.907         _N13             
 CLMA_38_208/Y1                    td                    0.129       7.036 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.228       7.264         _N21             
 CLMA_38_208/Y0                    td                    0.125       7.389 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.385       7.774         _N29             
 CLMA_30_213/Y1                    td                    0.129       7.903 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.229       8.132         _N37             
 CLMA_30_213/Y2                    td                    0.126       8.258 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.492       8.750         _N45             
 CLMA_38_216/COUT                  td                    0.250       9.000 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.000         _N51             
                                                         0.052       9.052 f       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.052         _N53             
 CLMA_38_220/COUT                  td                    0.080       9.132 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.132         _N55             
                                                         0.052       9.184 f       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.184         _N57             
 CLMA_38_224/COUT                  td                    0.080       9.264 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.264         _N59             
                                                         0.052       9.316 f       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.316         _N61             
 CLMA_38_228/COUT                  td                    0.080       9.396 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.396         _N63             
                                                         0.052       9.448 f       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.448         _N65             
 CLMA_38_232/COUT                  td                    0.079       9.527 f       counter[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.527         _N67             
 CLMA_38_236/CIN                                                           f       counter[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.527         Logic Levels: 11 
                                                                                   Logic: 1.864ns(43.511%), Route: 2.420ns(56.489%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.220      24.643         ntclkbufg_2      
 CLMA_38_236/CLK                                                           r       counter[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.579      25.222                          
 clock uncertainty                                      -0.050      25.172                          

 Setup time                                             -0.105      25.067                          

 Data required time                                                 25.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.067                          
 Data arrival time                                                   9.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.540                          
====================================================================================================

====================================================================================================

Startpoint  : counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter[19]/opit_0_inv_A2Q21/Cin
Path Group  : clock
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.639
  Launch Clock Delay      :  5.243
  Clock Pessimism Removal :  0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.411       5.243         ntclkbufg_2      
 CLMA_30_212/CLK                                                           r       counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_212/Q0                    tco                   0.200       5.443 r       counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.515       5.958         counter[0]       
 CLMA_38_212/Y2                    td                    0.166       6.124 r       N3_mux6_5/gateop_perm/Z
                                   net (fanout=1)        0.229       6.353         _N117            
 CLMA_38_212/Y1                    td                    0.212       6.565 r       N3_mux6_7/gateop_perm/Z
                                   net (fanout=1)        0.342       6.907         _N13             
 CLMA_38_208/Y1                    td                    0.129       7.036 r       N3_mux10_1/gateop_perm/Z
                                   net (fanout=1)        0.228       7.264         _N21             
 CLMA_38_208/Y0                    td                    0.125       7.389 r       N3_mux14/gateop_perm/Z
                                   net (fanout=1)        0.385       7.774         _N29             
 CLMA_30_213/Y1                    td                    0.129       7.903 r       N3_mux18/gateop_perm/Z
                                   net (fanout=1)        0.229       8.132         _N37             
 CLMA_30_213/Y2                    td                    0.126       8.258 r       N3_mux22/gateop_perm/Z
                                   net (fanout=24)       0.492       8.750         _N45             
 CLMA_38_216/COUT                  td                    0.250       9.000 r       counter[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.000         _N51             
                                                         0.052       9.052 f       counter[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.052         _N53             
 CLMA_38_220/COUT                  td                    0.080       9.132 r       counter[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.132         _N55             
                                                         0.052       9.184 f       counter[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.184         _N57             
 CLMA_38_224/COUT                  td                    0.080       9.264 r       counter[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.264         _N59             
                                                         0.052       9.316 f       counter[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.316         _N61             
 CLMA_38_228/COUT                  td                    0.080       9.396 r       counter[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.396         _N63             
                                                         0.052       9.448 f       counter[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.448         _N65             
                                                                           f       counter[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.448         Logic Levels: 10 
                                                                                   Logic: 1.785ns(42.449%), Route: 2.420ns(57.551%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.216      24.639         ntclkbufg_2      
 CLMA_38_232/CLK                                                           r       counter[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.579      25.218                          
 clock uncertainty                                      -0.050      25.168                          

 Setup time                                             -0.105      25.063                          

 Data required time                                                 25.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.063                          
 Data arrival time                                                   9.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[7]
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.296
  Launch Clock Delay      :  4.652
  Clock Pessimism Removal :  -0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.229       4.652         ntclkbufg_2      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK

 CLMA_46_244/Q2                    tco                   0.185       4.837 f       u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/Q
                                   net (fanout=1)        0.342       5.179         u_CORES/u_debug_core_0/DATA_ff[0] [14]
 DRM_62_248/DA0[7]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[7]

 Data arrival time                                                   5.179         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.104%), Route: 0.342ns(64.896%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.464       5.296         ntclkbufg_2      
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.409       4.887                          
 clock uncertainty                                       0.000       4.887                          

 Hold time                                               0.072       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[5]
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.296
  Launch Clock Delay      :  4.652
  Clock Pessimism Removal :  -0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.229       4.652         ntclkbufg_2      
 CLMA_46_244/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK

 CLMA_46_244/Q0                    tco                   0.185       4.837 f       u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/Q
                                   net (fanout=1)        0.346       5.183         u_CORES/u_debug_core_0/DATA_ff[0] [12]
 DRM_62_248/DA0[5]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[5]

 Data arrival time                                                   5.183         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.840%), Route: 0.346ns(65.160%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.464       5.296         ntclkbufg_2      
 DRM_62_248/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.409       4.887                          
 clock uncertainty                                       0.000       4.887                          

 Hold time                                               0.072       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                   5.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/L4
Path Group  : clock
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.258
  Launch Clock Delay      :  4.640
  Clock Pessimism Removal :  -0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.217       4.640         ntclkbufg_2      
 CLMA_86_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK

 CLMA_86_212/Q1                    tco                   0.185       4.825 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/Q
                                   net (fanout=1)        0.205       5.030         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7]
 CLMA_82_208/B4                                                            f       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.030         Logic Levels: 0  
                                                                                   Logic: 0.185ns(47.436%), Route: 0.205ns(52.564%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.426       5.258         ntclkbufg_2      
 CLMA_82_208/CLK                                                           r       u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.409       4.849                          
 clock uncertainty                                       0.000       4.849                          

 Hold time                                              -0.045       4.804                          

 Data required time                                                  4.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.804                          
 Data arrival time                                                   5.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.552
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.437       2.970         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.200       3.170 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.702       3.872         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_236/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.872         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.173%), Route: 0.702ns(77.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.220      27.552         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.753                          
 clock uncertainty                                      -0.050      27.703                          

 Setup time                                             -0.135      27.568                          

 Data required time                                                 27.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.568                          
 Data arrival time                                                   3.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.541
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.437       2.970         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.200       3.170 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.696       3.866         u_CORES/u_jtag_hub/data_ctrl
 CLMS_46_229/C0                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.866         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.321%), Route: 0.696ns(77.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.209      27.541         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.742                          
 clock uncertainty                                      -0.050      27.692                          

 Setup time                                             -0.097      27.595                          

 Data required time                                                 27.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.595                          
 Data arrival time                                                   3.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.729                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.541
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.437       2.970         ntclkbufg_1      
 CLMA_38_272/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_38_272/Q0                    tco                   0.200       3.170 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.696       3.866         u_CORES/u_jtag_hub/data_ctrl
 CLMS_46_229/B0                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.866         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.321%), Route: 0.696ns(77.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      26.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.209      27.541         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.742                          
 clock uncertainty                                      -0.050      27.692                          

 Setup time                                             -0.091      27.601                          

 Data required time                                                 27.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.601                          
 Data arrival time                                                   3.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB_CAS
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  2.529
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.217       2.529         ntclkbufg_1      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_224/Q0                    tco                   0.186       2.715 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.378       3.093         u_CORES/u_debug_core_0/ram_radr [10]
 DRM_62_248/ADB_CAS                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB_CAS

 Data arrival time                                                   3.093         Logic Levels: 0  
                                                                                   Logic: 0.186ns(32.979%), Route: 0.378ns(67.021%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.468       3.001         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.221       2.780                          
 clock uncertainty                                       0.000       2.780                          

 Hold time                                               0.015       2.795                          

 Data required time                                                  2.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.795                          
 Data arrival time                                                   3.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[11]
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  2.524
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.212       2.524         ntclkbufg_1      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_220/Q0                    tco                   0.186       2.710 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.380       3.090         u_CORES/u_debug_core_0/ram_radr [8]
 DRM_62_248/ADB0[11]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[11]

 Data arrival time                                                   3.090         Logic Levels: 0  
                                                                                   Logic: 0.186ns(32.862%), Route: 0.380ns(67.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.468       3.001         ntclkbufg_1      
 DRM_62_248/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.221       2.780                          
 clock uncertainty                                       0.000       2.780                          

 Hold time                                               0.005       2.785                          

 Data required time                                                  2.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.785                          
 Data arrival time                                                   3.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.950
  Launch Clock Delay      :  2.519
  Clock Pessimism Removal :  -0.431
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.207       2.519         ntclkbufg_1      
 CLMS_46_225/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMS_46_225/Q0                    tco                   0.186       2.705 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.136       2.841         u_CORES/shift_d  
 CLMS_46_225/M2                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   2.841         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.764%), Route: 0.136ns(42.236%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.417       2.950         ntclkbufg_1      
 CLMS_46_225/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.431       2.519                          
 clock uncertainty                                       0.000       2.519                          

 Hold time                                              -0.002       2.517                          

 Data required time                                                  2.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.517                          
 Data arrival time                                                   2.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.529
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.425      27.965         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_50_228/Y0                    tco                   0.282      28.247 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=25)       0.354      28.601         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_54_229/Y0                    td                    0.294      28.895 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=3)        0.438      29.333         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_228/Y2                    td                    0.126      29.459 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=11)       0.233      29.692         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_58_225/Y2                    td                    0.217      29.909 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_4/gateop_perm/Z
                                   net (fanout=8)        0.359      30.268         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2032
 CLMA_58_216/Y3                    td                    0.129      30.397 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3/gateop_perm/Z
                                   net (fanout=4)        0.315      30.712         u_CORES/u_debug_core_0/u_rd_addr_gen/N483
 CLMA_58_225/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.712         Logic Levels: 4  
                                                                                   Logic: 1.048ns(38.151%), Route: 1.699ns(61.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.217      52.529         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.529                          
 clock uncertainty                                      -0.050      52.479                          

 Setup time                                             -0.213      52.266                          

 Data required time                                                 52.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.266                          
 Data arrival time                                                  30.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.425      27.965         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_50_228/Y0                    tco                   0.282      28.247 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=25)       0.354      28.601         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_54_229/Y0                    td                    0.294      28.895 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=3)        0.438      29.333         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_228/Y2                    td                    0.126      29.459 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=11)       0.233      29.692         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_58_225/Y2                    td                    0.217      29.909 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_4/gateop_perm/Z
                                   net (fanout=8)        0.359      30.268         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2032
 CLMA_58_216/Y3                    td                    0.129      30.397 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3/gateop_perm/Z
                                   net (fanout=4)        0.193      30.590         u_CORES/u_debug_core_0/u_rd_addr_gen/N483
 CLMA_58_216/CECO                  td                    0.090      30.680 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      30.680         ntR84            
 CLMA_58_220/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.680         Logic Levels: 5  
                                                                                   Logic: 1.138ns(41.915%), Route: 1.577ns(58.085%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.212      52.524         ntclkbufg_1      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.524                          
 clock uncertainty                                      -0.050      52.474                          

 Setup time                                             -0.223      52.251                          

 Data required time                                                 52.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.251                          
 Data arrival time                                                  30.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.524
  Launch Clock Delay      :  2.965
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.425      27.965         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_50_228/Y0                    tco                   0.282      28.247 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=25)       0.354      28.601         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_54_229/Y0                    td                    0.294      28.895 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=3)        0.438      29.333         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_228/Y2                    td                    0.126      29.459 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=11)       0.233      29.692         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_58_225/Y2                    td                    0.217      29.909 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_4/gateop_perm/Z
                                   net (fanout=8)        0.359      30.268         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2032
 CLMA_58_216/Y3                    td                    0.129      30.397 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N483_3/gateop_perm/Z
                                   net (fanout=4)        0.193      30.590         u_CORES/u_debug_core_0/u_rd_addr_gen/N483
 CLMA_58_216/CECO                  td                    0.090      30.680 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      30.680         ntR84            
 CLMA_58_220/CECI                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.680         Logic Levels: 5  
                                                                                   Logic: 1.138ns(41.915%), Route: 1.577ns(58.085%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      51.312 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.212      52.524         ntclkbufg_1      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.524                          
 clock uncertainty                                      -0.050      52.474                          

 Setup time                                             -0.223      52.251                          

 Data required time                                                 52.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.251                          
 Data arrival time                                                  30.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.954
  Launch Clock Delay      :  2.527
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.210      27.527         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_50_224/Q0                    tco                   0.185      27.712 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.131      27.843         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_50_225/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.843         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.421       2.954         ntclkbufg_1      
 CLMA_50_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.954                          
 clock uncertainty                                       0.050       3.004                          

 Hold time                                              -0.065       2.939                          

 Data required time                                                  2.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.939                          
 Data arrival time                                                  27.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.532
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.215      27.532         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_50_228/Q1                    tco                   0.185      27.717 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.245      27.962         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [4]
 CLMS_54_225/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.962         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.023%), Route: 0.245ns(56.977%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.424       2.957         ntclkbufg_1      
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                               0.026       3.033                          

 Data required time                                                  3.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.033                          
 Data arrival time                                                  27.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.532
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.215      27.532         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_50_228/Q3                    tco                   0.186      27.718 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=5)        0.235      27.953         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_54_225/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.953         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.181%), Route: 0.235ns(55.819%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000       1.533 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.424       2.957         ntclkbufg_1      
 CLMS_54_225/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.002       3.005                          

 Data required time                                                  3.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.005                          
 Data arrival time                                                  27.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.527
  Launch Clock Delay      :  2.948
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.399      77.948         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.183      78.131 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.787      79.918         u_CORES/id_o [3] 
 CLMA_50_224/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.918         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.289%), Route: 1.787ns(90.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.210     127.527         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.527                          
 clock uncertainty                                      -0.050     127.477                          

 Setup time                                             -0.034     127.443                          

 Data required time                                                127.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.443                          
 Data arrival time                                                  79.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.532
  Launch Clock Delay      :  2.959
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.410      77.959         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q3                    tco                   0.183      78.142 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.611      79.753         u_CORES/id_o [0] 
 CLMA_50_228/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  79.753         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.201%), Route: 1.611ns(89.799%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.215     127.532         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.532                          
 clock uncertainty                                      -0.050     127.482                          

 Setup time                                             -0.034     127.448                          

 Data required time                                                127.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.448                          
 Data arrival time                                                  79.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.532
  Launch Clock Delay      :  2.948
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000      76.549 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.399      77.948         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.183      78.131 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.610      79.741         u_CORES/id_o [3] 
 CLMA_50_228/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.741         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.206%), Route: 1.610ns(89.794%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.215     127.532         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.532                          
 clock uncertainty                                      -0.050     127.482                          

 Setup time                                             -0.034     127.448                          

 Data required time                                                127.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.448                          
 Data arrival time                                                  79.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.965
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.209     127.541         ntclkbufg_1      
 CLMS_46_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_229/Q1                    tco                   0.173     127.714 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.735     128.449         u_CORES/id_o [2] 
 CLMA_50_228/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 128.449         Logic Levels: 0  
                                                                                   Logic: 0.173ns(19.053%), Route: 0.735ns(80.947%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.425     127.965         ntclkbufg_0      
 CLMA_50_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.965                          
 clock uncertainty                                       0.050     128.015                          

 Hold time                                              -0.002     128.013                          

 Data required time                                                128.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.013                          
 Data arrival time                                                 128.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.961
  Launch Clock Delay      :  2.552
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.220     127.552         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q3                    tco                   0.173     127.725 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.776     128.501         u_CORES/id_o [0] 
 CLMA_50_224/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.501         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.230%), Route: 0.776ns(81.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.421     127.961         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.961                          
 clock uncertainty                                       0.050     128.011                          

 Hold time                                              -0.002     128.009                          

 Data required time                                                128.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.009                          
 Data arrival time                                                 128.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.961
  Launch Clock Delay      :  2.552
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_105/CLK_USCM              td                    0.000     126.332 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=185)      1.220     127.552         ntclkbufg_1      
 CLMA_50_236/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_236/Q2                    tco                   0.173     127.725 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.883     128.608         u_CORES/id_o [4] 
 CLMA_50_224/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.608         Logic Levels: 0  
                                                                                   Logic: 0.173ns(16.383%), Route: 0.883ns(83.617%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_106/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.421     127.961         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.961                          
 clock uncertainty                                       0.050     128.011                          

 Hold time                                              -0.002     128.009                          

 Data required time                                                128.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.009                          
 Data arrival time                                                 128.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  5.247
  Clock Pessimism Removal :  0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.415       5.247         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.200       5.447 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.987       6.434         u_CORES/u_debug_core_0/resetn
 CLMA_86_212/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/RS

 Data arrival time                                                   6.434         Logic Levels: 0  
                                                                                   Logic: 0.200ns(16.849%), Route: 0.987ns(83.151%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.217      24.640         ntclkbufg_2      
 CLMA_86_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK
 clock pessimism                                         0.409      25.049                          
 clock uncertainty                                      -0.050      24.999                          

 Recovery time                                          -0.213      24.786                          

 Data required time                                                 24.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.786                          
 Data arrival time                                                   6.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  5.247
  Clock Pessimism Removal :  0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.415       5.247         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.200       5.447 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.987       6.434         u_CORES/u_debug_core_0/resetn
 CLMA_86_212/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS

 Data arrival time                                                   6.434         Logic Levels: 0  
                                                                                   Logic: 0.200ns(16.849%), Route: 0.987ns(83.151%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.217      24.640         ntclkbufg_2      
 CLMA_86_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
 clock pessimism                                         0.409      25.049                          
 clock uncertainty                                      -0.050      24.999                          

 Recovery time                                          -0.213      24.786                          

 Data required time                                                 24.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.786                          
 Data arrival time                                                   6.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS
Path Group  : clock
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  5.247
  Clock Pessimism Removal :  0.409
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.415       5.247         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.200       5.447 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.987       6.434         u_CORES/u_debug_core_0/resetn
 CLMA_86_212/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS

 Data arrival time                                                   6.434         Logic Levels: 0  
                                                                                   Logic: 0.200ns(16.849%), Route: 0.987ns(83.151%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                              20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452      22.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      22.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      23.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      23.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.217      24.640         ntclkbufg_2      
 CLMA_86_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK
 clock pessimism                                         0.409      25.049                          
 clock uncertainty                                      -0.050      24.999                          

 Recovery time                                          -0.213      24.786                          

 Data required time                                                 24.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.786                          
 Data arrival time                                                   6.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.245
  Launch Clock Delay      :  4.628
  Clock Pessimism Removal :  -0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.205       4.628         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.185       4.813 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.252       5.065         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.086       5.151 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.151         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/RS

 Data arrival time                                                   5.151         Logic Levels: 1  
                                                                                   Logic: 0.271ns(51.816%), Route: 0.252ns(48.184%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.413       5.245         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK
 clock pessimism                                        -0.579       4.666                          
 clock uncertainty                                       0.000       4.666                          

 Removal time                                            0.000       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.245
  Launch Clock Delay      :  4.628
  Clock Pessimism Removal :  -0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.205       4.628         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.185       4.813 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.252       5.065         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.086       5.151 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.151         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.151         Logic Levels: 1  
                                                                                   Logic: 0.271ns(51.816%), Route: 0.252ns(48.184%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.413       5.245         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.579       4.666                          
 clock uncertainty                                       0.000       4.666                          

 Removal time                                            0.000       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS
Path Group  : clock
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.245
  Launch Clock Delay      :  4.628
  Clock Pessimism Removal :  -0.579
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.452       2.545 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.545         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       2.583 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       3.423         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.423 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.205       4.628         ntclkbufg_2      
 CLMA_54_216/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_54_216/Q0                    tco                   0.185       4.813 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=208)      0.252       5.065         u_CORES/u_debug_core_0/resetn
 CLMS_46_217/RSCO                  td                    0.086       5.151 r       u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.151         ntR39            
 CLMS_46_221/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.151         Logic Levels: 1  
                                                                                   Logic: 0.271ns(51.816%), Route: 0.252ns(48.184%)
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.413       5.245         ntclkbufg_2      
 CLMS_46_221/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.579       4.666                          
 clock uncertainty                                       0.000       4.666                          

 Removal time                                            0.000       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.420       5.252         ntclkbufg_2      
 CLMA_30_220/CLK                                                           r       led[0]/opit_0_inv/CLK

 CLMA_30_220/Q0                    tco                   0.198       5.450 f       led[0]/opit_0_inv/Q
                                   net (fanout=4)        0.531       5.981         nt_led[0]        
 IOL_7_229/DO                      td                    0.078       6.059 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.059         led_obuf[0]/ntO  
 IOBS_0_229/PAD                    td                    2.489       8.548 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.060       8.608         led[0]           
 F3                                                                        f       led[0] (port)    

 Data arrival time                                                   8.608         Logic Levels: 2  
                                                                                   Logic: 2.765ns(82.390%), Route: 0.591ns(17.610%)
====================================================================================================

====================================================================================================

Startpoint  : led[2]/opit_0_inv/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.425       5.257         ntclkbufg_2      
 CLMA_18_216/CLK                                                           r       led[2]/opit_0_inv/CLK

 CLMA_18_216/Q1                    tco                   0.200       5.457 r       led[2]/opit_0_inv/Q
                                   net (fanout=4)        0.562       6.019         nt_led[2]        
 IOL_7_225/DO                      td                    0.081       6.100 r       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.100         led_obuf[2]/ntO  
 IOBS_0_225/PAD                    td                    2.424       8.524 r       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.053       8.577         led[2]           
 J7                                                                        r       led[2] (port)    

 Data arrival time                                                   8.577         Logic Levels: 2  
                                                                                   Logic: 2.705ns(81.476%), Route: 0.615ns(18.524%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/opit_0_inv/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock (rising edge)                               0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    2.710       2.803 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.803         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       2.848 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       3.832         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       3.832 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=457)      1.425       5.257         ntclkbufg_2      
 CLMA_18_216/CLK                                                           r       led[1]/opit_0_inv/CLK

 CLMA_18_216/Q0                    tco                   0.198       5.455 f       led[1]/opit_0_inv/Q
                                   net (fanout=4)        0.421       5.876         nt_led[1]        
 IOL_7_226/DO                      td                    0.078       5.954 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       5.954         led_obuf[1]/ntO  
 IOBD_0_226/PAD                    td                    2.489       8.443 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.053       8.496         led[1]           
 J6                                                                        f       led[1] (port)    

 Data arrival time                                                   8.496         Logic Levels: 2  
                                                                                   Logic: 2.765ns(85.366%), Route: 0.474ns(14.634%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.297       2.339 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.339         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       2.405 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.582       2.987         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[1]/opit_0_inv/RS

 Data arrival time                                                   2.987         Logic Levels: 2  
                                                                                   Logic: 2.363ns(79.109%), Route: 0.624ns(20.891%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.297       2.339 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.339         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       2.405 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.582       2.987         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[2]/opit_0_inv/RS

 Data arrival time                                                   2.987         Logic Levels: 2  
                                                                                   Logic: 2.363ns(79.109%), Route: 0.624ns(20.891%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    2.297       2.339 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.339         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       2.405 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=7)        0.582       2.987         nt_sys_rst_n     
 CLMA_18_216/RS                                                            f       led[3]/opit_0_inv/RS

 Data arrival time                                                   2.987         Logic Levels: 2  
                                                                                   Logic: 2.363ns(79.109%), Route: 0.624ns(20.891%)
====================================================================================================

{clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_248/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           High Pulse Width  DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_50_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/place_route/flow_ledN_pnr.adf       
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/report_timing/flow_ledN_rtp.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/report_timing/flow_ledN.rtr         
+------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 441,352,192 bytes
Total CPU  time to report_timing completion : 1.172 sec
Process Total CPU  time to report_timing completion : 1.172 sec
Total real time to report_timing completion : 5.000 sec
