#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13b718390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b70e7f0 .scope module, "pcunit" "pcunit" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "ClkEn_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 4 "PCoper_c_i";
    .port_info 4 /INPUT 12 "addr_e_i";
    .port_info 5 /INPUT 8 "disp_e_i";
    .port_info 6 /INPUT 1 "int_c_i";
    .port_info 7 /INPUT 1 "PCEn_c_i";
    .port_info 8 /INPUT 1 "ccC_e_i";
    .port_info 9 /INPUT 1 "ccZ_e_i";
    .port_info 10 /OUTPUT 12 "inst_addr_o";
    .port_info 11 /OUTPUT 1 "intc_o";
    .port_info 12 /OUTPUT 1 "intz_o";
L_0x13b70cee0 .functor BUFZ 12, v0x13b72bb20_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
o0x140040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72bfc0_0 .net "ClkEn_i", 0 0, o0x140040040;  0 drivers
o0x140040730 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c080_0 .net "PCEn_c_i", 0 0, o0x140040730;  0 drivers
v0x13b72c110_0 .net "PC_e", 11 0, v0x13b72bb20_0;  1 drivers
o0x1400406a0 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x13b72c1c0_0 .net "PCnew_e", 11 0, o0x1400406a0;  0 drivers
o0x140040430 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13b72c270_0 .net "PCoper_c_i", 3 0, o0x140040430;  0 drivers
o0x140040460 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x13b72c340_0 .net "addr_e_i", 11 0, o0x140040460;  0 drivers
o0x140040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c3f0_0 .net "ccC_e_i", 0 0, o0x140040010;  0 drivers
o0x1400401f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c4c0_0 .net "ccZ_e_i", 0 0, o0x1400401f0;  0 drivers
o0x1400406d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c590_0 .net "clkEn_i", 0 0, o0x1400406d0;  0 drivers
o0x140040070 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c6a0_0 .net "clk_i", 0 0, o0x140040070;  0 drivers
o0x140040490 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13b72c730_0 .net "disp_e_i", 7 0, o0x140040490;  0 drivers
v0x13b72c7c0_0 .net "inst_addr_o", 11 0, L_0x13b70cee0;  1 drivers
v0x13b72c850_0 .net "intPC_e", 11 0, v0x13b72a9a0_0;  1 drivers
o0x1400401c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72c920_0 .net "int_c_i", 0 0, o0x1400401c0;  0 drivers
v0x13b72c9b0_0 .net "intc_o", 0 0, v0x13b72a770_0;  1 drivers
v0x13b72ca40_0 .net "intz_o", 0 0, v0x13b72a850_0;  1 drivers
o0x140040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13b72caf0_0 .net "rst_i", 0 0, o0x140040190;  0 drivers
S_0x13b70c910 .scope module, "int_reg" "IntReg" 3 37, 4 1 0, S_0x13b70e7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "pc_o";
    .port_info 1 /INPUT 1 "c_i";
    .port_info 2 /INPUT 1 "z_i";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "cen";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 1 "intc_o";
    .port_info 8 /OUTPUT 1 "intz_o";
    .port_info 9 /INPUT 12 "pc_i";
v0x13b70db10_0 .net "c_i", 0 0, o0x140040010;  alias, 0 drivers
v0x13b72a5a0_0 .net "cen", 0 0, o0x140040040;  alias, 0 drivers
v0x13b72a640_0 .net "clk", 0 0, o0x140040070;  alias, 0 drivers
v0x13b72a6d0_0 .var "gClk", 0 0;
v0x13b72a770_0 .var "intc_o", 0 0;
v0x13b72a850_0 .var "intz_o", 0 0;
v0x13b72a8f0_0 .net "pc_i", 11 0, v0x13b72bb20_0;  alias, 1 drivers
v0x13b72a9a0_0 .var "pc_o", 11 0;
v0x13b72aa50_0 .net "rst", 0 0, o0x140040190;  alias, 0 drivers
v0x13b72ab60_0 .net "we", 0 0, o0x1400401c0;  alias, 0 drivers
v0x13b72abf0_0 .net "z_i", 0 0, o0x1400401f0;  alias, 0 drivers
E_0x13b71a260 .event posedge, v0x13b72a6d0_0;
S_0x13b72ad80 .scope module, "new_pc" "NewPC" 3 25, 5 1 0, S_0x13b70e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "PCoper_i";
    .port_info 1 /INPUT 1 "carry_i";
    .port_info 2 /INPUT 1 "zero_i";
    .port_info 3 /INPUT 12 "stackaddr_i";
    .port_info 4 /INPUT 12 "intPC_i";
    .port_info 5 /INPUT 12 "PC_i";
    .port_info 6 /INPUT 8 "offset_i";
    .port_info 7 /INPUT 12 "addr_i";
    .port_info 8 /OUTPUT 12 "PC_o";
v0x13b72b060_0 .net "PC_i", 11 0, v0x13b72bb20_0;  alias, 1 drivers
v0x13b72b130_0 .var "PC_o", 11 0;
v0x13b72b1d0_0 .net "PCoper_i", 3 0, o0x140040430;  alias, 0 drivers
v0x13b72b290_0 .net "addr_i", 11 0, o0x140040460;  alias, 0 drivers
v0x13b72b340_0 .net "carry_i", 0 0, o0x140040010;  alias, 0 drivers
v0x13b72b410_0 .net "intPC_i", 11 0, v0x13b72a9a0_0;  alias, 1 drivers
v0x13b72b4c0_0 .net "offset_i", 7 0, o0x140040490;  alias, 0 drivers
L_0x140078010 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b72b560_0 .net "stackaddr_i", 11 0, L_0x140078010;  1 drivers
v0x13b72b610_0 .net "zero_i", 0 0, o0x1400401f0;  alias, 0 drivers
E_0x13b72a810/0 .event edge, v0x13b72b1d0_0, v0x13b72a8f0_0, v0x13b72abf0_0, v0x13b72b4c0_0;
E_0x13b72a810/1 .event edge, v0x13b70db10_0, v0x13b72b290_0, v0x13b72a9a0_0, v0x13b72b560_0;
E_0x13b72a810 .event/or E_0x13b72a810/0, E_0x13b72a810/1;
S_0x13b72b7d0 .scope module, "prog_counter" "ProgCounter" 3 50, 6 1 0, S_0x13b70e7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "PC_i";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "cen";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 12 "PC_o";
v0x13b72ba60_0 .net "PC_i", 11 0, o0x1400406a0;  alias, 0 drivers
v0x13b72bb20_0 .var "PC_o", 11 0;
v0x13b72bc00_0 .net "cen", 0 0, o0x1400406d0;  alias, 0 drivers
v0x13b72bc90_0 .net "clk", 0 0, o0x140040070;  alias, 0 drivers
v0x13b72bd40_0 .var "gclk", 0 0;
v0x13b72be10_0 .net "rst", 0 0, o0x140040190;  alias, 0 drivers
v0x13b72bea0_0 .net "we", 0 0, o0x140040730;  alias, 0 drivers
E_0x13b72ba20 .event posedge, v0x13b72bd40_0;
    .scope S_0x13b72ad80;
T_0 ;
Ewait_0 .event/or E_0x13b72a810, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13b72b1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x13b72b060_0;
    %addi 1, 0, 12;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x13b72b610_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x13b72b060_0;
    %load/vec4 v0x13b72b4c0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x13b72b060_0;
    %addi 1, 0, 12;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x13b72b610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %load/vec4 v0x13b72b060_0;
    %load/vec4 v0x13b72b4c0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %load/vec4 v0x13b72b060_0;
    %addi 1, 0, 12;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x13b72b340_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x13b72b060_0;
    %load/vec4 v0x13b72b4c0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %load/vec4 v0x13b72b060_0;
    %addi 1, 0, 12;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x13b72b340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %load/vec4 v0x13b72b060_0;
    %load/vec4 v0x13b72b4c0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %load/vec4 v0x13b72b060_0;
    %addi 1, 0, 12;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x13b72b290_0;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x13b72b410_0;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x13b72b560_0;
    %store/vec4 v0x13b72b130_0, 0, 12;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13b70c910;
T_1 ;
    %load/vec4 v0x13b72a640_0;
    %load/vec4 v0x13b72a5a0_0;
    %and;
    %store/vec4 v0x13b72a6d0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x13b70c910;
T_2 ;
    %wait E_0x13b71a260;
    %load/vec4 v0x13b72aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x13b72a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b72a770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b72a850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13b72aa50_0;
    %nor/r;
    %load/vec4 v0x13b72ab60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13b72a8f0_0;
    %assign/vec4 v0x13b72a9a0_0, 0;
    %load/vec4 v0x13b70db10_0;
    %assign/vec4 v0x13b72a770_0, 0;
    %load/vec4 v0x13b72abf0_0;
    %assign/vec4 v0x13b72a850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13b72b7d0;
T_3 ;
    %load/vec4 v0x13b72bc90_0;
    %load/vec4 v0x13b72bc00_0;
    %and;
    %store/vec4 v0x13b72bd40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13b72b7d0;
T_4 ;
    %wait E_0x13b72ba20;
    %load/vec4 v0x13b72be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x13b72bb20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13b72be10_0;
    %nor/r;
    %load/vec4 v0x13b72bea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13b72ba60_0;
    %assign/vec4 v0x13b72bb20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "pcunit.sv";
    "./IntReg.sv";
    "./NewPC.sv";
    "./ProgCounter.sv";
