{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477442122418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477442122418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 19:35:22 2016 " "Processing started: Tue Oct 25 19:35:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477442122418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477442122418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab_n -c lab_n_qsim --generate_functional_sim_netlist " "Command: quartus_map lab_n -c lab_n_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477442122418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1477442123541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_n.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_n.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab_n " "Found entity 1: lab_n" {  } { { "lab_n.bdf" "" { Schematic "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/lab_n.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477442123837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477442123837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477442123884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477442123884 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../../evm0001/Desktop/CS413 Labs/HWLab2/ErikMacIntyre.bdf " "Can't analyze file -- file ../../../../../../evm0001/Desktop/CS413 Labs/HWLab2/ErikMacIntyre.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1477442123884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_n " "Elaborating entity \"lab_n\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477442123993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst\"" {  } { { "lab_n.bdf" "inst" { Schematic "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/lab_n.bdf" { { 104 352 560 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124040 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog1.v(10) " "Verilog HDL Case Statement warning at Verilog1.v(10): incomplete case statement has no default case item" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_theResult Verilog1.v(8) " "Verilog HDL Always Construct warning at Verilog1.v(8): inferring latch(es) for variable \"temp_theResult\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[0\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[0\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[1\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[1\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[2\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[2\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[3\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[3\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[4\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[4\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[5\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[5\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[6\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[6\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_theResult\[7\] Verilog1.v(8) " "Inferred latch for \"temp_theResult\[7\]\" at Verilog1.v(8)" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477442124056 "|lab_n|ALU1:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux0\"" {  } { { "Verilog1.v" "Mux0" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux1\"" {  } { { "Verilog1.v" "Mux1" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux2\"" {  } { { "Verilog1.v" "Mux2" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux3\"" {  } { { "Verilog1.v" "Mux3" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux4\"" {  } { { "Verilog1.v" "Mux4" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux5\"" {  } { { "Verilog1.v" "Mux5" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux6\"" {  } { { "Verilog1.v" "Mux6" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux7\"" {  } { { "Verilog1.v" "Mux7" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU1:inst\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU1:inst\|Mux8\"" {  } { { "Verilog1.v" "Mux8" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124180 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1477442124180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU1:inst\|lpm_mux:Mux0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU1:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124430 ""}  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477442124430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477442124539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477442124539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALU1:inst\|lpm_mux:Mux1\"" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst\|lpm_mux:Mux1 " "Instantiated megafunction \"ALU1:inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124570 ""}  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477442124570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"ALU1:inst\|lpm_mux:Mux7\"" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst\|lpm_mux:Mux7 " "Instantiated megafunction \"ALU1:inst\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""}  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477442124602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"ALU1:inst\|lpm_mux:Mux8\"" {  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU1:inst\|lpm_mux:Mux8 " "Instantiated megafunction \"ALU1:inst\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477442124602 ""}  } { { "Verilog1.v" "" { Text "C:/Users/JCC0032/Desktop/413/Lab 3/HW Lab  ALU/HW Lab  ALU/Verilog1.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477442124602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477442124664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 19:35:24 2016 " "Processing ended: Tue Oct 25 19:35:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477442124664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477442124664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477442124664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477442124664 ""}
