LIBRARY ieee; 
USE ieee.std_logic_1164.ALL;  
USE ieee.std_logic_arith.ALL;  
USE ieee.std_logic_unsigned.ALL; 
ENTITY alu IS 
PORT(
a      : IN STD_LOGIC_VECTOR(31 DOWNTO 0);  
b     : IN STD_LOGIC_VECTOR(31 DOWNTO 0);  
op     : IN STD_LOGIC_VECTOR( 2 DOWNTO 0);  
result   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);  
cout   : OUT STD_LOGIC;  
zero   : OUT STD_LOGIC);  
END alu; 
ARCHITECTURE description OF alu IS BEGIN 

	process (a,b,op)
	begin
		case op is
		when "000" => result <= a and b;
		when "001" => result <= a or b;
		when "010" => result <= a + b;
		when "011" => result <= a - b;
		when "100" =>
			result (31 downto 1) = a(30 downto 0);
			result (0)<='0';
		when "101" =>
			result (30 downto 0) = a(31 downto 1);
			result (31)<='0';
			
END description; 