INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
ERROR: [VRFC 10-1466] type std_ulogic does not match with the integer literal [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
ERROR: [VRFC 10-1412] syntax error near report [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:87]
ERROR: [VRFC 10-1472] type error near to_string ; expected type  void [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:87]
ERROR: [VRFC 10-2841] no feasible entry for subprogram to_string found [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:87]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity op_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/sa_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sa_top_tb
