0.6
2018.3
Dec  7 2018
00:33:28
D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.srcs/sim_1/imports/src/seven_segment_decoder.v,1687697526,verilog,,D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.srcs/sim_1/imports/src/tb_seven_segment_decoder.v,,seven_segment_decoder,,,,,,,,
D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.srcs/sim_1/imports/src/tb_seven_segment_decoder.v,1687697597,verilog,,,D:/BaiduSyncdisk/Repos/verilog-design/1/project/seven_segment_decoder/seven_segment_decoder.srcs/sim_1/imports/src/seven_segment_decoder.v,tb_seven_segment_decoder,,,,,,,,
