/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [19:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  reg [13:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [26:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_0z[14] ? celloutsig_1_0z[4] : celloutsig_1_3z[6];
  assign celloutsig_0_11z = celloutsig_0_1z[1] ? in_data[30] : celloutsig_0_3z;
  assign celloutsig_0_5z = ~(celloutsig_0_3z & celloutsig_0_2z[9]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z & celloutsig_0_1z[3]);
  assign celloutsig_0_8z = !(celloutsig_0_1z[1] ? celloutsig_0_4z[3] : celloutsig_0_35z);
  assign celloutsig_0_0z = ~((in_data[32] | in_data[43]) & in_data[37]);
  assign celloutsig_0_24z = ~((celloutsig_0_20z[11] | celloutsig_0_2z[6]) & celloutsig_0_10z);
  assign celloutsig_0_35z = celloutsig_0_4z[3] | celloutsig_0_3z;
  assign celloutsig_0_3z = celloutsig_0_2z[9] ^ in_data[95];
  assign celloutsig_0_37z = celloutsig_0_14z ^ celloutsig_0_3z;
  assign celloutsig_1_6z = in_data[158] ^ celloutsig_1_2z;
  assign celloutsig_1_19z = celloutsig_1_13z[2] ^ celloutsig_1_11z[8];
  assign celloutsig_0_15z = celloutsig_0_4z[1] ^ celloutsig_0_4z[0];
  assign celloutsig_0_43z = { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_13z } & celloutsig_0_1z;
  assign celloutsig_1_8z = { in_data[177:152], celloutsig_1_1z } & { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[40:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } & in_data[74:64];
  assign celloutsig_1_3z = { celloutsig_1_0z[17:6], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[13:2] };
  assign celloutsig_0_1z = { in_data[74:72], celloutsig_0_0z } / { 1'h1, in_data[12:10] };
  assign celloutsig_1_0z = in_data[122:104] / { 1'h1, in_data[114:97] };
  assign celloutsig_1_4z = celloutsig_1_0z[18:5] >= in_data[113:100];
  assign celloutsig_0_12z = celloutsig_0_4z[4:0] >= { celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_24z } >= { celloutsig_0_29z[3:2], celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_1_1z = ! in_data[180:178];
  assign celloutsig_1_2z = in_data[121:113] || { celloutsig_1_0z[15:8], celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_4z !== { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_2z[7:1], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z } !== { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_13z = ~ celloutsig_1_11z[5:0];
  assign celloutsig_0_22z = in_data[65] & celloutsig_0_10z;
  assign celloutsig_0_42z = ~^ { celloutsig_0_4z, celloutsig_0_37z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = ~^ in_data[72:63];
  assign celloutsig_1_18z = ^ { celloutsig_1_8z[16:15], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_9z = ^ { celloutsig_0_5z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_8z, 1'h0 };
  assign celloutsig_0_27z = { celloutsig_0_4z[3:1], celloutsig_0_17z } << { celloutsig_0_4z[4:3], 2'h0 };
  assign celloutsig_0_29z = { in_data[45:44], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z } << { celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_1_11z = in_data[155:145] <<< { celloutsig_1_3z[12:5], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_18z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_18z = { in_data[95:79], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_20z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_18z[15:7], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
