{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653855729896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653855729906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:22:09 2022 " "Processing started: Sun May 29 15:22:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653855729906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855729906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855729906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653855730576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653855730576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/mem_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/mem_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_programa-rtl " "Found design unit 1: mem_programa-rtl" {  } { { "../ElMicro/mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740856 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_programa " "Found entity 1: mem_programa" {  } { { "../ElMicro/mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp-SYN " "Found design unit 1: rp-SYN" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP " "Found entity 1: RP" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/alu_1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/alu_1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/busmux16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/busmux16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux16to1 " "Found entity 1: busmux16to1" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/ucontrol/ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/ucontrol/ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl-archUControl " "Found design unit 1: UControl-archUControl" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740876 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl " "Found entity 1: UControl" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/universalshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/universalshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniversalShiftRegister-Behavioral " "Found design unit 1: UniversalShiftRegister-Behavioral" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740886 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftRegister " "Found entity 1: UniversalShiftRegister" {  } { { "../ElMicro/UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/elmicro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/elmicro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro " "Found entity 1: ElMicro" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/data/miqroeva/miqrov11/elmicro/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/data/miqroeva/miqrov11/elmicro/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec-Behavioral " "Found design unit 1: Dec-Behavioral" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "../ElMicro/Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miqro_eva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miqro_eva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiQro_EVA " "Found entity 1: MiQro_EVA" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855740896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855740896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiQro_EVA " "Elaborating entity \"MiQro_EVA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653855741316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UControl UControl:inst " "Elaborating entity \"UControl\" for hierarchy \"UControl:inst\"" {  } { { "MiQro_EVA.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 32 432 648 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741326 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(104) " "VHDL Process Statement warning at UControl.vhd(104): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(105) " "VHDL Process Statement warning at UControl.vhd(105): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(106) " "VHDL Process Statement warning at UControl.vhd(106): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(107) " "VHDL Process Statement warning at UControl.vhd(107): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(108) " "VHDL Process Statement warning at UControl.vhd(108): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(109) " "VHDL Process Statement warning at UControl.vhd(109): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Flags UControl.vhd(110) " "VHDL Process Statement warning at UControl.vhd(110): signal \"Flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegEnableUCode UControl.vhd(146) " "VHDL Process Statement warning at UControl.vhd(146): signal \"RegEnableUCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FuenteI UControl.vhd(147) " "VHDL Process Statement warning at UControl.vhd(147): signal \"FuenteI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DirMbusUCode UControl.vhd(151) " "VHDL Process Statement warning at UControl.vhd(151): signal \"DirMbusUCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestinoI UControl.vhd(152) " "VHDL Process Statement warning at UControl.vhd(152): signal \"DestinoI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR UControl.vhd(156) " "VHDL Process Statement warning at UControl.vhd(156): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MDR UControl.vhd(157) " "VHDL Process Statement warning at UControl.vhd(157): signal \"MDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MuxNxtAdd UControl.vhd(160) " "VHDL Process Statement warning at UControl.vhd(160): signal \"MuxNxtAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NextAddUC UControl.vhd(161) " "VHDL Process Statement warning at UControl.vhd(161): signal \"NextAddUC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestinoI UControl.vhd(162) " "VHDL Process Statement warning at UControl.vhd(162): signal \"DestinoI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cache UControl.vhd(163) " "VHDL Process Statement warning at UControl.vhd(163): signal \"Cache\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DestinoI UControl.vhd(143) " "VHDL Process Statement warning at UControl.vhd(143): inferring latch(es) for signal or variable \"DestinoI\", which holds its previous value in one or more paths through the process" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FuenteI UControl.vhd(143) " "VHDL Process Statement warning at UControl.vhd(143): inferring latch(es) for signal or variable \"FuenteI\", which holds its previous value in one or more paths through the process" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[0\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[0\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[1\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[1\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[2\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[2\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[3\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[3\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[4\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[4\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[5\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[5\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[6\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[6\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FuenteI\[7\] UControl.vhd(143) " "Inferred latch for \"FuenteI\[7\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[0\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[0\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[1\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[1\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[2\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[2\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[3\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[3\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[4\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[4\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[5\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[5\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[6\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[6\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestinoI\[7\] UControl.vhd(143) " "Inferred latch for \"DestinoI\[7\]\" at UControl.vhd(143)" {  } { { "../UControl/UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/UControl/UControl.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 "|MiQro_EVA|UControl:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ElMicro ElMicro:inst4 " "Elaborating entity \"ElMicro\" for hierarchy \"ElMicro:inst4\"" {  } { { "MiQro_EVA.bdf" "inst4" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 1480 1696 616 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[7..0\] data1 " "Bus \"data10\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[7..0\] data1 " "Bus \"data11\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[7..0\] data1 " "Bus \"data12\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data13\[7..0\] data1 " "Bus \"data13\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data14\[7..0\] data1 " "Bus \"data14\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data15\[7..0\] data1 " "Bus \"data15\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741336 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data16\[7..0\] data1 " "Bus \"data16\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data17\[7..0\] data1 " "Bus \"data17\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data20\[7..0\] data2 " "Bus \"data20\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data21\[7..0\] data2 " "Bus \"data21\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data22\[7..0\] data2 " "Bus \"data22\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data23\[7..0\] data2 " "Bus \"data23\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data24\[7..0\] data2 " "Bus \"data24\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data25\[7..0\] data2 " "Bus \"data25\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data26\[7..0\] data2 " "Bus \"data26\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data27\[7..0\] data2 " "Bus \"data27\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data30\[7..0\] data3 " "Bus \"data30\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data31\[7..0\] data3 " "Bus \"data31\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[7..0\] data17..0 " "Converted element name(s) from \"data1\[7..0\]\" to \"data17..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[7..0\] data107..0 " "Converted element name(s) from \"data10\[7..0\]\" to \"data107..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[7..0\] data117..0 " "Converted element name(s) from \"data11\[7..0\]\" to \"data117..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[7..0\] data127..0 " "Converted element name(s) from \"data12\[7..0\]\" to \"data127..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data13 " "Converted elements in bus name \"data13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data13\[7..0\] data137..0 " "Converted element name(s) from \"data13\[7..0\]\" to \"data137..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data14 " "Converted elements in bus name \"data14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data14\[7..0\] data147..0 " "Converted element name(s) from \"data14\[7..0\]\" to \"data147..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data15 " "Converted elements in bus name \"data15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data15\[7..0\] data157..0 " "Converted element name(s) from \"data15\[7..0\]\" to \"data157..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data16 " "Converted elements in bus name \"data16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data16\[7..0\] data167..0 " "Converted element name(s) from \"data16\[7..0\]\" to \"data167..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data17 " "Converted elements in bus name \"data17\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data17\[7..0\] data177..0 " "Converted element name(s) from \"data17\[7..0\]\" to \"data177..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data2 " "Converted elements in bus name \"data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[7..0\] data27..0 " "Converted element name(s) from \"data2\[7..0\]\" to \"data27..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data20 " "Converted elements in bus name \"data20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data20\[7..0\] data207..0 " "Converted element name(s) from \"data20\[7..0\]\" to \"data207..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data21 " "Converted elements in bus name \"data21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data21\[7..0\] data217..0 " "Converted element name(s) from \"data21\[7..0\]\" to \"data217..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data22 " "Converted elements in bus name \"data22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data22\[7..0\] data227..0 " "Converted element name(s) from \"data22\[7..0\]\" to \"data227..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data23 " "Converted elements in bus name \"data23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data23\[7..0\] data237..0 " "Converted element name(s) from \"data23\[7..0\]\" to \"data237..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data24 " "Converted elements in bus name \"data24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data24\[7..0\] data247..0 " "Converted element name(s) from \"data24\[7..0\]\" to \"data247..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data25 " "Converted elements in bus name \"data25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data25\[7..0\] data257..0 " "Converted element name(s) from \"data25\[7..0\]\" to \"data257..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data26 " "Converted elements in bus name \"data26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data26\[7..0\] data267..0 " "Converted element name(s) from \"data26\[7..0\]\" to \"data267..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data27 " "Converted elements in bus name \"data27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data27\[7..0\] data277..0 " "Converted element name(s) from \"data27\[7..0\]\" to \"data277..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data3 " "Converted elements in bus name \"data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[7..0\] data37..0 " "Converted element name(s) from \"data3\[7..0\]\" to \"data37..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data30 " "Converted elements in bus name \"data30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data30\[7..0\] data307..0 " "Converted element name(s) from \"data30\[7..0\]\" to \"data307..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data31 " "Converted elements in bus name \"data31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data31\[7..0\] data317..0 " "Converted element name(s) from \"data31\[7..0\]\" to \"data317..0\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741346 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_programa ElMicro:inst4\|mem_programa:inst252 " "Elaborating entity \"mem_programa\" for hierarchy \"ElMicro:inst4\|mem_programa:inst252\"" {  } { { "../ElMicro/ElMicro.bdf" "inst252" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 56 264 1064 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniversalShiftRegister ElMicro:inst4\|UniversalShiftRegister:inst8 " "Elaborating entity \"UniversalShiftRegister\" for hierarchy \"ElMicro:inst4\|UniversalShiftRegister:inst8\"" {  } { { "../ElMicro/ElMicro.bdf" "inst8" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 168 1600 1776 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec ElMicro:inst4\|Dec:inst21 " "Elaborating entity \"Dec\" for hierarchy \"ElMicro:inst4\|Dec:inst21\"" {  } { { "../ElMicro/ElMicro.bdf" "inst21" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 2496 2680 1064 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux16to1 ElMicro:inst4\|busmux16to1:inst16 " "Elaborating entity \"busmux16to1\" for hierarchy \"ElMicro:inst4\|busmux16to1:inst16\"" {  } { { "../ElMicro/ElMicro.bdf" "inst16" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 44 7 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 46 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 48 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 50 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 52 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 54 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 56 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 58 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 62 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 64 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 66 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 68 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 70 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 72 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 74 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 76 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 78 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 80 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 82 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 84 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 86 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 88 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 90 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 92 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 94 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 96 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 98 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 100 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 102 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 104 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 106 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "../ElMicro/busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653855741366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX ElMicro:inst4\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"ElMicro:inst4\|BUSMUX:inst15\"" {  } { { "../ElMicro/ElMicro.bdf" "inst15" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ElMicro:inst4\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"ElMicro:inst4\|BUSMUX:inst15\"" {  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ElMicro:inst4\|BUSMUX:inst15 " "Instantiated megafunction \"ElMicro:inst4\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741406 ""}  } { { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653855741406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000 ElMicro:inst4\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"ElMicro:inst4\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../ElMicro/ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855741526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"ElMicro:inst4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ElMicro:inst4\|ALU:inst24 " "Elaborating entity \"ALU\" for hierarchy \"ElMicro:inst4\|ALU:inst24\"" {  } { { "../ElMicro/ElMicro.bdf" "inst24" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 376 848 960 584 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP ElMicro:inst4\|RP:inst " "Elaborating entity \"RP\" for hierarchy \"ElMicro:inst4\|RP:inst\"" {  } { { "../ElMicro/ElMicro.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 1704 1920 1112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\"" {  } { { "../ElMicro/RP.vhd" "altsyncram_component" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\"" {  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MiQro_EVA.mif " "Parameter \"init_file\" = \"MiQro_EVA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653855741736 ""}  } { { "../ElMicro/RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653855741736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vq3 " "Found entity 1: altsyncram_2vq3" {  } { { "db/altsyncram_2vq3.tdf" "" { Text "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/db/altsyncram_2vq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653855741806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855741806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vq3 ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_2vq3:auto_generated " "Elaborating entity \"altsyncram_2vq3\" for hierarchy \"ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_2vq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855741806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WR_Output GND " "Pin \"WR_Output\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 416 976 1152 432 "WR_Output" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|WR_Output"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[7\] GND " "Pin \"CacheOut\[7\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[6\] GND " "Pin \"CacheOut\[6\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[5\] GND " "Pin \"CacheOut\[5\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[3\] GND " "Pin \"CacheOut\[3\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[2\] GND " "Pin \"CacheOut\[2\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[1\] GND " "Pin \"CacheOut\[1\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CacheOut\[0\] GND " "Pin \"CacheOut\[0\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 408 584 400 "CacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|CacheOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[15\] GND " "Pin \"EnReg\[15\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[14\] GND " "Pin \"EnReg\[14\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[13\] GND " "Pin \"EnReg\[13\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[12\] GND " "Pin \"EnReg\[12\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[11\] GND " "Pin \"EnReg\[11\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[10\] GND " "Pin \"EnReg\[10\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[5\] GND " "Pin \"EnReg\[5\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[4\] GND " "Pin \"EnReg\[4\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[3\] GND " "Pin \"EnReg\[3\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[2\] GND " "Pin \"EnReg\[2\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EnReg\[1\] GND " "Pin \"EnReg\[1\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 432 1872 2048 448 "EnReg\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|EnReg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[45\] GND " "Pin \"UMemOut\[45\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[44\] GND " "Pin \"UMemOut\[44\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[43\] GND " "Pin \"UMemOut\[43\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[41\] GND " "Pin \"UMemOut\[41\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[39\] GND " "Pin \"UMemOut\[39\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[38\] GND " "Pin \"UMemOut\[38\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[37\] GND " "Pin \"UMemOut\[37\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[35\] GND " "Pin \"UMemOut\[35\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[34\] GND " "Pin \"UMemOut\[34\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[33\] GND " "Pin \"UMemOut\[33\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[32\] GND " "Pin \"UMemOut\[32\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[31\] GND " "Pin \"UMemOut\[31\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[30\] GND " "Pin \"UMemOut\[30\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[29\] GND " "Pin \"UMemOut\[29\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[28\] GND " "Pin \"UMemOut\[28\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[27\] GND " "Pin \"UMemOut\[27\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[26\] GND " "Pin \"UMemOut\[26\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[25\] GND " "Pin \"UMemOut\[25\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[24\] GND " "Pin \"UMemOut\[24\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[23\] GND " "Pin \"UMemOut\[23\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[22\] GND " "Pin \"UMemOut\[22\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[21\] GND " "Pin \"UMemOut\[21\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[20\] GND " "Pin \"UMemOut\[20\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[15\] GND " "Pin \"UMemOut\[15\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[14\] GND " "Pin \"UMemOut\[14\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[13\] GND " "Pin \"UMemOut\[13\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[12\] GND " "Pin \"UMemOut\[12\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[11\] GND " "Pin \"UMemOut\[11\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[10\] GND " "Pin \"UMemOut\[10\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[9\] GND " "Pin \"UMemOut\[9\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[8\] GND " "Pin \"UMemOut\[8\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[7\] GND " "Pin \"UMemOut\[7\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[6\] GND " "Pin \"UMemOut\[6\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[5\] GND " "Pin \"UMemOut\[5\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UMemOut\[4\] GND " "Pin \"UMemOut\[4\]\" is stuck at GND" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 264 648 824 280 "UMemOut\[64..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653855742496 "|MiQro_EVA|UMemOut[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653855742496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653855742566 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653855742866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653855743106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653855743106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[7\] " "No output dependent on input pin \"dataB\[7\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[6\] " "No output dependent on input pin \"dataB\[6\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[5\] " "No output dependent on input pin \"dataB\[5\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[4\] " "No output dependent on input pin \"dataB\[4\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[3\] " "No output dependent on input pin \"dataB\[3\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[2\] " "No output dependent on input pin \"dataB\[2\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[1\] " "No output dependent on input pin \"dataB\[1\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataB\[0\] " "No output dependent on input pin \"dataB\[0\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 336 1304 1480 352 "dataB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[7\] " "No output dependent on input pin \"dataC\[7\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[6\] " "No output dependent on input pin \"dataC\[6\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[5\] " "No output dependent on input pin \"dataC\[5\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[4\] " "No output dependent on input pin \"dataC\[4\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[3\] " "No output dependent on input pin \"dataC\[3\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[2\] " "No output dependent on input pin \"dataC\[2\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[1\] " "No output dependent on input pin \"dataC\[1\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataC\[0\] " "No output dependent on input pin \"dataC\[0\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 400 1304 1480 416 "dataC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[7\] " "No output dependent on input pin \"dataA\[7\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[6\] " "No output dependent on input pin \"dataA\[6\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[5\] " "No output dependent on input pin \"dataA\[5\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[4\] " "No output dependent on input pin \"dataA\[4\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[3\] " "No output dependent on input pin \"dataA\[3\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[2\] " "No output dependent on input pin \"dataA\[2\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[1\] " "No output dependent on input pin \"dataA\[1\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataA\[0\] " "No output dependent on input pin \"dataA\[0\]\"" {  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 320 1304 1480 336 "dataA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653855743176 "|MiQro_EVA|dataA[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653855743176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653855743176 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653855743176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653855743176 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653855743176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653855743176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653855743196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:22:23 2022 " "Processing ended: Sun May 29 15:22:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653855743196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653855743196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653855743196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653855743196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653855744666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653855744676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:22:24 2022 " "Processing started: Sun May 29 15:22:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653855744676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653855744676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653855744676 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653855744826 ""}
{ "Info" "0" "" "Project  = MiQro_EVA" {  } {  } 0 0 "Project  = MiQro_EVA" 0 0 "Fitter" 0 0 1653855744826 ""}
{ "Info" "0" "" "Revision = MiQro_EVA" {  } {  } 0 0 "Revision = MiQro_EVA" 0 0 "Fitter" 0 0 1653855744826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653855744926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653855744926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiQro_EVA 10M50DAF672C7G " "Selected device 10M50DAF672C7G for design \"MiQro_EVA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653855744936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653855744976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653855744976 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_2vq3:auto_generated\|ram_block1a7 " "Atom \"ElMicro:inst4\|RP:inst\|altsyncram:altsyncram_component\|altsyncram_2vq3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1653855745016 "|MiQro_EVA|ElMicro:inst4|RP:inst|altsyncram:altsyncram_component|altsyncram_2vq3:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1653855745016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653855745156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653855745166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF672I7G " "Device 10M50DAF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF672C7G " "Device 10M40DAF672C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF672I7G " "Device 10M40DAF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653855745336 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ C2 " "Pin ~ALTERA_TMS~ is reserved at location C2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ D3 " "Pin ~ALTERA_TCK~ is reserved at location D3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ N7 " "Pin ~ALTERA_TDI~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ N6 " "Pin ~ALTERA_TDO~ is reserved at location N6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ G9 " "Pin ~ALTERA_nCONFIG~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F9 " "Pin ~ALTERA_nSTATUS~ is reserved at location F9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653855745336 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653855745336 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653855745366 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "186 186 " "No exact pin location assignment(s) for 186 pins of 186 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653855745596 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiQro_EVA.sdc " "Synopsys Design Constraints File file not found: 'MiQro_EVA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653855746316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653855746316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653855746326 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653855746326 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653855746326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653855746346 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 384 80 256 400 "Clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653855746346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst~input (placed in PIN R10 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node Rst~input (placed in PIN R10 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653855746346 ""}  } { { "MiQro_EVA.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf" { { 416 72 248 432 "Rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653855746346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653855746846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653855746866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653855746866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653855746866 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "184 unused 2.5V 24 160 0 " "Number of I/O pins in group: 184 (unused VREF, 2.5V VCCIO, 24 input, 160 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653855746866 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653855746866 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653855746866 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 36 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 72 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 72 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 72 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 64 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653855746866 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653855746866 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653855746866 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653855747176 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653855747176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653855748626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653855748696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653855748726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653855789963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653855789963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653855790873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653855792183 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653855792183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653855793063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653855793063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653855793063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653855793263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653855793273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653855793793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653855793793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653855794423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653855795313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/output_files/MiQro_EVA.fit.smsg " "Generated suppressed messages file C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/output_files/MiQro_EVA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653855795713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5836 " "Peak virtual memory: 5836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653855796083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:23:16 2022 " "Processing ended: Sun May 29 15:23:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653855796083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653855796083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653855796083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653855796083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653855797263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653855797273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:23:17 2022 " "Processing started: Sun May 29 15:23:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653855797273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653855797273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653855797273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653855797643 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653855799323 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653855799463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653855800363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:23:20 2022 " "Processing ended: Sun May 29 15:23:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653855800363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653855800363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653855800363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653855800363 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653855800983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653855801693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653855801713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:23:21 2022 " "Processing started: Sun May 29 15:23:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653855801713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653855801713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiQro_EVA -c MiQro_EVA " "Command: quartus_sta MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653855801713 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653855801873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653855802243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653855802243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiQro_EVA.sdc " "Synopsys Design Constraints File file not found: 'MiQro_EVA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653855802513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802513 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653855802513 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653855802513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653855802513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653855802513 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653855802513 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653855802523 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1653855802533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653855802533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.214 " "Worst-case setup slack is -4.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214            -162.024 Clk  " "   -4.214            -162.024 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 Clk  " "    0.276               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855802543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855802543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.743 Clk  " "   -3.000             -84.743 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855802543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855802543 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653855802543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653855802563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653855803143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653855803183 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653855803193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.847 " "Worst-case setup slack is -3.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847            -146.785 Clk  " "   -3.847            -146.785 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 Clk  " "    0.268               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855803193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855803203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.853 Clk  " "   -3.000             -83.853 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803203 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653855803203 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653855803313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653855803313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.742 " "Worst-case setup slack is -1.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -59.079 Clk  " "   -1.742             -59.079 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 Clk  " "    0.109               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855803323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653855803323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.569 Clk  " "   -3.000             -56.569 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653855803323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653855803323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653855804603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653855804603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653855804663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:23:24 2022 " "Processing ended: Sun May 29 15:23:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653855804663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653855804663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653855804663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653855804663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653855805813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653855805823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 15:23:25 2022 " "Processing started: Sun May 29 15:23:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653855805823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653855805823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiQro_EVA -c MiQro_EVA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653855805823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653855806353 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1653855806393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiQro_EVA.vho C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/simulation/modelsim/ simulation " "Generated file MiQro_EVA.vho in folder \"C:/Users/DanielC/Desktop/Data/MiQroEVA/MiQroV11/MiQro_EVA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653855806523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653855806553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 15:23:26 2022 " "Processing ended: Sun May 29 15:23:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653855806553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653855806553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653855806553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653855806553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus Prime Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653855807193 ""}
