design_1_wrapper: design_1__GC0, design_1_processing_system7_0_axi_periph_1__GB2, design_1_processing_system7_0_axi_periph_1__GB1, design_1_processing_system7_0_axi_periph_1__GB0, design_1_clk_wiz_0_0_clk_wiz__GC0, VDMA_imp_148AGHI__GB1, VDMA_imp_148AGHI__GB0, 
design_1: design_1__GC0, design_1_processing_system7_0_axi_periph_1__GB2, design_1_processing_system7_0_axi_periph_1__GB1, design_1_processing_system7_0_axi_periph_1__GB0, design_1_clk_wiz_0_0_clk_wiz__GC0, VDMA_imp_148AGHI__GB1, VDMA_imp_148AGHI__GB0, 
design_1_processing_system7_0_axi_periph_1: design_1_processing_system7_0_axi_periph_1__GB2, design_1_processing_system7_0_axi_periph_1__GB1, design_1_processing_system7_0_axi_periph_1__GB0, 
design_1_clk_wiz_0_0: design_1_clk_wiz_0_0_clk_wiz__GC0, 
design_1_clk_wiz_0_0_clk_wiz: design_1_clk_wiz_0_0_clk_wiz__GC0, 
VDMA_imp_148AGHI: VDMA_imp_148AGHI__GB1, VDMA_imp_148AGHI__GB0, 
