
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001970  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081970  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20000434  00081da4  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004c0  00081e30  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  00082230  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00005a1d  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001096  00000000  00000000  00025ed3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000f84  00000000  00000000  00026f69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001c0  00000000  00000000  00027eed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000178  00000000  00000000  000280ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001299e  00000000  00000000  00028225  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004188  00000000  00000000  0003abc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055238  00000000  00000000  0003ed4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000070c  00000000  00000000  00093f84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 85 01 08 00 81 01 08 00 81 01 08 00     ... ............
   80010:	81 01 08 00 81 01 08 00 81 01 08 00 00 00 00 00     ................
	...
   8002c:	81 01 08 00 81 01 08 00 00 00 00 00 81 01 08 00     ................
   8003c:	61 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     a...............
   8004c:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   8005c:	81 01 08 00 c1 09 08 00 81 01 08 00 00 00 00 00     ................
   8006c:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
	...
   80084:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   80094:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   800a4:	00 00 00 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   800b4:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   800c4:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   800d4:	81 01 08 00 81 01 08 00 81 01 08 00 81 01 08 00     ................
   800e4:	81 01 08 00 81 01 08 00 b9 05 08 00 81 01 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081970 	.word	0x00081970

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081970 	.word	0x00081970
   80154:	20000438 	.word	0x20000438
   80158:	00081970 	.word	0x00081970
   8015c:	00000000 	.word	0x00000000

00080160 <SysTick_Handler>:
	while(wait_ticks != 0);
}


void SysTick_Handler(void) {
	if(wait_ticks!=0) {
   80160:	4b05      	ldr	r3, [pc, #20]	; (80178 <SysTick_Handler+0x18>)
   80162:	681b      	ldr	r3, [r3, #0]
   80164:	b91b      	cbnz	r3, 8016e <SysTick_Handler+0xe>
		wait_ticks--;
	}
	else {
		SysTick->CTRL = 0;
   80166:	2200      	movs	r2, #0
   80168:	4b04      	ldr	r3, [pc, #16]	; (8017c <SysTick_Handler+0x1c>)
   8016a:	601a      	str	r2, [r3, #0]
   8016c:	4770      	bx	lr
		wait_ticks--;
   8016e:	4a02      	ldr	r2, [pc, #8]	; (80178 <SysTick_Handler+0x18>)
   80170:	6813      	ldr	r3, [r2, #0]
   80172:	3b01      	subs	r3, #1
   80174:	6013      	str	r3, [r2, #0]
   80176:	4770      	bx	lr
   80178:	20000450 	.word	0x20000450
   8017c:	e000e010 	.word	0xe000e010

00080180 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80180:	e7fe      	b.n	80180 <Dummy_Handler>
	...

00080184 <Reset_Handler>:
{
   80184:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80186:	4b11      	ldr	r3, [pc, #68]	; (801cc <Reset_Handler+0x48>)
   80188:	4a11      	ldr	r2, [pc, #68]	; (801d0 <Reset_Handler+0x4c>)
   8018a:	429a      	cmp	r2, r3
   8018c:	d009      	beq.n	801a2 <Reset_Handler+0x1e>
   8018e:	4b0f      	ldr	r3, [pc, #60]	; (801cc <Reset_Handler+0x48>)
   80190:	4a0f      	ldr	r2, [pc, #60]	; (801d0 <Reset_Handler+0x4c>)
   80192:	e003      	b.n	8019c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80194:	6811      	ldr	r1, [r2, #0]
   80196:	6019      	str	r1, [r3, #0]
   80198:	3304      	adds	r3, #4
   8019a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8019c:	490d      	ldr	r1, [pc, #52]	; (801d4 <Reset_Handler+0x50>)
   8019e:	428b      	cmp	r3, r1
   801a0:	d3f8      	bcc.n	80194 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   801a2:	4b0d      	ldr	r3, [pc, #52]	; (801d8 <Reset_Handler+0x54>)
   801a4:	e002      	b.n	801ac <Reset_Handler+0x28>
                *pDest++ = 0;
   801a6:	2200      	movs	r2, #0
   801a8:	601a      	str	r2, [r3, #0]
   801aa:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   801ac:	4a0b      	ldr	r2, [pc, #44]	; (801dc <Reset_Handler+0x58>)
   801ae:	4293      	cmp	r3, r2
   801b0:	d3f9      	bcc.n	801a6 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   801b2:	4b0b      	ldr	r3, [pc, #44]	; (801e0 <Reset_Handler+0x5c>)
   801b4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   801b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   801bc:	4a09      	ldr	r2, [pc, #36]	; (801e4 <Reset_Handler+0x60>)
   801be:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   801c0:	4b09      	ldr	r3, [pc, #36]	; (801e8 <Reset_Handler+0x64>)
   801c2:	4798      	blx	r3
        main();
   801c4:	4b09      	ldr	r3, [pc, #36]	; (801ec <Reset_Handler+0x68>)
   801c6:	4798      	blx	r3
   801c8:	e7fe      	b.n	801c8 <Reset_Handler+0x44>
   801ca:	bf00      	nop
   801cc:	20000000 	.word	0x20000000
   801d0:	00081970 	.word	0x00081970
   801d4:	20000434 	.word	0x20000434
   801d8:	20000434 	.word	0x20000434
   801dc:	200004c0 	.word	0x200004c0
   801e0:	00080000 	.word	0x00080000
   801e4:	e000ed00 	.word	0xe000ed00
   801e8:	00081765 	.word	0x00081765
   801ec:	00080295 	.word	0x00080295

000801f0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   801f4:	4a20      	ldr	r2, [pc, #128]	; (80278 <SystemInit+0x88>)
   801f6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   801fc:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801fe:	4b1f      	ldr	r3, [pc, #124]	; (8027c <SystemInit+0x8c>)
   80200:	6a1b      	ldr	r3, [r3, #32]
   80202:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80206:	d107      	bne.n	80218 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80208:	4a1d      	ldr	r2, [pc, #116]	; (80280 <SystemInit+0x90>)
   8020a:	4b1c      	ldr	r3, [pc, #112]	; (8027c <SystemInit+0x8c>)
   8020c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8020e:	4b1b      	ldr	r3, [pc, #108]	; (8027c <SystemInit+0x8c>)
   80210:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80212:	f013 0f01 	tst.w	r3, #1
   80216:	d0fa      	beq.n	8020e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80218:	4a1a      	ldr	r2, [pc, #104]	; (80284 <SystemInit+0x94>)
   8021a:	4b18      	ldr	r3, [pc, #96]	; (8027c <SystemInit+0x8c>)
   8021c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8021e:	4b17      	ldr	r3, [pc, #92]	; (8027c <SystemInit+0x8c>)
   80220:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80222:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80226:	d0fa      	beq.n	8021e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80228:	4a14      	ldr	r2, [pc, #80]	; (8027c <SystemInit+0x8c>)
   8022a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8022c:	f023 0303 	bic.w	r3, r3, #3
   80230:	f043 0301 	orr.w	r3, r3, #1
   80234:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80236:	4b11      	ldr	r3, [pc, #68]	; (8027c <SystemInit+0x8c>)
   80238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8023a:	f013 0f08 	tst.w	r3, #8
   8023e:	d0fa      	beq.n	80236 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80240:	4a11      	ldr	r2, [pc, #68]	; (80288 <SystemInit+0x98>)
   80242:	4b0e      	ldr	r3, [pc, #56]	; (8027c <SystemInit+0x8c>)
   80244:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80246:	4b0d      	ldr	r3, [pc, #52]	; (8027c <SystemInit+0x8c>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f013 0f02 	tst.w	r3, #2
   8024e:	d0fa      	beq.n	80246 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80250:	2211      	movs	r2, #17
   80252:	4b0a      	ldr	r3, [pc, #40]	; (8027c <SystemInit+0x8c>)
   80254:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80256:	4b09      	ldr	r3, [pc, #36]	; (8027c <SystemInit+0x8c>)
   80258:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8025a:	f013 0f08 	tst.w	r3, #8
   8025e:	d0fa      	beq.n	80256 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80260:	2212      	movs	r2, #18
   80262:	4b06      	ldr	r3, [pc, #24]	; (8027c <SystemInit+0x8c>)
   80264:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80266:	4b05      	ldr	r3, [pc, #20]	; (8027c <SystemInit+0x8c>)
   80268:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8026a:	f013 0f08 	tst.w	r3, #8
   8026e:	d0fa      	beq.n	80266 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80270:	4a06      	ldr	r2, [pc, #24]	; (8028c <SystemInit+0x9c>)
   80272:	4b07      	ldr	r3, [pc, #28]	; (80290 <SystemInit+0xa0>)
   80274:	601a      	str	r2, [r3, #0]
   80276:	4770      	bx	lr
   80278:	400e0a00 	.word	0x400e0a00
   8027c:	400e0600 	.word	0x400e0600
   80280:	00370809 	.word	0x00370809
   80284:	01370809 	.word	0x01370809
   80288:	200d3f01 	.word	0x200d3f01
   8028c:	0501bd00 	.word	0x0501bd00
   80290:	20000000 	.word	0x20000000

00080294 <main>:
#include "utdelt/can_interrupt.h"
#include "pwm.h"


int main(void)
{
   80294:	b530      	push	{r4, r5, lr}
   80296:	b083      	sub	sp, #12
	/* Initialize the SAM system */
	
	
	SystemInit();
   80298:	4b1a      	ldr	r3, [pc, #104]	; (80304 <main+0x70>)
   8029a:	4798      	blx	r3
	configure_uart();
   8029c:	4b1a      	ldr	r3, [pc, #104]	; (80308 <main+0x74>)
   8029e:	4798      	blx	r3
	
	volatile uint8_t js_pos[4];
	 
	uint32_t BR = 0x00143156;
	can_init_def_tx_rx_mb(BR); 
   802a0:	481a      	ldr	r0, [pc, #104]	; (8030c <main+0x78>)
   802a2:	4b1b      	ldr	r3, [pc, #108]	; (80310 <main+0x7c>)
   802a4:	4798      	blx	r3
	
	
	WDT->WDT_MR = WDT_MR_WDDIS;  // Disable watchdog timer
   802a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   802aa:	4b1a      	ldr	r3, [pc, #104]	; (80314 <main+0x80>)
   802ac:	605a      	str	r2, [r3, #4]
	pwm();
   802ae:	4b1a      	ldr	r3, [pc, #104]	; (80318 <main+0x84>)
   802b0:	4798      	blx	r3
	
	//set_duty_cycle(0.5,5);
	//set_duty_cycle(0.5,6);
	
	
	get_js_pos(js_pos);
   802b2:	a801      	add	r0, sp, #4
   802b4:	4b19      	ldr	r3, [pc, #100]	; (8031c <main+0x88>)
   802b6:	4798      	blx	r3
	printf("] \n\r");
	get_js_pos(js_pos);
	_delay_ms(500); 
	}
*/	
	printf("Jeg er her");
   802b8:	4819      	ldr	r0, [pc, #100]	; (80320 <main+0x8c>)
   802ba:	4b1a      	ldr	r3, [pc, #104]	; (80324 <main+0x90>)
   802bc:	4798      	blx	r3
   802be:	e00c      	b.n	802da <main+0x46>
		get_js_pos(js_pos);
		
		printf("[ ");
			for (int i = 0 ; i< 4; i++)
			{
				printf("%d ,", js_pos[i]);
   802c0:	ab02      	add	r3, sp, #8
   802c2:	4423      	add	r3, r4
   802c4:	f813 1c04 	ldrb.w	r1, [r3, #-4]
   802c8:	4817      	ldr	r0, [pc, #92]	; (80328 <main+0x94>)
   802ca:	4b16      	ldr	r3, [pc, #88]	; (80324 <main+0x90>)
   802cc:	4798      	blx	r3
			for (int i = 0 ; i< 4; i++)
   802ce:	3401      	adds	r4, #1
   802d0:	2c03      	cmp	r4, #3
   802d2:	ddf5      	ble.n	802c0 <main+0x2c>
			}
			printf("] \n\r");
   802d4:	4815      	ldr	r0, [pc, #84]	; (8032c <main+0x98>)
   802d6:	4b13      	ldr	r3, [pc, #76]	; (80324 <main+0x90>)
   802d8:	4798      	blx	r3
		set_duty_cycle(calculate_dc(js_pos,0),5);
   802da:	2100      	movs	r1, #0
   802dc:	a801      	add	r0, sp, #4
   802de:	4d14      	ldr	r5, [pc, #80]	; (80330 <main+0x9c>)
   802e0:	47a8      	blx	r5
   802e2:	2105      	movs	r1, #5
   802e4:	4c13      	ldr	r4, [pc, #76]	; (80334 <main+0xa0>)
   802e6:	47a0      	blx	r4
		set_duty_cycle(calculate_dc(js_pos,1),6);
   802e8:	2101      	movs	r1, #1
   802ea:	a801      	add	r0, sp, #4
   802ec:	47a8      	blx	r5
   802ee:	2106      	movs	r1, #6
   802f0:	47a0      	blx	r4
		get_js_pos(js_pos);
   802f2:	a801      	add	r0, sp, #4
   802f4:	4b09      	ldr	r3, [pc, #36]	; (8031c <main+0x88>)
   802f6:	4798      	blx	r3
		printf("[ ");
   802f8:	480f      	ldr	r0, [pc, #60]	; (80338 <main+0xa4>)
   802fa:	4b0a      	ldr	r3, [pc, #40]	; (80324 <main+0x90>)
   802fc:	4798      	blx	r3
			for (int i = 0 ; i< 4; i++)
   802fe:	2400      	movs	r4, #0
   80300:	e7e6      	b.n	802d0 <main+0x3c>
   80302:	bf00      	nop
   80304:	000801f1 	.word	0x000801f1
   80308:	00080935 	.word	0x00080935
   8030c:	00143156 	.word	0x00143156
   80310:	00080525 	.word	0x00080525
   80314:	400e1a50 	.word	0x400e1a50
   80318:	0008033d 	.word	0x0008033d
   8031c:	00080669 	.word	0x00080669
   80320:	000818d4 	.word	0x000818d4
   80324:	00080911 	.word	0x00080911
   80328:	000818e4 	.word	0x000818e4
   8032c:	000818ec 	.word	0x000818ec
   80330:	000803f9 	.word	0x000803f9
   80334:	000803a9 	.word	0x000803a9
   80338:	000818e0 	.word	0x000818e0

0008033c <pwm>:
	

		
		
		
		PIOC->PIO_PDR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   8033c:	4b17      	ldr	r3, [pc, #92]	; (8039c <pwm+0x60>)
   8033e:	685a      	ldr	r2, [r3, #4]
   80340:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   80344:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   80346:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80348:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   8034c:	671a      	str	r2, [r3, #112]	; 0x70
		
		PMC->PMC_PCR |= (1<< 28) | (pid);
   8034e:	4a14      	ldr	r2, [pc, #80]	; (803a0 <pwm+0x64>)
   80350:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   80354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80358:	f043 0324 	orr.w	r3, r3, #36	; 0x24
   8035c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
		PMC->PMC_PCER1 |= 1 << (pid-32);
   80360:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80364:	f043 0310 	orr.w	r3, r3, #16
   80368:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		
		PWM->PWM_CLK = 0; //resetting just in case
   8036c:	4b0d      	ldr	r3, [pc, #52]	; (803a4 <pwm+0x68>)
   8036e:	2200      	movs	r2, #0
   80370:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK = (84 << 16) | (84 << 0); //seting divide factor
   80372:	f04f 1254 	mov.w	r2, #5505108	; 0x540054
   80376:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK |= (0 << 8) | (0 << 24); //setting prescalar (?) 
   80378:	681a      	ldr	r2, [r3, #0]
   8037a:	601a      	str	r2, [r3, #0]
		
		
		PWM->PWM_CH_NUM[5].PWM_CMR = 11; //setting channel 5 to clock A 
   8037c:	220b      	movs	r2, #11
   8037e:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
		PWM->PWM_CH_NUM[6].PWM_CMR = 12; //setting channel 6 to clock B
   80382:	220c      	movs	r2, #12
   80384:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
		
		PWM->PWM_ENA = PWM_ENA_CHID5 | PWM_ENA_CHID6; // Kopiert
   80388:	2260      	movs	r2, #96	; 0x60
   8038a:	605a      	str	r2, [r3, #4]
		
		PWM->PWM_CH_NUM[5].PWM_CPRD = 20000; //(period*MCK)/84 
   8038c:	f644 6220 	movw	r2, #20000	; 0x4e20
   80390:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
		PWM->PWM_CH_NUM[6].PWM_CPRD = 20000; //(period*MCK)/84 
   80394:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
   80398:	4770      	bx	lr
   8039a:	bf00      	nop
   8039c:	400e1200 	.word	0x400e1200
   803a0:	400e0600 	.word	0x400e0600
   803a4:	40094000 	.word	0x40094000

000803a8 <set_duty_cycle>:
		//PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY(CDTY);

}


void set_duty_cycle(float val, int chan){
   803a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   803aa:	460d      	mov	r5, r1
	
	// 0,05 gir 1 ms
	// 0,1 inni parantes gir 2.0 ms høy
	int CDTY = (int) (PWM->PWM_CH_NUM[chan].PWM_CPRD*(1 - val));
   803ac:	4c0c      	ldr	r4, [pc, #48]	; (803e0 <set_duty_cycle+0x38>)
   803ae:	eb04 1341 	add.w	r3, r4, r1, lsl #5
   803b2:	f8d3 720c 	ldr.w	r7, [r3, #524]	; 0x20c
   803b6:	4601      	mov	r1, r0
   803b8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   803bc:	4b09      	ldr	r3, [pc, #36]	; (803e4 <set_duty_cycle+0x3c>)
   803be:	4798      	blx	r3
   803c0:	4606      	mov	r6, r0
   803c2:	4638      	mov	r0, r7
   803c4:	4b08      	ldr	r3, [pc, #32]	; (803e8 <set_duty_cycle+0x40>)
   803c6:	4798      	blx	r3
   803c8:	4631      	mov	r1, r6
   803ca:	4b08      	ldr	r3, [pc, #32]	; (803ec <set_duty_cycle+0x44>)
   803cc:	4798      	blx	r3
   803ce:	4b08      	ldr	r3, [pc, #32]	; (803f0 <set_duty_cycle+0x48>)
   803d0:	4798      	blx	r3
	PWM->PWM_CH_NUM[chan].PWM_CDTY = PWM_CDTY_CDTY(CDTY);
   803d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   803d6:	3510      	adds	r5, #16
   803d8:	eb04 1445 	add.w	r4, r4, r5, lsl #5
   803dc:	6060      	str	r0, [r4, #4]
   803de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   803e0:	40094000 	.word	0x40094000
   803e4:	00081265 	.word	0x00081265
   803e8:	000813c9 	.word	0x000813c9
   803ec:	00081479 	.word	0x00081479
   803f0:	00081719 	.word	0x00081719
   803f4:	00000000 	.word	0x00000000

000803f8 <calculate_dc>:
}

float calculate_dc(uint8_t* js_pos,int dir){
   803f8:	b510      	push	{r4, lr}
	    // dir = 0 means left/right
		int K = js_pos[dir];
		float r = (0.05/255)*K + 0.05;
   803fa:	5c40      	ldrb	r0, [r0, r1]
   803fc:	4b0c      	ldr	r3, [pc, #48]	; (80430 <calculate_dc+0x38>)
   803fe:	4798      	blx	r3
   80400:	a307      	add	r3, pc, #28	; (adr r3, 80420 <calculate_dc+0x28>)
   80402:	e9d3 2300 	ldrd	r2, r3, [r3]
   80406:	4c0b      	ldr	r4, [pc, #44]	; (80434 <calculate_dc+0x3c>)
   80408:	47a0      	blx	r4
   8040a:	a307      	add	r3, pc, #28	; (adr r3, 80428 <calculate_dc+0x30>)
   8040c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80410:	4c09      	ldr	r4, [pc, #36]	; (80438 <calculate_dc+0x40>)
   80412:	47a0      	blx	r4
   80414:	4b09      	ldr	r3, [pc, #36]	; (8043c <calculate_dc+0x44>)
   80416:	4798      	blx	r3
		
		return r;
   80418:	bd10      	pop	{r4, pc}
   8041a:	bf00      	nop
   8041c:	f3af 8000 	nop.w
   80420:	e68019b4 	.word	0xe68019b4
   80424:	3f29b34c 	.word	0x3f29b34c
   80428:	9999999a 	.word	0x9999999a
   8042c:	3fa99999 	.word	0x3fa99999
   80430:	00080ccd 	.word	0x00080ccd
   80434:	00080d99 	.word	0x00080d99
   80438:	00080a35 	.word	0x00080a35
   8043c:	000811bd 	.word	0x000811bd

00080440 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80440:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80442:	1857      	adds	r7, r2, r1
   80444:	2f08      	cmp	r7, #8
   80446:	bfd4      	ite	le
   80448:	2300      	movle	r3, #0
   8044a:	2301      	movgt	r3, #1
   8044c:	2908      	cmp	r1, #8
   8044e:	bf98      	it	ls
   80450:	2a08      	cmpls	r2, #8
   80452:	d85c      	bhi.n	8050e <can_init+0xce>
   80454:	460d      	mov	r5, r1
   80456:	2b00      	cmp	r3, #0
   80458:	d159      	bne.n	8050e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8045a:	4a2e      	ldr	r2, [pc, #184]	; (80514 <can_init+0xd4>)
   8045c:	6813      	ldr	r3, [r2, #0]
   8045e:	f023 0301 	bic.w	r3, r3, #1
   80462:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80464:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80466:	4b2c      	ldr	r3, [pc, #176]	; (80518 <can_init+0xd8>)
   80468:	f44f 7440 	mov.w	r4, #768	; 0x300
   8046c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8046e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80470:	f024 0403 	bic.w	r4, r4, #3
   80474:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80476:	2403      	movs	r4, #3
   80478:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8047a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8047c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80480:	4c26      	ldr	r4, [pc, #152]	; (8051c <can_init+0xdc>)
   80482:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   80486:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   8048a:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   8048e:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80492:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   80494:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80496:	e019      	b.n	804cc <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80498:	481e      	ldr	r0, [pc, #120]	; (80514 <can_init+0xd4>)
   8049a:	f101 0310 	add.w	r3, r1, #16
   8049e:	015b      	lsls	r3, r3, #5
   804a0:	18c2      	adds	r2, r0, r3
   804a2:	2600      	movs	r6, #0
   804a4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   804a6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   804aa:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   804ae:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   804b2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   804b6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   804b8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   804bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   804c0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   804c4:	2301      	movs	r3, #1
   804c6:	408b      	lsls	r3, r1
   804c8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   804ca:	3101      	adds	r1, #1
   804cc:	42b9      	cmp	r1, r7
   804ce:	dde3      	ble.n	80498 <can_init+0x58>
   804d0:	2300      	movs	r3, #0
   804d2:	e00d      	b.n	804f0 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   804d4:	490f      	ldr	r1, [pc, #60]	; (80514 <can_init+0xd4>)
   804d6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   804da:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   804de:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   804e2:	f103 0210 	add.w	r2, r3, #16
   804e6:	0152      	lsls	r2, r2, #5
   804e8:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   804ec:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   804ee:	3301      	adds	r3, #1
   804f0:	42ab      	cmp	r3, r5
   804f2:	dbef      	blt.n	804d4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   804f4:	4b07      	ldr	r3, [pc, #28]	; (80514 <can_init+0xd4>)
   804f6:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   804f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
   804fc:	4a08      	ldr	r2, [pc, #32]	; (80520 <can_init+0xe0>)
   804fe:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80500:	681a      	ldr	r2, [r3, #0]
   80502:	f042 0201 	orr.w	r2, r2, #1
   80506:	601a      	str	r2, [r3, #0]

	return 0;
   80508:	2000      	movs	r0, #0
}
   8050a:	bcf0      	pop	{r4, r5, r6, r7}
   8050c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8050e:	2001      	movs	r0, #1
   80510:	e7fb      	b.n	8050a <can_init+0xca>
   80512:	bf00      	nop
   80514:	400b4000 	.word	0x400b4000
   80518:	400e0e00 	.word	0x400e0e00
   8051c:	1000102b 	.word	0x1000102b
   80520:	e000e100 	.word	0xe000e100

00080524 <can_init_def_tx_rx_mb>:
{
   80524:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80526:	2202      	movs	r2, #2
   80528:	2101      	movs	r1, #1
   8052a:	4b01      	ldr	r3, [pc, #4]	; (80530 <can_init_def_tx_rx_mb+0xc>)
   8052c:	4798      	blx	r3
}
   8052e:	bd08      	pop	{r3, pc}
   80530:	00080441 	.word	0x00080441

00080534 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80534:	014b      	lsls	r3, r1, #5
   80536:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8053a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8053e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80542:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80546:	d033      	beq.n	805b0 <can_receive+0x7c>
{
   80548:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8054a:	014b      	lsls	r3, r1, #5
   8054c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80550:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80554:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80558:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8055c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80560:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80564:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80566:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8056a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8056e:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80570:	2300      	movs	r3, #0
   80572:	e003      	b.n	8057c <can_receive+0x48>
				data_low = data_low >> 8;
				//printf("Du kom hit6, data length er"); 
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80574:	18c6      	adds	r6, r0, r3
   80576:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80578:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   8057a:	3301      	adds	r3, #1
   8057c:	42ab      	cmp	r3, r5
   8057e:	da05      	bge.n	8058c <can_receive+0x58>
			if(i < 4)
   80580:	2b03      	cmp	r3, #3
   80582:	dcf7      	bgt.n	80574 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80584:	18c6      	adds	r6, r0, r3
   80586:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80588:	0a24      	lsrs	r4, r4, #8
   8058a:	e7f6      	b.n	8057a <can_receive+0x46>
				//printf("Du kom hit7"); 
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   8058c:	4b09      	ldr	r3, [pc, #36]	; (805b4 <can_receive+0x80>)
   8058e:	f101 0210 	add.w	r2, r1, #16
   80592:	0152      	lsls	r2, r2, #5
   80594:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80598:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   8059a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   8059e:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   805a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   805a6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   805aa:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   805ac:	bc70      	pop	{r4, r5, r6}
   805ae:	4770      	bx	lr
		return 1;
   805b0:	2001      	movs	r0, #1
   805b2:	4770      	bx	lr
   805b4:	400b4000 	.word	0x400b4000

000805b8 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   805b8:	b570      	push	{r4, r5, r6, lr}
   805ba:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	
	char can_sr = CAN0->CAN_SR; 
   805bc:	4b21      	ldr	r3, [pc, #132]	; (80644 <CAN0_Handler+0x8c>)
   805be:	691e      	ldr	r6, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   805c0:	f016 0f06 	tst.w	r6, #6
   805c4:	d031      	beq.n	8062a <CAN0_Handler+0x72>
	{
		
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   805c6:	f016 0f02 	tst.w	r6, #2
   805ca:	d10b      	bne.n	805e4 <CAN0_Handler+0x2c>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   805cc:	f016 0f04 	tst.w	r6, #4
   805d0:	d00d      	beq.n	805ee <CAN0_Handler+0x36>
		
		{
			can_receive(&message, 2);
   805d2:	2102      	movs	r1, #2
   805d4:	a801      	add	r0, sp, #4
   805d6:	4b1c      	ldr	r3, [pc, #112]	; (80648 <CAN0_Handler+0x90>)
   805d8:	4798      	blx	r3
		}

		
	
		
		printf("[ ");
   805da:	481c      	ldr	r0, [pc, #112]	; (8064c <CAN0_Handler+0x94>)
   805dc:	4b1c      	ldr	r3, [pc, #112]	; (80650 <CAN0_Handler+0x98>)
   805de:	4798      	blx	r3
		for (int i = 0 ; i< message.data_length; i++)
   805e0:	2400      	movs	r4, #0
   805e2:	e014      	b.n	8060e <CAN0_Handler+0x56>
			can_receive(&message, 1);
   805e4:	2101      	movs	r1, #1
   805e6:	a801      	add	r0, sp, #4
   805e8:	4b17      	ldr	r3, [pc, #92]	; (80648 <CAN0_Handler+0x90>)
   805ea:	4798      	blx	r3
   805ec:	e7f5      	b.n	805da <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   805ee:	4819      	ldr	r0, [pc, #100]	; (80654 <CAN0_Handler+0x9c>)
   805f0:	4b17      	ldr	r3, [pc, #92]	; (80650 <CAN0_Handler+0x98>)
   805f2:	4798      	blx	r3
   805f4:	e7f1      	b.n	805da <CAN0_Handler+0x22>
		{
			
			printf("%d ,", message.data[i]);
   805f6:	ab04      	add	r3, sp, #16
   805f8:	191d      	adds	r5, r3, r4
   805fa:	f815 1c09 	ldrb.w	r1, [r5, #-9]
   805fe:	4816      	ldr	r0, [pc, #88]	; (80658 <CAN0_Handler+0xa0>)
   80600:	4b13      	ldr	r3, [pc, #76]	; (80650 <CAN0_Handler+0x98>)
   80602:	4798      	blx	r3
			js_pos_2[i] = message.data[i];
   80604:	f815 2c09 	ldrb.w	r2, [r5, #-9]
   80608:	4b14      	ldr	r3, [pc, #80]	; (8065c <CAN0_Handler+0xa4>)
   8060a:	551a      	strb	r2, [r3, r4]
		for (int i = 0 ; i< message.data_length; i++)
   8060c:	3401      	adds	r4, #1
   8060e:	f89d 3006 	ldrb.w	r3, [sp, #6]
   80612:	429c      	cmp	r4, r3
   80614:	dbef      	blt.n	805f6 <CAN0_Handler+0x3e>
		}
		printf("] \n\r");
   80616:	4812      	ldr	r0, [pc, #72]	; (80660 <CAN0_Handler+0xa8>)
   80618:	4b0d      	ldr	r3, [pc, #52]	; (80650 <CAN0_Handler+0x98>)
   8061a:	4798      	blx	r3
		
		
		
		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   8061c:	2300      	movs	r3, #0
   8061e:	e000      	b.n	80622 <CAN0_Handler+0x6a>
   80620:	3301      	adds	r3, #1
   80622:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80626:	4293      	cmp	r3, r2
   80628:	dbfa      	blt.n	80620 <CAN0_Handler+0x68>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   8062a:	f016 0f01 	tst.w	r6, #1
   8062e:	d002      	beq.n	80636 <CAN0_Handler+0x7e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80630:	2201      	movs	r2, #1
   80632:	4b04      	ldr	r3, [pc, #16]	; (80644 <CAN0_Handler+0x8c>)
   80634:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80636:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8063a:	4b0a      	ldr	r3, [pc, #40]	; (80664 <CAN0_Handler+0xac>)
   8063c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80640:	b004      	add	sp, #16
   80642:	bd70      	pop	{r4, r5, r6, pc}
   80644:	400b4000 	.word	0x400b4000
   80648:	00080535 	.word	0x00080535
   8064c:	000818e0 	.word	0x000818e0
   80650:	00080911 	.word	0x00080911
   80654:	000818f4 	.word	0x000818f4
   80658:	000818e4 	.word	0x000818e4
   8065c:	20000454 	.word	0x20000454
   80660:	000818ec 	.word	0x000818ec
   80664:	e000e100 	.word	0xe000e100

00080668 <get_js_pos>:

void get_js_pos(uint8_t* adress){
	for (int i = 0; i < 4; i++)
   80668:	2300      	movs	r3, #0
   8066a:	e003      	b.n	80674 <get_js_pos+0xc>
	{
		adress[i] = js_pos_2[i]; 
   8066c:	4a03      	ldr	r2, [pc, #12]	; (8067c <get_js_pos+0x14>)
   8066e:	5cd2      	ldrb	r2, [r2, r3]
   80670:	54c2      	strb	r2, [r0, r3]
	for (int i = 0; i < 4; i++)
   80672:	3301      	adds	r3, #1
   80674:	2b03      	cmp	r3, #3
   80676:	ddf9      	ble.n	8066c <get_js_pos+0x4>
	}
	 
   80678:	4770      	bx	lr
   8067a:	bf00      	nop
   8067c:	20000454 	.word	0x20000454

00080680 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80680:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80682:	b2c8      	uxtb	r0, r1
   80684:	4b01      	ldr	r3, [pc, #4]	; (8068c <printchar+0xc>)
   80686:	4798      	blx	r3
   80688:	bd08      	pop	{r3, pc}
   8068a:	bf00      	nop
   8068c:	0008099d 	.word	0x0008099d

00080690 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80694:	4607      	mov	r7, r0
   80696:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80698:	1e15      	subs	r5, r2, #0
   8069a:	dd02      	ble.n	806a2 <prints+0x12>
   8069c:	460a      	mov	r2, r1
   8069e:	2100      	movs	r1, #0
   806a0:	e004      	b.n	806ac <prints+0x1c>
	register int pc = 0, padchar = ' ';
   806a2:	f04f 0820 	mov.w	r8, #32
   806a6:	e00e      	b.n	806c6 <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   806a8:	3101      	adds	r1, #1
   806aa:	3201      	adds	r2, #1
   806ac:	7810      	ldrb	r0, [r2, #0]
   806ae:	2800      	cmp	r0, #0
   806b0:	d1fa      	bne.n	806a8 <prints+0x18>
		if (len >= width) width = 0;
   806b2:	42a9      	cmp	r1, r5
   806b4:	da01      	bge.n	806ba <prints+0x2a>
		else width -= len;
   806b6:	1a6d      	subs	r5, r5, r1
   806b8:	e000      	b.n	806bc <prints+0x2c>
		if (len >= width) width = 0;
   806ba:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   806bc:	f013 0f02 	tst.w	r3, #2
   806c0:	d106      	bne.n	806d0 <prints+0x40>
	register int pc = 0, padchar = ' ';
   806c2:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   806c6:	f013 0401 	ands.w	r4, r3, #1
   806ca:	d00a      	beq.n	806e2 <prints+0x52>
	register int pc = 0, padchar = ' ';
   806cc:	2400      	movs	r4, #0
   806ce:	e010      	b.n	806f2 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   806d0:	f04f 0830 	mov.w	r8, #48	; 0x30
   806d4:	e7f7      	b.n	806c6 <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   806d6:	4641      	mov	r1, r8
   806d8:	4638      	mov	r0, r7
   806da:	4b0d      	ldr	r3, [pc, #52]	; (80710 <prints+0x80>)
   806dc:	4798      	blx	r3
			++pc;
   806de:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   806e0:	3d01      	subs	r5, #1
   806e2:	2d00      	cmp	r5, #0
   806e4:	dcf7      	bgt.n	806d6 <prints+0x46>
   806e6:	e004      	b.n	806f2 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   806e8:	4638      	mov	r0, r7
   806ea:	4b09      	ldr	r3, [pc, #36]	; (80710 <prints+0x80>)
   806ec:	4798      	blx	r3
		++pc;
   806ee:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   806f0:	3601      	adds	r6, #1
   806f2:	7831      	ldrb	r1, [r6, #0]
   806f4:	2900      	cmp	r1, #0
   806f6:	d1f7      	bne.n	806e8 <prints+0x58>
   806f8:	e005      	b.n	80706 <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   806fa:	4641      	mov	r1, r8
   806fc:	4638      	mov	r0, r7
   806fe:	4b04      	ldr	r3, [pc, #16]	; (80710 <prints+0x80>)
   80700:	4798      	blx	r3
		++pc;
   80702:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80704:	3d01      	subs	r5, #1
   80706:	2d00      	cmp	r5, #0
   80708:	dcf7      	bgt.n	806fa <prints+0x6a>
	}

	return pc;
}
   8070a:	4620      	mov	r0, r4
   8070c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80710:	00080681 	.word	0x00080681

00080714 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80714:	b5f0      	push	{r4, r5, r6, r7, lr}
   80716:	b085      	sub	sp, #20
   80718:	4607      	mov	r7, r0
   8071a:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   8071c:	b151      	cbz	r1, 80734 <printi+0x20>
   8071e:	461e      	mov	r6, r3
   80720:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80722:	b113      	cbz	r3, 8072a <printi+0x16>
   80724:	2a0a      	cmp	r2, #10
   80726:	d012      	beq.n	8074e <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80728:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   8072a:	ad04      	add	r5, sp, #16
   8072c:	2300      	movs	r3, #0
   8072e:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80732:	e018      	b.n	80766 <printi+0x52>
		print_buf[0] = '0';
   80734:	2330      	movs	r3, #48	; 0x30
   80736:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   8073a:	2300      	movs	r3, #0
   8073c:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80742:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80744:	a901      	add	r1, sp, #4
   80746:	4638      	mov	r0, r7
   80748:	4c1b      	ldr	r4, [pc, #108]	; (807b8 <printi+0xa4>)
   8074a:	47a0      	blx	r4
   8074c:	e029      	b.n	807a2 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   8074e:	2900      	cmp	r1, #0
   80750:	db01      	blt.n	80756 <printi+0x42>
	register int t, neg = 0, pc = 0;
   80752:	2600      	movs	r6, #0
   80754:	e7e9      	b.n	8072a <printi+0x16>
		u = -i;
   80756:	424c      	negs	r4, r1
		neg = 1;
   80758:	2601      	movs	r6, #1
   8075a:	e7e6      	b.n	8072a <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   8075c:	3330      	adds	r3, #48	; 0x30
   8075e:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80762:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80766:	b14c      	cbz	r4, 8077c <printi+0x68>
		t = u % b;
   80768:	fbb4 f3f2 	udiv	r3, r4, r2
   8076c:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80770:	2b09      	cmp	r3, #9
   80772:	ddf3      	ble.n	8075c <printi+0x48>
			t += letbase - '0' - 10;
   80774:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80778:	440b      	add	r3, r1
   8077a:	e7ef      	b.n	8075c <printi+0x48>
	}

	if (neg) {
   8077c:	b156      	cbz	r6, 80794 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   8077e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80780:	b11b      	cbz	r3, 8078a <printi+0x76>
   80782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80784:	f013 0f02 	tst.w	r3, #2
   80788:	d10d      	bne.n	807a6 <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8078a:	232d      	movs	r3, #45	; 0x2d
   8078c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80790:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80792:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80794:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80796:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80798:	4629      	mov	r1, r5
   8079a:	4638      	mov	r0, r7
   8079c:	4c06      	ldr	r4, [pc, #24]	; (807b8 <printi+0xa4>)
   8079e:	47a0      	blx	r4
   807a0:	4430      	add	r0, r6
}
   807a2:	b005      	add	sp, #20
   807a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   807a6:	212d      	movs	r1, #45	; 0x2d
   807a8:	4638      	mov	r0, r7
   807aa:	4b04      	ldr	r3, [pc, #16]	; (807bc <printi+0xa8>)
   807ac:	4798      	blx	r3
			--width;
   807ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807b0:	3b01      	subs	r3, #1
   807b2:	930a      	str	r3, [sp, #40]	; 0x28
   807b4:	e7ee      	b.n	80794 <printi+0x80>
   807b6:	bf00      	nop
   807b8:	00080691 	.word	0x00080691
   807bc:	00080681 	.word	0x00080681

000807c0 <print>:

static int print( char **out, const char *format, va_list args )
{
   807c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   807c2:	b089      	sub	sp, #36	; 0x24
   807c4:	4606      	mov	r6, r0
   807c6:	460c      	mov	r4, r1
   807c8:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   807ca:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   807cc:	e081      	b.n	808d2 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   807ce:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   807d0:	2301      	movs	r3, #1
   807d2:	e08b      	b.n	808ec <print+0x12c>
			}
			while (*format == '0') {
				++format;
   807d4:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   807d6:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   807da:	7822      	ldrb	r2, [r4, #0]
   807dc:	2a30      	cmp	r2, #48	; 0x30
   807de:	d0f9      	beq.n	807d4 <print+0x14>
   807e0:	2200      	movs	r2, #0
   807e2:	e006      	b.n	807f2 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   807e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   807e8:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   807ea:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   807ee:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   807f0:	3401      	adds	r4, #1
   807f2:	7821      	ldrb	r1, [r4, #0]
   807f4:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   807f8:	b2c0      	uxtb	r0, r0
   807fa:	2809      	cmp	r0, #9
   807fc:	d9f2      	bls.n	807e4 <print+0x24>
			}
			if( *format == 's' ) {
   807fe:	2973      	cmp	r1, #115	; 0x73
   80800:	d018      	beq.n	80834 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80802:	2964      	cmp	r1, #100	; 0x64
   80804:	d022      	beq.n	8084c <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80806:	2978      	cmp	r1, #120	; 0x78
   80808:	d02f      	beq.n	8086a <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   8080a:	2958      	cmp	r1, #88	; 0x58
   8080c:	d03c      	beq.n	80888 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   8080e:	2975      	cmp	r1, #117	; 0x75
   80810:	d049      	beq.n	808a6 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80812:	2963      	cmp	r1, #99	; 0x63
   80814:	d15c      	bne.n	808d0 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80816:	9905      	ldr	r1, [sp, #20]
   80818:	1d08      	adds	r0, r1, #4
   8081a:	9005      	str	r0, [sp, #20]
   8081c:	7809      	ldrb	r1, [r1, #0]
   8081e:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80822:	2100      	movs	r1, #0
   80824:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80828:	a907      	add	r1, sp, #28
   8082a:	4630      	mov	r0, r6
   8082c:	4f34      	ldr	r7, [pc, #208]	; (80900 <print+0x140>)
   8082e:	47b8      	blx	r7
   80830:	4405      	add	r5, r0
				continue;
   80832:	e04d      	b.n	808d0 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80834:	9905      	ldr	r1, [sp, #20]
   80836:	1d08      	adds	r0, r1, #4
   80838:	9005      	str	r0, [sp, #20]
   8083a:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   8083c:	b121      	cbz	r1, 80848 <print+0x88>
   8083e:	4630      	mov	r0, r6
   80840:	4f2f      	ldr	r7, [pc, #188]	; (80900 <print+0x140>)
   80842:	47b8      	blx	r7
   80844:	4405      	add	r5, r0
				continue;
   80846:	e043      	b.n	808d0 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80848:	492e      	ldr	r1, [pc, #184]	; (80904 <print+0x144>)
   8084a:	e7f8      	b.n	8083e <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   8084c:	9905      	ldr	r1, [sp, #20]
   8084e:	1d08      	adds	r0, r1, #4
   80850:	9005      	str	r0, [sp, #20]
   80852:	6809      	ldr	r1, [r1, #0]
   80854:	2061      	movs	r0, #97	; 0x61
   80856:	9002      	str	r0, [sp, #8]
   80858:	9301      	str	r3, [sp, #4]
   8085a:	9200      	str	r2, [sp, #0]
   8085c:	2301      	movs	r3, #1
   8085e:	220a      	movs	r2, #10
   80860:	4630      	mov	r0, r6
   80862:	4f29      	ldr	r7, [pc, #164]	; (80908 <print+0x148>)
   80864:	47b8      	blx	r7
   80866:	4405      	add	r5, r0
				continue;
   80868:	e032      	b.n	808d0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8086a:	9905      	ldr	r1, [sp, #20]
   8086c:	1d08      	adds	r0, r1, #4
   8086e:	9005      	str	r0, [sp, #20]
   80870:	6809      	ldr	r1, [r1, #0]
   80872:	2061      	movs	r0, #97	; 0x61
   80874:	9002      	str	r0, [sp, #8]
   80876:	9301      	str	r3, [sp, #4]
   80878:	9200      	str	r2, [sp, #0]
   8087a:	2300      	movs	r3, #0
   8087c:	2210      	movs	r2, #16
   8087e:	4630      	mov	r0, r6
   80880:	4f21      	ldr	r7, [pc, #132]	; (80908 <print+0x148>)
   80882:	47b8      	blx	r7
   80884:	4405      	add	r5, r0
				continue;
   80886:	e023      	b.n	808d0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80888:	9905      	ldr	r1, [sp, #20]
   8088a:	1d08      	adds	r0, r1, #4
   8088c:	9005      	str	r0, [sp, #20]
   8088e:	6809      	ldr	r1, [r1, #0]
   80890:	2041      	movs	r0, #65	; 0x41
   80892:	9002      	str	r0, [sp, #8]
   80894:	9301      	str	r3, [sp, #4]
   80896:	9200      	str	r2, [sp, #0]
   80898:	2300      	movs	r3, #0
   8089a:	2210      	movs	r2, #16
   8089c:	4630      	mov	r0, r6
   8089e:	4f1a      	ldr	r7, [pc, #104]	; (80908 <print+0x148>)
   808a0:	47b8      	blx	r7
   808a2:	4405      	add	r5, r0
				continue;
   808a4:	e014      	b.n	808d0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   808a6:	9905      	ldr	r1, [sp, #20]
   808a8:	1d08      	adds	r0, r1, #4
   808aa:	9005      	str	r0, [sp, #20]
   808ac:	6809      	ldr	r1, [r1, #0]
   808ae:	2061      	movs	r0, #97	; 0x61
   808b0:	9002      	str	r0, [sp, #8]
   808b2:	9301      	str	r3, [sp, #4]
   808b4:	9200      	str	r2, [sp, #0]
   808b6:	2300      	movs	r3, #0
   808b8:	220a      	movs	r2, #10
   808ba:	4630      	mov	r0, r6
   808bc:	4f12      	ldr	r7, [pc, #72]	; (80908 <print+0x148>)
   808be:	47b8      	blx	r7
   808c0:	4405      	add	r5, r0
				continue;
   808c2:	e005      	b.n	808d0 <print+0x110>
			++format;
   808c4:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   808c6:	7821      	ldrb	r1, [r4, #0]
   808c8:	4630      	mov	r0, r6
   808ca:	4b10      	ldr	r3, [pc, #64]	; (8090c <print+0x14c>)
   808cc:	4798      	blx	r3
			++pc;
   808ce:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   808d0:	3401      	adds	r4, #1
   808d2:	7823      	ldrb	r3, [r4, #0]
   808d4:	b163      	cbz	r3, 808f0 <print+0x130>
		if (*format == '%') {
   808d6:	2b25      	cmp	r3, #37	; 0x25
   808d8:	d1f5      	bne.n	808c6 <print+0x106>
			++format;
   808da:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   808dc:	7863      	ldrb	r3, [r4, #1]
   808de:	b13b      	cbz	r3, 808f0 <print+0x130>
			if (*format == '%') goto out;
   808e0:	2b25      	cmp	r3, #37	; 0x25
   808e2:	d0ef      	beq.n	808c4 <print+0x104>
			if (*format == '-') {
   808e4:	2b2d      	cmp	r3, #45	; 0x2d
   808e6:	f43f af72 	beq.w	807ce <print+0xe>
			width = pad = 0;
   808ea:	2300      	movs	r3, #0
   808ec:	4614      	mov	r4, r2
   808ee:	e774      	b.n	807da <print+0x1a>
		}
	}
	if (out) **out = '\0';
   808f0:	b116      	cbz	r6, 808f8 <print+0x138>
   808f2:	6833      	ldr	r3, [r6, #0]
   808f4:	2200      	movs	r2, #0
   808f6:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   808f8:	4628      	mov	r0, r5
   808fa:	b009      	add	sp, #36	; 0x24
   808fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808fe:	bf00      	nop
   80900:	00080691 	.word	0x00080691
   80904:	00081920 	.word	0x00081920
   80908:	00080715 	.word	0x00080715
   8090c:	00080681 	.word	0x00080681

00080910 <printf>:

int printf(const char *format, ...)
{
   80910:	b40f      	push	{r0, r1, r2, r3}
   80912:	b500      	push	{lr}
   80914:	b083      	sub	sp, #12
   80916:	aa04      	add	r2, sp, #16
   80918:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   8091c:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   8091e:	2000      	movs	r0, #0
   80920:	4b03      	ldr	r3, [pc, #12]	; (80930 <printf+0x20>)
   80922:	4798      	blx	r3
}
   80924:	b003      	add	sp, #12
   80926:	f85d eb04 	ldr.w	lr, [sp], #4
   8092a:	b004      	add	sp, #16
   8092c:	4770      	bx	lr
   8092e:	bf00      	nop
   80930:	000807c1 	.word	0x000807c1

00080934 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80934:	4b16      	ldr	r3, [pc, #88]	; (80990 <configure_uart+0x5c>)
   80936:	2200      	movs	r2, #0
   80938:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   8093a:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8093c:	4b15      	ldr	r3, [pc, #84]	; (80994 <configure_uart+0x60>)
   8093e:	f44f 7140 	mov.w	r1, #768	; 0x300
   80942:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80944:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80946:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80948:	6f18      	ldr	r0, [r3, #112]	; 0x70
   8094a:	4002      	ands	r2, r0
   8094c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80950:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80952:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80954:	f44f 7280 	mov.w	r2, #256	; 0x100
   80958:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8095c:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   8095e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80962:	21ac      	movs	r1, #172	; 0xac
   80964:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR), where MCK = 84 000 000 (frequency of ATSAM, we think)  
   80966:	f240 2123 	movw	r1, #547	; 0x223
   8096a:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   8096c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80970:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80972:	f240 2102 	movw	r1, #514	; 0x202
   80976:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   8097a:	f04f 31ff 	mov.w	r1, #4294967295
   8097e:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80980:	21e1      	movs	r1, #225	; 0xe1
   80982:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80984:	4904      	ldr	r1, [pc, #16]	; (80998 <configure_uart+0x64>)
   80986:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80988:	2250      	movs	r2, #80	; 0x50
   8098a:	601a      	str	r2, [r3, #0]
   8098c:	4770      	bx	lr
   8098e:	bf00      	nop
   80990:	20000458 	.word	0x20000458
   80994:	400e0e00 	.word	0x400e0e00
   80998:	e000e100 	.word	0xe000e100

0008099c <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   8099c:	4b07      	ldr	r3, [pc, #28]	; (809bc <uart_putchar+0x20>)
   8099e:	695b      	ldr	r3, [r3, #20]
   809a0:	f013 0f02 	tst.w	r3, #2
   809a4:	d008      	beq.n	809b8 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   809a6:	4b05      	ldr	r3, [pc, #20]	; (809bc <uart_putchar+0x20>)
   809a8:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   809aa:	4b04      	ldr	r3, [pc, #16]	; (809bc <uart_putchar+0x20>)
   809ac:	695b      	ldr	r3, [r3, #20]
   809ae:	f413 7f00 	tst.w	r3, #512	; 0x200
   809b2:	d0fa      	beq.n	809aa <uart_putchar+0xe>
	return 0;
   809b4:	2000      	movs	r0, #0
   809b6:	4770      	bx	lr
	return 1;
   809b8:	2001      	movs	r0, #1
}
   809ba:	4770      	bx	lr
   809bc:	400e0800 	.word	0x400e0800

000809c0 <UART_Handler>:

void UART_Handler(void)
{
   809c0:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   809c2:	4b15      	ldr	r3, [pc, #84]	; (80a18 <UART_Handler+0x58>)
   809c4:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   809c6:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   809ca:	d003      	beq.n	809d4 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   809cc:	f44f 71a8 	mov.w	r1, #336	; 0x150
   809d0:	4a11      	ldr	r2, [pc, #68]	; (80a18 <UART_Handler+0x58>)
   809d2:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   809d4:	f013 0f01 	tst.w	r3, #1
   809d8:	d012      	beq.n	80a00 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   809da:	4810      	ldr	r0, [pc, #64]	; (80a1c <UART_Handler+0x5c>)
   809dc:	7842      	ldrb	r2, [r0, #1]
   809de:	1c53      	adds	r3, r2, #1
   809e0:	4259      	negs	r1, r3
   809e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   809e6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   809ea:	bf58      	it	pl
   809ec:	424b      	negpl	r3, r1
   809ee:	7801      	ldrb	r1, [r0, #0]
   809f0:	428b      	cmp	r3, r1
   809f2:	d006      	beq.n	80a02 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   809f4:	4908      	ldr	r1, [pc, #32]	; (80a18 <UART_Handler+0x58>)
   809f6:	6988      	ldr	r0, [r1, #24]
   809f8:	4908      	ldr	r1, [pc, #32]	; (80a1c <UART_Handler+0x5c>)
   809fa:	440a      	add	r2, r1
   809fc:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   809fe:	704b      	strb	r3, [r1, #1]
   80a00:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80a02:	4807      	ldr	r0, [pc, #28]	; (80a20 <UART_Handler+0x60>)
   80a04:	4b07      	ldr	r3, [pc, #28]	; (80a24 <UART_Handler+0x64>)
   80a06:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80a08:	4b04      	ldr	r3, [pc, #16]	; (80a1c <UART_Handler+0x5c>)
   80a0a:	7859      	ldrb	r1, [r3, #1]
   80a0c:	4a02      	ldr	r2, [pc, #8]	; (80a18 <UART_Handler+0x58>)
   80a0e:	6992      	ldr	r2, [r2, #24]
   80a10:	440b      	add	r3, r1
   80a12:	709a      	strb	r2, [r3, #2]
			return;
   80a14:	bd08      	pop	{r3, pc}
   80a16:	bf00      	nop
   80a18:	400e0800 	.word	0x400e0800
   80a1c:	20000458 	.word	0x20000458
   80a20:	00081928 	.word	0x00081928
   80a24:	00080911 	.word	0x00080911

00080a28 <__aeabi_drsub>:
   80a28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80a2c:	e002      	b.n	80a34 <__adddf3>
   80a2e:	bf00      	nop

00080a30 <__aeabi_dsub>:
   80a30:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080a34 <__adddf3>:
   80a34:	b530      	push	{r4, r5, lr}
   80a36:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80a3a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80a3e:	ea94 0f05 	teq	r4, r5
   80a42:	bf08      	it	eq
   80a44:	ea90 0f02 	teqeq	r0, r2
   80a48:	bf1f      	itttt	ne
   80a4a:	ea54 0c00 	orrsne.w	ip, r4, r0
   80a4e:	ea55 0c02 	orrsne.w	ip, r5, r2
   80a52:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80a56:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80a5a:	f000 80e2 	beq.w	80c22 <__adddf3+0x1ee>
   80a5e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80a62:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80a66:	bfb8      	it	lt
   80a68:	426d      	neglt	r5, r5
   80a6a:	dd0c      	ble.n	80a86 <__adddf3+0x52>
   80a6c:	442c      	add	r4, r5
   80a6e:	ea80 0202 	eor.w	r2, r0, r2
   80a72:	ea81 0303 	eor.w	r3, r1, r3
   80a76:	ea82 0000 	eor.w	r0, r2, r0
   80a7a:	ea83 0101 	eor.w	r1, r3, r1
   80a7e:	ea80 0202 	eor.w	r2, r0, r2
   80a82:	ea81 0303 	eor.w	r3, r1, r3
   80a86:	2d36      	cmp	r5, #54	; 0x36
   80a88:	bf88      	it	hi
   80a8a:	bd30      	pophi	{r4, r5, pc}
   80a8c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80a90:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80a94:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80a98:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80a9c:	d002      	beq.n	80aa4 <__adddf3+0x70>
   80a9e:	4240      	negs	r0, r0
   80aa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80aa4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80aa8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80aac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80ab0:	d002      	beq.n	80ab8 <__adddf3+0x84>
   80ab2:	4252      	negs	r2, r2
   80ab4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80ab8:	ea94 0f05 	teq	r4, r5
   80abc:	f000 80a7 	beq.w	80c0e <__adddf3+0x1da>
   80ac0:	f1a4 0401 	sub.w	r4, r4, #1
   80ac4:	f1d5 0e20 	rsbs	lr, r5, #32
   80ac8:	db0d      	blt.n	80ae6 <__adddf3+0xb2>
   80aca:	fa02 fc0e 	lsl.w	ip, r2, lr
   80ace:	fa22 f205 	lsr.w	r2, r2, r5
   80ad2:	1880      	adds	r0, r0, r2
   80ad4:	f141 0100 	adc.w	r1, r1, #0
   80ad8:	fa03 f20e 	lsl.w	r2, r3, lr
   80adc:	1880      	adds	r0, r0, r2
   80ade:	fa43 f305 	asr.w	r3, r3, r5
   80ae2:	4159      	adcs	r1, r3
   80ae4:	e00e      	b.n	80b04 <__adddf3+0xd0>
   80ae6:	f1a5 0520 	sub.w	r5, r5, #32
   80aea:	f10e 0e20 	add.w	lr, lr, #32
   80aee:	2a01      	cmp	r2, #1
   80af0:	fa03 fc0e 	lsl.w	ip, r3, lr
   80af4:	bf28      	it	cs
   80af6:	f04c 0c02 	orrcs.w	ip, ip, #2
   80afa:	fa43 f305 	asr.w	r3, r3, r5
   80afe:	18c0      	adds	r0, r0, r3
   80b00:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80b04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80b08:	d507      	bpl.n	80b1a <__adddf3+0xe6>
   80b0a:	f04f 0e00 	mov.w	lr, #0
   80b0e:	f1dc 0c00 	rsbs	ip, ip, #0
   80b12:	eb7e 0000 	sbcs.w	r0, lr, r0
   80b16:	eb6e 0101 	sbc.w	r1, lr, r1
   80b1a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80b1e:	d31b      	bcc.n	80b58 <__adddf3+0x124>
   80b20:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80b24:	d30c      	bcc.n	80b40 <__adddf3+0x10c>
   80b26:	0849      	lsrs	r1, r1, #1
   80b28:	ea5f 0030 	movs.w	r0, r0, rrx
   80b2c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80b30:	f104 0401 	add.w	r4, r4, #1
   80b34:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80b38:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80b3c:	f080 809a 	bcs.w	80c74 <__adddf3+0x240>
   80b40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80b44:	bf08      	it	eq
   80b46:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80b4a:	f150 0000 	adcs.w	r0, r0, #0
   80b4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80b52:	ea41 0105 	orr.w	r1, r1, r5
   80b56:	bd30      	pop	{r4, r5, pc}
   80b58:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80b5c:	4140      	adcs	r0, r0
   80b5e:	eb41 0101 	adc.w	r1, r1, r1
   80b62:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80b66:	f1a4 0401 	sub.w	r4, r4, #1
   80b6a:	d1e9      	bne.n	80b40 <__adddf3+0x10c>
   80b6c:	f091 0f00 	teq	r1, #0
   80b70:	bf04      	itt	eq
   80b72:	4601      	moveq	r1, r0
   80b74:	2000      	moveq	r0, #0
   80b76:	fab1 f381 	clz	r3, r1
   80b7a:	bf08      	it	eq
   80b7c:	3320      	addeq	r3, #32
   80b7e:	f1a3 030b 	sub.w	r3, r3, #11
   80b82:	f1b3 0220 	subs.w	r2, r3, #32
   80b86:	da0c      	bge.n	80ba2 <__adddf3+0x16e>
   80b88:	320c      	adds	r2, #12
   80b8a:	dd08      	ble.n	80b9e <__adddf3+0x16a>
   80b8c:	f102 0c14 	add.w	ip, r2, #20
   80b90:	f1c2 020c 	rsb	r2, r2, #12
   80b94:	fa01 f00c 	lsl.w	r0, r1, ip
   80b98:	fa21 f102 	lsr.w	r1, r1, r2
   80b9c:	e00c      	b.n	80bb8 <__adddf3+0x184>
   80b9e:	f102 0214 	add.w	r2, r2, #20
   80ba2:	bfd8      	it	le
   80ba4:	f1c2 0c20 	rsble	ip, r2, #32
   80ba8:	fa01 f102 	lsl.w	r1, r1, r2
   80bac:	fa20 fc0c 	lsr.w	ip, r0, ip
   80bb0:	bfdc      	itt	le
   80bb2:	ea41 010c 	orrle.w	r1, r1, ip
   80bb6:	4090      	lslle	r0, r2
   80bb8:	1ae4      	subs	r4, r4, r3
   80bba:	bfa2      	ittt	ge
   80bbc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80bc0:	4329      	orrge	r1, r5
   80bc2:	bd30      	popge	{r4, r5, pc}
   80bc4:	ea6f 0404 	mvn.w	r4, r4
   80bc8:	3c1f      	subs	r4, #31
   80bca:	da1c      	bge.n	80c06 <__adddf3+0x1d2>
   80bcc:	340c      	adds	r4, #12
   80bce:	dc0e      	bgt.n	80bee <__adddf3+0x1ba>
   80bd0:	f104 0414 	add.w	r4, r4, #20
   80bd4:	f1c4 0220 	rsb	r2, r4, #32
   80bd8:	fa20 f004 	lsr.w	r0, r0, r4
   80bdc:	fa01 f302 	lsl.w	r3, r1, r2
   80be0:	ea40 0003 	orr.w	r0, r0, r3
   80be4:	fa21 f304 	lsr.w	r3, r1, r4
   80be8:	ea45 0103 	orr.w	r1, r5, r3
   80bec:	bd30      	pop	{r4, r5, pc}
   80bee:	f1c4 040c 	rsb	r4, r4, #12
   80bf2:	f1c4 0220 	rsb	r2, r4, #32
   80bf6:	fa20 f002 	lsr.w	r0, r0, r2
   80bfa:	fa01 f304 	lsl.w	r3, r1, r4
   80bfe:	ea40 0003 	orr.w	r0, r0, r3
   80c02:	4629      	mov	r1, r5
   80c04:	bd30      	pop	{r4, r5, pc}
   80c06:	fa21 f004 	lsr.w	r0, r1, r4
   80c0a:	4629      	mov	r1, r5
   80c0c:	bd30      	pop	{r4, r5, pc}
   80c0e:	f094 0f00 	teq	r4, #0
   80c12:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80c16:	bf06      	itte	eq
   80c18:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80c1c:	3401      	addeq	r4, #1
   80c1e:	3d01      	subne	r5, #1
   80c20:	e74e      	b.n	80ac0 <__adddf3+0x8c>
   80c22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80c26:	bf18      	it	ne
   80c28:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80c2c:	d029      	beq.n	80c82 <__adddf3+0x24e>
   80c2e:	ea94 0f05 	teq	r4, r5
   80c32:	bf08      	it	eq
   80c34:	ea90 0f02 	teqeq	r0, r2
   80c38:	d005      	beq.n	80c46 <__adddf3+0x212>
   80c3a:	ea54 0c00 	orrs.w	ip, r4, r0
   80c3e:	bf04      	itt	eq
   80c40:	4619      	moveq	r1, r3
   80c42:	4610      	moveq	r0, r2
   80c44:	bd30      	pop	{r4, r5, pc}
   80c46:	ea91 0f03 	teq	r1, r3
   80c4a:	bf1e      	ittt	ne
   80c4c:	2100      	movne	r1, #0
   80c4e:	2000      	movne	r0, #0
   80c50:	bd30      	popne	{r4, r5, pc}
   80c52:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80c56:	d105      	bne.n	80c64 <__adddf3+0x230>
   80c58:	0040      	lsls	r0, r0, #1
   80c5a:	4149      	adcs	r1, r1
   80c5c:	bf28      	it	cs
   80c5e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80c62:	bd30      	pop	{r4, r5, pc}
   80c64:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80c68:	bf3c      	itt	cc
   80c6a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80c6e:	bd30      	popcc	{r4, r5, pc}
   80c70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80c74:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80c78:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80c7c:	f04f 0000 	mov.w	r0, #0
   80c80:	bd30      	pop	{r4, r5, pc}
   80c82:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80c86:	bf1a      	itte	ne
   80c88:	4619      	movne	r1, r3
   80c8a:	4610      	movne	r0, r2
   80c8c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80c90:	bf1c      	itt	ne
   80c92:	460b      	movne	r3, r1
   80c94:	4602      	movne	r2, r0
   80c96:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80c9a:	bf06      	itte	eq
   80c9c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80ca0:	ea91 0f03 	teqeq	r1, r3
   80ca4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80ca8:	bd30      	pop	{r4, r5, pc}
   80caa:	bf00      	nop

00080cac <__aeabi_ui2d>:
   80cac:	f090 0f00 	teq	r0, #0
   80cb0:	bf04      	itt	eq
   80cb2:	2100      	moveq	r1, #0
   80cb4:	4770      	bxeq	lr
   80cb6:	b530      	push	{r4, r5, lr}
   80cb8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80cbc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80cc0:	f04f 0500 	mov.w	r5, #0
   80cc4:	f04f 0100 	mov.w	r1, #0
   80cc8:	e750      	b.n	80b6c <__adddf3+0x138>
   80cca:	bf00      	nop

00080ccc <__aeabi_i2d>:
   80ccc:	f090 0f00 	teq	r0, #0
   80cd0:	bf04      	itt	eq
   80cd2:	2100      	moveq	r1, #0
   80cd4:	4770      	bxeq	lr
   80cd6:	b530      	push	{r4, r5, lr}
   80cd8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80cdc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80ce0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80ce4:	bf48      	it	mi
   80ce6:	4240      	negmi	r0, r0
   80ce8:	f04f 0100 	mov.w	r1, #0
   80cec:	e73e      	b.n	80b6c <__adddf3+0x138>
   80cee:	bf00      	nop

00080cf0 <__aeabi_f2d>:
   80cf0:	0042      	lsls	r2, r0, #1
   80cf2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80cf6:	ea4f 0131 	mov.w	r1, r1, rrx
   80cfa:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80cfe:	bf1f      	itttt	ne
   80d00:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80d04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d08:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80d0c:	4770      	bxne	lr
   80d0e:	f092 0f00 	teq	r2, #0
   80d12:	bf14      	ite	ne
   80d14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d18:	4770      	bxeq	lr
   80d1a:	b530      	push	{r4, r5, lr}
   80d1c:	f44f 7460 	mov.w	r4, #896	; 0x380
   80d20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80d24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80d28:	e720      	b.n	80b6c <__adddf3+0x138>
   80d2a:	bf00      	nop

00080d2c <__aeabi_ul2d>:
   80d2c:	ea50 0201 	orrs.w	r2, r0, r1
   80d30:	bf08      	it	eq
   80d32:	4770      	bxeq	lr
   80d34:	b530      	push	{r4, r5, lr}
   80d36:	f04f 0500 	mov.w	r5, #0
   80d3a:	e00a      	b.n	80d52 <__aeabi_l2d+0x16>

00080d3c <__aeabi_l2d>:
   80d3c:	ea50 0201 	orrs.w	r2, r0, r1
   80d40:	bf08      	it	eq
   80d42:	4770      	bxeq	lr
   80d44:	b530      	push	{r4, r5, lr}
   80d46:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80d4a:	d502      	bpl.n	80d52 <__aeabi_l2d+0x16>
   80d4c:	4240      	negs	r0, r0
   80d4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80d52:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d56:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d5a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80d5e:	f43f aedc 	beq.w	80b1a <__adddf3+0xe6>
   80d62:	f04f 0203 	mov.w	r2, #3
   80d66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80d6a:	bf18      	it	ne
   80d6c:	3203      	addne	r2, #3
   80d6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80d72:	bf18      	it	ne
   80d74:	3203      	addne	r2, #3
   80d76:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   80d7a:	f1c2 0320 	rsb	r3, r2, #32
   80d7e:	fa00 fc03 	lsl.w	ip, r0, r3
   80d82:	fa20 f002 	lsr.w	r0, r0, r2
   80d86:	fa01 fe03 	lsl.w	lr, r1, r3
   80d8a:	ea40 000e 	orr.w	r0, r0, lr
   80d8e:	fa21 f102 	lsr.w	r1, r1, r2
   80d92:	4414      	add	r4, r2
   80d94:	e6c1      	b.n	80b1a <__adddf3+0xe6>
   80d96:	bf00      	nop

00080d98 <__aeabi_dmul>:
   80d98:	b570      	push	{r4, r5, r6, lr}
   80d9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80d9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80da2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80da6:	bf1d      	ittte	ne
   80da8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   80dac:	ea94 0f0c 	teqne	r4, ip
   80db0:	ea95 0f0c 	teqne	r5, ip
   80db4:	f000 f8de 	bleq	80f74 <__aeabi_dmul+0x1dc>
   80db8:	442c      	add	r4, r5
   80dba:	ea81 0603 	eor.w	r6, r1, r3
   80dbe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   80dc2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   80dc6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   80dca:	bf18      	it	ne
   80dcc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   80dd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80dd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80dd8:	d038      	beq.n	80e4c <__aeabi_dmul+0xb4>
   80dda:	fba0 ce02 	umull	ip, lr, r0, r2
   80dde:	f04f 0500 	mov.w	r5, #0
   80de2:	fbe1 e502 	umlal	lr, r5, r1, r2
   80de6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   80dea:	fbe0 e503 	umlal	lr, r5, r0, r3
   80dee:	f04f 0600 	mov.w	r6, #0
   80df2:	fbe1 5603 	umlal	r5, r6, r1, r3
   80df6:	f09c 0f00 	teq	ip, #0
   80dfa:	bf18      	it	ne
   80dfc:	f04e 0e01 	orrne.w	lr, lr, #1
   80e00:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   80e04:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   80e08:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   80e0c:	d204      	bcs.n	80e18 <__aeabi_dmul+0x80>
   80e0e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   80e12:	416d      	adcs	r5, r5
   80e14:	eb46 0606 	adc.w	r6, r6, r6
   80e18:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   80e1c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   80e20:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   80e24:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   80e28:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   80e2c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   80e30:	bf88      	it	hi
   80e32:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   80e36:	d81e      	bhi.n	80e76 <__aeabi_dmul+0xde>
   80e38:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   80e3c:	bf08      	it	eq
   80e3e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   80e42:	f150 0000 	adcs.w	r0, r0, #0
   80e46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80e4a:	bd70      	pop	{r4, r5, r6, pc}
   80e4c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   80e50:	ea46 0101 	orr.w	r1, r6, r1
   80e54:	ea40 0002 	orr.w	r0, r0, r2
   80e58:	ea81 0103 	eor.w	r1, r1, r3
   80e5c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   80e60:	bfc2      	ittt	gt
   80e62:	ebd4 050c 	rsbsgt	r5, r4, ip
   80e66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   80e6a:	bd70      	popgt	{r4, r5, r6, pc}
   80e6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80e70:	f04f 0e00 	mov.w	lr, #0
   80e74:	3c01      	subs	r4, #1
   80e76:	f300 80ab 	bgt.w	80fd0 <__aeabi_dmul+0x238>
   80e7a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   80e7e:	bfde      	ittt	le
   80e80:	2000      	movle	r0, #0
   80e82:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   80e86:	bd70      	pople	{r4, r5, r6, pc}
   80e88:	f1c4 0400 	rsb	r4, r4, #0
   80e8c:	3c20      	subs	r4, #32
   80e8e:	da35      	bge.n	80efc <__aeabi_dmul+0x164>
   80e90:	340c      	adds	r4, #12
   80e92:	dc1b      	bgt.n	80ecc <__aeabi_dmul+0x134>
   80e94:	f104 0414 	add.w	r4, r4, #20
   80e98:	f1c4 0520 	rsb	r5, r4, #32
   80e9c:	fa00 f305 	lsl.w	r3, r0, r5
   80ea0:	fa20 f004 	lsr.w	r0, r0, r4
   80ea4:	fa01 f205 	lsl.w	r2, r1, r5
   80ea8:	ea40 0002 	orr.w	r0, r0, r2
   80eac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   80eb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80eb4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80eb8:	fa21 f604 	lsr.w	r6, r1, r4
   80ebc:	eb42 0106 	adc.w	r1, r2, r6
   80ec0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80ec4:	bf08      	it	eq
   80ec6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80eca:	bd70      	pop	{r4, r5, r6, pc}
   80ecc:	f1c4 040c 	rsb	r4, r4, #12
   80ed0:	f1c4 0520 	rsb	r5, r4, #32
   80ed4:	fa00 f304 	lsl.w	r3, r0, r4
   80ed8:	fa20 f005 	lsr.w	r0, r0, r5
   80edc:	fa01 f204 	lsl.w	r2, r1, r4
   80ee0:	ea40 0002 	orr.w	r0, r0, r2
   80ee4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80ee8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80eec:	f141 0100 	adc.w	r1, r1, #0
   80ef0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80ef4:	bf08      	it	eq
   80ef6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80efa:	bd70      	pop	{r4, r5, r6, pc}
   80efc:	f1c4 0520 	rsb	r5, r4, #32
   80f00:	fa00 f205 	lsl.w	r2, r0, r5
   80f04:	ea4e 0e02 	orr.w	lr, lr, r2
   80f08:	fa20 f304 	lsr.w	r3, r0, r4
   80f0c:	fa01 f205 	lsl.w	r2, r1, r5
   80f10:	ea43 0302 	orr.w	r3, r3, r2
   80f14:	fa21 f004 	lsr.w	r0, r1, r4
   80f18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f1c:	fa21 f204 	lsr.w	r2, r1, r4
   80f20:	ea20 0002 	bic.w	r0, r0, r2
   80f24:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   80f28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f2c:	bf08      	it	eq
   80f2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f32:	bd70      	pop	{r4, r5, r6, pc}
   80f34:	f094 0f00 	teq	r4, #0
   80f38:	d10f      	bne.n	80f5a <__aeabi_dmul+0x1c2>
   80f3a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   80f3e:	0040      	lsls	r0, r0, #1
   80f40:	eb41 0101 	adc.w	r1, r1, r1
   80f44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80f48:	bf08      	it	eq
   80f4a:	3c01      	subeq	r4, #1
   80f4c:	d0f7      	beq.n	80f3e <__aeabi_dmul+0x1a6>
   80f4e:	ea41 0106 	orr.w	r1, r1, r6
   80f52:	f095 0f00 	teq	r5, #0
   80f56:	bf18      	it	ne
   80f58:	4770      	bxne	lr
   80f5a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   80f5e:	0052      	lsls	r2, r2, #1
   80f60:	eb43 0303 	adc.w	r3, r3, r3
   80f64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   80f68:	bf08      	it	eq
   80f6a:	3d01      	subeq	r5, #1
   80f6c:	d0f7      	beq.n	80f5e <__aeabi_dmul+0x1c6>
   80f6e:	ea43 0306 	orr.w	r3, r3, r6
   80f72:	4770      	bx	lr
   80f74:	ea94 0f0c 	teq	r4, ip
   80f78:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   80f7c:	bf18      	it	ne
   80f7e:	ea95 0f0c 	teqne	r5, ip
   80f82:	d00c      	beq.n	80f9e <__aeabi_dmul+0x206>
   80f84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   80f88:	bf18      	it	ne
   80f8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   80f8e:	d1d1      	bne.n	80f34 <__aeabi_dmul+0x19c>
   80f90:	ea81 0103 	eor.w	r1, r1, r3
   80f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f98:	f04f 0000 	mov.w	r0, #0
   80f9c:	bd70      	pop	{r4, r5, r6, pc}
   80f9e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   80fa2:	bf06      	itte	eq
   80fa4:	4610      	moveq	r0, r2
   80fa6:	4619      	moveq	r1, r3
   80fa8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   80fac:	d019      	beq.n	80fe2 <__aeabi_dmul+0x24a>
   80fae:	ea94 0f0c 	teq	r4, ip
   80fb2:	d102      	bne.n	80fba <__aeabi_dmul+0x222>
   80fb4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   80fb8:	d113      	bne.n	80fe2 <__aeabi_dmul+0x24a>
   80fba:	ea95 0f0c 	teq	r5, ip
   80fbe:	d105      	bne.n	80fcc <__aeabi_dmul+0x234>
   80fc0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   80fc4:	bf1c      	itt	ne
   80fc6:	4610      	movne	r0, r2
   80fc8:	4619      	movne	r1, r3
   80fca:	d10a      	bne.n	80fe2 <__aeabi_dmul+0x24a>
   80fcc:	ea81 0103 	eor.w	r1, r1, r3
   80fd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80fd4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   80fd8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80fdc:	f04f 0000 	mov.w	r0, #0
   80fe0:	bd70      	pop	{r4, r5, r6, pc}
   80fe2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   80fe6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   80fea:	bd70      	pop	{r4, r5, r6, pc}

00080fec <__aeabi_ddiv>:
   80fec:	b570      	push	{r4, r5, r6, lr}
   80fee:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80ff2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80ff6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80ffa:	bf1d      	ittte	ne
   80ffc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81000:	ea94 0f0c 	teqne	r4, ip
   81004:	ea95 0f0c 	teqne	r5, ip
   81008:	f000 f8a7 	bleq	8115a <__aeabi_ddiv+0x16e>
   8100c:	eba4 0405 	sub.w	r4, r4, r5
   81010:	ea81 0e03 	eor.w	lr, r1, r3
   81014:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81018:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8101c:	f000 8088 	beq.w	81130 <__aeabi_ddiv+0x144>
   81020:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81024:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81028:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8102c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81030:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81034:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81038:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8103c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81040:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81044:	429d      	cmp	r5, r3
   81046:	bf08      	it	eq
   81048:	4296      	cmpeq	r6, r2
   8104a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8104e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81052:	d202      	bcs.n	8105a <__aeabi_ddiv+0x6e>
   81054:	085b      	lsrs	r3, r3, #1
   81056:	ea4f 0232 	mov.w	r2, r2, rrx
   8105a:	1ab6      	subs	r6, r6, r2
   8105c:	eb65 0503 	sbc.w	r5, r5, r3
   81060:	085b      	lsrs	r3, r3, #1
   81062:	ea4f 0232 	mov.w	r2, r2, rrx
   81066:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8106a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8106e:	ebb6 0e02 	subs.w	lr, r6, r2
   81072:	eb75 0e03 	sbcs.w	lr, r5, r3
   81076:	bf22      	ittt	cs
   81078:	1ab6      	subcs	r6, r6, r2
   8107a:	4675      	movcs	r5, lr
   8107c:	ea40 000c 	orrcs.w	r0, r0, ip
   81080:	085b      	lsrs	r3, r3, #1
   81082:	ea4f 0232 	mov.w	r2, r2, rrx
   81086:	ebb6 0e02 	subs.w	lr, r6, r2
   8108a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8108e:	bf22      	ittt	cs
   81090:	1ab6      	subcs	r6, r6, r2
   81092:	4675      	movcs	r5, lr
   81094:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81098:	085b      	lsrs	r3, r3, #1
   8109a:	ea4f 0232 	mov.w	r2, r2, rrx
   8109e:	ebb6 0e02 	subs.w	lr, r6, r2
   810a2:	eb75 0e03 	sbcs.w	lr, r5, r3
   810a6:	bf22      	ittt	cs
   810a8:	1ab6      	subcs	r6, r6, r2
   810aa:	4675      	movcs	r5, lr
   810ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   810b0:	085b      	lsrs	r3, r3, #1
   810b2:	ea4f 0232 	mov.w	r2, r2, rrx
   810b6:	ebb6 0e02 	subs.w	lr, r6, r2
   810ba:	eb75 0e03 	sbcs.w	lr, r5, r3
   810be:	bf22      	ittt	cs
   810c0:	1ab6      	subcs	r6, r6, r2
   810c2:	4675      	movcs	r5, lr
   810c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   810c8:	ea55 0e06 	orrs.w	lr, r5, r6
   810cc:	d018      	beq.n	81100 <__aeabi_ddiv+0x114>
   810ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
   810d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   810d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
   810da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   810de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   810e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   810e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   810ea:	d1c0      	bne.n	8106e <__aeabi_ddiv+0x82>
   810ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   810f0:	d10b      	bne.n	8110a <__aeabi_ddiv+0x11e>
   810f2:	ea41 0100 	orr.w	r1, r1, r0
   810f6:	f04f 0000 	mov.w	r0, #0
   810fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   810fe:	e7b6      	b.n	8106e <__aeabi_ddiv+0x82>
   81100:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81104:	bf04      	itt	eq
   81106:	4301      	orreq	r1, r0
   81108:	2000      	moveq	r0, #0
   8110a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8110e:	bf88      	it	hi
   81110:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81114:	f63f aeaf 	bhi.w	80e76 <__aeabi_dmul+0xde>
   81118:	ebb5 0c03 	subs.w	ip, r5, r3
   8111c:	bf04      	itt	eq
   8111e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81122:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81126:	f150 0000 	adcs.w	r0, r0, #0
   8112a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8112e:	bd70      	pop	{r4, r5, r6, pc}
   81130:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81134:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81138:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8113c:	bfc2      	ittt	gt
   8113e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81142:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81146:	bd70      	popgt	{r4, r5, r6, pc}
   81148:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8114c:	f04f 0e00 	mov.w	lr, #0
   81150:	3c01      	subs	r4, #1
   81152:	e690      	b.n	80e76 <__aeabi_dmul+0xde>
   81154:	ea45 0e06 	orr.w	lr, r5, r6
   81158:	e68d      	b.n	80e76 <__aeabi_dmul+0xde>
   8115a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8115e:	ea94 0f0c 	teq	r4, ip
   81162:	bf08      	it	eq
   81164:	ea95 0f0c 	teqeq	r5, ip
   81168:	f43f af3b 	beq.w	80fe2 <__aeabi_dmul+0x24a>
   8116c:	ea94 0f0c 	teq	r4, ip
   81170:	d10a      	bne.n	81188 <__aeabi_ddiv+0x19c>
   81172:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81176:	f47f af34 	bne.w	80fe2 <__aeabi_dmul+0x24a>
   8117a:	ea95 0f0c 	teq	r5, ip
   8117e:	f47f af25 	bne.w	80fcc <__aeabi_dmul+0x234>
   81182:	4610      	mov	r0, r2
   81184:	4619      	mov	r1, r3
   81186:	e72c      	b.n	80fe2 <__aeabi_dmul+0x24a>
   81188:	ea95 0f0c 	teq	r5, ip
   8118c:	d106      	bne.n	8119c <__aeabi_ddiv+0x1b0>
   8118e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81192:	f43f aefd 	beq.w	80f90 <__aeabi_dmul+0x1f8>
   81196:	4610      	mov	r0, r2
   81198:	4619      	mov	r1, r3
   8119a:	e722      	b.n	80fe2 <__aeabi_dmul+0x24a>
   8119c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   811a0:	bf18      	it	ne
   811a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   811a6:	f47f aec5 	bne.w	80f34 <__aeabi_dmul+0x19c>
   811aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   811ae:	f47f af0d 	bne.w	80fcc <__aeabi_dmul+0x234>
   811b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   811b6:	f47f aeeb 	bne.w	80f90 <__aeabi_dmul+0x1f8>
   811ba:	e712      	b.n	80fe2 <__aeabi_dmul+0x24a>

000811bc <__aeabi_d2f>:
   811bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
   811c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   811c4:	bf24      	itt	cs
   811c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   811ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   811ce:	d90d      	bls.n	811ec <__aeabi_d2f+0x30>
   811d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   811d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   811d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   811dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   811e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   811e4:	bf08      	it	eq
   811e6:	f020 0001 	biceq.w	r0, r0, #1
   811ea:	4770      	bx	lr
   811ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   811f0:	d121      	bne.n	81236 <__aeabi_d2f+0x7a>
   811f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   811f6:	bfbc      	itt	lt
   811f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   811fc:	4770      	bxlt	lr
   811fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81202:	ea4f 5252 	mov.w	r2, r2, lsr #21
   81206:	f1c2 0218 	rsb	r2, r2, #24
   8120a:	f1c2 0c20 	rsb	ip, r2, #32
   8120e:	fa10 f30c 	lsls.w	r3, r0, ip
   81212:	fa20 f002 	lsr.w	r0, r0, r2
   81216:	bf18      	it	ne
   81218:	f040 0001 	orrne.w	r0, r0, #1
   8121c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81220:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   81224:	fa03 fc0c 	lsl.w	ip, r3, ip
   81228:	ea40 000c 	orr.w	r0, r0, ip
   8122c:	fa23 f302 	lsr.w	r3, r3, r2
   81230:	ea4f 0343 	mov.w	r3, r3, lsl #1
   81234:	e7cc      	b.n	811d0 <__aeabi_d2f+0x14>
   81236:	ea7f 5362 	mvns.w	r3, r2, asr #21
   8123a:	d107      	bne.n	8124c <__aeabi_d2f+0x90>
   8123c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81240:	bf1e      	ittt	ne
   81242:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   81246:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   8124a:	4770      	bxne	lr
   8124c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81250:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81254:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81258:	4770      	bx	lr
   8125a:	bf00      	nop

0008125c <__aeabi_frsub>:
   8125c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81260:	e002      	b.n	81268 <__addsf3>
   81262:	bf00      	nop

00081264 <__aeabi_fsub>:
   81264:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081268 <__addsf3>:
   81268:	0042      	lsls	r2, r0, #1
   8126a:	bf1f      	itttt	ne
   8126c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81270:	ea92 0f03 	teqne	r2, r3
   81274:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81278:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8127c:	d06a      	beq.n	81354 <__addsf3+0xec>
   8127e:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81282:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   81286:	bfc1      	itttt	gt
   81288:	18d2      	addgt	r2, r2, r3
   8128a:	4041      	eorgt	r1, r0
   8128c:	4048      	eorgt	r0, r1
   8128e:	4041      	eorgt	r1, r0
   81290:	bfb8      	it	lt
   81292:	425b      	neglt	r3, r3
   81294:	2b19      	cmp	r3, #25
   81296:	bf88      	it	hi
   81298:	4770      	bxhi	lr
   8129a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8129e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   812a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   812a6:	bf18      	it	ne
   812a8:	4240      	negne	r0, r0
   812aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   812ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   812b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   812b6:	bf18      	it	ne
   812b8:	4249      	negne	r1, r1
   812ba:	ea92 0f03 	teq	r2, r3
   812be:	d03f      	beq.n	81340 <__addsf3+0xd8>
   812c0:	f1a2 0201 	sub.w	r2, r2, #1
   812c4:	fa41 fc03 	asr.w	ip, r1, r3
   812c8:	eb10 000c 	adds.w	r0, r0, ip
   812cc:	f1c3 0320 	rsb	r3, r3, #32
   812d0:	fa01 f103 	lsl.w	r1, r1, r3
   812d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   812d8:	d502      	bpl.n	812e0 <__addsf3+0x78>
   812da:	4249      	negs	r1, r1
   812dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   812e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   812e4:	d313      	bcc.n	8130e <__addsf3+0xa6>
   812e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   812ea:	d306      	bcc.n	812fa <__addsf3+0x92>
   812ec:	0840      	lsrs	r0, r0, #1
   812ee:	ea4f 0131 	mov.w	r1, r1, rrx
   812f2:	f102 0201 	add.w	r2, r2, #1
   812f6:	2afe      	cmp	r2, #254	; 0xfe
   812f8:	d251      	bcs.n	8139e <__addsf3+0x136>
   812fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   812fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81302:	bf08      	it	eq
   81304:	f020 0001 	biceq.w	r0, r0, #1
   81308:	ea40 0003 	orr.w	r0, r0, r3
   8130c:	4770      	bx	lr
   8130e:	0049      	lsls	r1, r1, #1
   81310:	eb40 0000 	adc.w	r0, r0, r0
   81314:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81318:	f1a2 0201 	sub.w	r2, r2, #1
   8131c:	d1ed      	bne.n	812fa <__addsf3+0x92>
   8131e:	fab0 fc80 	clz	ip, r0
   81322:	f1ac 0c08 	sub.w	ip, ip, #8
   81326:	ebb2 020c 	subs.w	r2, r2, ip
   8132a:	fa00 f00c 	lsl.w	r0, r0, ip
   8132e:	bfaa      	itet	ge
   81330:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81334:	4252      	neglt	r2, r2
   81336:	4318      	orrge	r0, r3
   81338:	bfbc      	itt	lt
   8133a:	40d0      	lsrlt	r0, r2
   8133c:	4318      	orrlt	r0, r3
   8133e:	4770      	bx	lr
   81340:	f092 0f00 	teq	r2, #0
   81344:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81348:	bf06      	itte	eq
   8134a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   8134e:	3201      	addeq	r2, #1
   81350:	3b01      	subne	r3, #1
   81352:	e7b5      	b.n	812c0 <__addsf3+0x58>
   81354:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81358:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8135c:	bf18      	it	ne
   8135e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81362:	d021      	beq.n	813a8 <__addsf3+0x140>
   81364:	ea92 0f03 	teq	r2, r3
   81368:	d004      	beq.n	81374 <__addsf3+0x10c>
   8136a:	f092 0f00 	teq	r2, #0
   8136e:	bf08      	it	eq
   81370:	4608      	moveq	r0, r1
   81372:	4770      	bx	lr
   81374:	ea90 0f01 	teq	r0, r1
   81378:	bf1c      	itt	ne
   8137a:	2000      	movne	r0, #0
   8137c:	4770      	bxne	lr
   8137e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81382:	d104      	bne.n	8138e <__addsf3+0x126>
   81384:	0040      	lsls	r0, r0, #1
   81386:	bf28      	it	cs
   81388:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   8138c:	4770      	bx	lr
   8138e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81392:	bf3c      	itt	cc
   81394:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81398:	4770      	bxcc	lr
   8139a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8139e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   813a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   813a6:	4770      	bx	lr
   813a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
   813ac:	bf16      	itet	ne
   813ae:	4608      	movne	r0, r1
   813b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   813b4:	4601      	movne	r1, r0
   813b6:	0242      	lsls	r2, r0, #9
   813b8:	bf06      	itte	eq
   813ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   813be:	ea90 0f01 	teqeq	r0, r1
   813c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   813c6:	4770      	bx	lr

000813c8 <__aeabi_ui2f>:
   813c8:	f04f 0300 	mov.w	r3, #0
   813cc:	e004      	b.n	813d8 <__aeabi_i2f+0x8>
   813ce:	bf00      	nop

000813d0 <__aeabi_i2f>:
   813d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   813d4:	bf48      	it	mi
   813d6:	4240      	negmi	r0, r0
   813d8:	ea5f 0c00 	movs.w	ip, r0
   813dc:	bf08      	it	eq
   813de:	4770      	bxeq	lr
   813e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   813e4:	4601      	mov	r1, r0
   813e6:	f04f 0000 	mov.w	r0, #0
   813ea:	e01c      	b.n	81426 <__aeabi_l2f+0x2a>

000813ec <__aeabi_ul2f>:
   813ec:	ea50 0201 	orrs.w	r2, r0, r1
   813f0:	bf08      	it	eq
   813f2:	4770      	bxeq	lr
   813f4:	f04f 0300 	mov.w	r3, #0
   813f8:	e00a      	b.n	81410 <__aeabi_l2f+0x14>
   813fa:	bf00      	nop

000813fc <__aeabi_l2f>:
   813fc:	ea50 0201 	orrs.w	r2, r0, r1
   81400:	bf08      	it	eq
   81402:	4770      	bxeq	lr
   81404:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81408:	d502      	bpl.n	81410 <__aeabi_l2f+0x14>
   8140a:	4240      	negs	r0, r0
   8140c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81410:	ea5f 0c01 	movs.w	ip, r1
   81414:	bf02      	ittt	eq
   81416:	4684      	moveq	ip, r0
   81418:	4601      	moveq	r1, r0
   8141a:	2000      	moveq	r0, #0
   8141c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81420:	bf08      	it	eq
   81422:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81426:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8142a:	fabc f28c 	clz	r2, ip
   8142e:	3a08      	subs	r2, #8
   81430:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81434:	db10      	blt.n	81458 <__aeabi_l2f+0x5c>
   81436:	fa01 fc02 	lsl.w	ip, r1, r2
   8143a:	4463      	add	r3, ip
   8143c:	fa00 fc02 	lsl.w	ip, r0, r2
   81440:	f1c2 0220 	rsb	r2, r2, #32
   81444:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81448:	fa20 f202 	lsr.w	r2, r0, r2
   8144c:	eb43 0002 	adc.w	r0, r3, r2
   81450:	bf08      	it	eq
   81452:	f020 0001 	biceq.w	r0, r0, #1
   81456:	4770      	bx	lr
   81458:	f102 0220 	add.w	r2, r2, #32
   8145c:	fa01 fc02 	lsl.w	ip, r1, r2
   81460:	f1c2 0220 	rsb	r2, r2, #32
   81464:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81468:	fa21 f202 	lsr.w	r2, r1, r2
   8146c:	eb43 0002 	adc.w	r0, r3, r2
   81470:	bf08      	it	eq
   81472:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81476:	4770      	bx	lr

00081478 <__aeabi_fmul>:
   81478:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8147c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81480:	bf1e      	ittt	ne
   81482:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81486:	ea92 0f0c 	teqne	r2, ip
   8148a:	ea93 0f0c 	teqne	r3, ip
   8148e:	d06f      	beq.n	81570 <__aeabi_fmul+0xf8>
   81490:	441a      	add	r2, r3
   81492:	ea80 0c01 	eor.w	ip, r0, r1
   81496:	0240      	lsls	r0, r0, #9
   81498:	bf18      	it	ne
   8149a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   8149e:	d01e      	beq.n	814de <__aeabi_fmul+0x66>
   814a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   814a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   814a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   814ac:	fba0 3101 	umull	r3, r1, r0, r1
   814b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   814b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   814b8:	bf3e      	ittt	cc
   814ba:	0049      	lslcc	r1, r1, #1
   814bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   814c0:	005b      	lslcc	r3, r3, #1
   814c2:	ea40 0001 	orr.w	r0, r0, r1
   814c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   814ca:	2afd      	cmp	r2, #253	; 0xfd
   814cc:	d81d      	bhi.n	8150a <__aeabi_fmul+0x92>
   814ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   814d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   814d6:	bf08      	it	eq
   814d8:	f020 0001 	biceq.w	r0, r0, #1
   814dc:	4770      	bx	lr
   814de:	f090 0f00 	teq	r0, #0
   814e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   814e6:	bf08      	it	eq
   814e8:	0249      	lsleq	r1, r1, #9
   814ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   814ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   814f2:	3a7f      	subs	r2, #127	; 0x7f
   814f4:	bfc2      	ittt	gt
   814f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   814fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   814fe:	4770      	bxgt	lr
   81500:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81504:	f04f 0300 	mov.w	r3, #0
   81508:	3a01      	subs	r2, #1
   8150a:	dc5d      	bgt.n	815c8 <__aeabi_fmul+0x150>
   8150c:	f112 0f19 	cmn.w	r2, #25
   81510:	bfdc      	itt	le
   81512:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81516:	4770      	bxle	lr
   81518:	f1c2 0200 	rsb	r2, r2, #0
   8151c:	0041      	lsls	r1, r0, #1
   8151e:	fa21 f102 	lsr.w	r1, r1, r2
   81522:	f1c2 0220 	rsb	r2, r2, #32
   81526:	fa00 fc02 	lsl.w	ip, r0, r2
   8152a:	ea5f 0031 	movs.w	r0, r1, rrx
   8152e:	f140 0000 	adc.w	r0, r0, #0
   81532:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81536:	bf08      	it	eq
   81538:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8153c:	4770      	bx	lr
   8153e:	f092 0f00 	teq	r2, #0
   81542:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81546:	bf02      	ittt	eq
   81548:	0040      	lsleq	r0, r0, #1
   8154a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8154e:	3a01      	subeq	r2, #1
   81550:	d0f9      	beq.n	81546 <__aeabi_fmul+0xce>
   81552:	ea40 000c 	orr.w	r0, r0, ip
   81556:	f093 0f00 	teq	r3, #0
   8155a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8155e:	bf02      	ittt	eq
   81560:	0049      	lsleq	r1, r1, #1
   81562:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81566:	3b01      	subeq	r3, #1
   81568:	d0f9      	beq.n	8155e <__aeabi_fmul+0xe6>
   8156a:	ea41 010c 	orr.w	r1, r1, ip
   8156e:	e78f      	b.n	81490 <__aeabi_fmul+0x18>
   81570:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81574:	ea92 0f0c 	teq	r2, ip
   81578:	bf18      	it	ne
   8157a:	ea93 0f0c 	teqne	r3, ip
   8157e:	d00a      	beq.n	81596 <__aeabi_fmul+0x11e>
   81580:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81584:	bf18      	it	ne
   81586:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8158a:	d1d8      	bne.n	8153e <__aeabi_fmul+0xc6>
   8158c:	ea80 0001 	eor.w	r0, r0, r1
   81590:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81594:	4770      	bx	lr
   81596:	f090 0f00 	teq	r0, #0
   8159a:	bf17      	itett	ne
   8159c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   815a0:	4608      	moveq	r0, r1
   815a2:	f091 0f00 	teqne	r1, #0
   815a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   815aa:	d014      	beq.n	815d6 <__aeabi_fmul+0x15e>
   815ac:	ea92 0f0c 	teq	r2, ip
   815b0:	d101      	bne.n	815b6 <__aeabi_fmul+0x13e>
   815b2:	0242      	lsls	r2, r0, #9
   815b4:	d10f      	bne.n	815d6 <__aeabi_fmul+0x15e>
   815b6:	ea93 0f0c 	teq	r3, ip
   815ba:	d103      	bne.n	815c4 <__aeabi_fmul+0x14c>
   815bc:	024b      	lsls	r3, r1, #9
   815be:	bf18      	it	ne
   815c0:	4608      	movne	r0, r1
   815c2:	d108      	bne.n	815d6 <__aeabi_fmul+0x15e>
   815c4:	ea80 0001 	eor.w	r0, r0, r1
   815c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   815cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   815d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   815d4:	4770      	bx	lr
   815d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   815da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   815de:	4770      	bx	lr

000815e0 <__aeabi_fdiv>:
   815e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   815e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   815e8:	bf1e      	ittt	ne
   815ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   815ee:	ea92 0f0c 	teqne	r2, ip
   815f2:	ea93 0f0c 	teqne	r3, ip
   815f6:	d069      	beq.n	816cc <__aeabi_fdiv+0xec>
   815f8:	eba2 0203 	sub.w	r2, r2, r3
   815fc:	ea80 0c01 	eor.w	ip, r0, r1
   81600:	0249      	lsls	r1, r1, #9
   81602:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81606:	d037      	beq.n	81678 <__aeabi_fdiv+0x98>
   81608:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   8160c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81610:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81614:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81618:	428b      	cmp	r3, r1
   8161a:	bf38      	it	cc
   8161c:	005b      	lslcc	r3, r3, #1
   8161e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81622:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81626:	428b      	cmp	r3, r1
   81628:	bf24      	itt	cs
   8162a:	1a5b      	subcs	r3, r3, r1
   8162c:	ea40 000c 	orrcs.w	r0, r0, ip
   81630:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81634:	bf24      	itt	cs
   81636:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   8163a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8163e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81642:	bf24      	itt	cs
   81644:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81648:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8164c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81650:	bf24      	itt	cs
   81652:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81656:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8165a:	011b      	lsls	r3, r3, #4
   8165c:	bf18      	it	ne
   8165e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81662:	d1e0      	bne.n	81626 <__aeabi_fdiv+0x46>
   81664:	2afd      	cmp	r2, #253	; 0xfd
   81666:	f63f af50 	bhi.w	8150a <__aeabi_fmul+0x92>
   8166a:	428b      	cmp	r3, r1
   8166c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81670:	bf08      	it	eq
   81672:	f020 0001 	biceq.w	r0, r0, #1
   81676:	4770      	bx	lr
   81678:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8167c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81680:	327f      	adds	r2, #127	; 0x7f
   81682:	bfc2      	ittt	gt
   81684:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81688:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   8168c:	4770      	bxgt	lr
   8168e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81692:	f04f 0300 	mov.w	r3, #0
   81696:	3a01      	subs	r2, #1
   81698:	e737      	b.n	8150a <__aeabi_fmul+0x92>
   8169a:	f092 0f00 	teq	r2, #0
   8169e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   816a2:	bf02      	ittt	eq
   816a4:	0040      	lsleq	r0, r0, #1
   816a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   816aa:	3a01      	subeq	r2, #1
   816ac:	d0f9      	beq.n	816a2 <__aeabi_fdiv+0xc2>
   816ae:	ea40 000c 	orr.w	r0, r0, ip
   816b2:	f093 0f00 	teq	r3, #0
   816b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   816ba:	bf02      	ittt	eq
   816bc:	0049      	lsleq	r1, r1, #1
   816be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   816c2:	3b01      	subeq	r3, #1
   816c4:	d0f9      	beq.n	816ba <__aeabi_fdiv+0xda>
   816c6:	ea41 010c 	orr.w	r1, r1, ip
   816ca:	e795      	b.n	815f8 <__aeabi_fdiv+0x18>
   816cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   816d0:	ea92 0f0c 	teq	r2, ip
   816d4:	d108      	bne.n	816e8 <__aeabi_fdiv+0x108>
   816d6:	0242      	lsls	r2, r0, #9
   816d8:	f47f af7d 	bne.w	815d6 <__aeabi_fmul+0x15e>
   816dc:	ea93 0f0c 	teq	r3, ip
   816e0:	f47f af70 	bne.w	815c4 <__aeabi_fmul+0x14c>
   816e4:	4608      	mov	r0, r1
   816e6:	e776      	b.n	815d6 <__aeabi_fmul+0x15e>
   816e8:	ea93 0f0c 	teq	r3, ip
   816ec:	d104      	bne.n	816f8 <__aeabi_fdiv+0x118>
   816ee:	024b      	lsls	r3, r1, #9
   816f0:	f43f af4c 	beq.w	8158c <__aeabi_fmul+0x114>
   816f4:	4608      	mov	r0, r1
   816f6:	e76e      	b.n	815d6 <__aeabi_fmul+0x15e>
   816f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   816fc:	bf18      	it	ne
   816fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81702:	d1ca      	bne.n	8169a <__aeabi_fdiv+0xba>
   81704:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81708:	f47f af5c 	bne.w	815c4 <__aeabi_fmul+0x14c>
   8170c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81710:	f47f af3c 	bne.w	8158c <__aeabi_fmul+0x114>
   81714:	e75f      	b.n	815d6 <__aeabi_fmul+0x15e>
   81716:	bf00      	nop

00081718 <__aeabi_f2iz>:
   81718:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8171c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81720:	d30f      	bcc.n	81742 <__aeabi_f2iz+0x2a>
   81722:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8172a:	d90d      	bls.n	81748 <__aeabi_f2iz+0x30>
   8172c:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81730:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81734:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81738:	fa23 f002 	lsr.w	r0, r3, r2
   8173c:	bf18      	it	ne
   8173e:	4240      	negne	r0, r0
   81740:	4770      	bx	lr
   81742:	f04f 0000 	mov.w	r0, #0
   81746:	4770      	bx	lr
   81748:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8174c:	d101      	bne.n	81752 <__aeabi_f2iz+0x3a>
   8174e:	0242      	lsls	r2, r0, #9
   81750:	d105      	bne.n	8175e <__aeabi_f2iz+0x46>
   81752:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81756:	bf08      	it	eq
   81758:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8175c:	4770      	bx	lr
   8175e:	f04f 0000 	mov.w	r0, #0
   81762:	4770      	bx	lr

00081764 <__libc_init_array>:
   81764:	b570      	push	{r4, r5, r6, lr}
   81766:	4e0f      	ldr	r6, [pc, #60]	; (817a4 <__libc_init_array+0x40>)
   81768:	4d0f      	ldr	r5, [pc, #60]	; (817a8 <__libc_init_array+0x44>)
   8176a:	1b76      	subs	r6, r6, r5
   8176c:	10b6      	asrs	r6, r6, #2
   8176e:	bf18      	it	ne
   81770:	2400      	movne	r4, #0
   81772:	d005      	beq.n	81780 <__libc_init_array+0x1c>
   81774:	3401      	adds	r4, #1
   81776:	f855 3b04 	ldr.w	r3, [r5], #4
   8177a:	4798      	blx	r3
   8177c:	42a6      	cmp	r6, r4
   8177e:	d1f9      	bne.n	81774 <__libc_init_array+0x10>
   81780:	4e0a      	ldr	r6, [pc, #40]	; (817ac <__libc_init_array+0x48>)
   81782:	4d0b      	ldr	r5, [pc, #44]	; (817b0 <__libc_init_array+0x4c>)
   81784:	f000 f8e2 	bl	8194c <_init>
   81788:	1b76      	subs	r6, r6, r5
   8178a:	10b6      	asrs	r6, r6, #2
   8178c:	bf18      	it	ne
   8178e:	2400      	movne	r4, #0
   81790:	d006      	beq.n	817a0 <__libc_init_array+0x3c>
   81792:	3401      	adds	r4, #1
   81794:	f855 3b04 	ldr.w	r3, [r5], #4
   81798:	4798      	blx	r3
   8179a:	42a6      	cmp	r6, r4
   8179c:	d1f9      	bne.n	81792 <__libc_init_array+0x2e>
   8179e:	bd70      	pop	{r4, r5, r6, pc}
   817a0:	bd70      	pop	{r4, r5, r6, pc}
   817a2:	bf00      	nop
   817a4:	00081958 	.word	0x00081958
   817a8:	00081958 	.word	0x00081958
   817ac:	00081960 	.word	0x00081960
   817b0:	00081958 	.word	0x00081958

000817b4 <register_fini>:
   817b4:	4b02      	ldr	r3, [pc, #8]	; (817c0 <register_fini+0xc>)
   817b6:	b113      	cbz	r3, 817be <register_fini+0xa>
   817b8:	4802      	ldr	r0, [pc, #8]	; (817c4 <register_fini+0x10>)
   817ba:	f000 b805 	b.w	817c8 <atexit>
   817be:	4770      	bx	lr
   817c0:	00000000 	.word	0x00000000
   817c4:	000817d5 	.word	0x000817d5

000817c8 <atexit>:
   817c8:	2300      	movs	r3, #0
   817ca:	4601      	mov	r1, r0
   817cc:	461a      	mov	r2, r3
   817ce:	4618      	mov	r0, r3
   817d0:	f000 b81e 	b.w	81810 <__register_exitproc>

000817d4 <__libc_fini_array>:
   817d4:	b538      	push	{r3, r4, r5, lr}
   817d6:	4c0a      	ldr	r4, [pc, #40]	; (81800 <__libc_fini_array+0x2c>)
   817d8:	4d0a      	ldr	r5, [pc, #40]	; (81804 <__libc_fini_array+0x30>)
   817da:	1b64      	subs	r4, r4, r5
   817dc:	10a4      	asrs	r4, r4, #2
   817de:	d00a      	beq.n	817f6 <__libc_fini_array+0x22>
   817e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   817e4:	3b01      	subs	r3, #1
   817e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   817ea:	3c01      	subs	r4, #1
   817ec:	f855 3904 	ldr.w	r3, [r5], #-4
   817f0:	4798      	blx	r3
   817f2:	2c00      	cmp	r4, #0
   817f4:	d1f9      	bne.n	817ea <__libc_fini_array+0x16>
   817f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   817fa:	f000 b8b1 	b.w	81960 <_fini>
   817fe:	bf00      	nop
   81800:	00081970 	.word	0x00081970
   81804:	0008196c 	.word	0x0008196c

00081808 <__retarget_lock_acquire_recursive>:
   81808:	4770      	bx	lr
   8180a:	bf00      	nop

0008180c <__retarget_lock_release_recursive>:
   8180c:	4770      	bx	lr
   8180e:	bf00      	nop

00081810 <__register_exitproc>:
   81810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81814:	4d2c      	ldr	r5, [pc, #176]	; (818c8 <__register_exitproc+0xb8>)
   81816:	4606      	mov	r6, r0
   81818:	6828      	ldr	r0, [r5, #0]
   8181a:	4698      	mov	r8, r3
   8181c:	460f      	mov	r7, r1
   8181e:	4691      	mov	r9, r2
   81820:	f7ff fff2 	bl	81808 <__retarget_lock_acquire_recursive>
   81824:	4b29      	ldr	r3, [pc, #164]	; (818cc <__register_exitproc+0xbc>)
   81826:	681c      	ldr	r4, [r3, #0]
   81828:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8182c:	2b00      	cmp	r3, #0
   8182e:	d03e      	beq.n	818ae <__register_exitproc+0x9e>
   81830:	685a      	ldr	r2, [r3, #4]
   81832:	2a1f      	cmp	r2, #31
   81834:	dc1c      	bgt.n	81870 <__register_exitproc+0x60>
   81836:	f102 0e01 	add.w	lr, r2, #1
   8183a:	b176      	cbz	r6, 8185a <__register_exitproc+0x4a>
   8183c:	2101      	movs	r1, #1
   8183e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81842:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81846:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8184a:	4091      	lsls	r1, r2
   8184c:	4308      	orrs	r0, r1
   8184e:	2e02      	cmp	r6, #2
   81850:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81854:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81858:	d023      	beq.n	818a2 <__register_exitproc+0x92>
   8185a:	3202      	adds	r2, #2
   8185c:	f8c3 e004 	str.w	lr, [r3, #4]
   81860:	6828      	ldr	r0, [r5, #0]
   81862:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81866:	f7ff ffd1 	bl	8180c <__retarget_lock_release_recursive>
   8186a:	2000      	movs	r0, #0
   8186c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81870:	4b17      	ldr	r3, [pc, #92]	; (818d0 <__register_exitproc+0xc0>)
   81872:	b30b      	cbz	r3, 818b8 <__register_exitproc+0xa8>
   81874:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81878:	f3af 8000 	nop.w
   8187c:	4603      	mov	r3, r0
   8187e:	b1d8      	cbz	r0, 818b8 <__register_exitproc+0xa8>
   81880:	2000      	movs	r0, #0
   81882:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   81886:	f04f 0e01 	mov.w	lr, #1
   8188a:	6058      	str	r0, [r3, #4]
   8188c:	6019      	str	r1, [r3, #0]
   8188e:	4602      	mov	r2, r0
   81890:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81894:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81898:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8189c:	2e00      	cmp	r6, #0
   8189e:	d0dc      	beq.n	8185a <__register_exitproc+0x4a>
   818a0:	e7cc      	b.n	8183c <__register_exitproc+0x2c>
   818a2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   818a6:	4301      	orrs	r1, r0
   818a8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   818ac:	e7d5      	b.n	8185a <__register_exitproc+0x4a>
   818ae:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   818b2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   818b6:	e7bb      	b.n	81830 <__register_exitproc+0x20>
   818b8:	6828      	ldr	r0, [r5, #0]
   818ba:	f7ff ffa7 	bl	8180c <__retarget_lock_release_recursive>
   818be:	f04f 30ff 	mov.w	r0, #4294967295
   818c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   818c6:	bf00      	nop
   818c8:	20000430 	.word	0x20000430
   818cc:	00081948 	.word	0x00081948
   818d0:	00000000 	.word	0x00000000
   818d4:	2067654a 	.word	0x2067654a
   818d8:	68207265 	.word	0x68207265
   818dc:	00007265 	.word	0x00007265
   818e0:	0000205b 	.word	0x0000205b
   818e4:	2c206425 	.word	0x2c206425
   818e8:	00000000 	.word	0x00000000
   818ec:	0d0a205d 	.word	0x0d0a205d
   818f0:	00000000 	.word	0x00000000
   818f4:	304e4143 	.word	0x304e4143
   818f8:	73656d20 	.word	0x73656d20
   818fc:	65676173 	.word	0x65676173
   81900:	72726120 	.word	0x72726120
   81904:	64657669 	.word	0x64657669
   81908:	206e6920 	.word	0x206e6920
   8190c:	2d6e6f6e 	.word	0x2d6e6f6e
   81910:	64657375 	.word	0x64657375
   81914:	69616d20 	.word	0x69616d20
   81918:	786f626c 	.word	0x786f626c
   8191c:	00000d0a 	.word	0x00000d0a
   81920:	6c756e28 	.word	0x6c756e28
   81924:	0000296c 	.word	0x0000296c
   81928:	3a525245 	.word	0x3a525245
   8192c:	52415520 	.word	0x52415520
   81930:	58522054 	.word	0x58522054
   81934:	66756220 	.word	0x66756220
   81938:	20726566 	.word	0x20726566
   8193c:	66207369 	.word	0x66207369
   81940:	0a6c6c75 	.word	0x0a6c6c75
   81944:	0000000d 	.word	0x0000000d

00081948 <_global_impure_ptr>:
   81948:	20000008                                ... 

0008194c <_init>:
   8194c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8194e:	bf00      	nop
   81950:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81952:	bc08      	pop	{r3}
   81954:	469e      	mov	lr, r3
   81956:	4770      	bx	lr

00081958 <__init_array_start>:
   81958:	000817b5 	.word	0x000817b5

0008195c <__frame_dummy_init_array_entry>:
   8195c:	00080119                                ....

00081960 <_fini>:
   81960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81962:	bf00      	nop
   81964:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81966:	bc08      	pop	{r3}
   81968:	469e      	mov	lr, r3
   8196a:	4770      	bx	lr

0008196c <__fini_array_start>:
   8196c:	000800f5 	.word	0x000800f5
