
*** Running vivado
    with args -log design_CPU_System_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_CPU_System_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_CPU_System_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0.dcp' for cell 'design_CPU_System_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0.dcp' for cell 'design_CPU_System_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0.dcp' for cell 'design_CPU_System_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0.dcp' for cell 'design_CPU_System_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0.dcp' for cell 'design_CPU_System_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0.dcp' for cell 'design_CPU_System_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.dcp' for cell 'design_CPU_System_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0.dcp' for cell 'design_CPU_System_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0.dcp' for cell 'design_CPU_System_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0.dcp' for cell 'design_CPU_System_i/axi_uartlite_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0.dcp' for cell 'design_CPU_System_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_mdm_1_0/design_CPU_System_mdm_1_0.dcp' for cell 'design_CPU_System_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/design_CPU_System_microblaze_0_0.dcp' for cell 'design_CPU_System_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0.dcp' for cell 'design_CPU_System_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/design_CPU_System_system_ila_0.dcp' for cell 'design_CPU_System_i/system_ila'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_xlconcat_0_0/design_CPU_System_xlconcat_0_0.dcp' for cell 'design_CPU_System_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_xbar_0/design_CPU_System_xbar_0.dcp' for cell 'design_CPU_System_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp' for cell 'design_CPU_System_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_bram_if_cntlr_0/design_CPU_System_dlmb_bram_if_cntlr_0.dcp' for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_v10_0/design_CPU_System_dlmb_v10_0.dcp' for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_bram_if_cntlr_0/design_CPU_System_ilmb_bram_if_cntlr_0.dcp' for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_v10_0/design_CPU_System_ilmb_v10_0.dcp' for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_lmb_bram_0/design_CPU_System_lmb_bram_0.dcp' for cell 'design_CPU_System_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 517 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_CPU_System_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: sys_clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14568]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14638]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14645]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14652]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14659]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14666]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14673]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14575]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14582]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14589]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14596]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14603]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14610]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14617]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14624]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio2_io_t[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14631]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14681]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14751]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14758]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14765]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14772]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14779]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14786]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14688]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14695]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14702]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14709]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14716]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14723]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14730]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14737]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_0/gpio_io_i[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_12/design_CPU_System_axi_gpio_0_0.edf:14744]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7041]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7048]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7055]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7062]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7069]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7076]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7083]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_1/gpio2_io_t[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_13/design_CPU_System_axi_gpio_1_0.edf:7090]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8328]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8335]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8342]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8349]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8356]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio2_io_t[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8363]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8371]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8378]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8385]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8392]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_gpio_2/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_14/design_CPU_System_axi_gpio_2_0.edf:8399]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_11/design_CPU_System_axi_uartlite_0_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_11/design_CPU_System_axi_uartlite_0_0.edf:7870]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_CPU_System_i/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_9/design_CPU_System_clk_wiz_1_0.edf:313]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_9/design_CPU_System_clk_wiz_1_0.edf:314]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/clk_wiz_1/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_9/design_CPU_System_clk_wiz_1_0.edf:331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_CPU_System_i/rst_clk_wiz_1_100M/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/.Xil/Vivado-1936-DESKTOP-F536KDH/dcp_10/design_CPU_System_rst_clk_wiz_1_100M_0.edf:1546]
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/design_CPU_System_microblaze_0_0.xdc] for cell 'design_CPU_System_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/design_CPU_System_microblaze_0_0.xdc] for cell 'design_CPU_System_i/microblaze_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_v10_0/design_CPU_System_dlmb_v10_0.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_v10_0/design_CPU_System_dlmb_v10_0.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_v10_0/design_CPU_System_ilmb_v10_0.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_v10_0/design_CPU_System_ilmb_v10_0.xdc] for cell 'design_CPU_System_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_mdm_1_0/design_CPU_System_mdm_1_0.xdc] for cell 'design_CPU_System_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_mdm_1_0/design_CPU_System_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.465 ; gain = 518.242
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_mdm_1_0/design_CPU_System_mdm_1_0.xdc] for cell 'design_CPU_System_i/mdm_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0_board.xdc] for cell 'design_CPU_System_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0_board.xdc] for cell 'design_CPU_System_i/clk_wiz_1/inst'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0.xdc] for cell 'design_CPU_System_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0.xdc] for cell 'design_CPU_System_i/clk_wiz_1/inst'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0.xdc] for cell 'design_CPU_System_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0.xdc] for cell 'design_CPU_System_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0.xdc] for cell 'design_CPU_System_i/axi_gpio_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0.xdc] for cell 'design_CPU_System_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0.xdc] for cell 'design_CPU_System_i/axi_gpio_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0_board.xdc] for cell 'design_CPU_System_i/axi_gpio_2/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0.xdc] for cell 'design_CPU_System_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0.xdc] for cell 'design_CPU_System_i/axi_gpio_2/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0.xdc] for cell 'design_CPU_System_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0.xdc] for cell 'design_CPU_System_i/axi_intc_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.xdc] for cell 'design_CPU_System_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.xdc] for cell 'design_CPU_System_i/axi_timer_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0_board.xdc] for cell 'design_CPU_System_i/axi_uartlite_2/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0.xdc] for cell 'design_CPU_System_i/axi_uartlite_2/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_board.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_board.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_board.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_board.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_CPU_System_i/system_ila/inst/ila_lib/inst'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_CPU_System_i/system_ila/inst/ila_lib/inst'
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[7]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[6]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[5]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[4]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[3]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[2]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[1]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[0]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[7]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[6]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[5]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[4]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[3]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[2]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[1]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_led_an_tri_o[0]'. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/Mini.xdc]
Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/adda.xdc]
Finished Parsing XDC File [D:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/constrs_1/new/adda.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/design_CPU_System_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_v10_0/design_CPU_System_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_v10_0/design_CPU_System_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_dlmb_bram_if_cntlr_0/design_CPU_System_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_ilmb_bram_if_cntlr_0/design_CPU_System_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_lmb_bram_0/design_CPU_System_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_mdm_1_0/design_CPU_System_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_clk_wiz_1_0/design_CPU_System_clk_wiz_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_rst_clk_wiz_1_100M_0/design_CPU_System_rst_clk_wiz_1_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_0_0/design_CPU_System_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_0_0/design_CPU_System_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_1_0/design_CPU_System_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_gpio_2_0/design_CPU_System_axi_gpio_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_xbar_0/design_CPU_System_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_timer_0_0/design_CPU_System_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_1_0/design_CPU_System_axi_uartlite_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_uartlite_2_0/design_CPU_System_axi_uartlite_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_system_ila_0/design_CPU_System_system_ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_auto_pc_0/design_CPU_System_auto_pc_0.dcp'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0_clocks.xdc] for cell 'design_CPU_System_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_intc_0_0/design_CPU_System_axi_intc_0_0_clocks.xdc] for cell 'design_CPU_System_i/axi_intc_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc:48]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "rd_clk": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_0_0/design_CPU_System_axi_quad_spi_0_0_clocks.xdc] for cell 'design_CPU_System_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc:48]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "rd_clk": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_axi_quad_spi_1_0/design_CPU_System_axi_quad_spi_1_0_clocks.xdc] for cell 'design_CPU_System_i/axi_quad_spi_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Generating merged BMM file for the design top 'design_CPU_System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 148 instances
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1104.461 ; gain = 894.191
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1104.461 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx_Vivado_SDK_2016.4_1215_1/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1104.461 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15d4008a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1104.461 ; gain = 0.000
Implement Debug Cores | Checksum: 102b59adb

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 189db0dde

Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1104.461 ; gain = 0.000

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 631 cells.
Phase 3 Constant propagation | Checksum: 12c9521eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1104.461 ; gain = 0.000

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2440 unconnected nets.
INFO: [Opt 31-11] Eliminated 1258 unconnected cells.
Phase 4 Sweep | Checksum: 133d7e8e5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 1104.461 ; gain = 0.000

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 14a6e8d72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1104.461 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1104.461 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14a6e8d72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1104.461 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: e2ec0755

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1355.172 ; gain = 0.000
Ending Power Optimization Task | Checksum: e2ec0755

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.172 ; gain = 250.711
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 80 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1355.172 ; gain = 250.711
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1355.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net sys_clock_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): sys_clock_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1355.172 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ee10befe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1aae58f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1aae58f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.172 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1aae58f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 190dc0601

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190dc0601

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159059c34

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14569b876

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22ab54e62

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b876a09f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 1988065fd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1355.172 ; gain = 0.000
Phase 3.6 Small Shape Detail Placement | Checksum: 1988065fd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 276b8fe48

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 276b8fe48

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1355.172 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 276b8fe48

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.047. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2166f04a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.172 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2166f04a4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2166f04a4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2166f04a4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.172 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d9f73505

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.172 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9f73505

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.172 ; gain = 0.000
Ending Placer Task | Checksum: fb25ff30

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1355.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 83 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1355.172 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1355.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1355.172 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1355.172 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1355.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e2b56ca1 ConstDB: 0 ShapeSum: 1870928f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3a513339

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.289 ; gain = 14.117

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3a513339

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.289 ; gain = 14.117

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3a513339

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.289 ; gain = 14.117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3a513339

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.289 ; gain = 14.117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e2554ad4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1392.434 ; gain = 37.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.167  | TNS=0.000  | WHS=-0.206 | THS=-228.934|

Phase 2 Router Initialization | Checksum: 18ee4b32e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fefc6d3a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1129
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ec6e301d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1395.219 ; gain = 40.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.131  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18dae2a0f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 141a2672e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.131  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b183e312

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047
Phase 4 Rip-up And Reroute | Checksum: 1b183e312

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b183e312

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b183e312

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047
Phase 5 Delay and Skew Optimization | Checksum: 1b183e312

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eecafeb5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1395.219 ; gain = 40.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.210  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18606ab5f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1395.219 ; gain = 40.047
Phase 6 Post Hold Fix | Checksum: 18606ab5f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.76594 %
  Global Horizontal Routing Utilization  = 2.25483 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ae7417c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ae7417c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17f04c0a6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1395.219 ; gain = 40.047

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.210  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17f04c0a6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1395.219 ; gain = 40.047
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1395.219 ; gain = 40.047

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 83 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1395.219 ; gain = 40.047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1/design_CPU_System_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_CPU_System_wrapper_power_routed.rpt -pb design_CPU_System_wrapper_power_summary_routed.pb -rpx design_CPU_System_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 84 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_CPU_System_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 47 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_CPU_System_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_CPU_System_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0] (the first 15 of 38 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'design_CPU_System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Vivado/digital_circuits/Mini_System/Mini_System.srcs/sources_1/bd/design_CPU_System/ip/design_CPU_System_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_CPU_System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 86 Warnings, 22 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1862.922 ; gain = 391.023
INFO: [Common 17-206] Exiting Vivado at Wed May 26 18:08:21 2021...
