# FIFO_Verilog
Async Write/Read FIFO Implementation on the Verilog with variable with custom Depth/Width
