<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 26 00:12:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>47706</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>27659</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>52</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>424</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>68</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_ref_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>sdr_HP_BCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sdr_periph/dac_clk_div_3_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>179.868(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>eth_clocks_ref_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">81.858(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sdr_HP_BCK_d</td>
<td>100.000(MHz)</td>
<td>333.210(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.131(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td style="color: #FF0000;" class = "error">43.513(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of rPLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eth_clocks_ref_clk</td>
<td>Setup</td>
<td>-370.173</td>
<td>345</td>
</tr>
<tr>
<td>eth_clocks_ref_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sdr_HP_BCK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sdr_HP_BCK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-66.210</td>
<td>36</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.657</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>3.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.087</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>2.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.007</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>3.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.865</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_0_s0/Q</td>
<td>builder_multiregimpl110_0_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.721</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_1_s0/Q</td>
<td>builder_multiregimpl110_1_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.574</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_2_s0/Q</td>
<td>builder_multiregimpl100_2_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.545</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_2_s0/Q</td>
<td>builder_multiregimpl110_2_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.545</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_0_s0/Q</td>
<td>builder_multiregimpl100_0_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.469</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_1_s0/Q</td>
<td>builder_multiregimpl100_1_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>1.749</td>
<td>1.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.437</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.216</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_90_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.216</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_91_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.216</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_92_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.216</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_93_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.209</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_86_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.174</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.164</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_117_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.164</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_116_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.164</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_115_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.164</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_114_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.129</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.159</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_121_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.159</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_119_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.159</td>
<td>builder_multiregimpl30_0_s2/Q</td>
<td>storage_15_dat1_118_s0/D</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.148</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
<td>sdr_periph/Hilbert/n5571_s1/B[19]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>18.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.143</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
<td>sdr_periph/Hilbert/n5571_s1/B[4]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>18.957</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.117</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
<td>sdr_periph/Hilbert/n5571_s1/B[23]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>20.833</td>
<td>0.000</td>
<td>18.931</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.530</td>
<td>sdr_periph/n573_s0/I3</td>
<td>sdr_periph/dac_clk_div_3_s0/D</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.851</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.635</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_2_s0/Q</td>
<td>builder_multiregimpl120_2_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.266</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_0_s0/Q</td>
<td>builder_multiregimpl90_0_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.156</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_1_s0/Q</td>
<td>builder_multiregimpl120_1_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.125</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_0_s0/Q</td>
<td>builder_multiregimpl120_0_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>0.974</td>
</tr>
<tr>
<td>6</td>
<td>0.005</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_1_s0/Q</td>
<td>builder_multiregimpl90_1_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>1.104</td>
</tr>
<tr>
<td>7</td>
<td>0.048</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_2_s0/Q</td>
<td>builder_multiregimpl90_2_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>eth_clocks_ref_clk:[R]</td>
<td>0.000</td>
<td>-1.053</td>
<td>1.146</td>
</tr>
<tr>
<td>8</td>
<td>0.205</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/Q</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[10]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.296</td>
<td>sdr_periph/audio_out_25_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.550</td>
</tr>
<tr>
<td>10</td>
<td>0.301</td>
<td>sdr_periph/audio_out_22_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.555</td>
</tr>
<tr>
<td>11</td>
<td>0.301</td>
<td>sdr_periph/audio_out_28_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.555</td>
</tr>
<tr>
<td>12</td>
<td>0.301</td>
<td>sdr_periph/audio_out_29_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.555</td>
</tr>
<tr>
<td>13</td>
<td>0.303</td>
<td>sdr_periph/audio_out_17_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.208</td>
<td>0.557</td>
</tr>
<tr>
<td>14</td>
<td>0.307</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_14_s0/Q</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_14_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>15</td>
<td>0.307</td>
<td>VexRiscv/execute_to_memory_PC_27_s0/Q</td>
<td>VexRiscv/memory_to_writeBack_PC_27_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>16</td>
<td>0.307</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0/Q</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0/D</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>17</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_19_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_1_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>18</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_33_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_15_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>19</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_34_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_16_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>20</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_37_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_19_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>21</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_47_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_29_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>22</td>
<td>0.307</td>
<td>sdr_periph/Hilbert/accumulator_48_s0/Q</td>
<td>sdr_periph/Hilbert/Q_out_30_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>23</td>
<td>0.307</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0/Q</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>24</td>
<td>0.307</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0/Q</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>25</td>
<td>0.307</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0/Q</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.555</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.555</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.333</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.041</td>
<td>2.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_2_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_3_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_9_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.841</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_0_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.024</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_4_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_4_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_6_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_10_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_14_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_2_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.833</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_3_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.825</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/HP_WS_r_s1/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.825</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.825</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_7_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.825</td>
<td>DFFP_3/Q</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>sdr_HP_BCK_d:[R]</td>
<td>0.834</td>
<td>-0.420</td>
<td>2.008</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_12/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_11/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_9/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_8/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_7/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_6/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_5/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_4/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_3/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_2/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.426</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.337</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_10/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.510</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.337</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.510</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_10/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_1/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_2/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_3/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.360</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>DFFP_4</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>ethphy_liteethphyrmiirx_converter_source_payload_data_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>ethphy_liteethphyrmiirx_count_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>ethphy_liteethphyrmiirx_count_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>ethphy_liteethphyrmiirx_count_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>basesoc_ethcore_mac_core_cdc_graycounter1_q_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>basesoc_ethcore_arp_rx_depacketizer_sr_81_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>eth_clocks_ref_clk</td>
<td>basesoc_ethcore_icmp_tx_packetizer_sr_59_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.769</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>n55617_s0/I1</td>
</tr>
<tr>
<td>302.286</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" background: #97FFFF;">n55617_s0/F</td>
</tr>
<tr>
<td>304.159</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.757%; route: 2.754, 78.621%; tC2Q: 0.232, 6.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>303.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.575</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td>n55522_s0/I1</td>
</tr>
<tr>
<td>302.092</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td style=" background: #97FFFF;">n55522_s0/F</td>
</tr>
<tr>
<td>303.589</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.624%; route: 2.185, 74.468%; tC2Q: 0.232, 7.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.658</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>n55617_s0/I1</td>
</tr>
<tr>
<td>191.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" background: #97FFFF;">n55617_s0/F</td>
</tr>
<tr>
<td>193.048</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.757%; route: 2.754, 78.621%; tC2Q: 0.232, 6.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl110_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_0_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter0_q_0_s0/Q</td>
</tr>
<tr>
<td>26.239</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl110_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>builder_multiregimpl110_0_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl110_0_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>builder_multiregimpl110_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 87.656%; tC2Q: 0.232, 12.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl110_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_1_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter0_q_1_s0/Q</td>
</tr>
<tr>
<td>26.095</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl110_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td>builder_multiregimpl110_1_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl110_1_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C34[1][A]</td>
<td>builder_multiregimpl110_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.503, 86.630%; tC2Q: 0.232, 13.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl100_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_2_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_2_s0/Q</td>
</tr>
<tr>
<td>25.948</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">builder_multiregimpl100_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>builder_multiregimpl100_2_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl100_2_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>builder_multiregimpl100_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.393%; tC2Q: 0.232, 14.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl110_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter0_q_2_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter0_q_2_s0/Q</td>
</tr>
<tr>
<td>25.919</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl110_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>builder_multiregimpl110_2_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl110_2_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>builder_multiregimpl110_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.328, 85.129%; tC2Q: 0.232, 14.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl100_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_0_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_0_s0/Q</td>
</tr>
<tr>
<td>25.919</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl100_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>builder_multiregimpl100_0_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl100_0_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>builder_multiregimpl100_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.328, 85.129%; tC2Q: 0.232, 14.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl100_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>24.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_1_s0/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C19[2][B]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_1_s0/Q</td>
</tr>
<tr>
<td>25.843</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">builder_multiregimpl100_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>builder_multiregimpl100_1_s0/CLK</td>
</tr>
<tr>
<td>23.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl100_1_s0</td>
</tr>
<tr>
<td>23.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>builder_multiregimpl100_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 84.361%; tC2Q: 0.232, 15.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.464</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td>n55522_s0/I1</td>
</tr>
<tr>
<td>190.981</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][B]</td>
<td style=" background: #97FFFF;">n55522_s0/F</td>
</tr>
<tr>
<td>192.478</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.624%; route: 2.185, 74.468%; tC2Q: 0.232, 7.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C29</td>
<td>storage_15_storage_15_0_15_s/RAD[0]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C29</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_15_s/DO[0]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_90_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>storage_15_dat1_90_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>storage_15_dat1_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 32.956%; route: 7.935, 65.140%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_91_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C29</td>
<td>storage_15_storage_15_0_15_s/RAD[0]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C29</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_15_s/DO[1]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td style=" font-weight:bold;">storage_15_dat1_91_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][B]</td>
<td>storage_15_dat1_91_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[0][B]</td>
<td>storage_15_dat1_91_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 32.956%; route: 7.935, 65.140%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C29</td>
<td>storage_15_storage_15_0_15_s/RAD[0]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C29</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_15_s/DO[2]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_92_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>storage_15_dat1_92_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>storage_15_dat1_92_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 32.956%; route: 7.935, 65.140%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_93_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C29</td>
<td>storage_15_storage_15_0_15_s/RAD[0]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C29</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_15_s/DO[3]</td>
</tr>
<tr>
<td>16.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][B]</td>
<td style=" font-weight:bold;">storage_15_dat1_93_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][B]</td>
<td>storage_15_dat1_93_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[1][B]</td>
<td>storage_15_dat1_93_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 32.956%; route: 7.935, 65.140%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_86_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.233</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C28</td>
<td>storage_15_storage_15_0_14_s/RAD[0]</td>
</tr>
<tr>
<td>15.750</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_14_s/DO[0]</td>
</tr>
<tr>
<td>16.534</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_86_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>storage_15_dat1_86_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>storage_15_dat1_86_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.982, 32.711%; route: 7.960, 65.383%; tC2Q: 0.232, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_117_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.940</td>
<td>1.444</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C35</td>
<td>storage_15_storage_15_0_21_s/RAD[0]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_21_s/DO[3]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" font-weight:bold;">storage_15_dat1_117_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>storage_15_dat1_117_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>storage_15_dat1_117_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.096%; route: 7.883, 64.991%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_116_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.940</td>
<td>1.444</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C35</td>
<td>storage_15_storage_15_0_21_s/RAD[0]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_21_s/DO[2]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_116_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>storage_15_dat1_116_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>storage_15_dat1_116_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.096%; route: 7.883, 64.991%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_115_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.940</td>
<td>1.444</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C35</td>
<td>storage_15_storage_15_0_21_s/RAD[0]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_21_s/DO[1]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" font-weight:bold;">storage_15_dat1_115_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>storage_15_dat1_115_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>storage_15_dat1_115_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.096%; route: 7.883, 64.991%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_114_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.940</td>
<td>1.444</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C35</td>
<td>storage_15_storage_15_0_21_s/RAD[0]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_21_s/DO[0]</td>
</tr>
<tr>
<td>16.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_114_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>storage_15_dat1_114_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>storage_15_dat1_114_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.096%; route: 7.883, 64.991%; tC2Q: 0.232, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_121_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.935</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C35</td>
<td>storage_15_storage_15_0_22_s/RAD[0]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_22_s/DO[2]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_121_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>storage_15_dat1_121_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>storage_15_dat1_121_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.110%; route: 7.878, 64.976%; tC2Q: 0.232, 1.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_119_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.935</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C35</td>
<td>storage_15_storage_15_0_22_s/RAD[0]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_22_s/DO[1]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">storage_15_dat1_119_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>storage_15_dat1_119_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>storage_15_dat1_119_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.110%; route: 7.878, 64.976%; tC2Q: 0.232, 1.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_multiregimpl30_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_15_dat1_118_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>builder_multiregimpl30_0_s2/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl30_0_s2/Q</td>
</tr>
<tr>
<td>5.314</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C27</td>
<td>builder_multiregimpl40_0_s4/AD[0]</td>
</tr>
<tr>
<td>5.831</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C27</td>
<td style=" background: #97FFFF;">builder_multiregimpl40_0_s4/DO[1]</td>
</tr>
<tr>
<td>6.471</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[1][A]</td>
<td>n11141_s0/I1</td>
</tr>
<tr>
<td>7.041</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">n11141_s0/COUT</td>
</tr>
<tr>
<td>7.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td>n11142_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">n11142_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C27[2][A]</td>
<td>n11143_s0/CIN</td>
</tr>
<tr>
<td>7.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C27[2][A]</td>
<td style=" background: #97FFFF;">n11143_s0/COUT</td>
</tr>
<tr>
<td>8.381</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[3][B]</td>
<td>basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/I0</td>
</tr>
<tr>
<td>8.834</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C20[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_mac_core_tx_cdc_cdc_graycounter0_ce_s2/F</td>
</tr>
<tr>
<td>9.244</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][B]</td>
<td>builder_liteethip_liteethiptx_fsm0_state_1_s6/I0</td>
</tr>
<tr>
<td>9.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C20[0][B]</td>
<td style=" background: #97FFFF;">builder_liteethip_liteethiptx_fsm0_state_1_s6/F</td>
</tr>
<tr>
<td>10.425</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/I0</td>
</tr>
<tr>
<td>10.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s2/F</td>
</tr>
<tr>
<td>11.732</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">basesoc_ethcore_ip_tx_pipe_valid_sink_ready_s0/F</td>
</tr>
<tr>
<td>13.047</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/I0</td>
</tr>
<tr>
<td>13.418</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_ce_s3/F</td>
</tr>
<tr>
<td>14.125</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/I1</td>
</tr>
<tr>
<td>14.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">basesoc_etherbone_tx_cdc_cdc_graycounter1_q_next_binary_0_s1/F</td>
</tr>
<tr>
<td>15.935</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C35</td>
<td>storage_15_storage_15_0_22_s/RAD[0]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35</td>
<td style=" background: #97FFFF;">storage_15_storage_15_0_22_s/DO[0]</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">storage_15_dat1_118_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>storage_15_dat1_118_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>storage_15_dat1_118_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.014, 33.110%; route: 7.878, 64.976%; tC2Q: 0.232, 1.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
</tr>
<tr>
<td>3.507</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/I3</td>
</tr>
<tr>
<td>4.596</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/F</td>
</tr>
<tr>
<td>5.059</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s26/I0</td>
</tr>
<tr>
<td>6.995</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s26/COUT</td>
</tr>
<tr>
<td>6.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s27/CIN</td>
</tr>
<tr>
<td>7.030</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s27/COUT</td>
</tr>
<tr>
<td>7.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s28/CIN</td>
</tr>
<tr>
<td>7.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s28/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s29/CIN</td>
</tr>
<tr>
<td>7.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s29/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/I2</td>
</tr>
<tr>
<td>8.545</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/I2</td>
</tr>
<tr>
<td>9.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s41/I0</td>
</tr>
<tr>
<td>10.524</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s41/SUM</td>
</tr>
<tr>
<td>10.527</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/I3</td>
</tr>
<tr>
<td>11.044</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/I0</td>
</tr>
<tr>
<td>12.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s56/CIN</td>
</tr>
<tr>
<td>13.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s56/SUM</td>
</tr>
<tr>
<td>14.645</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s53/I0</td>
</tr>
<tr>
<td>15.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C41[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s53/F</td>
</tr>
<tr>
<td>15.219</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s58/I3</td>
</tr>
<tr>
<td>15.681</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s58/F</td>
</tr>
<tr>
<td>15.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s33/I1</td>
</tr>
<tr>
<td>16.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s33/F</td>
</tr>
<tr>
<td>16.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>sdr_periph/Hilbert/n5519_s15/I3</td>
</tr>
<tr>
<td>16.770</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s15/F</td>
</tr>
<tr>
<td>17.668</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>sdr_periph/Hilbert/n5519_s9/I2</td>
</tr>
<tr>
<td>18.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s9/F</td>
</tr>
<tr>
<td>18.695</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s8/I0</td>
</tr>
<tr>
<td>19.212</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s8/F</td>
</tr>
<tr>
<td>20.037</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[3][A]</td>
<td>sdr_periph/Hilbert/n5531_s9/I3</td>
</tr>
<tr>
<td>20.490</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5531_s9/F</td>
</tr>
<tr>
<td>21.573</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/n5571_s1/B[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1/CLK</td>
</tr>
<tr>
<td>19.425</td>
<td>-4.019</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.489, 44.767%; route: 10.241, 54.010%; tC2Q: 0.232, 1.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
</tr>
<tr>
<td>3.507</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/I3</td>
</tr>
<tr>
<td>4.596</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/F</td>
</tr>
<tr>
<td>5.059</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s26/I0</td>
</tr>
<tr>
<td>6.995</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s26/COUT</td>
</tr>
<tr>
<td>6.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s27/CIN</td>
</tr>
<tr>
<td>7.030</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s27/COUT</td>
</tr>
<tr>
<td>7.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s28/CIN</td>
</tr>
<tr>
<td>7.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s28/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s29/CIN</td>
</tr>
<tr>
<td>7.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s29/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/I2</td>
</tr>
<tr>
<td>8.545</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/I2</td>
</tr>
<tr>
<td>9.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s41/I0</td>
</tr>
<tr>
<td>10.524</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s41/SUM</td>
</tr>
<tr>
<td>10.527</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/I3</td>
</tr>
<tr>
<td>11.044</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/I0</td>
</tr>
<tr>
<td>12.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s56/CIN</td>
</tr>
<tr>
<td>13.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s56/SUM</td>
</tr>
<tr>
<td>14.645</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s53/I0</td>
</tr>
<tr>
<td>15.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C41[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s53/F</td>
</tr>
<tr>
<td>15.219</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s58/I3</td>
</tr>
<tr>
<td>15.681</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s58/F</td>
</tr>
<tr>
<td>15.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s33/I1</td>
</tr>
<tr>
<td>16.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s33/F</td>
</tr>
<tr>
<td>16.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>sdr_periph/Hilbert/n5519_s15/I3</td>
</tr>
<tr>
<td>16.770</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s15/F</td>
</tr>
<tr>
<td>17.668</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>sdr_periph/Hilbert/n5519_s9/I2</td>
</tr>
<tr>
<td>18.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s9/F</td>
</tr>
<tr>
<td>18.695</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s8/I0</td>
</tr>
<tr>
<td>19.212</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s8/F</td>
</tr>
<tr>
<td>20.183</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td>sdr_periph/Hilbert/n5546_s9/I3</td>
</tr>
<tr>
<td>20.636</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5546_s9/F</td>
</tr>
<tr>
<td>21.568</td>
<td>0.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/n5571_s1/B[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1/CLK</td>
</tr>
<tr>
<td>19.425</td>
<td>-4.019</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.489, 44.778%; route: 10.236, 53.998%; tC2Q: 0.232, 1.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s6/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_delay_line[0]_0_s6/Q</td>
</tr>
<tr>
<td>3.507</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/I1</td>
</tr>
<tr>
<td>4.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1660/F</td>
</tr>
<tr>
<td>4.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/I3</td>
</tr>
<tr>
<td>4.596</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1639/F</td>
</tr>
<tr>
<td>5.059</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1564/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s26/I0</td>
</tr>
<tr>
<td>6.995</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s26/COUT</td>
</tr>
<tr>
<td>6.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s27/CIN</td>
</tr>
<tr>
<td>7.030</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s27/COUT</td>
</tr>
<tr>
<td>7.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s28/CIN</td>
</tr>
<tr>
<td>7.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s28/COUT</td>
</tr>
<tr>
<td>7.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s29/CIN</td>
</tr>
<tr>
<td>7.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s29/COUT</td>
</tr>
<tr>
<td>8.083</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/I2</td>
</tr>
<tr>
<td>8.545</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1641/F</td>
</tr>
<tr>
<td>8.547</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/I2</td>
</tr>
<tr>
<td>9.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1693/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s41/I0</td>
</tr>
<tr>
<td>10.524</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C36[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s41/SUM</td>
</tr>
<tr>
<td>10.527</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[3][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/I3</td>
</tr>
<tr>
<td>11.044</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C36[3][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1659/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/I0</td>
</tr>
<tr>
<td>12.067</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s1739/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>sdr_periph/Hilbert/Q_delay_line[0]_0_s56/CIN</td>
</tr>
<tr>
<td>13.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>54</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/Q_delay_line[0]_0_s56/SUM</td>
</tr>
<tr>
<td>14.645</td>
<td>0.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s53/I0</td>
</tr>
<tr>
<td>15.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C41[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s53/F</td>
</tr>
<tr>
<td>15.219</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s58/I3</td>
</tr>
<tr>
<td>15.681</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s58/F</td>
</tr>
<tr>
<td>15.853</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>sdr_periph/Hilbert/n5519_s33/I1</td>
</tr>
<tr>
<td>16.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s33/F</td>
</tr>
<tr>
<td>16.317</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>sdr_periph/Hilbert/n5519_s15/I3</td>
</tr>
<tr>
<td>16.770</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s15/F</td>
</tr>
<tr>
<td>17.668</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>sdr_periph/Hilbert/n5519_s9/I2</td>
</tr>
<tr>
<td>18.039</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s9/F</td>
</tr>
<tr>
<td>18.695</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][A]</td>
<td>sdr_periph/Hilbert/n5519_s8/I0</td>
</tr>
<tr>
<td>19.212</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R21C38[2][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5519_s8/F</td>
</tr>
<tr>
<td>19.940</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>sdr_periph/Hilbert/n5527_s9/I3</td>
</tr>
<tr>
<td>20.311</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">sdr_periph/Hilbert/n5527_s9/F</td>
</tr>
<tr>
<td>21.541</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/n5571_s1/B[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>23.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1/CLK</td>
</tr>
<tr>
<td>19.425</td>
<td>-4.019</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[5]</td>
<td>sdr_periph/Hilbert/n5571_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.407, 44.407%; route: 10.292, 54.367%; tC2Q: 0.232, 1.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/n573_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/dac_clk_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>250.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/n573_s0/I3</td>
</tr>
<tr>
<td>250.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">sdr_periph/n573_s0/F</td>
</tr>
<tr>
<td>250.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/dac_clk_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>251.850</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/CLK</td>
</tr>
<tr>
<td>251.885</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/dac_clk_div_3_s0</td>
</tr>
<tr>
<td>251.896</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl120_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_2_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter1_q_2_s0/Q</td>
</tr>
<tr>
<td>2.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl120_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>builder_multiregimpl120_2_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl120_2_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>builder_multiregimpl120_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl90_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter0_q_0_s0/Q</td>
</tr>
<tr>
<td>2.683</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl90_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>builder_multiregimpl90_0_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl90_0_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>builder_multiregimpl90_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.631, 75.742%; tC2Q: 0.202, 24.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl120_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter1_q_1_s0/Q</td>
</tr>
<tr>
<td>2.793</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl120_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>builder_multiregimpl120_1_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl120_1_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>builder_multiregimpl120_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.741, 78.570%; tC2Q: 0.202, 21.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl120_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>basesoc_etherbone_rx_cdc_cdc_graycounter1_q_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">basesoc_etherbone_rx_cdc_cdc_graycounter1_q_0_s0/Q</td>
</tr>
<tr>
<td>2.824</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl120_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>builder_multiregimpl120_0_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl120_0_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[1][A]</td>
<td>builder_multiregimpl120_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 79.257%; tC2Q: 0.202, 20.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl90_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter0_q_1_s0/Q</td>
</tr>
<tr>
<td>2.955</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td style=" font-weight:bold;">builder_multiregimpl90_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>builder_multiregimpl90_1_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl90_1_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[2][A]</td>
<td>builder_multiregimpl90_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 81.702%; tC2Q: 0.202, 18.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_multiregimpl90_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>eth_clocks_ref_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>basesoc_etherbone_tx_cdc_cdc_graycounter0_q_2_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C34[1][B]</td>
<td style=" font-weight:bold;">basesoc_etherbone_tx_cdc_cdc_graycounter0_q_2_s0/Q</td>
</tr>
<tr>
<td>2.997</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">builder_multiregimpl90_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2330</td>
<td>IOL27[A]</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>builder_multiregimpl90_2_s0/CLK</td>
</tr>
<tr>
<td>2.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>builder_multiregimpl90_2_s0</td>
</tr>
<tr>
<td>2.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>builder_multiregimpl90_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.944, 82.379%; tC2Q: 0.202, 17.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>1.969</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td>sdr_periph/audio_out_25_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/audio_out_25_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/n58_s0/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/u_pt8211_drive_0/n58_s0/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td>2.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C53[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td>sdr_periph/audio_out_22_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C52[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/audio_out_22_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/n61_s0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/u_pt8211_drive_0/n61_s0/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td>2.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[1][A]</td>
<td>sdr_periph/audio_out_28_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C51[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/audio_out_28_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/n55_s0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" background: #97FFFF;">sdr_periph/u_pt8211_drive_0/n55_s0/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td>2.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C52[1][A]</td>
<td>sdr_periph/audio_out_29_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C52[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/audio_out_29_s0/Q</td>
</tr>
<tr>
<td>2.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/n54_s0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" background: #97FFFF;">sdr_periph/u_pt8211_drive_0/n54_s0/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
<tr>
<td>2.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/audio_out_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td>sdr_periph/audio_out_17_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C54[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/audio_out_17_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/n66_s1/I1</td>
</tr>
<tr>
<td>2.408</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" background: #97FFFF;">sdr_periph/u_pt8211_drive_0/n66_s1/F</td>
</tr>
<tr>
<td>2.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td>2.105</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.635%; route: 0.123, 22.114%; tC2Q: 0.202, 36.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[1][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_14_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C43[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_14_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C43[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_INSTRUCTION_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[2][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_14_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C43[2][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_PC_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/memory_to_writeBack_PC_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[1][A]</td>
<td>VexRiscv/execute_to_memory_PC_27_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C53[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_PC_27_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C53[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_PC_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[2][B]</td>
<td>VexRiscv/memory_to_writeBack_PC_27_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C53[2][B]</td>
<td>VexRiscv/memory_to_writeBack_PC_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0/CLK</td>
</tr>
<tr>
<td>2.260</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/req_r_s0/Q</td>
</tr>
<tr>
<td>2.377</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/req_r1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>2.059</td>
<td>2.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0/CLK</td>
</tr>
<tr>
<td>2.070</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.059, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>sdr_periph/Hilbert/accumulator_19_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_19_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_33_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>sdr_periph/Hilbert/accumulator_33_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_33_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_15_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[1][B]</td>
<td>sdr_periph/Hilbert/accumulator_34_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C50[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_34_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_16_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][B]</td>
<td>sdr_periph/Hilbert/accumulator_37_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C50[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_37_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_19_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C50[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>sdr_periph/Hilbert/accumulator_47_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_47_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_29_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>sdr_periph/Hilbert/Q_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/Hilbert/accumulator_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/Hilbert/Q_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>sdr_periph/Hilbert/accumulator_48_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/accumulator_48_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/Hilbert/Q_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_30_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>sdr_periph/Hilbert/Q_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_5_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[5]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[3]_7_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_doutb[4]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[3]_0_s0/Q</td>
</tr>
<tr>
<td>2.169</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>sdr_periph/DDS_lo/u_dds_compiler_core/u_dds_lut_table/pre_douta[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>190.298</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n61592_s0/I2</td>
</tr>
<tr>
<td>190.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n61592_s0/F</td>
</tr>
<tr>
<td>191.596</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 18.084%; route: 1.449, 70.608%; tC2Q: 0.232, 11.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>190.298</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>n61592_s0/I2</td>
</tr>
<tr>
<td>190.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">n61592_s0/F</td>
</tr>
<tr>
<td>191.596</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 18.084%; route: 1.449, 70.608%; tC2Q: 0.232, 11.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>266.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>264.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>261.347</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>263.618</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>263.850</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>264.295</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td>n55096_s2/I0</td>
</tr>
<tr>
<td>264.865</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][B]</td>
<td style=" background: #97FFFF;">n55096_s2/F</td>
</tr>
<tr>
<td>266.085</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>264.248</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>264.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>264.430</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>264.817</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>264.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>264.752</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 23.113%; route: 1.664, 67.480%; tC2Q: 0.232, 9.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_1_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_1_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_2_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_2_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_3_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_3_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_9_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_9_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C51[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/req_r1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/req_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>sdr_periph/u_pt8211_drive_0/req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.801</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/b_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_0_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C54[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.792, 88.538%; tC2Q: 0.232, 11.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[1][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/b_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C55[1][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_4_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C55[1][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_4_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_4_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C55[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_6_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_6_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C55[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_10_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_10_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_14_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_14_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C55[2][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/b_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C55[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_1_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C55[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[0][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/b_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C55[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_2_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C55[0][B]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.793</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/b_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C55[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C55[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/b_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 88.493%; tC2Q: 0.232, 11.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/HP_WS_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.785</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT48[B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/HP_WS_r_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT48[B]</td>
<td>sdr_periph/u_pt8211_drive_0/HP_WS_r_s1/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/HP_WS_r_s1</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT48[B]</td>
<td>sdr_periph/u_pt8211_drive_0/HP_WS_r_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.785</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C52[2][B]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.785</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_7_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_7_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C55[0][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>233.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>232.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sdr_HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>229.166</td>
<td>229.166</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>229.166</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>229.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>231.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>232.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>233.785</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td style=" font-weight:bold;">sdr_periph/u_pt8211_drive_0/idata_r_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>230.000</td>
<td>230.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sdr_HP_BCK_d</td>
</tr>
<tr>
<td>230.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>27</td>
<td>R18C45[1][B]</td>
<td>sdr_periph/dac_clk_div_3_s0/Q</td>
</tr>
<tr>
<td>233.031</td>
<td>3.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0/CLK</td>
</tr>
<tr>
<td>232.995</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
<tr>
<td>232.960</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C53[1][A]</td>
<td>sdr_periph/u_pt8211_drive_0/idata_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.834</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.031, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB42[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_12/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[A]</td>
<td>OSER4_MEM_12/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_12</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB42[A]</td>
<td>OSER4_MEM_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_11/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>OSER4_MEM_11/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_11</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>OSER4_MEM_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_9/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>OSER4_MEM_9/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_9</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>OSER4_MEM_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>OSER4_MEM_8/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_8</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>OSER4_MEM_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>OSER4_MEM_7/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_7</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>OSER4_MEM_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB12[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_6/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>OSER4_MEM_6/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_6</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB12[A]</td>
<td>OSER4_MEM_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB19[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB19[A]</td>
<td>OSER4_MEM_5/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_5</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB19[A]</td>
<td>OSER4_MEM_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>OSER4_MEM_4/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_4</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB18[A]</td>
<td>OSER4_MEM_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB22[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>OSER4_MEM_3/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_3</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB22[A]</td>
<td>OSER4_MEM_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>OSER4_MEM_2/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_2</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>OSER4_MEM_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C12</td>
<td>DQS/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>OSER4_MEM_1/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_1</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>OSER4_MEM_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB37[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.360</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/DQSW0</td>
</tr>
<tr>
<td>4.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB37[A]</td>
<td>OSER4_MEM_10/TCLK</td>
</tr>
<tr>
<td>4.395</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_10</td>
</tr>
<tr>
<td>4.548</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB37[A]</td>
<td>OSER4_MEM_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 82.344%; route: 0.093, 17.656%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">OSER4_MEM/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>4.360</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/DQSW0</td>
</tr>
<tr>
<td>4.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>OSER4_MEM/TCLK</td>
</tr>
<tr>
<td>4.395</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM</td>
</tr>
<tr>
<td>4.548</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB21[A]</td>
<td>OSER4_MEM</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.435, 82.344%; route: 0.093, 17.656%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB21[A]</td>
<td style=" font-weight:bold;">OSER4_MEM/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB21[A]</td>
<td>OSER4_MEM/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB21[A]</td>
<td>OSER4_MEM</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB37[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB37[A]</td>
<td>OSER4_MEM_10/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_10</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB37[A]</td>
<td>OSER4_MEM_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>OSER4_MEM_1/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_1</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>OSER4_MEM_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>OSER4_MEM_2/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_2</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>OSER4_MEM_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>7811</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4606</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB22[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R28C0</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>OSER4_MEM_3/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_3</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB22[A]</td>
<td>OSER4_MEM_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 85.149%; tC2Q: 0.202, 14.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_4/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethphy_liteethphyrmiirx_converter_source_payload_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ethphy_liteethphyrmiirx_converter_source_payload_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ethphy_liteethphyrmiirx_converter_source_payload_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ethphy_liteethphyrmiirx_delay_buffer0_pipe_valid_source_payload_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethphy_liteethphyrmiirx_count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ethphy_liteethphyrmiirx_count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ethphy_liteethphyrmiirx_count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethphy_liteethphyrmiirx_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ethphy_liteethphyrmiirx_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ethphy_liteethphyrmiirx_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ethphy_liteethphyrmiirx_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ethphy_liteethphyrmiirx_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ethphy_liteethphyrmiirx_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_ethcore_mac_core_cdc_graycounter1_q_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_ethcore_mac_core_cdc_graycounter1_q_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_ethcore_mac_core_cdc_graycounter1_q_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_ethcore_arp_rx_depacketizer_sr_81_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_ethcore_arp_rx_depacketizer_sr_81_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_ethcore_arp_rx_depacketizer_sr_81_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_ethcore_ip_tx_liteethipv4checksum_r_next1_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_ethcore_icmp_tx_packetizer_sr_59_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_ethcore_icmp_tx_packetizer_sr_59_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>eth_clocks_ref_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>eth_clocks_ref_clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_ethcore_icmp_tx_packetizer_sr_59_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7811</td>
<td>sys_clk</td>
<td>-2.148</td>
<td>2.442</td>
</tr>
<tr>
<td>4606</td>
<td>sys_rst</td>
<td>-0.841</td>
<td>2.147</td>
</tr>
<tr>
<td>2330</td>
<td>eth_clocks_ref_clk_d</td>
<td>-2.865</td>
<td>2.274</td>
</tr>
<tr>
<td>349</td>
<td>eth_rx_rst</td>
<td>7.158</td>
<td>1.327</td>
</tr>
<tr>
<td>305</td>
<td>basesoc_sdram_storage[0]</td>
<td>14.051</td>
<td>2.732</td>
</tr>
<tr>
<td>267</td>
<td>n17031_4</td>
<td>1.058</td>
<td>1.967</td>
</tr>
<tr>
<td>232</td>
<td>builder_liteetharptx_fsm0_state_1_10</td>
<td>0.826</td>
<td>2.149</td>
</tr>
<tr>
<td>210</td>
<td>builder_liteetharptx_fsm0_state_1_9</td>
<td>1.808</td>
<td>4.561</td>
</tr>
<tr>
<td>208</td>
<td>basesoc_ethcore_arp_tx_packetizer_sr_215_10</td>
<td>1.305</td>
<td>1.463</td>
</tr>
<tr>
<td>172</td>
<td>basesoc_ethcore_arp_rx_depacketizer_sr_shift</td>
<td>3.118</td>
<td>2.610</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C29</td>
<td>98.61%</td>
</tr>
<tr>
<td>R38C24</td>
<td>97.22%</td>
</tr>
<tr>
<td>R47C47</td>
<td>95.83%</td>
</tr>
<tr>
<td>R49C45</td>
<td>95.83%</td>
</tr>
<tr>
<td>R50C52</td>
<td>95.83%</td>
</tr>
<tr>
<td>R38C12</td>
<td>95.83%</td>
</tr>
<tr>
<td>R43C19</td>
<td>95.83%</td>
</tr>
<tr>
<td>R44C47</td>
<td>95.83%</td>
</tr>
<tr>
<td>R49C42</td>
<td>94.44%</td>
</tr>
<tr>
<td>R49C50</td>
<td>94.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
