ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f1xx_hal_msp.c ****   *
  27:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f1xx_hal_msp.c ****   *
  38:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f1xx_hal_msp.c ****   */
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f1xx_hal_msp.c ****  
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f1xx_hal_msp.c **** /**
  82:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f1xx_hal_msp.c ****   */
  84:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 85 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 3


  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 90 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 90 3 view .LVU2
  38              		.loc 1 90 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 90 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 90 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  91:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 91 3 view .LVU6
  51              	.LBB3:
  52              		.loc 1 91 3 view .LVU7
  53              		.loc 1 91 3 view .LVU8
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 91 3 view .LVU9
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 91 3 view .LVU10
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c ****   /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  96:Src/stm32f1xx_hal_msp.c ****   */
  97:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  64              		.loc 1 97 3 view .LVU11
  65              	.LBB4:
  66              		.loc 1 97 3 view .LVU12
  67 0028 054A     		ldr	r2, .L3+4
  68 002a 5368     		ldr	r3, [r2, #4]
  69              	.LVL0:
  70              		.loc 1 97 3 view .LVU13
  71 002c 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL1:
  73              		.loc 1 97 3 view .LVU14
  74 0030 43F00073 		orr	r3, r3, #33554432
  75              	.LVL2:
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 4


  76              		.loc 1 97 3 view .LVU15
  77 0034 5360     		str	r3, [r2, #4]
  78              	.LBE4:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** }
  79              		.loc 1 102 1 is_stmt 0 view .LVU16
  80 0036 02B0     		add	sp, sp, #8
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 0
  83              		@ sp needed
  84 0038 7047     		bx	lr
  85              	.L4:
  86 003a 00BF     		.align	2
  87              	.L3:
  88 003c 00100240 		.word	1073876992
  89 0040 00000140 		.word	1073807360
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_ADC_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	HAL_ADC_MspInit:
 102              	.LVL3:
 103              	.LFB67:
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c **** /**
 105:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
 106:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 107:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 108:Src/stm32f1xx_hal_msp.c **** * @retval None
 109:Src/stm32f1xx_hal_msp.c **** */
 110:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 111:Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 111 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 111 1 is_stmt 0 view .LVU18
 109 0000 00B5     		push	{lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 87B0     		sub	sp, sp, #28
 114              	.LCFI3:
 115              		.cfi_def_cfa_offset 32
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 113 3 is_stmt 1 view .LVU19
 117              		.loc 1 113 20 is_stmt 0 view .LVU20
 118 0004 0023     		movs	r3, #0
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 5


 119 0006 0293     		str	r3, [sp, #8]
 120 0008 0393     		str	r3, [sp, #12]
 121 000a 0493     		str	r3, [sp, #16]
 122 000c 0593     		str	r3, [sp, #20]
 114:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 123              		.loc 1 114 3 is_stmt 1 view .LVU21
 124              		.loc 1 114 10 is_stmt 0 view .LVU22
 125 000e 0268     		ldr	r2, [r0]
 126              		.loc 1 114 5 view .LVU23
 127 0010 114B     		ldr	r3, .L9
 128 0012 9A42     		cmp	r2, r3
 129 0014 02D0     		beq	.L8
 130              	.LVL4:
 131              	.L5:
 115:Src/stm32f1xx_hal_msp.c ****   {
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 119:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 121:Src/stm32f1xx_hal_msp.c ****   
 122:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 123:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 124:Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8 
 125:Src/stm32f1xx_hal_msp.c ****     */
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 127:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 128:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 129:Src/stm32f1xx_hal_msp.c **** 
 130:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Src/stm32f1xx_hal_msp.c ****   }
 134:Src/stm32f1xx_hal_msp.c **** 
 135:Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 135 1 view .LVU24
 133 0016 07B0     		add	sp, sp, #28
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 4
 137              		@ sp needed
 138 0018 5DF804FB 		ldr	pc, [sp], #4
 139              	.LVL5:
 140              	.L8:
 141              	.LCFI5:
 142              		.cfi_restore_state
 120:Src/stm32f1xx_hal_msp.c ****   
 143              		.loc 1 120 5 is_stmt 1 view .LVU25
 144              	.LBB5:
 120:Src/stm32f1xx_hal_msp.c ****   
 145              		.loc 1 120 5 view .LVU26
 120:Src/stm32f1xx_hal_msp.c ****   
 146              		.loc 1 120 5 view .LVU27
 147 001c 03F56C43 		add	r3, r3, #60416
 148 0020 9A69     		ldr	r2, [r3, #24]
 149 0022 42F40072 		orr	r2, r2, #512
 150 0026 9A61     		str	r2, [r3, #24]
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 6


 120:Src/stm32f1xx_hal_msp.c ****   
 151              		.loc 1 120 5 view .LVU28
 152 0028 9A69     		ldr	r2, [r3, #24]
 153 002a 02F40072 		and	r2, r2, #512
 154 002e 0092     		str	r2, [sp]
 120:Src/stm32f1xx_hal_msp.c ****   
 155              		.loc 1 120 5 view .LVU29
 156 0030 009A     		ldr	r2, [sp]
 157              	.LBE5:
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 158              		.loc 1 122 5 view .LVU30
 159              	.LBB6:
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 160              		.loc 1 122 5 view .LVU31
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 161              		.loc 1 122 5 view .LVU32
 162 0032 9A69     		ldr	r2, [r3, #24]
 163 0034 42F00802 		orr	r2, r2, #8
 164 0038 9A61     		str	r2, [r3, #24]
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 165              		.loc 1 122 5 view .LVU33
 166 003a 9B69     		ldr	r3, [r3, #24]
 167 003c 03F00803 		and	r3, r3, #8
 168 0040 0193     		str	r3, [sp, #4]
 122:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 169              		.loc 1 122 5 view .LVU34
 170 0042 019B     		ldr	r3, [sp, #4]
 171              	.LBE6:
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 172              		.loc 1 126 5 view .LVU35
 126:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 173              		.loc 1 126 25 is_stmt 0 view .LVU36
 174 0044 0123     		movs	r3, #1
 175 0046 0293     		str	r3, [sp, #8]
 127:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176              		.loc 1 127 5 is_stmt 1 view .LVU37
 127:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 127 26 is_stmt 0 view .LVU38
 178 0048 0323     		movs	r3, #3
 179 004a 0393     		str	r3, [sp, #12]
 128:Src/stm32f1xx_hal_msp.c **** 
 180              		.loc 1 128 5 is_stmt 1 view .LVU39
 181 004c 02A9     		add	r1, sp, #8
 182 004e 0348     		ldr	r0, .L9+4
 183              	.LVL6:
 128:Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 128 5 is_stmt 0 view .LVU40
 185 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL7:
 187              		.loc 1 135 1 view .LVU41
 188 0054 DFE7     		b	.L5
 189              	.L10:
 190 0056 00BF     		.align	2
 191              	.L9:
 192 0058 00240140 		.word	1073816576
 193 005c 000C0140 		.word	1073810432
 194              		.cfi_endproc
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 7


 195              	.LFE67:
 197              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_ADC_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	HAL_ADC_MspDeInit:
 206              	.LVL8:
 207              	.LFB68:
 136:Src/stm32f1xx_hal_msp.c **** 
 137:Src/stm32f1xx_hal_msp.c **** /**
 138:Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Src/stm32f1xx_hal_msp.c **** */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 145:Src/stm32f1xx_hal_msp.c **** {
 208              		.loc 1 145 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 145 1 is_stmt 0 view .LVU43
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 218              		.loc 1 147 3 is_stmt 1 view .LVU44
 219              		.loc 1 147 10 is_stmt 0 view .LVU45
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 147 5 view .LVU46
 222 0004 064B     		ldr	r3, .L15
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L14
 225              	.LVL9:
 226              	.L11:
 148:Src/stm32f1xx_hal_msp.c ****   {
 149:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 150:Src/stm32f1xx_hal_msp.c **** 
 151:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 152:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 154:Src/stm32f1xx_hal_msp.c ****   
 155:Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration    
 156:Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8 
 157:Src/stm32f1xx_hal_msp.c ****     */
 158:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 159:Src/stm32f1xx_hal_msp.c **** 
 160:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 161:Src/stm32f1xx_hal_msp.c **** 
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 8


 163:Src/stm32f1xx_hal_msp.c ****   }
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c **** }
 227              		.loc 1 165 1 view .LVU47
 228 000a 08BD     		pop	{r3, pc}
 229              	.LVL10:
 230              	.L14:
 153:Src/stm32f1xx_hal_msp.c ****   
 231              		.loc 1 153 5 is_stmt 1 view .LVU48
 232 000c 054A     		ldr	r2, .L15+4
 233 000e 9369     		ldr	r3, [r2, #24]
 234 0010 23F40073 		bic	r3, r3, #512
 235 0014 9361     		str	r3, [r2, #24]
 158:Src/stm32f1xx_hal_msp.c **** 
 236              		.loc 1 158 5 view .LVU49
 237 0016 0121     		movs	r1, #1
 238 0018 0348     		ldr	r0, .L15+8
 239              	.LVL11:
 158:Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 158 5 is_stmt 0 view .LVU50
 241 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 242              	.LVL12:
 243              		.loc 1 165 1 view .LVU51
 244 001e F4E7     		b	.L11
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 0020 00240140 		.word	1073816576
 249 0024 00100240 		.word	1073876992
 250 0028 000C0140 		.word	1073810432
 251              		.cfi_endproc
 252              	.LFE68:
 254              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_I2C_MspInit
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu softvfp
 262              	HAL_I2C_MspInit:
 263              	.LVL13:
 264              	.LFB69:
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c **** /**
 168:Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 169:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 170:Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 171:Src/stm32f1xx_hal_msp.c **** * @retval None
 172:Src/stm32f1xx_hal_msp.c **** */
 173:Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 174:Src/stm32f1xx_hal_msp.c **** {
 265              		.loc 1 174 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 24
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		.loc 1 174 1 is_stmt 0 view .LVU53
 270 0000 00B5     		push	{lr}
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 9


 271              	.LCFI7:
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 14, -4
 274 0002 87B0     		sub	sp, sp, #28
 275              	.LCFI8:
 276              		.cfi_def_cfa_offset 32
 175:Src/stm32f1xx_hal_msp.c **** 
 176:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 277              		.loc 1 176 3 is_stmt 1 view .LVU54
 278              		.loc 1 176 20 is_stmt 0 view .LVU55
 279 0004 0023     		movs	r3, #0
 280 0006 0293     		str	r3, [sp, #8]
 281 0008 0393     		str	r3, [sp, #12]
 282 000a 0493     		str	r3, [sp, #16]
 283 000c 0593     		str	r3, [sp, #20]
 177:Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 284              		.loc 1 177 3 is_stmt 1 view .LVU56
 285              		.loc 1 177 10 is_stmt 0 view .LVU57
 286 000e 0268     		ldr	r2, [r0]
 287              		.loc 1 177 5 view .LVU58
 288 0010 124B     		ldr	r3, .L21
 289 0012 9A42     		cmp	r2, r3
 290 0014 02D0     		beq	.L20
 291              	.LVL14:
 292              	.L17:
 178:Src/stm32f1xx_hal_msp.c ****   {
 179:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 180:Src/stm32f1xx_hal_msp.c **** 
 181:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 182:Src/stm32f1xx_hal_msp.c ****   
 183:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 185:Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 186:Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 187:Src/stm32f1xx_hal_msp.c ****     */
 188:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 189:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 190:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 191:Src/stm32f1xx_hal_msp.c **** 	__HAL_RCC_I2C1_CLK_ENABLE(); // this needs to be before GPIO init or busy flag is set and I2C does
 192:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193:Src/stm32f1xx_hal_msp.c **** 
 194:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 195:Src/stm32f1xx_hal_msp.c ****     //__HAL_RCC_I2C1_CLK_ENABLE();
 196:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 197:Src/stm32f1xx_hal_msp.c **** 
 198:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 199:Src/stm32f1xx_hal_msp.c ****   }
 200:Src/stm32f1xx_hal_msp.c **** 
 201:Src/stm32f1xx_hal_msp.c **** }
 293              		.loc 1 201 1 view .LVU59
 294 0016 07B0     		add	sp, sp, #28
 295              	.LCFI9:
 296              		.cfi_remember_state
 297              		.cfi_def_cfa_offset 4
 298              		@ sp needed
 299 0018 5DF804FB 		ldr	pc, [sp], #4
 300              	.LVL15:
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 10


 301              	.L20:
 302              	.LCFI10:
 303              		.cfi_restore_state
 183:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 304              		.loc 1 183 5 is_stmt 1 view .LVU60
 305              	.LBB7:
 183:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 306              		.loc 1 183 5 view .LVU61
 183:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 307              		.loc 1 183 5 view .LVU62
 308 001c 03F5DE33 		add	r3, r3, #113664
 309 0020 9A69     		ldr	r2, [r3, #24]
 310 0022 42F00802 		orr	r2, r2, #8
 311 0026 9A61     		str	r2, [r3, #24]
 183:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 312              		.loc 1 183 5 view .LVU63
 313 0028 9A69     		ldr	r2, [r3, #24]
 314 002a 02F00802 		and	r2, r2, #8
 315 002e 0092     		str	r2, [sp]
 183:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 316              		.loc 1 183 5 view .LVU64
 317 0030 009A     		ldr	r2, [sp]
 318              	.LBE7:
 188:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 319              		.loc 1 188 5 view .LVU65
 188:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 320              		.loc 1 188 25 is_stmt 0 view .LVU66
 321 0032 C022     		movs	r2, #192
 322 0034 0292     		str	r2, [sp, #8]
 189:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 323              		.loc 1 189 5 is_stmt 1 view .LVU67
 189:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 324              		.loc 1 189 26 is_stmt 0 view .LVU68
 325 0036 1222     		movs	r2, #18
 326 0038 0392     		str	r2, [sp, #12]
 190:Src/stm32f1xx_hal_msp.c **** 	__HAL_RCC_I2C1_CLK_ENABLE(); // this needs to be before GPIO init or busy flag is set and I2C does
 327              		.loc 1 190 5 is_stmt 1 view .LVU69
 190:Src/stm32f1xx_hal_msp.c **** 	__HAL_RCC_I2C1_CLK_ENABLE(); // this needs to be before GPIO init or busy flag is set and I2C does
 328              		.loc 1 190 27 is_stmt 0 view .LVU70
 329 003a 0322     		movs	r2, #3
 330 003c 0592     		str	r2, [sp, #20]
 191:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 331              		.loc 1 191 2 is_stmt 1 view .LVU71
 332              	.LBB8:
 191:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 333              		.loc 1 191 2 view .LVU72
 191:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 334              		.loc 1 191 2 view .LVU73
 335 003e DA69     		ldr	r2, [r3, #28]
 336 0040 42F40012 		orr	r2, r2, #2097152
 337 0044 DA61     		str	r2, [r3, #28]
 191:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 338              		.loc 1 191 2 view .LVU74
 339 0046 DB69     		ldr	r3, [r3, #28]
 340 0048 03F40013 		and	r3, r3, #2097152
 341 004c 0193     		str	r3, [sp, #4]
 191:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 11


 342              		.loc 1 191 2 view .LVU75
 343 004e 019B     		ldr	r3, [sp, #4]
 344              	.LBE8:
 192:Src/stm32f1xx_hal_msp.c **** 
 345              		.loc 1 192 5 view .LVU76
 346 0050 02A9     		add	r1, sp, #8
 347 0052 0348     		ldr	r0, .L21+4
 348              	.LVL16:
 192:Src/stm32f1xx_hal_msp.c **** 
 349              		.loc 1 192 5 is_stmt 0 view .LVU77
 350 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 351              	.LVL17:
 352              		.loc 1 201 1 view .LVU78
 353 0058 DDE7     		b	.L17
 354              	.L22:
 355 005a 00BF     		.align	2
 356              	.L21:
 357 005c 00540040 		.word	1073763328
 358 0060 000C0140 		.word	1073810432
 359              		.cfi_endproc
 360              	.LFE69:
 362              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 363              		.align	1
 364              		.global	HAL_I2C_MspDeInit
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu softvfp
 370              	HAL_I2C_MspDeInit:
 371              	.LVL18:
 372              	.LFB70:
 202:Src/stm32f1xx_hal_msp.c **** 
 203:Src/stm32f1xx_hal_msp.c **** /**
 204:Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 205:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 206:Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 207:Src/stm32f1xx_hal_msp.c **** * @retval None
 208:Src/stm32f1xx_hal_msp.c **** */
 209:Src/stm32f1xx_hal_msp.c **** 
 210:Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 211:Src/stm32f1xx_hal_msp.c **** {
 373              		.loc 1 211 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		.loc 1 211 1 is_stmt 0 view .LVU80
 378 0000 08B5     		push	{r3, lr}
 379              	.LCFI11:
 380              		.cfi_def_cfa_offset 8
 381              		.cfi_offset 3, -8
 382              		.cfi_offset 14, -4
 212:Src/stm32f1xx_hal_msp.c **** 
 213:Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 383              		.loc 1 213 3 is_stmt 1 view .LVU81
 384              		.loc 1 213 10 is_stmt 0 view .LVU82
 385 0002 0268     		ldr	r2, [r0]
 386              		.loc 1 213 5 view .LVU83
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 12


 387 0004 064B     		ldr	r3, .L27
 388 0006 9A42     		cmp	r2, r3
 389 0008 00D0     		beq	.L26
 390              	.LVL19:
 391              	.L23:
 214:Src/stm32f1xx_hal_msp.c ****   {
 215:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 216:Src/stm32f1xx_hal_msp.c **** 
 217:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 218:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 219:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 220:Src/stm32f1xx_hal_msp.c ****   
 221:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 222:Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 223:Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 224:Src/stm32f1xx_hal_msp.c ****     */
 225:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 226:Src/stm32f1xx_hal_msp.c **** 
 227:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 228:Src/stm32f1xx_hal_msp.c **** 
 229:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 230:Src/stm32f1xx_hal_msp.c ****   }
 231:Src/stm32f1xx_hal_msp.c **** 
 232:Src/stm32f1xx_hal_msp.c **** }
 392              		.loc 1 232 1 view .LVU84
 393 000a 08BD     		pop	{r3, pc}
 394              	.LVL20:
 395              	.L26:
 219:Src/stm32f1xx_hal_msp.c ****   
 396              		.loc 1 219 5 is_stmt 1 view .LVU85
 397 000c 054A     		ldr	r2, .L27+4
 398 000e D369     		ldr	r3, [r2, #28]
 399 0010 23F40013 		bic	r3, r3, #2097152
 400 0014 D361     		str	r3, [r2, #28]
 225:Src/stm32f1xx_hal_msp.c **** 
 401              		.loc 1 225 5 view .LVU86
 402 0016 C021     		movs	r1, #192
 403 0018 0348     		ldr	r0, .L27+8
 404              	.LVL21:
 225:Src/stm32f1xx_hal_msp.c **** 
 405              		.loc 1 225 5 is_stmt 0 view .LVU87
 406 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 407              	.LVL22:
 408              		.loc 1 232 1 view .LVU88
 409 001e F4E7     		b	.L23
 410              	.L28:
 411              		.align	2
 412              	.L27:
 413 0020 00540040 		.word	1073763328
 414 0024 00100240 		.word	1073876992
 415 0028 000C0140 		.word	1073810432
 416              		.cfi_endproc
 417              	.LFE70:
 419              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 420              		.align	1
 421              		.global	HAL_SPI_MspInit
 422              		.syntax unified
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 13


 423              		.thumb
 424              		.thumb_func
 425              		.fpu softvfp
 427              	HAL_SPI_MspInit:
 428              	.LVL23:
 429              	.LFB71:
 233:Src/stm32f1xx_hal_msp.c **** 
 234:Src/stm32f1xx_hal_msp.c **** /**
 235:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 236:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 237:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 238:Src/stm32f1xx_hal_msp.c **** * @retval None
 239:Src/stm32f1xx_hal_msp.c **** */
 240:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 241:Src/stm32f1xx_hal_msp.c **** {
 430              		.loc 1 241 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 24
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		.loc 1 241 1 is_stmt 0 view .LVU90
 435 0000 00B5     		push	{lr}
 436              	.LCFI12:
 437              		.cfi_def_cfa_offset 4
 438              		.cfi_offset 14, -4
 439 0002 87B0     		sub	sp, sp, #28
 440              	.LCFI13:
 441              		.cfi_def_cfa_offset 32
 242:Src/stm32f1xx_hal_msp.c **** 
 243:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 442              		.loc 1 243 3 is_stmt 1 view .LVU91
 443              		.loc 1 243 20 is_stmt 0 view .LVU92
 444 0004 0023     		movs	r3, #0
 445 0006 0293     		str	r3, [sp, #8]
 446 0008 0393     		str	r3, [sp, #12]
 447 000a 0493     		str	r3, [sp, #16]
 448 000c 0593     		str	r3, [sp, #20]
 244:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 449              		.loc 1 244 3 is_stmt 1 view .LVU93
 450              		.loc 1 244 10 is_stmt 0 view .LVU94
 451 000e 0268     		ldr	r2, [r0]
 452              		.loc 1 244 5 view .LVU95
 453 0010 124B     		ldr	r3, .L33
 454 0012 9A42     		cmp	r2, r3
 455 0014 02D0     		beq	.L32
 456              	.LVL24:
 457              	.L29:
 245:Src/stm32f1xx_hal_msp.c ****   {
 246:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 247:Src/stm32f1xx_hal_msp.c **** 
 248:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 249:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 250:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 251:Src/stm32f1xx_hal_msp.c ****   
 252:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 253:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 254:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 255:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 14


 256:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 257:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 258:Src/stm32f1xx_hal_msp.c ****     */
 259:Src/stm32f1xx_hal_msp.c **** 	
 260:Src/stm32f1xx_hal_msp.c **** 	//uncomment this for SPI slave
 261:Src/stm32f1xx_hal_msp.c ****     /*GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 262:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 263:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 265:Src/stm32f1xx_hal_msp.c **** 
 266:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 267:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 269:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);*/
 270:Src/stm32f1xx_hal_msp.c **** 	
 271:Src/stm32f1xx_hal_msp.c **** 	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 274:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275:Src/stm32f1xx_hal_msp.c **** 
 276:Src/stm32f1xx_hal_msp.c ****     /* SPI1 interrupt Init */
 277:Src/stm32f1xx_hal_msp.c **** 	//uncomment this for SPI slave
 278:Src/stm32f1xx_hal_msp.c ****     //HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 279:Src/stm32f1xx_hal_msp.c ****     //HAL_NVIC_EnableIRQ(SPI1_IRQn);
 280:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 281:Src/stm32f1xx_hal_msp.c **** 
 282:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 283:Src/stm32f1xx_hal_msp.c ****   }
 284:Src/stm32f1xx_hal_msp.c **** 
 285:Src/stm32f1xx_hal_msp.c **** }
 458              		.loc 1 285 1 view .LVU96
 459 0016 07B0     		add	sp, sp, #28
 460              	.LCFI14:
 461              		.cfi_remember_state
 462              		.cfi_def_cfa_offset 4
 463              		@ sp needed
 464 0018 5DF804FB 		ldr	pc, [sp], #4
 465              	.LVL25:
 466              	.L32:
 467              	.LCFI15:
 468              		.cfi_restore_state
 250:Src/stm32f1xx_hal_msp.c ****   
 469              		.loc 1 250 5 is_stmt 1 view .LVU97
 470              	.LBB9:
 250:Src/stm32f1xx_hal_msp.c ****   
 471              		.loc 1 250 5 view .LVU98
 250:Src/stm32f1xx_hal_msp.c ****   
 472              		.loc 1 250 5 view .LVU99
 473 001c 03F56043 		add	r3, r3, #57344
 474 0020 9A69     		ldr	r2, [r3, #24]
 475 0022 42F48052 		orr	r2, r2, #4096
 476 0026 9A61     		str	r2, [r3, #24]
 250:Src/stm32f1xx_hal_msp.c ****   
 477              		.loc 1 250 5 view .LVU100
 478 0028 9A69     		ldr	r2, [r3, #24]
 479 002a 02F48052 		and	r2, r2, #4096
 480 002e 0092     		str	r2, [sp]
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 15


 250:Src/stm32f1xx_hal_msp.c ****   
 481              		.loc 1 250 5 view .LVU101
 482 0030 009A     		ldr	r2, [sp]
 483              	.LBE9:
 252:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 484              		.loc 1 252 5 view .LVU102
 485              	.LBB10:
 252:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 486              		.loc 1 252 5 view .LVU103
 252:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 487              		.loc 1 252 5 view .LVU104
 488 0032 9A69     		ldr	r2, [r3, #24]
 489 0034 42F00402 		orr	r2, r2, #4
 490 0038 9A61     		str	r2, [r3, #24]
 252:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 491              		.loc 1 252 5 view .LVU105
 492 003a 9B69     		ldr	r3, [r3, #24]
 493 003c 03F00403 		and	r3, r3, #4
 494 0040 0193     		str	r3, [sp, #4]
 252:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 495              		.loc 1 252 5 view .LVU106
 496 0042 019B     		ldr	r3, [sp, #4]
 497              	.LBE10:
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498              		.loc 1 271 2 view .LVU107
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 499              		.loc 1 271 22 is_stmt 0 view .LVU108
 500 0044 B023     		movs	r3, #176
 501 0046 0293     		str	r3, [sp, #8]
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 502              		.loc 1 272 5 is_stmt 1 view .LVU109
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 503              		.loc 1 272 26 is_stmt 0 view .LVU110
 504 0048 0223     		movs	r3, #2
 505 004a 0393     		str	r3, [sp, #12]
 273:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 506              		.loc 1 273 5 is_stmt 1 view .LVU111
 273:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 507              		.loc 1 273 27 is_stmt 0 view .LVU112
 508 004c 0323     		movs	r3, #3
 509 004e 0593     		str	r3, [sp, #20]
 274:Src/stm32f1xx_hal_msp.c **** 
 510              		.loc 1 274 5 is_stmt 1 view .LVU113
 511 0050 02A9     		add	r1, sp, #8
 512 0052 0348     		ldr	r0, .L33+4
 513              	.LVL26:
 274:Src/stm32f1xx_hal_msp.c **** 
 514              		.loc 1 274 5 is_stmt 0 view .LVU114
 515 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 516              	.LVL27:
 517              		.loc 1 285 1 view .LVU115
 518 0058 DDE7     		b	.L29
 519              	.L34:
 520 005a 00BF     		.align	2
 521              	.L33:
 522 005c 00300140 		.word	1073819648
 523 0060 00080140 		.word	1073809408
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 16


 524              		.cfi_endproc
 525              	.LFE71:
 527              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 528              		.align	1
 529              		.global	HAL_SPI_MspDeInit
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu softvfp
 535              	HAL_SPI_MspDeInit:
 536              	.LVL28:
 537              	.LFB72:
 286:Src/stm32f1xx_hal_msp.c **** 
 287:Src/stm32f1xx_hal_msp.c **** /**
 288:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 289:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 290:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 291:Src/stm32f1xx_hal_msp.c **** * @retval None
 292:Src/stm32f1xx_hal_msp.c **** */
 293:Src/stm32f1xx_hal_msp.c **** 
 294:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 295:Src/stm32f1xx_hal_msp.c **** {
 538              		.loc 1 295 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		.loc 1 295 1 is_stmt 0 view .LVU117
 543 0000 08B5     		push	{r3, lr}
 544              	.LCFI16:
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 3, -8
 547              		.cfi_offset 14, -4
 296:Src/stm32f1xx_hal_msp.c **** 
 297:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 548              		.loc 1 297 3 is_stmt 1 view .LVU118
 549              		.loc 1 297 10 is_stmt 0 view .LVU119
 550 0002 0268     		ldr	r2, [r0]
 551              		.loc 1 297 5 view .LVU120
 552 0004 084B     		ldr	r3, .L39
 553 0006 9A42     		cmp	r2, r3
 554 0008 00D0     		beq	.L38
 555              	.LVL29:
 556              	.L35:
 298:Src/stm32f1xx_hal_msp.c ****   {
 299:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 300:Src/stm32f1xx_hal_msp.c **** 
 301:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 302:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 304:Src/stm32f1xx_hal_msp.c ****   
 305:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 306:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 307:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 308:Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 309:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 310:Src/stm32f1xx_hal_msp.c ****     */
 311:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 17


 312:Src/stm32f1xx_hal_msp.c **** 
 313:Src/stm32f1xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 314:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 315:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 316:Src/stm32f1xx_hal_msp.c **** 
 317:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 318:Src/stm32f1xx_hal_msp.c ****   }
 319:Src/stm32f1xx_hal_msp.c **** 
 320:Src/stm32f1xx_hal_msp.c **** }
 557              		.loc 1 320 1 view .LVU121
 558 000a 08BD     		pop	{r3, pc}
 559              	.LVL30:
 560              	.L38:
 303:Src/stm32f1xx_hal_msp.c ****   
 561              		.loc 1 303 5 is_stmt 1 view .LVU122
 562 000c 074A     		ldr	r2, .L39+4
 563 000e 9369     		ldr	r3, [r2, #24]
 564 0010 23F48053 		bic	r3, r3, #4096
 565 0014 9361     		str	r3, [r2, #24]
 311:Src/stm32f1xx_hal_msp.c **** 
 566              		.loc 1 311 5 view .LVU123
 567 0016 F021     		movs	r1, #240
 568 0018 0548     		ldr	r0, .L39+8
 569              	.LVL31:
 311:Src/stm32f1xx_hal_msp.c **** 
 570              		.loc 1 311 5 is_stmt 0 view .LVU124
 571 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 572              	.LVL32:
 314:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 573              		.loc 1 314 5 is_stmt 1 view .LVU125
 574 001e 2320     		movs	r0, #35
 575 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 576              	.LVL33:
 577              		.loc 1 320 1 is_stmt 0 view .LVU126
 578 0024 F1E7     		b	.L35
 579              	.L40:
 580 0026 00BF     		.align	2
 581              	.L39:
 582 0028 00300140 		.word	1073819648
 583 002c 00100240 		.word	1073876992
 584 0030 00080140 		.word	1073809408
 585              		.cfi_endproc
 586              	.LFE72:
 588              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 589              		.align	1
 590              		.global	HAL_TIM_Base_MspInit
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 594              		.fpu softvfp
 596              	HAL_TIM_Base_MspInit:
 597              	.LVL34:
 598              	.LFB73:
 321:Src/stm32f1xx_hal_msp.c **** 
 322:Src/stm32f1xx_hal_msp.c **** /**
 323:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 324:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 18


 325:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 326:Src/stm32f1xx_hal_msp.c **** * @retval None
 327:Src/stm32f1xx_hal_msp.c **** */
 328:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 329:Src/stm32f1xx_hal_msp.c **** {
 599              		.loc 1 329 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 8
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		.loc 1 329 1 is_stmt 0 view .LVU128
 604 0000 00B5     		push	{lr}
 605              	.LCFI17:
 606              		.cfi_def_cfa_offset 4
 607              		.cfi_offset 14, -4
 608 0002 83B0     		sub	sp, sp, #12
 609              	.LCFI18:
 610              		.cfi_def_cfa_offset 16
 330:Src/stm32f1xx_hal_msp.c **** 
 331:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 611              		.loc 1 331 3 is_stmt 1 view .LVU129
 612              		.loc 1 331 15 is_stmt 0 view .LVU130
 613 0004 0368     		ldr	r3, [r0]
 614              		.loc 1 331 5 view .LVU131
 615 0006 B3F1804F 		cmp	r3, #1073741824
 616 000a 05D0     		beq	.L45
 332:Src/stm32f1xx_hal_msp.c ****   {
 333:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 334:Src/stm32f1xx_hal_msp.c **** 
 335:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 336:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 337:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 338:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 339:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 340:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 341:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 342:Src/stm32f1xx_hal_msp.c **** 
 343:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 344:Src/stm32f1xx_hal_msp.c ****   }
 345:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 617              		.loc 1 345 8 is_stmt 1 view .LVU132
 618              		.loc 1 345 10 is_stmt 0 view .LVU133
 619 000c 164A     		ldr	r2, .L47
 620 000e 9342     		cmp	r3, r2
 621 0010 16D0     		beq	.L46
 622              	.LVL35:
 623              	.L41:
 346:Src/stm32f1xx_hal_msp.c ****   {
 347:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 348:Src/stm32f1xx_hal_msp.c **** 
 349:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 350:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 351:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 352:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 353:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 354:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 355:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 356:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 19


 357:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 358:Src/stm32f1xx_hal_msp.c ****   }
 359:Src/stm32f1xx_hal_msp.c **** 
 360:Src/stm32f1xx_hal_msp.c **** }
 624              		.loc 1 360 1 view .LVU134
 625 0012 03B0     		add	sp, sp, #12
 626              	.LCFI19:
 627              		.cfi_remember_state
 628              		.cfi_def_cfa_offset 4
 629              		@ sp needed
 630 0014 5DF804FB 		ldr	pc, [sp], #4
 631              	.LVL36:
 632              	.L45:
 633              	.LCFI20:
 634              		.cfi_restore_state
 337:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 635              		.loc 1 337 5 is_stmt 1 view .LVU135
 636              	.LBB11:
 337:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 637              		.loc 1 337 5 view .LVU136
 337:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 638              		.loc 1 337 5 view .LVU137
 639 0018 03F50433 		add	r3, r3, #135168
 640 001c DA69     		ldr	r2, [r3, #28]
 641 001e 42F00102 		orr	r2, r2, #1
 642 0022 DA61     		str	r2, [r3, #28]
 337:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 643              		.loc 1 337 5 view .LVU138
 644 0024 DB69     		ldr	r3, [r3, #28]
 645 0026 03F00103 		and	r3, r3, #1
 646 002a 0093     		str	r3, [sp]
 337:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 647              		.loc 1 337 5 view .LVU139
 648 002c 009B     		ldr	r3, [sp]
 649              	.LBE11:
 339:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 650              		.loc 1 339 5 view .LVU140
 651 002e 0022     		movs	r2, #0
 652 0030 1146     		mov	r1, r2
 653 0032 1C20     		movs	r0, #28
 654              	.LVL37:
 339:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 655              		.loc 1 339 5 is_stmt 0 view .LVU141
 656 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 657              	.LVL38:
 340:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 658              		.loc 1 340 5 is_stmt 1 view .LVU142
 659 0038 1C20     		movs	r0, #28
 660 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 661              	.LVL39:
 662 003e E8E7     		b	.L41
 663              	.LVL40:
 664              	.L46:
 351:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 665              		.loc 1 351 5 view .LVU143
 666              	.LBB12:
 351:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 20


 667              		.loc 1 351 5 view .LVU144
 351:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 668              		.loc 1 351 5 view .LVU145
 669 0040 0A4B     		ldr	r3, .L47+4
 670 0042 DA69     		ldr	r2, [r3, #28]
 671 0044 42F00202 		orr	r2, r2, #2
 672 0048 DA61     		str	r2, [r3, #28]
 351:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 673              		.loc 1 351 5 view .LVU146
 674 004a DB69     		ldr	r3, [r3, #28]
 675 004c 03F00203 		and	r3, r3, #2
 676 0050 0193     		str	r3, [sp, #4]
 351:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 677              		.loc 1 351 5 view .LVU147
 678 0052 019B     		ldr	r3, [sp, #4]
 679              	.LBE12:
 353:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 680              		.loc 1 353 5 view .LVU148
 681 0054 0022     		movs	r2, #0
 682 0056 1146     		mov	r1, r2
 683 0058 1D20     		movs	r0, #29
 684              	.LVL41:
 353:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 685              		.loc 1 353 5 is_stmt 0 view .LVU149
 686 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 687              	.LVL42:
 354:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 688              		.loc 1 354 5 is_stmt 1 view .LVU150
 689 005e 1D20     		movs	r0, #29
 690 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 691              	.LVL43:
 692              		.loc 1 360 1 is_stmt 0 view .LVU151
 693 0064 D5E7     		b	.L41
 694              	.L48:
 695 0066 00BF     		.align	2
 696              	.L47:
 697 0068 00040040 		.word	1073742848
 698 006c 00100240 		.word	1073876992
 699              		.cfi_endproc
 700              	.LFE73:
 702              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 703              		.align	1
 704              		.global	HAL_TIM_Base_MspDeInit
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 708              		.fpu softvfp
 710              	HAL_TIM_Base_MspDeInit:
 711              	.LVL44:
 712              	.LFB74:
 361:Src/stm32f1xx_hal_msp.c **** 
 362:Src/stm32f1xx_hal_msp.c **** /**
 363:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 364:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 365:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 366:Src/stm32f1xx_hal_msp.c **** * @retval None
 367:Src/stm32f1xx_hal_msp.c **** */
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 21


 368:Src/stm32f1xx_hal_msp.c **** 
 369:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 370:Src/stm32f1xx_hal_msp.c **** {
 713              		.loc 1 370 1 is_stmt 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717              		.loc 1 370 1 is_stmt 0 view .LVU153
 718 0000 08B5     		push	{r3, lr}
 719              	.LCFI21:
 720              		.cfi_def_cfa_offset 8
 721              		.cfi_offset 3, -8
 722              		.cfi_offset 14, -4
 371:Src/stm32f1xx_hal_msp.c **** 
 372:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 723              		.loc 1 372 3 is_stmt 1 view .LVU154
 724              		.loc 1 372 15 is_stmt 0 view .LVU155
 725 0002 0368     		ldr	r3, [r0]
 726              		.loc 1 372 5 view .LVU156
 727 0004 B3F1804F 		cmp	r3, #1073741824
 728 0008 03D0     		beq	.L53
 373:Src/stm32f1xx_hal_msp.c ****   {
 374:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 375:Src/stm32f1xx_hal_msp.c **** 
 376:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 377:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 378:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 379:Src/stm32f1xx_hal_msp.c **** 
 380:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 381:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 382:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 383:Src/stm32f1xx_hal_msp.c **** 
 384:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 385:Src/stm32f1xx_hal_msp.c ****   }
 386:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 729              		.loc 1 386 8 is_stmt 1 view .LVU157
 730              		.loc 1 386 10 is_stmt 0 view .LVU158
 731 000a 0B4A     		ldr	r2, .L55
 732 000c 9342     		cmp	r3, r2
 733 000e 09D0     		beq	.L54
 734              	.LVL45:
 735              	.L49:
 387:Src/stm32f1xx_hal_msp.c ****   {
 388:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 389:Src/stm32f1xx_hal_msp.c **** 
 390:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 391:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 392:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 393:Src/stm32f1xx_hal_msp.c **** 
 394:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 395:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 396:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 397:Src/stm32f1xx_hal_msp.c **** 
 398:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 399:Src/stm32f1xx_hal_msp.c ****   }
 400:Src/stm32f1xx_hal_msp.c **** 
 401:Src/stm32f1xx_hal_msp.c **** }
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 22


 736              		.loc 1 401 1 view .LVU159
 737 0010 08BD     		pop	{r3, pc}
 738              	.LVL46:
 739              	.L53:
 378:Src/stm32f1xx_hal_msp.c **** 
 740              		.loc 1 378 5 is_stmt 1 view .LVU160
 741 0012 0A4A     		ldr	r2, .L55+4
 742 0014 D369     		ldr	r3, [r2, #28]
 743 0016 23F00103 		bic	r3, r3, #1
 744 001a D361     		str	r3, [r2, #28]
 381:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 745              		.loc 1 381 5 view .LVU161
 746 001c 1C20     		movs	r0, #28
 747              	.LVL47:
 381:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 748              		.loc 1 381 5 is_stmt 0 view .LVU162
 749 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 750              	.LVL48:
 751 0022 F5E7     		b	.L49
 752              	.LVL49:
 753              	.L54:
 392:Src/stm32f1xx_hal_msp.c **** 
 754              		.loc 1 392 5 is_stmt 1 view .LVU163
 755 0024 02F50332 		add	r2, r2, #134144
 756 0028 D369     		ldr	r3, [r2, #28]
 757 002a 23F00203 		bic	r3, r3, #2
 758 002e D361     		str	r3, [r2, #28]
 395:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 759              		.loc 1 395 5 view .LVU164
 760 0030 1D20     		movs	r0, #29
 761              	.LVL50:
 395:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 762              		.loc 1 395 5 is_stmt 0 view .LVU165
 763 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 764              	.LVL51:
 765              		.loc 1 401 1 view .LVU166
 766 0036 EBE7     		b	.L49
 767              	.L56:
 768              		.align	2
 769              	.L55:
 770 0038 00040040 		.word	1073742848
 771 003c 00100240 		.word	1073876992
 772              		.cfi_endproc
 773              	.LFE74:
 775              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 776              		.align	1
 777              		.global	HAL_UART_MspInit
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu softvfp
 783              	HAL_UART_MspInit:
 784              	.LVL52:
 785              	.LFB75:
 402:Src/stm32f1xx_hal_msp.c **** 
 403:Src/stm32f1xx_hal_msp.c **** /**
 404:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 23


 405:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 406:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 407:Src/stm32f1xx_hal_msp.c **** * @retval None
 408:Src/stm32f1xx_hal_msp.c **** */
 409:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 410:Src/stm32f1xx_hal_msp.c **** {
 786              		.loc 1 410 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 24
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		.loc 1 410 1 is_stmt 0 view .LVU168
 791 0000 10B5     		push	{r4, lr}
 792              	.LCFI22:
 793              		.cfi_def_cfa_offset 8
 794              		.cfi_offset 4, -8
 795              		.cfi_offset 14, -4
 796 0002 86B0     		sub	sp, sp, #24
 797              	.LCFI23:
 798              		.cfi_def_cfa_offset 32
 411:Src/stm32f1xx_hal_msp.c **** 
 412:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 799              		.loc 1 412 3 is_stmt 1 view .LVU169
 800              		.loc 1 412 20 is_stmt 0 view .LVU170
 801 0004 0023     		movs	r3, #0
 802 0006 0293     		str	r3, [sp, #8]
 803 0008 0393     		str	r3, [sp, #12]
 804 000a 0493     		str	r3, [sp, #16]
 805 000c 0593     		str	r3, [sp, #20]
 413:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 806              		.loc 1 413 3 is_stmt 1 view .LVU171
 807              		.loc 1 413 11 is_stmt 0 view .LVU172
 808 000e 0268     		ldr	r2, [r0]
 809              		.loc 1 413 5 view .LVU173
 810 0010 174B     		ldr	r3, .L61
 811 0012 9A42     		cmp	r2, r3
 812 0014 01D0     		beq	.L60
 813              	.LVL53:
 814              	.L57:
 414:Src/stm32f1xx_hal_msp.c ****   {
 415:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 416:Src/stm32f1xx_hal_msp.c **** 
 417:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 418:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 419:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 420:Src/stm32f1xx_hal_msp.c ****   
 421:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 422:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 423:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 424:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 425:Src/stm32f1xx_hal_msp.c ****     */
 426:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 427:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 429:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430:Src/stm32f1xx_hal_msp.c **** 
 431:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 432:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 24


 433:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 435:Src/stm32f1xx_hal_msp.c **** 
 436:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 437:Src/stm32f1xx_hal_msp.c **** 
 438:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 439:Src/stm32f1xx_hal_msp.c ****   }
 440:Src/stm32f1xx_hal_msp.c **** 
 441:Src/stm32f1xx_hal_msp.c **** }
 815              		.loc 1 441 1 view .LVU174
 816 0016 06B0     		add	sp, sp, #24
 817              	.LCFI24:
 818              		.cfi_remember_state
 819              		.cfi_def_cfa_offset 8
 820              		@ sp needed
 821 0018 10BD     		pop	{r4, pc}
 822              	.LVL54:
 823              	.L60:
 824              	.LCFI25:
 825              		.cfi_restore_state
 419:Src/stm32f1xx_hal_msp.c ****   
 826              		.loc 1 419 5 is_stmt 1 view .LVU175
 827              	.LBB13:
 419:Src/stm32f1xx_hal_msp.c ****   
 828              		.loc 1 419 5 view .LVU176
 419:Src/stm32f1xx_hal_msp.c ****   
 829              		.loc 1 419 5 view .LVU177
 830 001a 03F55843 		add	r3, r3, #55296
 831 001e 9A69     		ldr	r2, [r3, #24]
 832 0020 42F48042 		orr	r2, r2, #16384
 833 0024 9A61     		str	r2, [r3, #24]
 419:Src/stm32f1xx_hal_msp.c ****   
 834              		.loc 1 419 5 view .LVU178
 835 0026 9A69     		ldr	r2, [r3, #24]
 836 0028 02F48042 		and	r2, r2, #16384
 837 002c 0092     		str	r2, [sp]
 419:Src/stm32f1xx_hal_msp.c ****   
 838              		.loc 1 419 5 view .LVU179
 839 002e 009A     		ldr	r2, [sp]
 840              	.LBE13:
 421:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 841              		.loc 1 421 5 view .LVU180
 842              	.LBB14:
 421:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 843              		.loc 1 421 5 view .LVU181
 421:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 844              		.loc 1 421 5 view .LVU182
 845 0030 9A69     		ldr	r2, [r3, #24]
 846 0032 42F00402 		orr	r2, r2, #4
 847 0036 9A61     		str	r2, [r3, #24]
 421:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 848              		.loc 1 421 5 view .LVU183
 849 0038 9B69     		ldr	r3, [r3, #24]
 850 003a 03F00403 		and	r3, r3, #4
 851 003e 0193     		str	r3, [sp, #4]
 421:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 852              		.loc 1 421 5 view .LVU184
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 25


 853 0040 019B     		ldr	r3, [sp, #4]
 854              	.LBE14:
 426:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 855              		.loc 1 426 5 view .LVU185
 426:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 856              		.loc 1 426 25 is_stmt 0 view .LVU186
 857 0042 4FF40073 		mov	r3, #512
 858 0046 0293     		str	r3, [sp, #8]
 427:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 859              		.loc 1 427 5 is_stmt 1 view .LVU187
 427:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 860              		.loc 1 427 26 is_stmt 0 view .LVU188
 861 0048 0223     		movs	r3, #2
 862 004a 0393     		str	r3, [sp, #12]
 428:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 863              		.loc 1 428 5 is_stmt 1 view .LVU189
 428:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 864              		.loc 1 428 27 is_stmt 0 view .LVU190
 865 004c 0323     		movs	r3, #3
 866 004e 0593     		str	r3, [sp, #20]
 429:Src/stm32f1xx_hal_msp.c **** 
 867              		.loc 1 429 5 is_stmt 1 view .LVU191
 868 0050 084C     		ldr	r4, .L61+4
 869 0052 02A9     		add	r1, sp, #8
 870 0054 2046     		mov	r0, r4
 871              	.LVL55:
 429:Src/stm32f1xx_hal_msp.c **** 
 872              		.loc 1 429 5 is_stmt 0 view .LVU192
 873 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 874              	.LVL56:
 431:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 875              		.loc 1 431 5 is_stmt 1 view .LVU193
 431:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 876              		.loc 1 431 25 is_stmt 0 view .LVU194
 877 005a 4FF48063 		mov	r3, #1024
 878 005e 0293     		str	r3, [sp, #8]
 432:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 879              		.loc 1 432 5 is_stmt 1 view .LVU195
 432:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 880              		.loc 1 432 26 is_stmt 0 view .LVU196
 881 0060 0023     		movs	r3, #0
 882 0062 0393     		str	r3, [sp, #12]
 433:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 883              		.loc 1 433 5 is_stmt 1 view .LVU197
 433:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 884              		.loc 1 433 26 is_stmt 0 view .LVU198
 885 0064 0493     		str	r3, [sp, #16]
 434:Src/stm32f1xx_hal_msp.c **** 
 886              		.loc 1 434 5 is_stmt 1 view .LVU199
 887 0066 02A9     		add	r1, sp, #8
 888 0068 2046     		mov	r0, r4
 889 006a FFF7FEFF 		bl	HAL_GPIO_Init
 890              	.LVL57:
 891              		.loc 1 441 1 is_stmt 0 view .LVU200
 892 006e D2E7     		b	.L57
 893              	.L62:
 894              		.align	2
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 26


 895              	.L61:
 896 0070 00380140 		.word	1073821696
 897 0074 00080140 		.word	1073809408
 898              		.cfi_endproc
 899              	.LFE75:
 901              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 902              		.align	1
 903              		.global	HAL_UART_MspDeInit
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 907              		.fpu softvfp
 909              	HAL_UART_MspDeInit:
 910              	.LVL58:
 911              	.LFB76:
 442:Src/stm32f1xx_hal_msp.c **** 
 443:Src/stm32f1xx_hal_msp.c **** /**
 444:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 445:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 446:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 447:Src/stm32f1xx_hal_msp.c **** * @retval None
 448:Src/stm32f1xx_hal_msp.c **** */
 449:Src/stm32f1xx_hal_msp.c **** 
 450:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 451:Src/stm32f1xx_hal_msp.c **** {
 912              		.loc 1 451 1 is_stmt 1 view -0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 0
 915              		@ frame_needed = 0, uses_anonymous_args = 0
 916              		.loc 1 451 1 is_stmt 0 view .LVU202
 917 0000 08B5     		push	{r3, lr}
 918              	.LCFI26:
 919              		.cfi_def_cfa_offset 8
 920              		.cfi_offset 3, -8
 921              		.cfi_offset 14, -4
 452:Src/stm32f1xx_hal_msp.c **** 
 453:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 922              		.loc 1 453 3 is_stmt 1 view .LVU203
 923              		.loc 1 453 11 is_stmt 0 view .LVU204
 924 0002 0268     		ldr	r2, [r0]
 925              		.loc 1 453 5 view .LVU205
 926 0004 074B     		ldr	r3, .L67
 927 0006 9A42     		cmp	r2, r3
 928 0008 00D0     		beq	.L66
 929              	.LVL59:
 930              	.L63:
 454:Src/stm32f1xx_hal_msp.c ****   {
 455:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 456:Src/stm32f1xx_hal_msp.c **** 
 457:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 458:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 459:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 460:Src/stm32f1xx_hal_msp.c ****   
 461:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 462:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 463:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 464:Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 27


 465:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 466:Src/stm32f1xx_hal_msp.c **** 
 467:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 468:Src/stm32f1xx_hal_msp.c **** 
 469:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 470:Src/stm32f1xx_hal_msp.c ****   }
 471:Src/stm32f1xx_hal_msp.c **** 
 472:Src/stm32f1xx_hal_msp.c **** }
 931              		.loc 1 472 1 view .LVU206
 932 000a 08BD     		pop	{r3, pc}
 933              	.LVL60:
 934              	.L66:
 459:Src/stm32f1xx_hal_msp.c ****   
 935              		.loc 1 459 5 is_stmt 1 view .LVU207
 936 000c 064A     		ldr	r2, .L67+4
 937 000e 9369     		ldr	r3, [r2, #24]
 938 0010 23F48043 		bic	r3, r3, #16384
 939 0014 9361     		str	r3, [r2, #24]
 465:Src/stm32f1xx_hal_msp.c **** 
 940              		.loc 1 465 5 view .LVU208
 941 0016 4FF4C061 		mov	r1, #1536
 942 001a 0448     		ldr	r0, .L67+8
 943              	.LVL61:
 465:Src/stm32f1xx_hal_msp.c **** 
 944              		.loc 1 465 5 is_stmt 0 view .LVU209
 945 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 946              	.LVL62:
 947              		.loc 1 472 1 view .LVU210
 948 0020 F3E7     		b	.L63
 949              	.L68:
 950 0022 00BF     		.align	2
 951              	.L67:
 952 0024 00380140 		.word	1073821696
 953 0028 00100240 		.word	1073876992
 954 002c 00080140 		.word	1073809408
 955              		.cfi_endproc
 956              	.LFE76:
 958              		.text
 959              	.Letext0:
 960              		.file 2 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 961              		.file 3 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 962              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 963              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 964              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 965              		.file 7 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 966              		.file 8 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 967              		.file 9 "c:\\arm-gcc\\8-2018-q4-major\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 968              		.file 10 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 969              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 970              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 971              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 972              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 973              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 974              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 975              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 976              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 977              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 28


 978              		.file 20 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\cygwin64\tmp\ccLrrg0g.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\cygwin64\tmp\ccLrrg0g.s:16     .text.HAL_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:88     .text.HAL_MspInit:0000003c $d
C:\cygwin64\tmp\ccLrrg0g.s:94     .text.HAL_ADC_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:101    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:192    .text.HAL_ADC_MspInit:00000058 $d
C:\cygwin64\tmp\ccLrrg0g.s:198    .text.HAL_ADC_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:205    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\cygwin64\tmp\ccLrrg0g.s:248    .text.HAL_ADC_MspDeInit:00000020 $d
C:\cygwin64\tmp\ccLrrg0g.s:255    .text.HAL_I2C_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:262    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:357    .text.HAL_I2C_MspInit:0000005c $d
C:\cygwin64\tmp\ccLrrg0g.s:363    .text.HAL_I2C_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:370    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\cygwin64\tmp\ccLrrg0g.s:413    .text.HAL_I2C_MspDeInit:00000020 $d
C:\cygwin64\tmp\ccLrrg0g.s:420    .text.HAL_SPI_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:427    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:522    .text.HAL_SPI_MspInit:0000005c $d
C:\cygwin64\tmp\ccLrrg0g.s:528    .text.HAL_SPI_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:535    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\cygwin64\tmp\ccLrrg0g.s:582    .text.HAL_SPI_MspDeInit:00000028 $d
C:\cygwin64\tmp\ccLrrg0g.s:589    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:596    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:697    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\cygwin64\tmp\ccLrrg0g.s:703    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:710    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\cygwin64\tmp\ccLrrg0g.s:770    .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\cygwin64\tmp\ccLrrg0g.s:776    .text.HAL_UART_MspInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:783    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\cygwin64\tmp\ccLrrg0g.s:896    .text.HAL_UART_MspInit:00000070 $d
C:\cygwin64\tmp\ccLrrg0g.s:902    .text.HAL_UART_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccLrrg0g.s:909    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\cygwin64\tmp\ccLrrg0g.s:952    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
