

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Mon Mar 16 18:02:58 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.37|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067610|  2067610|  2067610|  2067610|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067608|  2067608|         6|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     270|    319|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     84|
|Register         |        -|      -|     666|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     936|    435|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |indvar_flatten_next_fu_122_p2     |     +    |      0|   68|  26|          21|           1|
    |p_379_fu_282_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_273_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp2_fu_240_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_268_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp4_fu_278_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp5_fu_245_p2                    |     +    |      0|  101|  37|          32|          32|
    |tmp6_fu_256_p2                    |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_251_p2                    |     +    |      0|    0|  32|          32|          32|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter5  |    and   |      0|    0|   2|           1|           1|
    |start_write                       |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_116_p2        |   icmp   |      0|    0|  13|          21|          16|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  270| 319|         305|         282|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                      |   9|          2|    1|          2|
    |indvar_flatten_reg_105                       |   9|          2|   21|         42|
    |p_hw_input_stencil_stream_V_value_V_blk_n    |   9|          2|    1|          2|
    |p_mul_stencil_update_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |real_start                                   |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  84|         18|   28|         58|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_339_reg_301   |  32|   0|   32|          0|
    |ap_reg_pp0_iter2_tmp_11_reg_321  |  31|   0|   31|          0|
    |ap_reg_pp0_iter3_tmp5_reg_346    |  31|   0|   32|          1|
    |ap_reg_pp0_iter3_tmp6_reg_351    |  32|   0|   32|          0|
    |exitcond_flatten_reg_287         |   1|   0|    1|          0|
    |indvar_flatten_reg_105           |  21|   0|   21|          0|
    |p_327_reg_296                    |  32|   0|   32|          0|
    |p_339_reg_301                    |  32|   0|   32|          0|
    |p_363_reg_306                    |  32|   0|   32|          0|
    |p_375_reg_311                    |  32|   0|   32|          0|
    |p_379_reg_361                    |  32|   0|   32|          0|
    |real_start_status_reg            |   1|   0|    1|          0|
    |start_control_reg                |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp1_reg_356                     |  32|   0|   32|          0|
    |tmp2_reg_341                     |  32|   0|   32|          0|
    |tmp5_reg_346                     |  31|   0|   32|          1|
    |tmp6_reg_351                     |  32|   0|   32|          0|
    |tmp_11_reg_321                   |  31|   0|   31|          0|
    |tmp_12_reg_326                   |  30|   0|   30|          0|
    |tmp_13_reg_331                   |  31|   0|   31|          0|
    |tmp_14_reg_336                   |  31|   0|   31|          0|
    |tmp_s_reg_316                    |  31|   0|   31|          0|
    |exitcond_flatten_reg_287         |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 666|  32|  605|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                        |  in |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_rst                                        |  in |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_start                                      |  in |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|start_full_n                                  |  in |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_ready                                      | out |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_done                                       | out |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_continue                                   |  in |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|ap_idle                                       | out |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|start_out                                     | out |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|start_write                                   | out |    1| ap_ctrl_hs |              Loop_1_proc              | return value |
|p_hw_input_stencil_stream_V_value_V_dout      |  in |  288|   ap_fifo  |  p_hw_input_stencil_stream_V_value_V  |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n   |  in |    1|   ap_fifo  |  p_hw_input_stencil_stream_V_value_V  |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read      | out |    1|   ap_fifo  |  p_hw_input_stencil_stream_V_value_V  |    pointer   |
|p_mul_stencil_update_stream_V_value_V_din     | out |   32|   ap_fifo  | p_mul_stencil_update_stream_V_value_V |    pointer   |
|p_mul_stencil_update_stream_V_value_V_full_n  |  in |    1|   ap_fifo  | p_mul_stencil_update_stream_V_value_V |    pointer   |
|p_mul_stencil_update_stream_V_value_V_write   | out |    1|   ap_fifo  | p_mul_stencil_update_stream_V_value_V |    pointer   |
+----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_update_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_update_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_13 (7)  [1/1] 1.59ns  loc: hls_target.cpp:64
newFuncRoot:4  br label %.preheader39


 <State 2>: 3.15ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader39:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader39.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 3.15ns
.preheader39:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (11)  [1/1] 2.59ns
.preheader39:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_17 (12)  [1/1] 0.00ns
.preheader39:3  br i1 %exitcond_flatten, label %.exitStub, label %.preheader39.preheader


 <State 3>: 2.45ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:72
.preheader39.preheader:3  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_327 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader39.preheader:4  %p_327 = trunc i288 %tmp_value_V to i32

ST_3: p_339 (19)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader39.preheader:5  %p_339 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 95)

ST_3: p_363 (20)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader39.preheader:6  %p_363 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 223)

ST_3: p_375 (21)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:72
.preheader39.preheader:7  %p_375 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 287)

ST_3: tmp_s (22)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader39.preheader:8  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 62)

ST_3: tmp_11 (24)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader39.preheader:10  %tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 126)

ST_3: tmp_12 (26)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader39.preheader:12  %tmp_12 = call i30 @_ssdm_op_PartSelect.i30.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 157)

ST_3: tmp_13 (28)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader39.preheader:14  %tmp_13 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 190)

ST_3: tmp_14 (30)  [1/1] 0.00ns  loc: hls_target.cpp:72
.preheader39.preheader:16  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 254)


 <State 4>: 4.37ns
ST_4: p_336 (23)  [1/1] 0.00ns  loc: hls_target.cpp:89
.preheader39.preheader:9  %p_336 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_s, i1 false)

ST_4: p_354 (27)  [1/1] 0.00ns  loc: hls_target.cpp:110
.preheader39.preheader:13  %p_354 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_12, i2 0)

ST_4: p_360 (29)  [1/1] 0.00ns  loc: hls_target.cpp:117
.preheader39.preheader:15  %p_360 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_13, i1 false)

ST_4: p_372 (31)  [1/1] 0.00ns  loc: hls_target.cpp:131
.preheader39.preheader:17  %p_372 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_14, i1 false)

ST_4: tmp2 (32)  [1/1] 2.90ns  loc: hls_target.cpp:139
.preheader39.preheader:18  %tmp2 = add i32 %p_327, %p_336

ST_4: tmp5 (35)  [1/1] 2.90ns  loc: hls_target.cpp:139
.preheader39.preheader:21  %tmp5 = add i32 %p_360, %p_354

ST_4: tmp7 (36)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:22  %tmp7 = add i32 %p_375, %p_372

ST_4: tmp6 (37)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:23  %tmp6 = add i32 %p_363, %tmp7


 <State 5>: 4.37ns
ST_5: p_348 (25)  [1/1] 0.00ns  loc: hls_target.cpp:103
.preheader39.preheader:11  %p_348 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_11, i1 false)

ST_5: tmp3 (33)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:19  %tmp3 = add i32 %p_348, %p_339

ST_5: tmp1 (34)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:20  %tmp1 = add i32 %tmp2, %tmp3


 <State 6>: 4.37ns
ST_6: tmp4 (38)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:24  %tmp4 = add i32 %tmp5, %tmp6

ST_6: p_379 (39)  [1/1] 2.19ns  loc: hls_target.cpp:139
.preheader39.preheader:25  %p_379 = add nsw i32 %tmp1, %tmp4


 <State 7>: 2.45ns
ST_7: empty (14)  [1/1] 0.00ns
.preheader39.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_7: tmp (15)  [1/1] 0.00ns  loc: hls_target.cpp:67
.preheader39.preheader:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_7: StgValue_43 (16)  [1/1] 0.00ns  loc: hls_target.cpp:68
.preheader39.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: StgValue_44 (40)  [1/1] 2.45ns  loc: hls_target.cpp:141
.preheader39.preheader:26  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_mul_stencil_update_stream_V_value_V, i32 %p_379)

ST_7: empty_125 (41)  [1/1] 0.00ns  loc: hls_target.cpp:143
.preheader39.preheader:27  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

ST_7: StgValue_46 (42)  [1/1] 0.00ns  loc: hls_target.cpp:66
.preheader39.preheader:28  br label %.preheader39


 <State 8>: 0.00ns
ST_8: StgValue_47 (44)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_mul_stencil_update_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (specmemcore      ) [ 000000000]
StgValue_10         (specmemcore      ) [ 000000000]
StgValue_11         (specinterface    ) [ 000000000]
StgValue_12         (specinterface    ) [ 000000000]
StgValue_13         (br               ) [ 011111110]
indvar_flatten      (phi              ) [ 001000000]
exitcond_flatten    (icmp             ) [ 001111110]
indvar_flatten_next (add              ) [ 011111110]
StgValue_17         (br               ) [ 000000000]
tmp_value_V         (read             ) [ 000000000]
p_327               (trunc            ) [ 001010000]
p_339               (partselect       ) [ 001011000]
p_363               (partselect       ) [ 001010000]
p_375               (partselect       ) [ 001010000]
tmp_s               (partselect       ) [ 001010000]
tmp_11              (partselect       ) [ 001011000]
tmp_12              (partselect       ) [ 001010000]
tmp_13              (partselect       ) [ 001010000]
tmp_14              (partselect       ) [ 001010000]
p_336               (bitconcatenate   ) [ 000000000]
p_354               (bitconcatenate   ) [ 000000000]
p_360               (bitconcatenate   ) [ 000000000]
p_372               (bitconcatenate   ) [ 000000000]
tmp2                (add              ) [ 001001000]
tmp5                (add              ) [ 001001100]
tmp7                (add              ) [ 000000000]
tmp6                (add              ) [ 001001100]
p_348               (bitconcatenate   ) [ 000000000]
tmp3                (add              ) [ 000000000]
tmp1                (add              ) [ 001000100]
tmp4                (add              ) [ 000000000]
p_379               (add              ) [ 001000010]
empty               (speclooptripcount) [ 000000000]
tmp                 (specregionbegin  ) [ 000000000]
StgValue_43         (specpipeline     ) [ 000000000]
StgValue_44         (write            ) [ 000000000]
empty_125           (specregionend    ) [ 000000000]
StgValue_46         (br               ) [ 011111110]
StgValue_47         (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_mul_stencil_update_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_update_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_value_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="288" slack="0"/>
<pin id="94" dir="0" index="1" bw="288" slack="0"/>
<pin id="95" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_44_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/7 "/>
</bind>
</comp>

<comp id="105" class="1005" name="indvar_flatten_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="1"/>
<pin id="107" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="21" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="21" slack="0"/>
<pin id="118" dir="0" index="1" bw="21" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_next_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="21" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_327_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="288" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_327/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_339_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="288" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="0"/>
<pin id="137" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_339/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_363_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="288" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="0" index="3" bw="9" slack="0"/>
<pin id="147" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_363/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_375_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="288" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="10" slack="0"/>
<pin id="157" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_375/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="288" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_11_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="288" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_12_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="0" index="1" bw="288" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="0" index="3" bw="9" slack="0"/>
<pin id="187" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_13_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="0" index="1" bw="288" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="0"/>
<pin id="196" dir="0" index="3" bw="9" slack="0"/>
<pin id="197" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_14_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="288" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="0" index="3" bw="9" slack="0"/>
<pin id="207" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_336_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="1"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_336/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_354_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="30" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_354/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_360_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_360/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_372_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="31" slack="1"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_372/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_348_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="31" slack="2"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_348/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="0" index="1" bw="32" slack="2"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_379_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_379/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="exitcond_flatten_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten_next_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="21" slack="0"/>
<pin id="293" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_327_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_327 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_339_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_339 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_363_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_363 "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_375_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_375 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_s_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="1"/>
<pin id="318" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_11_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="2"/>
<pin id="323" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_12_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="30" slack="1"/>
<pin id="328" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_13_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="1"/>
<pin id="333" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_14_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="1"/>
<pin id="338" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp5_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp6_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_379_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_379 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="88" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="109" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="109" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="92" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="92" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="92" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="92" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="92" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="92" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="92" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="92" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="212" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="226" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="219" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="233" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="116" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="122" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="299"><net_src comp="128" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="304"><net_src comp="132" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="309"><net_src comp="142" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="314"><net_src comp="152" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="319"><net_src comp="162" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="324"><net_src comp="172" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="329"><net_src comp="182" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="334"><net_src comp="192" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="339"><net_src comp="202" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="344"><net_src comp="240" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="349"><net_src comp="245" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="354"><net_src comp="256" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="359"><net_src comp="273" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="364"><net_src comp="282" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_mul_stencil_update_stream_V_value_V | {7 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
	State 3
	State 4
		tmp2 : 1
		tmp5 : 1
		tmp7 : 1
		tmp6 : 2
	State 5
		tmp3 : 1
		tmp1 : 2
	State 6
		p_379 : 1
	State 7
		empty_125 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_122 |    68   |    26   |
|          |         tmp2_fu_240        |   101   |    37   |
|          |         tmp5_fu_245        |   101   |    37   |
|          |         tmp7_fu_251        |    0    |    32   |
|    add   |         tmp6_fu_256        |    0    |    32   |
|          |         tmp3_fu_268        |    0    |    32   |
|          |         tmp1_fu_273        |    0    |    32   |
|          |         tmp4_fu_278        |    0    |    32   |
|          |        p_379_fu_282        |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_116  |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   |   tmp_value_V_read_fu_92   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   StgValue_44_write_fu_98  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        p_327_fu_128        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_339_fu_132        |    0    |    0    |
|          |        p_363_fu_142        |    0    |    0    |
|          |        p_375_fu_152        |    0    |    0    |
|partselect|        tmp_s_fu_162        |    0    |    0    |
|          |        tmp_11_fu_172       |    0    |    0    |
|          |        tmp_12_fu_182       |    0    |    0    |
|          |        tmp_13_fu_192       |    0    |    0    |
|          |        tmp_14_fu_202       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_336_fu_212        |    0    |    0    |
|          |        p_354_fu_219        |    0    |    0    |
|bitconcatenate|        p_360_fu_226        |    0    |    0    |
|          |        p_372_fu_233        |    0    |    0    |
|          |        p_348_fu_261        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   270   |   305   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_287 |    1   |
|indvar_flatten_next_reg_291|   21   |
|   indvar_flatten_reg_105  |   21   |
|       p_327_reg_296       |   32   |
|       p_339_reg_301       |   32   |
|       p_363_reg_306       |   32   |
|       p_375_reg_311       |   32   |
|       p_379_reg_361       |   32   |
|        tmp1_reg_356       |   32   |
|        tmp2_reg_341       |   32   |
|        tmp5_reg_346       |   32   |
|        tmp6_reg_351       |   32   |
|       tmp_11_reg_321      |   31   |
|       tmp_12_reg_326      |   30   |
|       tmp_13_reg_331      |   31   |
|       tmp_14_reg_336      |   31   |
|       tmp_s_reg_316       |   31   |
+---------------------------+--------+
|           Total           |   485  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   270  |   305  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   485  |    -   |
+-----------+--------+--------+
|   Total   |   755  |   305  |
+-----------+--------+--------+
