	opt	c+, at+, e+, n-
	section .text

	xdef _SpuInit_80094588
_SpuInit_80094588:
	dw 0x27BDFFE8 ; 0x80094588
	dw 0xAFB00010 ; 0x8009458C
	dw 0xAFBF0014 ; 0x80094590
	dw 0x0C0260C6 ; 0x80094594
	dw 0x00808021 ; 0x80094598
	dw 0x0C0251BA ; 0x8009459C
	dw 0x02002021 ; 0x800945A0
	dw 0x16000008 ; 0x800945A4
	dw 0x3404C000 ; 0x800945A8
	dw 0x24030017 ; 0x800945AC
	dw 0x3C02800B ; 0x800945B0
	dw 0x2442979A ; 0x800945B4
	dw 0xA4440000 ; 0x800945B8
	dw 0x2463FFFF ; 0x800945BC
	dw 0x0461FFFD ; 0x800945C0
	dw 0x2442FFFE ; 0x800945C4
	dw 0x0C02519C ; 0x800945C8
	dw 0x00000000 ; 0x800945CC
	dw 0x240400D1 ; 0x800945D0
	dw 0x3C02800B ; 0x800945D4
	dw 0x24429754 ; 0x800945D8
	dw 0x3C05800B ; 0x800945DC
	dw 0x8CA59D40 ; 0x800945E0
	dw 0x3C01800B ; 0x800945E4
	dw 0xAC209744 ; 0x800945E8
	dw 0x3C01800B ; 0x800945EC
	dw 0xAC209748 ; 0x800945F0
	dw 0xAC400000 ; 0x800945F4
	dw 0xA4400004 ; 0x800945F8
	dw 0xA4400006 ; 0x800945FC
	dw 0xAC400008 ; 0x80094600
	dw 0xAC40000C ; 0x80094604
	dw 0x3C01800B ; 0x80094608
	dw 0xAC25974C ; 0x8009460C
	dw 0x0C0253FD ; 0x80094610
	dw 0x00003021 ; 0x80094614
	dw 0x3C01800B ; 0x80094618
	dw 0xAC209810 ; 0x8009461C
	dw 0x3C01800B ; 0x80094620
	dw 0xAC209814 ; 0x80094624
	dw 0x3C01800B ; 0x80094628
	dw 0xAC209818 ; 0x8009462C
	dw 0x3C01800B ; 0x80094630
	dw 0xAC209740 ; 0x80094634
	dw 0x3C01800B ; 0x80094638
	dw 0xAC2097CC ; 0x8009463C
	dw 0x3C01800B ; 0x80094640
	dw 0xAC20973C ; 0x80094644
	dw 0x3C01800B ; 0x80094648
	dw 0xAC209768 ; 0x8009464C
	dw 0x3C01800B ; 0x80094650
	dw 0xAC209764 ; 0x80094654
	dw 0x3C01800B ; 0x80094658
	dw 0xAC20979C ; 0x8009465C
	dw 0x8FBF0014 ; 0x80094660
	dw 0x8FB00010 ; 0x80094664
	dw 0x03E00008 ; 0x80094668
	dw 0x27BD0018 ; 0x8009466C
