cscope 15 $HOME\OneDrive - Univerza v Ljubljani\DOKTORAT\NOVI SA\Izvor 6 GHz\EBitz2_IZVOR_6_GHZ_STM32F030K6\EBitz2_IZVOR_6_GHZ_STM32F030K6"               0000562523
	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 31
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 4
K


42 
	`MEM
 (
rx
: 
ORIGIN
 = 0x08007C00, 
LENGTH
 = 1
K


43 
	}
}

73 
	gSECTIONS


75 .
	gmem
 :

77 . = 
ALIGN
(4);

78 *(.
	gmem
)

79 . = 
ALIGN
(4);

80 } > 
	gMEM


82 .
	gxt
 :

84 
KEEP
(*(.
i_ve
))

85 *(.
xt
*)

87 
KEEP
(*(.

))

88 
KEEP
(*(.
fi
))

91 *
tbeg
.
o
(.
s
)

92 *
tbeg
?.
o
(.
s
)

93 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

94 *(
SORT
(.
s
.*))

95 *(.
s
)

98 *
tbeg
.
o
(.
dts
)

99 *
tbeg
?.
o
(.
dts
)

100 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

101 *(
SORT
(.
dts
.*))

102 *(.
dts
)

104 *(.
roda
*)

106 
KEEP
(*(.
eh_ame
*))

107 } > 
ROM


109 .
ARM
.
exb
 :

111 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

112 } > 
ROM


114 
__exidx_t
 = .;

115 .
	gARM
.
	gexidx
 :

117 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

118 } > 
ROM


119 
__exidx_d
 = .;

121 
	g__ext
 = .;

123 .
	gda
 : 
AT
 (
__ext
)

125 
__da_t__
 = .;

126 *(
	gvb
)

127 *(.
	gda
*)

129 . = 
ALIGN
(4);

131 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

132 
KEEP
(*(.
e_y
))

133 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
___y_t
 = .);

138 
KEEP
(*(
SORT
(.
_y
.*)))

139 
KEEP
(*(.
_y
))

140 
PROVIDE_HIDDEN
 (
___y_d
 = .);

143 . = 
ALIGN
(4);

145 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

146 
KEEP
(*(
SORT
(.
fi_y
.*)))

147 
KEEP
(*(.
fi_y
))

148 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

150 . = 
ALIGN
(4);

152 
	g__da_d__
 = .;

154 } > 
	gRAM


156 .
bss
 (
NOLOAD
):

158 
__bss_t__
 = .;

159 *(.
	gbss
*)

160 *(
	gCOMMON
)

161 
	g__bss_d__
 = .;

162 } > 
	gRAM


164 .
hp
 (
NOLOAD
):

166 
__d__
 = .;

167 
	gd
 = 
__d__
;

168 *(.
	ghp
*)

169 
	g__HpLim
 = .;

170 } > 
	gRAM


175 .
ack_dummy
 (
NOLOAD
):

177 *(.
ack
)

178 } > 
RAM


182 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

183 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

184 
PROVIDE
(
__ack
 = 
__SckT
);

187 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~1.SVD

1 <?
xml
 
	gvsi
="1.0" 
codg
="UTF-8" 
de
="no"?><
devi
 
schemaVsi
="1.1" 
xms
:
xs
="hp://www.w3.g/2001/XMLSchema-" xs:
noNameaSchemaLoti
="CMSIS-SVD_Schema_1_1.xsd"> <
me
>
STM32F030
</me> <
vsi
>1.0</vsi> <
desti
>STM32F030</desti> <!--
Bus
 
I
 
Prݔts
--> <!--
C܋x
-
M0
 
is
 
by
 
addsb
--> <
addssUnBs
>8</addssUnBs> <!--
the
 
maximum
 
da
 
b
 
width
 
acssib
 
wh
 
a
 
sg
 
sr
--> <width>32</width> <!--
Regi
 
Deu
 Prݔts--> <
size
>0x20</size> <
tVue
>0x0</tVue> <
tMask
>0xFFFFFFFF</tMask> <
rhs
> <
rh
> <me>
CRC
</me> <desti>
cyic
 
dundcy
 
check
 
lcuti
 
un
</desti> <
groupName
>CRC</groupName> <
baAddss
>0x40023000</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x400</size> <
uge
>
gis
</uge> </addssBlock> <gis> <> <me>
DR
</me> <
diyName
>DR</diyName> <desti>
Da
 </desti> <
addssOfft
>0x0</addssOfft> <size>0x20</size> <
acss
>
ad
-
wre
</acss> <tVue>0xFFFFFFFF</tVue> <
flds
> <
fld
> <me>DR</me> <desti>D
bs
</desti> <
bOfft
>0</bOfft> <
bWidth
>32</bWidth> </fld> </flds> </> <> <me>
IDR
</me> <diyName>IDR</diyName> <desti>
Inddt
 d</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IDR</me> <desti>
G
-
puo
 8-b dbs</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
CR
</me> <diyName>CR</diyName> <desti>
Cڌ
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
RESET
</me> <desti>
t
 b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
REV_IN
</me> <desti>
Rev
 
put
 da</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
REV_OUT
</me> <desti>Rev 
ouut
 da</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
INIT
</me> <diyName>INIT</diyName> <desti>
Inl
 CRC 
vue
</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0xFFFFFFFF</tVue> <flds> <fld> <me>INIT</me> <desti>
Progmmab
 
l
 CRC vue</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
GPIOF
</me> <desti>G-puo 
I
/
Os
</desti> <groupName>
GPIO
</groupName> <baAddss>0x48001400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
MODER
</me> <diyName>MODER</diyName> <desti>GPIO 
pt
 
mode
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MODER15
</me> <desti>
Pt
 
x
 
cfiguti
 b(
y
 = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
MODER0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
OTYPER
</me> <diyName>OTYPER</diyName> <desti>GPIO܈ouu
ty
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OT15
</me> <desti>P܈x cfiguti b 15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT14
</me> <desti>P܈x cfiguti b 14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT13
</me> <desti>P܈x cfiguti b 13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT12
</me> <desti>P܈x cfiguti b 12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT11
</me> <desti>P܈x cfiguti b 11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT10
</me> <desti>P܈x cfiguti b 10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT9
</me> <desti>P܈x cfiguti b 9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT8
</me> <desti>P܈x cfiguti b 8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT7
</me> <desti>P܈x cfiguti b 7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT6
</me> <desti>P܈x cfiguti b 6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT5
</me> <desti>P܈x cfiguti b 5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT4
</me> <desti>P܈x cfiguti b 4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT3
</me> <desti>P܈x cfiguti b 3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT2
</me> <desti>P܈x cfiguti b 2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT1
</me> <desti>P܈x cfiguti b 1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OT0
</me> <desti>P܈x cfiguti b 0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OSPEEDR
</me> <diyName>OSPEEDR</diyName> <desti>GPIO܈ouu
d
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OSPEEDR15
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OSPEEDR0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
PUPDR
</me> <diyName>PUPDR</diyName> <desti>GPIO܈
pu
-
up
/pu-
down
 </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PUPDR15
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR14
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR13
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR12
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR11
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR10
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR9
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR8
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR7
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR6
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR5
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR4
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR3
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR2
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR1
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PUPDR0
</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>IDR</me> <diyName>IDR</diyName> <desti>GPIO܈pud</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-
ly
</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IDR15
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR14
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR13
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR12
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR11
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR10
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR9
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR8
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR7
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR6
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR5
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR4
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR3
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR2
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR1
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDR0
</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ODR
</me> <diyName>ODR</diyName> <desti>GPIO܈ouud</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ODR15
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR14
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR13
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR12
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR11
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR10
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR9
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR8
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR7
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR6
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR5
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR4
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR3
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR2
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR1
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODR0
</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
BSRR
</me> <diyName>BSRR</diyName> <desti>GPIO܈b 
t
/</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
BR15
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR14
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR13
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR12
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR11
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR10
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR9
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR8
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR7
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR6
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR5
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR4
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR3
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR2
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR1
</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR0
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS15
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS14
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS13
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS12
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS11
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS10
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS9
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS8
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS7
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS6
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS5
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS4
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS3
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS2
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS1
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BS0
</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
LCKR
</me> <diyName>LCKR</diyName> <desti>GPIO܈cfiguti 
lock
 </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
LCKK
</me> <desti>P܈xock b y</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK15
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK14
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK13
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK12
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK11
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK10
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK9
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK8
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK7
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK6
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK5
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK4
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK3
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK2
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK1
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LCK0
</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AFRL
</me> <diyName>AFRL</diyName> <desti>GPIO 
e
 
funi
 
low
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AFRL7
</me> <desti>
Aɔǋ
 funi 
i
 p܈x b y (y = 0..7)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL6
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL5
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL4
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL3
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL2
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL1
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRL0
</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
AFRH
</me> <diyName>AFRH</diyName> <desti>GPIOɔǋ funi 
high
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AFRH15
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH14
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH13
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH12
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH11
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH10
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH9
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
AFRH8
</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
BRR
</me> <diyName>BRR</diyName> <desti>P܈be</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BR0</me> <desti>P܈x 
Ret
 b y</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR1</me> <desti>P܈x Reb y</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR2</me> <desti>P܈x Reb y</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR3</me> <desti>P܈x Reb y</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR4</me> <desti>P܈x Reb y</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR5</me> <desti>P܈x Reb y</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR6</me> <desti>P܈x Reb y</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR7</me> <desti>P܈x Reb y</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR8</me> <desti>P܈x Reb y</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR9</me> <desti>P܈x Reb y</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR10</me> <desti>P܈x Reb y</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR11</me> <desti>P܈x Reb y</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR12</me> <desti>P܈x Reb y</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR13</me> <desti>P܈x Reb y</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR14</me> <desti>P܈x Reb y</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR15</me> <desti>P܈x Reb y</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh 
divedFrom
="GPIOF"> <me>
GPIOD
</me> <baAddss>0x48000C00</baAddss> </rh> <rh divedFrom="GPIOF"> <me>
GPIOC
</me> <baAddss>0x48000800</baAddss> </rh> <rh divedFrom="GPIOF"> <me>
GPIOB
</me> <baAddss>0x48000400</baAddss> </rh> <rh> <me>
GPIOA
</me> <desti>G-puo I/Os</desti> <groupName>GPIO</groupName> <baAddss>0x48000000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>MODER</me> <diyName>MODER</diyName> <desti>GPIO܈mod</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x28000000</tVue> <flds> <fld> <me>MODER15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MODER0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>OTYPER</me> <diyName>OTYPER</diyName> <desti>GPIO܈ouuty </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OT15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OT0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>OSPEEDR</me> <diyName>OSPEEDR</diyName> <desti>GPIO܈ouud </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OSPEEDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OSPEEDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>PUPDR</me> <diyName>PUPDR</diyName> <desti>GPIO܈pu-up/pu-dow</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x24000000</tVue> <flds> <fld> <me>PUPDR15</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR14</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR13</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR12</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR11</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR10</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR9</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR8</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR7</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR6</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR5</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR4</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR3</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR2</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR1</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PUPDR0</me> <desti>P܈x cfiguti b(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>IDR</me> <diyName>IDR</diyName> <desti>GPIO܈pud</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IDR15</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR14</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR13</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR12</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR11</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR10</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR9</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR8</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR7</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR6</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR5</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR4</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR3</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR2</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR1</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDR0</me> <desti>P܈pud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>ODR</me> <diyName>ODR</diyName> <desti>GPIO܈ouud</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ODR15</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR14</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR13</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR12</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR11</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR10</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR9</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR8</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR7</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR6</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR5</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR4</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR3</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR2</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR1</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ODR0</me> <desti>P܈ouud(y = 0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>BSRR</me> <diyName>BSRR</diyName> <desti>GPIO܈b s/</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BR15</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR14</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR13</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR12</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR11</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR10</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR9</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR8</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR7</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR6</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR5</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR4</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR3</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR2</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR1</me> <desti>P܈xeb y (y = 0..15)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS15</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS14</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS13</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS12</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS11</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS10</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS9</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS8</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS7</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS6</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS5</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS4</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS3</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS2</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS1</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BS0</me> <desti>P܈x s b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>LCKR</me> <diyName>LCKR</diyName> <desti>GPIO܈cfigutiچock </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>LCKK</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK15</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK14</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK13</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK12</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK11</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK10</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK9</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK8</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK7</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK6</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK5</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK4</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK3</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK2</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK1</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LCK0</me> <desti>P܈xock b y (y0..15)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>AFRL</me> <diyName>AFRL</diyName> <desti>GPIOɔǋ funiچow </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRL7</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL6</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL5</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL4</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL3</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL2</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL1</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRL0</me> <desti>Aɔǋ funi sei p܈x b y (y = 0..7)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>AFRH</me> <diyName>AFRH</diyName> <desti>GPIOɔǋ funi high </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>AFRH15</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH14</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH13</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH12</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH11</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH10</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH9</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>AFRH8</me> <desti>Aɔǋ funi sei p܈x b y (y = 8..15)</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>BRR</me> <diyName>BRR</diyName> <desti>P܈be</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BR0</me> <desti>P܈x Reb y</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR1</me> <desti>P܈x Reb y</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR2</me> <desti>P܈x Reb y</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR3</me> <desti>P܈x Reb y</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR4</me> <desti>P܈x Reb y</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR5</me> <desti>P܈x Reb y</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR6</me> <desti>P܈x Reb y</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR7</me> <desti>P܈x Reb y</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR8</me> <desti>P܈x Reb y</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR9</me> <desti>P܈x Reb y</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR10</me> <desti>P܈x Reb y</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR11</me> <desti>P܈x Reb y</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR12</me> <desti>P܈x Reb y</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR13</me> <desti>P܈x Reb y</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR14</me> <desti>P܈x Reb y</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BR15</me> <desti>P܈x Reb y</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
SPI1
</me> <desti>
Sl
h 
r
</desti> <groupName>
SPI
</groupName> <baAddss>0x40013000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <
u
> <me>SPI1</me> <desti>
SPI1_glob_u
</desti> <vue>25</vue> </u> <gis> <> <me>
CR1
</me> <diyName>CR1</diyName> <desti>
cڌ
 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BIDIMODE
</me> <desti>
Bideiڮ
 dmod
ab
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIDIOE
</me> <desti>
Ouut
b 

 
bideiڮ
 mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCEN
</me> <desti>
Hdwe
 CRC ccutiڃb</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CRCNEXT
</me> <desti>CRCns
xt
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DFF
</me> <desti>D
ame
 
fm
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXONLY
</me> <desti>
Reive
 oy</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSM
</me> <desti>
Sowe
 
ave
 
magemt
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSI
</me> <desti>
Il
 sv

</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LSBFIRST
</me> <desti>
Fme
 fm</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPE
</me> <desti>SPIb</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BR
</me> <desti>
Baud
 

 cڌ</desti> <bOfft>3</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MSTR
</me> <desti>
Ma
 sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPOL
</me> <desti>
Clock
 
pެy
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPHA
</me> <desti>Clock 
pha
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR2
</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
RXDMAEN
</me> <desti>
Rx
 
bufr
 
DMA
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXDMAEN
</me> <desti>
Tx
 bufDMAb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SSOE
</me> <desti>
SS
 ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NSSP
</me> <desti>
NSS
 
pul
 magemt</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FRF
</me> <desti>Fmfm</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ERRIE
</me> <desti>
E
 irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXNEIE
</me> <desti>
RX
 buf
n
 
emy
 irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXEIE
</me> <desti>Tx bufemy irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DS
</me> <desti>Dsize</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
FRXTH
</me> <desti>
FIFO
 
i
 
thshd
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LDMA_RX
</me> <desti>
La
 DMAnsi</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LDMA_TX
</me> <desti>La DMAns
smissi
</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SR
</me> <diyName>SR</diyName> <desti>
us
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <tVue>0x0002</tVue> <flds> <fld> <me>
RXNE
</me> <desti>Reivbufnكmy</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TXE
</me> <desti>
Tnsm
 bufemy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CHSIDE
</me> <desti>
Chl
 
side
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
UDR
</me> <desti>
Undrun
 
ag
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CRCERR
</me> <desti>CRC 
r
 fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
MODF
</me> <desti>
Mode
 
u
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
OVR
</me> <desti>
Ovrun
 fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BSY
</me> <desti>
Busy
 fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TIFRFE
</me> <desti>
TI
 fmfm</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
FRLVL
</me> <desti>FIFOei 
v
</desti> <bOfft>9</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
FTLVL
</me> <desti>FIFOnsmissiچev</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>DR</me> <diyName>DR</diyName> <desti>d</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DR</me> <desti>D</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CRCPR
</me> <diyName>CRCPR</diyName> <desti>CRC 
pynoml
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0007</tVue> <flds> <fld> <me>
CRCPOLY
</me> <desti>CRCynom</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
RXCRCR
</me> <diyName>RXCRCR</diyName> <desti>RX CRC </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
RxCRC
</me> <desti>Rx CRC </desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
TXCRCR
</me> <diyName>TXCRCR</diyName> <desti>
TX
 CRC </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TxCRC
</me> <desti>Tx CRC </desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
I2SCFGR
</me> <diyName>I2SCFGR</diyName> <desti>
I2S
 cfiguti </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
I2SMOD
</me> <desti>I2S modi</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SE
</me> <desti>I2S 
Eb
</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SCFG
</me> <desti>I2S cfiguti mode</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
PCMSYNC
</me> <desti>
PCM
 fm
synchrizi
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SSTD
</me> <desti>I2S 
dd
 sei</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CKPOL
</me> <desti>
Sady
 
e
 
ock
ެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATLEN
</me> <desti>D
ngth
 
to
 
be
 
sed
</desti> <bOfft>1</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CHLEN
</me> <desti>Chngth (
numb
 
of
 b
r
 
audio
 
chl
)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
I2SPR
</me> <diyName>I2SPR</diyName> <desti>I2S 
esr
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000010</tVue> <flds> <fld> <me>
MCKOE
</me> <desti>Ma clock ouuab</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ODD
</me> <desti>
Odd
 

 thesr</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2SDIV
</me> <desti>I2S 
Lr
sr</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="SPI1"> <me>
SPI2
</me> <baAddss>0x40003800</baAddss> <u> <me>SPI2</me> <desti>SPI2 
glob
 iru</desti> <vue>26</vue> </u> </rh> <rh> <me>
PWR
</me> <desti>
Pow
 cڌ</desti> <groupName>PWR</groupName> <baAddss>0x40007000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
TIM6_DAC
</me> <desti>
TIM6
 glob iru 
d
 
DAC
 
undrun
 iru</desti> <vue>17</vue> </u> <gis> <> <me>CR</me> <diyName>CR</diyName> <desti>
pow
 cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
FPDS
</me> <desti>
Fsh
ow dow 
St
 mode</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBP
</me> <desti>
Dib
 
backup
 
doma
 wr
ei
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PLS
</me> <desti>
PVD
ev sei</desti> <bOfft>5</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
PVDE
</me> <desti>Pow 
vޏge
 
de
b</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CSBF
</me> <desti>
Cˬ
 
dby
 fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CWUF
</me> <desti>Cˬ 
wakeup
 fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PDDS
</me> <desti>Pow dow
dpp
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LPDS
</me> <desti>
Low
-pow 
dp
 
p
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CSR
</me> <diyName>CSR</diyName> <desti>pow cڌ/u</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
BRE
</me> <desti>
Backup
 
gut
b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
EWUP
</me> <desti>Eb 
WKUP
 
p
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>BRR</me> <desti>Backugut 
ady
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PVDO
</me> <desti>PVD ouut</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SBF
</me> <desti>
Sndby
 fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
WUF
</me> <desti>
Wakeup
 fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> </gis> </rh> <rh> <me>
I2C1
</me> <desti>
I
-
gd
 
ccu
</desti> <groupName>
I2C
</groupName> <baAddss>0x40005400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>Cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
PE
</me> <desti>
Ph
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TXIE
</me> <desti>TX 
Iru
b</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RXIE
</me> <desti>RX Irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ADDRIE
</me> <desti>
Addss
 
mch
 irub (avly)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
NACKIE
</me> <desti>
N
 
acknowdge
 
ived
 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
STOPIE
</me> <desti>
STOP
 
dei
 Irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TCIE
</me> <desti>
Tnsr
 
Come
 irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>ERRIE</me> <desti>E 
us
b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
DNF
</me> <desti>
Dig
 
noi
 
fr
</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ANFOFF
</me> <desti>
Alog
oi f
OFF
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SWRST
</me> <desti>Sowt</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>TXDMAEN</me> <desti>DMAnsmissi 
ques
b</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>RXDMAEN</me> <desti>DMAeiڄequeab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SBC
</me> <desti>
Sve
 by cڌ</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
NOSTRETCH
</me> <desti>Clock 
tchg
 
dib
</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WUPEN
</me> <desti>Wakeu
om
 STOPb</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
GCEN
</me> <desti>G 

b</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SMBHEN
</me> <desti>
SMBus
 
Ho
 
addss
b</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SMBDEN
</me> <desti>SMBu
Devi
 Deuɇddsab</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALERTEN
</me> <desti>
SMBUS
 
t
b</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PECEN
</me> <desti>
PEC
b</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>Cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PECBYTE
</me> <desti>
Pack
 
checkg
 by</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AUTOEND
</me> <desti>
Automic
 
d
 mod(
ma
 mode)</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RELOAD
</me> <desti>
NBYTES
 
ld
 mode</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>NBYTES</me> <desti>
Numb
 o
bys
</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
NACK
</me> <desti>NACK 
gi
 (avmode)</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>STOP</me> <desti>St gi (ma mode)</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
START
</me> <desti>
S
 gi</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HEAD10R
</me> <desti>10-bdds
hd
 oyd 
dei
 (ma 
iv
 mode)</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADD10
</me> <desti>10-b 
addssg
 mod(ma mode)</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RD_WRN
</me> <desti>Tnsdei (ma mode)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SADD8
</me> <desti>Svaddsb 9:8 (ma mode)</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
SADD1
</me> <desti>Svaddsb 7:1 (ma mode)</desti> <bOfft>1</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
SADD0
</me> <desti>Svaddsb 0 (ma mode)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OAR1
</me> <diyName>OAR1</diyName> <desti>
Own
dds1</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OA1_0
</me> <desti>Iddss</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OA1_1
</me> <desti>Iddss</desti> <bOfft>1</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
OA1_8
</me> <desti>Iddss</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OA1MODE
</me> <desti>OwAdds1 10-b mode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OA1EN
</me> <desti>OwAdds1b</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
OAR2
</me> <diyName>OAR2</diyName> <desti>Owadds2</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OA2
</me> <desti>Iddss</desti> <bOfft>1</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
OA2MSK
</me> <desti>OwAdds2 
masks
</desti> <bOfft>8</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OA2EN
</me> <desti>OwAdds2b</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
TIMINGR
</me> <diyName>TIMINGR</diyName> <desti>
Timg
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SCLL
</me> <desti>
SCL
ow 
riod
 (ma mode)</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
SCLH
</me> <desti>SCL highiod (ma mode)</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
SDADEL
</me> <desti>D
hd
 
time
</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
SCLDEL
</me> <desti>D
tup
ime</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
PRESC
</me> <desti>Timgsr</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
TIMEOUTR
</me> <diyName>TIMEOUTR</diyName> <desti>
Stus
 1</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TIMEOUTA
</me> <desti>Bu
timeout
 
A
</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
TIDLE
</me> <desti>
Id
 clockimeoudei</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIMOUTEN
</me> <desti>Clockimeouab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIMEOUTB
</me> <desti>Butimeou
B
</desti> <bOfft>16</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
TEXTEN
</me> <desti>
Exnded
 clockimeouab</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ISR
</me> <diyName>ISR</diyName> <desti>Irund Stu</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <tVue>0x00000001</tVue> <flds> <fld> <me>
ADDCODE
</me> <desti>Addsmch 
code
 (Svmode)</desti> <bOfft>17</bOfft> <bWidth>7</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
DIR
</me> <desti>Tnsdei (Svmode)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BUSY
</me> <desti>Bu
busy
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ALERT
</me> <desti>SMBut</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TIMEOUT
</me> <desti>
Timeout
 

 
t_low
 dei fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PECERR
</me> <desti>PEC E ii</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>OVR</me> <desti>Ovrun/Undru(avmode)</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ARLO
</me> <desti>
Arbti
 
lo
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
BERR
</me> <desti>Bur</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TCR
</me> <desti>TnsCom
Rd
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TC
</me> <desti>TnsCom(ma mode)</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
STOPF
</me> <desti>St dei fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
NACKF
</me> <desti>Nهcknowdgived fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
ADDR
</me> <desti>Adds
mched
 (avmode)</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>RXNE</me> <desti>Reivdnكmy (
ivs
)</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
TXIS
</me> <desti>Tnsm iru stu(
smrs
)</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>TXE</me> <desti>Tnsm demy (smrs)</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
ICR
</me> <diyName>ICR</diyName> <desti>Iru 
r
 </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ALERTCF
</me> <desti>
A˹
 fg cˬ</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIMOUTCF
</me> <desti>Timeoudei fg cˬ</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PECCF
</me> <desti>PEC E fg cˬ</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVRCF
</me> <desti>Ovrun/Undruag cˬ</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ARLOCF
</me> <desti>Arbtiچo fg cˬ</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BERRCF
</me> <desti>Bur fg cˬ</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STOPCF
</me> <desti>St dei fg cˬ</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NACKCF
</me> <desti>N 
Acknowdge
 fg cˬ</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADDRCF
</me> <desti>Adds
Mched
 fg cˬ</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
PECR
</me> <diyName>PECR</diyName> <desti>PEC </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PEC</me> <desti>Pack checkg </desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
RXDR
</me> <diyName>RXDR</diyName> <desti>Reivd</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
RXDATA
</me> <desti>8-b 
ive
 da</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
TXDR
</me> <diyName>TXDR</diyName> <desti>Tnsm d</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TXDATA
</me> <desti>8-b 
sm
 da</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="I2C1"> <me>
I2C2
</me> <baAddss>0x40005800</baAddss> <u> <me>I2C1</me> <desti>I2C1 glob iru</desti> <vue>23</vue> </u> </rh> <rh> <me>
IWDG
</me> <desti>Indd
wchdog
</desti> <groupName>IWDG</groupName> <baAddss>0x40003000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>I2C2</me> <desti>I2C2 glob iru</desti> <vue>24</vue> </u> <gis> <> <me>
KR
</me> <diyName>KR</diyName> <desti>
Key
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
KEY
</me> <desti>Key vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
PR
</me> <diyName>PR</diyName> <desti>
Psr
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PR</me> <desti>Ps˸
divid
</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
RLR
</me> <diyName>RLR</diyName> <desti>Rd </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000FFF</tVue> <flds> <fld> <me>
RL
</me> <desti>
Wchdog
 
cou
d vue</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>Stu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PVU
</me> <desti>Wchdogs˸vu
upde
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RVU
</me> <desti>Wchdog coud vuupde</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WVU
</me> <desti>Wchdog cou 
wdow
 vuupde</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
WINR
</me> <diyName>WINR</diyName> <desti>
Wdow
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000FFF</tVue> <flds> <fld> <me>
WIN
</me> <desti>Wchdog cou wdow vue</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
WWDG
</me> <desti>Wdow wchdog</desti> <groupName>WWDG</groupName> <baAddss>0x40002C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>CR</me> <diyName>CR</diyName> <desti>Cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000007F</tVue> <flds> <fld> <me>
WDGA
</me> <desti>
Aivi
 b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
T
</me> <desti>7-b cou</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>
CFR
</me> <diyName>CFR</diyName> <desti>
Cfiguti
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000007F</tVue> <flds> <fld> <me>
EWI
</me> <desti>
Ely
 wakeuu</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDGTB
</me> <desti>
Tim
 
ba
</desti> <bOfft>7</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
W
</me> <desti>7-b wdow vue</desti> <bOfft>0</bOfft> <bWidth>7</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>Stu</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
EWIF
</me> <desti>Ely wakeuu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM1
</me> <desti>
Advd
-
tims
</desti> <groupName>
TIM
</groupName> <baAddss>0x40012C00</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>WWDG</me> <desti>Wdow Wchdog iru</desti> <vue>0</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CKD
</me> <desti>Clock 
divisi
</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ARPE
</me> <desti>
Auto
-ld 
d
b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMS
</me> <desti>
Cr
-
igd
 modi</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DIR</me> <desti>
Dei
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPM
</me> <desti>
O
-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
URS
</me> <desti>
Upde
 
que
 
sour
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDIS
</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CEN
</me> <desti>
Cou
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
OIS4
</me> <desti>OuuId s 4</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS3N
</me> <desti>OuuId s 3</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS3
</me> <desti>OuuId s 3</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS2N
</me> <desti>OuuId s 2</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS2
</me> <desti>OuuId s 2</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1N
</me> <desti>OuuId s 1</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1
</me> <desti>OuuId s 1</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TI1S
</me> <desti>
TI1
 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMS
</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
CCDS
</me> <desti>
Ctu
/
com
 DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCUS
</me> <desti>Ctu/com cڌ updi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCPC
</me> <desti>Ctu/com 
ded
 cڌ</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SMCR
</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ETP
</me> <desti>
Ex
 
igg
ެy</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ECE
</me> <desti>Ex clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ETPS
</me> <desti>Exriggsr</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ETF
</me> <desti>Exrigg fr</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSM
</me> <desti>Ma/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TS
</me> <desti>
Trigg
 sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
SMS
</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
DIER
</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TDE
</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMDE
</me> <desti>
Rerved
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4DE
</me> <desti>Ctu/
Com
 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3DE
</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2DE
</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1DE
</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDE
</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIE
</me> <desti>
Bak
 irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIE
</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIE
</me> <desti>
COM
 irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4IE
</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3IE
</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IE
</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IE
</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIE
</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC4OF
</me> <desti>Ctu/Com 4 
ovu
 fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3OF
</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2OF
</me> <desti>Ctu/com 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1OF
</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIF
</me> <desti>Bak iru fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIF
</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIF
</me> <desti>COM iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4IF
</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3IF
</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IF
</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IF
</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIF
</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
EGR
</me> <diyName>EGR</diyName> <desti>
evt
 gi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BG
</me> <desti>Bak gi</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TG
</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMG
</me> <desti>Ctu/Com cڌ updgi</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4G
</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3G
</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2G
</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1G
</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UG
</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CCMR1_Ouut
</me> <diyName>CCMR1_Ouut</diyName> <desti>
u
/com mod(ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OC2CE
</me> <desti>OuuCom 2 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC2M
</me> <desti>OuuCom 2 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC2PE
</me> <desti>OuuCom 2ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC2FE
</me> <desti>OuuCom 2 

b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2S
</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OC1CE
</me> <desti>OuuCom 1 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC1M
</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC1PE
</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC1FE
</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1S
</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR1_Iut
</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <
eRegi
>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IC2F
</me> <desti>
Iut
 ctu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC2PCS
</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
IC1F
</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC1PCS
</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR2_Ouut
</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod(ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OC4CE
</me> <desti>Ouucom 4 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC4M
</me> <desti>Ouucom 4 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC4PE
</me> <desti>Ouucom 4ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC4FE
</me> <desti>Ouucom 4 fab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4S
</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OC3CE
</me> <desti>Ouucom 3 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC3M
</me> <desti>Ouucom 3 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC3PE
</me> <desti>Ouucom 3ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC3FE
</me> <desti>Ouucom 3 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3S
</me> <desti>Ctu/Com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR2_Iut
</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IC4F
</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC4PSC
</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
IC3F
</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC3PSC
</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCER
</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC4P
</me> <desti>Ctu/Com 3 ouu
Pެy
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC4E
</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3NP
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3NE
</me> <desti>Ctu/Com 3 
comemry
 ouuab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3P
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC3E
</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2NP
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2NE
</me> <desti>Ctu/Com 2 comemry ouuab</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2P
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2E
</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NP
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NE
</me> <desti>Ctu/Com 1 comemry ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1P
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1E
</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CNT
</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
PSC
</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
ARR
</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
RCR
</me> <diyName>RCR</diyName> <desti>
ti
 cou </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
REP
</me> <desti>
Ri
 cou vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
CCR1
</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR2
</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2</me> <desti>Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR3
</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR3</me> <desti>Ctu/Com 3 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR4
</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR4</me> <desti>Ctu/Com 3 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
BDTR
</me> <diyName>BDTR</diyName> <desti>nd 
dd
-tim</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
MOE
</me> <desti>
Ma
 ouuab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AOE
</me> <desti>Automiouuab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKP
</me> <desti>Bakެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKE
</me> <desti>Bakb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSR
</me> <desti>
Off
-i 
Run
 mode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSI
</me> <desti>Off-i Id mode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LOCK
</me> <desti>
Lock
 cfiguti</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DTG
</me> <desti>
Dd
-tim
g
 sup</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
DCR
</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DBL
</me> <desti>DMA 
bur
gth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
DBA
</me> <desti>DMA baddss</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
DMAR
</me> <diyName>DMAR</diyName> <desti>DMAdds
fu
nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DMAB
</me> <desti>DMA bur 
acss
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM3
</me> <desti>G-puo-tims</desti> <groupName>TIM</groupName> <baAddss>0x40000400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
TIM1_BRK_UP_TRG_COM
</me> <desti>TIM1 , 
	gupde
,riggnd 
commuti
 
	gu
</
	gdesti
> <
	gvue
>13</vue> </u> <u> <
	gme
>
	gTIM1_CC
</me> <desti>TIM1 Ctu Com iru</desti> <vue>14</vue> </u> <
	ggis
> <> <me>
	gCR1
</me> <
	gdiyName
>CR1</diyName> <desti>cڌ 1</desti> <
	gaddssOfft
>0x0</addssOfft> <
	gsize
>0x20</size> <
	gacss
>
	gad
-
	gwre
</acss> <
	gtVue
>0x0000</tVue> <
	gflds
> <
	gfld
> <me>
	gCKD
</me> <desti>Clock 
	gdivisi
</desti> <
	gbOfft
>8</bOfft> <
	gbWidth
>2</bWidth> </fld> <fld> <me>
	gARPE
</me> <desti>
	gAuto
-ldld 
	gab
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCMS
</me> <desti>
	gCr
-igd mod
	gi
</desti> <bOfft>5</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gDIR
</me> <desti>
	gDei
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOPM
</me> <desti>
	gO
-pul 
	gmode
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gURS
</me> <desti>Updque 
	gsour
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gUDIS
</me> <desti>Upd
	gdib
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCEN
</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCR2
</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gTI1S
</me> <desti>TI1 sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMMS
</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gCCDS
</me> <desti>
	gCtu
/com DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gSMCR
</me> <diyName>SMCR</diyName> <desti>avmodcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gETP
</me> <desti>Exrigg 
	gpެy
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gECE
</me> <desti>Ex clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gETPS
</me> <desti>Exrigg 
	gesr
</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gETF
</me> <desti>Exrigg 
	gfr
</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
	gMSM
</me> <desti>
	gMa
/Svmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTS
</me> <desti>Trigg sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gSMS
</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
	gDIER
</me> <diyName>DIER</diyName> <desti>
	gDMA
/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gTDE
</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCOMDE
</me> <desti>
	gRerved
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4DE
</me> <desti>Ctu/
	gCom
 4 DMAequeb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3DE
</me> <desti>Ctu/Com 3 DMAequeb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2DE
</me> <desti>Ctu/Com 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1DE
</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gUDE
</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTIE
</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4IE
</me> <desti>Ctu/Com 4 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3IE
</me> <desti>Ctu/Com 3 irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2IE
</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1IE
</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gUIE
</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gSR
</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gCC4OF
</me> <desti>Ctu/Com 4 ovu 
	gag
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3OF
</me> <desti>Ctu/Com 3 ovu fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2OF
</me> <desti>Ctu/
	gcom
 2 ovu fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1OF
</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTIF
</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4IF
</me> <desti>Ctu/Com 4 iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3IF
</me> <desti>Ctu/Com 3 iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2IF
</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1IF
</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gUIF
</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gEGR
</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-
	gly
</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gTG
</me> <desti>Trigg 
	ggi
</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4G
</me> <desti>Ctu/com 4 gi</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3G
</me> <desti>Ctu/com 3 gi</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2G
</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1G
</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gUG
</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCCMR1_Ouut
</me> <diyName>CCMR1_Ouut</diyName> <desti>
	gu
/com mod1 (ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gOC2CE
</me> <desti>Ouucom 2 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC2M
</me> <desti>Ouucom 2 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gOC2PE
</me> <desti>Ouucom 2ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC2FE
</me> <desti>Ouucom 2 fab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2S
</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gOC1CE
</me> <desti>Ouucom 1 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC1M
</me> <desti>Ouucom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gOC1PE
</me> <desti>Ouucom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC1FE
</me> <desti>Ouucom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1S
</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gCCMR1_Iut
</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <
	geRegi
>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gIC2F
</me> <desti>Iuu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
	gIC2PSC
</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gIC1F
</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
	gIC1PSC
</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gCCMR2_Ouut
</me> <diyName>CCMR2_Ouut</diyName> <desti>u/com mod2 (ouumode)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gOC4CE
</me> <desti>Ouucom 4 cˬb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC4M
</me> <desti>Ouucom 4 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gOC4PE
</me> <desti>Ouucom 4ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC4FE
</me> <desti>Ouucom 4 fab</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4S
</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gOC3CE
</me> <desti>Ouucom 3 cˬb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC3M
</me> <desti>Ouucom 3 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
	gOC3PE
</me> <desti>Ouucom 3ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gOC3FE
</me> <desti>Ouucom 3 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3S
</me> <desti>Ctu/Com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gCCMR2_Iut
</me> <diyName>CCMR2_Iut</diyName> <desti>u/com mod2 (pumode)</desti> <eRegi>CCMR2_Ouut</eRegi> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gIC4F
</me> <desti>Iuu 4 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
	gIC4PSC
</me> <desti>Iuu 4sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC4S</me> <desti>Ctu/Com 4 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gIC3F
</me> <desti>Iuu 3 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
	gIC3PSC
</me> <desti>Iuu 3sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC3S</me> <desti>Ctu/Com 3 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gCCER
</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gCC4NP
</me> <desti>Ctu/Com 4 ouu
	gPެy
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4P
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC4E
</me> <desti>Ctu/Com 4 ouuab</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3NP
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3P
</me> <desti>Ctu/Com 3 ouuPެy</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC3E
</me> <desti>Ctu/Com 3 ouuab</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2NP
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2P
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC2E
</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1NP
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1P
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCC1E
</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNT
</me> <diyName>CNT</diyName> <desti>
	gcou
</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCNT_H
</me> <desti>
High
 cou vu(
TIM2
 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gCNT_L
</me> <desti>Low cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gPSC
</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gARR
</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gARR_H
</me> <desti>High Auto-ld vu(TIM2 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gARR_L
</me> <desti>Low Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCCR1
</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCCR1_H
</me> <desti>High Ctu/Com 1 vu(TIM2 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gCCR1_L
</me> <desti>Low Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCCR2
</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCCR2_H
</me> <desti>High Ctu/Com 2 vu(TIM2 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gCCR2_L
</me> <desti>Low Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCCR3
</me> <diyName>CCR3</diyName> <desti>u/com 3</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCCR3_H
</me> <desti>High Ctu/Com vu(TIM2 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gCCR3_L
</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCCR4
</me> <diyName>CCR4</diyName> <desti>u/com 4</desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCCR4_H
</me> <desti>High Ctu/Com vu(TIM2 oy)</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> <fld> <me>
	gCCR4_L
</me> <desti>Low Ctu/Com vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gDCR
</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
	gDBL
</me> <desti>DMA bur 
	gngth
</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
	gDBA
</me> <desti>DMA ba 
	gaddss
</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>
	gDMAR
</me> <diyName>DMAR</diyName> <desti>DMAddsfu 
	gsr
</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DMAR</me> <desti>DMA bur 
	gacss
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </
	grh
> <rh> <me>
	gTIM14
</me> <desti>
	gG
-
	gpuo
-
	gtims
</desti> <
	ggroupName
>
	gTIM
</groupName> <
	gbaAddss
>0x40002000</baAddss> <
	gaddssBlock
> <
	gofft
>0x0</offt> <size>0x400</size> <
	guge
>gis</uge> </addssBlock> <u> <me>
	gTIM2
</me> <desti>TIM2 glob iru</desti> <vue>15</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod(ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>OC1FE</me> <desti>Ouucom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1M</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod(pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC1PSC</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gOR
</me> <diyName>OR</diyName> <desti>
ti
 </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gRMP
</me> <desti>Tim 
	gput
 1 
	gm
</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
	gTIM6
</me> <desti>
	gBasic
-tims</desti> <groupName>TIM</groupName> <baAddss>0x40001000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
	gTIM3
</me> <desti>TIM3 glob iru</desti> <vue>16</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>MMS</me> <desti>Ma modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>UDE</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>Low cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Low Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
	gEXTI
</me> <desti>Ex iru/ev
	gcڌr
</desti> <groupName>EXTI</groupName> <baAddss>0x40010400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>TIM14</me> <desti>
TIM14
 glob iru</desti> <vue>19</vue> </u> <gis> <> <me>
	gIMR
</me> <diyName>IMR</diyName> <desti>Iru 
mask
 (
	gEXTI_IMR
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0F940000</tVue> <flds> <fld> <me>
	gMR0
</me> <desti>Iru 
Mask
 

 
	gle
 0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR1
</me> <desti>Iru Mask ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR2
</me> <desti>Iru Mask ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR3
</me> <desti>Iru Mask ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR4
</me> <desti>Iru Mask ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR5
</me> <desti>Iru Mask ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR6
</me> <desti>Iru Mask ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR7
</me> <desti>Iru Mask ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR8
</me> <desti>Iru Mask ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR9
</me> <desti>Iru Mask ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR10
</me> <desti>Iru Mask ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR11
</me> <desti>Iru Mask ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR12
</me> <desti>Iru Mask ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR13
</me> <desti>Iru Mask ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR14
</me> <desti>Iru Mask ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR15
</me> <desti>Iru Mask ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR16
</me> <desti>Iru Mask ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR17
</me> <desti>Iru Mask ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR18
</me> <desti>Iru Mask ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR19
</me> <desti>Iru Mask ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR20
</me> <desti>Iru Mask ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR21
</me> <desti>Iru Mask ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR22
</me> <desti>Iru Mask ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR23
</me> <desti>Iru Mask ol23</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR24
</me> <desti>Iru Mask ol24</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR25
</me> <desti>Iru Mask ol25</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR26
</me> <desti>Iru Mask ol26</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMR27
</me> <desti>Iru Mask ol27</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gEMR
</me> <diyName>EMR</diyName> <desti>
Evt
 mask (
	gEXTI_EMR
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MR0</me> <desti>EvMask ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR1</me> <desti>EvMask ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR2</me> <desti>EvMask ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR3</me> <desti>EvMask ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR4</me> <desti>EvMask ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR5</me> <desti>EvMask ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR6</me> <desti>EvMask ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR7</me> <desti>EvMask ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR8</me> <desti>EvMask ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR9</me> <desti>EvMask ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR10</me> <desti>EvMask ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR11</me> <desti>EvMask ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR12</me> <desti>EvMask ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR13</me> <desti>EvMask ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR14</me> <desti>EvMask ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR15</me> <desti>EvMask ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR16</me> <desti>EvMask ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR17</me> <desti>EvMask ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR18</me> <desti>EvMask ol18</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR19</me> <desti>EvMask ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR20</me> <desti>EvMask ol20</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR21</me> <desti>EvMask ol21</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR22</me> <desti>EvMask ol22</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR23</me> <desti>EvMask ol23</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR24</me> <desti>EvMask ol24</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR25</me> <desti>EvMask ol25</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR26</me> <desti>EvMask ol26</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MR27</me> <desti>EvMask ol27</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gRTSR
</me> <diyName>RTSR</diyName> <desti>
Risg
 Trigg sei (
	gEXTI_RTSR
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gTR0
</me> <desti>Risgriggvcfiguti ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR1
</me> <desti>Risgriggvcfiguti ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR2
</me> <desti>Risgriggvcfiguti ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR3
</me> <desti>Risgriggvcfiguti ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR4
</me> <desti>Risgriggvcfiguti ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR5
</me> <desti>Risgriggvcfiguti ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR6
</me> <desti>Risgriggvcfiguti ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR7
</me> <desti>Risgriggvcfiguti ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR8
</me> <desti>Risgriggvcfiguti ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR9
</me> <desti>Risgriggvcfiguti ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR10
</me> <desti>Risgriggvcfiguti ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR11
</me> <desti>Risgriggvcfiguti ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR12
</me> <desti>Risgriggvcfiguti ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR13
</me> <desti>Risgriggvcfiguti ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR14
</me> <desti>Risgriggvcfiguti ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR15
</me> <desti>Risgriggvcfiguti ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR16
</me> <desti>Risgriggvcfiguti ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR17
</me> <desti>Risgriggvcfiguti ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTR19
</me> <desti>Risgriggvcfiguti ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gFTSR
</me> <diyName>FTSR</diyName> <desti>
Flg
 Trigg sei (
	gEXTI_FTSR
)</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>TR0</me> <desti>Flgriggvcfiguti ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR1</me> <desti>Flgriggvcfiguti ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR2</me> <desti>Flgriggvcfiguti ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR3</me> <desti>Flgriggvcfiguti ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR4</me> <desti>Flgriggvcfiguti ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR5</me> <desti>Flgriggvcfiguti ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR6</me> <desti>Flgriggvcfiguti ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR7</me> <desti>Flgriggvcfiguti ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR8</me> <desti>Flgriggvcfiguti ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR9</me> <desti>Flgriggvcfiguti ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR10</me> <desti>Flgriggvcfiguti ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR11</me> <desti>Flgriggvcfiguti ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR12</me> <desti>Flgriggvcfiguti ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR13</me> <desti>Flgriggvcfiguti ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR14</me> <desti>Flgriggvcfiguti ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR15</me> <desti>Flgriggvcfiguti ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR16</me> <desti>Flgriggvcfiguti ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR17</me> <desti>Flgriggvcfiguti ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TR19</me> <desti>Flgriggvcfiguti ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gSWIER
</me> <diyName>SWIER</diyName> <desti>Sowuv(
	gEXTI_SWIER
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gSWIER0
</me> <desti>SowIru ol0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER1
</me> <desti>SowIru ol1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER2
</me> <desti>SowIru ol2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER3
</me> <desti>SowIru ol3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER4
</me> <desti>SowIru ol4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER5
</me> <desti>SowIru ol5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER6
</me> <desti>SowIru ol6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER7
</me> <desti>SowIru ol7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER8
</me> <desti>SowIru ol8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER9
</me> <desti>SowIru ol9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER10
</me> <desti>SowIru ol10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER11
</me> <desti>SowIru ol11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER12
</me> <desti>SowIru ol12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER13
</me> <desti>SowIru ol13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER14
</me> <desti>SowIru ol14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER15
</me> <desti>SowIru ol15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER16
</me> <desti>SowIru ol16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER17
</me> <desti>SowIru ol17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gSWIER19
</me> <desti>SowIru ol19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gPR
</me> <diyName>PR</diyName> <desti>
Pdg
 (
	gEXTI_PR
)</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPR0
</me> <desti>Pdg 
	gb
 0</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR1
</me> <desti>Pdg b 1</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR2
</me> <desti>Pdg b 2</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR3
</me> <desti>Pdg b 3</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR4
</me> <desti>Pdg b 4</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR5
</me> <desti>Pdg b 5</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR6
</me> <desti>Pdg b 6</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR7
</me> <desti>Pdg b 7</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR8
</me> <desti>Pdg b 8</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR9
</me> <desti>Pdg b 9</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR10
</me> <desti>Pdg b 10</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR11
</me> <desti>Pdg b 11</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR12
</me> <desti>Pdg b 12</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR13
</me> <desti>Pdg b 13</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR14
</me> <desti>Pdg b 14</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR15
</me> <desti>Pdg b 15</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR16
</me> <desti>Pdg b 16</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR17
</me> <desti>Pdg b 17</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPR19
</me> <desti>Pdg b 19</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
	gNVIC
</me> <desti>
Need
 
Veed
 Iru 
	gCڌr
</desti> <groupName>NVIC</groupName> <baAddss>0xE000E100</baAddss> <addssBlock> <offt>0x0</offt> <size>0x33D</size> <uge>gis</uge> </addssBlock> <u> <me>
	gTIM6_DAC
</me> <desti>TIM6 glob irund DAC undruu</desti> <vue>17</vue> </u> <gis> <> <me>
	gISER
</me> <diyName>ISER</diyName> <desti>Iru 
S
 Eb 
	gRegi
</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gSETENA
</me> <desti>SETENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gICER
</me> <diyName>ICER</diyName> <desti>Iru Cˬ Eb Regi</desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCLRENA
</me> <desti>CLRENA</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gISPR
</me> <diyName>ISPR</diyName> <desti>Iru 
	gS
-Pdg Regi</desti> <addssOfft>0x100</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gSETPEND
</me> <desti>SETPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gICPR
</me> <diyName>ICPR</diyName> <desti>Iru 
	gCˬ
-Pdg Regi</desti> <addssOfft>0x180</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCLRPEND
</me> <desti>CLRPEND</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gIPR0
</me> <diyName>IPR0</diyName> <desti>Iru 
Priܙy
 Regi 0</desti> <addssOfft>0x300</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_00
</me> <desti>PRI_00</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_01
</me> <desti>PRI_01</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_02
</me> <desti>PRI_02</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_03
</me> <desti>PRI_03</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR1
</me> <diyName>IPR1</diyName> <desti>Iru Priܙy Regi 1</desti> <addssOfft>0x304</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_40
</me> <desti>PRI_40</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_41
</me> <desti>PRI_41</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_42
</me> <desti>PRI_42</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_43
</me> <desti>PRI_43</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR2
</me> <diyName>IPR2</diyName> <desti>Iru Priܙy Regi 2</desti> <addssOfft>0x308</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_80
</me> <desti>PRI_80</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_81
</me> <desti>PRI_81</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_82
</me> <desti>PRI_82</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_83
</me> <desti>PRI_83</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR3
</me> <diyName>IPR3</diyName> <desti>Iru Priܙy Regi 3</desti> <addssOfft>0x30C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_120
</me> <desti>PRI_120</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_121
</me> <desti>PRI_121</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_122
</me> <desti>PRI_122</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_123
</me> <desti>PRI_123</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR4
</me> <diyName>IPR4</diyName> <desti>Iru Priܙy Regi 4</desti> <addssOfft>0x310</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_160
</me> <desti>PRI_160</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_161
</me> <desti>PRI_161</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_162
</me> <desti>PRI_162</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_163
</me> <desti>PRI_163</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR5
</me> <diyName>IPR5</diyName> <desti>Iru Priܙy Regi 5</desti> <addssOfft>0x314</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_200
</me> <desti>PRI_200</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_201
</me> <desti>PRI_201</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_202
</me> <desti>PRI_202</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_203
</me> <desti>PRI_203</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR6
</me> <diyName>IPR6</diyName> <desti>Iru Priܙy Regi 6</desti> <addssOfft>0x318</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_240
</me> <desti>PRI_240</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_241
</me> <desti>PRI_241</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_242
</me> <desti>PRI_242</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_243
</me> <desti>PRI_243</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
	gIPR7
</me> <diyName>IPR7</diyName> <desti>Iru Priܙy Regi 7</desti> <addssOfft>0x31C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPRI_280
</me> <desti>PRI_280</desti> <bOfft>6</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_281
</me> <desti>PRI_281</desti> <bOfft>14</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_282
</me> <desti>PRI_282</desti> <bOfft>22</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPRI_283
</me> <desti>PRI_283</desti> <bOfft>30</bOfft> <bWidth>2</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>DMA</me> <desti>DMA cڌr</desti> <groupName>DMA</groupName> <baAddss>0x40020000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
	gTIM7
</me> <desti>
TIM7
 glob iru</desti> <vue>18</vue> </u> <gis> <> <me>
	gISR
</me> <diyName>ISR</diyName> <desti>DMA iru stu(
	gDMA_ISR
)</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gGIF1
</me> <desti>
	gChl
 1 
Glob
 iru fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF1
</me> <desti>Ch1 TnsComag</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF1
</me> <desti>Ch1 
Hf
 TnsComag</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF1
</me> <desti>Ch1 TnsE fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF2
</me> <desti>Ch2 Glob iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF2
</me> <desti>Ch2 TnsComag</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF2
</me> <desti>Ch2 HTnsComag</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF2
</me> <desti>Ch2 TnsE fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF3
</me> <desti>Ch3 Glob iru fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF3
</me> <desti>Ch3 TnsComag</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF3
</me> <desti>Ch3 HTnsComag</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF3
</me> <desti>Ch3 TnsE fg</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF4
</me> <desti>Ch4 Glob iru fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF4
</me> <desti>Ch4 TnsComag</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF4
</me> <desti>Ch4 HTnsComag</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF4
</me> <desti>Ch4 TnsE fg</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF5
</me> <desti>Ch5 Glob iru fg</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF5
</me> <desti>Ch5 TnsComag</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF5
</me> <desti>Ch5 HTnsComag</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF5
</me> <desti>Ch5 TnsE fg</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF6
</me> <desti>Ch6 Glob iru fg</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF6
</me> <desti>Ch6 TnsComag</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF6
</me> <desti>Ch6 HTnsComag</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF6
</me> <desti>Ch6 TnsE fg</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gGIF7
</me> <desti>Ch7 Glob iru fg</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIF7
</me> <desti>Ch7 TnsComag</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIF7
</me> <desti>Ch7 HTnsComag</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIF7
</me> <desti>Ch7 TnsE fg</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gIFCR
</me> <diyName>IFCR</diyName> <desti>DMA iru fg cˬ (
	gDMA_IFCR
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gCGIF1
</me> <desti>Ch1 Glob iru 
	gr
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF1
</me> <desti>Ch1 TnsComr</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF1
</me> <desti>Ch1 HTnsr</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF1
</me> <desti>Ch1 TnsE cˬ</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF2
</me> <desti>Ch2 Glob iru cˬ</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF2
</me> <desti>Ch2 TnsComr</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF2
</me> <desti>Ch2 HTnsr</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF2
</me> <desti>Ch2 TnsE cˬ</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF3
</me> <desti>Ch3 Glob iru cˬ</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF3
</me> <desti>Ch3 TnsComr</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF3
</me> <desti>Ch3 HTnsr</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF3
</me> <desti>Ch3 TnsE cˬ</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF4
</me> <desti>Ch4 Glob iru cˬ</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF4
</me> <desti>Ch4 TnsComr</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF4
</me> <desti>Ch4 HTnsr</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF4
</me> <desti>Ch4 TnsE cˬ</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF5
</me> <desti>Ch5 Glob iru cˬ</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF5
</me> <desti>Ch5 TnsComr</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF5
</me> <desti>Ch5 HTnsr</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF5
</me> <desti>Ch5 TnsE cˬ</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF6
</me> <desti>Ch6 Glob iru cˬ</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF6
</me> <desti>Ch6 TnsComr</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF6
</me> <desti>Ch6 HTnsr</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF6
</me> <desti>Ch6 TnsE cˬ</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCGIF7
</me> <desti>Ch7 Glob iru cˬ</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTCIF7
</me> <desti>Ch7 TnsComr</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCHTIF7
</me> <desti>Ch7 HTnsr</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCTEIF7
</me> <desti>Ch7 TnsE cˬ</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>DMA chcfiguti (
	gDMA_CCR
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gEN
</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTCIE
</me> <desti>Tns
come
 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gHTIE
</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gTEIE
</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Ds
	gdei
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gCIRC
</me> <desti>
Ccur
 mode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPINC
</me> <desti>Ph 
emt
 mode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gMINC
</me> <desti>
Memy
 inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
	gPSIZE
</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gMSIZE
</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gPL
</me> <desti>ChPriܙy 
	gv
</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
	gMEM2MEM
</me> <desti>Memy
memy
 mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR1
</me> <diyName>CNDTR1</diyName> <desti>DMA 
	gchl
 1umb od</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gNDT
</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR1
</me> <diyName>CPAR1</diyName> <desti>DMA ch1hdds</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gPA
</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR1
</me> <diyName>CMAR1</diyName> <desti>DMA ch1 memydds</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
	gMA
</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>CCR2</me> <diyName>CCR2</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR2
</me> <diyName>CNDTR2</diyName> <desti>DMA ch2umb od</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR2
</me> <diyName>CPAR2</diyName> <desti>DMA ch2hdds</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR2
</me> <diyName>CMAR2</diyName> <desti>DMA ch2 memydds</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>CCR3</me> <diyName>CCR3</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR3
</me> <diyName>CNDTR3</diyName> <desti>DMA ch3umb od</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR3
</me> <diyName>CPAR3</diyName> <desti>DMA ch3hdds</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR3
</me> <diyName>CMAR3</diyName> <desti>DMA ch3 memydds</desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>CCR4</me> <diyName>CCR4</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR4
</me> <diyName>CNDTR4</diyName> <desti>DMA ch4umb od</desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR4
</me> <diyName>CPAR4</diyName> <desti>DMA ch4hdds</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR4
</me> <diyName>CMAR4</diyName> <desti>DMA ch4 memydds</desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCCR5
</me> <diyName>CCR5</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x58</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR5
</me> <diyName>CNDTR5</diyName> <desti>DMA ch5umb od</desti> <addssOfft>0x5C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR5
</me> <diyName>CPAR5</diyName> <desti>DMA ch5hdds</desti> <addssOfft>0x60</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR5
</me> <diyName>CMAR5</diyName> <desti>DMA ch5 memydds</desti> <addssOfft>0x64</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCCR6
</me> <diyName>CCR6</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x6C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR6
</me> <diyName>CNDTR6</diyName> <desti>DMA ch6umb od</desti> <addssOfft>0x70</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR6
</me> <diyName>CPAR6</diyName> <desti>DMA ch6hdds</desti> <addssOfft>0x74</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR6
</me> <diyName>CMAR6</diyName> <desti>DMA ch6 memydds</desti> <addssOfft>0x78</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCCR7
</me> <diyName>CCR7</diyName> <desti>DMA chcfiguti (DMA_CCR)</desti> <addssOfft>0x80</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>EN</me> <desti>ChȒab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TCIE</me> <desti>Tnscomub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HTIE</me> <desti>HTns㸚ub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TEIE</me> <desti>Tns㸔r irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DIR</me> <desti>Dsdei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CIRC</me> <desti>Ccuϸmode</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PINC</me> <desti>Ph inemmode</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MINC</me> <desti>Memy inemmode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PSIZE</me> <desti>Ph size</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MSIZE</me> <desti>Memy size</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>PL</me> <desti>ChPriܙyev</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>MEM2MEM</me> <desti>Memymemy mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
	gCNDTR7
</me> <diyName>CNDTR7</diyName> <desti>DMA ch7umb od</desti> <addssOfft>0x84</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>NDT</me> <desti>Numb odt،sr</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
	gCPAR7
</me> <diyName>CPAR7</diyName> <desti>DMA ch7hdds</desti> <addssOfft>0x88</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PA</me> <desti>Phddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
	gCMAR7
</me> <diyName>CMAR7</diyName> <desti>DMA ch7 memydds</desti> <addssOfft>0x8C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>MA</me> <desti>Memyddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
	gRCC
</me> <desti>Red clock 
	gcڌ
</desti> <groupName>RCC</groupName> <baAddss>0x40021000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
	gPVD
</me> <desti>PVDnd 
VDDIO2
 
suly
 
comt
 iru</desti> <vue>1</vue> </u> <u> <me>
	gEXTI0_1
</me> <desti>
EXTI
 
	gLe
[1:0] irus</desti> <vue>5</vue> </u> <u> <me>
EXTI2_3
</me> <desti>EXTI 
Le
[3:2] irus</desti> <vue>6</vue> </u> <u> <me>
EXTI4_15
</me> <desti>EXTI 
Le15
nd 
EXTI4
 irus</desti> <vue>7</vue> </u> <gis> <> <me>CR</me> <diyName>CR</diyName> <desti>Clock cڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000083</tVue> <flds> <fld> <me>
HSION
</me> <desti>IHigh 
Sed
 clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSIRDY
</me> <desti>IHigh Sed clockdy fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSITRIM
</me> <desti>IHigh Sed clock 
immg
</desti> <bOfft>3</bOfft> <bWidth>5</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSICAL
</me> <desti>IHigh Sed clock 
Cibti
</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSEON
</me> <desti>Ex High Sed clockb</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSERDY
</me> <desti>Ex High Sed clockdy fg</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSEBYP
</me> <desti>Ex High Sed clock 
Byss
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
CSSON
</me> <desti>Clock 
Secury
 
Syem
b</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLON
</me> <desti>
PLL
b</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLRDY
</me> <desti>PLL clockdy fg</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
CFGR
</me> <diyName>CFGR</diyName> <desti>Clock cfiguti (
RCC_CFGR
)</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
SW
</me> <desti>Syem clock 
Swch
</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SWS
</me> <desti>Syem Clock Swch Stus</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HPRE
</me> <desti>
AHB
sr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PPRE
</me> <desti>
APB
 Low seds˸(
APB1
)</desti> <bOfft>8</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ADCPRE
</me> <desti>
ADC
sr</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLSRC
</me> <desti>PLL iuock sour</desti> <bOfft>15</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLXTPRE
</me> <desti>
HSE
 divid PLL 
y
</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLMUL
</me> <desti>PLL 
Muɝliti
 
Fa
</desti> <bOfft>18</bOfft> <bWidth>4</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
MCO
</me> <desti>
Miocڌr
 clock ouut</desti> <bOfft>24</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
MCOPRE
</me> <desti>Miocڌ˸Clock OuuPsr</desti> <bOfft>28</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLNODIV
</me> <desti>PLL clock 
divided
 MCO</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
CIR
</me> <diyName>CIR</diyName> <desti>Clock iru (
RCC_CIR
)</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
LSIRDYF
</me> <desti>
LSI
 
Rdy
 Iru fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSERDYF
</me> <desti>
LSE
 Rdy Iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSIRDYF
</me> <desti>
HSI
 Rdy Iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSERDYF
</me> <desti>HSE Rdy Iru fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
PLLRDYF
</me> <desti>PLL Rdy Iru fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSI14RDYF
</me> <desti>
HSI14
dy iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSI48RDYF
</me> <desti>
HSI48
dy iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
CSSF
</me> <desti>Clock Secury Syem Iru fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSIRDYIE
</me> <desti>LSI Rdy Iru Eb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSERDYIE
</me> <desti>LSE Rdy Iru Eb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSIRDYIE
</me> <desti>HSI Rdy Iru Eb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSERDYIE
</me> <desti>HSE Rdy Iru Eb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PLLRDYIE
</me> <desti>PLL Rdy Iru Eb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI14RDYE
</me> <desti>HSI14dy irub</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI48RDYIE
</me> <desti>HSI48dy irub</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSIRDYC
</me> <desti>LSI Rdy Iru Cˬ</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
LSERDYC
</me> <desti>LSE Rdy Iru Cˬ</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
HSIRDYC
</me> <desti>HSI Rdy Iru Cˬ</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
HSERDYC
</me> <desti>HSE Rdy Iru Cˬ</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
PLLRDYC
</me> <desti>PLL Rdy Iru Cˬ</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
HSI14RDYC
</me> <desti>HSI 14 
MHz
 Rdy Iru Cˬ</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
HSI48RDYC
</me> <desti>HSI48 Rdy Iru Cˬ</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
CSSC
</me> <desti>Clock 
cury
 
syem
 iru cˬ</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> </flds> </> <> <me>
APB2RSTR
</me> <diyName>APB2RSTR</diyName> <desti>
APB2
he(
RCC_APB2RSTR
)</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SYSCFGRST
</me> <desti>
SYSCFG
nd 
COMP
et</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADCRST
</me> <desti>ADC iet</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1RST
</me> <desti>TIM1 
tim
et</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI1RST
</me> <desti>SPI 1et</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1RST
</me> <desti>
USART1
et</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM15RST
</me> <desti>
TIM15
imet</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM16RST
</me> <desti>
TIM16
imet</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM17RST
</me> <desti>
TIM17
imet</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBGMCURST
</me> <desti>
Debug
 
MCU
et</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB1RSTR
</me> <diyName>APB1RSTR</diyName> <desti>APB1he(
RCC_APB1RSTR
)</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TIM3RST
</me> <desti>Tim 3et</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM6RST
</me> <desti>Tim 6et</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM14RST
</me> <desti>Tim 14et</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WWDGRST
</me> <desti>Wdow wchdoget</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2RST
</me> <desti>SPI2et</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2RST
</me> <desti>
USART
 2et</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1RST
</me> <desti>I2C1et</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2RST
</me> <desti>I2C2et</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PWRRST
</me> <desti>Pow iet</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AHBENR
</me> <diyName>AHBENR</diyName> <desti>AHB Ph Clockb (
RCC_AHBENR
)</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000014</tVue> <flds> <fld> <me>
DMAEN
</me> <desti>
DMA1
 clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SRAMEN
</me> <desti>
SRAM
 i clockb</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FLITFEN
</me> <desti>
FLITF
 clockb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CRCEN</me> <desti>CRC clockb</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPAEN
</me> <desti>I/
O
܈A clockb</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPBEN
</me> <desti>I/O܈B clockb</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPCEN
</me> <desti>I/O܈
C
 clockb</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPDEN
</me> <desti>I/O܈
D
 clockb</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPFEN
</me> <desti>I/O܈
F
 clockb</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB2ENR
</me> <diyName>APB2ENR</diyName> <desti>APB2h clockb (
RCC_APB2ENR
)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SYSCFGEN
</me> <desti>SYSCFG clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADCEN
</me> <desti>ADC 1 i clockb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1EN
</me> <desti>TIM1 Tim clockb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI1EN
</me> <desti>SPI 1 clockb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1EN
</me> <desti>USART1 clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM15EN
</me> <desti>TIM15im clockb</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM16EN
</me> <desti>TIM16im clockb</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM17EN
</me> <desti>TIM17im clockb</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBGMCUEN
</me> <desti>MCU 
debug
 
modu
 clockb</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APB1ENR
</me> <diyName>APB1ENR</diyName> <desti>APB1h clockb (
RCC_APB1ENR
)</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
TIM3EN
</me> <desti>Tim 3 clockb</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM6EN
</me> <desti>Tim 6 clockb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM14EN
</me> <desti>Tim 14 clockb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WWDGEN
</me> <desti>Wdow wchdog clockb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2EN
</me> <desti>SPI 2 clockb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2EN
</me> <desti>USART 2 clockb</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1EN
</me> <desti>I2C 1 clockb</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2EN
</me> <desti>I2C 2 clockb</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PWREN
</me> <desti>Pow i clockb</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
BDCR
</me> <diyName>BDCR</diyName> <desti>Backudoma cڌ (
RCC_BDCR
)</desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
LSEON
</me> <desti>Ex Low Sed 
osct
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSERDY
</me> <desti>Ex Low Sed osct܄dy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
LSEBYP
</me> <desti>Ex Low Sed osct 
byss
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSEDRV
</me> <desti>LSE osct 
drive
 
by
</desti> <bOfft>3</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCSEL
</me> <desti>
RTC
 clock sour sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RTCEN
</me> <desti>RTC clockb</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BDRST
</me> <desti>Backudoma 
sowe
et</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>CSR</me> <diyName>CSR</diyName> <desti>Cڌ/u(
RCC_CSR
)</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <tVue>0x0C000000</tVue> <flds> <fld> <me>
LSION
</me> <desti>Ilow sed osct܃b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LSIRDY
</me> <desti>Ilow sed osct܄dy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
RMVF
</me> <desti>
Remove
eag</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
OBLRSTF
</me> <desti>
Oi
 by 
ld
eag</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PINRSTF
</me> <desti>
PIN
eag</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PORRSTF
</me> <desti>
POR
/
PDR
eag</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
SFTRSTF
</me> <desti>Sowag</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
IWDGRSTF
</me> <desti>Inddwchdogeag</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WWDGRSTF
</me> <desti>Wdow wchdogeag</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
LPWRRSTF
</me> <desti>Low-poweag</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>
AHBRSTR
</me> <diyName>AHBRSTR</diyName> <desti>AHBhe</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IOPARST
</me> <desti>I/O܈Aet</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPBRST
</me> <desti>I/O܈Bet</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPCRST
</me> <desti>I/O܈Cet</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPDRST
</me> <desti>I/O܈Det</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IOPFRST
</me> <desti>I/O܈Fet</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CFGR2
</me> <diyName>CFGR2</diyName> <desti>Clock cfiguti 2</desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PREDIV
</me> <desti>PREDIV divisi fa</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
CFGR3
</me> <diyName>CFGR3</diyName> <desti>Clock cfiguti 3</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
USART1SW
</me> <desti>USART1 clock sour sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
I2C1SW
</me> <desti>I2C1 clock sour sei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADCSW
</me> <desti>ADC clock sour sei</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2SW
</me> <desti>
USART2
 clock sour sei</desti> <bOfft>16</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>Clock cڌ 2</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <tVue>0x00000080</tVue> <flds> <fld> <me>
HSI14ON
</me> <desti>HSI14 clockb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI14RDY
</me> <desti>
HR14
 clockdy fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSI14DIS
</me> <desti>HSI14 clockeque from ADC dib</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI14TRIM
</me> <desti>HSI14 clockrimmg</desti> <bOfft>3</bOfft> <bWidth>5</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI14CAL
</me> <desti>HSI14 clock 
libti
</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSI48ON
</me> <desti>HSI48 clockb</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
HSI48RDY
</me> <desti>HSI48 clockdy fg</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
HSI48CAL
</me> <desti>HSI48 
y
 clock cibti</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> </gis> </rh> <rh> <me>SYSCFG</me> <desti>Syem cfiguti 
cڌr
</desti> <groupName>SYSCFG</groupName> <baAddss>0x40010000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <gis> <> <me>
CFGR1
</me> <diyName>CFGR1</diyName> <desti>cfiguti 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MEM_MODE
</me> <desti>Memy 
mpg
 sei bs</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ADC_DMA_RMP
</me> <desti>ADC DMA 
mpg
 b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1_TX_DMA_RMP
</me> <desti>
USART1_TX
 DMAempg b</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART1_RX_DMA_RMP
</me> <desti>
USART1_RX
 DMAequeempg b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM16_DMA_RMP
</me> <desti>TIM16 DMAequeempg b</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM17_DMA_RMP
</me> <desti>TIM17 DMAequeempg b</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C_PB6_FM
</me> <desti>
Fa
 Mod
	$Plus
 (
FM
 
us

drivg
 
by
 
aivi
 
bs
.</
desti
> <
bOfft
>16</bOfft> <
bWidth
>1</bWidth> </
fld
> <fld> <
me
>
I2C_PB7_FM
</me> <desti>
Fa
 
Mode
 
	`Plus
 (FM+drivg cabyivi bs.</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C_PB8_FM
</me> <desti>Fa ModPlu(FM+drivg cabyivi bs.</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C_PB9_FM
</me> <desti>Fa ModPlu(FM+drivg cabyivi bs.</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1_FM_us
</me> <desti>FM+ drivg cabyivi 
I2C1
</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C2_FM_us
</me> <desti>FM+ drivg cabyivi 
I2C2
</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SPI2_DMA_RMP
</me> <desti>
SPI2
 
DMA
 
que
 
mpg
 
b
</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART2_DMA_RMP
</me> <desti>
USART2
 DMAequeempg b</desti> <bOfft>25</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
USART3_DMA_RMP
</me> <desti>
USART3
 DMAequeempg b</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1_DMA_RMP
</me> <desti>I2C1 DMAequeempg b</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM1_DMA_RMP
</me> <desti>
TIM1
 DMAequeempg b</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM2_DMA_RMP
</me> <desti>
TIM2
 DMAequeempg b</desti> <bOfft>29</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIM3_DMA_RMP
</me> <desti>
TIM3
 DMAequeempg b</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> </
flds
> </> <> <me>
EXTICR1
</me> <
diyName
>EXTICR1</diyName> <desti>
ex
 
u
 
cfiguti
 1</desti> <
addssOfft
>0x8</addssOfft> <
size
>0x20</size> <
acss
>
ad
-
wre
</acss> <
tVue
>0x0000</tVue> <flds> <fld> <me>
EXTI3
</me> <desti>
EXTI
 3 cfiguti bs</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI2
</me> <desti>EXTI 2 cfiguti bs</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI1
</me> <desti>EXTI 1 cfiguti bs</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI0
</me> <desti>EXTI 0 cfiguti bs</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR2
</me> <diyName>EXTICR2</diyName> <desti>ex iru cfiguti 2</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI7
</me> <desti>EXTI 7 cfiguti bs</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI6
</me> <desti>EXTI 6 cfiguti bs</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI5
</me> <desti>EXTI 5 cfiguti bs</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI4
</me> <desti>EXTI 4 cfiguti bs</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR3
</me> <diyName>EXTICR3</diyName> <desti>ex iru cfiguti 3</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI11
</me> <desti>EXTI 11 cfiguti bs</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI10
</me> <desti>EXTI 10 cfiguti bs</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI9
</me> <desti>EXTI 9 cfiguti bs</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI8
</me> <desti>EXTI 8 cfiguti bs</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
EXTICR4
</me> <diyName>EXTICR4</diyName> <desti>ex iru cfiguti 4</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
EXTI15
</me> <desti>EXTI 15 cfiguti bs</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI14
</me> <desti>EXTI 14 cfiguti bs</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI13
</me> <desti>EXTI 13 cfiguti bs</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
EXTI12
</me> <desti>EXTI 12 cfiguti bs</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
CFGR2
</me> <diyName>CFGR2</diyName> <desti>cfiguti 2</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
SRAM_PEF
</me> <desti>
SRAM
 
ry
 
ag
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PVD_LOCK
</me> <desti>
PVD
 
lock
 
ab
 b</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SRAM_PARITY_LOCK
</me> <desti>SRAMyock b</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LOCUP_LOCK
</me> <desti>
C܋x
-
M0
 
LOCKUP
 bb b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </
gis
> </
rh
> <rh> <me>
ADC
</me> <desti>
Alog
-
to
-
dig
 
cvr
</desti> <
groupName
>ADC</groupName> <
baAddss
>0x40012400</baAddss> <
addssBlock
> <
offt
>0x0</offt> <size>0x400</size> <
uge
>gis</uge> </addssBlock> <u> <me>
DMA_CH1
</me> <desti>DMA 
chl
 1 iru</desti> <
vue
>9</vue> </u> <u> <me>
DMA_CH2_3
</me> <desti>DMA ch2 
d
 3 
us
</desti> <vue>10</vue> </u> <u> <me>
DMA_CH4_5_6_7
</me> <desti>DMA ch4, 5, 6nd 7 irus</desti> <vue>11</vue> </u> <gis> <> <me>
ISR
</me> <diyName>ISR</diyName> <desti>und 
us
 </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AWD
</me> <desti>Alog 
wchdog
 fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVR
</me> <desti>ADC 
ovrun
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOS
</me> <desti>
End
 
of
 
qu
 fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOC
</me> <desti>End o
cvsi
 fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOSMP
</me> <desti>End o
mg
 fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADRDY
</me> <desti>ADC 
ady
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
IER
</me> <diyName>IER</diyName> <desti>ub </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AWDIE
</me> <desti>Alog wchdog irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVRIE
</me> <desti>
Ovrun
 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOSIE
</me> <desti>End ocvsi sequ irub</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOCIE
</me> <desti>End ocvsi irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOSMPIE
</me> <desti>End omg fg irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADRDYIE
</me> <desti>ADCdy irub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR
</me> <diyName>CR</diyName> <desti>
cڌ
 </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ADCAL
</me> <desti>ADC 
libti
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADSTP
</me> <desti>ADC 

 cvsi 
commd
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADSTART
</me> <desti>ADC 
t
 cvsi commd</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADDIS
</me> <desti>ADC 
dib
 commd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADEN
</me> <desti>ADCb commd</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CFGR1
</me> <diyName>CFGR1</diyName> <desti>cfiguti 1</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
AWDCH
</me> <desti>Alog wchdog ch
i
</desti> <bOfft>26</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
AWDEN
</me> <desti>Alog wchdogb</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AWDSGL
</me> <desti>
Eb
 
the
 wchdog 

 
a
 
sg
 ch

 o
l
 
chls
</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DISCEN
</me> <desti>
Disctuous
 
mode
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AUTOFF
</me> <desti>
Auto
-
off
 mode</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AUTDLY
</me> <desti>Auto-
dayed
 cvsi mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CONT
</me> <desti>
Sg
 / 
ctuous
 cvsi mode</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVRMOD
</me> <desti>Ovru
magemt
 mode</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EXTEN
</me> <desti>
Ex
 
igg
bˇnd 
pެy
 sei</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
EXTSEL
</me> <desti>Exrigg sei</desti> <bOfft>6</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
ALIGN
</me> <desti>
Da
 
ignmt
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RES
</me> <desti>D
suti
</desti> <bOfft>3</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
SCANDIR
</me> <desti>
Sn
 sequ 
dei
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMACFG
</me> <desti>
De
 
memy
cscfiguti</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMAEN
</me> <desti>De 
memy
csab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CFGR2</me> <diyName>CFGR2</diyName> <desti>cfiguti 2</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00008000</tVue> <flds> <fld> <me>
JITOFF_D4
</me> <desti>JITOFF_D4</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
JITOFF_D2
</me> <desti>JITOFF_D2</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SMPR
</me> <diyName>SMPR</diyName> <desti>mg 
time
 </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SMPR</me> <desti>
Samg
imi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
TR
</me> <diyName>TR</diyName> <desti>wchdog 
thshd
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000FFF</tVue> <flds> <fld> <me>
HT
</me> <desti>Alog wchdog 
high
hshd</desti> <bOfft>16</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
LT
</me> <desti>Alog wchdog 
low
hshd</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> </flds> </> <> <me>
CHSELR
</me> <diyName>CHSELR</diyName> <desti>chȣi </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CHSEL18
</me> <desti>
Chl
-
x
 sei</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL17
</me> <desti>Chl-x sei</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL16
</me> <desti>Chl-x sei</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL15
</me> <desti>Chl-x sei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL14
</me> <desti>Chl-x sei</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL13
</me> <desti>Chl-x sei</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL12
</me> <desti>Chl-x sei</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL11
</me> <desti>Chl-x sei</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL10
</me> <desti>Chl-x sei</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL9
</me> <desti>Chl-x sei</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL8
</me> <desti>Chl-x sei</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL7
</me> <desti>Chl-x sei</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL6
</me> <desti>Chl-x sei</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL5
</me> <desti>Chl-x sei</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL4
</me> <desti>Chl-x sei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL3
</me> <desti>Chl-x sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL2
</me> <desti>Chl-x sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL1
</me> <desti>Chl-x sei</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CHSEL0
</me> <desti>Chl-x sei</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
DR
</me> <diyName>DR</diyName> <desti>
da
 </desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-
ly
</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
DATA
</me> <desti>
Cvd
 da</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR
</me> <diyName>CCR</diyName> <desti>
comm
 cfiguti </desti> <addssOfft>0x308</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
VBATEN
</me> <desti>
VBAT
b</desti> <bOfft>24</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TSEN
</me> <desti>
Temtu
 
ns
b</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
VREFEN
</me> <desti>Temtu ss܇nd 
VREFINT
b</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
USART1
</me> <desti>
Univl
 
synchrous
 
asynchrous
 
iv
 
smr
</desti> <groupName>
USART
</groupName> <baAddss>0x40013800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
RCC_CRS
</me> <desti>
RCC
nd 
CRS
 
glob
 irus</desti> <vue>4</vue> </u> <gis> <> <me>
CR1
</me> <diyName>CR1</diyName> <desti>
Cڌ
 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
UE
</me> <desti>USARTb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UESM
</me> <desti>USARTb 

 
St
 mode</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RE
</me> <desti>
Reiv
b</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TE
</me> <desti>
Tnsmr
b</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDLEIE
</me> <desti>
IDLE
 irub</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXNEIE
</me> <desti>
RXNE
 irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCIE
</me> <desti>
Tnsmissi
 
come
 irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXEIE
</me> <desti>ub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PEIE
</me> <desti>
PE
 irub</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PS
</me> <desti>
Py
 sei</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PCE
</me> <desti>Py cڌރb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WAKE
</me> <desti>Reiv 
wakeup
 
mhod
</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
M
</me> <desti>
Wd
 
ngth
</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MME
</me> <desti>
Mu
 modab</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMIE
</me> <desti>
Cha
 
mch
 irub</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVER8
</me> <desti>
Ovmg
 mode</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DEDT
</me> <desti>
Driv
 Eb 
dsi
ime</desti> <bOfft>16</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
DEAT
</me> <desti>Driv Eb 
asi
ime</desti> <bOfft>21</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
RTOIE
</me> <desti>Reiv 
timeout
 irub</desti> <bOfft>26</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOBIE
</me> <desti>End o
Block
 irub</desti> <bOfft>27</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
M1
</me> <desti>Wdgth</desti> <bOfft>28</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR2
</me> <diyName>CR2</diyName> <desti>Cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
ADD4
</me> <desti>
Addss
 othUSART 
node
</desti> <bOfft>28</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
ADD0
</me> <desti>AddsothUSARTode</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
RTOEN
</me> <desti>Reivimeouab</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ABRMOD
</me> <desti>Aut
baud
 

 mode</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ABREN
</me> <desti>Autbaudab</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MSBFIRST
</me> <desti>
Mo
 
signifi
 b 
f
</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DATAINV
</me> <desti>
By
 d
vsi
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXINV
</me> <desti>
TX
 
p
 
aive
 
v
 invsi</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXINV
</me> <desti>
RX
ivv invsi</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SWAP
</me> <desti>
Sw
 TX/RX 
ps
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LINEN
</me> <desti>
LIN
 modab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STOP
</me> <desti>STOP bs</desti> <bOfft>12</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
CLKEN
</me> <desti>
Clock
b</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPOL
</me> <desti>Clockެy</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CPHA
</me> <desti>Clock 
pha
</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBCL
</me> <desti>
La
 b 
ock
 
pul
</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDIE
</me> <desti>LIN  
dei
 irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDL
</me> <desti>LIN  deiچgth</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ADDM7
</me> <desti>7-b Adds
Dei
/4-b AddsDei</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CR3
</me> <diyName>CR3</diyName> <desti>Cڌ 3</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
WUFIE
</me> <desti>
Wakeup
 
om
 St modub</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WUS
</me> <desti>Wakeuom St modu fg sei</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
SCARCNT
</me> <desti>
Smtrd
uto-
y
 
cou
</desti> <bOfft>17</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
DEP
</me> <desti>Drivb˅ެy sei</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DEM
</me> <desti>Drivb mode</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DDRE
</me> <desti>DMA 
Dib
 o
Rei
 
E
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OVRDIS
</me> <desti>OvruDib</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ONEBIT
</me> <desti>
O
 
me
 b mhodb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSIE
</me> <desti>
CTS
 irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSE
</me> <desti>CTSb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RTSE
</me> <desti>
RTS
b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMAT
</me> <desti>DMAbˁnsmr</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DMAR
</me> <desti>DMAb˄eiv</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SCEN
</me> <desti>Smtrd modab</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NACK
</me> <desti>Smtrd NACKb</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
HDSEL
</me> <desti>
Hf
-
duex
 sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IRLP
</me> <desti>
IrDA
 
low
-
pow
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IREN
</me> <desti>IrDA modab</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EIE
</me> <desti>E irub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
BRR
</me> <diyName>BRR</diyName> <desti>
Baud
</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DIV_Mtis
</me> <desti>
mtis
 o
USARTDIV
</desti> <bOfft>4</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
DIV_Fi
</me> <desti>
ai
 oUSARTDIV</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
GTPR
</me> <diyName>GTPR</diyName> <desti>
Gud
imd 
esr
 </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
GT
</me> <desti>Gudimvue</desti> <bOfft>8</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
PSC
</me> <desti>
Psr
 vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
RTOR
</me> <diyName>RTOR</diyName> <desti>Reivimeou</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BLEN
</me> <desti>Block 
Lgth
</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
RTO
</me> <desti>Reivimeouvue</desti> <bOfft>0</bOfft> <bWidth>24</bWidth> </fld> </flds> </> <> <me>
RQR
</me> <diyName>RQR</diyName> <desti>
Reque
 </desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TXFRQ
</me> <desti>
Tnsm
 d
ush
eque</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RXFRQ
</me> <desti>
Reive
 dusheque</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMRQ
</me> <desti>Mu modque</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SBKRQ
</me> <desti>
Sd
 eque</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ABRRQ
</me> <desti>Autbaudque</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>ISR</me> <diyName>ISR</diyName> <desti>
Iru
 &
amp
; stu</desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00C0</tVue> <flds> <fld> <me>
REACK
</me> <desti>Reivab 
acknowdge
 fg</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TEACK
</me> <desti>Tnsmbˇcknowdgag</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WUF
</me> <desti>Wakeuom St modag</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RWU
</me> <desti>Reiv wakeuom Mu mode</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SBKF
</me> <desti>Sd  fg</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMF
</me> <desti>
cha
 mch fg</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BUSY
</me> <desti>
Busy
 fg</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ABRF
</me> <desti>Autbaudag</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ABRE
</me> <desti>Autbaud
r
</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOBF
</me> <desti>End o
block
 fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RTOF
</me> <desti>Reivimeout</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CTS</me> <desti>CTS fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSIF
</me> <desti>CTS iru fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDF
</me> <desti>LIN  dei fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TXE
</me> <desti>Tnsm d
emy
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TC
</me> <desti>Tnsmissi come</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>RXNE</me> <desti>
Rd
 d
n
my</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>IDLE</me> <desti>
Id
 
le
 
deed
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ORE
</me> <desti>Ovrur</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NF
</me> <desti>
Noi
 deed fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FE
</me> <desti>
Fmg
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PE</me> <desti>Py</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ICR
</me> <diyName>ICR</diyName> <desti>Iru fg 
r
 </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
WUCF
</me> <desti>Wakeuom St modag</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CMCF
</me> <desti>Cha mch cˬ fg</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOBCF
</me> <desti>End otimeouag</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
RTOCF
</me> <desti>Reivimeouag</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CTSCF
</me> <desti>CTS cˬ fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LBDCF
</me> <desti>LIN  dei cˬ fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TCCF
</me> <desti>Tnsmissi comag</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
IDLECF
</me> <desti>Idˆdeed cˬ fg</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ORECF
</me> <desti>Ovrur cˬ fg</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
NCF
</me> <desti>Noi deed cˬ fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
FECF
</me> <desti>Fmg cˬ fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PECF
</me> <desti>Py cˬ fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
RDR
</me> <diyName>RDR</diyName> <desti>Reivd</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>RDR</me> <desti>Reivdvue</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> <> <me>
TDR
</me> <diyName>TDR</diyName> <desti>Tnsm d</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TDR</me> <desti>Tnsm dvue</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> </gis> </rh> <rh 
divedFrom
="USART1"> <me>USART2</me> <baAddss>0x40004400</baAddss> </rh> <rh> <me>
RTC
</me> <desti>
Rl
-timock</desti> <groupName>RTC</groupName> <baAddss>0x40002800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>
ADC_COMP
</me> <desti>ADCnd 
comt
 irus</desti> <vue>12</vue> </u> <gis> <> <me>TR</me> <diyName>TR</diyName> <desti>tim</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PM
</me> <desti>
AM
/PM 
n٩i
</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>
Hour
 
ns
 i
BCD
 
fm
</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
HU
</me> <desti>Hou
uns
 iBCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MNT
</me> <desti>
Mu
 BCD fm</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MNU
</me> <desti>Mu un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
ST
</me> <desti>
Secd
 BCD fm</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
SU
</me> <desti>Secd un BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>DR</me> <diyName>DR</diyName> <desti>
de
 </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00002101</tVue> <flds> <fld> <me>
YT
</me> <desti>
Yr
 BCD fm</desti> <bOfft>20</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
YU
</me> <desti>Yun BCD fm</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
WDU
</me> <desti>
Wk
 
day
 uns</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
MT
</me> <desti>
Mth
 BCD fm</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MU
</me> <desti>Mth un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
DT
</me> <desti>
De
 BCD fm</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DU
</me> <desti>Dun BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>CR</me> <diyName>CR</diyName> <desti>cڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
TSEDGE
</me> <desti>
Time
-
amp
 
evt
iv
edge
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
REFCKON
</me> <desti>
RTC_REFIN
 
n
 clock dei 
	`ab
 (50 o60 
Hz
)</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BYPSHAD
</me> <desti>
Byss
h
shadow
egis</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
FMT
</me> <desti>Houfm</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALRAE
</me> <desti>
Arm
 
A
b</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSE
</me> <desti>
timeamp
b</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALRAIE
</me> <desti>Arm A irub</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSIE
</me> <desti>Time-amub</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ADD1H
</me> <desti>
Add
 1 
	`hour
 (
summ
im
chge
)</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
SUB1H
</me> <desti>
Suba
 1 hou(
wr
imchge)</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> <acss>wre-ly</acss> </fld> <fld> <me>
BKP
</me> <desti>
Backup
</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
COSEL
</me> <desti>
Cibti
 
ouut
 sei</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
POL
</me> <desti>
Ouut
ެy</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
OSEL
</me> <desti>Ouui</desti> <bOfft>21</bOfft> <bWidth>2</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
COE
</me> <desti>Cibti ouuab</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> </flds> </> <> <me>ISR</me> <diyName>ISR</diyName> <desti>
lizi
nd stu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000007</tVue> <flds> <fld> <me>
ALRAWF
</me> <desti>Arm A wrag</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
SHPF
</me> <desti>
Shi
 
ݔi
 
ndg
</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
INITS
</me> <desti>
Inlizi
 stuag</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
RSF
</me> <desti>
Regis
 
synchrizi
 fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
INITF
</me> <desti>Inlizi fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> <fld> <me>
INIT
</me> <desti>Inlizi mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
ALRAF
</me> <desti>Arm A fg</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSF
</me> <desti>Time-amag</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TSOVF
</me> <desti>Time-am
ovow
 fg</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TAMP1F
</me> <desti>
RTC_TAMP1
 dei fg</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
TAMP2F
</me> <desti>
RTC_TAMP2
 dei fg</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
RECALPF
</me> <desti>
Relibti
dg 
Fg
</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
PRER
</me> <diyName>PRER</diyName> <desti>es˸</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x007F00FF</tVue> <flds> <fld> <me>
PREDIV_A
</me> <desti>
Asynchrous
s˸

</desti> <bOfft>16</bOfft> <bWidth>7</bWidth> </fld> <fld> <me>
PREDIV_S
</me> <desti>
Synchrous
s˸</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
ALRMAR
</me> <diyName>ALRMAR</diyName> <desti>
m
 A </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MSK4
</me> <desti>Arm A d
mask
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDSEL
</me> <desti>Wk day sei</desti> <bOfft>30</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>DT</me> <desti>Dn BCD fm.</desti> <bOfft>28</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DU</me> <desti>Dun day iBCD fm.</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK3
</me> <desti>Arm A 
hours
 mask</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>PM</me> <desti>AM/PM٩i</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>Houn BCD fm.</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>HU</me> <desti>Houun BCD fm.</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK2
</me> <desti>Arm A 
mus
 mask</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MNT</me> <desti>Mu BCD fm.</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MNU</me> <desti>Mu un BCD fm.</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
MSK1
</me> <desti>Arm A 
cds
 mask</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>ST</me> <desti>Secd BCD fm.</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SU</me> <desti>Secd un BCD fm.</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
WPR
</me> <diyName>WPR</diyName> <desti>wr
ei
 </desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
KEY
</me> <desti>
Wre
rei 
key
</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
SSR
</me> <diyName>SSR</diyName> <desti>
sub
 
cd
 </desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
SS
</me> <desti>
Sub
 secd vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
SHIFTR
</me> <diyName>SHIFTR</diyName> <desti>
shi
 cڌ </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
ADD1S
</me> <desti>
Rerved
</desti> <bOfft>31</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
SUBFS
</me> <desti>Suba fi oਣcd</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
TSTR
</me> <diyName>TSTR</diyName> <desti>timeamtim</desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>PM</me> <desti>AM/PM٩i</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>HT</me> <desti>Houn BCD fm.</desti> <bOfft>20</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>HU</me> <desti>Houun BCD fm.</desti> <bOfft>16</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>MNT</me> <desti>Mu BCD fm.</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MNU</me> <desti>Mu un BCD fm.</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>ST</me> <desti>Secd BCD fm.</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>SU</me> <desti>Secd un BCD fm.</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
TSDR
</me> <diyName>TSDR</diyName> <desti>timeamd</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>WDU</me> <desti>Wk day uns</desti> <bOfft>13</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>MT</me> <desti>Mth BCD fm</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>MU</me> <desti>Mth un BCD fm</desti> <bOfft>8</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>DT</me> <desti>Dn BCD fm</desti> <bOfft>4</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DU</me> <desti>Dun BCD fm</desti> <bOfft>0</bOfft> <bWidth>4</bWidth> </fld> </flds> </> <> <me>
TSSSR
</me> <diyName>TSSSR</diyName> <desti>time-amsub secd </desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>SS</me> <desti>Sub secd vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CALR
</me> <diyName>CALR</diyName> <desti>libti </desti> <addssOfft>0x3C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
CALP
</me> <desti>
U
 

 8-cd cibti 
cye
 
riod
</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALW8
</me> <desti>U 16-cd cibti cyriod</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALW16
</me> <desti>Rerved</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CALM
</me> <desti>Cibti 
mus
</desti> <bOfft>0</bOfft> <bWidth>9</bWidth> </fld> </flds> </> <> <me>
TAFCR
</me> <diyName>TAFCR</diyName> <desti>
mr
nd 
e
 
funi
 cfiguti </desti> <addssOfft>0x40</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
PC15MODE
</me> <desti>
PC15
 mode</desti> <bOfft>23</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PC15VALUE
</me> <desti>PC15 vue</desti> <bOfft>22</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PC14MODE
</me> <desti>
PC14
 mode</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PC14VALUE
</me> <desti>PC14 vue</desti> <bOfft>20</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PC13MODE
</me> <desti>
PC13
 mode</desti> <bOfft>19</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PC13VALUE
</me> <desti>
RTC_ALARM
 ouu
ty
/PC13 vue</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP_PUDIS
</me> <desti>
RTC_TAMPx
 
pu
-
up
 dib</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP_PRCH
</me> <desti>RTC_TAMPx 
echge
 
duti
</desti> <bOfft>13</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
TAMPFLT
</me> <desti>RTC_TAMPx 
fr
 cou</desti> <bOfft>11</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
TAMPFREQ
</me> <desti>
Tamr
 samg 
equcy
</desti> <bOfft>8</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
TAMPTS
</me> <desti>
Aive
imeamځamdeiڃvt</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP2_TRG
</me> <desti>
Aive
ev RTC_TAMP2 
put
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP2E
</me> <desti>RTC_TAMP2 iudeiڃb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMPIE
</me> <desti>Tamub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP1TRG
</me> <desti>Aivv RTC_TAMP1 iut</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TAMP1E
</me> <desti>RTC_TAMP1 iudeiڃb</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
ALRMASSR
</me> <diyName>ALRMASSR</diyName> <desti>m A sub secd </desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
MASKSS
</me> <desti>
Mask
h
mo
-signifi b
tg
 

 
this
 b</desti> <bOfft>24</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>SS</me> <desti>Sub secdvue</desti> <bOfft>0</bOfft> <bWidth>15</bWidth> </fld> </flds> </> <> <me>
BKP0R
</me> <diyName>BKP0R</diyName> <desti>
backup
 </desti> <addssOfft>0x50</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP1R
</me> <diyName>BKP1R</diyName> <desti>backu</desti> <addssOfft>0x54</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP2R
</me> <diyName>BKP2R</diyName> <desti>backu</desti> <addssOfft>0x58</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP3R
</me> <diyName>BKP3R</diyName> <desti>backu</desti> <addssOfft>0x5C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
BKP4R
</me> <diyName>BKP4R</diyName> <desti>backu</desti> <addssOfft>0x60</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>BKP</me> <desti>BKP</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM15
</me> <desti>
G
-
puo
-
tims
</desti> <groupName>
TIM
</groupName> <baAddss>0x40014000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>USART1</me> <desti>USART1 glob iru</desti> <vue>27</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CKD
</me> <desti>Clock 
divisi
</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
ARPE
</me> <desti>Auto-
ld
 
d
b</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPM
</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
URS
</me> <desti>
Upde
eque 
sour
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDIS
</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CEN
</me> <desti>
Cou
b</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
OIS2
</me> <desti>OuuId 
e
 2</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1N
</me> <desti>OuuId s 1</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OIS1
</me> <desti>OuuId s 1</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MMS
</me> <desti>
Ma
 modi</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
CCDS
</me> <desti>
Ctu
/
com
 DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCUS
</me> <desti>Ctu/com cڌ 
upde
 sei</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CCPC
</me> <desti>Ctu/com 
ded
 cڌ</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SMCR
</me> <diyName>SMCR</diyName> <desti>
ave
 modcڌ </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
MSM
</me> <desti>Ma/
Sve
 mode</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TS
</me> <desti>
Trigg
 sei</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
SMS
</me> <desti>Svmodi</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> </fld> </flds> </> <> <me>
DIER
</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
TDE
</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2DE
</me> <desti>Ctu/
Com
 2 DMAequeb</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1DE
</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UDE
</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIE
</me> <desti>
Bak
 irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIE
</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIE
</me> <desti>
COM
 irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IE
</me> <desti>Ctu/Com 2 irub</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IE
</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIE
</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
SR
</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC2OF
</me> <desti>Ctu/com 2 
ovu
 fg</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1OF
</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BIF
</me> <desti>Bak iru fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TIF
</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMIF
</me> <desti>COM iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2IF
</me> <desti>Ctu/Com 2 iru fg</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1IF
</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UIF
</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
EGR
</me> <diyName>EGR</diyName> <desti>ev
gi
 </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
BG
</me> <desti>Bak gi</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
TG
</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
COMG
</me> <desti>Ctu/Com cڌ updgi</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2G
</me> <desti>Ctu/com 2 gi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1G
</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
UG
</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CCMR1_Ouut
</me> <diyName>CCMR1_Ouut</diyName> <desti>
u
/com mod(ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
OC2M
</me> <desti>OuuCom 2 mode</desti> <bOfft>12</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC2PE
</me> <desti>OuuCom 2ldb</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC2FE
</me> <desti>OuuCom 2 

b</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2S
</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
OC1M
</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>
OC1PE
</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OC1FE
</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1S
</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCMR1_Iut
</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <
eRegi
>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
IC2F
</me> <desti>
Iut
 ctu 2 fr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC2PSC
</me> <desti>Iuu 2sr</desti> <bOfft>10</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC2S</me> <desti>Ctu/Com 2 sei</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
IC1F
</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
IC1PSC
</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>
CCER
</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
CC2NP
</me> <desti>Ctu/Com 2 ouu
Pެy
</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2P
</me> <desti>Ctu/Com 2 ouuPެy</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC2E
</me> <desti>Ctu/Com 2 ouuab</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NP
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1NE
</me> <desti>Ctu/Com 1 
comemry
 ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1P
</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
CC1E
</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
CNT
</me> <diyName>CNT</diyName> <desti>
cou
</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
ARR
</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
RCR
</me> <diyName>RCR</diyName> <desti>
ti
 cou </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
REP
</me> <desti>
Ri
 cou vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
CCR1
</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
CCR2
</me> <diyName>CCR2</diyName> <desti>u/com 2</desti> <addssOfft>0x38</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR2</me> <desti>Ctu/Com 2 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>
BDTR
</me> <diyName>BDTR</diyName> <desti>nd 
dd
-tim</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
MOE
</me> <desti>
Ma
 ouuab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
AOE
</me> <desti>
Automic
 ouuab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BKP</me> <desti>Bakެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BKE
</me> <desti>Bakb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSR
</me> <desti>
Off
-i 
Run
 mode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OSSI
</me> <desti>Off-i Id mode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LOCK
</me> <desti>
Lock
 cfiguti</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>
DTG
</me> <desti>
Dd
-tim
g
 
tup
</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>
DCR
</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DBL
</me> <desti>DMA 
bur
gth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>
DBA
</me> <desti>DMA 
ba
 
addss
</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>DMAR</me> <diyName>DMAR</diyName> <desti>DMAdds
fu
 
sr
</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>
DMAB
</me> <desti>DMA bur 
acss
</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
TIM16
</me> <desti>G-puo-tims</desti> <groupName>TIM</groupName> <baAddss>0x40014400</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>USART2</me> <desti>USART2 glob iru</desti> <vue>28</vue> </u> <gis> <> <me>CR1</me> <diyName>CR1</diyName> <desti>cڌ 1</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CKD</me> <desti>Clock divisi</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>ARPE</me> <desti>Auto-ldldb</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OPM</me> <desti>O-pul mode</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>URS</me> <desti>Updque sour</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDIS</me> <desti>Upddib</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CEN</me> <desti>Coub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CR2</me> <diyName>CR2</diyName> <desti>cڌ 2</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>OIS1N</me> <desti>OuuId s 1</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OIS1</me> <desti>OuuId s 1</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CCDS</me> <desti>Ctu/com DMA sei</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CCUS</me> <desti>Ctu/com cڌ updi</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CCPC</me> <desti>Ctu/comlded cڌ</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>DIER</me> <diyName>DIER</diyName> <desti>DMA/Irub </desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>TDE</me> <desti>Trigg DMAequeb</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1DE</me> <desti>Ctu/Com 1 DMAequeb</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UDE</me> <desti>UpdDMAequeb</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BIE</me> <desti>Bak irub</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIE</me> <desti>Trigg irub</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>COMIE</me> <desti>COM irub</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IE</me> <desti>Ctu/Com 1 irub</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIE</me> <desti>Updub</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>u</desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1OF</me> <desti>Ctu/Com 1 ovu fg</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BIF</me> <desti>Bak iru fg</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TIF</me> <desti>Trigg iru fg</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>COMIF</me> <desti>COM iru fg</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1IF</me> <desti>Ctu/com 1 iru fg</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UIF</me> <desti>Updu fg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>EGR</me> <diyName>EGR</diyName> <desti>evgi </desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x0000</tVue> <flds> <fld> <me>BG</me> <desti>Bak gi</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>TG</me> <desti>Trigg gi</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>COMG</me> <desti>Ctu/Com cڌ updgi</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1G</me> <desti>Ctu/com 1 gi</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>UG</me> <desti>Updgi</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CCMR1_Ouut</me> <diyName>CCMR1_Ouut</diyName> <desti>u/com mod(ouumode)</desti> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OC1M</me> <desti>OuuCom 1 mode</desti> <bOfft>4</bOfft> <bWidth>3</bWidth> </fld> <fld> <me>OC1PE</me> <desti>OuuCom 1ldb</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OC1FE</me> <desti>OuuCom 1 fab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCMR1_Iut</me> <diyName>CCMR1_Iut</diyName> <desti>u/com mod1 (pumode)</desti> <eRegi>CCMR1_Ouut</eRegi> <addssOfft>0x18</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>IC1F</me> <desti>Iuu 1 fr</desti> <bOfft>4</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>IC1PSC</me> <desti>Iuu 1sr</desti> <bOfft>2</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>CC1S</me> <desti>Ctu/Com 1 sei</desti> <bOfft>0</bOfft> <bWidth>2</bWidth> </fld> </flds> </> <> <me>CCER</me> <diyName>CCER</diyName> <desti>u/comb </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>CC1NP</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>3</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1NE</me> <desti>Ctu/Com 1 comemry ouuab</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1P</me> <desti>Ctu/Com 1 ouuPެy</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>CC1E</me> <desti>Ctu/Com 1 ouuab</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>CNT</me> <diyName>CNT</diyName> <desti>cou</desti> <addssOfft>0x24</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CNT</me> <desti>cou vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>PSC</me> <diyName>PSC</diyName> <desti>esr</desti> <addssOfft>0x28</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>PSC</me> <desti>Ps˸vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>ARR</me> <diyName>ARR</diyName> <desti>auto-ld </desti> <addssOfft>0x2C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>ARR</me> <desti>Auto-ld vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>RCR</me> <diyName>RCR</diyName> <desti>ti cou </desti> <addssOfft>0x30</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>REP</me> <desti>Ri cou vue</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>CCR1</me> <diyName>CCR1</diyName> <desti>u/com 1</desti> <addssOfft>0x34</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>CCR1</me> <desti>Ctu/Com 1 vue</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>BDTR</me> <diyName>BDTR</diyName> <desti>nd dd-tim</desti> <addssOfft>0x44</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>MOE</me> <desti>Ma ouuab</desti> <bOfft>15</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>AOE</me> <desti>Automiouuab</desti> <bOfft>14</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BKP</me> <desti>Bakެy</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>BKE</me> <desti>Bakb</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OSSR</me> <desti>Off-i Rumode</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>OSSI</me> <desti>Off-i Id mode</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LOCK</me> <desti>Lock cfiguti</desti> <bOfft>8</bOfft> <bWidth>2</bWidth> </fld> <fld> <me>DTG</me> <desti>Dd-timg sup</desti> <bOfft>0</bOfft> <bWidth>8</bWidth> </fld> </flds> </> <> <me>DCR</me> <diyName>DCR</diyName> <desti>DMA cڌ </desti> <addssOfft>0x48</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DBL</me> <desti>DMA burgth</desti> <bOfft>8</bOfft> <bWidth>5</bWidth> </fld> <fld> <me>DBA</me> <desti>DMA baddss</desti> <bOfft>0</bOfft> <bWidth>5</bWidth> </fld> </flds> </> <> <me>DMAR</me> <diyName>DMAR</diyName> <desti>DMAddsfu΁nsr</desti> <addssOfft>0x4C</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0000</tVue> <flds> <fld> <me>DMAB</me> <desti>DMA burcss</desti> <bOfft>0</bOfft> <bWidth>16</bWidth> </fld> </flds> </> </gis> </rh> <rh divedFrom="TIM16"> <me>
TIM17
</me> <baAddss>0x40014800</baAddss> <u> <me>
USART3_4
</me> <desti>USART3nd 
USART4
 glob iru</desti> <vue>29</vue> </u> </rh> <rh> <me>
Fsh
</me> <desti>Fsh</desti> <groupName>Fsh</groupName> <baAddss>0x40022000</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>USART3_4</me> <desti>USART3nd USART4 glob iru</desti> <vue>29</vue> </u> <gis> <> <me>
ACR
</me> <diyName>ACR</diyName> <desti>Fshcscڌ </desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <tVue>0x00000030</tVue> <flds> <fld> <me>
LATENCY
</me> <desti>LATENCY</desti> <bOfft>0</bOfft> <bWidth>3</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRFTBE
</me> <desti>PRFTBE</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PRFTBS
</me> <desti>PRFTBS</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>
KEYR
</me> <diyName>KEYR</diyName> <desti>Fsh key </desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
FKEYR
</me> <desti>Fsh 
Key
</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
OPTKEYR
</me> <diyName>OPTKEYR</diyName> <desti>Fsh 
ti
 key </desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>OPTKEYR</me> <desti>
Oi
 
by
 key</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>SR</me> <diyName>SR</diyName> <desti>Fsh stu</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <tVue>0x00000000</tVue> <flds> <fld> <me>
EOP
</me> <desti>End oݔi</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
WRPRT
</me> <desti>Wreiڃ</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
PGERR
</me> <desti>
Progmmg
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> <acss>ad-wre</acss> </fld> <fld> <me>
BSY
</me> <desti>Busy</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> <acss>ad-ly</acss> </fld> </flds> </> <> <me>CR</me> <diyName>CR</diyName> <desti>Fsh cڌ </desti> <addssOfft>0x10</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x00000080</tVue> <flds> <fld> <me>
FORCE_OPTLOAD
</me> <desti>
F
 oi by 
ldg
</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
EOPIE
</me> <desti>End oݔi irub</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
ERRIE
</me> <desti>E irub</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPTWRE
</me> <desti>Oi 
bys
 wrab</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>LOCK</me> <desti>Lock</desti> <bOfft>7</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
STRT
</me> <desti>
S
</desti> <bOfft>6</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPTER
</me> <desti>Oi by 
a
</desti> <bOfft>5</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPTPG
</me> <desti>Oi by 
ogmmg
</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
MER
</me> <desti>
Mass
</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PER
</me> <desti>
Page
</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
PG
</me> <desti>Progmmg</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
AR
</me> <diyName>AR</diyName> <desti>Fshdds</desti> <addssOfft>0x14</addssOfft> <size>0x20</size> <acss>wre-ly</acss> <tVue>0x00000000</tVue> <flds> <fld> <me>
FAR
</me> <desti>Fshddss</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> <> <me>
OBR
</me> <diyName>OBR</diyName> <desti>Oi by </desti> <addssOfft>0x1C</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x03FFFFF2</tVue> <flds> <fld> <me>
Da1
</me> <desti>Da1</desti> <bOfft>24</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
Da0
</me> <desti>Da0</desti> <bOfft>16</bOfft> <bWidth>8</bWidth> </fld> <fld> <me>
VDDA_MONITOR
</me> <desti>VDDA_MONITOR</desti> <bOfft>13</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
BOOT1
</me> <desti>BOOT1</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
nRST_STDBY
</me> <desti>nRST_STDBY</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
nRST_STOP
</me> <desti>nRST_STOP</desti> <bOfft>9</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
WDG_SW
</me> <desti>WDG_SW</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LEVEL2_PROT
</me> <desti>
Lev
 2rei stus</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
LEVEL1_PROT
</me> <desti>Lev 1rei stus</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
OPTERR
</me> <desti>Oi by</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
WRPR
</me> <diyName>WRPR</diyName> <desti>Wrei </desti> <addssOfft>0x20</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0xFFFFFFFF</tVue> <flds> <fld> <me>
WRP
</me> <desti>Wr
e
</desti> <bOfft>0</bOfft> <bWidth>32</bWidth> </fld> </flds> </> </gis> </rh> <rh> <me>
DBGMCU
</me> <desti>
Debug
 
sut
</desti> <groupName>DBGMCU</groupName> <baAddss>0x40015800</baAddss> <addssBlock> <offt>0x0</offt> <size>0x400</size> <uge>gis</uge> </addssBlock> <u> <me>ADC_COMP</me> <desti>ADCnd comt irus</desti> <vue>12</vue> </u> <gis> <> <me>
IDCODE
</me> <diyName>IDCODE</diyName> <desti>
MCU
 
Devi
 
ID
 
Code
 
Regi
</desti> <addssOfft>0x0</addssOfft> <size>0x20</size> <acss>ad-ly</acss> <tVue>0x0</tVue> <flds> <fld> <me>
DEV_ID
</me> <desti>Devi 
Idtifr
</desti> <bOfft>0</bOfft> <bWidth>12</bWidth> </fld> <fld> <me>
DIV_ID
</me> <desti>
Divisi
 Idtifr</desti> <bOfft>12</bOfft> <bWidth>4</bWidth> </fld> <fld> <me>
REV_ID
</me> <desti>
Revisi
 Idtifr</desti> <bOfft>16</bOfft> <bWidth>16</bWidth> </fld> </flds> </> <> <me>CR</me> <diyName>CR</diyName> <desti>Debug MCU 
Cfiguti
 Regi</desti> <addssOfft>0x4</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0</tVue> <flds> <fld> <me>
DBG_STOP
</me> <desti>Debug St Mode</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_STANDBY
</me> <desti>Debug 
Sndby
 Mode</desti> <bOfft>2</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APBLFZ
</me> <diyName>APBLFZ</diyName> <desti>
APB
 
Low
 
Feze
 Regi</desti> <addssOfft>0x8</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0</tVue> <flds> <fld> <me>
DBG_TIMER2_STOP
</me> <desti>Debug 
Tim
 2 
ݳd
 
wh
 
Ce
 
is
 
hd
</desti> <bOfft>0</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER3_STOP
</me> <desti>Debug Tim 3 stݳd wh Cܐihd</desti> <bOfft>1</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER6_STOP
</me> <desti>Debug Tim 6 stݳd wh Cܐihd</desti> <bOfft>4</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER14_STOP
</me> <desti>Debug Tim 14 stݳd wh Cܐihd</desti> <bOfft>8</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_RTC_STOP
</me> <desti>Debug RTC stݳd wh Cܐihd</desti> <bOfft>10</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_WWDG_STOP
</me> <desti>Debug 
Wdow
 
Wachdog
 stݳd wh Cܐihd</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_IWDG_STOP
</me> <desti>Debug 
Inddt
 Wachdog stݳd wh Cܐihd</desti> <bOfft>12</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
I2C1_SMBUS_TIMEOUT
</me> <desti>
SMBUS
imeoumodݳd wh Cܐihd</desti> <bOfft>21</bOfft> <bWidth>1</bWidth> </fld> </flds> </> <> <me>
APBHFZ
</me> <diyName>APBHFZ</diyName> <desti>APB 
High
 FezRegi</desti> <addssOfft>0xC</addssOfft> <size>0x20</size> <acss>ad-wre</acss> <tVue>0x0</tVue> <flds> <fld> <me>
DBG_TIMER1_STOP
</me> <desti>Debug Tim 1 stݳd wh Cܐihd</desti> <bOfft>11</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER15_STO
</me> <desti>Debug Tim 15 stݳd wh Cܐihd</desti> <bOfft>16</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER16_STO
</me> <desti>Debug Tim 16 stݳd wh Cܐihd</desti> <bOfft>17</bOfft> <bWidth>1</bWidth> </fld> <fld> <me>
DBG_TIMER17_STO
</me> <desti>Debug Tim 17 stݳd wh Cܐihd</desti> <bOfft>18</bOfft> <bWidth>1</bWidth> </fld> </flds> </> </gis> </rh> </
rhs
></
devi
>

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 31
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 4
K


42 
	`MEM
 (
rx
: 
ORIGIN
 = 0x08007C00, 
LENGTH
 = 1
K


43 
	}
}

73 
	gSECTIONS


75 .
	gxt
 :

77 
KEEP
(*(.
i_ve
))

78 *(.
xt
*)

80 
KEEP
(*(.

))

81 
KEEP
(*(.
fi
))

84 *
tbeg
.
o
(.
s
)

85 *
tbeg
?.
o
(.
s
)

86 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

87 *(
SORT
(.
s
.*))

88 *(.
s
)

91 *
tbeg
.
o
(.
dts
)

92 *
tbeg
?.
o
(.
dts
)

93 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

94 *(
SORT
(.
dts
.*))

95 *(.
dts
)

97 *(.
roda
*)

99 
KEEP
(*(.
eh_ame
*))

100 } > 
RAM


102 .
ARM
.
exb
 :

104 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

105 } > 
RAM


107 
__exidx_t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

111 } > 
RAM


112 
__exidx_d
 = .;

114 
	g__ext
 = .;

116 .
	gda
 : 
AT
 (
__ext
)

118 
__da_t__
 = .;

119 *(
	gvb
)

120 *(.
	gda
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

125 
KEEP
(*(.
e_y
))

126 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
___y_t
 = .);

131 
KEEP
(*(
SORT
(.
_y
.*)))

132 
KEEP
(*(.
_y
))

133 
PROVIDE_HIDDEN
 (
___y_d
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

139 
KEEP
(*(
SORT
(.
fi_y
.*)))

140 
KEEP
(*(.
fi_y
))

141 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

143 . = 
ALIGN
(4);

145 
	g__da_d__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_d__
 = .;

155 } > 
	gRAM


157 .
hp
 (
NOLOAD
):

159 
__d__
 = .;

160 
	gd
 = 
__d__
;

161 *(.
	ghp
*)

162 
	g__HpLim
 = .;

163 } > 
	gRAM


168 .
ack_dummy
 (
NOLOAD
):

170 . = 
ALIGN
(8);

171 *(.
	gack
)

172 } > 
RAM


176 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

177 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

178 
PROVIDE
(
__ack
 = 
__SckT
);

181 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\ARM_CO~1.H

41 #ide
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"m_mh.h
"

46 cڡ 
ut16_t
 
mBRevTab
[1024];

47 cڡ 
q15_t
 
mRecTabQ15
[64];

48 cڡ 
q31_t
 
mRecTabQ31
[64];

51 cڡ 
t32_t
 
twiddCf_16
[32];

52 cڡ 
t32_t
 
twiddCf_32
[64];

53 cڡ 
t32_t
 
twiddCf_64
[128];

54 cڡ 
t32_t
 
twiddCf_128
[256];

55 cڡ 
t32_t
 
twiddCf_256
[512];

56 cڡ 
t32_t
 
twiddCf_512
[1024];

57 cڡ 
t32_t
 
twiddCf_1024
[2048];

58 cڡ 
t32_t
 
twiddCf_2048
[4096];

59 cڡ 
t32_t
 
twiddCf_4096
[8192];

60 
	#twiddCf
 
twiddCf_4096


	)

61 cڡ 
q31_t
 
twiddCf_16_q31
[24];

62 cڡ 
q31_t
 
twiddCf_32_q31
[48];

63 cڡ 
q31_t
 
twiddCf_64_q31
[96];

64 cڡ 
q31_t
 
twiddCf_128_q31
[192];

65 cڡ 
q31_t
 
twiddCf_256_q31
[384];

66 cڡ 
q31_t
 
twiddCf_512_q31
[768];

67 cڡ 
q31_t
 
twiddCf_1024_q31
[1536];

68 cڡ 
q31_t
 
twiddCf_2048_q31
[3072];

69 cڡ 
q31_t
 
twiddCf_4096_q31
[6144];

70 cڡ 
q15_t
 
twiddCf_16_q15
[24];

71 cڡ 
q15_t
 
twiddCf_32_q15
[48];

72 cڡ 
q15_t
 
twiddCf_64_q15
[96];

73 cڡ 
q15_t
 
twiddCf_128_q15
[192];

74 cڡ 
q15_t
 
twiddCf_256_q15
[384];

75 cڡ 
q15_t
 
twiddCf_512_q15
[768];

76 cڡ 
q15_t
 
twiddCf_1024_q15
[1536];

77 cڡ 
q15_t
 
twiddCf_2048_q15
[3072];

78 cڡ 
q15_t
 
twiddCf_4096_q15
[6144];

79 cڡ 
t32_t
 
twiddCf_rf_32
[32];

80 cڡ 
t32_t
 
twiddCf_rf_64
[64];

81 cڡ 
t32_t
 
twiddCf_rf_128
[128];

82 cڡ 
t32_t
 
twiddCf_rf_256
[256];

83 cڡ 
t32_t
 
twiddCf_rf_512
[512];

84 cڡ 
t32_t
 
twiddCf_rf_1024
[1024];

85 cڡ 
t32_t
 
twiddCf_rf_2048
[2048];

86 cڡ 
t32_t
 
twiddCf_rf_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ut16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ut16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ut16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ut16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ut16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ut16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ut16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ut16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ut16_t
)4032)

	)

100 cڡ 
ut16_t
 
mBRevIndexTab16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cڡ 
ut16_t
 
mBRevIndexTab32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cڡ 
ut16_t
 
mBRevIndexTab64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cڡ 
ut16_t
 
mBRevIndexTab128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cڡ 
ut16_t
 
mBRevIndexTab256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cڡ 
ut16_t
 
mBRevIndexTab512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cڡ 
ut16_t
 
mBRevIndexTab1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cڡ 
ut16_t
 
mBRevIndexTab2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cڡ 
ut16_t
 
mBRevIndexTab4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ut16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ut16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ut16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ut16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ut16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ut16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ut16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ut16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ut16_t
)4032)

	)

121 cڡ 
ut16_t
 
mBRevIndexTab_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cڡ 
ut16_t
 
mBRevIndexTab_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cڡ 
ut16_t
 
mBRevIndexTab_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cڡ 
ut16_t
 
mBRevIndexTab_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cڡ 
ut16_t
 
mBRevIndexTab_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cڡ 
ut16_t
 
mBRevIndexTab_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cڡ 
ut16_t
 
mBRevIndexTab_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cڡ 
ut16_t
 
mBRevIndexTab_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cڡ 
ut16_t
 
mBRevIndexTab_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cڡ 
t32_t
 
sTab_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cڡ 
q31_t
 
sTab_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cڡ 
q15_t
 
sTab_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\CORE_C~1.H

38 #ide
__CORE_CMFUNC_H


39 
	#__CORE_CMFUNC_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

64 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

66 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

67 (
__gCڌ
);

68 
	}
}

77 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

79 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

80 
__gCڌ
 = 
cڌ
;

81 
	}
}

90 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

92 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

93 (
__gIPSR
);

94 
	}
}

103 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

105 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

106 (
__gAPSR
);

107 
	}
}

116 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

118 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

119 (
__gXPSR
);

120 
	}
}

129 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

131 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

132 (
__gProssSckPor
);

133 
	}
}

142 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

144 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

145 
__gProssSckPor
 = 
tOfProcSck
;

146 
	}
}

155 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

157 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

158 (
__gMaSckPor
);

159 
	}
}

168 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

170 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

171 
__gMaSckPor
 = 
tOfMaSck
;

172 
	}
}

181 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

183 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

184 (
__gPriMask
);

185 
	}
}

194 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

196 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

197 
__gPriMask
 = (
iMask
);

198 
	}
}

201 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

208 
	#__ab_u_q
 
__ab_fiq


	)

216 
	#__dib_u_q
 
__dib_fiq


	)

225 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

227 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

228 (
__gBaPri
);

229 
	}
}

238 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

240 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

241 
__gBaPri
 = (
baPri
 & 0xff);

242 
	}
}

251 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

253 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

254 (
__gFauMask
);

255 
	}
}

264 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

266 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

267 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

268 
	}
}

273 #i (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

281 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

283 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

284 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

285 (
__gs
);

289 
	}
}

298 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

300 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

301 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

302 
__gs
 = (
s
);

304 
	}
}

309 #i
defed
 ( 
__GNUC__
 )

317 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_q
()

319 
__ASM
 volatile ("cpsie i" : : : "memory");

320 
	}
}

328 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_q
()

330 
__ASM
 volatile ("cpsid i" : : : "memory");

331 
	}
}

340 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

342 
ut32_t
 
su
;

344 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

345 (
su
);

346 
	}
}

355 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

357 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) : "memory");

358 
	}
}

367 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

369 
ut32_t
 
su
;

371 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

372 (
su
);

373 
	}
}

382 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

384 
ut32_t
 
su
;

386 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

387 (
su
);

388 
	}
}

397 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

399 
ut32_t
 
su
;

401 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

402 (
su
);

403 
	}
}

412 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

414 
ut32_t
 
su
;

416 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

417 (
su
);

418 
	}
}

427 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

429 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) : "sp");

430 
	}
}

439 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

441 
ut32_t
 
su
;

443 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

444 (
su
);

445 
	}
}

454 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

456 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) : "sp");

457 
	}
}

466 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

468 
ut32_t
 
su
;

470 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

471 (
su
);

472 
	}
}

481 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

483 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) : "memory");

484 
	}
}

487 #i (
__CORTEX_M
 >= 0x03)

494 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_u_q
()

496 
__ASM
 volatile ("cpsie f" : : : "memory");

497 
	}
}

505 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_u_q
()

507 
__ASM
 volatile ("cpsid f" : : : "memory");

508 
	}
}

517 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

519 
ut32_t
 
su
;

521 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

522 (
su
);

523 
	}
}

532 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

534 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) : "memory");

535 
	}
}

544 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

546 
ut32_t
 
su
;

548 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

549 (
su
);

550 
	}
}

559 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

561 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) : "memory");

562 
	}
}

567 #i (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

575 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

577 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

578 
ut32_t
 
su
;

581 
__ASM
 volatile ("");

582 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

583 
__ASM
 volatile ("");

584 (
su
);

588 
	}
}

597 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

599 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

601 
__ASM
 volatile ("");

602 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) : "vfpcc");

603 
__ASM
 volatile ("");

605 
	}
}

610 #i
defed
 ( 
__ICCARM__
 )

612 
	~<cmsis_r.h
>

615 #i
defed
 ( 
__TMS470__
 )

617 
	~<cmsis_ccs.h
>

620 #i
defed
 ( 
__TASKING__
 )

629 #i
defed
 ( 
__CSMC__
 )

631 
	~<cmsis_csm.h
>

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\CORE_C~2.H

38 #ide
__CORE_CMINSTR_H


39 
	#__CORE_CMINSTR_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

60 
	#__NOP
 
__n


	)

68 
	#__WFI
 
__wfi


	)

76 
	#__WFE
 
__w


	)

83 
	#__SEV
 
__v


	)

92 
	#__ISB
(
	`__isb
(0xF)

	)

100 
	#__DSB
(
	`__dsb
(0xF)

	)

108 
	#__DMB
(
	`__dmb
(0xF)

	)

118 
	#__REV
 
__v


	)

128 #ide
__NO_EMBEDDED_ASM


129 
__ibu__
((
i
(".v16_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

131 
v16
 
r0
,0

132 
bx
 



133 
	}
}

143 #ide
__NO_EMBEDDED_ASM


144 
__ibu__
((
i
(".vsh_xt"))
__STATIC_INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

146 
vsh
 
r0
,0

147 
bx
 



148 
	}
}

160 
	#__ROR
 
__r


	)

171 
	#__BKPT
(
vue

	`__bakpot
(vue)

	)

174 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

183 
	#__RBIT
 
__rb


	)

193 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

203 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

213 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

225 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

237 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

249 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

257 
	#__CLREX
 
__x


	)

268 
	#__SSAT
 
__st


	)

279 
	#__USAT
 
__ut


	)

289 
	#__CLZ
 
__z


	)

299 #ide
__NO_EMBEDDED_ASM


300 
__ibu__
((
i
(".x_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__RRX
(
ut32_t
 
vue
)

302 
x
 
r0
,0

303 
bx
 



304 
	}
}

315 
	#__LDRBT
(
r
((
ut8_t
 ) 
	`__ld
Ռ))

	)

325 
	#__LDRHT
(
r
((
ut16_t

	`__ld
Ռ))

	)

335 
	#__LDRT
(
r
((
ut32_t
 ) 
	`__ld
Ռ))

	)

345 
	#__STRBT
(
vue
, 
r

	`__
(vue,)

	)

355 
	#__STRHT
(
vue
, 
r

	`__
(vue,)

	)

365 
	#__STRT
(
vue
, 
r

	`__
(vue,)

	)

370 #i
defed
 ( 
__GNUC__
 )

376 #i
defed
 (
__thumb__
&& !defed (
__thumb2__
)

377 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

378 
	#__CMSIS_GCC_USE_REG
(
r
"l" (r)

	)

380 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

381 
	#__CMSIS_GCC_USE_REG
(
r
"r" (r)

	)

388 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

390 
__ASM
 volatile ("nop");

391 
	}
}

399 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

401 
__ASM
 volatile ("wfi");

402 
	}
}

410 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

412 
__ASM
 volatile ("wfe");

413 
	}
}

420 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

422 
__ASM
 volatile ("sev");

423 
	}
}

432 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

434 
__ASM
 volatile ("isb");

435 
	}
}

443 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

445 
__ASM
 volatile ("dsb");

446 
	}
}

454 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

456 
__ASM
 volatile ("dmb");

457 
	}
}

467 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

469 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

470  
	`__but_bsw32
(
vue
);

472 
ut32_t
 
su
;

474 
__ASM
 vީ("v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

475 (
su
);

477 
	}
}

487 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

489 
ut32_t
 
su
;

491 
__ASM
 vީ("v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

492 (
su
);

493 
	}
}

503 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

505 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

506  ()
	`__but_bsw16
(
vue
);

508 
ut32_t
 
su
;

510 
__ASM
 vީ("vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

511 (
su
);

513 
	}
}

524 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

526  (
1
 >> 
2
) | (op1 << (32 - op2));

527 
	}
}

538 
	#__BKPT
(
vue

__ASM
 vީ("bk "#vue)

	)

541 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

550 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

552 
ut32_t
 
su
;

554 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

555 (
su
);

556 
	}
}

566 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

568 
ut32_t
 
su
;

570 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

571 
__ASM
 vީ("ldxb %0, %1" : "" (
su
: "Q" (*
addr
) );

576 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

578  ((
ut8_t

su
);

579 
	}
}

589 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

591 
ut32_t
 
su
;

593 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

594 
__ASM
 vީ("ldxh %0, %1" : "" (
su
: "Q" (*
addr
) );

599 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

601  ((
ut16_t

su
);

602 
	}
}

612 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

614 
ut32_t
 
su
;

616 
__ASM
 vީ("ldx %0, %1" : "" (
su
: "Q" (*
addr
) );

617 (
su
);

618 
	}
}

630 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

632 
ut32_t
 
su
;

634 
__ASM
 vީ("xb %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

635 (
su
);

636 
	}
}

648 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

650 
ut32_t
 
su
;

652 
__ASM
 vީ("xh %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

653 (
su
);

654 
	}
}

666 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

668 
ut32_t
 
su
;

670 
__ASM
 vީ("x %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

671 (
su
);

672 
	}
}

680 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

682 
__ASM
 volatile ("clrex" ::: "memory");

683 
	}
}

694 
	#__SSAT
(
ARG1
,
ARG2
) \

696 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

697 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

698 
__RES
; \

699 })

	)

710 
	#__USAT
(
ARG1
,
ARG2
) \

712 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

713 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

714 
__RES
; \

715 })

	)

725 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

727 
ut32_t
 
su
;

729 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

730  ((
ut8_t

su
);

731 
	}
}

741 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__RRX
(
ut32_t
 
vue
)

743 
ut32_t
 
su
;

745 
__ASM
 vީ("x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

746 (
su
);

747 
	}
}

757 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__LDRBT
(vީ
ut8_t
 *
addr
)

759 
ut32_t
 
su
;

761 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

762 
__ASM
 vީ("ldrb%0, %1" : "" (
su
: "Q" (*
addr
) );

767 
__ASM
 vީ("ldrb%0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

769  ((
ut8_t

su
);

770 
	}
}

780 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut16_t
 
	$__LDRHT
(vީ
ut16_t
 *
addr
)

782 
ut32_t
 
su
;

784 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

785 
__ASM
 vީ("ldrh%0, %1" : "" (
su
: "Q" (*
addr
) );

790 
__ASM
 vީ("ldrh%0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

792  ((
ut16_t

su
);

793 
	}
}

803 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__LDRT
(vީ
ut32_t
 *
addr
)

805 
ut32_t
 
su
;

807 
__ASM
 vީ("ld %0, %1" : "" (
su
: "Q" (*
addr
) );

808 (
su
);

809 
	}
}

819 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__STRBT
(
ut8_t
 
vue
, vީut8_*
addr
)

821 
__ASM
 vީ("rb%1, %0" : "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

822 
	}
}

832 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__STRHT
(
ut16_t
 
vue
, vީut16_*
addr
)

834 
__ASM
 vީ("rh%1, %0" : "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

835 
	}
}

845 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__STRT
(
ut32_t
 
vue
, vީut32_*
addr
)

847 
__ASM
 vީ(" %1, %0" : "=Q" (*
addr
: "r" (
vue
) );

848 
	}
}

853 #i
defed
 ( 
__ICCARM__
 )

855 
	~<cmsis_r.h
>

858 #i
defed
 ( 
__TMS470__
 )

860 
	~<cmsis_ccs.h
>

863 #i
defed
 ( 
__TASKING__
 )

872 #i
defed
 ( 
__CSMC__
 )

874 
	~<cmsis_csm.h
>

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\arm_math.h

281 #ide
_ARM_MATH_H


282 
	#_ARM_MATH_H


	)

284 
	#__CMSIS_GENERIC


	)

286 #i
defed
(
ARM_MATH_CM7
)

287 
	~"ce_cm7.h
"

288 #i
defed
 (
ARM_MATH_CM4
)

289 
	~"ce_cm4.h
"

290 #i
defed
 (
ARM_MATH_CM3
)

291 
	~"ce_cm3.h
"

292 #i
defed
 (
ARM_MATH_CM0
)

293 
	~"ce_cm0.h
"

294 
	#ARM_MATH_CM0_FAMILY


	)

295 #i
defed
 (
ARM_MATH_CM0PLUS
)

296 
	~"ce_cm0us.h
"

297 
	#ARM_MATH_CM0_FAMILY


	)

302 #unde
__CMSIS_GENERIC


303 
	~"rg.h
"

304 
	~"mh.h
"

305 #ifdef 
__lulus


315 
	#DELTA_Q31
 (0x100)

	)

316 
	#DELTA_Q15
 0x5

	)

317 
	#INDEX_MASK
 0x0000003F

	)

318 #ide
PI


319 
	#PI
 3.14159265358979f

	)

326 
	#FAST_MATH_TABLE_SIZE
 512

	)

327 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

328 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

329 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

330 
	#TABLE_SIZE
 256

	)

331 
	#TABLE_SPACING_Q31
 0x400000

	)

332 
	#TABLE_SPACING_Q15
 0x80

	)

339 
	#INPUT_SPACING
 0xB60B61

	)

344 #ide
UNALIGNED_SUPPORT_DISABLE


345 
	#ALIGN4


	)

347 #i
defed
 (
__GNUC__
)

348 
	#ALIGN4
 
	`__ibu__
((
	`igd
(4)))

	)

350 
	#ALIGN4
 
	`__ign
(4)

	)

360 
ARM_MATH_SUCCESS
 = 0,

361 
ARM_MATH_ARGUMENT_ERROR
 = -1,

362 
ARM_MATH_LENGTH_ERROR
 = -2,

363 
ARM_MATH_SIZE_MISMATCH
 = -3,

364 
ARM_MATH_NANINF
 = -4,

365 
ARM_MATH_SINGULAR
 = -5,

366 
ARM_MATH_TEST_FAILURE
 = -6

367 } 
	tm_us
;

372 
t8_t
 
	tq7_t
;

377 
t16_t
 
	tq15_t
;

382 
t32_t
 
	tq31_t
;

387 
t64_t
 
	tq63_t
;

392 
	tt32_t
;

397 
	tt64_t
;

402 #i
defed
 
__CC_ARM


403 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

404 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

405 #i
defed
 
__ICCARM__


406 
	#CMSIS_UNUSED


	)

407 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

408 #i
defed
 
__GNUC__


409 
	#__SIMD32_TYPE
 
t32_t


	)

410 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

411 #i
defed
 
__CSMC__


412 
	#CMSIS_UNUSED


	)

413 
	#__SIMD32_TYPE
 
t32_t


	)

415 #r 
Unknown
 
comp


418 
	#__SIMD32
(
addr
(*(
__SIMD32_TYPE
 **& (addr))

	)

419 
	#__SIMD32_CONST
(
addr
((
__SIMD32_TYPE
 *)ddr))

	)

421 
	#_SIMD32_OFFSET
(
addr
(*(
__SIMD32_TYPE
 *ddr))

	)

423 
	#__SIMD64
(
addr
(*(
t64_t
 **& (addr))

	)

425 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

429 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

430 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

431 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0xFFFF0000) | \

432 (((
t32_t
)(
ARG2
>> 
ARG3
& (t32_t)0x0000FFFF)

	)

440 #ide
ARM_MATH_BIG_ENDIAN


442 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

443 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

444 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

445 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

448 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

449 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

450 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

451 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

459 
__INLINE
 
q31_t
 
_q63_to_q31
(

460 
q63_t
 
x
)

462  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

463 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

469 
__INLINE
 
q15_t
 
_q63_to_q15
(

470 
q63_t
 
x
)

472  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

473 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

479 
__INLINE
 
q7_t
 
_q31_to_q7
(

480 
q31_t
 
x
)

482  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

483 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

489 
__INLINE
 
q15_t
 
_q31_to_q15
(

490 
q31_t
 
x
)

492  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

493 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

500 
__INLINE
 
q63_t
 
mu32x64
(

501 
q63_t
 
x
,

502 
q31_t
 
y
)

504  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

505 (((
q63_t
(
x
 >> 32* 
y
)));

509 #i
defed
 (
ARM_MATH_CM0_FAMILY
&& defed ( 
__CC_ARM
 )

510 
	#__CLZ
 
__z


	)

513 #i
defed
 (
ARM_MATH_CM0_FAMILY
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

515 
__INLINE
 
ut32_t
 
__CLZ
(

516 
q31_t
 
da
);

519 
__INLINE
 
ut32_t
 
__CLZ
(

520 
q31_t
 
da
)

522 
ut32_t
 
cou
 = 0;

523 
ut32_t
 
mask
 = 0x80000000;

525 (
da
 & 
mask
) == 0)

527 
cou
 += 1u;

528 
mask
 = mask >> 1u;

531  (
cou
);

541 
__INLINE
 
ut32_t
 
m_c_q31
(

542 
q31_t
 

,

543 
q31_t
 * 
d
,

544 
q31_t
 * 
pRecTab
)

547 
ut32_t
 
out
, 
mpV
;

548 
ut32_t
 
dex
, 
i
;

549 
ut32_t
 
signBs
;

551 if(

 > 0)

553 
signBs
 = 
__CLZ
(

) - 1;

557 
signBs
 = 
__CLZ
(-

) - 1;

561 

 = i<< 
signBs
;

564 
dex
 = (
ut32_t
(

 >> 24u);

565 
dex
 = (dex & 
INDEX_MASK
);

568 
out
 = 
pRecTab
[
dex
];

572 
i
 = 0u; i < 2u; i++)

574 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

575 
mpV
 = 0x7FFFFFFF -empVal;

578 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

582 *
d
 = 
out
;

585  (
signBs
 + 1u);

592 
__INLINE
 
ut32_t
 
m_c_q15
(

593 
q15_t
 

,

594 
q15_t
 * 
d
,

595 
q15_t
 * 
pRecTab
)

598 
ut32_t
 
out
 = 0, 
mpV
 = 0;

599 
ut32_t
 
dex
 = 0, 
i
 = 0;

600 
ut32_t
 
signBs
 = 0;

602 if(

 > 0)

604 
signBs
 = 
__CLZ
(

) - 17;

608 
signBs
 = 
__CLZ
(-

) - 17;

612 

 = i<< 
signBs
;

615 
dex
 = 

 >> 8;

616 
dex
 = (dex & 
INDEX_MASK
);

619 
out
 = 
pRecTab
[
dex
];

623 
i
 = 0; i < 2; i++)

625 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

626 
mpV
 = 0x7FFF -empVal;

628 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

632 *
d
 = 
out
;

635  (
signBs
 + 1);

643 #i
defed
(
ARM_MATH_CM0_FAMILY
)

645 
__INLINE
 
q31_t
 
__SSAT
(

646 
q31_t
 
x
,

647 
ut32_t
 
y
)

649 
t32_t
 
posMax
, 
gM
;

650 
ut32_t
 
i
;

652 
posMax
 = 1;

653 
i
 = 0; i < (
y
 - 1); i++)

655 
posMax
 =osMax * 2;

658 if(
x
 > 0)

660 
posMax
 = (posMax - 1);

662 if(
x
 > 
posMax
)

664 
x
 = 
posMax
;

669 
gM
 = -
posMax
;

671 if(
x
 < 
gM
)

673 
x
 = 
gM
;

676  (
x
);

688 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

693 
__INLINE
 
q31_t
 
__QADD8
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q7_t
 
r
, 
s
, 
t
, 
u
;

701 
r
 = (
q7_t

x
;

702 
s
 = (
q7_t

y
;

704 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

705 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

706 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

707 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

709 
sum
 =

710 (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

711 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

713  
sum
;

720 
__INLINE
 
q31_t
 
__QSUB8
(

721 
q31_t
 
x
,

722 
q31_t
 
y
)

725 
q31_t
 
sum
;

726 
q31_t
 
r
, 
s
, 
t
, 
u
;

728 
r
 = (
q7_t

x
;

729 
s
 = (
q7_t

y
;

731 
r
 = 
__SSAT
( - 
s
), 8);

732 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

733 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

734 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

736 
sum
 =

737 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 &

740  
sum
;

750 
__INLINE
 
q31_t
 
__QADD16
(

751 
q31_t
 
x
,

752 
q31_t
 
y
)

755 
q31_t
 
sum
;

756 
q31_t
 
r
, 
s
;

758 
r
 = (
q15_t

x
;

759 
s
 = (
q15_t

y
;

761 
r
 = 
__SSAT
 + 
s
, 16);

762 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

764 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

766  
sum
;

773 
__INLINE
 
q31_t
 
__SHADD16
(

774 
q31_t
 
x
,

775 
q31_t
 
y
)

778 
q31_t
 
sum
;

779 
q31_t
 
r
, 
s
;

781 
r
 = (
q15_t

x
;

782 
s
 = (
q15_t

y
;

784 
r
 = ( >> 1+ (
s
 >> 1));

785 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

787 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

789  
sum
;

796 
__INLINE
 
q31_t
 
__QSUB16
(

797 
q31_t
 
x
,

798 
q31_t
 
y
)

801 
q31_t
 
sum
;

802 
q31_t
 
r
, 
s
;

804 
r
 = (
q15_t

x
;

805 
s
 = (
q15_t

y
;

807 
r
 = 
__SSAT
 - 
s
, 16);

808 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

810 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

812  
sum
;

818 
__INLINE
 
q31_t
 
__SHSUB16
(

819 
q31_t
 
x
,

820 
q31_t
 
y
)

823 
q31_t
 
diff
;

824 
q31_t
 
r
, 
s
;

826 
r
 = (
q15_t

x
;

827 
s
 = (
q15_t

y
;

829 
r
 = ( >> 1- (
s
 >> 1));

830 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

832 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

834  
diff
;

840 
__INLINE
 
q31_t
 
__QASX
(

841 
q31_t
 
x
,

842 
q31_t
 
y
)

845 
q31_t
 
sum
 = 0;

847 
sum
 =

848 ((
sum
 +

849 
_q31_to_q15
((
q31_t
((
q15_t
(
x
 >> 16+ (q15_t
y
))) << 16) +

850 
_q31_to_q15
((
q31_t
((
q15_t

x
 - (q15_t(
y
 >> 16)));

852  
sum
;

858 
__INLINE
 
q31_t
 
__SHASX
(

859 
q31_t
 
x
,

860 
q31_t
 
y
)

863 
q31_t
 
sum
;

864 
q31_t
 
r
, 
s
;

866 
r
 = (
q15_t

x
;

867 
s
 = (
q15_t

y
;

869 
r
 = ( >> 1- (
y
 >> 17));

870 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

872 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

874  
sum
;

881 
__INLINE
 
q31_t
 
__QSAX
(

882 
q31_t
 
x
,

883 
q31_t
 
y
)

886 
q31_t
 
sum
 = 0;

888 
sum
 =

889 ((
sum
 +

890 
_q31_to_q15
((
q31_t
((
q15_t
(
x
 >> 16- (q15_t
y
))) << 16) +

891 
_q31_to_q15
((
q31_t
((
q15_t

x
 + (q15_t(
y
 >> 16)));

893  
sum
;

899 
__INLINE
 
q31_t
 
__SHSAX
(

900 
q31_t
 
x
,

901 
q31_t
 
y
)

904 
q31_t
 
sum
;

905 
q31_t
 
r
, 
s
;

907 
r
 = (
q15_t

x
;

908 
s
 = (
q15_t

y
;

910 
r
 = ( >> 1+ (
y
 >> 17));

911 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

913 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

915  
sum
;

921 
__INLINE
 
q31_t
 
__SMUSDX
(

922 
q31_t
 
x
,

923 
q31_t
 
y
)

926  ((
q31_t
(((
q15_t

x
 * (q15_t(
y
 >> 16)) -

927 ((
q15_t
(
x
 >> 16* (q15_t
y
)));

933 
__INLINE
 
q31_t
 
__SMUADX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
)

938  ((
q31_t
(((
q15_t

x
 * (q15_t(
y
 >> 16)) +

939 ((
q15_t
(
x
 >> 16* (q15_t
y
)));

945 
__INLINE
 
q31_t
 
__QADD
(

946 
q31_t
 
x
,

947 
q31_t
 
y
)

949  
_q63_to_q31
((
q63_t

x
 + 
y
);

955 
__INLINE
 
q31_t
 
__QSUB
(

956 
q31_t
 
x
,

957 
q31_t
 
y
)

959  
_q63_to_q31
((
q63_t

x
 - 
y
);

965 
__INLINE
 
q31_t
 
__SMLAD
(

966 
q31_t
 
x
,

967 
q31_t
 
y
,

968 
q31_t
 
sum
)

971  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
 >> 16)) +

972 ((
q15_t

x
 * (q15_t
y
));

978 
__INLINE
 
q31_t
 
__SMLADX
(

979 
q31_t
 
x
,

980 
q31_t
 
y
,

981 
q31_t
 
sum
)

984  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
)) +

985 ((
q15_t

x
 * (q15_t(
y
 >> 16)));

991 
__INLINE
 
q31_t
 
__SMLSDX
(

992 
q31_t
 
x
,

993 
q31_t
 
y
,

994 
q31_t
 
sum
)

997  (
sum
 - ((
q15_t
(
x
 >> 16* (q15_t(
y
)) +

998 ((
q15_t

x
 * (q15_t(
y
 >> 16)));

1004 
__INLINE
 
q63_t
 
__SMLALD
(

1005 
q31_t
 
x
,

1006 
q31_t
 
y
,

1007 
q63_t
 
sum
)

1010  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
 >> 16)) +

1011 ((
q15_t

x
 * (q15_t
y
));

1017 
__INLINE
 
q63_t
 
__SMLALDX
(

1018 
q31_t
 
x
,

1019 
q31_t
 
y
,

1020 
q63_t
 
sum
)

1023  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t
y
)) +

1024 ((
q15_t

x
 * (q15_t(
y
 >> 16));

1030 
__INLINE
 
q31_t
 
__SMUAD
(

1031 
q31_t
 
x
,

1032 
q31_t
 
y
)

1035  (((
x
 >> 16* (
y
 >> 16)) +

1036 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1042 
__INLINE
 
q31_t
 
__SMUSD
(

1043 
q31_t
 
x
,

1044 
q31_t
 
y
)

1047  (-((
x
 >> 16* (
y
 >> 16)) +

1048 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1055 
__INLINE
 
q31_t
 
__SXTB16
(

1056 
q31_t
 
x
)

1059  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1060 (((
x
 << 8) >> 8) & 0xFFFF0000));

1072 
ut16_t
 
numTs
;

1073 
q7_t
 *
pS
;

1074 
q7_t
 *
pCffs
;

1075 } 
	tm_f__q7
;

1082 
ut16_t
 
numTs
;

1083 
q15_t
 *
pS
;

1084 
q15_t
 *
pCffs
;

1085 } 
	tm_f__q15
;

1092 
ut16_t
 
numTs
;

1093 
q31_t
 *
pS
;

1094 
q31_t
 *
pCffs
;

1095 } 
	tm_f__q31
;

1102 
ut16_t
 
numTs
;

1103 
t32_t
 *
pS
;

1104 
t32_t
 *
pCffs
;

1105 } 
	tm_f__f32
;

1116 
m_f_q7
(

1117 cڡ 
m_f__q7
 * 
S
,

1118 
q7_t
 * 
pSrc
,

1119 
q7_t
 * 
pD
,

1120 
ut32_t
 
blockSize
);

1132 
m_f__q7
(

1133 
m_f__q7
 * 
S
,

1134 
ut16_t
 
numTs
,

1135 
q7_t
 * 
pCffs
,

1136 
q7_t
 * 
pS
,

1137 
ut32_t
 
blockSize
);

1148 
m_f_q15
(

1149 cڡ 
m_f__q15
 * 
S
,

1150 
q15_t
 * 
pSrc
,

1151 
q15_t
 * 
pD
,

1152 
ut32_t
 
blockSize
);

1162 
m_f__q15
(

1163 cڡ 
m_f__q15
 * 
S
,

1164 
q15_t
 * 
pSrc
,

1165 
q15_t
 * 
pD
,

1166 
ut32_t
 
blockSize
);

1179 
m_us
 
m_f__q15
(

1180 
m_f__q15
 * 
S
,

1181 
ut16_t
 
numTs
,

1182 
q15_t
 * 
pCffs
,

1183 
q15_t
 * 
pS
,

1184 
ut32_t
 
blockSize
);

1194 
m_f_q31
(

1195 cڡ 
m_f__q31
 * 
S
,

1196 
q31_t
 * 
pSrc
,

1197 
q31_t
 * 
pD
,

1198 
ut32_t
 
blockSize
);

1208 
m_f__q31
(

1209 cڡ 
m_f__q31
 * 
S
,

1210 
q31_t
 * 
pSrc
,

1211 
q31_t
 * 
pD
,

1212 
ut32_t
 
blockSize
);

1223 
m_f__q31
(

1224 
m_f__q31
 * 
S
,

1225 
ut16_t
 
numTs
,

1226 
q31_t
 * 
pCffs
,

1227 
q31_t
 * 
pS
,

1228 
ut32_t
 
blockSize
);

1238 
m_f_f32
(

1239 cڡ 
m_f__f32
 * 
S
,

1240 
t32_t
 * 
pSrc
,

1241 
t32_t
 * 
pD
,

1242 
ut32_t
 
blockSize
);

1253 
m_f__f32
(

1254 
m_f__f32
 * 
S
,

1255 
ut16_t
 
numTs
,

1256 
t32_t
 * 
pCffs
,

1257 
t32_t
 * 
pS
,

1258 
ut32_t
 
blockSize
);

1266 
t8_t
 
numSges
;

1267 
q15_t
 *
pS
;

1268 
q15_t
 *
pCffs
;

1269 
t8_t
 
poShi
;

1271 } 
	tm_biquad_sd_df1__q15
;

1279 
ut32_t
 
numSges
;

1280 
q31_t
 *
pS
;

1281 
q31_t
 *
pCffs
;

1282 
ut8_t
 
poShi
;

1284 } 
	tm_biquad_sd_df1__q31
;

1291 
ut32_t
 
numSges
;

1292 
t32_t
 *
pS
;

1293 
t32_t
 *
pCffs
;

1296 } 
	tm_biquad_sd_df1__f32
;

1309 
m_biquad_sde_df1_q15
(

1310 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1311 
q15_t
 * 
pSrc
,

1312 
q15_t
 * 
pD
,

1313 
ut32_t
 
blockSize
);

1325 
m_biquad_sde_df1__q15
(

1326 
m_biquad_sd_df1__q15
 * 
S
,

1327 
ut8_t
 
numSges
,

1328 
q15_t
 * 
pCffs
,

1329 
q15_t
 * 
pS
,

1330 
t8_t
 
poShi
);

1342 
m_biquad_sde_df1__q15
(

1343 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1344 
q15_t
 * 
pSrc
,

1345 
q15_t
 * 
pD
,

1346 
ut32_t
 
blockSize
);

1358 
m_biquad_sde_df1_q31
(

1359 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1360 
q31_t
 * 
pSrc
,

1361 
q31_t
 * 
pD
,

1362 
ut32_t
 
blockSize
);

1373 
m_biquad_sde_df1__q31
(

1374 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1375 
q31_t
 * 
pSrc
,

1376 
q31_t
 * 
pD
,

1377 
ut32_t
 
blockSize
);

1389 
m_biquad_sde_df1__q31
(

1390 
m_biquad_sd_df1__q31
 * 
S
,

1391 
ut8_t
 
numSges
,

1392 
q31_t
 * 
pCffs
,

1393 
q31_t
 * 
pS
,

1394 
t8_t
 
poShi
);

1405 
m_biquad_sde_df1_f32
(

1406 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1407 
t32_t
 * 
pSrc
,

1408 
t32_t
 * 
pD
,

1409 
ut32_t
 
blockSize
);

1420 
m_biquad_sde_df1__f32
(

1421 
m_biquad_sd_df1__f32
 * 
S
,

1422 
ut8_t
 
numSges
,

1423 
t32_t
 * 
pCffs
,

1424 
t32_t
 * 
pS
);

1433 
ut16_t
 
numRows
;

1434 
ut16_t
 
numCs
;

1435 
t32_t
 *
pDa
;

1436 } 
	tm_mrix__f32
;

1445 
ut16_t
 
numRows
;

1446 
ut16_t
 
numCs
;

1447 
t64_t
 *
pDa
;

1448 } 
	tm_mrix__f64
;

1456 
ut16_t
 
numRows
;

1457 
ut16_t
 
numCs
;

1458 
q15_t
 *
pDa
;

1460 } 
	tm_mrix__q15
;

1468 
ut16_t
 
numRows
;

1469 
ut16_t
 
numCs
;

1470 
q31_t
 *
pDa
;

1472 } 
	tm_mrix__q31
;

1485 
m_us
 
m_m_add_f32
(

1486 cڡ 
m_mrix__f32
 * 
pSrcA
,

1487 cڡ 
m_mrix__f32
 * 
pSrcB
,

1488 
m_mrix__f32
 * 
pD
);

1499 
m_us
 
m_m_add_q15
(

1500 cڡ 
m_mrix__q15
 * 
pSrcA
,

1501 cڡ 
m_mrix__q15
 * 
pSrcB
,

1502 
m_mrix__q15
 * 
pD
);

1513 
m_us
 
m_m_add_q31
(

1514 cڡ 
m_mrix__q31
 * 
pSrcA
,

1515 cڡ 
m_mrix__q31
 * 
pSrcB
,

1516 
m_mrix__q31
 * 
pD
);

1527 
m_us
 
m_m_cmx_mu_f32
(

1528 cڡ 
m_mrix__f32
 * 
pSrcA
,

1529 cڡ 
m_mrix__f32
 * 
pSrcB
,

1530 
m_mrix__f32
 * 
pD
);

1541 
m_us
 
m_m_cmx_mu_q15
(

1542 cڡ 
m_mrix__q15
 * 
pSrcA
,

1543 cڡ 
m_mrix__q15
 * 
pSrcB
,

1544 
m_mrix__q15
 * 
pD
,

1545 
q15_t
 * 
pSch
);

1556 
m_us
 
m_m_cmx_mu_q31
(

1557 cڡ 
m_mrix__q31
 * 
pSrcA
,

1558 cڡ 
m_mrix__q31
 * 
pSrcB
,

1559 
m_mrix__q31
 * 
pD
);

1570 
m_us
 
m_m_s_f32
(

1571 cڡ 
m_mrix__f32
 * 
pSrc
,

1572 
m_mrix__f32
 * 
pD
);

1583 
m_us
 
m_m_s_q15
(

1584 cڡ 
m_mrix__q15
 * 
pSrc
,

1585 
m_mrix__q15
 * 
pD
);

1595 
m_us
 
m_m_s_q31
(

1596 cڡ 
m_mrix__q31
 * 
pSrc
,

1597 
m_mrix__q31
 * 
pD
);

1609 
m_us
 
m_m_mu_f32
(

1610 cڡ 
m_mrix__f32
 * 
pSrcA
,

1611 cڡ 
m_mrix__f32
 * 
pSrcB
,

1612 
m_mrix__f32
 * 
pD
);

1624 
m_us
 
m_m_mu_q15
(

1625 cڡ 
m_mrix__q15
 * 
pSrcA
,

1626 cڡ 
m_mrix__q15
 * 
pSrcB
,

1627 
m_mrix__q15
 * 
pD
,

1628 
q15_t
 * 
pS
);

1640 
m_us
 
m_m_mu__q15
(

1641 cڡ 
m_mrix__q15
 * 
pSrcA
,

1642 cڡ 
m_mrix__q15
 * 
pSrcB
,

1643 
m_mrix__q15
 * 
pD
,

1644 
q15_t
 * 
pS
);

1655 
m_us
 
m_m_mu_q31
(

1656 cڡ 
m_mrix__q31
 * 
pSrcA
,

1657 cڡ 
m_mrix__q31
 * 
pSrcB
,

1658 
m_mrix__q31
 * 
pD
);

1669 
m_us
 
m_m_mu__q31
(

1670 cڡ 
m_mrix__q31
 * 
pSrcA
,

1671 cڡ 
m_mrix__q31
 * 
pSrcB
,

1672 
m_mrix__q31
 * 
pD
);

1684 
m_us
 
m_m_sub_f32
(

1685 cڡ 
m_mrix__f32
 * 
pSrcA
,

1686 cڡ 
m_mrix__f32
 * 
pSrcB
,

1687 
m_mrix__f32
 * 
pD
);

1698 
m_us
 
m_m_sub_q15
(

1699 cڡ 
m_mrix__q15
 * 
pSrcA
,

1700 cڡ 
m_mrix__q15
 * 
pSrcB
,

1701 
m_mrix__q15
 * 
pD
);

1712 
m_us
 
m_m_sub_q31
(

1713 cڡ 
m_mrix__q31
 * 
pSrcA
,

1714 cڡ 
m_mrix__q31
 * 
pSrcB
,

1715 
m_mrix__q31
 * 
pD
);

1726 
m_us
 
m_m_s_f32
(

1727 cڡ 
m_mrix__f32
 * 
pSrc
,

1728 
t32_t
 
s
,

1729 
m_mrix__f32
 * 
pD
);

1741 
m_us
 
m_m_s_q15
(

1742 cڡ 
m_mrix__q15
 * 
pSrc
,

1743 
q15_t
 
sF
,

1744 
t32_t
 
shi
,

1745 
m_mrix__q15
 * 
pD
);

1757 
m_us
 
m_m_s_q31
(

1758 cڡ 
m_mrix__q31
 * 
pSrc
,

1759 
q31_t
 
sF
,

1760 
t32_t
 
shi
,

1761 
m_mrix__q31
 * 
pD
);

1773 
m_m__q31
(

1774 
m_mrix__q31
 * 
S
,

1775 
ut16_t
 
nRows
,

1776 
ut16_t
 
nCumns
,

1777 
q31_t
 * 
pDa
);

1788 
m_m__q15
(

1789 
m_mrix__q15
 * 
S
,

1790 
ut16_t
 
nRows
,

1791 
ut16_t
 
nCumns
,

1792 
q15_t
 * 
pDa
);

1803 
m_m__f32
(

1804 
m_mrix__f32
 * 
S
,

1805 
ut16_t
 
nRows
,

1806 
ut16_t
 
nCumns
,

1807 
t32_t
 * 
pDa
);

1816 
q15_t
 
A0
;

1817 #ifde
ARM_MATH_CM0_FAMILY


1818 
q15_t
 
A1
;

1819 
q15_t
 
A2
;

1821 
q31_t
 
A1
;

1823 
q15_t
 
e
[3];

1824 
q15_t
 
Kp
;

1825 
q15_t
 
Ki
;

1826 
q15_t
 
Kd
;

1827 } 
	tm_pid__q15
;

1834 
q31_t
 
A0
;

1835 
q31_t
 
A1
;

1836 
q31_t
 
A2
;

1837 
q31_t
 
e
[3];

1838 
q31_t
 
Kp
;

1839 
q31_t
 
Ki
;

1840 
q31_t
 
Kd
;

1842 } 
	tm_pid__q31
;

1849 
t32_t
 
A0
;

1850 
t32_t
 
A1
;

1851 
t32_t
 
A2
;

1852 
t32_t
 
e
[3];

1853 
t32_t
 
Kp
;

1854 
t32_t
 
Ki
;

1855 
t32_t
 
Kd
;

1856 } 
	tm_pid__f32
;

1866 
m_pid__f32
(

1867 
m_pid__f32
 * 
S
,

1868 
t32_t
 
tSFg
);

1875 
m_pid_t_f32
(

1876 
m_pid__f32
 * 
S
);

1885 
m_pid__q31
(

1886 
m_pid__q31
 * 
S
,

1887 
t32_t
 
tSFg
);

1896 
m_pid_t_q31
(

1897 
m_pid__q31
 * 
S
);

1905 
m_pid__q15
(

1906 
m_pid__q15
 * 
S
,

1907 
t32_t
 
tSFg
);

1914 
m_pid_t_q15
(

1915 
m_pid__q15
 * 
S
);

1923 
ut32_t
 
nVues
;

1924 
t32_t
 
x1
;

1925 
t32_t
 
xScg
;

1926 
t32_t
 *
pYDa
;

1927 } 
	tm_lr___f32
;

1935 
ut16_t
 
numRows
;

1936 
ut16_t
 
numCs
;

1937 
t32_t
 *
pDa
;

1938 } 
	tm_br___f32
;

1946 
ut16_t
 
numRows
;

1947 
ut16_t
 
numCs
;

1948 
q31_t
 *
pDa
;

1949 } 
	tm_br___q31
;

1957 
ut16_t
 
numRows
;

1958 
ut16_t
 
numCs
;

1959 
q15_t
 *
pDa
;

1960 } 
	tm_br___q15
;

1968 
ut16_t
 
numRows
;

1969 
ut16_t
 
numCs
;

1970 
q7_t
 *
pDa
;

1971 } 
	tm_br___q7
;

1983 
m_mu_q7
(

1984 
q7_t
 * 
pSrcA
,

1985 
q7_t
 * 
pSrcB
,

1986 
q7_t
 * 
pD
,

1987 
ut32_t
 
blockSize
);

1998 
m_mu_q15
(

1999 
q15_t
 * 
pSrcA
,

2000 
q15_t
 * 
pSrcB
,

2001 
q15_t
 * 
pD
,

2002 
ut32_t
 
blockSize
);

2013 
m_mu_q31
(

2014 
q31_t
 * 
pSrcA
,

2015 
q31_t
 * 
pSrcB
,

2016 
q31_t
 * 
pD
,

2017 
ut32_t
 
blockSize
);

2028 
m_mu_f32
(

2029 
t32_t
 * 
pSrcA
,

2030 
t32_t
 * 
pSrcB
,

2031 
t32_t
 * 
pD
,

2032 
ut32_t
 
blockSize
);

2045 
ut16_t
 
fL
;

2046 
ut8_t
 
ifFg
;

2047 
ut8_t
 
bRevFg
;

2048 
q15_t
 *
pTwidd
;

2049 
ut16_t
 *
pBRevTab
;

2050 
ut16_t
 
twidCfModifr
;

2051 
ut16_t
 
bRevFa
;

2052 } 
	tm_cf_dix2__q15
;

2055 
m_us
 
m_cf_dix2__q15
(

2056 
m_cf_dix2__q15
 * 
S
,

2057 
ut16_t
 
fL
,

2058 
ut8_t
 
ifFg
,

2059 
ut8_t
 
bRevFg
);

2062 
m_cf_dix2_q15
(

2063 cڡ 
m_cf_dix2__q15
 * 
S
,

2064 
q15_t
 * 
pSrc
);

2074 
ut16_t
 
fL
;

2075 
ut8_t
 
ifFg
;

2076 
ut8_t
 
bRevFg
;

2077 
q15_t
 *
pTwidd
;

2078 
ut16_t
 *
pBRevTab
;

2079 
ut16_t
 
twidCfModifr
;

2080 
ut16_t
 
bRevFa
;

2081 } 
	tm_cf_dix4__q15
;

2084 
m_us
 
m_cf_dix4__q15
(

2085 
m_cf_dix4__q15
 * 
S
,

2086 
ut16_t
 
fL
,

2087 
ut8_t
 
ifFg
,

2088 
ut8_t
 
bRevFg
);

2091 
m_cf_dix4_q15
(

2092 cڡ 
m_cf_dix4__q15
 * 
S
,

2093 
q15_t
 * 
pSrc
);

2101 
ut16_t
 
fL
;

2102 
ut8_t
 
ifFg
;

2103 
ut8_t
 
bRevFg
;

2104 
q31_t
 *
pTwidd
;

2105 
ut16_t
 *
pBRevTab
;

2106 
ut16_t
 
twidCfModifr
;

2107 
ut16_t
 
bRevFa
;

2108 } 
	tm_cf_dix2__q31
;

2111 
m_us
 
m_cf_dix2__q31
(

2112 
m_cf_dix2__q31
 * 
S
,

2113 
ut16_t
 
fL
,

2114 
ut8_t
 
ifFg
,

2115 
ut8_t
 
bRevFg
);

2118 
m_cf_dix2_q31
(

2119 cڡ 
m_cf_dix2__q31
 * 
S
,

2120 
q31_t
 * 
pSrc
);

2128 
ut16_t
 
fL
;

2129 
ut8_t
 
ifFg
;

2130 
ut8_t
 
bRevFg
;

2131 
q31_t
 *
pTwidd
;

2132 
ut16_t
 *
pBRevTab
;

2133 
ut16_t
 
twidCfModifr
;

2134 
ut16_t
 
bRevFa
;

2135 } 
	tm_cf_dix4__q31
;

2138 
m_cf_dix4_q31
(

2139 cڡ 
m_cf_dix4__q31
 * 
S
,

2140 
q31_t
 * 
pSrc
);

2143 
m_us
 
m_cf_dix4__q31
(

2144 
m_cf_dix4__q31
 * 
S
,

2145 
ut16_t
 
fL
,

2146 
ut8_t
 
ifFg
,

2147 
ut8_t
 
bRevFg
);

2155 
ut16_t
 
fL
;

2156 
ut8_t
 
ifFg
;

2157 
ut8_t
 
bRevFg
;

2158 
t32_t
 *
pTwidd
;

2159 
ut16_t
 *
pBRevTab
;

2160 
ut16_t
 
twidCfModifr
;

2161 
ut16_t
 
bRevFa
;

2162 
t32_t
 
ebyfL
;

2163 } 
	tm_cf_dix2__f32
;

2166 
m_us
 
m_cf_dix2__f32
(

2167 
m_cf_dix2__f32
 * 
S
,

2168 
ut16_t
 
fL
,

2169 
ut8_t
 
ifFg
,

2170 
ut8_t
 
bRevFg
);

2173 
m_cf_dix2_f32
(

2174 cڡ 
m_cf_dix2__f32
 * 
S
,

2175 
t32_t
 * 
pSrc
);

2183 
ut16_t
 
fL
;

2184 
ut8_t
 
ifFg
;

2185 
ut8_t
 
bRevFg
;

2186 
t32_t
 *
pTwidd
;

2187 
ut16_t
 *
pBRevTab
;

2188 
ut16_t
 
twidCfModifr
;

2189 
ut16_t
 
bRevFa
;

2190 
t32_t
 
ebyfL
;

2191 } 
	tm_cf_dix4__f32
;

2194 
m_us
 
m_cf_dix4__f32
(

2195 
m_cf_dix4__f32
 * 
S
,

2196 
ut16_t
 
fL
,

2197 
ut8_t
 
ifFg
,

2198 
ut8_t
 
bRevFg
);

2201 
m_cf_dix4_f32
(

2202 cڡ 
m_cf_dix4__f32
 * 
S
,

2203 
t32_t
 * 
pSrc
);

2211 
ut16_t
 
fL
;

2212 cڡ 
q15_t
 *
pTwidd
;

2213 cڡ 
ut16_t
 *
pBRevTab
;

2214 
ut16_t
 
bRevLgth
;

2215 } 
	tm_cf__q15
;

2217 
m_cf_q15
(

2218 cڡ 
m_cf__q15
 * 
S
,

2219 
q15_t
 * 
p1
,

2220 
ut8_t
 
ifFg
,

2221 
ut8_t
 
bRevFg
);

2229 
ut16_t
 
fL
;

2230 cڡ 
q31_t
 *
pTwidd
;

2231 cڡ 
ut16_t
 *
pBRevTab
;

2232 
ut16_t
 
bRevLgth
;

2233 } 
	tm_cf__q31
;

2235 
m_cf_q31
(

2236 cڡ 
m_cf__q31
 * 
S
,

2237 
q31_t
 * 
p1
,

2238 
ut8_t
 
ifFg
,

2239 
ut8_t
 
bRevFg
);

2247 
ut16_t
 
fL
;

2248 cڡ 
t32_t
 *
pTwidd
;

2249 cڡ 
ut16_t
 *
pBRevTab
;

2250 
ut16_t
 
bRevLgth
;

2251 } 
	tm_cf__f32
;

2253 
m_cf_f32
(

2254 cڡ 
m_cf__f32
 * 
S
,

2255 
t32_t
 * 
p1
,

2256 
ut8_t
 
ifFg
,

2257 
ut8_t
 
bRevFg
);

2265 
ut32_t
 
fLRl
;

2266 
ut8_t
 
ifFgR
;

2267 
ut8_t
 
bRevFgR
;

2268 
ut32_t
 
twidCfRModifr
;

2269 
q15_t
 *
pTwiddARl
;

2270 
q15_t
 *
pTwiddBRl
;

2271 cڡ 
m_cf__q15
 *
pCf
;

2272 } 
	tm_rf__q15
;

2274 
m_us
 
m_rf__q15
(

2275 
m_rf__q15
 * 
S
,

2276 
ut32_t
 
fLRl
,

2277 
ut32_t
 
ifFgR
,

2278 
ut32_t
 
bRevFg
);

2280 
m_rf_q15
(

2281 cڡ 
m_rf__q15
 * 
S
,

2282 
q15_t
 * 
pSrc
,

2283 
q15_t
 * 
pD
);

2291 
ut32_t
 
fLRl
;

2292 
ut8_t
 
ifFgR
;

2293 
ut8_t
 
bRevFgR
;

2294 
ut32_t
 
twidCfRModifr
;

2295 
q31_t
 *
pTwiddARl
;

2296 
q31_t
 *
pTwiddBRl
;

2297 cڡ 
m_cf__q31
 *
pCf
;

2298 } 
	tm_rf__q31
;

2300 
m_us
 
m_rf__q31
(

2301 
m_rf__q31
 * 
S
,

2302 
ut32_t
 
fLRl
,

2303 
ut32_t
 
ifFgR
,

2304 
ut32_t
 
bRevFg
);

2306 
m_rf_q31
(

2307 cڡ 
m_rf__q31
 * 
S
,

2308 
q31_t
 * 
pSrc
,

2309 
q31_t
 * 
pD
);

2317 
ut32_t
 
fLRl
;

2318 
ut16_t
 
fLBy2
;

2319 
ut8_t
 
ifFgR
;

2320 
ut8_t
 
bRevFgR
;

2321 
ut32_t
 
twidCfRModifr
;

2322 
t32_t
 *
pTwiddARl
;

2323 
t32_t
 *
pTwiddBRl
;

2324 
m_cf_dix4__f32
 *
pCf
;

2325 } 
	tm_rf__f32
;

2327 
m_us
 
m_rf__f32
(

2328 
m_rf__f32
 * 
S
,

2329 
m_cf_dix4__f32
 * 
S_CFFT
,

2330 
ut32_t
 
fLRl
,

2331 
ut32_t
 
ifFgR
,

2332 
ut32_t
 
bRevFg
);

2334 
m_rf_f32
(

2335 cڡ 
m_rf__f32
 * 
S
,

2336 
t32_t
 * 
pSrc
,

2337 
t32_t
 * 
pD
);

2345 
m_cf__f32
 
St
;

2346 
ut16_t
 
fLRFFT
;

2347 
t32_t
 * 
pTwiddRFFT
;

2348 } 
	tm_rf___f32
 ;

2350 
m_us
 
m_rf___f32
 (

2351 
m_rf___f32
 * 
S
,

2352 
ut16_t
 
fL
);

2354 
m_rf__f32
(

2355 
m_rf___f32
 * 
S
,

2356 
t32_t
 * 
p
, flt32_* 
pOut
,

2357 
ut8_t
 
ifFg
);

2365 
ut16_t
 
N
;

2366 
ut16_t
 
Nby2
;

2367 
t32_t
 
nmize
;

2368 
t32_t
 *
pTwidd
;

2369 
t32_t
 *
pCosFa
;

2370 
m_rf__f32
 *
pRf
;

2371 
m_cf_dix4__f32
 *
pCf
;

2372 } 
	tm_d4__f32
;

2385 
m_us
 
m_d4__f32
(

2386 
m_d4__f32
 * 
S
,

2387 
m_rf__f32
 * 
S_RFFT
,

2388 
m_cf_dix4__f32
 * 
S_CFFT
,

2389 
ut16_t
 
N
,

2390 
ut16_t
 
Nby2
,

2391 
t32_t
 
nmize
);

2401 
m_d4_f32
(

2402 cڡ 
m_d4__f32
 * 
S
,

2403 
t32_t
 * 
pS
,

2404 
t32_t
 * 
pIƚeBufr
);

2412 
ut16_t
 
N
;

2413 
ut16_t
 
Nby2
;

2414 
q31_t
 
nmize
;

2415 
q31_t
 *
pTwidd
;

2416 
q31_t
 *
pCosFa
;

2417 
m_rf__q31
 *
pRf
;

2418 
m_cf_dix4__q31
 *
pCf
;

2419 } 
	tm_d4__q31
;

2432 
m_us
 
m_d4__q31
(

2433 
m_d4__q31
 * 
S
,

2434 
m_rf__q31
 * 
S_RFFT
,

2435 
m_cf_dix4__q31
 * 
S_CFFT
,

2436 
ut16_t
 
N
,

2437 
ut16_t
 
Nby2
,

2438 
q31_t
 
nmize
);

2448 
m_d4_q31
(

2449 cڡ 
m_d4__q31
 * 
S
,

2450 
q31_t
 * 
pS
,

2451 
q31_t
 * 
pIƚeBufr
);

2459 
ut16_t
 
N
;

2460 
ut16_t
 
Nby2
;

2461 
q15_t
 
nmize
;

2462 
q15_t
 *
pTwidd
;

2463 
q15_t
 *
pCosFa
;

2464 
m_rf__q15
 *
pRf
;

2465 
m_cf_dix4__q15
 *
pCf
;

2466 } 
	tm_d4__q15
;

2479 
m_us
 
m_d4__q15
(

2480 
m_d4__q15
 * 
S
,

2481 
m_rf__q15
 * 
S_RFFT
,

2482 
m_cf_dix4__q15
 * 
S_CFFT
,

2483 
ut16_t
 
N
,

2484 
ut16_t
 
Nby2
,

2485 
q15_t
 
nmize
);

2495 
m_d4_q15
(

2496 cڡ 
m_d4__q15
 * 
S
,

2497 
q15_t
 * 
pS
,

2498 
q15_t
 * 
pIƚeBufr
);

2509 
m_add_f32
(

2510 
t32_t
 * 
pSrcA
,

2511 
t32_t
 * 
pSrcB
,

2512 
t32_t
 * 
pD
,

2513 
ut32_t
 
blockSize
);

2524 
m_add_q7
(

2525 
q7_t
 * 
pSrcA
,

2526 
q7_t
 * 
pSrcB
,

2527 
q7_t
 * 
pD
,

2528 
ut32_t
 
blockSize
);

2539 
m_add_q15
(

2540 
q15_t
 * 
pSrcA
,

2541 
q15_t
 * 
pSrcB
,

2542 
q15_t
 * 
pD
,

2543 
ut32_t
 
blockSize
);

2554 
m_add_q31
(

2555 
q31_t
 * 
pSrcA
,

2556 
q31_t
 * 
pSrcB
,

2557 
q31_t
 * 
pD
,

2558 
ut32_t
 
blockSize
);

2569 
m_sub_f32
(

2570 
t32_t
 * 
pSrcA
,

2571 
t32_t
 * 
pSrcB
,

2572 
t32_t
 * 
pD
,

2573 
ut32_t
 
blockSize
);

2584 
m_sub_q7
(

2585 
q7_t
 * 
pSrcA
,

2586 
q7_t
 * 
pSrcB
,

2587 
q7_t
 * 
pD
,

2588 
ut32_t
 
blockSize
);

2599 
m_sub_q15
(

2600 
q15_t
 * 
pSrcA
,

2601 
q15_t
 * 
pSrcB
,

2602 
q15_t
 * 
pD
,

2603 
ut32_t
 
blockSize
);

2614 
m_sub_q31
(

2615 
q31_t
 * 
pSrcA
,

2616 
q31_t
 * 
pSrcB
,

2617 
q31_t
 * 
pD
,

2618 
ut32_t
 
blockSize
);

2629 
m_s_f32
(

2630 
t32_t
 * 
pSrc
,

2631 
t32_t
 
s
,

2632 
t32_t
 * 
pD
,

2633 
ut32_t
 
blockSize
);

2645 
m_s_q7
(

2646 
q7_t
 * 
pSrc
,

2647 
q7_t
 
sF
,

2648 
t8_t
 
shi
,

2649 
q7_t
 * 
pD
,

2650 
ut32_t
 
blockSize
);

2662 
m_s_q15
(

2663 
q15_t
 * 
pSrc
,

2664 
q15_t
 
sF
,

2665 
t8_t
 
shi
,

2666 
q15_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2679 
m_s_q31
(

2680 
q31_t
 * 
pSrc
,

2681 
q31_t
 
sF
,

2682 
t8_t
 
shi
,

2683 
q31_t
 * 
pD
,

2684 
ut32_t
 
blockSize
);

2694 
m_abs_q7
(

2695 
q7_t
 * 
pSrc
,

2696 
q7_t
 * 
pD
,

2697 
ut32_t
 
blockSize
);

2707 
m_abs_f32
(

2708 
t32_t
 * 
pSrc
,

2709 
t32_t
 * 
pD
,

2710 
ut32_t
 
blockSize
);

2720 
m_abs_q15
(

2721 
q15_t
 * 
pSrc
,

2722 
q15_t
 * 
pD
,

2723 
ut32_t
 
blockSize
);

2733 
m_abs_q31
(

2734 
q31_t
 * 
pSrc
,

2735 
q31_t
 * 
pD
,

2736 
ut32_t
 
blockSize
);

2747 
m_d_od_f32
(

2748 
t32_t
 * 
pSrcA
,

2749 
t32_t
 * 
pSrcB
,

2750 
ut32_t
 
blockSize
,

2751 
t32_t
 * 
su
);

2762 
m_d_od_q7
(

2763 
q7_t
 * 
pSrcA
,

2764 
q7_t
 * 
pSrcB
,

2765 
ut32_t
 
blockSize
,

2766 
q31_t
 * 
su
);

2777 
m_d_od_q15
(

2778 
q15_t
 * 
pSrcA
,

2779 
q15_t
 * 
pSrcB
,

2780 
ut32_t
 
blockSize
,

2781 
q63_t
 * 
su
);

2792 
m_d_od_q31
(

2793 
q31_t
 * 
pSrcA
,

2794 
q31_t
 * 
pSrcB
,

2795 
ut32_t
 
blockSize
,

2796 
q63_t
 * 
su
);

2807 
m_shi_q7
(

2808 
q7_t
 * 
pSrc
,

2809 
t8_t
 
shiBs
,

2810 
q7_t
 * 
pD
,

2811 
ut32_t
 
blockSize
);

2822 
m_shi_q15
(

2823 
q15_t
 * 
pSrc
,

2824 
t8_t
 
shiBs
,

2825 
q15_t
 * 
pD
,

2826 
ut32_t
 
blockSize
);

2837 
m_shi_q31
(

2838 
q31_t
 * 
pSrc
,

2839 
t8_t
 
shiBs
,

2840 
q31_t
 * 
pD
,

2841 
ut32_t
 
blockSize
);

2852 
m_offt_f32
(

2853 
t32_t
 * 
pSrc
,

2854 
t32_t
 
offt
,

2855 
t32_t
 * 
pD
,

2856 
ut32_t
 
blockSize
);

2867 
m_offt_q7
(

2868 
q7_t
 * 
pSrc
,

2869 
q7_t
 
offt
,

2870 
q7_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2882 
m_offt_q15
(

2883 
q15_t
 * 
pSrc
,

2884 
q15_t
 
offt
,

2885 
q15_t
 * 
pD
,

2886 
ut32_t
 
blockSize
);

2897 
m_offt_q31
(

2898 
q31_t
 * 
pSrc
,

2899 
q31_t
 
offt
,

2900 
q31_t
 * 
pD
,

2901 
ut32_t
 
blockSize
);

2911 
m_ge_f32
(

2912 
t32_t
 * 
pSrc
,

2913 
t32_t
 * 
pD
,

2914 
ut32_t
 
blockSize
);

2924 
m_ge_q7
(

2925 
q7_t
 * 
pSrc
,

2926 
q7_t
 * 
pD
,

2927 
ut32_t
 
blockSize
);

2937 
m_ge_q15
(

2938 
q15_t
 * 
pSrc
,

2939 
q15_t
 * 
pD
,

2940 
ut32_t
 
blockSize
);

2950 
m_ge_q31
(

2951 
q31_t
 * 
pSrc
,

2952 
q31_t
 * 
pD
,

2953 
ut32_t
 
blockSize
);

2961 
m_cy_f32
(

2962 
t32_t
 * 
pSrc
,

2963 
t32_t
 * 
pD
,

2964 
ut32_t
 
blockSize
);

2973 
m_cy_q7
(

2974 
q7_t
 * 
pSrc
,

2975 
q7_t
 * 
pD
,

2976 
ut32_t
 
blockSize
);

2985 
m_cy_q15
(

2986 
q15_t
 * 
pSrc
,

2987 
q15_t
 * 
pD
,

2988 
ut32_t
 
blockSize
);

2997 
m_cy_q31
(

2998 
q31_t
 * 
pSrc
,

2999 
q31_t
 * 
pD
,

3000 
ut32_t
 
blockSize
);

3008 
m_fl_f32
(

3009 
t32_t
 
vue
,

3010 
t32_t
 * 
pD
,

3011 
ut32_t
 
blockSize
);

3020 
m_fl_q7
(

3021 
q7_t
 
vue
,

3022 
q7_t
 * 
pD
,

3023 
ut32_t
 
blockSize
);

3032 
m_fl_q15
(

3033 
q15_t
 
vue
,

3034 
q15_t
 * 
pD
,

3035 
ut32_t
 
blockSize
);

3044 
m_fl_q31
(

3045 
q31_t
 
vue
,

3046 
q31_t
 * 
pD
,

3047 
ut32_t
 
blockSize
);

3059 
m_cv_f32
(

3060 
t32_t
 * 
pSrcA
,

3061 
ut32_t
 
cAL
,

3062 
t32_t
 * 
pSrcB
,

3063 
ut32_t
 
cBL
,

3064 
t32_t
 * 
pD
);

3080 
m_cv_t_q15
(

3081 
q15_t
 * 
pSrcA
,

3082 
ut32_t
 
cAL
,

3083 
q15_t
 * 
pSrcB
,

3084 
ut32_t
 
cBL
,

3085 
q15_t
 * 
pD
,

3086 
q15_t
 * 
pSch1
,

3087 
q15_t
 * 
pSch2
);

3100 
m_cv_q15
(

3101 
q15_t
 * 
pSrcA
,

3102 
ut32_t
 
cAL
,

3103 
q15_t
 * 
pSrcB
,

3104 
ut32_t
 
cBL
,

3105 
q15_t
 * 
pD
);

3117 
m_cv__q15
(

3118 
q15_t
 * 
pSrcA
,

3119 
ut32_t
 
cAL
,

3120 
q15_t
 * 
pSrcB
,

3121 
ut32_t
 
cBL
,

3122 
q15_t
 * 
pD
);

3136 
m_cv__t_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
q15_t
 * 
pSch1
,

3143 
q15_t
 * 
pSch2
);

3157 
m_cv_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
);

3174 
m_cv__q31
(

3175 
q31_t
 * 
pSrcA
,

3176 
ut32_t
 
cAL
,

3177 
q31_t
 * 
pSrcB
,

3178 
ut32_t
 
cBL
,

3179 
q31_t
 * 
pD
);

3194 
m_cv_t_q7
(

3195 
q7_t
 * 
pSrcA
,

3196 
ut32_t
 
cAL
,

3197 
q7_t
 * 
pSrcB
,

3198 
ut32_t
 
cBL
,

3199 
q7_t
 * 
pD
,

3200 
q15_t
 * 
pSch1
,

3201 
q15_t
 * 
pSch2
);

3215 
m_cv_q7
(

3216 
q7_t
 * 
pSrcA
,

3217 
ut32_t
 
cAL
,

3218 
q7_t
 * 
pSrcB
,

3219 
ut32_t
 
cBL
,

3220 
q7_t
 * 
pD
);

3235 
m_us
 
m_cv_l_f32
(

3236 
t32_t
 * 
pSrcA
,

3237 
ut32_t
 
cAL
,

3238 
t32_t
 * 
pSrcB
,

3239 
ut32_t
 
cBL
,

3240 
t32_t
 * 
pD
,

3241 
ut32_t
 
fIndex
,

3242 
ut32_t
 
numPots
);

3258 
m_us
 
m_cv_l_t_q15
(

3259 
q15_t
 * 
pSrcA
,

3260 
ut32_t
 
cAL
,

3261 
q15_t
 * 
pSrcB
,

3262 
ut32_t
 
cBL
,

3263 
q15_t
 * 
pD
,

3264 
ut32_t
 
fIndex
,

3265 
ut32_t
 
numPots
,

3266 
q15_t
 * 
pSch1
,

3267 
q15_t
 * 
pSch2
);

3282 
m_us
 
m_cv_l_q15
(

3283 
q15_t
 * 
pSrcA
,

3284 
ut32_t
 
cAL
,

3285 
q15_t
 * 
pSrcB
,

3286 
ut32_t
 
cBL
,

3287 
q15_t
 * 
pD
,

3288 
ut32_t
 
fIndex
,

3289 
ut32_t
 
numPots
);

3303 
m_us
 
m_cv_l__q15
(

3304 
q15_t
 * 
pSrcA
,

3305 
ut32_t
 
cAL
,

3306 
q15_t
 * 
pSrcB
,

3307 
ut32_t
 
cBL
,

3308 
q15_t
 * 
pD
,

3309 
ut32_t
 
fIndex
,

3310 
ut32_t
 
numPots
);

3327 
m_us
 
m_cv_l__t_q15
(

3328 
q15_t
 * 
pSrcA
,

3329 
ut32_t
 
cAL
,

3330 
q15_t
 * 
pSrcB
,

3331 
ut32_t
 
cBL
,

3332 
q15_t
 * 
pD
,

3333 
ut32_t
 
fIndex
,

3334 
ut32_t
 
numPots
,

3335 
q15_t
 * 
pSch1
,

3336 
q15_t
 * 
pSch2
);

3351 
m_us
 
m_cv_l_q31
(

3352 
q31_t
 * 
pSrcA
,

3353 
ut32_t
 
cAL
,

3354 
q31_t
 * 
pSrcB
,

3355 
ut32_t
 
cBL
,

3356 
q31_t
 * 
pD
,

3357 
ut32_t
 
fIndex
,

3358 
ut32_t
 
numPots
);

3373 
m_us
 
m_cv_l__q31
(

3374 
q31_t
 * 
pSrcA
,

3375 
ut32_t
 
cAL
,

3376 
q31_t
 * 
pSrcB
,

3377 
ut32_t
 
cBL
,

3378 
q31_t
 * 
pD
,

3379 
ut32_t
 
fIndex
,

3380 
ut32_t
 
numPots
);

3397 
m_us
 
m_cv_l_t_q7
(

3398 
q7_t
 * 
pSrcA
,

3399 
ut32_t
 
cAL
,

3400 
q7_t
 * 
pSrcB
,

3401 
ut32_t
 
cBL
,

3402 
q7_t
 * 
pD
,

3403 
ut32_t
 
fIndex
,

3404 
ut32_t
 
numPots
,

3405 
q15_t
 * 
pSch1
,

3406 
q15_t
 * 
pSch2
);

3421 
m_us
 
m_cv_l_q7
(

3422 
q7_t
 * 
pSrcA
,

3423 
ut32_t
 
cAL
,

3424 
q7_t
 * 
pSrcB
,

3425 
ut32_t
 
cBL
,

3426 
q7_t
 * 
pD
,

3427 
ut32_t
 
fIndex
,

3428 
ut32_t
 
numPots
);

3438 
ut8_t
 
M
;

3439 
ut16_t
 
numTs
;

3440 
q15_t
 *
pCffs
;

3441 
q15_t
 *
pS
;

3442 } 
	tm_f_decime__q15
;

3450 
ut8_t
 
M
;

3451 
ut16_t
 
numTs
;

3452 
q31_t
 *
pCffs
;

3453 
q31_t
 *
pS
;

3455 } 
	tm_f_decime__q31
;

3463 
ut8_t
 
M
;

3464 
ut16_t
 
numTs
;

3465 
t32_t
 *
pCffs
;

3466 
t32_t
 *
pS
;

3468 } 
	tm_f_decime__f32
;

3481 
m_f_decime_f32
(

3482 cڡ 
m_f_decime__f32
 * 
S
,

3483 
t32_t
 * 
pSrc
,

3484 
t32_t
 * 
pD
,

3485 
ut32_t
 
blockSize
);

3500 
m_us
 
m_f_decime__f32
(

3501 
m_f_decime__f32
 * 
S
,

3502 
ut16_t
 
numTs
,

3503 
ut8_t
 
M
,

3504 
t32_t
 * 
pCffs
,

3505 
t32_t
 * 
pS
,

3506 
ut32_t
 
blockSize
);

3517 
m_f_decime_q15
(

3518 cڡ 
m_f_decime__q15
 * 
S
,

3519 
q15_t
 * 
pSrc
,

3520 
q15_t
 * 
pD
,

3521 
ut32_t
 
blockSize
);

3532 
m_f_decime__q15
(

3533 cڡ 
m_f_decime__q15
 * 
S
,

3534 
q15_t
 * 
pSrc
,

3535 
q15_t
 * 
pD
,

3536 
ut32_t
 
blockSize
);

3552 
m_us
 
m_f_decime__q15
(

3553 
m_f_decime__q15
 * 
S
,

3554 
ut16_t
 
numTs
,

3555 
ut8_t
 
M
,

3556 
q15_t
 * 
pCffs
,

3557 
q15_t
 * 
pS
,

3558 
ut32_t
 
blockSize
);

3569 
m_f_decime_q31
(

3570 cڡ 
m_f_decime__q31
 * 
S
,

3571 
q31_t
 * 
pSrc
,

3572 
q31_t
 * 
pD
,

3573 
ut32_t
 
blockSize
);

3584 
m_f_decime__q31
(

3585 
m_f_decime__q31
 * 
S
,

3586 
q31_t
 * 
pSrc
,

3587 
q31_t
 * 
pD
,

3588 
ut32_t
 
blockSize
);

3603 
m_us
 
m_f_decime__q31
(

3604 
m_f_decime__q31
 * 
S
,

3605 
ut16_t
 
numTs
,

3606 
ut8_t
 
M
,

3607 
q31_t
 * 
pCffs
,

3608 
q31_t
 * 
pS
,

3609 
ut32_t
 
blockSize
);

3619 
ut8_t
 
L
;

3620 
ut16_t
 
phaLgth
;

3621 
q15_t
 *
pCffs
;

3622 
q15_t
 *
pS
;

3623 } 
	tm_f_ީe__q15
;

3631 
ut8_t
 
L
;

3632 
ut16_t
 
phaLgth
;

3633 
q31_t
 *
pCffs
;

3634 
q31_t
 *
pS
;

3635 } 
	tm_f_ީe__q31
;

3643 
ut8_t
 
L
;

3644 
ut16_t
 
phaLgth
;

3645 
t32_t
 *
pCffs
;

3646 
t32_t
 *
pS
;

3647 } 
	tm_f_ީe__f32
;

3659 
m_f_ީe_q15
(

3660 cڡ 
m_f_ީe__q15
 * 
S
,

3661 
q15_t
 * 
pSrc
,

3662 
q15_t
 * 
pD
,

3663 
ut32_t
 
blockSize
);

3678 
m_us
 
m_f_ީe__q15
(

3679 
m_f_ީe__q15
 * 
S
,

3680 
ut8_t
 
L
,

3681 
ut16_t
 
numTs
,

3682 
q15_t
 * 
pCffs
,

3683 
q15_t
 * 
pS
,

3684 
ut32_t
 
blockSize
);

3695 
m_f_ީe_q31
(

3696 cڡ 
m_f_ީe__q31
 * 
S
,

3697 
q31_t
 * 
pSrc
,

3698 
q31_t
 * 
pD
,

3699 
ut32_t
 
blockSize
);

3713 
m_us
 
m_f_ީe__q31
(

3714 
m_f_ީe__q31
 * 
S
,

3715 
ut8_t
 
L
,

3716 
ut16_t
 
numTs
,

3717 
q31_t
 * 
pCffs
,

3718 
q31_t
 * 
pS
,

3719 
ut32_t
 
blockSize
);

3731 
m_f_ީe_f32
(

3732 cڡ 
m_f_ީe__f32
 * 
S
,

3733 
t32_t
 * 
pSrc
,

3734 
t32_t
 * 
pD
,

3735 
ut32_t
 
blockSize
);

3749 
m_us
 
m_f_ީe__f32
(

3750 
m_f_ީe__f32
 * 
S
,

3751 
ut8_t
 
L
,

3752 
ut16_t
 
numTs
,

3753 
t32_t
 * 
pCffs
,

3754 
t32_t
 * 
pS
,

3755 
ut32_t
 
blockSize
);

3763 
ut8_t
 
numSges
;

3764 
q63_t
 *
pS
;

3765 
q31_t
 *
pCffs
;

3766 
ut8_t
 
poShi
;

3768 } 
	tm_biquad_s_df1_32x64_s_q31
;

3779 
m_biquad_s_df1_32x64_q31
(

3780 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3781 
q31_t
 * 
pSrc
,

3782 
q31_t
 * 
pD
,

3783 
ut32_t
 
blockSize
);

3795 
m_biquad_s_df1_32x64__q31
(

3796 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3797 
ut8_t
 
numSges
,

3798 
q31_t
 * 
pCffs
,

3799 
q63_t
 * 
pS
,

3800 
ut8_t
 
poShi
);

3810 
ut8_t
 
numSges
;

3811 
t32_t
 *
pS
;

3812 
t32_t
 *
pCffs
;

3813 } 
	tm_biquad_sde_df2T__f32
;

3823 
ut8_t
 
numSges
;

3824 
t32_t
 *
pS
;

3825 
t32_t
 *
pCffs
;

3826 } 
	tm_biquad_sde_eo_df2T__f32
;

3836 
ut8_t
 
numSges
;

3837 
t64_t
 *
pS
;

3838 
t64_t
 *
pCffs
;

3839 } 
	tm_biquad_sde_df2T__f64
;

3851 
m_biquad_sde_df2T_f32
(

3852 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3853 
t32_t
 * 
pSrc
,

3854 
t32_t
 * 
pD
,

3855 
ut32_t
 
blockSize
);

3867 
m_biquad_sde_eo_df2T_f32
(

3868 cڡ 
m_biquad_sde_eo_df2T__f32
 * 
S
,

3869 
t32_t
 * 
pSrc
,

3870 
t32_t
 * 
pD
,

3871 
ut32_t
 
blockSize
);

3882 
m_biquad_sde_df2T_f64
(

3883 cڡ 
m_biquad_sde_df2T__f64
 * 
S
,

3884 
t64_t
 * 
pSrc
,

3885 
t64_t
 * 
pD
,

3886 
ut32_t
 
blockSize
);

3898 
m_biquad_sde_df2T__f32
(

3899 
m_biquad_sde_df2T__f32
 * 
S
,

3900 
ut8_t
 
numSges
,

3901 
t32_t
 * 
pCffs
,

3902 
t32_t
 * 
pS
);

3914 
m_biquad_sde_eo_df2T__f32
(

3915 
m_biquad_sde_eo_df2T__f32
 * 
S
,

3916 
ut8_t
 
numSges
,

3917 
t32_t
 * 
pCffs
,

3918 
t32_t
 * 
pS
);

3930 
m_biquad_sde_df2T__f64
(

3931 
m_biquad_sde_df2T__f64
 * 
S
,

3932 
ut8_t
 
numSges
,

3933 
t64_t
 * 
pCffs
,

3934 
t64_t
 * 
pS
);

3944 
ut16_t
 
numSges
;

3945 
q15_t
 *
pS
;

3946 
q15_t
 *
pCffs
;

3947 } 
	tm_f_ωi__q15
;

3955 
ut16_t
 
numSges
;

3956 
q31_t
 *
pS
;

3957 
q31_t
 *
pCffs
;

3958 } 
	tm_f_ωi__q31
;

3966 
ut16_t
 
numSges
;

3967 
t32_t
 *
pS
;

3968 
t32_t
 *
pCffs
;

3969 } 
	tm_f_ωi__f32
;

3980 
m_f_ωi__q15
(

3981 
m_f_ωi__q15
 * 
S
,

3982 
ut16_t
 
numSges
,

3983 
q15_t
 * 
pCffs
,

3984 
q15_t
 * 
pS
);

3995 
m_f_ωi_q15
(

3996 cڡ 
m_f_ωi__q15
 * 
S
,

3997 
q15_t
 * 
pSrc
,

3998 
q15_t
 * 
pD
,

3999 
ut32_t
 
blockSize
);

4010 
m_f_ωi__q31
(

4011 
m_f_ωi__q31
 * 
S
,

4012 
ut16_t
 
numSges
,

4013 
q31_t
 * 
pCffs
,

4014 
q31_t
 * 
pS
);

4026 
m_f_ωi_q31
(

4027 cڡ 
m_f_ωi__q31
 * 
S
,

4028 
q31_t
 * 
pSrc
,

4029 
q31_t
 * 
pD
,

4030 
ut32_t
 
blockSize
);

4041 
m_f_ωi__f32
(

4042 
m_f_ωi__f32
 * 
S
,

4043 
ut16_t
 
numSges
,

4044 
t32_t
 * 
pCffs
,

4045 
t32_t
 * 
pS
);

4056 
m_f_ωi_f32
(

4057 cڡ 
m_f_ωi__f32
 * 
S
,

4058 
t32_t
 * 
pSrc
,

4059 
t32_t
 * 
pD
,

4060 
ut32_t
 
blockSize
);

4067 
ut16_t
 
numSges
;

4068 
q15_t
 *
pS
;

4069 
q15_t
 *
pkCffs
;

4070 
q15_t
 *
pvCffs
;

4071 } 
	tm_i_ωi__q15
;

4078 
ut16_t
 
numSges
;

4079 
q31_t
 *
pS
;

4080 
q31_t
 *
pkCffs
;

4081 
q31_t
 *
pvCffs
;

4082 } 
	tm_i_ωi__q31
;

4089 
ut16_t
 
numSges
;

4090 
t32_t
 *
pS
;

4091 
t32_t
 *
pkCffs
;

4092 
t32_t
 *
pvCffs
;

4093 } 
	tm_i_ωi__f32
;

4104 
m_i_ωi_f32
(

4105 cڡ 
m_i_ωi__f32
 * 
S
,

4106 
t32_t
 * 
pSrc
,

4107 
t32_t
 * 
pD
,

4108 
ut32_t
 
blockSize
);

4121 
m_i_ωi__f32
(

4122 
m_i_ωi__f32
 * 
S
,

4123 
ut16_t
 
numSges
,

4124 
t32_t
 * 
pkCffs
,

4125 
t32_t
 * 
pvCffs
,

4126 
t32_t
 * 
pS
,

4127 
ut32_t
 
blockSize
);

4139 
m_i_ωi_q31
(

4140 cڡ 
m_i_ωi__q31
 * 
S
,

4141 
q31_t
 * 
pSrc
,

4142 
q31_t
 * 
pD
,

4143 
ut32_t
 
blockSize
);

4157 
m_i_ωi__q31
(

4158 
m_i_ωi__q31
 * 
S
,

4159 
ut16_t
 
numSges
,

4160 
q31_t
 * 
pkCffs
,

4161 
q31_t
 * 
pvCffs
,

4162 
q31_t
 * 
pS
,

4163 
ut32_t
 
blockSize
);

4175 
m_i_ωi_q15
(

4176 cڡ 
m_i_ωi__q15
 * 
S
,

4177 
q15_t
 * 
pSrc
,

4178 
q15_t
 * 
pD
,

4179 
ut32_t
 
blockSize
);

4193 
m_i_ωi__q15
(

4194 
m_i_ωi__q15
 * 
S
,

4195 
ut16_t
 
numSges
,

4196 
q15_t
 * 
pkCffs
,

4197 
q15_t
 * 
pvCffs
,

4198 
q15_t
 * 
pS
,

4199 
ut32_t
 
blockSize
);

4207 
ut16_t
 
numTs
;

4208 
t32_t
 *
pS
;

4209 
t32_t
 *
pCffs
;

4210 
t32_t
 
mu
;

4211 } 
	tm_lms__f32
;

4224 
m_lms_f32
(

4225 cڡ 
m_lms__f32
 * 
S
,

4226 
t32_t
 * 
pSrc
,

4227 
t32_t
 * 
pRef
,

4228 
t32_t
 * 
pOut
,

4229 
t32_t
 * 
pE
,

4230 
ut32_t
 
blockSize
);

4243 
m_lms__f32
(

4244 
m_lms__f32
 * 
S
,

4245 
ut16_t
 
numTs
,

4246 
t32_t
 * 
pCffs
,

4247 
t32_t
 * 
pS
,

4248 
t32_t
 
mu
,

4249 
ut32_t
 
blockSize
);

4257 
ut16_t
 
numTs
;

4258 
q15_t
 *
pS
;

4259 
q15_t
 *
pCffs
;

4260 
q15_t
 
mu
;

4261 
ut32_t
 
poShi
;

4262 } 
	tm_lms__q15
;

4277 
m_lms__q15
(

4278 
m_lms__q15
 * 
S
,

4279 
ut16_t
 
numTs
,

4280 
q15_t
 * 
pCffs
,

4281 
q15_t
 * 
pS
,

4282 
q15_t
 
mu
,

4283 
ut32_t
 
blockSize
,

4284 
ut32_t
 
poShi
);

4297 
m_lms_q15
(

4298 cڡ 
m_lms__q15
 * 
S
,

4299 
q15_t
 * 
pSrc
,

4300 
q15_t
 * 
pRef
,

4301 
q15_t
 * 
pOut
,

4302 
q15_t
 * 
pE
,

4303 
ut32_t
 
blockSize
);

4312 
ut16_t
 
numTs
;

4313 
q31_t
 *
pS
;

4314 
q31_t
 *
pCffs
;

4315 
q31_t
 
mu
;

4316 
ut32_t
 
poShi
;

4318 } 
	tm_lms__q31
;

4331 
m_lms_q31
(

4332 cڡ 
m_lms__q31
 * 
S
,

4333 
q31_t
 * 
pSrc
,

4334 
q31_t
 * 
pRef
,

4335 
q31_t
 * 
pOut
,

4336 
q31_t
 * 
pE
,

4337 
ut32_t
 
blockSize
);

4351 
m_lms__q31
(

4352 
m_lms__q31
 * 
S
,

4353 
ut16_t
 
numTs
,

4354 
q31_t
 * 
pCffs
,

4355 
q31_t
 * 
pS
,

4356 
q31_t
 
mu
,

4357 
ut32_t
 
blockSize
,

4358 
ut32_t
 
poShi
);

4366 
ut16_t
 
numTs
;

4367 
t32_t
 *
pS
;

4368 
t32_t
 *
pCffs
;

4369 
t32_t
 
mu
;

4370 
t32_t
 
gy
;

4371 
t32_t
 
x0
;

4372 } 
	tm_lms_nm__f32
;

4385 
m_lms_nm_f32
(

4386 
m_lms_nm__f32
 * 
S
,

4387 
t32_t
 * 
pSrc
,

4388 
t32_t
 * 
pRef
,

4389 
t32_t
 * 
pOut
,

4390 
t32_t
 * 
pE
,

4391 
ut32_t
 
blockSize
);

4404 
m_lms_nm__f32
(

4405 
m_lms_nm__f32
 * 
S
,

4406 
ut16_t
 
numTs
,

4407 
t32_t
 * 
pCffs
,

4408 
t32_t
 * 
pS
,

4409 
t32_t
 
mu
,

4410 
ut32_t
 
blockSize
);

4418 
ut16_t
 
numTs
;

4419 
q31_t
 *
pS
;

4420 
q31_t
 *
pCffs
;

4421 
q31_t
 
mu
;

4422 
ut8_t
 
poShi
;

4423 
q31_t
 *
cTab
;

4424 
q31_t
 
gy
;

4425 
q31_t
 
x0
;

4426 } 
	tm_lms_nm__q31
;

4439 
m_lms_nm_q31
(

4440 
m_lms_nm__q31
 * 
S
,

4441 
q31_t
 * 
pSrc
,

4442 
q31_t
 * 
pRef
,

4443 
q31_t
 * 
pOut
,

4444 
q31_t
 * 
pE
,

4445 
ut32_t
 
blockSize
);

4459 
m_lms_nm__q31
(

4460 
m_lms_nm__q31
 * 
S
,

4461 
ut16_t
 
numTs
,

4462 
q31_t
 * 
pCffs
,

4463 
q31_t
 * 
pS
,

4464 
q31_t
 
mu
,

4465 
ut32_t
 
blockSize
,

4466 
ut8_t
 
poShi
);

4474 
ut16_t
 
numTs
;

4475 
q15_t
 *
pS
;

4476 
q15_t
 *
pCffs
;

4477 
q15_t
 
mu
;

4478 
ut8_t
 
poShi
;

4479 
q15_t
 *
cTab
;

4480 
q15_t
 
gy
;

4481 
q15_t
 
x0
;

4482 } 
	tm_lms_nm__q15
;

4495 
m_lms_nm_q15
(

4496 
m_lms_nm__q15
 * 
S
,

4497 
q15_t
 * 
pSrc
,

4498 
q15_t
 * 
pRef
,

4499 
q15_t
 * 
pOut
,

4500 
q15_t
 * 
pE
,

4501 
ut32_t
 
blockSize
);

4516 
m_lms_nm__q15
(

4517 
m_lms_nm__q15
 * 
S
,

4518 
ut16_t
 
numTs
,

4519 
q15_t
 * 
pCffs
,

4520 
q15_t
 * 
pS
,

4521 
q15_t
 
mu
,

4522 
ut32_t
 
blockSize
,

4523 
ut8_t
 
poShi
);

4535 
m_cܻϋ_f32
(

4536 
t32_t
 * 
pSrcA
,

4537 
ut32_t
 
cAL
,

4538 
t32_t
 * 
pSrcB
,

4539 
ut32_t
 
cBL
,

4540 
t32_t
 * 
pD
);

4553 
m_cܻϋ_t_q15
(

4554 
q15_t
 * 
pSrcA
,

4555 
ut32_t
 
cAL
,

4556 
q15_t
 * 
pSrcB
,

4557 
ut32_t
 
cBL
,

4558 
q15_t
 * 
pD
,

4559 
q15_t
 * 
pSch
);

4572 
m_cܻϋ_q15
(

4573 
q15_t
 * 
pSrcA
,

4574 
ut32_t
 
cAL
,

4575 
q15_t
 * 
pSrcB
,

4576 
ut32_t
 
cBL
,

4577 
q15_t
 * 
pD
);

4589 
m_cܻϋ__q15
(

4590 
q15_t
 * 
pSrcA
,

4591 
ut32_t
 
cAL
,

4592 
q15_t
 * 
pSrcB
,

4593 
ut32_t
 
cBL
,

4594 
q15_t
 * 
pD
);

4609 
m_cܻϋ__t_q15
(

4610 
q15_t
 * 
pSrcA
,

4611 
ut32_t
 
cAL
,

4612 
q15_t
 * 
pSrcB
,

4613 
ut32_t
 
cBL
,

4614 
q15_t
 * 
pD
,

4615 
q15_t
 * 
pSch
);

4627 
m_cܻϋ_q31
(

4628 
q31_t
 * 
pSrcA
,

4629 
ut32_t
 
cAL
,

4630 
q31_t
 * 
pSrcB
,

4631 
ut32_t
 
cBL
,

4632 
q31_t
 * 
pD
);

4644 
m_cܻϋ__q31
(

4645 
q31_t
 * 
pSrcA
,

4646 
ut32_t
 
cAL
,

4647 
q31_t
 * 
pSrcB
,

4648 
ut32_t
 
cBL
,

4649 
q31_t
 * 
pD
);

4665 
m_cܻϋ_t_q7
(

4666 
q7_t
 * 
pSrcA
,

4667 
ut32_t
 
cAL
,

4668 
q7_t
 * 
pSrcB
,

4669 
ut32_t
 
cBL
,

4670 
q7_t
 * 
pD
,

4671 
q15_t
 * 
pSch1
,

4672 
q15_t
 * 
pSch2
);

4685 
m_cܻϋ_q7
(

4686 
q7_t
 * 
pSrcA
,

4687 
ut32_t
 
cAL
,

4688 
q7_t
 * 
pSrcB
,

4689 
ut32_t
 
cBL
,

4690 
q7_t
 * 
pD
);

4698 
ut16_t
 
numTs
;

4699 
ut16_t
 
eIndex
;

4700 
t32_t
 *
pS
;

4701 
t32_t
 *
pCffs
;

4702 
ut16_t
 
maxDay
;

4703 
t32_t
 *
pTDay
;

4704 } 
	tm_f___f32
;

4712 
ut16_t
 
numTs
;

4713 
ut16_t
 
eIndex
;

4714 
q31_t
 *
pS
;

4715 
q31_t
 *
pCffs
;

4716 
ut16_t
 
maxDay
;

4717 
t32_t
 *
pTDay
;

4718 } 
	tm_f___q31
;

4726 
ut16_t
 
numTs
;

4727 
ut16_t
 
eIndex
;

4728 
q15_t
 *
pS
;

4729 
q15_t
 *
pCffs
;

4730 
ut16_t
 
maxDay
;

4731 
t32_t
 *
pTDay
;

4732 } 
	tm_f___q15
;

4740 
ut16_t
 
numTs
;

4741 
ut16_t
 
eIndex
;

4742 
q7_t
 *
pS
;

4743 
q7_t
 *
pCffs
;

4744 
ut16_t
 
maxDay
;

4745 
t32_t
 *
pTDay
;

4746 } 
	tm_f___q7
;

4758 
m_f__f32
(

4759 
m_f___f32
 * 
S
,

4760 
t32_t
 * 
pSrc
,

4761 
t32_t
 * 
pD
,

4762 
t32_t
 * 
pSchIn
,

4763 
ut32_t
 
blockSize
);

4777 
m_f___f32
(

4778 
m_f___f32
 * 
S
,

4779 
ut16_t
 
numTs
,

4780 
t32_t
 * 
pCffs
,

4781 
t32_t
 * 
pS
,

4782 
t32_t
 * 
pTDay
,

4783 
ut16_t
 
maxDay
,

4784 
ut32_t
 
blockSize
);

4796 
m_f__q31
(

4797 
m_f___q31
 * 
S
,

4798 
q31_t
 * 
pSrc
,

4799 
q31_t
 * 
pD
,

4800 
q31_t
 * 
pSchIn
,

4801 
ut32_t
 
blockSize
);

4815 
m_f___q31
(

4816 
m_f___q31
 * 
S
,

4817 
ut16_t
 
numTs
,

4818 
q31_t
 * 
pCffs
,

4819 
q31_t
 * 
pS
,

4820 
t32_t
 * 
pTDay
,

4821 
ut16_t
 
maxDay
,

4822 
ut32_t
 
blockSize
);

4835 
m_f__q15
(

4836 
m_f___q15
 * 
S
,

4837 
q15_t
 * 
pSrc
,

4838 
q15_t
 * 
pD
,

4839 
q15_t
 * 
pSchIn
,

4840 
q31_t
 * 
pSchOut
,

4841 
ut32_t
 
blockSize
);

4856 
m_f___q15
(

4857 
m_f___q15
 * 
S
,

4858 
ut16_t
 
numTs
,

4859 
q15_t
 * 
pCffs
,

4860 
q15_t
 * 
pS
,

4861 
t32_t
 * 
pTDay
,

4862 
ut16_t
 
maxDay
,

4863 
ut32_t
 
blockSize
);

4876 
m_f__q7
(

4877 
m_f___q7
 * 
S
,

4878 
q7_t
 * 
pSrc
,

4879 
q7_t
 * 
pD
,

4880 
q7_t
 * 
pSchIn
,

4881 
q31_t
 * 
pSchOut
,

4882 
ut32_t
 
blockSize
);

4896 
m_f___q7
(

4897 
m_f___q7
 * 
S
,

4898 
ut16_t
 
numTs
,

4899 
q7_t
 * 
pCffs
,

4900 
q7_t
 * 
pS
,

4901 
t32_t
 * 
pTDay
,

4902 
ut16_t
 
maxDay
,

4903 
ut32_t
 
blockSize
);

4914 
m_s_cos_f32
(

4915 
t32_t
 
tha
,

4916 
t32_t
 * 
pSV
,

4917 
t32_t
 * 
pCcosV
);

4927 
m_s_cos_q31
(

4928 
q31_t
 
tha
,

4929 
q31_t
 * 
pSV
,

4930 
q31_t
 * 
pCosV
);

4941 
m_cmx_cj_f32
(

4942 
t32_t
 * 
pSrc
,

4943 
t32_t
 * 
pD
,

4944 
ut32_t
 
numSames
);

4954 
m_cmx_cj_q31
(

4955 
q31_t
 * 
pSrc
,

4956 
q31_t
 * 
pD
,

4957 
ut32_t
 
numSames
);

4967 
m_cmx_cj_q15
(

4968 
q15_t
 * 
pSrc
,

4969 
q15_t
 * 
pD
,

4970 
ut32_t
 
numSames
);

4982 
m_cmx_mag_squed_f32
(

4983 
t32_t
 * 
pSrc
,

4984 
t32_t
 * 
pD
,

4985 
ut32_t
 
numSames
);

4995 
m_cmx_mag_squed_q31
(

4996 
q31_t
 * 
pSrc
,

4997 
q31_t
 * 
pD
,

4998 
ut32_t
 
numSames
);

5008 
m_cmx_mag_squed_q15
(

5009 
q15_t
 * 
pSrc
,

5010 
q15_t
 * 
pD
,

5011 
ut32_t
 
numSames
);

5088 
__INLINE
 
t32_t
 
m_pid_f32
(

5089 
m_pid__f32
 * 
S
,

5090 
t32_t
 

)

5092 
t32_t
 
out
;

5095 
out
 = (
S
->
A0
 * 

) +

5096 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

5099 
S
->
e
[1] = S->state[0];

5100 
S
->
e
[0] = 

;

5101 
S
->
e
[2] = 
out
;

5104  (
out
);

5123 
__INLINE
 
q31_t
 
m_pid_q31
(

5124 
m_pid__q31
 * 
S
,

5125 
q31_t
 

)

5127 
q63_t
 
acc
;

5128 
q31_t
 
out
;

5131 
acc
 = (
q63_t

S
->
A0
 * 

;

5134 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

5137 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

5140 
out
 = (
q31_t
(
acc
 >> 31u);

5143 
out
 +
S
->
e
[2];

5146 
S
->
e
[1] = S->state[0];

5147 
S
->
e
[0] = 

;

5148 
S
->
e
[2] = 
out
;

5151  (
out
);

5171 
__INLINE
 
q15_t
 
m_pid_q15
(

5172 
m_pid__q15
 * 
S
,

5173 
q15_t
 

)

5175 
q63_t
 
acc
;

5176 
q15_t
 
out
;

5178 #ide
ARM_MATH_CM0_FAMILY


5179 
__SIMD32_TYPE
 *
ve
;

5184 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

5187 
ve
 = 
__SIMD32_CONST
(
S
->
e
);

5188 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
*
ve
,cc);

5192 
acc
 = ((
q31_t

S
->
A0
* 

;

5195 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0];

5196 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1];

5201 
acc
 +(
q31_t

S
->
e
[2] << 15;

5204 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

5207 
S
->
e
[1] = S->state[0];

5208 
S
->
e
[0] = 

;

5209 
S
->
e
[2] = 
out
;

5212  (
out
);

5229 
m_us
 
m_m_v_f32
(

5230 cڡ 
m_mrix__f32
 * 
c
,

5231 
m_mrix__f32
 * 
d
);

5242 
m_us
 
m_m_v_f64
(

5243 cڡ 
m_mrix__f64
 * 
c
,

5244 
m_mrix__f64
 * 
d
);

5290 
__INLINE
 
m_ke_f32
(

5291 
t32_t
 
Ia
,

5292 
t32_t
 
Ib
,

5293 
t32_t
 * 
pIpha
,

5294 
t32_t
 * 
pIba
)

5297 *
pIpha
 = 
Ia
;

5300 *
pIba
 =

5301 ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

5320 
__INLINE
 
m_ke_q31
(

5321 
q31_t
 
Ia
,

5322 
q31_t
 
Ib
,

5323 
q31_t
 * 
pIpha
,

5324 
q31_t
 * 
pIba
)

5326 
q31_t
 
odu1
, 
odu2
;

5329 *
pIpha
 = 
Ia
;

5332 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

5335 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

5338 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

5352 
m_q7_to_q31
(

5353 
q7_t
 * 
pSrc
,

5354 
q31_t
 * 
pD
,

5355 
ut32_t
 
blockSize
);

5395 
__INLINE
 
m_v_ke_f32
(

5396 
t32_t
 
Ipha
,

5397 
t32_t
 
Iba
,

5398 
t32_t
 * 
pIa
,

5399 
t32_t
 * 
pIb
)

5402 *
pIa
 = 
Ipha
;

5405 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5424 
__INLINE
 
m_v_ke_q31
(

5425 
q31_t
 
Ipha
,

5426 
q31_t
 
Iba
,

5427 
q31_t
 * 
pIa
,

5428 
q31_t
 * 
pIb
)

5430 
q31_t
 
odu1
, 
odu2
;

5433 *
pIa
 = 
Ipha
;

5436 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5439 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5442 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5457 
m_q7_to_q15
(

5458 
q7_t
 * 
pSrc
,

5459 
q15_t
 * 
pD
,

5460 
ut32_t
 
blockSize
);

5511 
__INLINE
 
m_rk_f32
(

5512 
t32_t
 
Ipha
,

5513 
t32_t
 
Iba
,

5514 
t32_t
 * 
pId
,

5515 
t32_t
 * 
pIq
,

5516 
t32_t
 
sV
,

5517 
t32_t
 
cosV
)

5520 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5523 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5545 
__INLINE
 
m_rk_q31
(

5546 
q31_t
 
Ipha
,

5547 
q31_t
 
Iba
,

5548 
q31_t
 * 
pId
,

5549 
q31_t
 * 
pIq
,

5550 
q31_t
 
sV
,

5551 
q31_t
 
cosV
)

5553 
q31_t
 
odu1
, 
odu2
;

5554 
q31_t
 
odu3
, 
odu4
;

5557 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5560 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5564 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5567 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5570 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5573 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5587 
m_q7_to_t
(

5588 
q7_t
 * 
pSrc
,

5589 
t32_t
 * 
pD
,

5590 
ut32_t
 
blockSize
);

5630 
__INLINE
 
m_v_rk_f32
(

5631 
t32_t
 
Id
,

5632 
t32_t
 
Iq
,

5633 
t32_t
 * 
pIpha
,

5634 
t32_t
 * 
pIba
,

5635 
t32_t
 
sV
,

5636 
t32_t
 
cosV
)

5639 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5642 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5665 
__INLINE
 
m_v_rk_q31
(

5666 
q31_t
 
Id
,

5667 
q31_t
 
Iq
,

5668 
q31_t
 * 
pIpha
,

5669 
q31_t
 * 
pIba
,

5670 
q31_t
 
sV
,

5671 
q31_t
 
cosV
)

5673 
q31_t
 
odu1
, 
odu2
;

5674 
q31_t
 
odu3
, 
odu4
;

5677 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5680 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5684 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5687 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5690 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5693 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5709 
m_q31_to_t
(

5710 
q31_t
 * 
pSrc
,

5711 
t32_t
 * 
pD
,

5712 
ut32_t
 
blockSize
);

5763 
__INLINE
 
t32_t
 
m_lr__f32
(

5764 
m_lr___f32
 * 
S
,

5765 
t32_t
 
x
)

5768 
t32_t
 
y
;

5769 
t32_t
 
x0
, 
x1
;

5770 
t32_t
 
y0
, 
y1
;

5771 
t32_t
 
xScg
 = 
S
->xSpacing;

5772 
t32_t
 
i
;

5773 
t32_t
 *
pYDa
 = 
S
->pYData;

5776 
i
 = (
t32_t
((
x
 - 
S
->
x1
/ 
xScg
);

5778 if(
i
 < 0)

5781 
y
 = 
pYDa
[0];

5783 if((
ut32_t
)
i
 >
S
->
nVues
)

5786 
y
 = 
pYDa
[
S
->
nVues
 - 1];

5791 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5792 
x1
 = 
S
->x1 + (
i
 + 1* 
xScg
;

5795 
y0
 = 
pYDa
[
i
];

5796 
y1
 = 
pYDa
[
i
 + 1];

5799 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0/ (
x1
 - x0));

5804  (
y
);

5822 
__INLINE
 
q31_t
 
m_lr__q31
(

5823 
q31_t
 * 
pYDa
,

5824 
q31_t
 
x
,

5825 
ut32_t
 
nVues
)

5827 
q31_t
 
y
;

5828 
q31_t
 
y0
, 
y1
;

5829 
q31_t
 
a
;

5830 
t32_t
 
dex
;

5835 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5837 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5839  (
pYDa
[
nVues
 - 1]);

5841 if(
dex
 < 0)

5843  (
pYDa
[0]);

5850 
a
 = (
x
 & 0x000FFFFF) << 11;

5853 
y0
 = 
pYDa
[
dex
];

5854 
y1
 = 
pYDa
[
dex
 + 1u];

5857 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5860 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5863  (
y
 << 1u);

5884 
__INLINE
 
q15_t
 
m_lr__q15
(

5885 
q15_t
 * 
pYDa
,

5886 
q31_t
 
x
,

5887 
ut32_t
 
nVues
)

5889 
q63_t
 
y
;

5890 
q15_t
 
y0
, 
y1
;

5891 
q31_t
 
a
;

5892 
t32_t
 
dex
;

5897 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5899 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5901  (
pYDa
[
nVues
 - 1]);

5903 if(
dex
 < 0)

5905  (
pYDa
[0]);

5911 
a
 = (
x
 & 0x000FFFFF);

5914 
y0
 = 
pYDa
[
dex
];

5915 
y1
 = 
pYDa
[
dex
 + 1u];

5918 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5921 
y
 +((
q63_t

y1
 * (
a
));

5924  (
y
 >> 20);

5944 
__INLINE
 
q7_t
 
m_lr__q7
(

5945 
q7_t
 * 
pYDa
,

5946 
q31_t
 
x
,

5947 
ut32_t
 
nVues
)

5949 
q31_t
 
y
;

5950 
q7_t
 
y0
, 
y1
;

5951 
q31_t
 
a
;

5952 
ut32_t
 
dex
;

5957 i(
x
 < 0)

5959  (
pYDa
[0]);

5961 
dex
 = (
x
 >> 20) & 0xfff;

5964 if(
dex
 >(
nVues
 - 1))

5966  (
pYDa
[
nVues
 - 1]);

5973 
a
 = (
x
 & 0x000FFFFF);

5976 
y0
 = 
pYDa
[
dex
];

5977 
y1
 = 
pYDa
[
dex
 + 1u];

5980 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5983 
y
 +(
y1
 * 
a
);

5986  (
y
 >> 20u);

6001 
t32_t
 
m_s_f32
(

6002 
t32_t
 
x
);

6010 
q31_t
 
m_s_q31
(

6011 
q31_t
 
x
);

6019 
q15_t
 
m_s_q15
(

6020 
q15_t
 
x
);

6028 
t32_t
 
m_cos_f32
(

6029 
t32_t
 
x
);

6037 
q31_t
 
m_cos_q31
(

6038 
q31_t
 
x
);

6046 
q15_t
 
m_cos_q15
(

6047 
q15_t
 
x
);

6089 
__INLINE
 
m_us
 
m_sq_f32
(

6090 
t32_t
 

,

6091 
t32_t
 * 
pOut
)

6093 if(

 > 0)

6097 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

6098 *
pOut
 = 
__sqf
(

);

6100 *
pOut
 = 
sqf
(

);

6103  (
ARM_MATH_SUCCESS
);

6107 *
pOut
 = 0.0f;

6108  (
ARM_MATH_ARGUMENT_ERROR
);

6121 
m_us
 
m_sq_q31
(

6122 
q31_t
 

,

6123 
q31_t
 * 
pOut
);

6132 
m_us
 
m_sq_q15
(

6133 
q15_t
 

,

6134 
q15_t
 * 
pOut
);

6149 
__INLINE
 
m_ccurWre_f32
(

6150 
t32_t
 * 
ccBufr
,

6151 
t32_t
 
L
,

6152 
ut16_t
 * 
wreOfft
,

6153 
t32_t
 
bufrInc
,

6154 cڡ 
t32_t
 * 
c
,

6155 
t32_t
 
cInc
,

6156 
ut32_t
 
blockSize
)

6158 
ut32_t
 
i
 = 0u;

6159 
t32_t
 
wOfft
;

6163 
wOfft
 = *
wreOfft
;

6166 
i
 = 
blockSize
;

6168 
i
 > 0u)

6171 
ccBufr
[
wOfft
] = *
c
;

6174 
c
 +
cInc
;

6177 
wOfft
 +
bufrInc
;

6178 if(
wOfft
 >
L
)

6179 
wOfft
 -
L
;

6182 
i
--;

6186 *
wreOfft
 = 
wOfft
;

6194 
__INLINE
 
m_ccurRd_f32
(

6195 
t32_t
 * 
ccBufr
,

6196 
t32_t
 
L
,

6197 
t32_t
 * 
adOfft
,

6198 
t32_t
 
bufrInc
,

6199 
t32_t
 * 
d
,

6200 
t32_t
 * 
d_ba
,

6201 
t32_t
 
d_ngth
,

6202 
t32_t
 
dInc
,

6203 
ut32_t
 
blockSize
)

6205 
ut32_t
 
i
 = 0u;

6206 
t32_t
 
rOfft
, 
d_d
;

6210 
rOfft
 = *
adOfft
;

6211 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6214 
i
 = 
blockSize
;

6216 
i
 > 0u)

6219 *
d
 = 
ccBufr
[
rOfft
];

6222 
d
 +
dInc
;

6224 if(
d
 =(
t32_t
 *
d_d
)

6226 
d
 = 
d_ba
;

6230 
rOfft
 +
bufrInc
;

6232 if(
rOfft
 >
L
)

6234 
rOfft
 -
L
;

6238 
i
--;

6242 *
adOfft
 = 
rOfft
;

6249 
__INLINE
 
m_ccurWre_q15
(

6250 
q15_t
 * 
ccBufr
,

6251 
t32_t
 
L
,

6252 
ut16_t
 * 
wreOfft
,

6253 
t32_t
 
bufrInc
,

6254 cڡ 
q15_t
 * 
c
,

6255 
t32_t
 
cInc
,

6256 
ut32_t
 
blockSize
)

6258 
ut32_t
 
i
 = 0u;

6259 
t32_t
 
wOfft
;

6263 
wOfft
 = *
wreOfft
;

6266 
i
 = 
blockSize
;

6268 
i
 > 0u)

6271 
ccBufr
[
wOfft
] = *
c
;

6274 
c
 +
cInc
;

6277 
wOfft
 +
bufrInc
;

6278 if(
wOfft
 >
L
)

6279 
wOfft
 -
L
;

6282 
i
--;

6286 *
wreOfft
 = 
wOfft
;

6294 
__INLINE
 
m_ccurRd_q15
(

6295 
q15_t
 * 
ccBufr
,

6296 
t32_t
 
L
,

6297 
t32_t
 * 
adOfft
,

6298 
t32_t
 
bufrInc
,

6299 
q15_t
 * 
d
,

6300 
q15_t
 * 
d_ba
,

6301 
t32_t
 
d_ngth
,

6302 
t32_t
 
dInc
,

6303 
ut32_t
 
blockSize
)

6305 
ut32_t
 
i
 = 0;

6306 
t32_t
 
rOfft
, 
d_d
;

6310 
rOfft
 = *
adOfft
;

6312 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6315 
i
 = 
blockSize
;

6317 
i
 > 0u)

6320 *
d
 = 
ccBufr
[
rOfft
];

6323 
d
 +
dInc
;

6325 if(
d
 =(
q15_t
 *
d_d
)

6327 
d
 = 
d_ba
;

6331 
rOfft
 +
bufrInc
;

6333 if(
rOfft
 >
L
)

6335 
rOfft
 -
L
;

6339 
i
--;

6343 *
adOfft
 = 
rOfft
;

6351 
__INLINE
 
m_ccurWre_q7
(

6352 
q7_t
 * 
ccBufr
,

6353 
t32_t
 
L
,

6354 
ut16_t
 * 
wreOfft
,

6355 
t32_t
 
bufrInc
,

6356 cڡ 
q7_t
 * 
c
,

6357 
t32_t
 
cInc
,

6358 
ut32_t
 
blockSize
)

6360 
ut32_t
 
i
 = 0u;

6361 
t32_t
 
wOfft
;

6365 
wOfft
 = *
wreOfft
;

6368 
i
 = 
blockSize
;

6370 
i
 > 0u)

6373 
ccBufr
[
wOfft
] = *
c
;

6376 
c
 +
cInc
;

6379 
wOfft
 +
bufrInc
;

6380 if(
wOfft
 >
L
)

6381 
wOfft
 -
L
;

6384 
i
--;

6388 *
wreOfft
 = 
wOfft
;

6396 
__INLINE
 
m_ccurRd_q7
(

6397 
q7_t
 * 
ccBufr
,

6398 
t32_t
 
L
,

6399 
t32_t
 * 
adOfft
,

6400 
t32_t
 
bufrInc
,

6401 
q7_t
 * 
d
,

6402 
q7_t
 * 
d_ba
,

6403 
t32_t
 
d_ngth
,

6404 
t32_t
 
dInc
,

6405 
ut32_t
 
blockSize
)

6407 
ut32_t
 
i
 = 0;

6408 
t32_t
 
rOfft
, 
d_d
;

6412 
rOfft
 = *
adOfft
;

6414 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6417 
i
 = 
blockSize
;

6419 
i
 > 0u)

6422 *
d
 = 
ccBufr
[
rOfft
];

6425 
d
 +
dInc
;

6427 if(
d
 =(
q7_t
 *
d_d
)

6429 
d
 = 
d_ba
;

6433 
rOfft
 +
bufrInc
;

6435 if(
rOfft
 >
L
)

6437 
rOfft
 -
L
;

6441 
i
--;

6445 *
adOfft
 = 
rOfft
;

6457 
m_pow_q31
(

6458 
q31_t
 * 
pSrc
,

6459 
ut32_t
 
blockSize
,

6460 
q63_t
 * 
pResu
);

6470 
m_pow_f32
(

6471 
t32_t
 * 
pSrc
,

6472 
ut32_t
 
blockSize
,

6473 
t32_t
 * 
pResu
);

6483 
m_pow_q15
(

6484 
q15_t
 * 
pSrc
,

6485 
ut32_t
 
blockSize
,

6486 
q63_t
 * 
pResu
);

6496 
m_pow_q7
(

6497 
q7_t
 * 
pSrc
,

6498 
ut32_t
 
blockSize
,

6499 
q31_t
 * 
pResu
);

6509 
m_mn_q7
(

6510 
q7_t
 * 
pSrc
,

6511 
ut32_t
 
blockSize
,

6512 
q7_t
 * 
pResu
);

6521 
m_mn_q15
(

6522 
q15_t
 * 
pSrc
,

6523 
ut32_t
 
blockSize
,

6524 
q15_t
 * 
pResu
);

6533 
m_mn_q31
(

6534 
q31_t
 * 
pSrc
,

6535 
ut32_t
 
blockSize
,

6536 
q31_t
 * 
pResu
);

6545 
m_mn_f32
(

6546 
t32_t
 * 
pSrc
,

6547 
ut32_t
 
blockSize
,

6548 
t32_t
 * 
pResu
);

6558 
m_v_f32
(

6559 
t32_t
 * 
pSrc
,

6560 
ut32_t
 
blockSize
,

6561 
t32_t
 * 
pResu
);

6571 
m_v_q31
(

6572 
q31_t
 * 
pSrc
,

6573 
ut32_t
 
blockSize
,

6574 
q31_t
 * 
pResu
);

6584 
m_v_q15
(

6585 
q15_t
 * 
pSrc
,

6586 
ut32_t
 
blockSize
,

6587 
q15_t
 * 
pResu
);

6597 
m_rms_f32
(

6598 
t32_t
 * 
pSrc
,

6599 
ut32_t
 
blockSize
,

6600 
t32_t
 * 
pResu
);

6610 
m_rms_q31
(

6611 
q31_t
 * 
pSrc
,

6612 
ut32_t
 
blockSize
,

6613 
q31_t
 * 
pResu
);

6623 
m_rms_q15
(

6624 
q15_t
 * 
pSrc
,

6625 
ut32_t
 
blockSize
,

6626 
q15_t
 * 
pResu
);

6636 
m_d_f32
(

6637 
t32_t
 * 
pSrc
,

6638 
ut32_t
 
blockSize
,

6639 
t32_t
 * 
pResu
);

6649 
m_d_q31
(

6650 
q31_t
 * 
pSrc
,

6651 
ut32_t
 
blockSize
,

6652 
q31_t
 * 
pResu
);

6662 
m_d_q15
(

6663 
q15_t
 * 
pSrc
,

6664 
ut32_t
 
blockSize
,

6665 
q15_t
 * 
pResu
);

6675 
m_cmx_mag_f32
(

6676 
t32_t
 * 
pSrc
,

6677 
t32_t
 * 
pD
,

6678 
ut32_t
 
numSames
);

6688 
m_cmx_mag_q31
(

6689 
q31_t
 * 
pSrc
,

6690 
q31_t
 * 
pD
,

6691 
ut32_t
 
numSames
);

6701 
m_cmx_mag_q15
(

6702 
q15_t
 * 
pSrc
,

6703 
q15_t
 * 
pD
,

6704 
ut32_t
 
numSames
);

6716 
m_cmx_d_od_q15
(

6717 
q15_t
 * 
pSrcA
,

6718 
q15_t
 * 
pSrcB
,

6719 
ut32_t
 
numSames
,

6720 
q31_t
 * 
Resu
,

6721 
q31_t
 * 
imagResu
);

6733 
m_cmx_d_od_q31
(

6734 
q31_t
 * 
pSrcA
,

6735 
q31_t
 * 
pSrcB
,

6736 
ut32_t
 
numSames
,

6737 
q63_t
 * 
Resu
,

6738 
q63_t
 * 
imagResu
);

6750 
m_cmx_d_od_f32
(

6751 
t32_t
 * 
pSrcA
,

6752 
t32_t
 * 
pSrcB
,

6753 
ut32_t
 
numSames
,

6754 
t32_t
 * 
Resu
,

6755 
t32_t
 * 
imagResu
);

6766 
m_cmx_mu__q15
(

6767 
q15_t
 * 
pSrcCmx
,

6768 
q15_t
 * 
pSrcRl
,

6769 
q15_t
 * 
pCmxD
,

6770 
ut32_t
 
numSames
);

6781 
m_cmx_mu__q31
(

6782 
q31_t
 * 
pSrcCmx
,

6783 
q31_t
 * 
pSrcRl
,

6784 
q31_t
 * 
pCmxD
,

6785 
ut32_t
 
numSames
);

6796 
m_cmx_mu__f32
(

6797 
t32_t
 * 
pSrcCmx
,

6798 
t32_t
 * 
pSrcRl
,

6799 
t32_t
 * 
pCmxD
,

6800 
ut32_t
 
numSames
);

6811 
m_m_q7
(

6812 
q7_t
 * 
pSrc
,

6813 
ut32_t
 
blockSize
,

6814 
q7_t
 * 
su
,

6815 
ut32_t
 * 
dex
);

6826 
m_m_q15
(

6827 
q15_t
 * 
pSrc
,

6828 
ut32_t
 
blockSize
,

6829 
q15_t
 * 
pResu
,

6830 
ut32_t
 * 
pIndex
);

6840 
m_m_q31
(

6841 
q31_t
 * 
pSrc
,

6842 
ut32_t
 
blockSize
,

6843 
q31_t
 * 
pResu
,

6844 
ut32_t
 * 
pIndex
);

6855 
m_m_f32
(

6856 
t32_t
 * 
pSrc
,

6857 
ut32_t
 
blockSize
,

6858 
t32_t
 * 
pResu
,

6859 
ut32_t
 * 
pIndex
);

6870 
m_max_q7
(

6871 
q7_t
 * 
pSrc
,

6872 
ut32_t
 
blockSize
,

6873 
q7_t
 * 
pResu
,

6874 
ut32_t
 * 
pIndex
);

6885 
m_max_q15
(

6886 
q15_t
 * 
pSrc
,

6887 
ut32_t
 
blockSize
,

6888 
q15_t
 * 
pResu
,

6889 
ut32_t
 * 
pIndex
);

6900 
m_max_q31
(

6901 
q31_t
 * 
pSrc
,

6902 
ut32_t
 
blockSize
,

6903 
q31_t
 * 
pResu
,

6904 
ut32_t
 * 
pIndex
);

6915 
m_max_f32
(

6916 
t32_t
 * 
pSrc
,

6917 
ut32_t
 
blockSize
,

6918 
t32_t
 * 
pResu
,

6919 
ut32_t
 * 
pIndex
);

6930 
m_cmx_mu_cmx_q15
(

6931 
q15_t
 * 
pSrcA
,

6932 
q15_t
 * 
pSrcB
,

6933 
q15_t
 * 
pD
,

6934 
ut32_t
 
numSames
);

6945 
m_cmx_mu_cmx_q31
(

6946 
q31_t
 * 
pSrcA
,

6947 
q31_t
 * 
pSrcB
,

6948 
q31_t
 * 
pD
,

6949 
ut32_t
 
numSames
);

6960 
m_cmx_mu_cmx_f32
(

6961 
t32_t
 * 
pSrcA
,

6962 
t32_t
 * 
pSrcB
,

6963 
t32_t
 * 
pD
,

6964 
ut32_t
 
numSames
);

6973 
m_t_to_q31
(

6974 
t32_t
 * 
pSrc
,

6975 
q31_t
 * 
pD
,

6976 
ut32_t
 
blockSize
);

6985 
m_t_to_q15
(

6986 
t32_t
 * 
pSrc
,

6987 
q15_t
 * 
pD
,

6988 
ut32_t
 
blockSize
);

6997 
m_t_to_q7
(

6998 
t32_t
 * 
pSrc
,

6999 
q7_t
 * 
pD
,

7000 
ut32_t
 
blockSize
);

7010 
m_q31_to_q15
(

7011 
q31_t
 * 
pSrc
,

7012 
q15_t
 * 
pD
,

7013 
ut32_t
 
blockSize
);

7022 
m_q31_to_q7
(

7023 
q31_t
 * 
pSrc
,

7024 
q7_t
 * 
pD
,

7025 
ut32_t
 
blockSize
);

7034 
m_q15_to_t
(

7035 
q15_t
 * 
pSrc
,

7036 
t32_t
 * 
pD
,

7037 
ut32_t
 
blockSize
);

7047 
m_q15_to_q31
(

7048 
q15_t
 * 
pSrc
,

7049 
q31_t
 * 
pD
,

7050 
ut32_t
 
blockSize
);

7060 
m_q15_to_q7
(

7061 
q15_t
 * 
pSrc
,

7062 
q7_t
 * 
pD
,

7063 
ut32_t
 
blockSize
);

7137 
__INLINE
 
t32_t
 
m_br__f32
(

7138 cڡ 
m_br___f32
 * 
S
,

7139 
t32_t
 
X
,

7140 
t32_t
 
Y
)

7142 
t32_t
 
out
;

7143 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

7144 
t32_t
 *
pDa
 = 
S
->pData;

7145 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

7146 
t32_t
 
xdiff
, 
ydiff
;

7147 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

7149 
xIndex
 = (
t32_t

X
;

7150 
yIndex
 = (
t32_t

Y
;

7154 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1|| 
yIndex
 < 0

7155 || 
yIndex
 > (
S
->
numCs
 - 1))

7161 
dex
 = (
xIndex
 - 1+ (
yIndex
 - 1* 
S
->
numCs
;

7165 
f00
 = 
pDa
[
dex
];

7166 
f01
 = 
pDa
[
dex
 + 1];

7169 
dex
 = (
xIndex
 - 1+ (
yIndex
* 
S
->
numCs
;

7173 
f10
 = 
pDa
[
dex
];

7174 
f11
 = 
pDa
[
dex
 + 1];

7177 
b1
 = 
f00
;

7178 
b2
 = 
f01
 - 
f00
;

7179 
b3
 = 
f10
 - 
f00
;

7180 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

7183 
xdiff
 = 
X
 - 
xIndex
;

7186 
ydiff
 = 
Y
 - 
yIndex
;

7189 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

7192  (
out
);

7205 
__INLINE
 
q31_t
 
m_br__q31
(

7206 
m_br___q31
 * 
S
,

7207 
q31_t
 
X
,

7208 
q31_t
 
Y
)

7210 
q31_t
 
out
;

7211 
q31_t
 
acc
 = 0;

7212 
q31_t
 
xa
, 
ya
;

7213 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

7214 
t32_t
 
rI
, 
cI
;

7215 
q31_t
 *
pYDa
 = 
S
->
pDa
;

7216 
ut32_t
 
nCs
 = 
S
->
numCs
;

7222 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7227 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7231 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7238 
xa
 = (
X
 & 0x000FFFFF) << 11u;

7241 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7242 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7246 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

7249 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7250 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7253 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

7254 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

7257 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

7258 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

7261 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

7262 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7265 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

7266 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7269  (
acc
 << 2u);

7281 
__INLINE
 
q15_t
 
m_br__q15
(

7282 
m_br___q15
 * 
S
,

7283 
q31_t
 
X
,

7284 
q31_t
 
Y
)

7286 
q63_t
 
acc
 = 0;

7287 
q31_t
 
out
;

7288 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7289 
q31_t
 
xa
, 
ya
;

7290 
t32_t
 
rI
, 
cI
;

7291 
q15_t
 *
pYDa
 = 
S
->
pDa
;

7292 
ut32_t
 
nCs
 = 
S
->
numCs
;

7297 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7302 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7306 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7313 
xa
 = (
X
 & 0x000FFFFF);

7316 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7317 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7322 
ya
 = (
Y
 & 0x000FFFFF);

7325 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7326 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7332 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

7333 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

7336 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

7337 
acc
 +((
q63_t

out
 * (
xa
));

7340 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

7341 
acc
 +((
q63_t

out
 * (
ya
));

7344 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

7345 
acc
 +((
q63_t

out
 * (
ya
));

7349  (
acc
 >> 36);

7361 
__INLINE
 
q7_t
 
m_br__q7
(

7362 
m_br___q7
 * 
S
,

7363 
q31_t
 
X
,

7364 
q31_t
 
Y
)

7366 
q63_t
 
acc
 = 0;

7367 
q31_t
 
out
;

7368 
q31_t
 
xa
, 
ya
;

7369 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7370 
t32_t
 
rI
, 
cI
;

7371 
q7_t
 *
pYDa
 = 
S
->
pDa
;

7372 
ut32_t
 
nCs
 = 
S
->
numCs
;

7377 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7382 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7386 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7393 
xa
 = (
X
 & 0x000FFFFF);

7396 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7397 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7402 
ya
 = (
Y
 & 0x000FFFFF);

7405 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7406 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7409 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7410 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7413 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7414 
acc
 +(((
q63_t

out
 * (
xa
)));

7417 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7418 
acc
 +(((
q63_t

out
 * (
ya
)));

7421 
out
 = ((
y2
 * (
ya
)));

7422 
acc
 +(((
q63_t

out
 * (
xa
)));

7425  (
acc
 >> 40);

7435 
	#muAcc_32x32_kp32_R
(
a
, 
x
, 
y
) \

7436 
a
 = (
q31_t
(((((
q63_t
a<< 32+ ((q63_t
x
 * 
y
+ 0x80000000LL ) >> 32)

	)

7439 
	#muSub_32x32_kp32_R
(
a
, 
x
, 
y
) \

7440 
a
 = (
q31_t
(((((
q63_t
a<< 32- ((q63_t
x
 * 
y
+ 0x80000000LL ) >> 32)

	)

7443 
	#mu_32x32_kp32_R
(
a
, 
x
, 
y
) \

7444 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 + 0x80000000LL ) >> 32)

	)

7447 
	#muAcc_32x32_kp32
(
a
, 
x
, 
y
) \

7448 
a
 +(
q31_t
(((
q63_t

x
 * 
y
>> 32)

	)

7451 
	#muSub_32x32_kp32
(
a
, 
x
, 
y
) \

7452 
a
 -(
q31_t
(((
q63_t

x
 * 
y
>> 32)

	)

7455 
	#mu_32x32_kp32
(
a
, 
x
, 
y
) \

7456 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 ) >> 32)

	)

7459 #i
defed
 ( 
__CC_ARM
 )

7462 #ifde
ARM_MATH_CM4


7463 
	#LOW_OPTIMIZATION_ENTER
 \

7464 
	`_Pgma
 ("push") \

7465 
	`_Pgma
 ("O1")

	)

7467 
	#LOW_OPTIMIZATION_ENTER


	)

7471 #ifde
ARM_MATH_CM4


7472 
	#LOW_OPTIMIZATION_EXIT
 \

7473 
	`_Pgma
 ("p")

	)

7475 
	#LOW_OPTIMIZATION_EXIT


	)

7479 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7482 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7484 #i
defed
(
__ICCARM__
)

7487 #ifde
ARM_MATH_CM4


7488 
	#LOW_OPTIMIZATION_ENTER
 \

7489 
	`_Pgma
 ("timizeow")

	)

7491 
	#LOW_OPTIMIZATION_ENTER


	)

7495 
	#LOW_OPTIMIZATION_EXIT


	)

7498 #ifde
ARM_MATH_CM4


7499 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

7500 
	`_Pgma
 ("timizeow")

	)

7502 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7506 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7508 #i
defed
(
__GNUC__
)

7510 
	#LOW_OPTIMIZATION_ENTER
 
	`__ibu__
(
	`timize
("-O1"))

	)

7512 
	#LOW_OPTIMIZATION_EXIT


	)

7514 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7516 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7518 #i
defed
(
__CSMC__
)

7520 
	#LOW_OPTIMIZATION_ENTER


	)

7521 
	#LOW_OPTIMIZATION_EXIT


	)

7522 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7523 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7528 #ifdef 
__lulus


	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\core_cm0.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM0_H_GENERIC


43 
	#__CORE_CM0_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM0_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM0_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_M
 (0x00

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_CM0_H_DEPENDANT


160 
	#__CORE_CM0_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__CM0_REV


169 
	#__CM0_REV
 0x0000

	)

173 #ide
__NVIC_PRIO_BITS


174 
	#__NVIC_PRIO_BITS
 2

	)

178 #ide
__Vd_SysTickCfig


179 
	#__Vd_SysTickCfig
 0

	)

192 #ifde
__lulus


193 
	#__I
 vީ

	)

195 
	#__I
 vީcڡ

	)

197 
	#__O
 vީ

	)

198 
	#__IO
 vީ

	)

228 #i(
__CORTEX_M
 != 0x04)

229 
ut32_t
 
_rved0
:27;

231 
ut32_t
 
_rved0
:16;

232 
ut32_t
 
GE
:4;

233 
ut32_t
 
_rved1
:7;

235 
ut32_t
 
Q
:1;

236 
ut32_t
 
V
:1;

237 
ut32_t
 
C
:1;

238 
ut32_t
 
Z
:1;

239 
ut32_t
 
N
:1;

240 } 
b
;

241 
ut32_t
 
w
;

242 } 
	tAPSR_Ty
;

251 
ut32_t
 
ISR
:9;

252 
ut32_t
 
_rved0
:23;

253 } 
b
;

254 
ut32_t
 
w
;

255 } 
	tIPSR_Ty
;

264 
ut32_t
 
ISR
:9;

265 #i(
__CORTEX_M
 != 0x04)

266 
ut32_t
 
_rved0
:15;

268 
ut32_t
 
_rved0
:7;

269 
ut32_t
 
GE
:4;

270 
ut32_t
 
_rved1
:4;

272 
ut32_t
 
T
:1;

273 
ut32_t
 
IT
:2;

274 
ut32_t
 
Q
:1;

275 
ut32_t
 
V
:1;

276 
ut32_t
 
C
:1;

277 
ut32_t
 
Z
:1;

278 
ut32_t
 
N
:1;

279 } 
b
;

280 
ut32_t
 
w
;

281 } 
	txPSR_Ty
;

290 
ut32_t
 
nPRIV
:1;

291 
ut32_t
 
SPSEL
:1;

292 
ut32_t
 
FPCA
:1;

293 
ut32_t
 
_rved0
:29;

294 } 
b
;

295 
ut32_t
 
w
;

296 } 
	tCONTROL_Ty
;

311 
__IO
 
ut32_t
 
ISER
[1];

312 
ut32_t
 
RESERVED0
[31];

313 
__IO
 
ut32_t
 
ICER
[1];

314 
ut32_t
 
RSERVED1
[31];

315 
__IO
 
ut32_t
 
ISPR
[1];

316 
ut32_t
 
RESERVED2
[31];

317 
__IO
 
ut32_t
 
ICPR
[1];

318 
ut32_t
 
RESERVED3
[31];

319 
ut32_t
 
RESERVED4
[64];

320 
__IO
 
ut32_t
 
IP
[8];

321 } 
	tNVIC_Ty
;

336 
__I
 
ut32_t
 
CPUID
;

337 
__IO
 
ut32_t
 
ICSR
;

338 
ut32_t
 
RESERVED0
;

339 
__IO
 
ut32_t
 
AIRCR
;

340 
__IO
 
ut32_t
 
SCR
;

341 
__IO
 
ut32_t
 
CCR
;

342 
ut32_t
 
RESERVED1
;

343 
__IO
 
ut32_t
 
SHP
[2];

344 
__IO
 
ut32_t
 
SHCSR
;

345 } 
	tSCB_Ty
;

348 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

349 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

351 
	#SCB_CPUID_VARIANT_Pos
 20

	)

352 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

354 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

355 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

357 
	#SCB_CPUID_PARTNO_Pos
 4

	)

358 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

360 
	#SCB_CPUID_REVISION_Pos
 0

	)

361 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

364 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

365 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

367 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

368 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

370 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

371 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

373 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

374 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

376 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

377 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

379 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

380 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

382 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

383 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

385 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

386 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

388 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

389 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

392 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

393 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

395 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

396 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

398 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

399 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

401 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

402 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

404 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

405 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

408 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

409 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

411 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

412 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

414 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

415 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

418 
	#SCB_CCR_STKALIGN_Pos
 9

	)

419 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

421 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

422 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

425 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

426 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

441 
__IO
 
ut32_t
 
CTRL
;

442 
__IO
 
ut32_t
 
LOAD
;

443 
__IO
 
ut32_t
 
VAL
;

444 
__I
 
ut32_t
 
CALIB
;

445 } 
	tSysTick_Ty
;

448 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

449 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

451 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

452 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

454 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

455 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

457 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

458 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

461 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

462 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

465 
	#SysTick_VAL_CURRENT_Pos
 0

	)

466 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

469 
	#SysTick_CALIB_NOREF_Pos
 31

	)

470 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

472 
	#SysTick_CALIB_SKEW_Pos
 30

	)

473 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

475 
	#SysTick_CALIB_TENMS_Pos
 0

	)

476 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_CALIB_TENMS_Pos


	)

498 
	#SCS_BASE
 (0xE000E000UL

	)

499 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

500 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

501 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

503 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

504 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

505 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

533 
	#_BIT_SHIFT
(
IRQn
(((
ut32_t
)(IRQn& 0x03* 8 )

	)

534 
	#_SHP_IDX
(
IRQn
((((
ut32_t
)(IRQn& 0x0F)-8>> 2)

	)

535 
	#_IP_IDX
(
IRQn
((
ut32_t
)(IRQn>> 2)

	)

544 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

546 
NVIC
->
ISER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

556 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

558 
NVIC
->
ICER
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

572 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

574 ((
ut32_t
((
NVIC
->
ISPR
[0] & (1 << ((ut32_t)(
IRQn
) & 0x1F)))?1:0));

584 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

586 
NVIC
->
ISPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

596 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

598 
NVIC
->
ICPR
[0] = (1 << ((
ut32_t
)(
IRQn
) & 0x1F));

611 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

613 if(
IRQn
 < 0) {

614 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
_BIT_SHIFT
(IRQn))) |

615 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
_BIT_SHIFT
(
IRQn
)); }

617 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
_BIT_SHIFT
(IRQn))) |

618 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& 0xFF<< 
_BIT_SHIFT
(
IRQn
)); }

633 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

636 if(
IRQn
 < 0) {

637 ((
ut32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

639 ((
ut32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& 0xFF>> (8 - 
__NVIC_PRIO_BITS
))); }

647 
__STATIC_INLINE
 
NVIC_SyemRet
()

649 
__DSB
();

651 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

652 
SCB_AIRCR_SYSRESETREQ_Msk
);

653 
__DSB
();

668 #i(
__Vd_SysTickCfig
 == 0)

685 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

687 i((
ticks
 - 1> 
SysTick_LOAD_RELOAD_Msk
)  (1);

689 
SysTick
->
LOAD
 = 
ticks
 - 1;

690 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

691 
SysTick
->
VAL
 = 0;

692 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

693 
SysTick_CTRL_TICKINT_Msk
 |

694 
SysTick_CTRL_ENABLE_Msk
;

705 #ifde
__lulus


	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\ATTENU~1.H

1 #ide
ATTENUATOR_H_INCLUDED


2 
	#ATTENUATOR_H_INCLUDED


	)

4 
nu_
();

5 
nu_nd
(
da
);

6 
nu_t_nui
(
nui
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\CALIBR~1.H

1 #ide
CALIBRATION_H_INCLUDED


2 
	#CALIBRATION_H_INCLUDED


	)

4 
libtiRuPow
(
equcy
, 
pow
);

5 
libtiRuAui
(
equcy
, 
pow
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\MODULA~1.H

1 #ide
MODULATION_H_INCLUDED


2 
	#MODULATION_H_INCLUDED


	)

4 
tim3_
();

5 
modutiS
(
mod_eq
);

6 
TIM3_IRQHdr
();

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\STM32F~1.H

52 #ide
__STM32F030x6_H


53 
	#__STM32F030x6_H


	)

55 #ifde
__lulus


66 
	#__CM0_REV
 0

	)

67 
	#__MPU_PRESENT
 0

	)

68 
	#__NVIC_PRIO_BITS
 2

	)

69 
	#__Vd_SysTickCfig
 0

	)

85 
NMaskabI_IRQn
 = -14,

86 
HdFau_IRQn
 = -13,

87 
SVC_IRQn
 = -5,

88 
PdSV_IRQn
 = -2,

89 
SysTick_IRQn
 = -1,

92 
WWDG_IRQn
 = 0,

93 
RTC_IRQn
 = 2,

94 
FLASH_IRQn
 = 3,

95 
RCC_IRQn
 = 4,

96 
EXTI0_1_IRQn
 = 5,

97 
EXTI2_3_IRQn
 = 6,

98 
EXTI4_15_IRQn
 = 7,

99 
DMA1_Chl1_IRQn
 = 9,

100 
DMA1_Chl2_3_IRQn
 = 10,

101 
DMA1_Chl4_5_IRQn
 = 11,

102 
ADC1_IRQn
 = 12,

103 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

104 
TIM1_CC_IRQn
 = 14,

105 
TIM3_IRQn
 = 16,

106 
TIM14_IRQn
 = 19,

107 
TIM16_IRQn
 = 21,

108 
TIM17_IRQn
 = 22,

109 
I2C1_IRQn
 = 23,

110 
SPI1_IRQn
 = 25,

111 
USART1_IRQn
 = 27

112 } 
	tIRQn_Ty
;

118 
	~"ce_cm0.h
"

119 
	~"syem_m32f0xx.h
"

120 
	~<dt.h
>

132 
__IO
 
ut32_t
 
ISR
;

133 
__IO
 
ut32_t
 
IER
;

134 
__IO
 
ut32_t
 
CR
;

135 
__IO
 
ut32_t
 
CFGR1
;

136 
__IO
 
ut32_t
 
CFGR2
;

137 
__IO
 
ut32_t
 
SMPR
;

138 
ut32_t
 
RESERVED1
;

139 
ut32_t
 
RESERVED2
;

140 
__IO
 
ut32_t
 
TR
;

141 
ut32_t
 
RESERVED3
;

142 
__IO
 
ut32_t
 
CHSELR
;

143 
ut32_t
 
RESERVED4
[5];

144 
__IO
 
ut32_t
 
DR
;

145 }
	tADC_TyDef
;

149 
__IO
 
ut32_t
 
CCR
;

150 }
	tADC_Comm_TyDef
;

158 
__IO
 
ut32_t
 
DR
;

159 
__IO
 
ut8_t
 
IDR
;

160 
ut8_t
 
RESERVED0
;

161 
ut16_t
 
RESERVED1
;

162 
__IO
 
ut32_t
 
CR
;

163 
ut32_t
 
RESERVED2
;

164 
__IO
 
ut32_t
 
INIT
;

165 
__IO
 
ut32_t
 
POL
;

166 }
	tCRC_TyDef
;

174 
__IO
 
ut32_t
 
IDCODE
;

175 
__IO
 
ut32_t
 
CR
;

176 
__IO
 
ut32_t
 
APB1FZ
;

177 
__IO
 
ut32_t
 
APB2FZ
;

178 }
	tDBGMCU_TyDef
;

186 
__IO
 
ut32_t
 
CCR
;

187 
__IO
 
ut32_t
 
CNDTR
;

188 
__IO
 
ut32_t
 
CPAR
;

189 
__IO
 
ut32_t
 
CMAR
;

190 }
	tDMA_Chl_TyDef
;

194 
__IO
 
ut32_t
 
ISR
;

195 
__IO
 
ut32_t
 
IFCR
;

196 }
	tDMA_TyDef
;

204 
__IO
 
ut32_t
 
IMR
;

205 
__IO
 
ut32_t
 
EMR
;

206 
__IO
 
ut32_t
 
RTSR
;

207 
__IO
 
ut32_t
 
FTSR
;

208 
__IO
 
ut32_t
 
SWIER
;

209 
__IO
 
ut32_t
 
PR
;

210 }
	tEXTI_TyDef
;

217 
__IO
 
ut32_t
 
ACR
;

218 
__IO
 
ut32_t
 
KEYR
;

219 
__IO
 
ut32_t
 
OPTKEYR
;

220 
__IO
 
ut32_t
 
SR
;

221 
__IO
 
ut32_t
 
CR
;

222 
__IO
 
ut32_t
 
AR
;

223 
__IO
 
ut32_t
 
RESERVED
;

224 
__IO
 
ut32_t
 
OBR
;

225 
__IO
 
ut32_t
 
WRPR
;

226 }
	tFLASH_TyDef
;

234 
__IO
 
ut16_t
 
RDP
;

235 
__IO
 
ut16_t
 
USER
;

236 
__IO
 
ut16_t
 
DATA0
;

237 
__IO
 
ut16_t
 
DATA1
;

238 
__IO
 
ut16_t
 
WRP0
;

239 
__IO
 
ut16_t
 
WRP1
;

240 
__IO
 
ut16_t
 
WRP2
;

241 
__IO
 
ut16_t
 
WRP3
;

242 }
	tOB_TyDef
;

250 
__IO
 
ut32_t
 
MODER
;

251 
__IO
 
ut32_t
 
OTYPER
;

252 
__IO
 
ut32_t
 
OSPEEDR
;

253 
__IO
 
ut32_t
 
PUPDR
;

254 
__IO
 
ut32_t
 
IDR
;

255 
__IO
 
ut32_t
 
ODR
;

256 
__IO
 
ut32_t
 
BSRR
;

257 
__IO
 
ut32_t
 
LCKR
;

258 
__IO
 
ut32_t
 
AFR
[2];

259 
__IO
 
ut32_t
 
BRR
;

260 }
	tGPIO_TyDef
;

268 
__IO
 
ut32_t
 
CFGR1
;

269 
ut32_t
 
RESERVED
;

270 
__IO
 
ut32_t
 
EXTICR
[4];

271 
__IO
 
ut32_t
 
CFGR2
;

272 }
	tSYSCFG_TyDef
;

280 
__IO
 
ut32_t
 
CR1
;

281 
__IO
 
ut32_t
 
CR2
;

282 
__IO
 
ut32_t
 
OAR1
;

283 
__IO
 
ut32_t
 
OAR2
;

284 
__IO
 
ut32_t
 
TIMINGR
;

285 
__IO
 
ut32_t
 
TIMEOUTR
;

286 
__IO
 
ut32_t
 
ISR
;

287 
__IO
 
ut32_t
 
ICR
;

288 
__IO
 
ut32_t
 
PECR
;

289 
__IO
 
ut32_t
 
RXDR
;

290 
__IO
 
ut32_t
 
TXDR
;

291 }
	tI2C_TyDef
;

299 
__IO
 
ut32_t
 
KR
;

300 
__IO
 
ut32_t
 
PR
;

301 
__IO
 
ut32_t
 
RLR
;

302 
__IO
 
ut32_t
 
SR
;

303 
__IO
 
ut32_t
 
WINR
;

304 }
	tIWDG_TyDef
;

312 
__IO
 
ut32_t
 
CR
;

313 
__IO
 
ut32_t
 
CSR
;

314 }
	tPWR_TyDef
;

321 
__IO
 
ut32_t
 
CR
;

322 
__IO
 
ut32_t
 
CFGR
;

323 
__IO
 
ut32_t
 
CIR
;

324 
__IO
 
ut32_t
 
APB2RSTR
;

325 
__IO
 
ut32_t
 
APB1RSTR
;

326 
__IO
 
ut32_t
 
AHBENR
;

327 
__IO
 
ut32_t
 
APB2ENR
;

328 
__IO
 
ut32_t
 
APB1ENR
;

329 
__IO
 
ut32_t
 
BDCR
;

330 
__IO
 
ut32_t
 
CSR
;

331 
__IO
 
ut32_t
 
AHBRSTR
;

332 
__IO
 
ut32_t
 
CFGR2
;

333 
__IO
 
ut32_t
 
CFGR3
;

334 
__IO
 
ut32_t
 
CR2
;

335 }
	tRCC_TyDef
;

343 
__IO
 
ut32_t
 
TR
;

344 
__IO
 
ut32_t
 
DR
;

345 
__IO
 
ut32_t
 
CR
;

346 
__IO
 
ut32_t
 
ISR
;

347 
__IO
 
ut32_t
 
PRER
;

348 
ut32_t
 
RESERVED1
;

349 
ut32_t
 
RESERVED2
;

350 
__IO
 
ut32_t
 
ALRMAR
;

351 
ut32_t
 
RESERVED3
;

352 
__IO
 
ut32_t
 
WPR
;

353 
__IO
 
ut32_t
 
SSR
;

354 
__IO
 
ut32_t
 
SHIFTR
;

355 
__IO
 
ut32_t
 
TSTR
;

356 
__IO
 
ut32_t
 
TSDR
;

357 
__IO
 
ut32_t
 
TSSSR
;

358 
__IO
 
ut32_t
 
CALR
;

359 
__IO
 
ut32_t
 
TAFCR
;

360 
__IO
 
ut32_t
 
ALRMASSR
;

361 }
	tRTC_TyDef
;

369 
__IO
 
ut32_t
 
CR1
;

370 
__IO
 
ut32_t
 
CR2
;

371 
__IO
 
ut32_t
 
SR
;

372 
__IO
 
ut32_t
 
DR
;

373 
__IO
 
ut32_t
 
CRCPR
;

374 
__IO
 
ut32_t
 
RXCRCR
;

375 
__IO
 
ut32_t
 
TXCRCR
;

376 
__IO
 
ut32_t
 
I2SCFGR
;

377 
__IO
 
ut32_t
 
I2SPR
;

378 }
	tSPI_TyDef
;

385 
__IO
 
ut32_t
 
CR1
;

386 
__IO
 
ut32_t
 
CR2
;

387 
__IO
 
ut32_t
 
SMCR
;

388 
__IO
 
ut32_t
 
DIER
;

389 
__IO
 
ut32_t
 
SR
;

390 
__IO
 
ut32_t
 
EGR
;

391 
__IO
 
ut32_t
 
CCMR1
;

392 
__IO
 
ut32_t
 
CCMR2
;

393 
__IO
 
ut32_t
 
CCER
;

394 
__IO
 
ut32_t
 
CNT
;

395 
__IO
 
ut32_t
 
PSC
;

396 
__IO
 
ut32_t
 
ARR
;

397 
__IO
 
ut32_t
 
RCR
;

398 
__IO
 
ut32_t
 
CCR1
;

399 
__IO
 
ut32_t
 
CCR2
;

400 
__IO
 
ut32_t
 
CCR3
;

401 
__IO
 
ut32_t
 
CCR4
;

402 
__IO
 
ut32_t
 
BDTR
;

403 
__IO
 
ut32_t
 
DCR
;

404 
__IO
 
ut32_t
 
DMAR
;

405 
__IO
 
ut32_t
 
OR
;

406 }
	tTIM_TyDef
;

415 
__IO
 
ut32_t
 
CR1
;

416 
__IO
 
ut32_t
 
CR2
;

417 
__IO
 
ut32_t
 
CR3
;

418 
__IO
 
ut32_t
 
BRR
;

419 
__IO
 
ut32_t
 
GTPR
;

420 
__IO
 
ut32_t
 
RTOR
;

421 
__IO
 
ut32_t
 
RQR
;

422 
__IO
 
ut32_t
 
ISR
;

423 
__IO
 
ut32_t
 
ICR
;

424 
__IO
 
ut16_t
 
RDR
;

425 
ut16_t
 
RESERVED1
;

426 
__IO
 
ut16_t
 
TDR
;

427 
ut16_t
 
RESERVED2
;

428 }
	tUSART_TyDef
;

435 
__IO
 
ut32_t
 
CR
;

436 
__IO
 
ut32_t
 
CFR
;

437 
__IO
 
ut32_t
 
SR
;

438 }
	tWWDG_TyDef
;

448 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

449 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

450 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

453 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

454 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

455 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

457 
	#TIM3_BASE
 (
APBPERIPH_BASE
 + 0x00000400)

	)

458 
	#TIM14_BASE
 (
APBPERIPH_BASE
 + 0x00002000)

	)

459 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800)

	)

460 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00)

	)

461 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000)

	)

462 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400)

	)

463 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000)

	)

464 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000)

	)

465 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400)

	)

466 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400)

	)

467 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708)

	)

468 
	#TIM1_BASE
 (
APBPERIPH_BASE
 + 0x00012C00)

	)

469 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000)

	)

470 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800)

	)

471 
	#TIM16_BASE
 (
APBPERIPH_BASE
 + 0x00014400)

	)

472 
	#TIM17_BASE
 (
APBPERIPH_BASE
 + 0x00014800)

	)

473 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800)

	)

475 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000)

	)

476 
	#DMA1_Chl1_BASE
 (
DMA1_BASE
 + 0x00000008)

	)

477 
	#DMA1_Chl2_BASE
 (
DMA1_BASE
 + 0x0000001C)

	)

478 
	#DMA1_Chl3_BASE
 (
DMA1_BASE
 + 0x00000030)

	)

479 
	#DMA1_Chl4_BASE
 (
DMA1_BASE
 + 0x00000044)

	)

480 
	#DMA1_Chl5_BASE
 (
DMA1_BASE
 + 0x00000058)

	)

482 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000)

	)

483 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000

	)

484 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

485 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000)

	)

487 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x00000000)

	)

488 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x00000400)

	)

489 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x00000800)

	)

490 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x00000C00)

	)

491 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x00001400)

	)

501 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

502 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

503 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

504 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

505 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

506 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

507 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

508 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

509 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

510 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

511 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

512 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

513 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

514 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

515 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

516 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

517 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

518 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

519 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

520 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

521 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

522 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

523 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

524 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

525 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

526 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

527 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

528 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

529 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

530 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

531 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

532 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

555 
	#ADC_ISR_AWD
 ((
ut32_t
)0x00000080

	)

556 
	#ADC_ISR_OVR
 ((
ut32_t
)0x00000010

	)

557 
	#ADC_ISR_EOSEQ
 ((
ut32_t
)0x00000008

	)

558 
	#ADC_ISR_EOC
 ((
ut32_t
)0x00000004

	)

559 
	#ADC_ISR_EOSMP
 ((
ut32_t
)0x00000002

	)

560 
	#ADC_ISR_ADRDY
 ((
ut32_t
)0x00000001

	)

563 
	#ADC_ISR_EOS
 
ADC_ISR_EOSEQ


	)

566 
	#ADC_IER_AWDIE
 ((
ut32_t
)0x00000080

	)

567 
	#ADC_IER_OVRIE
 ((
ut32_t
)0x00000010

	)

568 
	#ADC_IER_EOSEQIE
 ((
ut32_t
)0x00000008

	)

569 
	#ADC_IER_EOCIE
 ((
ut32_t
)0x00000004

	)

570 
	#ADC_IER_EOSMPIE
 ((
ut32_t
)0x00000002

	)

571 
	#ADC_IER_ADRDYIE
 ((
ut32_t
)0x00000001

	)

574 
	#ADC_IER_EOSIE
 
ADC_IER_EOSEQIE


	)

577 
	#ADC_CR_ADCAL
 ((
ut32_t
)0x80000000

	)

578 
	#ADC_CR_ADSTP
 ((
ut32_t
)0x00000010

	)

579 
	#ADC_CR_ADSTART
 ((
ut32_t
)0x00000004

	)

580 
	#ADC_CR_ADDIS
 ((
ut32_t
)0x00000002

	)

581 
	#ADC_CR_ADEN
 ((
ut32_t
)0x00000001

	)

584 
	#ADC_CFGR1_AWDCH
 ((
ut32_t
)0x7C000000

	)

585 
	#ADC_CFGR1_AWDCH_0
 ((
ut32_t
)0x04000000

	)

586 
	#ADC_CFGR1_AWDCH_1
 ((
ut32_t
)0x08000000

	)

587 
	#ADC_CFGR1_AWDCH_2
 ((
ut32_t
)0x10000000

	)

588 
	#ADC_CFGR1_AWDCH_3
 ((
ut32_t
)0x20000000

	)

589 
	#ADC_CFGR1_AWDCH_4
 ((
ut32_t
)0x40000000

	)

590 
	#ADC_CFGR1_AWDEN
 ((
ut32_t
)0x00800000

	)

591 
	#ADC_CFGR1_AWDSGL
 ((
ut32_t
)0x00400000

	)

592 
	#ADC_CFGR1_DISCEN
 ((
ut32_t
)0x00010000

	)

593 
	#ADC_CFGR1_AUTOFF
 ((
ut32_t
)0x00008000

	)

594 
	#ADC_CFGR1_WAIT
 ((
ut32_t
)0x00004000

	)

595 
	#ADC_CFGR1_CONT
 ((
ut32_t
)0x00002000

	)

596 
	#ADC_CFGR1_OVRMOD
 ((
ut32_t
)0x00001000

	)

597 
	#ADC_CFGR1_EXTEN
 ((
ut32_t
)0x00000C00

	)

598 
	#ADC_CFGR1_EXTEN_0
 ((
ut32_t
)0x00000400

	)

599 
	#ADC_CFGR1_EXTEN_1
 ((
ut32_t
)0x00000800

	)

600 
	#ADC_CFGR1_EXTSEL
 ((
ut32_t
)0x000001C0

	)

601 
	#ADC_CFGR1_EXTSEL_0
 ((
ut32_t
)0x00000040

	)

602 
	#ADC_CFGR1_EXTSEL_1
 ((
ut32_t
)0x00000080

	)

603 
	#ADC_CFGR1_EXTSEL_2
 ((
ut32_t
)0x00000100

	)

604 
	#ADC_CFGR1_ALIGN
 ((
ut32_t
)0x00000020

	)

605 
	#ADC_CFGR1_RES
 ((
ut32_t
)0x00000018

	)

606 
	#ADC_CFGR1_RES_0
 ((
ut32_t
)0x00000008

	)

607 
	#ADC_CFGR1_RES_1
 ((
ut32_t
)0x00000010

	)

608 
	#ADC_CFGR1_SCANDIR
 ((
ut32_t
)0x00000004

	)

609 
	#ADC_CFGR1_DMACFG
 ((
ut32_t
)0x00000002

	)

610 
	#ADC_CFGR1_DMAEN
 ((
ut32_t
)0x00000001

	)

613 
	#ADC_CFGR1_AUTDLY
 
ADC_CFGR1_WAIT


	)

616 
	#ADC_CFGR2_CKMODE
 ((
ut32_t
)0xC0000000

	)

617 
	#ADC_CFGR2_CKMODE_1
 ((
ut32_t
)0x80000000

	)

618 
	#ADC_CFGR2_CKMODE_0
 ((
ut32_t
)0x40000000

	)

621 
	#ADC_CFGR2_JITOFFDIV4
 
ADC_CFGR2_CKMODE_1


	)

622 
	#ADC_CFGR2_JITOFFDIV2
 
ADC_CFGR2_CKMODE_0


	)

625 
	#ADC_SMPR_SMP
 ((
ut32_t
)0x00000007

	)

626 
	#ADC_SMPR_SMP_0
 ((
ut32_t
)0x00000001

	)

627 
	#ADC_SMPR_SMP_1
 ((
ut32_t
)0x00000002

	)

628 
	#ADC_SMPR_SMP_2
 ((
ut32_t
)0x00000004

	)

631 
	#ADC_SMPR1_SMPR
 
ADC_SMPR_SMP


	)

632 
	#ADC_SMPR1_SMPR_0
 
ADC_SMPR_SMP_0


	)

633 
	#ADC_SMPR1_SMPR_1
 
ADC_SMPR_SMP_1


	)

634 
	#ADC_SMPR1_SMPR_2
 
ADC_SMPR_SMP_2


	)

637 
	#ADC_TR_HT
 ((
ut32_t
)0x0FFF0000

	)

638 
	#ADC_TR_LT
 ((
ut32_t
)0x00000FFF

	)

641 
	#ADC_HTR_HT
 
ADC_TR_HT


	)

642 
	#ADC_LTR_LT
 
ADC_TR_LT


	)

645 
	#ADC_CHSELR_CHSEL18
 ((
ut32_t
)0x00040000

	)

646 
	#ADC_CHSELR_CHSEL17
 ((
ut32_t
)0x00020000

	)

647 
	#ADC_CHSELR_CHSEL16
 ((
ut32_t
)0x00010000

	)

648 
	#ADC_CHSELR_CHSEL15
 ((
ut32_t
)0x00008000

	)

649 
	#ADC_CHSELR_CHSEL14
 ((
ut32_t
)0x00004000

	)

650 
	#ADC_CHSELR_CHSEL13
 ((
ut32_t
)0x00002000

	)

651 
	#ADC_CHSELR_CHSEL12
 ((
ut32_t
)0x00001000

	)

652 
	#ADC_CHSELR_CHSEL11
 ((
ut32_t
)0x00000800

	)

653 
	#ADC_CHSELR_CHSEL10
 ((
ut32_t
)0x00000400

	)

654 
	#ADC_CHSELR_CHSEL9
 ((
ut32_t
)0x00000200

	)

655 
	#ADC_CHSELR_CHSEL8
 ((
ut32_t
)0x00000100

	)

656 
	#ADC_CHSELR_CHSEL7
 ((
ut32_t
)0x00000080

	)

657 
	#ADC_CHSELR_CHSEL6
 ((
ut32_t
)0x00000040

	)

658 
	#ADC_CHSELR_CHSEL5
 ((
ut32_t
)0x00000020

	)

659 
	#ADC_CHSELR_CHSEL4
 ((
ut32_t
)0x00000010

	)

660 
	#ADC_CHSELR_CHSEL3
 ((
ut32_t
)0x00000008

	)

661 
	#ADC_CHSELR_CHSEL2
 ((
ut32_t
)0x00000004

	)

662 
	#ADC_CHSELR_CHSEL1
 ((
ut32_t
)0x00000002

	)

663 
	#ADC_CHSELR_CHSEL0
 ((
ut32_t
)0x00000001

	)

666 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

669 
	#ADC_CCR_VBATEN
 ((
ut32_t
)0x01000000

	)

670 
	#ADC_CCR_TSEN
 ((
ut32_t
)0x00800000

	)

671 
	#ADC_CCR_VREFEN
 ((
ut32_t
)0x00400000

	)

679 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

682 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

685 
	#CRC_CR_RESET
 ((
ut32_t
)0x00000001

	)

686 
	#CRC_CR_REV_IN
 ((
ut32_t
)0x00000060

	)

687 
	#CRC_CR_REV_IN_0
 ((
ut32_t
)0x00000020

	)

688 
	#CRC_CR_REV_IN_1
 ((
ut32_t
)0x00000040

	)

689 
	#CRC_CR_REV_OUT
 ((
ut32_t
)0x00000080

	)

692 
	#CRC_INIT_INIT
 ((
ut32_t
)0xFFFFFFFF

	)

701 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF

	)

703 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000

	)

704 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ut32_t
)0x00010000

	)

705 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ut32_t
)0x00020000

	)

706 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ut32_t
)0x00040000

	)

707 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ut32_t
)0x00080000

	)

708 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ut32_t
)0x00100000

	)

709 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ut32_t
)0x00200000

	)

710 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ut32_t
)0x00400000

	)

711 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ut32_t
)0x00800000

	)

712 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ut32_t
)0x01000000

	)

713 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ut32_t
)0x02000000

	)

714 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ut32_t
)0x04000000

	)

715 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ut32_t
)0x08000000

	)

716 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ut32_t
)0x10000000

	)

717 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ut32_t
)0x20000000

	)

718 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ut32_t
)0x40000000

	)

719 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ut32_t
)0x80000000

	)

722 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002

	)

723 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004

	)

726 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002

	)

727 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100

	)

728 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400

	)

729 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800

	)

730 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000

	)

731 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000

	)

734 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000800

	)

735 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
ut32_t
)0x00020000

	)

736 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
ut32_t
)0x00040000

	)

744 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

745 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

746 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

747 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

748 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

749 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

750 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

751 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

752 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

753 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

754 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

755 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

756 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

757 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

758 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

759 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

760 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

761 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

762 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

763 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

766 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

767 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

768 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

769 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

770 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

771 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

772 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

773 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

774 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

775 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

776 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

777 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

778 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

779 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

780 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

781 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

782 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

783 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

784 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

785 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

788 
	#DMA_CCR_EN
 ((
ut32_t
)0x00000001

	)

789 
	#DMA_CCR_TCIE
 ((
ut32_t
)0x00000002

	)

790 
	#DMA_CCR_HTIE
 ((
ut32_t
)0x00000004

	)

791 
	#DMA_CCR_TEIE
 ((
ut32_t
)0x00000008

	)

792 
	#DMA_CCR_DIR
 ((
ut32_t
)0x00000010

	)

793 
	#DMA_CCR_CIRC
 ((
ut32_t
)0x00000020

	)

794 
	#DMA_CCR_PINC
 ((
ut32_t
)0x00000040

	)

795 
	#DMA_CCR_MINC
 ((
ut32_t
)0x00000080

	)

797 
	#DMA_CCR_PSIZE
 ((
ut32_t
)0x00000300

	)

798 
	#DMA_CCR_PSIZE_0
 ((
ut32_t
)0x00000100

	)

799 
	#DMA_CCR_PSIZE_1
 ((
ut32_t
)0x00000200

	)

801 
	#DMA_CCR_MSIZE
 ((
ut32_t
)0x00000C00

	)

802 
	#DMA_CCR_MSIZE_0
 ((
ut32_t
)0x00000400

	)

803 
	#DMA_CCR_MSIZE_1
 ((
ut32_t
)0x00000800

	)

805 
	#DMA_CCR_PL
 ((
ut32_t
)0x00003000

	)

806 
	#DMA_CCR_PL_0
 ((
ut32_t
)0x00001000

	)

807 
	#DMA_CCR_PL_1
 ((
ut32_t
)0x00002000

	)

809 
	#DMA_CCR_MEM2MEM
 ((
ut32_t
)0x00004000

	)

812 
	#DMA_CNDTR_NDT
 ((
ut32_t
)0x0000FFFF

	)

815 
	#DMA_CPAR_PA
 ((
ut32_t
)0xFFFFFFFF

	)

818 
	#DMA_CMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

826 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

827 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

828 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

829 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

830 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

831 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

832 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

833 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

834 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

835 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

836 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

837 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

838 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

839 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

840 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

841 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

842 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

843 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

844 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

845 
	#EXTI_IMR_MR21
 ((
ut32_t
)0x00200000

	)

846 
	#EXTI_IMR_MR22
 ((
ut32_t
)0x00400000

	)

847 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

848 
	#EXTI_IMR_MR25
 ((
ut32_t
)0x02000000

	)

849 
	#EXTI_IMR_MR27
 ((
ut32_t
)0x08000000

	)

852 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

853 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

854 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

855 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

856 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

857 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

858 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

859 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

860 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

861 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

862 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

863 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

864 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

865 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

866 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

867 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

868 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

869 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

870 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

871 
	#EXTI_EMR_MR21
 ((
ut32_t
)0x00200000

	)

872 
	#EXTI_EMR_MR22
 ((
ut32_t
)0x00400000

	)

873 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

874 
	#EXTI_EMR_MR25
 ((
ut32_t
)0x02000000

	)

875 
	#EXTI_EMR_MR27
 ((
ut32_t
)0x08000000

	)

878 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

879 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

880 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

881 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

882 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

883 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

884 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

885 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

886 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

887 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

888 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

889 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

890 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

891 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

892 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

893 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

894 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

895 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

896 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

899 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

900 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

901 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

902 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

903 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

904 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

905 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

906 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

907 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

908 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

909 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

910 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

911 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

912 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

913 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

914 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

915 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

916 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

917 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

920 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

921 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

922 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

923 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

924 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

925 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

926 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

927 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

928 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

929 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

930 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

931 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

932 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

933 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

934 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

935 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

936 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

937 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

938 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

941 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

942 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

943 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

944 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

945 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

946 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

947 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

948 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

949 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

950 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

951 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

952 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

953 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

954 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

955 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

956 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

957 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

958 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

959 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

968 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x00000001

	)

970 
	#FLASH_ACR_PRFTBE
 ((
ut32_t
)0x00000010

	)

971 
	#FLASH_ACR_PRFTBS
 ((
ut32_t
)0x00000020

	)

974 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

977 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

980 
	#FLASH_FKEY1
 ((
ut32_t
)0x45670123

	)

981 
	#FLASH_FKEY2
 ((
ut32_t
)0xCDEF89AB

	)

984 
	#FLASH_OPTKEY1
 ((
ut32_t
)0x45670123

	)

985 
	#FLASH_OPTKEY2
 ((
ut32_t
)0xCDEF89AB

	)

989 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00000001

	)

990 
	#FLASH_SR_PGERR
 ((
ut32_t
)0x00000004

	)

991 
	#FLASH_SR_WRPRTERR
 ((
ut32_t
)0x00000010

	)

992 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000020

	)

993 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPRTERR


	)

996 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001

	)

997 
	#FLASH_CR_PER
 ((
ut32_t
)0x00000002

	)

998 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004

	)

999 
	#FLASH_CR_OPTPG
 ((
ut32_t
)0x00000010

	)

1000 
	#FLASH_CR_OPTER
 ((
ut32_t
)0x00000020

	)

1001 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00000040

	)

1002 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x00000080

	)

1003 
	#FLASH_CR_OPTWRE
 ((
ut32_t
)0x00000200

	)

1004 
	#FLASH_CR_ERRIE
 ((
ut32_t
)0x00000400

	)

1005 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x00001000

	)

1006 
	#FLASH_CR_OBL_LAUNCH
 ((
ut32_t
)0x00002000

	)

1009 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

1012 
	#FLASH_OBR_OPTERR
 ((
ut32_t
)0x00000001

	)

1013 
	#FLASH_OBR_RDPRT1
 ((
ut32_t
)0x00000002

	)

1014 
	#FLASH_OBR_RDPRT2
 ((
ut32_t
)0x00000004

	)

1016 
	#FLASH_OBR_USER
 ((
ut32_t
)0x00003700

	)

1017 
	#FLASH_OBR_IWDG_SW
 ((
ut32_t
)0x00000100

	)

1018 
	#FLASH_OBR_nRST_STOP
 ((
ut32_t
)0x00000200

	)

1019 
	#FLASH_OBR_nRST_STDBY
 ((
ut32_t
)0x00000400

	)

1020 
	#FLASH_OBR_nBOOT1
 ((
ut32_t
)0x00001000

	)

1021 
	#FLASH_OBR_VDDA_MONITOR
 ((
ut32_t
)0x00002000

	)

1024 
	#FLASH_OBR_BOOT1
 
FLASH_OBR_nBOOT1


	)

1027 
	#FLASH_OBR_VDDA_ANALOG
 
FLASH_OBR_VDDA_MONITOR


	)

1030 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0x0000FFFF

	)

1035 
	#OB_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

1036 
	#OB_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

1039 
	#OB_USER_USER
 ((
ut32_t
)0x00FF0000

	)

1040 
	#OB_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

1043 
	#OB_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

1044 
	#OB_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

1047 
	#OB_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

1048 
	#OB_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

1056 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

1057 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

1058 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

1059 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

1060 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

1061 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

1062 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

1063 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

1064 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

1065 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

1066 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

1067 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

1068 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

1069 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

1070 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

1071 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

1072 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

1073 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

1074 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

1075 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

1076 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

1077 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

1078 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

1079 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

1080 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

1081 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

1082 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

1083 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

1084 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

1085 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

1086 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

1087 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

1088 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

1089 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

1090 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

1091 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

1092 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

1093 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

1094 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

1095 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

1096 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

1097 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

1098 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

1099 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

1100 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

1101 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

1102 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

1103 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

1106 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

1107 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

1108 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

1109 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

1110 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

1111 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

1112 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

1113 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

1114 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

1115 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

1116 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

1117 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

1118 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

1119 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

1120 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

1121 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

1124 
	#GPIO_OSPEEDR_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

1125 
	#GPIO_OSPEEDR_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

1126 
	#GPIO_OSPEEDR_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

1127 
	#GPIO_OSPEEDR_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

1128 
	#GPIO_OSPEEDR_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

1129 
	#GPIO_OSPEEDR_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

1130 
	#GPIO_OSPEEDR_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

1131 
	#GPIO_OSPEEDR_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

1132 
	#GPIO_OSPEEDR_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

1133 
	#GPIO_OSPEEDR_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

1134 
	#GPIO_OSPEEDR_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

1135 
	#GPIO_OSPEEDR_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

1136 
	#GPIO_OSPEEDR_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

1137 
	#GPIO_OSPEEDR_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

1138 
	#GPIO_OSPEEDR_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

1139 
	#GPIO_OSPEEDR_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

1140 
	#GPIO_OSPEEDR_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

1141 
	#GPIO_OSPEEDR_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

1142 
	#GPIO_OSPEEDR_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

1143 
	#GPIO_OSPEEDR_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

1144 
	#GPIO_OSPEEDR_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

1145 
	#GPIO_OSPEEDR_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

1146 
	#GPIO_OSPEEDR_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

1147 
	#GPIO_OSPEEDR_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

1148 
	#GPIO_OSPEEDR_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

1149 
	#GPIO_OSPEEDR_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

1150 
	#GPIO_OSPEEDR_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

1151 
	#GPIO_OSPEEDR_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

1152 
	#GPIO_OSPEEDR_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

1153 
	#GPIO_OSPEEDR_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

1154 
	#GPIO_OSPEEDR_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

1155 
	#GPIO_OSPEEDR_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

1156 
	#GPIO_OSPEEDR_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

1157 
	#GPIO_OSPEEDR_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

1158 
	#GPIO_OSPEEDR_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

1159 
	#GPIO_OSPEEDR_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

1160 
	#GPIO_OSPEEDR_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

1161 
	#GPIO_OSPEEDR_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

1162 
	#GPIO_OSPEEDR_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

1163 
	#GPIO_OSPEEDR_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

1164 
	#GPIO_OSPEEDR_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

1165 
	#GPIO_OSPEEDR_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

1166 
	#GPIO_OSPEEDR_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

1167 
	#GPIO_OSPEEDR_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

1168 
	#GPIO_OSPEEDR_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

1169 
	#GPIO_OSPEEDR_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

1170 
	#GPIO_OSPEEDR_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

1171 
	#GPIO_OSPEEDR_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

1174 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEEDR0


	)

1175 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEEDR0_0


	)

1176 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEEDR0_1


	)

1177 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEEDR1


	)

1178 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEEDR1_0


	)

1179 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEEDR1_1


	)

1180 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEEDR2


	)

1181 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEEDR2_0


	)

1182 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEEDR2_1


	)

1183 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEEDR3


	)

1184 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEEDR3_0


	)

1185 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEEDR3_1


	)

1186 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEEDR4


	)

1187 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEEDR4_0


	)

1188 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEEDR4_1


	)

1189 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEEDR5


	)

1190 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEEDR5_0


	)

1191 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEEDR5_1


	)

1192 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEEDR6


	)

1193 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEEDR6_0


	)

1194 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEEDR6_1


	)

1195 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEEDR7


	)

1196 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEEDR7_0


	)

1197 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEEDR7_1


	)

1198 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEEDR8


	)

1199 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEEDR8_0


	)

1200 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEEDR8_1


	)

1201 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEEDR9


	)

1202 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEEDR9_0


	)

1203 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEEDR9_1


	)

1204 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEEDR10


	)

1205 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEEDR10_0


	)

1206 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEEDR10_1


	)

1207 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEEDR11


	)

1208 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEEDR11_0


	)

1209 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEEDR11_1


	)

1210 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEEDR12


	)

1211 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEEDR12_0


	)

1212 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEEDR12_1


	)

1213 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEEDR13


	)

1214 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEEDR13_0


	)

1215 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEEDR13_1


	)

1216 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEEDR14


	)

1217 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEEDR14_0


	)

1218 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEEDR14_1


	)

1219 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEEDR15


	)

1220 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEEDR15_0


	)

1221 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEEDR15_1


	)

1224 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

1225 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

1226 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

1227 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

1228 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

1229 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

1230 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

1231 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

1232 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

1233 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

1234 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

1235 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

1236 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

1237 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

1238 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

1239 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

1240 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

1241 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

1242 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

1243 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

1244 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

1245 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

1246 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

1247 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

1248 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

1249 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

1250 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

1251 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

1252 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

1253 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

1254 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

1255 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

1256 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

1257 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

1258 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

1259 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

1260 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

1261 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

1262 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

1263 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

1264 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

1265 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

1266 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

1267 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

1268 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

1269 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

1270 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

1271 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

1274 
	#GPIO_IDR_0
 ((
ut32_t
)0x00000001)

	)

1275 
	#GPIO_IDR_1
 ((
ut32_t
)0x00000002)

	)

1276 
	#GPIO_IDR_2
 ((
ut32_t
)0x00000004)

	)

1277 
	#GPIO_IDR_3
 ((
ut32_t
)0x00000008)

	)

1278 
	#GPIO_IDR_4
 ((
ut32_t
)0x00000010)

	)

1279 
	#GPIO_IDR_5
 ((
ut32_t
)0x00000020)

	)

1280 
	#GPIO_IDR_6
 ((
ut32_t
)0x00000040)

	)

1281 
	#GPIO_IDR_7
 ((
ut32_t
)0x00000080)

	)

1282 
	#GPIO_IDR_8
 ((
ut32_t
)0x00000100)

	)

1283 
	#GPIO_IDR_9
 ((
ut32_t
)0x00000200)

	)

1284 
	#GPIO_IDR_10
 ((
ut32_t
)0x00000400)

	)

1285 
	#GPIO_IDR_11
 ((
ut32_t
)0x00000800)

	)

1286 
	#GPIO_IDR_12
 ((
ut32_t
)0x00001000)

	)

1287 
	#GPIO_IDR_13
 ((
ut32_t
)0x00002000)

	)

1288 
	#GPIO_IDR_14
 ((
ut32_t
)0x00004000)

	)

1289 
	#GPIO_IDR_15
 ((
ut32_t
)0x00008000)

	)

1292 
	#GPIO_ODR_0
 ((
ut32_t
)0x00000001)

	)

1293 
	#GPIO_ODR_1
 ((
ut32_t
)0x00000002)

	)

1294 
	#GPIO_ODR_2
 ((
ut32_t
)0x00000004)

	)

1295 
	#GPIO_ODR_3
 ((
ut32_t
)0x00000008)

	)

1296 
	#GPIO_ODR_4
 ((
ut32_t
)0x00000010)

	)

1297 
	#GPIO_ODR_5
 ((
ut32_t
)0x00000020)

	)

1298 
	#GPIO_ODR_6
 ((
ut32_t
)0x00000040)

	)

1299 
	#GPIO_ODR_7
 ((
ut32_t
)0x00000080)

	)

1300 
	#GPIO_ODR_8
 ((
ut32_t
)0x00000100)

	)

1301 
	#GPIO_ODR_9
 ((
ut32_t
)0x00000200)

	)

1302 
	#GPIO_ODR_10
 ((
ut32_t
)0x00000400)

	)

1303 
	#GPIO_ODR_11
 ((
ut32_t
)0x00000800)

	)

1304 
	#GPIO_ODR_12
 ((
ut32_t
)0x00001000)

	)

1305 
	#GPIO_ODR_13
 ((
ut32_t
)0x00002000)

	)

1306 
	#GPIO_ODR_14
 ((
ut32_t
)0x00004000)

	)

1307 
	#GPIO_ODR_15
 ((
ut32_t
)0x00008000)

	)

1310 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

1311 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

1312 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

1313 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

1314 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

1315 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

1316 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

1317 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

1318 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

1319 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

1320 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

1321 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

1322 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

1323 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

1324 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

1325 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

1326 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

1327 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

1328 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

1329 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

1330 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

1331 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

1332 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

1333 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

1334 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

1335 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

1336 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

1337 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

1338 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

1339 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

1340 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

1341 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

1344 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001)

	)

1345 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002)

	)

1346 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004)

	)

1347 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008)

	)

1348 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010)

	)

1349 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020)

	)

1350 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040)

	)

1351 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080)

	)

1352 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100)

	)

1353 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200)

	)

1354 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400)

	)

1355 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800)

	)

1356 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000)

	)

1357 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000)

	)

1358 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000)

	)

1359 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000)

	)

1360 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000)

	)

1363 
	#GPIO_AFRL_AFRL0
 ((
ut32_t
)0x0000000F)

	)

1364 
	#GPIO_AFRL_AFRL1
 ((
ut32_t
)0x000000F0)

	)

1365 
	#GPIO_AFRL_AFRL2
 ((
ut32_t
)0x00000F00)

	)

1366 
	#GPIO_AFRL_AFRL3
 ((
ut32_t
)0x0000F000)

	)

1367 
	#GPIO_AFRL_AFRL4
 ((
ut32_t
)0x000F0000)

	)

1368 
	#GPIO_AFRL_AFRL5
 ((
ut32_t
)0x00F00000)

	)

1369 
	#GPIO_AFRL_AFRL6
 ((
ut32_t
)0x0F000000)

	)

1370 
	#GPIO_AFRL_AFRL7
 ((
ut32_t
)0xF0000000)

	)

1373 
	#GPIO_AFRH_AFRH0
 ((
ut32_t
)0x0000000F)

	)

1374 
	#GPIO_AFRH_AFRH1
 ((
ut32_t
)0x000000F0)

	)

1375 
	#GPIO_AFRH_AFRH2
 ((
ut32_t
)0x00000F00)

	)

1376 
	#GPIO_AFRH_AFRH3
 ((
ut32_t
)0x0000F000)

	)

1377 
	#GPIO_AFRH_AFRH4
 ((
ut32_t
)0x000F0000)

	)

1378 
	#GPIO_AFRH_AFRH5
 ((
ut32_t
)0x00F00000)

	)

1379 
	#GPIO_AFRH_AFRH6
 ((
ut32_t
)0x0F000000)

	)

1380 
	#GPIO_AFRH_AFRH7
 ((
ut32_t
)0xF0000000)

	)

1383 
	#GPIO_BRR_BR_0
 ((
ut32_t
)0x00000001)

	)

1384 
	#GPIO_BRR_BR_1
 ((
ut32_t
)0x00000002)

	)

1385 
	#GPIO_BRR_BR_2
 ((
ut32_t
)0x00000004)

	)

1386 
	#GPIO_BRR_BR_3
 ((
ut32_t
)0x00000008)

	)

1387 
	#GPIO_BRR_BR_4
 ((
ut32_t
)0x00000010)

	)

1388 
	#GPIO_BRR_BR_5
 ((
ut32_t
)0x00000020)

	)

1389 
	#GPIO_BRR_BR_6
 ((
ut32_t
)0x00000040)

	)

1390 
	#GPIO_BRR_BR_7
 ((
ut32_t
)0x00000080)

	)

1391 
	#GPIO_BRR_BR_8
 ((
ut32_t
)0x00000100)

	)

1392 
	#GPIO_BRR_BR_9
 ((
ut32_t
)0x00000200)

	)

1393 
	#GPIO_BRR_BR_10
 ((
ut32_t
)0x00000400)

	)

1394 
	#GPIO_BRR_BR_11
 ((
ut32_t
)0x00000800)

	)

1395 
	#GPIO_BRR_BR_12
 ((
ut32_t
)0x00001000)

	)

1396 
	#GPIO_BRR_BR_13
 ((
ut32_t
)0x00002000)

	)

1397 
	#GPIO_BRR_BR_14
 ((
ut32_t
)0x00004000)

	)

1398 
	#GPIO_BRR_BR_15
 ((
ut32_t
)0x00008000)

	)

1407 
	#I2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

1408 
	#I2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

1409 
	#I2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

1410 
	#I2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

1411 
	#I2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

1412 
	#I2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

1413 
	#I2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

1414 
	#I2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

1415 
	#I2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

1416 
	#I2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

1417 
	#I2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

1418 
	#I2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

1419 
	#I2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

1420 
	#I2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

1421 
	#I2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

1422 
	#I2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

1423 
	#I2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

1424 
	#I2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

1425 
	#I2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

1426 
	#I2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

1427 
	#I2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

1430 
	#I2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

1431 
	#I2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

1432 
	#I2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

1433 
	#I2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

1434 
	#I2C_CR2_START
 ((
ut32_t
)0x00002000

	)

1435 
	#I2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

1436 
	#I2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

1437 
	#I2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

1438 
	#I2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

1439 
	#I2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

1440 
	#I2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

1443 
	#I2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

1444 
	#I2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

1445 
	#I2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

1448 
	#I2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

1449 
	#I2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

1450 
	#I2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

1453 
	#I2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

1454 
	#I2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

1455 
	#I2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

1456 
	#I2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

1457 
	#I2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

1460 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

1461 
	#I2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

1462 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

1463 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

1464 
	#I2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

1467 
	#I2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

1468 
	#I2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

1469 
	#I2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

1470 
	#I2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

1471 
	#I2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

1472 
	#I2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

1473 
	#I2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

1474 
	#I2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

1475 
	#I2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

1476 
	#I2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

1477 
	#I2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

1478 
	#I2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

1479 
	#I2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

1480 
	#I2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

1481 
	#I2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

1482 
	#I2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

1483 
	#I2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

1486 
	#I2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

1487 
	#I2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

1488 
	#I2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

1489 
	#I2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

1490 
	#I2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

1491 
	#I2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

1492 
	#I2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

1493 
	#I2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

1494 
	#I2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

1497 
	#I2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

1500 
	#I2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

1503 
	#I2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

1511 
	#IWDG_KR_KEY
 ((
ut32_t
)0xFFFF

	)

1514 
	#IWDG_PR_PR
 ((
ut32_t
)0x07

	)

1515 
	#IWDG_PR_PR_0
 ((
ut32_t
)0x01

	)

1516 
	#IWDG_PR_PR_1
 ((
ut32_t
)0x02

	)

1517 
	#IWDG_PR_PR_2
 ((
ut32_t
)0x04

	)

1520 
	#IWDG_RLR_RL
 ((
ut32_t
)0x0FFF

	)

1523 
	#IWDG_SR_PVU
 ((
ut32_t
)0x01

	)

1524 
	#IWDG_SR_RVU
 ((
ut32_t
)0x02

	)

1525 
	#IWDG_SR_WVU
 ((
ut32_t
)0x04

	)

1528 
	#IWDG_WINR_WIN
 ((
ut32_t
)0x0FFF

	)

1537 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

1538 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

1539 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

1540 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

1541 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

1544 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

1545 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

1546 
	#PWR_CSR_EWUP1
 ((
ut32_t
)0x00000100

	)

1547 
	#PWR_CSR_EWUP2
 ((
ut32_t
)0x00000200

	)

1556 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001

	)

1557 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002

	)

1559 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8

	)

1560 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008

	)

1561 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010

	)

1562 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020

	)

1563 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040

	)

1564 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080

	)

1566 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00

	)

1567 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100

	)

1568 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200

	)

1569 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400

	)

1570 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800

	)

1571 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000

	)

1572 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000

	)

1573 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000

	)

1574 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000

	)

1576 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000

	)

1577 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000

	)

1578 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000

	)

1579 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000

	)

1580 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000

	)

1581 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000

	)

1585 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

1586 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

1587 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

1589 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

1590 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

1591 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

1594 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

1595 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

1596 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

1598 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

1599 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

1600 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

1603 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

1604 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

1605 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

1606 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

1607 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

1609 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

1610 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

1611 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

1612 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

1613 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

1614 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

1615 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

1616 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

1617 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

1620 
	#RCC_CFGR_PPRE
 ((
ut32_t
)0x00000700

	)

1621 
	#RCC_CFGR_PPRE_0
 ((
ut32_t
)0x00000100

	)

1622 
	#RCC_CFGR_PPRE_1
 ((
ut32_t
)0x00000200

	)

1623 
	#RCC_CFGR_PPRE_2
 ((
ut32_t
)0x00000400

	)

1625 
	#RCC_CFGR_PPRE_DIV1
 ((
ut32_t
)0x00000000

	)

1626 
	#RCC_CFGR_PPRE_DIV2
 ((
ut32_t
)0x00000400

	)

1627 
	#RCC_CFGR_PPRE_DIV4
 ((
ut32_t
)0x00000500

	)

1628 
	#RCC_CFGR_PPRE_DIV8
 ((
ut32_t
)0x00000600

	)

1629 
	#RCC_CFGR_PPRE_DIV16
 ((
ut32_t
)0x00000700

	)

1632 
	#RCC_CFGR_ADCPRE
 ((
ut32_t
)0x00004000

	)

1634 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ut32_t
)0x00000000

	)

1635 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ut32_t
)0x00004000

	)

1637 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00010000

	)

1638 
	#RCC_CFGR_PLLSRC_HSI_DIV2
 ((
ut32_t
)0x00000000

	)

1639 
	#RCC_CFGR_PLLSRC_HSE_PREDIV
 ((
ut32_t
)0x00010000

	)

1641 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

1642 
	#RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1
 ((
ut32_t
)0x00000000

	)

1643 
	#RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2
 ((
ut32_t
)0x00020000

	)

1646 
	#RCC_CFGR_PLLMUL
 ((
ut32_t
)0x003C0000

	)

1647 
	#RCC_CFGR_PLLMUL_0
 ((
ut32_t
)0x00040000

	)

1648 
	#RCC_CFGR_PLLMUL_1
 ((
ut32_t
)0x00080000

	)

1649 
	#RCC_CFGR_PLLMUL_2
 ((
ut32_t
)0x00100000

	)

1650 
	#RCC_CFGR_PLLMUL_3
 ((
ut32_t
)0x00200000

	)

1652 
	#RCC_CFGR_PLLMUL2
 ((
ut32_t
)0x00000000

	)

1653 
	#RCC_CFGR_PLLMUL3
 ((
ut32_t
)0x00040000

	)

1654 
	#RCC_CFGR_PLLMUL4
 ((
ut32_t
)0x00080000

	)

1655 
	#RCC_CFGR_PLLMUL5
 ((
ut32_t
)0x000C0000

	)

1656 
	#RCC_CFGR_PLLMUL6
 ((
ut32_t
)0x00100000

	)

1657 
	#RCC_CFGR_PLLMUL7
 ((
ut32_t
)0x00140000

	)

1658 
	#RCC_CFGR_PLLMUL8
 ((
ut32_t
)0x00180000

	)

1659 
	#RCC_CFGR_PLLMUL9
 ((
ut32_t
)0x001C0000

	)

1660 
	#RCC_CFGR_PLLMUL10
 ((
ut32_t
)0x00200000

	)

1661 
	#RCC_CFGR_PLLMUL11
 ((
ut32_t
)0x00240000

	)

1662 
	#RCC_CFGR_PLLMUL12
 ((
ut32_t
)0x00280000

	)

1663 
	#RCC_CFGR_PLLMUL13
 ((
ut32_t
)0x002C0000

	)

1664 
	#RCC_CFGR_PLLMUL14
 ((
ut32_t
)0x00300000

	)

1665 
	#RCC_CFGR_PLLMUL15
 ((
ut32_t
)0x00340000

	)

1666 
	#RCC_CFGR_PLLMUL16
 ((
ut32_t
)0x00380000

	)

1669 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x0F000000

	)

1670 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1671 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1672 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1673 
	#RCC_CFGR_MCO_3
 ((
ut32_t
)0x08000000

	)

1675 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1676 
	#RCC_CFGR_MCO_HSI14
 ((
ut32_t
)0x01000000

	)

1677 
	#RCC_CFGR_MCO_LSI
 ((
ut32_t
)0x02000000

	)

1678 
	#RCC_CFGR_MCO_LSE
 ((
ut32_t
)0x03000000

	)

1679 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1680 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1681 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1682 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

1684 
	#RCC_CFGR_MCOPRE
 ((
ut32_t
)0x70000000

	)

1685 
	#RCC_CFGR_MCOPRE_DIV1
 ((
ut32_t
)0x00000000

	)

1686 
	#RCC_CFGR_MCOPRE_DIV2
 ((
ut32_t
)0x10000000

	)

1687 
	#RCC_CFGR_MCOPRE_DIV4
 ((
ut32_t
)0x20000000

	)

1688 
	#RCC_CFGR_MCOPRE_DIV8
 ((
ut32_t
)0x30000000

	)

1689 
	#RCC_CFGR_MCOPRE_DIV16
 ((
ut32_t
)0x40000000

	)

1690 
	#RCC_CFGR_MCOPRE_DIV32
 ((
ut32_t
)0x50000000

	)

1691 
	#RCC_CFGR_MCOPRE_DIV64
 ((
ut32_t
)0x60000000

	)

1692 
	#RCC_CFGR_MCOPRE_DIV128
 ((
ut32_t
)0x70000000

	)

1694 
	#RCC_CFGR_PLLNODIV
 ((
ut32_t
)0x80000000

	)

1697 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

1698 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

1699 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

1700 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

1701 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

1702 
	#RCC_CIR_HSI14RDYF
 ((
ut32_t
)0x00000020

	)

1703 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

1704 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

1705 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

1706 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

1707 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

1708 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

1709 
	#RCC_CIR_HSI14RDYIE
 ((
ut32_t
)0x00002000

	)

1710 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

1711 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

1712 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

1713 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

1714 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

1715 
	#RCC_CIR_HSI14RDYC
 ((
ut32_t
)0x00200000

	)

1716 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

1719 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00000001

	)

1720 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000200

	)

1721 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000800

	)

1722 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

1723 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

1724 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

1725 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

1726 
	#RCC_APB2RSTR_DBGMCURST
 ((
ut32_t
)0x00400000

	)

1729 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADCRST


	)

1732 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

1733 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

1734 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

1735 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

1736 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

1739 
	#RCC_AHBENR_DMAEN
 ((
ut32_t
)0x00000001

	)

1740 
	#RCC_AHBENR_SRAMEN
 ((
ut32_t
)0x00000004

	)

1741 
	#RCC_AHBENR_FLITFEN
 ((
ut32_t
)0x00000010

	)

1742 
	#RCC_AHBENR_CRCEN
 ((
ut32_t
)0x00000040

	)

1743 
	#RCC_AHBENR_GPIOAEN
 ((
ut32_t
)0x00020000

	)

1744 
	#RCC_AHBENR_GPIOBEN
 ((
ut32_t
)0x00040000

	)

1745 
	#RCC_AHBENR_GPIOCEN
 ((
ut32_t
)0x00080000

	)

1746 
	#RCC_AHBENR_GPIODEN
 ((
ut32_t
)0x00100000

	)

1747 
	#RCC_AHBENR_GPIOFEN
 ((
ut32_t
)0x00400000

	)

1750 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMAEN


	)

1751 
	#RCC_AHBENR_TSEN
 
RCC_AHBENR_TSCEN


	)

1754 
	#RCC_APB2ENR_SYSCFGCOMPEN
 ((
ut32_t
)0x00000001

	)

1755 
	#RCC_APB2ENR_ADCEN
 ((
ut32_t
)0x00000200

	)

1756 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000800

	)

1757 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

1758 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

1759 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

1760 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

1761 
	#RCC_APB2ENR_DBGMCUEN
 ((
ut32_t
)0x00400000

	)

1764 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGCOMPEN


	)

1765 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADCEN


	)

1768 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

1769 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

1770 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

1771 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

1772 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

1775 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

1776 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

1777 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

1779 
	#RCC_BDCR_LSEDRV
 ((
ut32_t
)0x00000018

	)

1780 
	#RCC_BDCR_LSEDRV_0
 ((
ut32_t
)0x00000008

	)

1781 
	#RCC_BDCR_LSEDRV_1
 ((
ut32_t
)0x00000010

	)

1783 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

1784 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

1785 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

1788 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1789 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

1790 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

1791 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

1793 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

1794 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

1797 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

1798 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

1799 
	#RCC_CSR_V18PWRRSTF
 ((
ut32_t
)0x00800000

	)

1800 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

1801 
	#RCC_CSR_OBLRSTF
 ((
ut32_t
)0x02000000

	)

1802 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

1803 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

1804 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

1805 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

1806 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

1807 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

1810 
	#RCC_CSR_OBL
 
RCC_CSR_OBLRSTF


	)

1813 
	#RCC_AHBRSTR_GPIOARST
 ((
ut32_t
)0x00020000

	)

1814 
	#RCC_AHBRSTR_GPIOBRST
 ((
ut32_t
)0x00040000

	)

1815 
	#RCC_AHBRSTR_GPIOCRST
 ((
ut32_t
)0x00080000

	)

1816 
	#RCC_AHBRSTR_GPIODRST
 ((
ut32_t
)0x00100000

	)

1817 
	#RCC_AHBRSTR_GPIOFRST
 ((
ut32_t
)0x00400000

	)

1821 
	#RCC_CFGR2_PREDIV
 ((
ut32_t
)0x0000000F

	)

1822 
	#RCC_CFGR2_PREDIV_0
 ((
ut32_t
)0x00000001

	)

1823 
	#RCC_CFGR2_PREDIV_1
 ((
ut32_t
)0x00000002

	)

1824 
	#RCC_CFGR2_PREDIV_2
 ((
ut32_t
)0x00000004

	)

1825 
	#RCC_CFGR2_PREDIV_3
 ((
ut32_t
)0x00000008

	)

1827 
	#RCC_CFGR2_PREDIV_DIV1
 ((
ut32_t
)0x00000000

	)

1828 
	#RCC_CFGR2_PREDIV_DIV2
 ((
ut32_t
)0x00000001

	)

1829 
	#RCC_CFGR2_PREDIV_DIV3
 ((
ut32_t
)0x00000002

	)

1830 
	#RCC_CFGR2_PREDIV_DIV4
 ((
ut32_t
)0x00000003

	)

1831 
	#RCC_CFGR2_PREDIV_DIV5
 ((
ut32_t
)0x00000004

	)

1832 
	#RCC_CFGR2_PREDIV_DIV6
 ((
ut32_t
)0x00000005

	)

1833 
	#RCC_CFGR2_PREDIV_DIV7
 ((
ut32_t
)0x00000006

	)

1834 
	#RCC_CFGR2_PREDIV_DIV8
 ((
ut32_t
)0x00000007

	)

1835 
	#RCC_CFGR2_PREDIV_DIV9
 ((
ut32_t
)0x00000008

	)

1836 
	#RCC_CFGR2_PREDIV_DIV10
 ((
ut32_t
)0x00000009

	)

1837 
	#RCC_CFGR2_PREDIV_DIV11
 ((
ut32_t
)0x0000000A

	)

1838 
	#RCC_CFGR2_PREDIV_DIV12
 ((
ut32_t
)0x0000000B

	)

1839 
	#RCC_CFGR2_PREDIV_DIV13
 ((
ut32_t
)0x0000000C

	)

1840 
	#RCC_CFGR2_PREDIV_DIV14
 ((
ut32_t
)0x0000000D

	)

1841 
	#RCC_CFGR2_PREDIV_DIV15
 ((
ut32_t
)0x0000000E

	)

1842 
	#RCC_CFGR2_PREDIV_DIV16
 ((
ut32_t
)0x0000000F

	)

1846 
	#RCC_CFGR3_USART1SW
 ((
ut32_t
)0x00000003

	)

1847 
	#RCC_CFGR3_USART1SW_0
 ((
ut32_t
)0x00000001

	)

1848 
	#RCC_CFGR3_USART1SW_1
 ((
ut32_t
)0x00000002

	)

1850 
	#RCC_CFGR3_USART1SW_PCLK
 ((
ut32_t
)0x00000000

	)

1851 
	#RCC_CFGR3_USART1SW_SYSCLK
 ((
ut32_t
)0x00000001

	)

1852 
	#RCC_CFGR3_USART1SW_LSE
 ((
ut32_t
)0x00000002

	)

1853 
	#RCC_CFGR3_USART1SW_HSI
 ((
ut32_t
)0x00000003

	)

1856 
	#RCC_CFGR3_I2C1SW
 ((
ut32_t
)0x00000010

	)

1858 
	#RCC_CFGR3_I2C1SW_HSI
 ((
ut32_t
)0x00000000

	)

1859 
	#RCC_CFGR3_I2C1SW_SYSCLK
 ((
ut32_t
)0x00000010

	)

1862 
	#RCC_CR2_HSI14ON
 ((
ut32_t
)0x00000001

	)

1863 
	#RCC_CR2_HSI14RDY
 ((
ut32_t
)0x00000002

	)

1864 
	#RCC_CR2_HSI14DIS
 ((
ut32_t
)0x00000004

	)

1865 
	#RCC_CR2_HSI14TRIM
 ((
ut32_t
)0x000000F8

	)

1866 
	#RCC_CR2_HSI14CAL
 ((
ut32_t
)0x0000FF00

	)

1874 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

1875 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

1876 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

1877 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

1878 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

1879 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

1880 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

1881 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

1882 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

1883 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

1884 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

1885 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

1886 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

1887 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

1888 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

1889 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

1890 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

1891 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

1892 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

1893 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

1894 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

1895 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

1896 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

1897 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

1898 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

1899 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

1900 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

1903 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

1904 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

1905 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

1906 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

1907 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

1908 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

1909 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

1910 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

1911 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

1912 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

1913 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

1914 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

1915 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

1916 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

1917 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

1918 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

1919 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

1920 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

1921 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

1922 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

1923 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

1924 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

1925 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

1926 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

1927 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

1928 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

1929 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

1930 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

1933 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

1934 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

1935 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

1936 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

1937 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

1938 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

1939 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

1940 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

1941 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

1942 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

1943 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

1944 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

1945 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

1946 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

1947 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

1948 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

1949 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

1952 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

1953 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

1954 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

1955 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

1956 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

1957 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

1958 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

1959 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

1960 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

1961 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

1962 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

1963 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

1966 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

1967 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00007FFF)

	)

1970 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

1971 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

1972 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

1973 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

1974 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

1975 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

1976 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

1977 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

1978 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

1979 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

1980 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

1981 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

1982 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

1983 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

1984 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

1985 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

1986 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

1987 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

1988 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

1989 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

1990 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

1991 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

1992 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

1993 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

1994 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

1995 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

1996 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

1997 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

1998 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

1999 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

2000 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

2001 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

2002 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

2003 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

2004 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

2005 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

2006 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

2007 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

2008 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

2009 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

2012 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

2015 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

2018 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

2019 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

2022 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

2023 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

2024 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

2025 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

2026 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

2027 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

2028 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

2029 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

2030 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

2031 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

2032 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

2033 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

2034 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

2035 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

2036 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

2037 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

2038 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

2039 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

2040 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

2041 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

2042 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

2043 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

2044 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

2045 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

2046 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

2047 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

2048 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

2051 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

2052 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

2053 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

2054 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

2055 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

2056 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

2057 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

2058 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

2059 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

2060 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

2061 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

2062 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

2063 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

2064 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

2065 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

2066 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

2067 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

2068 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

2071 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

2074 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

2075 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

2076 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

2077 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

2078 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

2079 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

2080 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

2081 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

2082 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

2083 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

2084 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

2085 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

2086 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

2089 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

2090 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

2091 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

2092 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

2093 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

2094 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

2095 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

2096 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

2097 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

2098 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

2099 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

2100 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

2101 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

2102 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

2103 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

2104 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

2105 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

2106 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

2109 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

2110 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

2111 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

2112 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

2113 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

2114 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

2122 
	#SPI_CR1_CPHA
 ((
ut32_t
)0x00000001

	)

2123 
	#SPI_CR1_CPOL
 ((
ut32_t
)0x00000002

	)

2124 
	#SPI_CR1_MSTR
 ((
ut32_t
)0x00000004

	)

2125 
	#SPI_CR1_BR
 ((
ut32_t
)0x00000038

	)

2126 
	#SPI_CR1_BR_0
 ((
ut32_t
)0x00000008

	)

2127 
	#SPI_CR1_BR_1
 ((
ut32_t
)0x00000010

	)

2128 
	#SPI_CR1_BR_2
 ((
ut32_t
)0x00000020

	)

2129 
	#SPI_CR1_SPE
 ((
ut32_t
)0x00000040

	)

2130 
	#SPI_CR1_LSBFIRST
 ((
ut32_t
)0x00000080

	)

2131 
	#SPI_CR1_SSI
 ((
ut32_t
)0x00000100

	)

2132 
	#SPI_CR1_SSM
 ((
ut32_t
)0x00000200

	)

2133 
	#SPI_CR1_RXONLY
 ((
ut32_t
)0x00000400

	)

2134 
	#SPI_CR1_CRCL
 ((
ut32_t
)0x00000800

	)

2135 
	#SPI_CR1_CRCNEXT
 ((
ut32_t
)0x00001000

	)

2136 
	#SPI_CR1_CRCEN
 ((
ut32_t
)0x00002000

	)

2137 
	#SPI_CR1_BIDIOE
 ((
ut32_t
)0x00004000

	)

2138 
	#SPI_CR1_BIDIMODE
 ((
ut32_t
)0x00008000

	)

2141 
	#SPI_CR2_RXDMAEN
 ((
ut32_t
)0x00000001

	)

2142 
	#SPI_CR2_TXDMAEN
 ((
ut32_t
)0x00000002

	)

2143 
	#SPI_CR2_SSOE
 ((
ut32_t
)0x00000004

	)

2144 
	#SPI_CR2_NSSP
 ((
ut32_t
)0x00000008

	)

2145 
	#SPI_CR2_FRF
 ((
ut32_t
)0x00000010

	)

2146 
	#SPI_CR2_ERRIE
 ((
ut32_t
)0x00000020

	)

2147 
	#SPI_CR2_RXNEIE
 ((
ut32_t
)0x00000040

	)

2148 
	#SPI_CR2_TXEIE
 ((
ut32_t
)0x00000080

	)

2149 
	#SPI_CR2_DS
 ((
ut32_t
)0x00000F00

	)

2150 
	#SPI_CR2_DS_0
 ((
ut32_t
)0x00000100

	)

2151 
	#SPI_CR2_DS_1
 ((
ut32_t
)0x00000200

	)

2152 
	#SPI_CR2_DS_2
 ((
ut32_t
)0x00000400

	)

2153 
	#SPI_CR2_DS_3
 ((
ut32_t
)0x00000800

	)

2154 
	#SPI_CR2_FRXTH
 ((
ut32_t
)0x00001000

	)

2155 
	#SPI_CR2_LDMARX
 ((
ut32_t
)0x00002000

	)

2156 
	#SPI_CR2_LDMATX
 ((
ut32_t
)0x00004000

	)

2159 
	#SPI_SR_RXNE
 ((
ut32_t
)0x00000001

	)

2160 
	#SPI_SR_TXE
 ((
ut32_t
)0x00000002

	)

2161 
	#SPI_SR_CHSIDE
 ((
ut32_t
)0x00000004

	)

2162 
	#SPI_SR_UDR
 ((
ut32_t
)0x00000008

	)

2163 
	#SPI_SR_CRCERR
 ((
ut32_t
)0x00000010

	)

2164 
	#SPI_SR_MODF
 ((
ut32_t
)0x00000020

	)

2165 
	#SPI_SR_OVR
 ((
ut32_t
)0x00000040

	)

2166 
	#SPI_SR_BSY
 ((
ut32_t
)0x00000080

	)

2167 
	#SPI_SR_FRE
 ((
ut32_t
)0x00000100

	)

2168 
	#SPI_SR_FRLVL
 ((
ut32_t
)0x00000600

	)

2169 
	#SPI_SR_FRLVL_0
 ((
ut32_t
)0x00000200

	)

2170 
	#SPI_SR_FRLVL_1
 ((
ut32_t
)0x00000400

	)

2171 
	#SPI_SR_FTLVL
 ((
ut32_t
)0x00001800

	)

2172 
	#SPI_SR_FTLVL_0
 ((
ut32_t
)0x00000800

	)

2173 
	#SPI_SR_FTLVL_1
 ((
ut32_t
)0x00001000

	)

2176 
	#SPI_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

2179 
	#SPI_CRCPR_CRCPOLY
 ((
ut32_t
)0xFFFFFFFF

	)

2182 
	#SPI_RXCRCR_RXCRC
 ((
ut32_t
)0xFFFFFFFF

	)

2185 
	#SPI_TXCRCR_TXCRC
 ((
ut32_t
)0xFFFFFFFF

	)

2188 
	#SPI_I2SCFGR_CHLEN
 ((
ut32_t
)0x00000001

	)

2189 
	#SPI_I2SCFGR_DATLEN
 ((
ut32_t
)0x00000006

	)

2190 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut32_t
)0x00000002

	)

2191 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut32_t
)0x00000004

	)

2192 
	#SPI_I2SCFGR_CKPOL
 ((
ut32_t
)0x00000008

	)

2193 
	#SPI_I2SCFGR_I2SSTD
 ((
ut32_t
)0x00000030

	)

2194 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut32_t
)0x00000010

	)

2195 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut32_t
)0x00000020

	)

2196 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut32_t
)0x00000080

	)

2197 
	#SPI_I2SCFGR_I2SCFG
 ((
ut32_t
)0x00000300

	)

2198 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut32_t
)0x00000100

	)

2199 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut32_t
)0x00000200

	)

2200 
	#SPI_I2SCFGR_I2SE
 ((
ut32_t
)0x00000400

	)

2201 
	#SPI_I2SCFGR_I2SMOD
 ((
ut32_t
)0x00000800

	)

2204 
	#SPI_I2SPR_I2SDIV
 ((
ut32_t
)0x000000FF

	)

2205 
	#SPI_I2SPR_ODD
 ((
ut32_t
)0x00000100

	)

2206 
	#SPI_I2SPR_MCKOE
 ((
ut32_t
)0x00000200

	)

2214 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ut32_t
)0x00000003

	)

2215 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

2216 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

2218 
	#SYSCFG_CFGR1_DMA_RMP
 ((
ut32_t
)0x00001F00

	)

2219 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 ((
ut32_t
)0x00000100

	)

2220 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP
 ((
ut32_t
)0x00000200

	)

2221 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP
 ((
ut32_t
)0x00000400

	)

2222 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ut32_t
)0x00000800

	)

2223 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ut32_t
)0x00001000

	)

2225 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 ((
ut32_t
)0x00010000

	)

2226 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 ((
ut32_t
)0x00020000

	)

2227 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 ((
ut32_t
)0x00040000

	)

2228 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 ((
ut32_t
)0x00080000

	)

2229 
	#SYSCFG_CFGR1_I2C_FMP_I2C1
 ((
ut32_t
)0x00100000

	)

2230 
	#SYSCFG_CFGR1_I2C_FMP_PA9
 ((
ut32_t
)0x00400000

	)

2231 
	#SYSCFG_CFGR1_I2C_FMP_PA10
 ((
ut32_t
)0x00800000

	)

2234 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

2235 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

2236 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

2237 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

2242 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

2243 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

2244 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

2245 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

2246 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

2251 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

2252 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

2253 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

2254 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

2255 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

2260 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

2261 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

2262 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

2263 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

2264 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

2269 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

2270 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

2271 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

2272 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

2273 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

2276 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

2277 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

2278 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

2279 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

2284 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

2285 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

2286 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

2287 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

2288 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

2293 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

2294 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

2295 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

2296 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

2297 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

2302 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

2303 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

2304 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

2305 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

2306 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

2311 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

2312 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

2313 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

2314 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

2315 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

2318 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

2319 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

2320 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

2321 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

2326 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

2327 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

2328 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

2329 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

2330 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

2335 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

2336 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

2337 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

2338 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

2339 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

2344 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

2345 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

2346 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

2347 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

2348 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

2353 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

2354 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

2355 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

2356 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

2357 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

2360 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

2361 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

2362 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

2363 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

2368 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

2369 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

2370 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

2371 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

2372 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

2377 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

2378 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

2379 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

2380 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

2381 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

2386 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

2387 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

2388 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

2389 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

2390 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

2395 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

2396 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

2397 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

2398 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

2399 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

2402 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ut32_t
)0x00000001

	)

2403 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ut32_t
)0x00000002

	)

2404 
	#SYSCFG_CFGR2_SRAM_PEF
 ((
ut32_t
)0x00000100

	)

2405 
	#SYSCFG_CFGR2_SRAM_PE
 
SYSCFG_CFGR2_SRAM_PEF


	)

2413 
	#TIM_CR1_CEN
 ((
ut32_t
)0x00000001

	)

2414 
	#TIM_CR1_UDIS
 ((
ut32_t
)0x00000002

	)

2415 
	#TIM_CR1_URS
 ((
ut32_t
)0x00000004

	)

2416 
	#TIM_CR1_OPM
 ((
ut32_t
)0x00000008

	)

2417 
	#TIM_CR1_DIR
 ((
ut32_t
)0x00000010

	)

2419 
	#TIM_CR1_CMS
 ((
ut32_t
)0x00000060

	)

2420 
	#TIM_CR1_CMS_0
 ((
ut32_t
)0x00000020

	)

2421 
	#TIM_CR1_CMS_1
 ((
ut32_t
)0x00000040

	)

2423 
	#TIM_CR1_ARPE
 ((
ut32_t
)0x00000080

	)

2425 
	#TIM_CR1_CKD
 ((
ut32_t
)0x00000300

	)

2426 
	#TIM_CR1_CKD_0
 ((
ut32_t
)0x00000100

	)

2427 
	#TIM_CR1_CKD_1
 ((
ut32_t
)0x00000200

	)

2430 
	#TIM_CR2_CCPC
 ((
ut32_t
)0x00000001

	)

2431 
	#TIM_CR2_CCUS
 ((
ut32_t
)0x00000004

	)

2432 
	#TIM_CR2_CCDS
 ((
ut32_t
)0x00000008

	)

2434 
	#TIM_CR2_MMS
 ((
ut32_t
)0x00000070

	)

2435 
	#TIM_CR2_MMS_0
 ((
ut32_t
)0x00000010

	)

2436 
	#TIM_CR2_MMS_1
 ((
ut32_t
)0x00000020

	)

2437 
	#TIM_CR2_MMS_2
 ((
ut32_t
)0x00000040

	)

2439 
	#TIM_CR2_TI1S
 ((
ut32_t
)0x00000080

	)

2440 
	#TIM_CR2_OIS1
 ((
ut32_t
)0x00000100

	)

2441 
	#TIM_CR2_OIS1N
 ((
ut32_t
)0x00000200

	)

2442 
	#TIM_CR2_OIS2
 ((
ut32_t
)0x00000400

	)

2443 
	#TIM_CR2_OIS2N
 ((
ut32_t
)0x00000800

	)

2444 
	#TIM_CR2_OIS3
 ((
ut32_t
)0x00001000

	)

2445 
	#TIM_CR2_OIS3N
 ((
ut32_t
)0x00002000

	)

2446 
	#TIM_CR2_OIS4
 ((
ut32_t
)0x00004000

	)

2449 
	#TIM_SMCR_SMS
 ((
ut32_t
)0x00000007

	)

2450 
	#TIM_SMCR_SMS_0
 ((
ut32_t
)0x00000001

	)

2451 
	#TIM_SMCR_SMS_1
 ((
ut32_t
)0x00000002

	)

2452 
	#TIM_SMCR_SMS_2
 ((
ut32_t
)0x00000004

	)

2454 
	#TIM_SMCR_OCCS
 ((
ut32_t
)0x00000008

	)

2456 
	#TIM_SMCR_TS
 ((
ut32_t
)0x00000070

	)

2457 
	#TIM_SMCR_TS_0
 ((
ut32_t
)0x00000010

	)

2458 
	#TIM_SMCR_TS_1
 ((
ut32_t
)0x00000020

	)

2459 
	#TIM_SMCR_TS_2
 ((
ut32_t
)0x00000040

	)

2461 
	#TIM_SMCR_MSM
 ((
ut32_t
)0x00000080

	)

2463 
	#TIM_SMCR_ETF
 ((
ut32_t
)0x00000F00

	)

2464 
	#TIM_SMCR_ETF_0
 ((
ut32_t
)0x00000100

	)

2465 
	#TIM_SMCR_ETF_1
 ((
ut32_t
)0x00000200

	)

2466 
	#TIM_SMCR_ETF_2
 ((
ut32_t
)0x00000400

	)

2467 
	#TIM_SMCR_ETF_3
 ((
ut32_t
)0x00000800

	)

2469 
	#TIM_SMCR_ETPS
 ((
ut32_t
)0x00003000

	)

2470 
	#TIM_SMCR_ETPS_0
 ((
ut32_t
)0x00001000

	)

2471 
	#TIM_SMCR_ETPS_1
 ((
ut32_t
)0x00002000

	)

2473 
	#TIM_SMCR_ECE
 ((
ut32_t
)0x00004000

	)

2474 
	#TIM_SMCR_ETP
 ((
ut32_t
)0x00008000

	)

2477 
	#TIM_DIER_UIE
 ((
ut32_t
)0x00000001

	)

2478 
	#TIM_DIER_CC1IE
 ((
ut32_t
)0x00000002

	)

2479 
	#TIM_DIER_CC2IE
 ((
ut32_t
)0x00000004

	)

2480 
	#TIM_DIER_CC3IE
 ((
ut32_t
)0x00000008

	)

2481 
	#TIM_DIER_CC4IE
 ((
ut32_t
)0x00000010

	)

2482 
	#TIM_DIER_COMIE
 ((
ut32_t
)0x00000020

	)

2483 
	#TIM_DIER_TIE
 ((
ut32_t
)0x00000040

	)

2484 
	#TIM_DIER_BIE
 ((
ut32_t
)0x00000080

	)

2485 
	#TIM_DIER_UDE
 ((
ut32_t
)0x00000100

	)

2486 
	#TIM_DIER_CC1DE
 ((
ut32_t
)0x00000200

	)

2487 
	#TIM_DIER_CC2DE
 ((
ut32_t
)0x00000400

	)

2488 
	#TIM_DIER_CC3DE
 ((
ut32_t
)0x00000800

	)

2489 
	#TIM_DIER_CC4DE
 ((
ut32_t
)0x00001000

	)

2490 
	#TIM_DIER_COMDE
 ((
ut32_t
)0x00002000

	)

2491 
	#TIM_DIER_TDE
 ((
ut32_t
)0x00004000

	)

2494 
	#TIM_SR_UIF
 ((
ut32_t
)0x00000001

	)

2495 
	#TIM_SR_CC1IF
 ((
ut32_t
)0x00000002

	)

2496 
	#TIM_SR_CC2IF
 ((
ut32_t
)0x00000004

	)

2497 
	#TIM_SR_CC3IF
 ((
ut32_t
)0x00000008

	)

2498 
	#TIM_SR_CC4IF
 ((
ut32_t
)0x00000010

	)

2499 
	#TIM_SR_COMIF
 ((
ut32_t
)0x00000020

	)

2500 
	#TIM_SR_TIF
 ((
ut32_t
)0x00000040

	)

2501 
	#TIM_SR_BIF
 ((
ut32_t
)0x00000080

	)

2502 
	#TIM_SR_CC1OF
 ((
ut32_t
)0x00000200

	)

2503 
	#TIM_SR_CC2OF
 ((
ut32_t
)0x00000400

	)

2504 
	#TIM_SR_CC3OF
 ((
ut32_t
)0x00000800

	)

2505 
	#TIM_SR_CC4OF
 ((
ut32_t
)0x00001000

	)

2508 
	#TIM_EGR_UG
 ((
ut32_t
)0x00000001

	)

2509 
	#TIM_EGR_CC1G
 ((
ut32_t
)0x00000002

	)

2510 
	#TIM_EGR_CC2G
 ((
ut32_t
)0x00000004

	)

2511 
	#TIM_EGR_CC3G
 ((
ut32_t
)0x00000008

	)

2512 
	#TIM_EGR_CC4G
 ((
ut32_t
)0x00000010

	)

2513 
	#TIM_EGR_COMG
 ((
ut32_t
)0x00000020

	)

2514 
	#TIM_EGR_TG
 ((
ut32_t
)0x00000040

	)

2515 
	#TIM_EGR_BG
 ((
ut32_t
)0x00000080

	)

2518 
	#TIM_CCMR1_CC1S
 ((
ut32_t
)0x00000003

	)

2519 
	#TIM_CCMR1_CC1S_0
 ((
ut32_t
)0x00000001

	)

2520 
	#TIM_CCMR1_CC1S_1
 ((
ut32_t
)0x00000002

	)

2522 
	#TIM_CCMR1_OC1FE
 ((
ut32_t
)0x00000004

	)

2523 
	#TIM_CCMR1_OC1PE
 ((
ut32_t
)0x00000008

	)

2525 
	#TIM_CCMR1_OC1M
 ((
ut32_t
)0x00000070

	)

2526 
	#TIM_CCMR1_OC1M_0
 ((
ut32_t
)0x00000010

	)

2527 
	#TIM_CCMR1_OC1M_1
 ((
ut32_t
)0x00000020

	)

2528 
	#TIM_CCMR1_OC1M_2
 ((
ut32_t
)0x00000040

	)

2530 
	#TIM_CCMR1_OC1CE
 ((
ut32_t
)0x00000080

	)

2532 
	#TIM_CCMR1_CC2S
 ((
ut32_t
)0x00000300

	)

2533 
	#TIM_CCMR1_CC2S_0
 ((
ut32_t
)0x00000100

	)

2534 
	#TIM_CCMR1_CC2S_1
 ((
ut32_t
)0x00000200

	)

2536 
	#TIM_CCMR1_OC2FE
 ((
ut32_t
)0x00000400

	)

2537 
	#TIM_CCMR1_OC2PE
 ((
ut32_t
)0x00000800

	)

2539 
	#TIM_CCMR1_OC2M
 ((
ut32_t
)0x00007000

	)

2540 
	#TIM_CCMR1_OC2M_0
 ((
ut32_t
)0x00001000

	)

2541 
	#TIM_CCMR1_OC2M_1
 ((
ut32_t
)0x00002000

	)

2542 
	#TIM_CCMR1_OC2M_2
 ((
ut32_t
)0x00004000

	)

2544 
	#TIM_CCMR1_OC2CE
 ((
ut32_t
)0x00008000

	)

2548 
	#TIM_CCMR1_IC1PSC
 ((
ut32_t
)0x0000000C

	)

2549 
	#TIM_CCMR1_IC1PSC_0
 ((
ut32_t
)0x00000004

	)

2550 
	#TIM_CCMR1_IC1PSC_1
 ((
ut32_t
)0x00000008

	)

2552 
	#TIM_CCMR1_IC1F
 ((
ut32_t
)0x000000F0

	)

2553 
	#TIM_CCMR1_IC1F_0
 ((
ut32_t
)0x00000010

	)

2554 
	#TIM_CCMR1_IC1F_1
 ((
ut32_t
)0x00000020

	)

2555 
	#TIM_CCMR1_IC1F_2
 ((
ut32_t
)0x00000040

	)

2556 
	#TIM_CCMR1_IC1F_3
 ((
ut32_t
)0x00000080

	)

2558 
	#TIM_CCMR1_IC2PSC
 ((
ut32_t
)0x00000C00

	)

2559 
	#TIM_CCMR1_IC2PSC_0
 ((
ut32_t
)0x00000400

	)

2560 
	#TIM_CCMR1_IC2PSC_1
 ((
ut32_t
)0x00000800

	)

2562 
	#TIM_CCMR1_IC2F
 ((
ut32_t
)0x0000F000

	)

2563 
	#TIM_CCMR1_IC2F_0
 ((
ut32_t
)0x00001000

	)

2564 
	#TIM_CCMR1_IC2F_1
 ((
ut32_t
)0x00002000

	)

2565 
	#TIM_CCMR1_IC2F_2
 ((
ut32_t
)0x00004000

	)

2566 
	#TIM_CCMR1_IC2F_3
 ((
ut32_t
)0x00008000

	)

2569 
	#TIM_CCMR2_CC3S
 ((
ut32_t
)0x00000003

	)

2570 
	#TIM_CCMR2_CC3S_0
 ((
ut32_t
)0x00000001

	)

2571 
	#TIM_CCMR2_CC3S_1
 ((
ut32_t
)0x00000002

	)

2573 
	#TIM_CCMR2_OC3FE
 ((
ut32_t
)0x00000004

	)

2574 
	#TIM_CCMR2_OC3PE
 ((
ut32_t
)0x00000008

	)

2576 
	#TIM_CCMR2_OC3M
 ((
ut32_t
)0x00000070

	)

2577 
	#TIM_CCMR2_OC3M_0
 ((
ut32_t
)0x00000010

	)

2578 
	#TIM_CCMR2_OC3M_1
 ((
ut32_t
)0x00000020

	)

2579 
	#TIM_CCMR2_OC3M_2
 ((
ut32_t
)0x00000040

	)

2581 
	#TIM_CCMR2_OC3CE
 ((
ut32_t
)0x00000080

	)

2583 
	#TIM_CCMR2_CC4S
 ((
ut32_t
)0x00000300

	)

2584 
	#TIM_CCMR2_CC4S_0
 ((
ut32_t
)0x00000100

	)

2585 
	#TIM_CCMR2_CC4S_1
 ((
ut32_t
)0x00000200

	)

2587 
	#TIM_CCMR2_OC4FE
 ((
ut32_t
)0x00000400

	)

2588 
	#TIM_CCMR2_OC4PE
 ((
ut32_t
)0x00000800

	)

2590 
	#TIM_CCMR2_OC4M
 ((
ut32_t
)0x00007000

	)

2591 
	#TIM_CCMR2_OC4M_0
 ((
ut32_t
)0x00001000

	)

2592 
	#TIM_CCMR2_OC4M_1
 ((
ut32_t
)0x00002000

	)

2593 
	#TIM_CCMR2_OC4M_2
 ((
ut32_t
)0x00004000

	)

2595 
	#TIM_CCMR2_OC4CE
 ((
ut32_t
)0x00008000

	)

2599 
	#TIM_CCMR2_IC3PSC
 ((
ut32_t
)0x0000000C

	)

2600 
	#TIM_CCMR2_IC3PSC_0
 ((
ut32_t
)0x00000004

	)

2601 
	#TIM_CCMR2_IC3PSC_1
 ((
ut32_t
)0x00000008

	)

2603 
	#TIM_CCMR2_IC3F
 ((
ut32_t
)0x000000F0

	)

2604 
	#TIM_CCMR2_IC3F_0
 ((
ut32_t
)0x00000010

	)

2605 
	#TIM_CCMR2_IC3F_1
 ((
ut32_t
)0x00000020

	)

2606 
	#TIM_CCMR2_IC3F_2
 ((
ut32_t
)0x00000040

	)

2607 
	#TIM_CCMR2_IC3F_3
 ((
ut32_t
)0x00000080

	)

2609 
	#TIM_CCMR2_IC4PSC
 ((
ut32_t
)0x00000C00

	)

2610 
	#TIM_CCMR2_IC4PSC_0
 ((
ut32_t
)0x00000400

	)

2611 
	#TIM_CCMR2_IC4PSC_1
 ((
ut32_t
)0x00000800

	)

2613 
	#TIM_CCMR2_IC4F
 ((
ut32_t
)0x0000F000

	)

2614 
	#TIM_CCMR2_IC4F_0
 ((
ut32_t
)0x00001000

	)

2615 
	#TIM_CCMR2_IC4F_1
 ((
ut32_t
)0x00002000

	)

2616 
	#TIM_CCMR2_IC4F_2
 ((
ut32_t
)0x00004000

	)

2617 
	#TIM_CCMR2_IC4F_3
 ((
ut32_t
)0x00008000

	)

2620 
	#TIM_CCER_CC1E
 ((
ut32_t
)0x00000001

	)

2621 
	#TIM_CCER_CC1P
 ((
ut32_t
)0x00000002

	)

2622 
	#TIM_CCER_CC1NE
 ((
ut32_t
)0x00000004

	)

2623 
	#TIM_CCER_CC1NP
 ((
ut32_t
)0x00000008

	)

2624 
	#TIM_CCER_CC2E
 ((
ut32_t
)0x00000010

	)

2625 
	#TIM_CCER_CC2P
 ((
ut32_t
)0x00000020

	)

2626 
	#TIM_CCER_CC2NE
 ((
ut32_t
)0x00000040

	)

2627 
	#TIM_CCER_CC2NP
 ((
ut32_t
)0x00000080

	)

2628 
	#TIM_CCER_CC3E
 ((
ut32_t
)0x00000100

	)

2629 
	#TIM_CCER_CC3P
 ((
ut32_t
)0x00000200

	)

2630 
	#TIM_CCER_CC3NE
 ((
ut32_t
)0x00000400

	)

2631 
	#TIM_CCER_CC3NP
 ((
ut32_t
)0x00000800

	)

2632 
	#TIM_CCER_CC4E
 ((
ut32_t
)0x00001000

	)

2633 
	#TIM_CCER_CC4P
 ((
ut32_t
)0x00002000

	)

2634 
	#TIM_CCER_CC4NP
 ((
ut32_t
)0x00008000

	)

2637 
	#TIM_CNT_CNT
 ((
ut32_t
)0xFFFFFFFF

	)

2640 
	#TIM_PSC_PSC
 ((
ut32_t
)0x0000FFFF

	)

2643 
	#TIM_ARR_ARR
 ((
ut32_t
)0xFFFFFFFF

	)

2646 
	#TIM_RCR_REP
 ((
ut32_t
)0x000000FF

	)

2649 
	#TIM_CCR1_CCR1
 ((
ut32_t
)0x0000FFFF

	)

2652 
	#TIM_CCR2_CCR2
 ((
ut32_t
)0x0000FFFF

	)

2655 
	#TIM_CCR3_CCR3
 ((
ut32_t
)0x0000FFFF

	)

2658 
	#TIM_CCR4_CCR4
 ((
ut32_t
)0x0000FFFF

	)

2661 
	#TIM_BDTR_DTG
 ((
ut32_t
)0x000000FF

	)

2662 
	#TIM_BDTR_DTG_0
 ((
ut32_t
)0x00000001

	)

2663 
	#TIM_BDTR_DTG_1
 ((
ut32_t
)0x00000002

	)

2664 
	#TIM_BDTR_DTG_2
 ((
ut32_t
)0x00000004

	)

2665 
	#TIM_BDTR_DTG_3
 ((
ut32_t
)0x00000008

	)

2666 
	#TIM_BDTR_DTG_4
 ((
ut32_t
)0x00000010

	)

2667 
	#TIM_BDTR_DTG_5
 ((
ut32_t
)0x00000020

	)

2668 
	#TIM_BDTR_DTG_6
 ((
ut32_t
)0x00000040

	)

2669 
	#TIM_BDTR_DTG_7
 ((
ut32_t
)0x00000080

	)

2671 
	#TIM_BDTR_LOCK
 ((
ut32_t
)0x00000300

	)

2672 
	#TIM_BDTR_LOCK_0
 ((
ut32_t
)0x00000100

	)

2673 
	#TIM_BDTR_LOCK_1
 ((
ut32_t
)0x00000200

	)

2675 
	#TIM_BDTR_OSSI
 ((
ut32_t
)0x00000400

	)

2676 
	#TIM_BDTR_OSSR
 ((
ut32_t
)0x00000800

	)

2677 
	#TIM_BDTR_BKE
 ((
ut32_t
)0x00001000

	)

2678 
	#TIM_BDTR_BKP
 ((
ut32_t
)0x00002000

	)

2679 
	#TIM_BDTR_AOE
 ((
ut32_t
)0x00004000

	)

2680 
	#TIM_BDTR_MOE
 ((
ut32_t
)0x00008000

	)

2683 
	#TIM_DCR_DBA
 ((
ut32_t
)0x0000001F

	)

2684 
	#TIM_DCR_DBA_0
 ((
ut32_t
)0x00000001

	)

2685 
	#TIM_DCR_DBA_1
 ((
ut32_t
)0x00000002

	)

2686 
	#TIM_DCR_DBA_2
 ((
ut32_t
)0x00000004

	)

2687 
	#TIM_DCR_DBA_3
 ((
ut32_t
)0x00000008

	)

2688 
	#TIM_DCR_DBA_4
 ((
ut32_t
)0x00000010

	)

2690 
	#TIM_DCR_DBL
 ((
ut32_t
)0x00001F00

	)

2691 
	#TIM_DCR_DBL_0
 ((
ut32_t
)0x00000100

	)

2692 
	#TIM_DCR_DBL_1
 ((
ut32_t
)0x00000200

	)

2693 
	#TIM_DCR_DBL_2
 ((
ut32_t
)0x00000400

	)

2694 
	#TIM_DCR_DBL_3
 ((
ut32_t
)0x00000800

	)

2695 
	#TIM_DCR_DBL_4
 ((
ut32_t
)0x00001000

	)

2698 
	#TIM_DMAR_DMAB
 ((
ut32_t
)0x0000FFFF

	)

2701 
	#TIM14_OR_TI1_RMP
 ((
ut32_t
)0x00000003

	)

2702 
	#TIM14_OR_TI1_RMP_0
 ((
ut32_t
)0x00000001

	)

2703 
	#TIM14_OR_TI1_RMP_1
 ((
ut32_t
)0x00000002

	)

2712 
	#USART_CR1_UE
 ((
ut32_t
)0x00000001

	)

2713 
	#USART_CR1_UESM
 ((
ut32_t
)0x00000002

	)

2714 
	#USART_CR1_RE
 ((
ut32_t
)0x00000004

	)

2715 
	#USART_CR1_TE
 ((
ut32_t
)0x00000008

	)

2716 
	#USART_CR1_IDLEIE
 ((
ut32_t
)0x00000010

	)

2717 
	#USART_CR1_RXNEIE
 ((
ut32_t
)0x00000020

	)

2718 
	#USART_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

2719 
	#USART_CR1_TXEIE
 ((
ut32_t
)0x00000080

	)

2720 
	#USART_CR1_PEIE
 ((
ut32_t
)0x00000100

	)

2721 
	#USART_CR1_PS
 ((
ut32_t
)0x00000200

	)

2722 
	#USART_CR1_PCE
 ((
ut32_t
)0x00000400

	)

2723 
	#USART_CR1_WAKE
 ((
ut32_t
)0x00000800

	)

2724 
	#USART_CR1_M0
 ((
ut32_t
)0x00001000

	)

2725 
	#USART_CR1_M
 ((
ut32_t
)0x00001000

	)

2726 
	#USART_CR1_MME
 ((
ut32_t
)0x00002000

	)

2727 
	#USART_CR1_CMIE
 ((
ut32_t
)0x00004000

	)

2728 
	#USART_CR1_OVER8
 ((
ut32_t
)0x00008000

	)

2729 
	#USART_CR1_DEDT
 ((
ut32_t
)0x001F0000

	)

2730 
	#USART_CR1_DEDT_0
 ((
ut32_t
)0x00010000

	)

2731 
	#USART_CR1_DEDT_1
 ((
ut32_t
)0x00020000

	)

2732 
	#USART_CR1_DEDT_2
 ((
ut32_t
)0x00040000

	)

2733 
	#USART_CR1_DEDT_3
 ((
ut32_t
)0x00080000

	)

2734 
	#USART_CR1_DEDT_4
 ((
ut32_t
)0x00100000

	)

2735 
	#USART_CR1_DEAT
 ((
ut32_t
)0x03E00000

	)

2736 
	#USART_CR1_DEAT_0
 ((
ut32_t
)0x00200000

	)

2737 
	#USART_CR1_DEAT_1
 ((
ut32_t
)0x00400000

	)

2738 
	#USART_CR1_DEAT_2
 ((
ut32_t
)0x00800000

	)

2739 
	#USART_CR1_DEAT_3
 ((
ut32_t
)0x01000000

	)

2740 
	#USART_CR1_DEAT_4
 ((
ut32_t
)0x02000000

	)

2741 
	#USART_CR1_RTOIE
 ((
ut32_t
)0x04000000

	)

2742 
	#USART_CR1_EOBIE
 ((
ut32_t
)0x08000000

	)

2745 
	#USART_CR2_ADDM7
 ((
ut32_t
)0x00000010

	)

2746 
	#USART_CR2_LBDL
 ((
ut32_t
)0x00000020

	)

2747 
	#USART_CR2_LBDIE
 ((
ut32_t
)0x00000040

	)

2748 
	#USART_CR2_LBCL
 ((
ut32_t
)0x00000100

	)

2749 
	#USART_CR2_CPHA
 ((
ut32_t
)0x00000200

	)

2750 
	#USART_CR2_CPOL
 ((
ut32_t
)0x00000400

	)

2751 
	#USART_CR2_CLKEN
 ((
ut32_t
)0x00000800

	)

2752 
	#USART_CR2_STOP
 ((
ut32_t
)0x00003000

	)

2753 
	#USART_CR2_STOP_0
 ((
ut32_t
)0x00001000

	)

2754 
	#USART_CR2_STOP_1
 ((
ut32_t
)0x00002000

	)

2755 
	#USART_CR2_LINEN
 ((
ut32_t
)0x00004000

	)

2756 
	#USART_CR2_SWAP
 ((
ut32_t
)0x00008000

	)

2757 
	#USART_CR2_RXINV
 ((
ut32_t
)0x00010000

	)

2758 
	#USART_CR2_TXINV
 ((
ut32_t
)0x00020000

	)

2759 
	#USART_CR2_DATAINV
 ((
ut32_t
)0x00040000

	)

2760 
	#USART_CR2_MSBFIRST
 ((
ut32_t
)0x00080000

	)

2761 
	#USART_CR2_ABREN
 ((
ut32_t
)0x00100000

	)

2762 
	#USART_CR2_ABRMODE
 ((
ut32_t
)0x00600000

	)

2763 
	#USART_CR2_ABRMODE_0
 ((
ut32_t
)0x00200000

	)

2764 
	#USART_CR2_ABRMODE_1
 ((
ut32_t
)0x00400000

	)

2765 
	#USART_CR2_RTOEN
 ((
ut32_t
)0x00800000

	)

2766 
	#USART_CR2_ADD
 ((
ut32_t
)0xFF000000

	)

2769 
	#USART_CR3_EIE
 ((
ut32_t
)0x00000001

	)

2770 
	#USART_CR3_IREN
 ((
ut32_t
)0x00000002

	)

2771 
	#USART_CR3_IRLP
 ((
ut32_t
)0x00000004

	)

2772 
	#USART_CR3_HDSEL
 ((
ut32_t
)0x00000008

	)

2773 
	#USART_CR3_NACK
 ((
ut32_t
)0x00000010

	)

2774 
	#USART_CR3_SCEN
 ((
ut32_t
)0x00000020

	)

2775 
	#USART_CR3_DMAR
 ((
ut32_t
)0x00000040

	)

2776 
	#USART_CR3_DMAT
 ((
ut32_t
)0x00000080

	)

2777 
	#USART_CR3_RTSE
 ((
ut32_t
)0x00000100

	)

2778 
	#USART_CR3_CTSE
 ((
ut32_t
)0x00000200

	)

2779 
	#USART_CR3_CTSIE
 ((
ut32_t
)0x00000400

	)

2780 
	#USART_CR3_ONEBIT
 ((
ut32_t
)0x00000800

	)

2781 
	#USART_CR3_OVRDIS
 ((
ut32_t
)0x00001000

	)

2782 
	#USART_CR3_DDRE
 ((
ut32_t
)0x00002000

	)

2783 
	#USART_CR3_DEM
 ((
ut32_t
)0x00004000

	)

2784 
	#USART_CR3_DEP
 ((
ut32_t
)0x00008000

	)

2785 
	#USART_CR3_SCARCNT
 ((
ut32_t
)0x000E0000

	)

2786 
	#USART_CR3_SCARCNT_0
 ((
ut32_t
)0x00020000

	)

2787 
	#USART_CR3_SCARCNT_1
 ((
ut32_t
)0x00040000

	)

2788 
	#USART_CR3_SCARCNT_2
 ((
ut32_t
)0x00080000

	)

2789 
	#USART_CR3_WUS
 ((
ut32_t
)0x00300000

	)

2790 
	#USART_CR3_WUS_0
 ((
ut32_t
)0x00100000

	)

2791 
	#USART_CR3_WUS_1
 ((
ut32_t
)0x00200000

	)

2792 
	#USART_CR3_WUFIE
 ((
ut32_t
)0x00400000

	)

2795 
	#USART_BRR_DIV_FRACTION
 ((
ut32_t
)0x0000000F

	)

2796 
	#USART_BRR_DIV_MANTISSA
 ((
ut32_t
)0x0000FFF0

	)

2799 
	#USART_GTPR_PSC
 ((
ut32_t
)0x000000FF

	)

2800 
	#USART_GTPR_GT
 ((
ut32_t
)0x0000FF00

	)

2804 
	#USART_RTOR_RTO
 ((
ut32_t
)0x00FFFFFF

	)

2805 
	#USART_RTOR_BLEN
 ((
ut32_t
)0xFF000000

	)

2808 
	#USART_RQR_ABRRQ
 ((
ut32_t
)0x00000001

	)

2809 
	#USART_RQR_SBKRQ
 ((
ut32_t
)0x00000002

	)

2810 
	#USART_RQR_MMRQ
 ((
ut32_t
)0x00000004

	)

2811 
	#USART_RQR_RXFRQ
 ((
ut32_t
)0x00000008

	)

2812 
	#USART_RQR_TXFRQ
 ((
ut32_t
)0x00000010

	)

2815 
	#USART_ISR_PE
 ((
ut32_t
)0x00000001

	)

2816 
	#USART_ISR_FE
 ((
ut32_t
)0x00000002

	)

2817 
	#USART_ISR_NE
 ((
ut32_t
)0x00000004

	)

2818 
	#USART_ISR_ORE
 ((
ut32_t
)0x00000008

	)

2819 
	#USART_ISR_IDLE
 ((
ut32_t
)0x00000010

	)

2820 
	#USART_ISR_RXNE
 ((
ut32_t
)0x00000020

	)

2821 
	#USART_ISR_TC
 ((
ut32_t
)0x00000040

	)

2822 
	#USART_ISR_TXE
 ((
ut32_t
)0x00000080

	)

2823 
	#USART_ISR_LBDF
 ((
ut32_t
)0x00000100

	)

2824 
	#USART_ISR_CTSIF
 ((
ut32_t
)0x00000200

	)

2825 
	#USART_ISR_CTS
 ((
ut32_t
)0x00000400

	)

2826 
	#USART_ISR_RTOF
 ((
ut32_t
)0x00000800

	)

2827 
	#USART_ISR_EOBF
 ((
ut32_t
)0x00001000

	)

2828 
	#USART_ISR_ABRE
 ((
ut32_t
)0x00004000

	)

2829 
	#USART_ISR_ABRF
 ((
ut32_t
)0x00008000

	)

2830 
	#USART_ISR_BUSY
 ((
ut32_t
)0x00010000

	)

2831 
	#USART_ISR_CMF
 ((
ut32_t
)0x00020000

	)

2832 
	#USART_ISR_SBKF
 ((
ut32_t
)0x00040000

	)

2833 
	#USART_ISR_RWU
 ((
ut32_t
)0x00080000

	)

2834 
	#USART_ISR_WUF
 ((
ut32_t
)0x00100000

	)

2835 
	#USART_ISR_TEACK
 ((
ut32_t
)0x00200000

	)

2836 
	#USART_ISR_REACK
 ((
ut32_t
)0x00400000

	)

2839 
	#USART_ICR_PECF
 ((
ut32_t
)0x00000001

	)

2840 
	#USART_ICR_FECF
 ((
ut32_t
)0x00000002

	)

2841 
	#USART_ICR_NCF
 ((
ut32_t
)0x00000004

	)

2842 
	#USART_ICR_ORECF
 ((
ut32_t
)0x00000008

	)

2843 
	#USART_ICR_IDLECF
 ((
ut32_t
)0x00000010

	)

2844 
	#USART_ICR_TCCF
 ((
ut32_t
)0x00000040

	)

2845 
	#USART_ICR_LBDCF
 ((
ut32_t
)0x00000100

	)

2846 
	#USART_ICR_CTSCF
 ((
ut32_t
)0x00000200

	)

2847 
	#USART_ICR_RTOCF
 ((
ut32_t
)0x00000800

	)

2848 
	#USART_ICR_EOBCF
 ((
ut32_t
)0x00001000

	)

2849 
	#USART_ICR_CMCF
 ((
ut32_t
)0x00020000

	)

2850 
	#USART_ICR_WUCF
 ((
ut32_t
)0x00100000

	)

2853 
	#USART_RDR_RDR
 ((
ut16_t
)0x01FF

	)

2856 
	#USART_TDR_TDR
 ((
ut16_t
)0x01FF

	)

2864 
	#WWDG_CR_T
 ((
ut32_t
)0x7F

	)

2865 
	#WWDG_CR_T0
 ((
ut32_t
)0x01

	)

2866 
	#WWDG_CR_T1
 ((
ut32_t
)0x02

	)

2867 
	#WWDG_CR_T2
 ((
ut32_t
)0x04

	)

2868 
	#WWDG_CR_T3
 ((
ut32_t
)0x08

	)

2869 
	#WWDG_CR_T4
 ((
ut32_t
)0x10

	)

2870 
	#WWDG_CR_T5
 ((
ut32_t
)0x20

	)

2871 
	#WWDG_CR_T6
 ((
ut32_t
)0x40

	)

2873 
	#WWDG_CR_WDGA
 ((
ut32_t
)0x80

	)

2876 
	#WWDG_CFR_W
 ((
ut32_t
)0x007F

	)

2877 
	#WWDG_CFR_W0
 ((
ut32_t
)0x0001

	)

2878 
	#WWDG_CFR_W1
 ((
ut32_t
)0x0002

	)

2879 
	#WWDG_CFR_W2
 ((
ut32_t
)0x0004

	)

2880 
	#WWDG_CFR_W3
 ((
ut32_t
)0x0008

	)

2881 
	#WWDG_CFR_W4
 ((
ut32_t
)0x0010

	)

2882 
	#WWDG_CFR_W5
 ((
ut32_t
)0x0020

	)

2883 
	#WWDG_CFR_W6
 ((
ut32_t
)0x0040

	)

2885 
	#WWDG_CFR_WDGTB
 ((
ut32_t
)0x0180

	)

2886 
	#WWDG_CFR_WDGTB0
 ((
ut32_t
)0x0080

	)

2887 
	#WWDG_CFR_WDGTB1
 ((
ut32_t
)0x0100

	)

2889 
	#WWDG_CFR_EWI
 ((
ut32_t
)0x0200

	)

2892 
	#WWDG_SR_EWIF
 ((
ut32_t
)0x01

	)

2908 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
ADC1
)

	)

2910 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
((INSTANCE=
ADC
)

	)

2913 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
CRC
)

	)

2916 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
DMA1_Chl1
) || \

2917 ((
INSTANCE
=
DMA1_Chl2
) || \

2918 ((
INSTANCE
=
DMA1_Chl3
) || \

2919 ((
INSTANCE
=
DMA1_Chl4
) || \

2920 ((
INSTANCE
=
DMA1_Chl5
))

	)

2923 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
(((INSTANCE=
GPIOA
) || \

2924 ((
INSTANCE
=
GPIOB
) || \

2925 ((
INSTANCE
=
GPIOC
) || \

2926 ((
INSTANCE
=
GPIOD
) || \

2927 ((
INSTANCE
=
GPIOF
))

	)

2929 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
(((INSTANCE=
GPIOA
) || \

2930 ((
INSTANCE
=
GPIOB
))

	)

2932 
	#IS_GPIO_LOCK_INSTANCE
(
INSTANCE
(((INSTANCE=
GPIOA
) || \

2933 ((
INSTANCE
=
GPIOB
))

	)

2936 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
I2C1
)

	)

2939 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
IWDG
)

	)

2942 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
RTC
)

	)

2945 
	#IS_SMBUS_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
I2C1
)

	)

2948 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
SPI1
)

	)

2951 
	#IS_TIM_INSTANCE
(
INSTANCE
)\

2952 (((
INSTANCE
=
TIM1
) || \

2953 ((
INSTANCE
=
TIM3
) || \

2954 ((
INSTANCE
=
TIM14
) || \

2955 ((
INSTANCE
=
TIM16
) || \

2956 ((
INSTANCE
=
TIM17
))

	)

2958 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
)\

2959 (((
INSTANCE
=
TIM1
) || \

2960 ((
INSTANCE
=
TIM3
) || \

2961 ((
INSTANCE
=
TIM14
) || \

2962 ((
INSTANCE
=
TIM16
) || \

2963 ((
INSTANCE
=
TIM17
))

	)

2965 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
)\

2966 (((
INSTANCE
=
TIM1
) || \

2967 ((
INSTANCE
=
TIM3
))

	)

2969 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
)\

2970 (((
INSTANCE
=
TIM1
) || \

2971 ((
INSTANCE
=
TIM3
))

	)

2973 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
)\

2974 (((
INSTANCE
=
TIM1
) || \

2975 ((
INSTANCE
=
TIM3
))

	)

2977 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
)\

2978 (((
INSTANCE
=
TIM1
) || \

2979 ((
INSTANCE
=
TIM3
))

	)

2981 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
)\

2982 (((
INSTANCE
=
TIM1
) || \

2983 ((
INSTANCE
=
TIM3
))

	)

2985 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
)\

2986 (((
INSTANCE
=
TIM1
) || \

2987 ((
INSTANCE
=
TIM3
))

	)

2989 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
)\

2990 (((
INSTANCE
=
TIM1
) || \

2991 ((
INSTANCE
=
TIM3
))

	)

2993 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
)\

2994 (((
INSTANCE
=
TIM1
) || \

2995 ((
INSTANCE
=
TIM3
))

	)

2997 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
)\

2998 (((
INSTANCE
=
TIM1
) || \

2999 ((
INSTANCE
=
TIM3
))

	)

3001 
	#IS_TIM_HALL_INTERFACE_INSTANCE
(
INSTANCE
)\

3002 (((
INSTANCE
=
TIM1
))

	)

3004 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
)\

3005 (((
INSTANCE
=
TIM1
) || \

3006 ((
INSTANCE
=
TIM3
))

	)

3008 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
)\

3009 (((
INSTANCE
=
TIM1
) || \

3010 ((
INSTANCE
=
TIM3
))

	)

3012 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
)\

3013 (((
INSTANCE
=
TIM1
) || \

3014 ((
INSTANCE
=
TIM3
))

	)

3016 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
(0)

	)

3018 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
)\

3019 (((
INSTANCE
=
TIM1
) || \

3020 ((
INSTANCE
=
TIM3
) || \

3021 ((
INSTANCE
=
TIM16
) || \

3022 ((
INSTANCE
=
TIM17
))

	)

3024 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
)\

3025 (((
INSTANCE
=
TIM1
) || \

3026 ((
INSTANCE
=
TIM16
) || \

3027 ((
INSTANCE
=
TIM17
))

	)

3029 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

3030 ((((
INSTANCE
=
TIM1
) && \

3031 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

3032 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

3033 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

3034 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

3036 (((
INSTANCE
=
TIM3
) && \

3037 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

3038 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

3039 ((
CHANNEL
=
TIM_CHANNEL_3
) || \

3040 ((
CHANNEL
=
TIM_CHANNEL_4
))) \

3042 (((
INSTANCE
=
TIM14
) && \

3043 (((
CHANNEL
=
TIM_CHANNEL_1
))) \

3045 (((
INSTANCE
=
TIM16
) && \

3046 (((
CHANNEL
=
TIM_CHANNEL_1
))) \

3048 (((
INSTANCE
=
TIM17
) && \

3049 (((
CHANNEL
=
TIM_CHANNEL_1
))))

	)

3051 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

3052 ((((
INSTANCE
=
TIM1
) && \

3053 (((
CHANNEL
=
TIM_CHANNEL_1
) || \

3054 ((
CHANNEL
=
TIM_CHANNEL_2
) || \

3055 ((
CHANNEL
=
TIM_CHANNEL_3
))) \

3057 (((
INSTANCE
=
TIM16
) && \

3058 ((
CHANNEL
=
TIM_CHANNEL_1
)) \

3060 (((
INSTANCE
=
TIM17
) && \

3061 ((
CHANNEL
=
TIM_CHANNEL_1
)))

	)

3063 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
)\

3064 (((
INSTANCE
=
TIM1
) || \

3065 ((
INSTANCE
=
TIM3
))

	)

3067 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
)\

3068 (((
INSTANCE
=
TIM1
) || \

3069 ((
INSTANCE
=
TIM16
) || \

3070 ((
INSTANCE
=
TIM17
))

	)

3072 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
)\

3073 (((
INSTANCE
=
TIM1
) || \

3074 ((
INSTANCE
=
TIM3
) || \

3075 ((
INSTANCE
=
TIM14
) || \

3076 ((
INSTANCE
=
TIM16
) || \

3077 ((
INSTANCE
=
TIM17
))

	)

3079 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
)\

3080 (((
INSTANCE
=
TIM1
) || \

3081 ((
INSTANCE
=
TIM3
) || \

3082 ((
INSTANCE
=
TIM16
) || \

3083 ((
INSTANCE
=
TIM17
))

	)

3085 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
)\

3086 (((
INSTANCE
=
TIM1
) || \

3087 ((
INSTANCE
=
TIM3
) || \

3088 ((
INSTANCE
=
TIM16
) || \

3089 ((
INSTANCE
=
TIM17
))

	)

3091 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
)\

3092 (((
INSTANCE
=
TIM1
) || \

3093 ((
INSTANCE
=
TIM16
) || \

3094 ((
INSTANCE
=
TIM17
))

	)

3096 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
)\

3097 ((
INSTANCE
=
TIM14
)

	)

3100 
	#IS_USART_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3103 
	#IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3106 
	#IS_UART_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3109 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3112 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3115 
	#IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3118 
	#IS_UART_DRIVER_ENABLE_INSTANCE
(
INSTANCE
((INSTANCE=
USART1
)

	)

3121 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
((INSTANCE=
WWDG
)

	)

3137 
	#RCC_CRS_IRQn
 
RCC_IRQn


	)

3138 
	#DMA1_Chl4_5_6_7_IRQn
 
DMA1_Chl4_5_IRQn


	)

3139 
	#ADC1_COMP_IRQn
 
ADC1_IRQn


	)

3140 
	#TIM6_DAC_IRQn
 
TIM6_IRQn


	)

3143 
	#RCC_CRS_IRQHdr
 
RCC_IRQHdr


	)

3144 
	#DMA1_Chl4_5_6_7_IRQHdr
 
DMA1_Chl4_5_IRQHdr


	)

3145 
	#ADC1_COMP_IRQHdr
 
ADC1_IRQHdr


	)

3146 
	#TIM6_DAC_IRQHdr
 
TIM6_IRQHdr


	)

3148 #ifde
__lulus


	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\STM32F~2.H

56 #ide
__STM32F0xx_H


57 
	#__STM32F0xx_H


	)

59 #ifde
__lulus


71 #i!
defed
 (
STM32F030x6
&& !defed (
STM32F030x8
) && \

72 !
defed
 (
STM32F031x6
&& !defed (
STM32F038xx
) && \

73 !
defed
 (
STM32F042x6
&& !defed (
STM32F048xx
&& !defed (
STM32F070x6
) && \

74 !
defed
 (
STM32F051x8
&& !defed (
STM32F058xx
) && \

75 !
defed
 (
STM32F071xB
&& !defed (
STM32F072xB
&& !defed (
STM32F078xx
&& !defed (
STM32F070xB
) && \

76 !
defed
 (
STM32F091xC
&& !defed (
STM32F098xx
&& !
	$defed
 (
STM32F030xC
)

98 #i!
	`defed
 (
USE_HAL_DRIVER
)

110 
	#__STM32F0xx_CMSIS_DEVICE_VERSION_MAIN
 (0x02

	)

111 
	#__STM32F0xx_CMSIS_DEVICE_VERSION_SUB1
 (0x00

	)

112 
	#__STM32F0xx_CMSIS_DEVICE_VERSION_SUB2
 (0x00

	)

113 
	#__STM32F0xx_CMSIS_DEVICE_VERSION_RC
 (0x00

	)

114 
	#__STM32F0xx_CMSIS_DEVICE_VERSION
 ((
__CMSIS_DEVICE_VERSION_MAIN
 << 24)\

115 |(
__CMSIS_DEVICE_HAL_VERSION_SUB1
 << 16)\

116 |(
__CMSIS_DEVICE_HAL_VERSION_SUB2
 << 8 )\

117 |(
__CMSIS_DEVICE_HAL_VERSION_RC
))

	)

127 #i
	`defed
(
STM32F030x6
)

128 
	~"m32f030x6.h
"

129 #i
	`defed
(
STM32F030x8
)

130 
	~"m32f030x8.h
"

131 #i
	`defed
(
STM32F031x6
)

132 
	~"m32f031x6.h
"

133 #i
	`defed
(
STM32F038xx
)

134 
	~"m32f038xx.h
"

135 #i
	`defed
(
STM32F042x6
)

136 
	~"m32f042x6.h
"

137 #i
	`defed
(
STM32F048xx
)

138 
	~"m32f048xx.h
"

139 #i
	`defed
(
STM32F051x8
)

140 
	~"m32f051x8.h
"

141 #i
	`defed
(
STM32F058xx
)

142 
	~"m32f058xx.h
"

143 #i
	`defed
(
STM32F070x6
)

144 
	~"m32f070x6.h
"

145 #i
	`defed
(
STM32F070xB
)

146 
	~"m32f070xb.h
"

147 #i
	`defed
(
STM32F071xB
)

148 
	~"m32f071xb.h
"

149 #i
	`defed
(
STM32F072xB
)

150 
	~"m32f072xb.h
"

151 #i
	`defed
(
STM32F078xx
)

152 
	~"m32f078xx.h
"

153 #i
	`defed
(
STM32F091xC
)

154 
	~"m32f091xc.h
"

155 #i
	`defed
(
STM32F098xx
)

156 
	~"m32f098xx.h
"

157 #i
	`defed
(
STM32F030xC
)

158 
	~"m32f030xc.h
"

172 
RESET
 = 0,

173 
SET
 = !
RESET


174 } 
	tFgStus
, 
	tITStus
;

178 
DISABLE
 = 0,

179 
ENABLE
 = !
DISABLE


180 } 
	tFuniڮS
;

181 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

185 
ERROR
 = 0,

186 
SUCCESS
 = !
ERROR


187 } 
	tEStus
;

197 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

199 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

201 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

203 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

205 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

207 
	#READ_REG
(
REG
((REG))

	)

209 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

216 #i
	`defed
 (
USE_HAL_DRIVER
)

217 
	~"m32f0xx_h.h
"

221 #ifde
__lulus


222 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\SYSTEM~1.H

49 #ide
__SYSTEM_STM32F0XX_H


50 
	#__SYSTEM_STM32F0XX_H


	)

52 #ifde
__lulus


76 
ut32_t
 
SyemCeClock
;

102 
SyemIn
();

103 
SyemCeClockUpde
();

108 #ifde
__lulus


	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\delay.h

1 #ide
DELAY_H_INCLUDED


2 
	#DELAY_H_INCLUDED


	)

4 
tim14_
();

5 
tim16_
();

7 
day_ms
(
ms
);

8 
day_us
(
us
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\display.h

1 #ide
DISPLAY_H_INCLUDED


2 
	#DISPLAY_H_INCLUDED


	)

4 
nd4bs
(
da
);

5 
lcdSdDa
(
c
);

6 
lcdSdCommd
(
c
);

7 
lcdIn
();

8 
lcdWreCh
(
cha
);

9 
lcdWreSg
(*
r
);

10 
lcdDiyCˬ
();

11 
lcdPosiXY
(
x
, 
y
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\flash.h

1 #ide
FLASH_H_INCLUDED


2 
	#FLASH_H_INCLUDED


	)

4 
ashUock
();

5 
ashLock
();

6 
ashPageE
(
ge_addr
);

7 
ashWre
(
ut32_t
 
ash_addss
, ut32_
ash_da
);

8 
ashWreChges
();

9 
ashCyFromFshToRAM
();

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\lcd.h

1 #ide
LCD_H_INCLUDED


2 
	#LCD_H_INCLUDED


	)

5 #ide
SUCCESS


6 
	#SUCCESS
 0

	)

10 #ide
ERROR


11 
	#ERROR
 1

	)

14 
	#HD44780_BUSY_FLAG
 
HD44780_DB7


	)

15 
	#HD44780_INIT_SEQ
 0x30

	)

16 
	#HD44780_DISP_CLEAR
 0x01

	)

17 
	#HD44780_DISP_OFF
 0x08

	)

18 
	#HD44780_DISP_ON
 0x0C

	)

19 
	#HD44780_CURSOR_ON
 0x0E

	)

20 
	#HD44780_CURSOR_BLINK
 0x0F

	)

21 
	#HD44780_RETURN_HOME
 0x02

	)

22 
	#HD44780_ENTRY_MODE
 0x06

	)

23 
	#HD44780_4BIT_MODE
 0x20

	)

24 
	#HD44780_8BIT_MODE
 0x30

	)

25 
	#HD44780_2_ROWS
 0x08

	)

26 
	#HD44780_FONT_5x8
 0x00

	)

27 
	#HD44780_FONT_5x10
 0x04

	)

28 
	#HD44780_POSITION
 0x80

	)

30 
	#HD44780_SHIFT
 0x10

	)

31 
	#HD44780_CURSOR
 0x00

	)

32 
	#HD44780_DISPLAY
 0x08

	)

33 
	#HD44780_LEFT
 0x00

	)

34 
	#HD44780_RIGHT
 0x04

	)

36 
	#HD44780_ROWS
 2

	)

37 
	#HD44780_COLS
 16

	)

39 
	#HD44780_ROW1_START
 0x00

	)

40 
	#HD44780_ROW1_END
 
HD44780_COLS


	)

41 
	#HD44780_ROW2_START
 0x40

	)

42 
	#HD44780_ROW2_END
 
HD44780_COLS


	)

44 
LCD_In
();

45 
LCD_DiyCˬ
();

46 
LCD_DiyOn
();

47 
LCD_CursOn
();

48 
LCD_CursBlk
();

49 
LCD_WreCh
(
cha
);

50 
LCD_WreSg
(*
r
);

51 
LCD_PosiXY
(
x
, 
y
);

52 
LCD_Shi
(
em
, 
dei
);

53 
LCD_SdInrui
();

54 
LCD_SdDa
();

55 
LCD_Sd4bsIn4bMode
();

56 
LCD_Sd8bsIn4bMode
();

57 
LCD_SUNibb
();

58 
LCD_SLowNibb
();

59 
LCD_PulE
();

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\max2871.h

1 #ide
MAX2871_H_INCLUDED


2 
	#MAX2871_H_INCLUDED


	)

4 
MAX2871_
();

5 
nd_MAX2871
(
addr
, 
da
);

6 
ad_MAX2871
();

7 
MAX2871_t_equcy
(
equcy
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\menu.h

1 #ide
MENU_H_INCLUDED


2 
	#MENU_H_INCLUDED


	)

4 
muLdDaFromMemyToWkgRAM
(
ogm
);

5 
muSaveDaFromWkgRAMToMemy
(
ogm
);

6 
moveCursLR
();

7 
moveCursUD
();

8 
muShow
();

9 
muShowStus
(
us
);

10 
muShowFqucy
(
w_equcy
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\pcd8544.h

1 #ide
PCD8544_H


2 
	#PCD8544_H


	)

5 
	#BLACK
 1

	)

6 
	#WHITE
 0

	)

8 
	#LCDWIDTH
 84

	)

9 
	#LCDHEIGHT
 48

	)

11 
	#PCD8544_POWERDOWN
 0x04

	)

12 
	#PCD8544_ENTRYMODE
 0x02

	)

13 
	#PCD8544_EXTENDEDINSTRUCTION
 0x01

	)

15 
	#PCD8544_DISPLAYBLANK
 0x0

	)

16 
	#PCD8544_DISPLAYNORMAL
 0x4

	)

17 
	#PCD8544_DISPLAYALLON
 0x1

	)

18 
	#PCD8544_DISPLAYINVERTED
 0x5

	)

21 
	#PCD8544_FUNCTIONSET
 0x20

	)

22 
	#PCD8544_DISPLAYCONTROL
 0x08

	)

23 
	#PCD8544_SETYADDR
 0x40

	)

24 
	#PCD8544_SETXADDR
 0x80

	)

27 
	#PCD8544_SETTEMP
 0x04

	)

28 
	#PCD8544_SETBIAS
 0x10

	)

29 
	#PCD8544_SETVOP
 0x80

	)

32 
t
(
ut8_t
 
cڌa
, ut8_
bs
);

34 
commd
(
ut8_t
 
c
);

35 
da
(
ut8_t
 
c
);

37 
tCڌa
(
ut8_t
 
v
);

38 
rDiy
();

39 
diy
();

41 
dwPix
(
t16_t
 
x
, i16_
y
, 
ut16_t
 
c
);

42 
ut8_t
 
gPix
(
t8_t
 
x
, i8_
y
);

44 
iWre
(
ut8_t
 
c
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\pinout.h

1 #ide
PINOUT_H_INCLUDED


2 
	#PINOUT_H_INCLUDED


	)

5 
	#CLK_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_0


6 
	#CLK_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_0


7 
	#DATA_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_7


8 
	#DATA_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_7


9 
	#LE_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_6


10 
	#LE_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_6


11 
	#RFEN_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_6


12 
	#RFEN_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_6


13 
	#MUX
 (
GPIOA
->
IDR
 & 
GPIO_IDR_1
)

14 

	)

16 
	#aCLK_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_5


17 
	#aCLK_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_5


18 
	#aMOSI_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_4


19 
	#aMOSI_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_4


20 
	#aLE_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_7


21 
	#aLE_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_7


22 

	)

24 
	#MOD_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_5


25 
	#MOD_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_5


26 

	)

28 
	#bUP
 (
GPIOA
->
IDR
 & 
GPIO_IDR_9
)

	)

29 
	#bLEFT
 (
GPIOA
->
IDR
 & 
GPIO_IDR_11
)

	)

30 
	#bRIGHT
 (
GPIOA
->
IDR
 & 
GPIO_IDR_8
)

	)

31 
	#bDOWN
 (
GPIOA
->
IDR
 & 
GPIO_IDR_10
)

	)

34 
	#RS_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_0


35 
	#RS_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_0


36 
	#E_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_1


37 
	#E_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_1


38 
	#D4_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_12


39 
	#D4_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_12


40 
	#D5_HIGH
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_15


41 
	#D5_LOW
 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_15


42 
	#D6_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_3


43 
	#D6_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_3


44 
	#D7_HIGH
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BS_4


45 
	#D7_LOW
 
GPIOB
->
BSRR
|=
GPIO_BSRR_BR_4


46 

	)

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\texts.h

1 #ide
TEXTS_H_INCLUDED


2 
	#TEXTS_H_INCLUDED


	)

4 
	#HELP
 "Thiihdocumt. A commdlied he.\r\n\r\ h hcommd\r\ sd sddtMAX2871 ch\r\ sd -aut sdtbMAX2871utomiy\r\ sd -m sdtbMAX2871 muly\r\ sd ? diycumodond commd\r\b˄b RF ouut\r\ dib˄ dib RF ouut\r\b chb ch\r\ dib ch dib ch\r\n\r\ R<numb> <vue> sgi R<numb: 0-5> HEX <vue>\r\ R<numb> ? diygi R<numb: 0-5> vue\r\ R - diyȻgivues\r\n"

	)

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\usart.h

1 #ide
USART_H_INCLUDED


2 
	#USART_H_INCLUDED


	)

4 
	#u_bufr
 3000

	)

6 
u_
();

8 
u_nd_rg
(*
r
);

9 
u_nd_by
(
by
);

10 
u_nd_pt
();

12 
commd_decode
(*
r
);

13 
com_rg
(*
f
, *
cd
);

14 
rg_to_t
(*
r
, 
ngth
);

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\ATTENU~1.C

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

4 
	~"pout.h
"

5 
	~"day.h
"

7 
	$nu_nd
(
da
){

9 
aLE_LOW
;

10 
i
;

11 
i
 = 0; i < 8; i++){

12 if(
da
 & 0x1){

13 
aMOSI_HIGH
;

16 
aMOSI_LOW
;

18 
aCLK_HIGH
;

19 
da
 = data>>1;

20 
	`day_us
(1);

21 
aCLK_LOW
;

23 
aLE_HIGH
;

24 
	`day_us
(1);

25 
aLE_LOW
;

26 
	}
}

28 
	$nu_t_nui
(
nui
){

29 
g
 = 0;

30 if(
nui
 > 31.75){

31 
g
 = 0xFF;

33 if(
nui
 < 0){

34 
g
 = 0x00;

37 
g
 = 
nui
/0.25;

40 
	`nu_nd
(
g
);

41 
	}
}

43 
	$nu_
(){

44 
aLE_LOW
;

45 
aCLK_LOW
;

46 
aMOSI_LOW
;

49 
	`nu_nd
(0b11111111);

50 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\CALIBR~1.C

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

4 
	~"day.h
"

7 cڡ 
	g
 = 2000;

13 cڡ 
	glibtiMax
[3238][2] = {

340 
	$libtiRuMaxPow
(
equcy
){

342 
i
 = 
equcy
/

;

343 
j
 = 
equcy
%

;

344 if(
j
>(

/2)
i
++;

346 if(
i
>6475) i = 6475;

347 if(
i
<0) i = 0;

349  
libtiMax
[
i
][0];

350 
	}
}

352 
	$libtiRuMaxAu
(
equcy
){

354 
i
 = 
equcy
/

;

355 
j
 = 
equcy
%

;

356 if(
j
>(

/2)
i
++;

358 if(
i
>6475) i = 6475;

359 if(
i
<0) i = 0;

361  
libtiMax
[
i
][1];

362 
	}
}

364 
	$libtiRuPow
(
equcy
, 
pow
){

366 
maxPow
 = 
	`libtiRuMaxPow
(
equcy
);

368 if(
pow
 > 
maxPow
){

369  
maxPow
;

371 if(
pow
 < (
maxPow
-30)){

372  (
maxPow
 - 30);

375  
pow
;

377 
	}
}

379 
	$libtiRuAui
(
equcy
, 
pow
){

381 
lPow
 = 
	`libtiRuMaxPow
(
equcy
);

382 
lAu
 = 
	`libtiRuMaxAu
(
equcy
);

384 if(
pow
 >
lPow
){

385  
lAu
;

388 
nuStg
 = 
lPow
 - 
pow
;

389 
nuStg
 =ttenuatorSetting<<2;

390 
tuVue
 = 
nuStg
 + 
lAu
;

391 if(
tuVue
 > 0b01111111){

395  
tuVue
;

398 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\MODULA~1.C

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

3 
	~<dio.h
>

4 
	~<dlib.h
>

6 
	~"pout.h
"

8 
	gdom
 = 1;

9 
	gnum
 = 0;

10 
	gdom_i
 = 0;

16 
	$tim3_
(){

17 
RCC
->
APB1ENR
 |(
RCC_APB1ENR_PWREN
 | 
RCC_APB1ENR_TIM3EN
);

19 
TIM3
->
CR1
 |
TIM_CR1_ARPE
 | 
TIM_CR1_DIR
;

20 
TIM3
->
SMCR
 = 0;

21 
TIM3
->
DIER
 |
TIM_DIER_UIE
;

22 
TIM3
->
CCMR1
 |
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
;

23 
TIM3
->
CCMR1
 |
TIM_CCMR1_OC2M_1
 | 
TIM_CCMR1_OC2M_2
;

24 
TIM3
->
CCMR1
 |
TIM_CCMR1_OC1PE
 | 
TIM_CCMR1_OC2PE
;

26 
TIM3
->
CCER
 |
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
;

28 
TIM3
->
CNT
 = 0;

29 
TIM3
->
PSC
 = 0;

30 
TIM3
->
ARR
 = 0xFFFFFFFF;

32 
TIM3
->
CCR1
 = 0;

33 
TIM3
->
CCR2
 = 0;

35 
TIM3
->
EGR
 = 
TIM_EGR_UG
;

37 
	`NVIC_EbIRQ
(
TIM3_IRQn
);

38 
	`NVIC_SPriܙy
(
TIM3_IRQn
,1);

41 
	}
}

43 
	$modutiS
(
mod_eq
){

51 
MOD_LOW
;

52 
RFEN_LOW
;

53 
GPIOA
->
MODER
 &(~
GPIO_MODER_MODER6
| 
GPIO_MODER_MODER6_1
;

54 
GPIOB
->
MODER
 &(~
GPIO_MODER_MODER5
| 
GPIO_MODER_MODER5_1
;;

56 if(
mod_eq
 <= 0){

58 
TIM3
->
CR1
 &~
TIM_CR1_CEN
;

59 
TIM3
->
EGR
 = 
TIM_EGR_UG
;

60 
	`NVIC_DibIRQ
(
TIM3_IRQn
);

63 
GPIOA
->
MODER
 &(~
GPIO_MODER_MODER6
| 
GPIO_MODER_MODER6_0
;

64 
GPIOB
->
MODER
 &(~
GPIO_MODER_MODER5
| 
GPIO_MODER_MODER5_0
;;

65 
MOD_HIGH
;

66 
RFEN_HIGH
;

68 if(
mod_eq
 < 100){

73 
N_cou
 = 50000/
mod_eq
;

74 
num
 = 50000%
mod_eq
;

75 
dom
 = 
mod_eq
;

76 
dom_i
 = 
dom
;

78 
TIM3
->
CCR1
 = 
N_cou
/2;

79 
TIM3
->
CCR2
 = 
N_cou
/2;

80 
TIM3
->
ARR
 = 
N_cou
-1;

82 
TIM3
->
PSC
 = 960-1;

85 
TIM3
->
EGR
 = 
TIM_EGR_UG
;

86 
TIM3
->
CR1
 |
TIM_CR1_CEN
;

87 
	`NVIC_EbIRQ
(
TIM3_IRQn
);

89 if(
mod_eq
 <= 1000){

94 
N_cou
 = 6000000/
mod_eq
;

95 
num
 = 6000000%
mod_eq
;

96 
dom
 = 
mod_eq
;

97 
dom_i
 = 
dom
;

99 
TIM3
->
CCR1
 = 
N_cou
/2;

100 
TIM3
->
CCR2
 = 
N_cou
/2;

101 
TIM3
->
ARR
 = 
N_cou
-1;

103 
TIM3
->
PSC
 = 8-1;

106 
TIM3
->
EGR
 = 
TIM_EGR_UG
;

107 
TIM3
->
CR1
 |
TIM_CR1_CEN
;

108 
	`NVIC_EbIRQ
(
TIM3_IRQn
);

112 
N_cou
 = 48000000/
mod_eq
;

113 
num
 = 48000000%
mod_eq
;

114 
dom
 = 
mod_eq
;

115 
dom_i
 = 
dom
;

117 
TIM3
->
CCR1
 = 
N_cou
/2;

118 
TIM3
->
CCR2
 = 
N_cou
/2;

119 
TIM3
->
ARR
 = 
N_cou
-1;

121 
TIM3
->
PSC
 = 0;

124 
TIM3
->
EGR
 = 
TIM_EGR_UG
;

125 
TIM3
->
CR1
 |
TIM_CR1_CEN
;

126 
	`NVIC_EbIRQ
(
TIM3_IRQn
);

128 
	}
}

130 
	$TIM3_IRQHdr
(){

132 
TIM3
->
SR
 = 0;

135 if(
num
){

136 if(
dom_i
){

137 if(
dom_i
 =
num
){

138 
TIM3
->
ARR
++;

140 
dom_i
--;

143 
dom_i
 = 
dom
;

144 
TIM3
->
ARR
--;

147 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\STARTU~1.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv6
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0x000

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


82 .
SVC_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
RTC_IRQHdr


92 .
FLASH_IRQHdr


93 .
RCC_IRQHdr


94 .
EXTI0_1_IRQHdr


95 .
EXTI2_3_IRQHdr


96 .
EXTI4_15_IRQHdr


97 .
TS_IRQHdr


98 .
DMA1_Chl1_IRQHdr


99 .
DMA1_Chl2_3_IRQHdr


100 .
DMA1_Chl4_5_IRQHdr


101 .
ADC1_COMP_IRQHdr


102 .
TIM1_BRK_UP_TRG_COM_IRQHdr


103 .
TIM1_CC_IRQHdr


104 .
TIM2_IRQHdr


105 .
TIM3_IRQHdr


106 .
TIM6_DAC_IRQHdr


107 .
TIM7_IRQHdr


108 .
TIM14_IRQHdr


109 .
TIM15_IRQHdr


110 .
TIM16_IRQHdr


111 .
TIM17_IRQHdr


112 .
I2C1_IRQHdr


113 .
I2C2_IRQHdr


114 .
SPI1_IRQHdr


115 .
SPI2_IRQHdr


116 .
USART1_IRQHdr


117 .
USART2_IRQHdr


118 .
USART3_4_IRQHdr


119 .
CEC_IRQHdr


120 .
USB_IRQHdr


121 .
BoRAM


124 .
size
 
__i_ve
, . - 
	g__i_ve


126 .
	gxt


127 .
	gthumb


128 .
	gthumb_func


129 .
	gign
 2

130 .
globl
 
	gRet_Hdr


131 .
ty
 
	gRet_Hdr
, %
funi


132 
	gRet_Hdr
:

140 
ldr
 
r1
, =
__ext


141 
ldr
 
r2
, =
__da_t__


142 
ldr
 
r3
, =
__da_d__


144 
subs
 
r3
, 
r2


145 
	gb
 .
ash_to_m_lo_d


147 
movs
 
	gr4
, 0

148 .
	gash_to_m_lo
:

149 
ldr
 
r0
, [
r1
,
r4
]

150 
r
 
	gr0
, [
r2
,
r4
]

151 
adds
 
	gr4
, 4

152 
cmp
 
	gr4
, 
r3


153 
	gb
 .
	gash_to_m_lo


154 .
	gash_to_m_lo_d
:

156 #ide
__NO_SYSTEM_INIT


157 
ldr
 
r0
, =
SyemIn


158 
blx
 
r0


161 
ldr
 
r0
, =
_t


162 
bx
 
r0


163 .
po


164 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


169 .
	gign
 1

170 .
	gthumb_func


171 .
wk
 
	g_t


172 .
ty
 
	g_t
, %
funi


173 
	g_t
:

176 
ldr
 
r1
, = 
__bss_t__


177 
ldr
 
r2
, = 
__bss_d__


178 
movs
 
r3
, #0

179 
	gb
 .
	gfl_zo_bss


180 .
	glo_zo_bss
:

181 
r
 
r3
, [
r1
]

182 
adds
 
	gr1
, 4

184 .
	gfl_zo_bss
:

185 
cmp
 
r1
, 
r2


186 
	gbcc
 .
lo_zo_bss


189 
bl
 
ma


190 
	gb
 .

191 .
size
 
	g_t
, . - _start

196 .
mao
 
def_q_hdr
 
	ghdr_me


197 .
	gign
 1

198 .
	gthumb_func


199 .
	gwk
 \
	ghdr_me


200 .
	gty
 \
	ghdr_me
, %
	gfuni


201 \
	ghdr_me
 :

202 
b
 .

203 .
size
 \
hdr_me
, . - \
	ghdr_me


204 .
dm


206 
def_q_hdr
 
NMI_Hdr


207 
def_q_hdr
 
HdFau_Hdr


208 
def_q_hdr
 
SVC_Hdr


209 
def_q_hdr
 
PdSV_Hdr


210 
def_q_hdr
 
SysTick_Hdr


211 
def_q_hdr
 
Deu_Hdr


214 
def_q_hdr
 
WWDG_IRQHdr


215 
def_q_hdr
 
PVD_IRQHdr


216 
def_q_hdr
 
RTC_IRQHdr


217 
def_q_hdr
 
FLASH_IRQHdr


218 
def_q_hdr
 
RCC_IRQHdr


219 
def_q_hdr
 
EXTI0_1_IRQHdr


220 
def_q_hdr
 
EXTI2_3_IRQHdr


221 
def_q_hdr
 
EXTI4_15_IRQHdr


222 
def_q_hdr
 
TS_IRQHdr


223 
def_q_hdr
 
DMA1_Chl1_IRQHdr


224 
def_q_hdr
 
DMA1_Chl2_3_IRQHdr


225 
def_q_hdr
 
DMA1_Chl4_5_IRQHdr


226 
def_q_hdr
 
ADC1_COMP_IRQHdr


227 
def_q_hdr
 
TIM1_BRK_UP_TRG_COM_IRQHdr


228 
def_q_hdr
 
TIM1_CC_IRQHdr


229 
def_q_hdr
 
TIM2_IRQHdr


230 
def_q_hdr
 
TIM3_IRQHdr


231 
def_q_hdr
 
TIM6_DAC_IRQHdr


232 
def_q_hdr
 
TIM7_IRQHdr


233 
def_q_hdr
 
TIM14_IRQHdr


234 
def_q_hdr
 
TIM15_IRQHdr


235 
def_q_hdr
 
TIM16_IRQHdr


236 
def_q_hdr
 
TIM17_IRQHdr


237 
def_q_hdr
 
I2C1_IRQHdr


238 
def_q_hdr
 
I2C2_IRQHdr


239 
def_q_hdr
 
SPI1_IRQHdr


240 
def_q_hdr
 
SPI2_IRQHdr


241 
def_q_hdr
 
USART1_IRQHdr


242 
def_q_hdr
 
USART2_IRQHdr


243 
def_q_hdr
 
USART3_4_IRQHdr


244 
def_q_hdr
 
CEC_IRQHdr


245 
def_q_hdr
 
USB_IRQHdr


246 
def_q_hdr
 
	gBoRAM


248 .
	gd


	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\SYSTEM~1.C

84 
	~"m32f0xx.h
"

101 #i!
defed
 (
HSE_VALUE
)

102 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

106 #i!
defed
 (
HSI_VALUE
)

107 
	#HSI_VALUE
 ((
ut32_t
)8000000

	)

111 #i!
defed
 (
HSI48_VALUE
)

112 #i
defed
(
STM32F042x6
|| defed(
STM32F048xx
|| defed(
STM32F072xB
|| defed(
STM32F078xx
|| defed(
STM32F091xC
|| defed(
STM32F098xx
)

113 
	#HSI48_VALUE
 ((
ut32_t
)48000000

	)

118 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

119 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x5000

	)

145 
ut32_t
 
	gSyemCeClock
 = 48000000;

147 
__IO
 cڡ 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

157 
SSysClock
();

173 
	$SyemIn
()

177 
RCC
->
CR
 |(
ut32_t
)0x00000001;

179 #i
	`defed
 (
STM32F051x8
|| defed (
STM32F058x8
)

181 
RCC
->
CFGR
 &(
ut32_t
)0xF8FFB80C;

184 
RCC
->
CFGR
 &(
ut32_t
)0x08FFB80C;

188 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

191 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

194 
RCC
->
CFGR
 &(
ut32_t
)0xFFC0FFFF;

197 
RCC
->
CFGR2
 &(
ut32_t
)0xFFFFFFF0;

199 #i
	`defed
 (
STM32F072xB
|| defed (
STM32F078xB
)

201 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFCFE2C;

202 #i
	`defed
 (
STM32F071xB
)

204 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFCEAC;

205 #i
	`defed
 (
STM32F091xC
|| defed (
STM32F098xx
)

207 
RCC
->
CFGR3
 &(
ut32_t
)0xFFF0FEAC;

208 #i
	`defed
 (
STM32F030x6
|| defed (
STM32F030x8
|| defed (
STM32F031x6
|| defed (
STM32F038xx
|| defed (
STM32F030xC
)

210 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFEEC;

211 #i
	`defed
 (
STM32F051x8
|| defed (
STM32F058xx
)

213 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFEAC;

214 #i
	`defed
 (
STM32F042x6
|| defed (
STM32F048xx
)

216 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFE2C;

217 #i
	`defed
 (
STM32F070x6
|| defed (
STM32F070xB
)

219 
RCC
->
CFGR3
 &(
ut32_t
)0xFFFFFE6C;

221 
RCC
->
CFGR3
 |(
ut32_t
)0x00000080;

227 
RCC
->
CR2
 &(
ut32_t
)0xFFFFFFFE;

230 
RCC
->
CIR
 = 0x00000000;

233 
	`SSysClock
();

235 
	}
}

273 
	$SyemCeClockUpde
 ()

275 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
ediv
 = 0;

278 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

280 
tmp
)

282 
RCC_CFGR_SWS_HSI
:

283 
SyemCeClock
 = 
HSI_VALUE
;

285 
RCC_CFGR_SWS_HSE
:

286 
SyemCeClock
 = 
HSE_VALUE
;

288 
RCC_CFGR_SWS_PLL
:

290 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

291 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

292 
lmu
 = (llmull >> 18) + 2;

293 
ediv
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV
) + 1;

295 i(
lsour
 =
RCC_CFGR_PLLSRC_HSE_PREDIV
)

298 
SyemCeClock
 = (
HSE_VALUE
/
ediv
* 
lmu
;

300 #i
	`defed
(
STM32F042x6
|| defed(
STM32F048xx
|| defed(
STM32F072xB
|| defed(
STM32F078xx
|| defed(
STM32F091xC
|| defed(
STM32F098xx
)

301 i(
lsour
 =
RCC_CFGR_PLLSRC_HSI48_PREDIV
)

304 
SyemCeClock
 = (
HSI48_VALUE
/
ediv
* 
lmu
;

309 #i
	`defed
(
STM32F042x6
|| defed(
STM32F048xx
|| defed(
STM32F070x6
) || \

310 
	`defed
(
STM32F078xx
|| defed(
STM32F071xB
|| defed(
STM32F072xB
|| defed(
STM32F070xB
) || \

311 
	`defed
(
STM32F091xC
|| defed(
STM32F098xx
|| defed(
STM32F030xC
)

313 
SyemCeClock
 = (
HSI_VALUE
/
ediv
* 
lmu
;

316 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

318 
STM32F071xB
 || 
STM32F072xB
 || 
STM32F078xx
 || 
STM32F070xB
 ||

319 
STM32F091xC
 || 
STM32F098xx
 || 
STM32F030xC
 */

323 
SyemCeClock
 = 
HSI_VALUE
;

328 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

330 
SyemCeClock
 >>
tmp
;

331 
	}
}

342 
	$SSysClock
()

349 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | 
FLASH_ACR_LATENCY
;

352 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

355 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE_DIV1
;

358 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMUL
));

359 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSI_DIV2
 | 
RCC_CFGR_PLLMUL12
);

362 
RCC
->
CR
 |
RCC_CR_PLLON
;

365 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

370 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

371 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

374 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
!(ut32_t)
RCC_CFGR_SWS_PLL
)

377 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\delay.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

3 
	~<dio.h
>

4 
	~<dlib.h
>

8 
	$tim14_
(){

10 
RCC
->
APB1ENR
 |(
RCC_APB1ENR_PWREN
 | 
RCC_APB1ENR_TIM14EN
);

12 
TIM14
->
PSC
 = 47999;

13 
TIM14
->
ARR
 = 0;

14 
TIM14
->
EGR
 = 
TIM_EGR_UG
;

15 
	}
}

17 
	$day_ms
(
ms
){

18 
TIM14
->
EGR
 = 
TIM_EGR_UG
;

19 
TIM14
->
ARR
 = 
ms
;

20 
TIM14
->
CNT
 = 1;

21 
TIM14
->
CR1
 |
TIM_CR1_CEN
;

22 
TIM14
->
SR
 &~
TIM_SR_UIF
;

23 !(
TIM14
->
SR
 & 
TIM_SR_UIF
));

24 
TIM14
->
SR
 &~
TIM_SR_UIF
;

25 
TIM14
->
CR1
 &~
TIM_CR1_CEN
;

26 
	}
}

28 
	$tim16_
(){

29 
RCC
->
APB2ENR
 |
RCC_APB2ENR_TIM16EN
;

30 
TIM16
->
PSC
 = 47;

31 
TIM16
->
ARR
 = 1;

32 
TIM16
->
EGR
 = 
TIM_EGR_UG
;

33 
	}
}

35 
	$day_us
(
us
){

37 if(
us
 < 2){

38 
	`__NOP
();

39 
	`__NOP
();

40 
	`__NOP
();

41 
	`__NOP
();

42 
	`__NOP
();

43 
	`__NOP
();

44 
	`__NOP
();

45 
	`__NOP
();

46 
	`__NOP
();

47 
	`__NOP
();

48 
	`__NOP
();

49 
	`__NOP
();

50 
	`__NOP
();

51 
	`__NOP
();

52 
	`__NOP
();

53 
	`__NOP
();

54 
	`__NOP
();

55 
	`__NOP
();

56 
	`__NOP
();

57 
	`__NOP
();

58 
	`__NOP
();

59 
	`__NOP
();

60 
	`__NOP
();

61 
	`__NOP
();

62 
	`__NOP
();

63 
	`__NOP
();

64 
	`__NOP
();

65 
	`__NOP
();

66 if(
us
 == 1){

70 
TIM16
->
EGR
 = 
TIM_EGR_UG
;

71 
TIM16
->
ARR
 = 
us
;

72 
TIM16
->
CNT
 = 2;

73 
TIM16
->
CR1
 |
TIM_CR1_CEN
;

75 
TIM16
->
SR
 &~
TIM_SR_UIF
;

77 !(
TIM16
->
SR
 & 
TIM_SR_UIF
));

78 
TIM16
->
CR1
 &~
TIM_CR1_CEN
;

79 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\display.c

1 
	~<dio.h
>

2 
	~<dlib.h
>

3 
	~<rg.h
>

4 
	~"m32f0xx.h
"

5 
	~"syem_m32f0xx.h
"

7 
	~"pout.h
"

8 
	~"day.h
"

9 
	~"diy.h
"

11 
	$nd4bs
(
da
){

12 
E_LOW
;

13 if(
da
 & 0x1){

14 
D4_HIGH
;

17 
D4_LOW
;

19 if(
da
 & 0x2){

20 
D5_HIGH
;

23 
D5_LOW
;

25 if(
da
 & 0x4){

26 
D6_HIGH
;

29 
D6_LOW
;

31 if(
da
 & 0x8){

32 
D7_HIGH
;

35 
D7_LOW
;

37 
E_HIGH
;

38 
	`__NOP
();

39 
	`__NOP
();

40 
	`__NOP
();

41 
	`__NOP
();

42 
E_LOW
;

43 
	`__NOP
();

44 
	`__NOP
();

45 
	`__NOP
();

46 
	`__NOP
();

47 
	}
}

49 
	$lcdSdDa
(
c
){

50 
RS_HIGH
;

51 
	`day_us
(5);

52 
	`nd4bs
(
c
>>4);

53 
	`day_us
(30);

54 
	`nd4bs
(
c
);

55 
	`day_us
(30);

56 
	}
}

58 
	$lcdSdCommd
(
c
){

59 
RS_LOW
;

60 
	`day_us
(10);

61 
	`nd4bs
(
c
>>4);

62 
	`day_us
(100);

63 
	`nd4bs
(
c
);

64 
	`day_us
(100);

65 
	}
}

67 
	$lcdIn
(){

68 
RS_LOW
;

69 
E_LOW
;

70 
D4_LOW
;

71 
D5_LOW
;

72 
D6_LOW
;

73 
D7_LOW
;

74 
	`day_ms
(30);

76 
	`nd4bs
(0x3);

77 
	`day_ms
(6);

79 
	`nd4bs
(0x3);

80 
	`day_us
(150);

82 
	`nd4bs
(0x3);

83 
	`day_us
(100);

85 
	`nd4bs
(0x2);

86 
	`day_us
(100);

88 
	`lcdSdCommd
(0x28);

89 
	`day_us
(100);

90 
	`lcdSdCommd
(0x08);

91 
	`day_us
(100);

92 
	`lcdSdCommd
(0x01);

93 
	`day_ms
(2);

94 
	`lcdSdCommd
(0x06);

95 
	`day_us
(100);

96 
	`lcdSdCommd
(0x80);

97 
	`day_us
(100);

98 
	`lcdSdCommd
(0x0E);

99 
	`day_us
(100);

100 
	}
}

102 
	$lcdWreCh
(
cha
){

103 
	`lcdSdDa
(
cha
);

104 
	}
}

106 
	$lcdWreSg
(*
r
){

107 
i
 = 0;

108 
r
[
i
] != '\0') {

110 if(
r
[
i
] == '\n'){

111 
	`lcdPosiXY
(0,1);

112 
i
++;

115 
	`lcdSdDa
(
r
[
i
]);

116 
i
++;

118 
	}
}

120 
	$lcdDiyCˬ
(){

121 
	`lcdSdCommd
(0x01);

122 
	`day_ms
(2);

123 
	}
}

125 
	$lcdPosiXY
(
x
, 
y
){

127 i(
y
 == 0) {

129 
	`lcdSdCommd
(0x80 | 
x
);

130 } i(
y
 == 1) {

132 
	`lcdSdCommd
(0x80 | (0x40 + 
x
));

134 
	`day_us
(40);

136 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\flash.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

4 
	~<dio.h
>

5 
	~<dlib.h
>

7 cڡ 
ogm_ash_memy
[10][3];

8 
memy
[10][3];

9 
us
;

11 
	$ashUock
(){

13 
FLASH
->
ACR
 |
FLASH_ACR_LATENCY
;

14 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

15 i((
FLASH
->
CR
 & 
FLASH_CR_LOCK
) != 0){

16 
FLASH
->
KEYR
 = 
FLASH_FKEY1
;

17 
FLASH
->
KEYR
 = 
FLASH_FKEY2
;

19 
	}
}

21 
	$ashLock
(){

22 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

23 
	}
}

25 
	$ashPageE
(
ge_addr
){

26 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

27 
FLASH
->
CR
 |
FLASH_CR_PER
;

28 
FLASH
->
AR
 = 
ge_addr
;

29 
FLASH
->
CR
 |
FLASH_CR_STRT
;

30 
	`__NOP
();

31 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

32 if(
FLASH
->
SR
 & 
FLASH_SR_EOP
){

33 
FLASH
->
SR
 = 
FLASH_SR_EOP
;

35 
FLASH
->
CR
 &~
FLASH_CR_PER
;

36 
	}
}

38 
	$ashWre
(
ut32_t
 
ash_addss
, ut32_
ash_da
){

39 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

40 
FLASH
->
CR
 |
FLASH_CR_PG
;

42 *(
__IO
 
ut16_t
*)(
ash_addss
(ut16_t)
ash_da
;

43 
	`__NOP
();

44 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

45 if(
FLASH
->
SR
 & 
FLASH_SR_EOP
){

46 
FLASH
->
SR
 = 
FLASH_SR_EOP
;

49 
mp
 = 
ash_addss
 + 2;

50 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

51 *(
__IO
 
ut16_t
*)(
mp
(ut16_t)(
ash_da
 >> 16);

52 
	`__NOP
();

53 (
FLASH
->
SR
 & 
FLASH_SR_BSY
) != 0);

54 (
FLASH
->
SR
 & 
FLASH_SR_EOP
) == 0);

55 if(
FLASH
->
SR
 & 
FLASH_SR_EOP
){

56 
FLASH
->
SR
 = 
FLASH_SR_EOP
;

58 
FLASH
->
CR
 &~
FLASH_CR_PG
;

59 
	}
}

61 
	$ashWreChges
(){

64 
i
, 
j
;

65 
chges
 = 0;

66 
i
 = 0; i < 10; i++){

67 
j
 = 0; j < 3; j++){

68 if(
memy
[
i
][
j
] !
ogm_ash_memy
[i][j]
chges
++;

71 if(
chges
 == 0){

76 
	`ashUock
();

77 
	`ashPageE
(0x08007C00);

80 
f_ash_addss
 = 0x08007C00;

81 *
da
 = &(
memy
[0][0]);

83 
i
 = 0; i < ((
memy
)/(memy[0][0])); i++, 
da
++){

84 
	`ashWre
(
f_ash_addss
, *
da
);

85 
f_ash_addss
 += 4;

88 
	`ashLock
();

90 
	}
}

92 
	$ashCyFromFshToRAM
(){

94 
i
,
j
;

95 
i
 = 0; i < 10; i++){

96 
j
 = 0; j < 3; j++){

97 
memy
[
i
][
j
] = 
ogm_ash_memy
[i][j];

100 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\lcd.c

1 
	~<dio.h
>

2 
	~<dlib.h
>

3 
	~<rg.h
>

4 
	~"m32f0xx.h
"

5 
	~"syem_m32f0xx.h
"

7 
	~"pout.h
"

8 
	~"day.h
"

9 
	~"lcd.h
"

11 
	$LCD_DiyCˬ
(){

13 
	`LCD_SdInrui
(
HD44780_DISP_CLEAR
);

14 
	}
}

16 
	$LCD_DiyOn
(){

18 
	`LCD_SdInrui
(
HD44780_DISP_ON
);

19 
	}
}

21 
	$LCD_CursOn
(){

23 
	`LCD_SdInrui
(
HD44780_CURSOR_ON
);

24 
	}
}

26 
	$LCD_CursBlk
(){

28 
	`LCD_SdInrui
(
HD44780_CURSOR_BLINK
);

29 
	}
}

31 
	$LCD_WreCh
(
cha
){

32 
	`LCD_SdDa
(
cha
);

33 
	}
}

35 
	$LCD_WreSg
(*
r
){

36 
i
 = 0;

37 
r
[
i
] != '\0') {

39 
	`LCD_SdDa
(
r
[
i
++]);

41 
	}
}

43 
	$LCD_PosiXY
(
x
, 
y
){

44 i(
x
 > 
HD44780_COLS
 || 
y
 > 
HD44780_ROWS
) {

46  
ERROR
;

49 i(
y
 == 0) {

51 
	`LCD_SdInrui
(
HD44780_POSITION
 | (
HD44780_ROW1_START
 + 
x
));

52 } i(
y
 == 1) {

54 
	`LCD_SdInrui
(
HD44780_POSITION
 | (
HD44780_ROW2_START
 + 
x
));

58 
	}
}

60 
	$LCD_Shi
(
em
, 
dei
){

62 i((
em
 !
HD44780_DISPLAY
&& (em !
HD44780_CURSOR
)) {

64  
ERROR
;

67 i((
dei
 !
HD44780_RIGHT
&& (dei !
HD44780_LEFT
)) {

69  
ERROR
;

73 i(
em
 =
HD44780_CURSOR
) {

75 i(
dei
 =
HD44780_RIGHT
) {

77 
	`LCD_SdInrui
(
HD44780_SHIFT
 | 
HD44780_CURSOR
 | 
HD44780_RIGHT
);

80 
	`LCD_SdInrui
(
HD44780_SHIFT
 | 
HD44780_CURSOR
 | 
HD44780_LEFT
);

85 i(
dei
 =
HD44780_RIGHT
) {

87 
	`LCD_SdInrui
(
HD44780_SHIFT
 | 
HD44780_DISPLAY
 | 
HD44780_RIGHT
);

90 
	`LCD_SdInrui
(
HD44780_SHIFT
 | 
HD44780_DISPLAY
 | 
HD44780_LEFT
);

95 
	}
}

97 
	$LCD_In
(){

98 
RS_LOW
;

99 
E_LOW
;

100 
	`day_ms
(16);

102 
	`LCD_SdInrui
(
HD44780_INIT_SEQ
);

103 
	`day_ms
(5);

105 
	`LCD_PulE
();

106 
	`day_us
(110);

108 
	`LCD_PulE
();

109 
	`day_us
(50);

111 
	`LCD_Sd4bsIn4bMode
(
HD44780_4BIT_MODE
);

112 
	`LCD_PulE
();

113 
	`day_us
(50);

115 
	`LCD_SdInrui
(
HD44780_4BIT_MODE
 | 
HD44780_2_ROWS
 | 
HD44780_FONT_5x8
);

117 
	`LCD_SdInrui
(
HD44780_DISP_CLEAR
);

118 
	`LCD_SdInrui
(
HD44780_ENTRY_MODE
);

119 
	}
}

122 
	$LCD_SdInrui
(
da
){

123 
RS_LOW
;

124 
	`LCD_Sd8bsIn4bMode
(
da
);

125 
	`day_us
(10);

126 
	}
}

128 
	$LCD_SdDa
(
da
){

129 
RS_HIGH
;

130 
	`LCD_Sd8bsIn4bMode
(
da
);

131 
	`day_us
(10);

132 
RS_LOW
;

133 
	}
}

135 
	$LCD_Sd4bsIn4bMode
(
da
){

136 
E_HIGH
;

137 
	`LCD_SUNibb
(
da
);

138 
	`day_us
(1);

139 
E_LOW
;

140 
	`day_us
(1);

141 
	}
}

143 
	$LCD_Sd8bsIn4bMode
(
da
)

145 
E_HIGH
;

146 
	`LCD_SUNibb
(
da
);

147 
	`day_us
(1);

148 
E_LOW
;

149 
	`day_us
(1);

151 
E_HIGH
;

152 
	`LCD_SUNibb
(
da
 << 4);

153 
	`day_us
(1);

154 
E_LOW
;

155 
	`day_us
(1);

156 
	}
}

158 
	$LCD_SUNibb
(
da
){

160 
D4_LOW
;

161 
D5_LOW
;

162 
D6_LOW
;

163 
D7_LOW
;

166 i(
da
 & 0x80{ 
D7_HIGH
; }

167 i(
da
 & 0x40{ 
D6_HIGH
; }

168 i(
da
 & 0x20{ 
D5_HIGH
; }

169 i(
da
 & 0x10{ 
D4_HIGH
; }

170 
	}
}

172 
	$LCD_PulE
(){

173 
E_HIGH
;

174 
	`day_us
(1);

175 
E_LOW
;

176 
	`day_us
(1);

177 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\main.c

1 
	~<dio.h
>

2 
	~<dlib.h
>

3 
	~<rg.h
>

4 
	~"m32f0xx.h
"

5 
	~"syem_m32f0xx.h
"

7 
	~"pout.h
"

8 
	~"day.h
"

9 
	~"u.h
"

10 
	~"mu.h
"

12 
	~"max2871.h
"

13 
	~"diy.h
"

14 
	~"nu.h
"

16 
	~"libti.h
"

17 
	~"moduti.h
"

18 
	~"ash.h
"

21 
__ibu__
((
__i__
(".mem"))cڡ 
	gogm_ash_memy
[10][3] = {

35 

();

38 
	gbufr
[20];

39 
	gbuff_dex
 = 0;

40 
	gdecode_commd
 = 0;

43 
	gmemy
[10][3];

46 
	gcurs
 = 0;

47 
	gogm
 = 0;

48 
	gus
 = '?';

49 
	gus_chge
 = 0;

50 
	gequcy
 = 0;

51 
	gequcy_ouut
 = 0;

52 
	gequcy_ash
 = 0;

53 
	gpow
 = 0;

54 
	gmoduti
 = 0;

56 
	$ma
()

58 
	`
();

59 
RFEN_LOW
;

60 
	`tim14_
();

61 
	`tim16_
();

62 
	`lcdIn
();

65 
	`lcdDiyCˬ
();

66 
	`lcdWreSg
(" VF izvor 6 GHz \r\n Aljaz B. v2.0 ");

67 
	`lcdPosiXY
(17,0);

70 
	`u_
();

71 
	`nu_
();

72 
	`tim3_
();

73 
	`MAX2871_
();

74 
	`ashCyFromFshToRAM
();

75 
	`muLdDaFromMemyToWkgRAM
(0);

77 
	`day_ms
(3000);

79 
	`lcdDiyCˬ
();

80 
	`muShow
();

83 
	`u_nd_rg
("VF izvor 6GHz\r\n");

84 
	`u_nd_rg
("v2.1\r\n");

85 
	`u_nd_pt
();

87 
	`SysTick_Cfig
(4800000);

91 
	`moveCursUD
();

92 
	`moveCursLR
();

94 if(
decode_commd
){

95 if(
	`commd_decode
(
bufr
)){

96 
	`muShow
();

98 
decode_commd
 = 0;

101 if(
us_chge
) {

102 
	`muShowStus
(
us
);

103 
us_chge
 = 0;

105 if(
equcy
 !
equcy_ouut
){

107 if(
equcy_ash
>0){

109 
equcy_ash
--;

110 if(!
equcy_ash
){

112 
	`muShowFqucy
(
equcy
);

113 
equcy_ash
 = -100;

116 if(
equcy_ash
<0){

118 
equcy_ash
++;

119 if(!
equcy_ash
){

121 
	`muShowFqucy
(
equcy_ouut
);

122 
equcy_ash
 = 300;

127 
equcy_ash
 = 300;

130 
	`day_ms
(10);

132 
	}
}

135 
	$
(){

136 
RCC
->
CR
 |
RCC_CR_HSEON
;

137 !(
RCC
->
CR
 & 
RCC_CR_HSERDY
));

140 
RCC
->
CFGR
 &~
RCC_CFGR_SW
;

141 (
RCC
->
CFGR
 & 
RCC_CFGR_SWS
!
RCC_CFGR_SWS_HSI
);

142 
RCC
->
CR
 &~
RCC_CR_PLLON
;

143 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) != 0);

144 
RCC
->
CFGR
 = (RCC->CFGR & (~
RCC_CFGR_PLLMUL
)| 
RCC_CFGR_PLLMUL12
;

145 
RCC
->
CFGR2
 = 
RCC_CFGR2_PREDIV_DIV6
;

146 
RCC
->
CFGR
 |
RCC_CFGR_PLLSRC
;

147 
RCC
->
CR
 |
RCC_CR_PLLON
;

148 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0);

149 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

150 (
RCC
->
CFGR
 & 
RCC_CFGR_SWS
!
RCC_CFGR_SWS_PLL
);

152 
RCC
->
AHBENR
 |(
RCC_AHBENR_GPIOAEN
 | 
RCC_AHBENR_GPIOBEN
);

153 
GPIOA
->
OSPEEDR
 |= 0xC3FFFFFF;

154 
GPIOB
->
OSPEEDR
 |= 0xFFFFFFFF;

157 
GPIOA
->
PUPDR
 |
GPIO_PUPDR_PUPDR8_0
 | 
GPIO_PUPDR_PUPDR9_0
 | 
GPIO_PUPDR_PUPDR10_0
 | 
GPIO_PUPDR_PUPDR11_0
;

160 
GPIOA
->
MODER
 |
GPIO_MODER_MODER0_0
;

161 
GPIOB
->
MODER
 |(
GPIO_MODER_MODER6_0
 | 
GPIO_MODER_MODER7_0
);

162 
GPIOA
->
MODER
 |
GPIO_MODER_MODER6_1
;

163 
GPIOA
->
AFR
[0] |= 0x01000000;

166 
GPIOA
->
MODER
 |(
GPIO_MODER_MODER4_0
 | 
GPIO_MODER_MODER5_0
 | 
GPIO_MODER_MODER7_0
);

169 
GPIOA
->
MODER
 |(
GPIO_MODER_MODER12_0
 | 
GPIO_MODER_MODER15_0
);

170 
GPIOB
->
MODER
 |(
GPIO_MODER_MODER0_0
 | 
GPIO_MODER_MODER1_0
 | 
GPIO_MODER_MODER3_0
 | 
GPIO_MODER_MODER4_0
);

173 
GPIOB
->
MODER
 |
GPIO_MODER_MODER5_1
;

174 
GPIOB
->
AFR
[0] |= 0x00100000;

177 
GPIOA
->
MODER
 |(
GPIO_MODER_MODER2_1
 | 
GPIO_MODER_MODER3_1
);

178 
GPIOA
->
AFR
[0] |= 0x00001100;

179 
	}
}

185 
NMI_Hdr
();

186 
	$HdFau_Hdr
(){

187 
	`lcdDiyCˬ
();

188 
	`lcdWreSg
(" FATAL ERROR! \n Resetiraj MCU");

190 
	}
}

191 
SVC_Hdr
();

192 
PdSV_Hdr
();

193 
	$SysTick_Hdr
(){

194 if(
MUX
){

195 if(
us
 ='?'
us_chge
 = 1;

196 
us
 = ' ';

199 if(
us
 =' '
us_chge
 = 1;

200 
us
 = '?';

202 
	}
}

204 
	$USART1_IRQHdr
(){

205 if(
USART1
->
ISR
 & 
USART_ISR_RXNE
){

206 
da
 = 
USART1
->
RDR
;

207 if((
da
 =8 || d=127&& (
buff_dex
 > 0)){

208 
buff_dex
--;

209 
USART1
->
TDR
 = 
da
;

212 if((
da
 =8 || d=127&& 
buff_dex
<=0){

215 if(
da
>=32 || data == 13){

217 
bufr
[
buff_dex
] = 
da
;

218 if(
da
 == 13){

219 
bufr
[
buff_dex
] = 0;

220 
decode_commd
 = 1;

223 
buff_dex
++;

227 if(
USART1
->
ISR
 & 
USART_ISR_ORE
){

228 
USART1
->
ICR
 |
USART_ICR_ORECF
;

230 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\max2871.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

4 
	~"pout.h
"

5 
	~"day.h
"

7 
	sMAX2871_g
 {

8 
	mR0
;

9 
	mR1
;

10 
	mR2
;

11 
	mR3
;

12 
	mR4
;

13 
	mR5
;

14 
	mR6
;

15 
	mR0_adr
;

16 
	mR1_adr
;

17 
	mR2_adr
;

18 
	mR3_adr
;

19 
	mR4_adr
;

20 
	mR5_adr
;

21 
	mR6_adr
;

22 } 
	gMAX2871_g
;

24 
MAX2871_g
 
	gMAX2871_g
;

26 
	$nd_MAX2871
(
addr
, 
da
){

27 
da
 &= 0xFFFFFFF8;

28 
da
 |(
addr
&0x00000007);

29 
i
 = 32;

30 
LE_LOW
;

31 
DATA_LOW
;

33 
i
){

34 
CLK_LOW
;

35 if(
da
 & 0x80000000){

36 
DATA_HIGH
;

39 
DATA_LOW
;

41 
da
 = data<<1;

42 
	`day_us
(10);

43 
CLK_HIGH
;

44 
	`day_us
(10);

45 
i
--;

47 
CLK_LOW
;

48 
	`day_us
(10);

49 
LE_HIGH
;

50 
	`day_us
(10);

51 
LE_LOW
;

52 
	`day_us
(10);

53 
	}
}

55 
	$nd_MAX2871_l
(
MAX2871_g
 
da
){

56 
	`nd_MAX2871
(
da
.
R5_adr
,da.
R5
);

57 
	`nd_MAX2871
(
da
.
R4_adr
,da.
R4
);

58 
	`nd_MAX2871
(
da
.
R3_adr
,da.
R3
);

59 
	`nd_MAX2871
(
da
.
R2_adr
,da.
R2
);

60 
	`nd_MAX2871
(
da
.
R1_adr
,da.
R1
);

61 
	`nd_MAX2871
(
da
.
R0_adr
,da.
R0
);

62 
	}
}

64 
	$MAX2871_
(){

66 
MAX2871_g
.
R0_adr
 = 0x00;

67 
MAX2871_g
.
R1_adr
 = 0x01;

68 
MAX2871_g
.
R2_adr
 = 0x02;

69 
MAX2871_g
.
R3_adr
 = 0x03;

70 
MAX2871_g
.
R4_adr
 = 0x04;

71 
MAX2871_g
.
R5_adr
 = 0x05;

72 
MAX2871_g
.
R6_adr
 = 0x06;

75 
MAX2871_g
.
R0
 = 0x004B0000;

76 
MAX2871_g
.
R1
 = 0x2000FD01;

77 
MAX2871_g
.
R2
 = 0x78007842;

78 
MAX2871_g
.
R3
 = 0x00000803;

79 
MAX2871_g
.
R4
 = 0x6288003C;

80 
MAX2871_g
.
R5
 = 0x01400005;

81 
MAX2871_g
.
R6
 = 0;

83 
	`nd_MAX2871
(
MAX2871_g
.
R5_adr
,MAX2871_g.
R5
);

84 
	`day_ms
(20);

86 
	`nd_MAX2871
(
MAX2871_g
.
R4_adr
,MAX2871_g.
R4
);

87 
	`nd_MAX2871
(
MAX2871_g
.
R3_adr
,MAX2871_g.
R3
);

88 
	`nd_MAX2871
(
MAX2871_g
.
R2_adr
,MAX2871_g.
R2
);

89 
	`nd_MAX2871
(
MAX2871_g
.
R1_adr
,MAX2871_g.
R1
);

90 
	`nd_MAX2871
(
MAX2871_g
.
R0_adr
,MAX2871_g.
R0
);

92 
	`nd_MAX2871
(
MAX2871_g
.
R5_adr
,MAX2871_g.
R5
);

93 
	`nd_MAX2871
(
MAX2871_g
.
R4_adr
,MAX2871_g.
R4
);

94 
	`nd_MAX2871
(
MAX2871_g
.
R3_adr
,MAX2871_g.
R3
);

95 
	`nd_MAX2871
(
MAX2871_g
.
R2_adr
,MAX2871_g.
R2
);

96 
	`nd_MAX2871
(
MAX2871_g
.
R1_adr
,MAX2871_g.
R1
);

97 
	`nd_MAX2871
(
MAX2871_g
.
R0_adr
,MAX2871_g.
R0
);

98 
	}
}

100 
	$ad_MAX2871
(){

107 
MAX2871_g
.
R2
 = 0x70007842;

108 
MAX2871_g
.
R5
 = 0x01440005;

110 
	`nd_MAX2871_l
(
MAX2871_g
);

111 
	`nd_MAX2871_l
(
MAX2871_g
);

112 
	`day_ms
(1);

114 
da
 = 0x00000006;

115 
i
 = 32;

116 
DATA_LOW
;

117 
LE_LOW
;

119 
i
){

120 
CLK_LOW
;

121 if(
da
 & 0x80000000){

122 
DATA_HIGH
;

125 
DATA_LOW
;

127 
da
 = data<<1;

128 
	`day_us
(1);

129 
CLK_HIGH
;

130 
	`day_us
(1);

131 
i
--;

133 
CLK_LOW
;

134 
	`day_us
(1);

135 
LE_HIGH
;

136 
	`day_us
(1);

137 
CLK_HIGH
;

138 
	`day_us
(1);

139 
CLK_LOW
;

141 
i
 = 32;

142 
da_out
 = 0;

143 
i
){

144 
CLK_HIGH
;

145 
	`day_us
(1);

146 if(
MUX
){

147 
da_out
 |= 1;

149 
da_out
 = data_out<<1;

150 
CLK_LOW
;

151 
	`day_us
(1);

152 
i
--;

154 
LE_LOW
;

156 
MAX2871_g
.
R2
 = 0x78007842;

157 
MAX2871_g
.
R5
 = 0x01400005;

161 
	`nd_MAX2871_l
(
MAX2871_g
);

164 
MAX2871_g
.
R6
 = 
da_out
;

165  
da_out
;

166 
	}
}

168 
	$MAX2871_t_equcy
(
equcy
){

169 
REG0
 = 0;

170 
N
 = 0;

171 
FRAC
 = 0;

172 
DIV
 = 0;

173 
eq_out
 = 0;

175 
DIV
 <= 7){

176 if(
equcy
 > (3000000>>
DIV
)) ;

177 
DIV
++;

180 
N
 = (
equcy
<<
DIV
)/32000;

181 
FRAC
 = (((
equcy
<<
DIV
)%32000)*4000)/32000;

183 
eq_out
 = ((32000*
N
)+((
FRAC
*32000)/4000))>>
DIV
;

185 
FRAC
 = FRAC<<3;

186 
N
 = N<<15;

187 
REG0
 |(
FRAC
 & 0x00007FF8);

188 
REG0
 |(
N
 & 0x7FFF8000);

190 
MAX2871_g
.
R0
 = 
REG0
;

191 
MAX2871_g
.
R4
 &= 0b11111111100011111111111111111111;

192 
MAX2871_g
.
R4
 |
DIV
<<20;

194 
	`nd_MAX2871_l
(
MAX2871_g
);

196  
eq_out
;

197 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\menu.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

4 
	~"pout.h
"

5 
	~"day.h
"

6 
	~"u.h
"

7 
	~"diy.h
"

8 
	~"libti.h
"

9 
	~"moduti.h
"

10 
	~"ash.h
"

12 
	~"max2871.h
"

13 
	~"nu.h
"

15 
memy
[10][3];

17 
curs
;

18 
ogm
;

19 
us
;

20 
equcy
;

21 
equcy_ouut
;

22 
equcy_ash
;

23 
pow
;

24 
moduti
;

26 
	$muLdDaFromMemyToWkgRAM
(
ogm
){

27 
equcy
 = 
memy
[
ogm
][0];

28 
pow
 = 
memy
[
ogm
][1];

29 
moduti
 = 
memy
[
ogm
][2];

30 
	}
}

32 
	$muSaveDaFromWkgRAMToMemy
(
ogm
){

33 
memy
[
ogm
][0] = 
equcy
;

34 
memy
[
ogm
][1] = 
pow
;

35 
memy
[
ogm
][2] = 
moduti
;

36 
	}
}

38 
	$muShow
(){

39 
	`lcdPosiXY
(0,0);

40 
	`lcdWreCh
(()(0x30 + 
ogm
));

41 
	`lcdWreCh
(' ');

42 
	`lcdWreCh
(' ');

44 
	`lcdPosiXY
(4,0);

45 
	`lcdWreCh
(' ');

47 
mp
 = 
equcy
;

48 
dig
 = 0x30;

49 (
mp
-1000000)>=0){

50 
dig
++;

51 
mp
 =emp-1000000;

53 
	`lcdWreCh
(
dig
);

54 
dig
 = 0x30;

55 (
mp
-100000)>=0){

56 
dig
++;

57 
mp
 =emp-100000;

59 
	`lcdWreCh
(
dig
);

60 
dig
 = 0x30;

61 (
mp
-10000)>=0){

62 
dig
++;

63 
mp
 =emp-10000;

65 
	`lcdWreCh
(
dig
);

66 
dig
 = 0x30;

67 (
mp
-1000)>=0){

68 
dig
++;

69 
mp
 =emp-1000;

71 
	`lcdWreCh
(
dig
);

72 
	`lcdWreCh
('.');

73 
dig
 = 0x30;

74 (
mp
-100)>=0){

75 
dig
++;

76 
mp
 =emp-100;

78 
	`lcdWreCh
(
dig
);

79 
dig
 = 0x30;

80 (
mp
-10)>=0){

81 
dig
++;

82 
mp
 =emp-10;

84 
	`lcdWreCh
(
dig
);

85 
dig
 = 0x30 + 
mp
;

86 
	`lcdWreCh
(
dig
);

87 
	`lcdWreSg
("MHz\n");

90 if(!(
pow
/10)){

92 
	`lcdWreCh
(' ');

94 if(
pow
>=0){

95 
	`lcdWreCh
('+');

96 
mp
 = 
pow
;

99 
	`lcdWreCh
('-');

100 
mp
 = 
pow
 + (-2*power);

102 
dig
 = 0x30;

103 (
mp
-10)>=0){

104 
dig
++;

105 
mp
 =emp-10;

107 if(
dig
 !0x30
	`lcdWreCh
(digit);

108 
dig
 = 0x30 + 
mp
;

109 
	`lcdWreCh
(
dig
);

110 
	`lcdWreSg
("dBm ");

113 
mp
 = 
moduti
;

114 if(!
moduti
){

115 
	`lcdWreSg
("SW.OFF");

118 
dig
 = 0x30;

119 (
mp
-10000)>=0){

120 
dig
++;

121 
mp
 =emp-10000;

123 
	`lcdWreCh
(
dig
);

124 
dig
 = 0x30;

125 (
mp
-1000)>=0){

126 
dig
++;

127 
mp
 =emp-1000;

129 
	`lcdWreCh
(
dig
);

130 
	`lcdWreCh
('.');

131 
dig
 = 0x30;

132 (
mp
-100)>=0){

133 
dig
++;

134 
mp
 =emp-100;

136 
	`lcdWreCh
(
dig
);

137 
dig
 = 0x30;

138 (
mp
-10)>=0){

139 
dig
++;

140 
mp
 =emp-10;

142 
	`lcdWreCh
(
dig
);

143 
dig
 = 0x30 + 
mp
;

144 
	`lcdWreCh
(
dig
);

146 if(
moduti
){

147 
	`lcdWreSg
("kHz");

150 
	`lcdWreSg
(" ");

152 
	`lcdPosiXY
(
curs
%16,cursor/16);

155 
equcy_ouut
 = 
	`MAX2871_t_equcy
(
equcy
);

156 
	`nu_nd
(
	`libtiRuAui
(
equcy
,
pow
));

157 
	`modutiS
(
moduti
);

159 
	`muSaveDaFromWkgRAMToMemy
(
ogm
);

161 
equcy_ash
 = -200;

162 
	}
}

164 
	$muShowStus
(
us
){

165 
	`lcdPosiXY
(3,0);

166 
	`lcdWreCh
(
us
);

167 
	`lcdPosiXY
(
curs
%16,cursor/16);

168 
	}
}

170 
	$muShowFqucy
(
w_equcy
){

172 
	`lcdPosiXY
(5,0);

174 
mp
 = 
w_equcy
;

175 
dig
 = 0x30;

176 (
mp
-1000000)>=0){

177 
dig
++;

178 
mp
 =emp-1000000;

180 
	`lcdWreCh
(
dig
);

181 
dig
 = 0x30;

182 (
mp
-100000)>=0){

183 
dig
++;

184 
mp
 =emp-100000;

186 
	`lcdWreCh
(
dig
);

187 
dig
 = 0x30;

188 (
mp
-10000)>=0){

189 
dig
++;

190 
mp
 =emp-10000;

192 
	`lcdWreCh
(
dig
);

193 
dig
 = 0x30;

194 (
mp
-1000)>=0){

195 
dig
++;

196 
mp
 =emp-1000;

198 
	`lcdWreCh
(
dig
);

199 
	`lcdWreCh
('.');

200 
dig
 = 0x30;

201 (
mp
-100)>=0){

202 
dig
++;

203 
mp
 =emp-100;

205 
	`lcdWreCh
(
dig
);

206 
dig
 = 0x30;

207 (
mp
-10)>=0){

208 
dig
++;

209 
mp
 =emp-10;

211 
	`lcdWreCh
(
dig
);

212 
dig
 = 0x30 + 
mp
;

213 
	`lcdWreCh
(
dig
);

215 
	`lcdPosiXY
(
curs
%16,cursor/16);

216 
	}
}

218 
	$moveCursLR
(){

219 
curs_mp
 = 
curs
;

220 if(!
bRIGHT
){

221 
curs
++;

222 if(
curs
>0 && cursor<5){

223 
curs
 = 5;

225 if(
curs
 == 9){

226 
curs
 = 10;

228 if(
curs
>12 && cursor<17){

229 
curs
 = 17;

231 if(
curs
>18 && cursor<23){

232 
curs
 = 23;

234 if(
curs
 == 25){

235 
curs
 = 26;

237 if(
curs
>28){

238 
curs
 = 28;

240 
	`lcdPosiXY
(
curs
%16,cursor/16);

241 
tim
 = 200;

242 !
bRIGHT
 && 
tim
){

243 
	`day_ms
(1);

244 if(!
bLEFT
){

246 
curs
 = 
curs_mp
;

247 
	`lcdPosiXY
(0,0);

248 
	`lcdWreSg
("** SHRANJUJEM **\n");

249 if(
	`ashWreChges
()){

250 
	`lcdWreSg
("Prosimocakajte");

253 
	`lcdWreSg
(" Brez sprememb ");

255 
	`day_ms
(3000);

256 
	`lcdDiyCˬ
();

257 
tim
 = 0;

258 
	`muShow
();

259 !
bLEFT
 || !
bRIGHT
);

261 
tim
--;

263 
	`day_ms
(10);

265 if(!
bLEFT
){

266 
curs
--;

267 if(
curs
<0){

268 
curs
 = 0;

270 if(
curs
>0 && cursor<5){

271 
curs
 = 0;

273 if(
curs
 == 9){

274 
curs
 = 8;

276 if(
curs
>12 && cursor<17){

277 
curs
 = 12;

279 if(
curs
>18 && cursor<23){

280 
curs
 = 18;

282 if(
curs
 == 25){

283 
curs
 = 24;

285 
	`lcdPosiXY
(
curs
%16,cursor/16);

286 
tim
 = 200;

287 !
bLEFT
 && 
tim
){

288 
	`day_ms
(1);

289 if(!
bRIGHT
){

291 
curs
 = 
curs_mp
;

292 
	`lcdPosiXY
(0,0);

293 
	`lcdWreSg
("** SHRANJUJEM **\n");

294 if(
	`ashWreChges
()){

295 
	`lcdWreSg
("Prosimocakajte");

298 
	`lcdWreSg
(" Brez sprememb ");

300 
	`day_ms
(3000);

301 
	`lcdDiyCˬ
();

302 
tim
 = 0;

303 
	`muShow
();

304 !
bLEFT
 || !
bRIGHT
);

306 
tim
--;

308 
	`day_ms
(10);

310 
	}
}

312 
	$moveCursUD
(){

314 if(!
bUP
){

315 
curs
){

317 
ogm
++;

318 if(
ogm
>9){

319 
ogm
 = 9;

321 
	`muLdDaFromMemyToWkgRAM
(
ogm
);

324 
equcy
 += 1000000;

327 
equcy
 += 100000;

330 
equcy
 += 10000;

333 
equcy
 += 1000;

336 
equcy
 += 100;

339 
equcy
 += 10;

342 
equcy
 += 1;

345 
pow
 += 10;

348 
pow
 += 1;

351 
moduti
 +=10000;

354 
moduti
 +=1000;

357 
moduti
 +=100;

360 
moduti
 +=10;

363 
moduti
 +=1;

366 if(
equcy
>7000000){

367 
equcy
 = 7000000;

370 
pow
 = 
	`libtiRuPow
(
equcy
,power);

372 if(
moduti
>50000){

373 
moduti
 = 50000;

376 
	`muShow
();

377 
	`u_nd_pt
();

378 !
bUP
);

379 
	`day_ms
(10);

382 if(!
bDOWN
){

383 
curs
){

385 
ogm
--;

386 if(
ogm
<0){

387 
ogm
 = 0;

389 
	`muLdDaFromMemyToWkgRAM
(
ogm
);

392 
equcy
 -= 1000000;

395 
equcy
 -= 100000;

398 
equcy
 -= 10000;

401 
equcy
 -= 1000;

404 
equcy
 -= 100;

407 
equcy
 -= 10;

410 
equcy
 -= 1;

413 
pow
 -= 10;

416 
pow
 -= 1;

419 
moduti
 -=10000;

422 
moduti
 -=1000;

425 
moduti
 -=100;

428 
moduti
 -=10;

431 
moduti
 -=1;

434 if(
equcy
<0){

435 
equcy
 = 0;

438 
pow
 = 
	`libtiRuPow
(
equcy
,power);

440 if(
moduti
<0){

441 
moduti
 = 0;

444 
	`muShow
();

445 
	`u_nd_pt
();

446 !
bDOWN
);

447 
	`day_ms
(10);

449 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\pcd8544.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

3 
	~<dio.h
>

4 
	~<dlib.h
>

5 
	~<rg.h
>

7 
	~"pcd8544.h
"

8 
	~"day.h
"

10 #ide
_BV


11 
	#_BV
(
x
(1 << (x))

	)

21 
	gr٩i
 = 0;

25 
ut8_t
 
	gpcd8544_bufr
[
LCDWIDTH
 * 
LCDHEIGHT
 / 8] = {

66 #ifde
abPtlUpde


67 
ut8_t
 
	gxUpdeM
, 
	gxUpdeMax
, 
	gyUpdeM
, 
	gyUpdeMax
;

72 
	$updeBoundgBox
(
ut8_t
 
xm
, ut8_
ym
, ut8_
xmax
, ut8_
ymax
) {

73 #ifde
abPtlUpde


74 i(
xm
 < 
xUpdeM
) xUpdateMin = xmin;

75 i(
xmax
 > 
xUpdeMax
) xUpdateMax = xmax;

76 i(
ym
 < 
yUpdeM
) yUpdateMin = ymin;

77 i(
ymax
 > 
yUpdeMax
) yUpdateMax = ymax;

79 
	}
}

82 
	$dwPix
(
t16_t
 
x
, i16_
y
, 
ut16_t
 
c
) {

83 i((
x
 < 0|| (x >
LCDWIDTH
|| (
y
 < 0|| (y >
LCDHEIGHT
))

86 
t16_t
 
t
;

87 
r٩i
){

89 
t
 = 
x
;

90 
x
 = 
y
;

91 
y
 = 
LCDHEIGHT
 - 1 - 
t
;

94 
x
 = 
LCDWIDTH
 - 1 - x;

95 
y
 = 
LCDHEIGHT
 - 1 - y;

98 
t
 = 
x
;

99 
x
 = 
LCDWIDTH
 - 1 - 
y
;

100 
y
 = 
t
;

104 i((
x
 < 0|| (x >
LCDWIDTH
|| (
y
 < 0|| (y >
LCDHEIGHT
))

108 i(
c
)

109 
pcd8544_bufr
[
x
+ (
y
/8)*
LCDWIDTH
] |
	`_BV
(y%8);

111 
pcd8544_bufr
[
x
+ (
y
/8)*
LCDWIDTH
] &~
	`_BV
(y%8);

113 
	`updeBoundgBox
(
x
,
y
,x,y);

114 
	}
}

118 
ut8_t
 
	$gPix
(
t8_t
 
x
, i8_
y
) {

119 i((
x
 < 0|| (x >
LCDWIDTH
|| (
y
 < 0|| (y >
LCDHEIGHT
))

122  (
pcd8544_bufr
[
x
+ (
y
/8)*
LCDWIDTH
] >> (y%8)) & 0x1;

123 
	}
}

126 
	$t
(
ut8_t
 
cڌa
, ut8_
bs
){

135 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_1
;

136 
	`day_ms
(500);

137 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_1
;

140 
	`commd
(
PCD8544_FUNCTIONSET
 | 
PCD8544_EXTENDEDINSTRUCTION
 );

143 
	`commd
(
PCD8544_SETBIAS
 | 
bs
);

146 i(
cڌa
 > 0x7f){

147 
cڌa
 = 0x7f;

150 
	`commd

PCD8544_SETVOP
 | 
cڌa
);

154 
	`commd
(
PCD8544_FUNCTIONSET
);

157 
	`commd
(
PCD8544_DISPLAYCONTROL
 | 
PCD8544_DISPLAYNORMAL
);

166 
	`updeBoundgBox
(0, 0, 
LCDWIDTH
-1, 
LCDHEIGHT
-1);

168 
	`diy
();

169 
	}
}

172 
	$iWre
(
ut8_t
 
d
) {

174 
b
 = 0x80; bit; bit >>= 1) {

176 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_5
;

177 if(
d
 & 
b
){

178 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_4
;

181 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_4
;

184 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_5
;

185 
	`day_us
(25);

187 
	}
}

189 
	$commd
(
ut8_t
 
c
) {

190 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_3
;

191 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_2
;

192 
	`iWre
(
c
);

193 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_2
;

194 
	`day_us
(100);

195 
	}
}

197 
	$da
(
ut8_t
 
c
) {

198 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_3
;

199 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_2
;

200 
	`iWre
(
c
);

201 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_2
;

202 
	}
}

204 
	$tCڌa
(
ut8_t
 
v
) {

205 i(
v
 > 0x7f) {

206 
v
 = 0x7f;

208 
	`commd
(
PCD8544_FUNCTIONSET
 | 
PCD8544_EXTENDEDINSTRUCTION
 );

209 
	`commd
(
PCD8544_SETVOP
 | 
v
);

210 
	`commd
(
PCD8544_FUNCTIONSET
);

211 
	}
}

213 
	$diy
() {

214 
ut8_t
 
c
, 
maxc
, 
p
;

216 
p
 = 0; < 6;++) {

217 #ifde
abPtlUpde


219 i
yUpdeM
 >((
p
+1)*8) ) {

222 i(
yUpdeMax
 < 
p
*8) {

227 
	`commd
(
PCD8544_SETYADDR
 | 
p
);

230 #ifde
abPtlUpde


231 
c
 = 
xUpdeM
;

232 
maxc
 = 
xUpdeMax
;

235 
c
 = 0;

236 
maxc
 = 
LCDWIDTH
-1;

239 
	`commd
(
PCD8544_SETXADDR
 | 
c
);

241 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_3
;

242 
GPIOA
->
BSRR
|=
GPIO_BSRR_BR_2
;

243 ; 
c
 <
maxc
; col++) {

244 
	`iWre
(
pcd8544_bufr
[(
LCDWIDTH
*
p
)+
c
]);

246 
GPIOA
->
BSRR
|=
GPIO_BSRR_BS_2
;

250 
	`commd
(
PCD8544_SETYADDR
 );

251 #ifde
abPtlUpde


252 
xUpdeM
 = 
LCDWIDTH
 - 1;

253 
xUpdeMax
 = 0;

254 
yUpdeM
 = 
LCDHEIGHT
-1;

255 
yUpdeMax
 = 0;

258 
	}
}

261 
	$rDiy
() {

262 
	`memt
(
pcd8544_bufr
, 0, 
LCDWIDTH
*
LCDHEIGHT
/8);

263 
	`updeBoundgBox
(0, 0, 
LCDWIDTH
-1, 
LCDHEIGHT
-1);

265 
	}
}

	@C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\usart.c

1 
	~"m32f0xx.h
"

2 
	~"syem_m32f0xx.h
"

3 
	~<dio.h
>

4 
	~<dlib.h
>

5 
	~<rg.h
>

7 
	~"day.h
"

8 
	~"u.h
"

9 
	~"nu.h
"

11 
buff_dex
;

13 
curs
;

14 
ogm
;

15 
us
;

16 
equcy
;

17 
pow
;

18 
moduti
;

20 
	$u_
(){

21 
RCC
->
APB2ENR
 |(
RCC_APB2ENR_USART1EN
);

23 
USART1
->
BRR
 = 0x340;

25 
USART1
->
CR1
 |
USART_CR1_OVER8
;

26 
USART1
->
CR1
 |
USART_CR1_RE
;

27 
USART1
->
CR1
 |
USART_CR1_TE
;

30 
USART1
->
RTOR
 = 0xFFFFFF;

31 
USART1
->
CR1
 |
USART_CR1_UE
;

34 
USART1
->
CR1
 |
USART_CR1_RXNEIE
;

36 
	`NVIC_EbIRQ
(
USART1_IRQn
);

37 
	`NVIC_SPriܙy
(
USART1_IRQn
,2);

44 
	}
}

46 
	$u_nd_rg
(*
r
){

47 
i
 = 0;

48 
r
[
i
] != '\0'){

49 
USART1
->
TDR
 = 
r
[
i
] ;

50 
i
++;

51 !(
USART1
->
ISR
 & 
USART_ISR_TC
));

53 
	}
}

55 
	$u_nd_by
(
by
){

56 
USART1
->
TDR
 = 
by
;

57 !(
USART1
->
ISR
 & 
USART_ISR_TC
));

58 
	}
}

60 * 
	$t_to_dec_rg
(
i
, 
b
[]){

61 cڡ 
dig
[] = "0123456789";

62 * 
p
 = 
b
;

64 if(
i
<0){

65 *
p
++ = '-';

66 
i
 *= -1;

68 
shi
 = 
i
;

70 ++
p
;

71 
shi
 = shifter/10;

72 }
shi
);

73 *
p
 = '\0';

75 *--
p
 = 
dig
[
i
%10];

76 
i
 = i/10;

77 }
i
);

78  
b
;

79 
	}
}

81 
	$u_nd_pt
(){

82 
r
[9];

83 
	`t_to_dec_rg
(
ogm
,
r
);

84 
	`u_nd_rg
(
r
);

85 
	`u_nd_by
(' ');

86 
	`u_nd_by
(
us
);

87 
	`u_nd_by
(' ');

88 
	`t_to_dec_rg
(
equcy
,
r
);

89 
	`u_nd_rg
(
r
);

90 
	`u_nd_rg
("kHz ");

91 
	`t_to_dec_rg
(
pow
,
r
);

92 
	`u_nd_rg
(
r
);

93 
	`u_nd_rg
("dBm ");

94 
	`t_to_dec_rg
(
moduti
,
r
);

95 
	`u_nd_rg
(
r
);

96 
	`u_nd_rg
("Hz\r\n");

97 
	}
}

99 
	$rg_to_t
(*
r
, 
ngth
){

101 
su
 = 0;

102 cڡ 
dig
[] = "0123456789";

103 
i
 = 0;

104 
sign
 = 1;

105 if(
r
[0] == '-'){

106 
sign
 = -1;

107 
ngth
--;

108 
i
 = 1;

110 if(
r
[0] == '+'){

111 
sign
 = 1;

112 
ngth
--;

113 
i
 = 1;

115 
ngth
){

116 
n
;

117 
n
=0; 
dig
[n];++){

118 if(
dig
[
n
] =
r
[
i
]){

122 
su
 *= 10;

123 
su
 +
n
;

124 
i
++;

125 
ngth
--;

127 
su
 *
sign
;

128  
su
;

129 
	}
}

131 
	$com_rg
(*
f
, *
cd
){

132 *
f
 =*
cd
) {

133 i(*
f
 ='\0' || *
cd
 == '\0')

135 
f
++;

136 
cd
++;

139 i(*
cd
 == '\0')

143 
	}
}

145 
	$commd_decode
(*
r
){

146 if(
buff_dex
 == 0){

150 if(
	`com_rg
(
r
, "help") == 0){

152 
	`u_nd_rg
("A xxx -mplitude [+/-dBm]\r\nF xxxxxxx - frequency [kHz]\r\nM xxxxx - modulation [Hz]\r\nP 123456789 - save settings\r\nR -eset, S x - memory\r\n\r\n");

154 if(
	`com_rg
(
r
, "A ") == 0){

156 
su
 = 
	`rg_to_t
(&
r
[2],3);

157 
pow
 = 
su
;

158 
	`u_nd_rg
("OK\r\n");

160 if(
	`com_rg
(
r
, "F ") == 0){

161 
su
 = 
	`rg_to_t
(&
r
[2],7);

162 
equcy
 = 
su
;

163 
	`u_nd_rg
("OK\r\n");

165 if(
	`com_rg
(
r
, "M ") == 0){

166 
su
 = 
	`rg_to_t
(&
r
[2],5);

167 
moduti
 = 
su
;

168 
	`u_nd_rg
("OK\r\n");

170 if(
	`com_rg
(
r
, "P 123456789") == 0){

173 
	`u_nd_rg
("OK\r\n");

175 if(
	`com_rg
(
r
, "R") == 0){

177 
	`u_nd_rg
("OK\r\n");

178 
	`NVIC_SyemRet
();

180 if(
	`com_rg
(
r
, "S ") == 0){

181 
su
 = 
	`rg_to_t
(&
r
[2],1);

182 
ogm
 = 
su
;

183 
	`u_nd_rg
("OK\r\n");

185 if(
	`com_rg
(
r
, "Att ") == 0){

186 
su
 = 
	`rg_to_t
(&
r
[4],3);

187 
	`nu_nd
(
su
);

188 
	`u_nd_rg
("OK\r\n");

189 
buff_dex
 = 0;

193 
	`u_nd_rg
("Unrecognized command. Try help.\r\n");

194 
buff_dex
 = 0;

197 
buff_dex
 = 0;

199 
	}
}

	@
1
.
0
38
3143
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~1.LD
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~1.SVD
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\STM32F~2.LD
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\ARM_CO~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\CORE_C~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\CORE_C~2.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\arm_math.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\cmsis\core_cm0.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\ATTENU~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\CALIBR~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\MODULA~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\STM32F~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\STM32F~2.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\SYSTEM~1.H
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\delay.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\display.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\flash.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\lcd.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\max2871.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\menu.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\pcd8544.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\pinout.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\texts.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\inc\usart.h
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\ATTENU~1.C
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\CALIBR~1.C
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\MODULA~1.C
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\STARTU~1.S
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\SYSTEM~1.C
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\delay.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\display.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\flash.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\lcd.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\main.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\max2871.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\menu.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\pcd8544.c
C:\Users\Aljaz\ONEDRI~1\DOKTORAT\NOVISA~1\IZVOR6~1\EBITZ2~1\EBITZ2~1\src\usart.c
