ARM GAS  /tmp/ccoNn3LJ.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"usart.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/usart.c"
  21              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
  22              		.align	1
  23              		.global	MX_USART1_UART_Init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	MX_USART1_UART_Init:
  29              	.LFB157:
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef huart1;
  28:Core/Src/usart.c **** DMA_HandleTypeDef handle_GPDMA1_Channel11;
  29:Core/Src/usart.c **** DMA_NodeTypeDef Node_GPDMA1_Channel10;
ARM GAS  /tmp/ccoNn3LJ.s 			page 2


  30:Core/Src/usart.c **** DMA_QListTypeDef List_GPDMA1_Channel10;
  31:Core/Src/usart.c **** DMA_HandleTypeDef handle_GPDMA1_Channel10;
  32:Core/Src/usart.c **** 
  33:Core/Src/usart.c **** /* USART1 init function */
  34:Core/Src/usart.c **** 
  35:Core/Src/usart.c **** void MX_USART1_UART_Init(void)
  36:Core/Src/usart.c **** {
  30              		.loc 1 36 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  37:Core/Src/usart.c **** 
  38:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
  39:Core/Src/usart.c **** 
  40:Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
  41:Core/Src/usart.c **** 
  42:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
  43:Core/Src/usart.c **** 
  44:Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
  45:Core/Src/usart.c ****   huart1.Instance = USART1;
  39              		.loc 1 45 3 view .LVU1
  40              		.loc 1 45 19 is_stmt 0 view .LVU2
  41 0002 1748     		ldr	r0, .L11
  42 0004 174B     		ldr	r3, .L11+4
  43 0006 0360     		str	r3, [r0]
  46:Core/Src/usart.c ****   huart1.Init.BaudRate = 115200;
  44              		.loc 1 46 3 is_stmt 1 view .LVU3
  45              		.loc 1 46 24 is_stmt 0 view .LVU4
  46 0008 4FF4E133 		mov	r3, #115200
  47 000c 4360     		str	r3, [r0, #4]
  47:Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
  48              		.loc 1 47 3 is_stmt 1 view .LVU5
  49              		.loc 1 47 26 is_stmt 0 view .LVU6
  50 000e 0023     		movs	r3, #0
  51 0010 8360     		str	r3, [r0, #8]
  48:Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
  52              		.loc 1 48 3 is_stmt 1 view .LVU7
  53              		.loc 1 48 24 is_stmt 0 view .LVU8
  54 0012 C360     		str	r3, [r0, #12]
  49:Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
  55              		.loc 1 49 3 is_stmt 1 view .LVU9
  56              		.loc 1 49 22 is_stmt 0 view .LVU10
  57 0014 0361     		str	r3, [r0, #16]
  50:Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
  58              		.loc 1 50 3 is_stmt 1 view .LVU11
  59              		.loc 1 50 20 is_stmt 0 view .LVU12
  60 0016 0C22     		movs	r2, #12
  61 0018 4261     		str	r2, [r0, #20]
  51:Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  62              		.loc 1 51 3 is_stmt 1 view .LVU13
  63              		.loc 1 51 25 is_stmt 0 view .LVU14
  64 001a 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccoNn3LJ.s 			page 3


  52:Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  65              		.loc 1 52 3 is_stmt 1 view .LVU15
  66              		.loc 1 52 28 is_stmt 0 view .LVU16
  67 001c C361     		str	r3, [r0, #28]
  53:Core/Src/usart.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  68              		.loc 1 53 3 is_stmt 1 view .LVU17
  69              		.loc 1 53 30 is_stmt 0 view .LVU18
  70 001e 0362     		str	r3, [r0, #32]
  54:Core/Src/usart.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  71              		.loc 1 54 3 is_stmt 1 view .LVU19
  72              		.loc 1 54 30 is_stmt 0 view .LVU20
  73 0020 4362     		str	r3, [r0, #36]
  55:Core/Src/usart.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  74              		.loc 1 55 3 is_stmt 1 view .LVU21
  75              		.loc 1 55 38 is_stmt 0 view .LVU22
  76 0022 8362     		str	r3, [r0, #40]
  56:Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
  77              		.loc 1 56 3 is_stmt 1 view .LVU23
  78              		.loc 1 56 7 is_stmt 0 view .LVU24
  79 0024 FFF7FEFF 		bl	HAL_UART_Init
  80              	.LVL0:
  81              		.loc 1 56 6 view .LVU25
  82 0028 70B9     		cbnz	r0, .L7
  83              	.L2:
  57:Core/Src/usart.c ****   {
  58:Core/Src/usart.c ****     Error_Handler();
  59:Core/Src/usart.c ****   }
  60:Core/Src/usart.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
  84              		.loc 1 60 3 is_stmt 1 view .LVU26
  85              		.loc 1 60 7 is_stmt 0 view .LVU27
  86 002a 0021     		movs	r1, #0
  87 002c 0C48     		ldr	r0, .L11
  88 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
  89              	.LVL1:
  90              		.loc 1 60 6 view .LVU28
  91 0032 60B9     		cbnz	r0, .L8
  92              	.L3:
  61:Core/Src/usart.c ****   {
  62:Core/Src/usart.c ****     Error_Handler();
  63:Core/Src/usart.c ****   }
  64:Core/Src/usart.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
  93              		.loc 1 64 3 is_stmt 1 view .LVU29
  94              		.loc 1 64 7 is_stmt 0 view .LVU30
  95 0034 0021     		movs	r1, #0
  96 0036 0A48     		ldr	r0, .L11
  97 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
  98              	.LVL2:
  99              		.loc 1 64 6 view .LVU31
 100 003c 50B9     		cbnz	r0, .L9
 101              	.L4:
  65:Core/Src/usart.c ****   {
  66:Core/Src/usart.c ****     Error_Handler();
  67:Core/Src/usart.c ****   }
  68:Core/Src/usart.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 102              		.loc 1 68 3 is_stmt 1 view .LVU32
 103              		.loc 1 68 7 is_stmt 0 view .LVU33
 104 003e 0848     		ldr	r0, .L11
ARM GAS  /tmp/ccoNn3LJ.s 			page 4


 105 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 106              	.LVL3:
 107              		.loc 1 68 6 view .LVU34
 108 0044 48B9     		cbnz	r0, .L10
 109              	.L1:
  69:Core/Src/usart.c ****   {
  70:Core/Src/usart.c ****     Error_Handler();
  71:Core/Src/usart.c ****   }
  72:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
  73:Core/Src/usart.c **** 
  74:Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
  75:Core/Src/usart.c **** 
  76:Core/Src/usart.c **** }
 110              		.loc 1 76 1 view .LVU35
 111 0046 08BD     		pop	{r3, pc}
 112              	.L7:
  58:Core/Src/usart.c ****   }
 113              		.loc 1 58 5 is_stmt 1 view .LVU36
 114 0048 FFF7FEFF 		bl	Error_Handler
 115              	.LVL4:
 116 004c EDE7     		b	.L2
 117              	.L8:
  62:Core/Src/usart.c ****   }
 118              		.loc 1 62 5 view .LVU37
 119 004e FFF7FEFF 		bl	Error_Handler
 120              	.LVL5:
 121 0052 EFE7     		b	.L3
 122              	.L9:
  66:Core/Src/usart.c ****   }
 123              		.loc 1 66 5 view .LVU38
 124 0054 FFF7FEFF 		bl	Error_Handler
 125              	.LVL6:
 126 0058 F1E7     		b	.L4
 127              	.L10:
  70:Core/Src/usart.c ****   }
 128              		.loc 1 70 5 view .LVU39
 129 005a FFF7FEFF 		bl	Error_Handler
 130              	.LVL7:
 131              		.loc 1 76 1 is_stmt 0 view .LVU40
 132 005e F2E7     		b	.L1
 133              	.L12:
 134              		.align	2
 135              	.L11:
 136 0060 00000000 		.word	huart1
 137 0064 00380140 		.word	1073821696
 138              		.cfi_endproc
 139              	.LFE157:
 141              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_UART_MspInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	HAL_UART_MspInit:
 149              	.LVL8:
 150              	.LFB158:
  77:Core/Src/usart.c **** 
ARM GAS  /tmp/ccoNn3LJ.s 			page 5


  78:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
  79:Core/Src/usart.c **** {
 151              		.loc 1 79 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 328
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 79 1 is_stmt 0 view .LVU42
 156 0000 30B5     		push	{r4, r5, lr}
 157              	.LCFI1:
 158              		.cfi_def_cfa_offset 12
 159              		.cfi_offset 4, -12
 160              		.cfi_offset 5, -8
 161              		.cfi_offset 14, -4
 162 0002 D3B0     		sub	sp, sp, #332
 163              	.LCFI2:
 164              		.cfi_def_cfa_offset 344
 165 0004 0546     		mov	r5, r0
  80:Core/Src/usart.c **** 
  81:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 166              		.loc 1 81 3 is_stmt 1 view .LVU43
 167              		.loc 1 81 20 is_stmt 0 view .LVU44
 168 0006 0024     		movs	r4, #0
 169 0008 4D94     		str	r4, [sp, #308]
 170 000a 4E94     		str	r4, [sp, #312]
 171 000c 4F94     		str	r4, [sp, #316]
 172 000e 5094     		str	r4, [sp, #320]
 173 0010 5194     		str	r4, [sp, #324]
  82:Core/Src/usart.c ****   DMA_NodeConfTypeDef NodeConfig= {0};
 174              		.loc 1 82 3 is_stmt 1 view .LVU45
 175              		.loc 1 82 23 is_stmt 0 view .LVU46
 176 0012 6C22     		movs	r2, #108
 177 0014 2146     		mov	r1, r4
 178 0016 32A8     		add	r0, sp, #200
 179              	.LVL9:
 180              		.loc 1 82 23 view .LVU47
 181 0018 FFF7FEFF 		bl	memset
 182              	.LVL10:
  83:Core/Src/usart.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 183              		.loc 1 83 3 is_stmt 1 view .LVU48
 184              		.loc 1 83 28 is_stmt 0 view .LVU49
 185 001c C022     		movs	r2, #192
 186 001e 2146     		mov	r1, r4
 187 0020 02A8     		add	r0, sp, #8
 188 0022 FFF7FEFF 		bl	memset
 189              	.LVL11:
  84:Core/Src/usart.c ****   if(uartHandle->Instance==USART1)
 190              		.loc 1 84 3 is_stmt 1 view .LVU50
 191              		.loc 1 84 16 is_stmt 0 view .LVU51
 192 0026 2A68     		ldr	r2, [r5]
 193              		.loc 1 84 5 view .LVU52
 194 0028 624B     		ldr	r3, .L35
 195 002a 9A42     		cmp	r2, r3
 196 002c 01D0     		beq	.L25
 197              	.L13:
  85:Core/Src/usart.c ****   {
  86:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  87:Core/Src/usart.c **** 
ARM GAS  /tmp/ccoNn3LJ.s 			page 6


  88:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
  89:Core/Src/usart.c **** 
  90:Core/Src/usart.c ****   /** Initializes the peripherals clock
  91:Core/Src/usart.c ****   */
  92:Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  93:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  94:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  95:Core/Src/usart.c ****     {
  96:Core/Src/usart.c ****       Error_Handler();
  97:Core/Src/usart.c ****     }
  98:Core/Src/usart.c **** 
  99:Core/Src/usart.c ****     /* USART1 clock enable */
 100:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 101:Core/Src/usart.c **** 
 102:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 104:Core/Src/usart.c ****     PA9     ------> USART1_TX
 105:Core/Src/usart.c ****     PA10     ------> USART1_RX
 106:Core/Src/usart.c ****     */
 107:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 108:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 112:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 113:Core/Src/usart.c **** 
 114:Core/Src/usart.c ****     /* USART1 DMA Init */
 115:Core/Src/usart.c ****     /* GPDMA1_REQUEST_USART1_TX Init */
 116:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Instance = GPDMA1_Channel11;
 117:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Request = GPDMA1_REQUEST_USART1_TX;
 118:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 119:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcInc = DMA_SINC_INCREMENTED;
 121:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestInc = DMA_DINC_FIXED;
 122:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 123:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 124:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Priority = DMA_HIGH_PRIORITY;
 125:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcBurstLength = 1;
 126:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestBurstLength = 1;
 127:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED
 128:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 129:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Mode = DMA_NORMAL;
 130:Core/Src/usart.c ****     if (HAL_DMA_Init(&handle_GPDMA1_Channel11) != HAL_OK)
 131:Core/Src/usart.c ****     {
 132:Core/Src/usart.c ****       Error_Handler();
 133:Core/Src/usart.c ****     }
 134:Core/Src/usart.c **** 
 135:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel11);
 136:Core/Src/usart.c **** 
 137:Core/Src/usart.c ****     if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel11, DMA_CHANNEL_NPRIV) != HAL_OK)
 138:Core/Src/usart.c ****     {
 139:Core/Src/usart.c ****       Error_Handler();
 140:Core/Src/usart.c ****     }
 141:Core/Src/usart.c **** 
 142:Core/Src/usart.c ****     /* GPDMA1_REQUEST_USART1_RX Init */
 143:Core/Src/usart.c ****     NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 144:Core/Src/usart.c ****     NodeConfig.Init.Request = GPDMA1_REQUEST_USART1_RX;
ARM GAS  /tmp/ccoNn3LJ.s 			page 7


 145:Core/Src/usart.c ****     NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 146:Core/Src/usart.c ****     NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 147:Core/Src/usart.c ****     NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 148:Core/Src/usart.c ****     NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 149:Core/Src/usart.c ****     NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 150:Core/Src/usart.c ****     NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 151:Core/Src/usart.c ****     NodeConfig.Init.SrcBurstLength = 1;
 152:Core/Src/usart.c ****     NodeConfig.Init.DestBurstLength = 1;
 153:Core/Src/usart.c ****     NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT1;
 154:Core/Src/usart.c ****     NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 155:Core/Src/usart.c ****     NodeConfig.Init.Mode = DMA_NORMAL;
 156:Core/Src/usart.c ****     NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 157:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 158:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 159:Core/Src/usart.c ****     if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel10) != HAL_OK)
 160:Core/Src/usart.c ****     {
 161:Core/Src/usart.c ****       Error_Handler();
 162:Core/Src/usart.c ****     }
 163:Core/Src/usart.c **** 
 164:Core/Src/usart.c ****     if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel10, NULL, &Node_GPDMA1_Channel10) != HAL_OK)
 165:Core/Src/usart.c ****     {
 166:Core/Src/usart.c ****       Error_Handler();
 167:Core/Src/usart.c ****     }
 168:Core/Src/usart.c **** 
 169:Core/Src/usart.c ****     if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel10) != HAL_OK)
 170:Core/Src/usart.c ****     {
 171:Core/Src/usart.c ****       Error_Handler();
 172:Core/Src/usart.c ****     }
 173:Core/Src/usart.c **** 
 174:Core/Src/usart.c ****     handle_GPDMA1_Channel10.Instance = GPDMA1_Channel10;
 175:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 176:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 177:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 178:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 179:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 180:Core/Src/usart.c ****     if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel10) != HAL_OK)
 181:Core/Src/usart.c ****     {
 182:Core/Src/usart.c ****       Error_Handler();
 183:Core/Src/usart.c ****     }
 184:Core/Src/usart.c **** 
 185:Core/Src/usart.c ****     if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel10, &List_GPDMA1_Channel10) != HAL_OK)
 186:Core/Src/usart.c ****     {
 187:Core/Src/usart.c ****       Error_Handler();
 188:Core/Src/usart.c ****     }
 189:Core/Src/usart.c **** 
 190:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel10);
 191:Core/Src/usart.c **** 
 192:Core/Src/usart.c ****     if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel10, DMA_CHANNEL_NPRIV) != HAL_OK)
 193:Core/Src/usart.c ****     {
 194:Core/Src/usart.c ****       Error_Handler();
 195:Core/Src/usart.c ****     }
 196:Core/Src/usart.c **** 
 197:Core/Src/usart.c ****     /* USART1 interrupt Init */
 198:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 199:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 200:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 201:Core/Src/usart.c **** 
ARM GAS  /tmp/ccoNn3LJ.s 			page 8


 202:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 203:Core/Src/usart.c ****   }
 204:Core/Src/usart.c **** }
 198              		.loc 1 204 1 view .LVU53
 199 002e 53B0     		add	sp, sp, #332
 200              	.LCFI3:
 201              		.cfi_remember_state
 202              		.cfi_def_cfa_offset 12
 203              		@ sp needed
 204 0030 30BD     		pop	{r4, r5, pc}
 205              	.LVL12:
 206              	.L25:
 207              	.LCFI4:
 208              		.cfi_restore_state
  92:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 209              		.loc 1 92 5 is_stmt 1 view .LVU54
  92:Core/Src/usart.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 210              		.loc 1 92 40 is_stmt 0 view .LVU55
 211 0032 0122     		movs	r2, #1
 212 0034 0023     		movs	r3, #0
 213 0036 CDE90223 		strd	r2, [sp, #8]
  93:Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 214              		.loc 1 93 5 is_stmt 1 view .LVU56
  94:Core/Src/usart.c ****     {
 215              		.loc 1 94 5 view .LVU57
  94:Core/Src/usart.c ****     {
 216              		.loc 1 94 9 is_stmt 0 view .LVU58
 217 003a 02A8     		add	r0, sp, #8
 218 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 219              	.LVL13:
  94:Core/Src/usart.c ****     {
 220              		.loc 1 94 8 view .LVU59
 221 0040 0028     		cmp	r0, #0
 222 0042 40F09B80 		bne	.L26
 223              	.L15:
 100:Core/Src/usart.c **** 
 224              		.loc 1 100 5 is_stmt 1 view .LVU60
 225              	.LBB2:
 100:Core/Src/usart.c **** 
 226              		.loc 1 100 5 view .LVU61
 100:Core/Src/usart.c **** 
 227              		.loc 1 100 5 view .LVU62
 228 0046 5C4B     		ldr	r3, .L35+4
 229 0048 D3F8A420 		ldr	r2, [r3, #164]
 230 004c 42F48042 		orr	r2, r2, #16384
 231 0050 C3F8A420 		str	r2, [r3, #164]
 100:Core/Src/usart.c **** 
 232              		.loc 1 100 5 view .LVU63
 233 0054 D3F8A420 		ldr	r2, [r3, #164]
 234 0058 02F48042 		and	r2, r2, #16384
 235 005c 0092     		str	r2, [sp]
 100:Core/Src/usart.c **** 
 236              		.loc 1 100 5 view .LVU64
 237 005e 009A     		ldr	r2, [sp]
 238              	.LBE2:
 100:Core/Src/usart.c **** 
 239              		.loc 1 100 5 view .LVU65
ARM GAS  /tmp/ccoNn3LJ.s 			page 9


 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 240              		.loc 1 102 5 view .LVU66
 241              	.LBB3:
 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 242              		.loc 1 102 5 view .LVU67
 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 243              		.loc 1 102 5 view .LVU68
 244 0060 D3F88C20 		ldr	r2, [r3, #140]
 245 0064 42F00102 		orr	r2, r2, #1
 246 0068 C3F88C20 		str	r2, [r3, #140]
 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 247              		.loc 1 102 5 view .LVU69
 248 006c D3F88C30 		ldr	r3, [r3, #140]
 249 0070 03F00103 		and	r3, r3, #1
 250 0074 0193     		str	r3, [sp, #4]
 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 251              		.loc 1 102 5 view .LVU70
 252 0076 019B     		ldr	r3, [sp, #4]
 253              	.LBE3:
 102:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 254              		.loc 1 102 5 view .LVU71
 107:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 107 5 view .LVU72
 107:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 107 25 is_stmt 0 view .LVU73
 257 0078 4FF4C063 		mov	r3, #1536
 258 007c 4D93     		str	r3, [sp, #308]
 108:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 108 5 is_stmt 1 view .LVU74
 108:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 108 26 is_stmt 0 view .LVU75
 261 007e 0223     		movs	r3, #2
 262 0080 4E93     		str	r3, [sp, #312]
 109:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 109 5 is_stmt 1 view .LVU76
 109:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 264              		.loc 1 109 26 is_stmt 0 view .LVU77
 265 0082 0024     		movs	r4, #0
 266 0084 4F94     		str	r4, [sp, #316]
 110:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 267              		.loc 1 110 5 is_stmt 1 view .LVU78
 110:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 268              		.loc 1 110 27 is_stmt 0 view .LVU79
 269 0086 5094     		str	r4, [sp, #320]
 111:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 270              		.loc 1 111 5 is_stmt 1 view .LVU80
 111:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 271              		.loc 1 111 31 is_stmt 0 view .LVU81
 272 0088 0723     		movs	r3, #7
 273 008a 5193     		str	r3, [sp, #324]
 112:Core/Src/usart.c **** 
 274              		.loc 1 112 5 is_stmt 1 view .LVU82
 275 008c 4DA9     		add	r1, sp, #308
 276 008e 4B48     		ldr	r0, .L35+8
 277 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL14:
 116:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Request = GPDMA1_REQUEST_USART1_TX;
ARM GAS  /tmp/ccoNn3LJ.s 			page 10


 279              		.loc 1 116 5 view .LVU83
 116:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Request = GPDMA1_REQUEST_USART1_TX;
 280              		.loc 1 116 38 is_stmt 0 view .LVU84
 281 0094 4A48     		ldr	r0, .L35+12
 282 0096 4B4B     		ldr	r3, .L35+16
 283 0098 0360     		str	r3, [r0]
 117:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 284              		.loc 1 117 5 is_stmt 1 view .LVU85
 117:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 285              		.loc 1 117 42 is_stmt 0 view .LVU86
 286 009a 1923     		movs	r3, #25
 287 009c 4360     		str	r3, [r0, #4]
 118:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Direction = DMA_MEMORY_TO_PERIPH;
 288              		.loc 1 118 5 is_stmt 1 view .LVU87
 118:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Direction = DMA_MEMORY_TO_PERIPH;
 289              		.loc 1 118 47 is_stmt 0 view .LVU88
 290 009e 8460     		str	r4, [r0, #8]
 119:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcInc = DMA_SINC_INCREMENTED;
 291              		.loc 1 119 5 is_stmt 1 view .LVU89
 119:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcInc = DMA_SINC_INCREMENTED;
 292              		.loc 1 119 44 is_stmt 0 view .LVU90
 293 00a0 4FF48063 		mov	r3, #1024
 294 00a4 C360     		str	r3, [r0, #12]
 120:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestInc = DMA_DINC_FIXED;
 295              		.loc 1 120 5 is_stmt 1 view .LVU91
 120:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestInc = DMA_DINC_FIXED;
 296              		.loc 1 120 41 is_stmt 0 view .LVU92
 297 00a6 0823     		movs	r3, #8
 298 00a8 0361     		str	r3, [r0, #16]
 121:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 299              		.loc 1 121 5 is_stmt 1 view .LVU93
 121:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 300              		.loc 1 121 42 is_stmt 0 view .LVU94
 301 00aa 4461     		str	r4, [r0, #20]
 122:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 302              		.loc 1 122 5 is_stmt 1 view .LVU95
 122:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 303              		.loc 1 122 47 is_stmt 0 view .LVU96
 304 00ac 8461     		str	r4, [r0, #24]
 123:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Priority = DMA_HIGH_PRIORITY;
 305              		.loc 1 123 5 is_stmt 1 view .LVU97
 123:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Priority = DMA_HIGH_PRIORITY;
 306              		.loc 1 123 48 is_stmt 0 view .LVU98
 307 00ae C461     		str	r4, [r0, #28]
 124:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcBurstLength = 1;
 308              		.loc 1 124 5 is_stmt 1 view .LVU99
 124:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.SrcBurstLength = 1;
 309              		.loc 1 124 43 is_stmt 0 view .LVU100
 310 00b0 4FF44003 		mov	r3, #12582912
 311 00b4 0362     		str	r3, [r0, #32]
 125:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestBurstLength = 1;
 312              		.loc 1 125 5 is_stmt 1 view .LVU101
 125:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.DestBurstLength = 1;
 313              		.loc 1 125 49 is_stmt 0 view .LVU102
 314 00b6 0123     		movs	r3, #1
 315 00b8 4362     		str	r3, [r0, #36]
 126:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED
ARM GAS  /tmp/ccoNn3LJ.s 			page 11


 316              		.loc 1 126 5 is_stmt 1 view .LVU103
 126:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED
 317              		.loc 1 126 50 is_stmt 0 view .LVU104
 318 00ba 8362     		str	r3, [r0, #40]
 127:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 319              		.loc 1 127 5 is_stmt 1 view .LVU105
 127:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 320              		.loc 1 127 56 is_stmt 0 view .LVU106
 321 00bc C462     		str	r4, [r0, #44]
 128:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Mode = DMA_NORMAL;
 322              		.loc 1 128 5 is_stmt 1 view .LVU107
 128:Core/Src/usart.c ****     handle_GPDMA1_Channel11.Init.Mode = DMA_NORMAL;
 323              		.loc 1 128 52 is_stmt 0 view .LVU108
 324 00be 0463     		str	r4, [r0, #48]
 129:Core/Src/usart.c ****     if (HAL_DMA_Init(&handle_GPDMA1_Channel11) != HAL_OK)
 325              		.loc 1 129 5 is_stmt 1 view .LVU109
 129:Core/Src/usart.c ****     if (HAL_DMA_Init(&handle_GPDMA1_Channel11) != HAL_OK)
 326              		.loc 1 129 39 is_stmt 0 view .LVU110
 327 00c0 4463     		str	r4, [r0, #52]
 130:Core/Src/usart.c ****     {
 328              		.loc 1 130 5 is_stmt 1 view .LVU111
 130:Core/Src/usart.c ****     {
 329              		.loc 1 130 9 is_stmt 0 view .LVU112
 330 00c2 FFF7FEFF 		bl	HAL_DMA_Init
 331              	.LVL15:
 130:Core/Src/usart.c ****     {
 332              		.loc 1 130 8 view .LVU113
 333 00c6 0028     		cmp	r0, #0
 334 00c8 5BD1     		bne	.L27
 335              	.L16:
 135:Core/Src/usart.c **** 
 336              		.loc 1 135 5 is_stmt 1 view .LVU114
 135:Core/Src/usart.c **** 
 337              		.loc 1 135 5 view .LVU115
 338 00ca 3D48     		ldr	r0, .L35+12
 339 00cc E867     		str	r0, [r5, #124]
 135:Core/Src/usart.c **** 
 340              		.loc 1 135 5 view .LVU116
 341 00ce C565     		str	r5, [r0, #92]
 135:Core/Src/usart.c **** 
 342              		.loc 1 135 5 view .LVU117
 137:Core/Src/usart.c ****     {
 343              		.loc 1 137 5 view .LVU118
 137:Core/Src/usart.c ****     {
 344              		.loc 1 137 9 is_stmt 0 view .LVU119
 345 00d0 1021     		movs	r1, #16
 346 00d2 FFF7FEFF 		bl	HAL_DMA_ConfigChannelAttributes
 347              	.LVL16:
 137:Core/Src/usart.c ****     {
 348              		.loc 1 137 8 view .LVU120
 349 00d6 0028     		cmp	r0, #0
 350 00d8 56D1     		bne	.L28
 351              	.L17:
 143:Core/Src/usart.c ****     NodeConfig.Init.Request = GPDMA1_REQUEST_USART1_RX;
 352              		.loc 1 143 5 is_stmt 1 view .LVU121
 143:Core/Src/usart.c ****     NodeConfig.Init.Request = GPDMA1_REQUEST_USART1_RX;
 353              		.loc 1 143 25 is_stmt 0 view .LVU122
ARM GAS  /tmp/ccoNn3LJ.s 			page 12


 354 00da 2123     		movs	r3, #33
 355 00dc 3293     		str	r3, [sp, #200]
 144:Core/Src/usart.c ****     NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 356              		.loc 1 144 5 is_stmt 1 view .LVU123
 144:Core/Src/usart.c ****     NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 357              		.loc 1 144 29 is_stmt 0 view .LVU124
 358 00de 1823     		movs	r3, #24
 359 00e0 3393     		str	r3, [sp, #204]
 145:Core/Src/usart.c ****     NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 360              		.loc 1 145 5 is_stmt 1 view .LVU125
 145:Core/Src/usart.c ****     NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 361              		.loc 1 145 34 is_stmt 0 view .LVU126
 362 00e2 0023     		movs	r3, #0
 363 00e4 3493     		str	r3, [sp, #208]
 146:Core/Src/usart.c ****     NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 364              		.loc 1 146 5 is_stmt 1 view .LVU127
 146:Core/Src/usart.c ****     NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 365              		.loc 1 146 31 is_stmt 0 view .LVU128
 366 00e6 3593     		str	r3, [sp, #212]
 147:Core/Src/usart.c ****     NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 367              		.loc 1 147 5 is_stmt 1 view .LVU129
 147:Core/Src/usart.c ****     NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 368              		.loc 1 147 28 is_stmt 0 view .LVU130
 369 00e8 3693     		str	r3, [sp, #216]
 148:Core/Src/usart.c ****     NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 370              		.loc 1 148 5 is_stmt 1 view .LVU131
 148:Core/Src/usart.c ****     NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 371              		.loc 1 148 29 is_stmt 0 view .LVU132
 372 00ea 4FF40022 		mov	r2, #524288
 373 00ee 3792     		str	r2, [sp, #220]
 149:Core/Src/usart.c ****     NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 374              		.loc 1 149 5 is_stmt 1 view .LVU133
 149:Core/Src/usart.c ****     NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 375              		.loc 1 149 34 is_stmt 0 view .LVU134
 376 00f0 3893     		str	r3, [sp, #224]
 150:Core/Src/usart.c ****     NodeConfig.Init.SrcBurstLength = 1;
 377              		.loc 1 150 5 is_stmt 1 view .LVU135
 150:Core/Src/usart.c ****     NodeConfig.Init.SrcBurstLength = 1;
 378              		.loc 1 150 35 is_stmt 0 view .LVU136
 379 00f2 3993     		str	r3, [sp, #228]
 151:Core/Src/usart.c ****     NodeConfig.Init.DestBurstLength = 1;
 380              		.loc 1 151 5 is_stmt 1 view .LVU137
 151:Core/Src/usart.c ****     NodeConfig.Init.DestBurstLength = 1;
 381              		.loc 1 151 36 is_stmt 0 view .LVU138
 382 00f4 0122     		movs	r2, #1
 383 00f6 3B92     		str	r2, [sp, #236]
 152:Core/Src/usart.c ****     NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT1;
 384              		.loc 1 152 5 is_stmt 1 view .LVU139
 152:Core/Src/usart.c ****     NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT1;
 385              		.loc 1 152 37 is_stmt 0 view .LVU140
 386 00f8 3C92     		str	r2, [sp, #240]
 153:Core/Src/usart.c ****     NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 387              		.loc 1 153 5 is_stmt 1 view .LVU141
 153:Core/Src/usart.c ****     NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 388              		.loc 1 153 43 is_stmt 0 view .LVU142
 389 00fa 4FF04022 		mov	r2, #1073758208
 390 00fe 3D92     		str	r2, [sp, #244]
ARM GAS  /tmp/ccoNn3LJ.s 			page 13


 154:Core/Src/usart.c ****     NodeConfig.Init.Mode = DMA_NORMAL;
 391              		.loc 1 154 5 is_stmt 1 view .LVU143
 154:Core/Src/usart.c ****     NodeConfig.Init.Mode = DMA_NORMAL;
 392              		.loc 1 154 39 is_stmt 0 view .LVU144
 393 0100 3E93     		str	r3, [sp, #248]
 155:Core/Src/usart.c ****     NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 394              		.loc 1 155 5 is_stmt 1 view .LVU145
 155:Core/Src/usart.c ****     NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 395              		.loc 1 155 26 is_stmt 0 view .LVU146
 396 0102 3F93     		str	r3, [sp, #252]
 156:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 397              		.loc 1 156 5 is_stmt 1 view .LVU147
 156:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 398              		.loc 1 156 46 is_stmt 0 view .LVU148
 399 0104 4393     		str	r3, [sp, #268]
 157:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 400              		.loc 1 157 5 is_stmt 1 view .LVU149
 157:Core/Src/usart.c ****     NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 401              		.loc 1 157 48 is_stmt 0 view .LVU150
 402 0106 4093     		str	r3, [sp, #256]
 158:Core/Src/usart.c ****     if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel10) != HAL_OK)
 403              		.loc 1 158 5 is_stmt 1 view .LVU151
 158:Core/Src/usart.c ****     if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel10) != HAL_OK)
 404              		.loc 1 158 49 is_stmt 0 view .LVU152
 405 0108 4193     		str	r3, [sp, #260]
 159:Core/Src/usart.c ****     {
 406              		.loc 1 159 5 is_stmt 1 view .LVU153
 159:Core/Src/usart.c ****     {
 407              		.loc 1 159 9 is_stmt 0 view .LVU154
 408 010a 2F49     		ldr	r1, .L35+20
 409 010c 32A8     		add	r0, sp, #200
 410 010e FFF7FEFF 		bl	HAL_DMAEx_List_BuildNode
 411              	.LVL17:
 159:Core/Src/usart.c ****     {
 412              		.loc 1 159 8 view .LVU155
 413 0112 0028     		cmp	r0, #0
 414 0114 3BD1     		bne	.L29
 415              	.L18:
 164:Core/Src/usart.c ****     {
 416              		.loc 1 164 5 is_stmt 1 view .LVU156
 164:Core/Src/usart.c ****     {
 417              		.loc 1 164 9 is_stmt 0 view .LVU157
 418 0116 2C4A     		ldr	r2, .L35+20
 419 0118 0021     		movs	r1, #0
 420 011a 2C48     		ldr	r0, .L35+24
 421 011c FFF7FEFF 		bl	HAL_DMAEx_List_InsertNode
 422              	.LVL18:
 164:Core/Src/usart.c ****     {
 423              		.loc 1 164 8 view .LVU158
 424 0120 0028     		cmp	r0, #0
 425 0122 37D1     		bne	.L30
 426              	.L19:
 169:Core/Src/usart.c ****     {
 427              		.loc 1 169 5 is_stmt 1 view .LVU159
 169:Core/Src/usart.c ****     {
 428              		.loc 1 169 9 is_stmt 0 view .LVU160
 429 0124 2948     		ldr	r0, .L35+24
ARM GAS  /tmp/ccoNn3LJ.s 			page 14


 430 0126 FFF7FEFF 		bl	HAL_DMAEx_List_SetCircularMode
 431              	.LVL19:
 169:Core/Src/usart.c ****     {
 432              		.loc 1 169 8 view .LVU161
 433 012a 0028     		cmp	r0, #0
 434 012c 35D1     		bne	.L31
 435              	.L20:
 174:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 436              		.loc 1 174 5 is_stmt 1 view .LVU162
 174:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.Priority = DMA_HIGH_PRIORITY;
 437              		.loc 1 174 38 is_stmt 0 view .LVU163
 438 012e 2848     		ldr	r0, .L35+28
 439 0130 284B     		ldr	r3, .L35+32
 440 0132 0360     		str	r3, [r0]
 175:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 441              		.loc 1 175 5 is_stmt 1 view .LVU164
 175:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 442              		.loc 1 175 53 is_stmt 0 view .LVU165
 443 0134 4FF44003 		mov	r3, #12582912
 444 0138 8363     		str	r3, [r0, #56]
 176:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 445              		.loc 1 176 5 is_stmt 1 view .LVU166
 176:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
 446              		.loc 1 176 57 is_stmt 0 view .LVU167
 447 013a 0023     		movs	r3, #0
 448 013c C363     		str	r3, [r0, #60]
 177:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 449              		.loc 1 177 5 is_stmt 1 view .LVU168
 177:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 450              		.loc 1 177 62 is_stmt 0 view .LVU169
 451 013e 4FF40032 		mov	r2, #131072
 452 0142 0264     		str	r2, [r0, #64]
 178:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 453              		.loc 1 178 5 is_stmt 1 view .LVU170
 178:Core/Src/usart.c ****     handle_GPDMA1_Channel10.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 454              		.loc 1 178 62 is_stmt 0 view .LVU171
 455 0144 4364     		str	r3, [r0, #68]
 179:Core/Src/usart.c ****     if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel10) != HAL_OK)
 456              		.loc 1 179 5 is_stmt 1 view .LVU172
 179:Core/Src/usart.c ****     if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel10) != HAL_OK)
 457              		.loc 1 179 59 is_stmt 0 view .LVU173
 458 0146 8123     		movs	r3, #129
 459 0148 8364     		str	r3, [r0, #72]
 180:Core/Src/usart.c ****     {
 460              		.loc 1 180 5 is_stmt 1 view .LVU174
 180:Core/Src/usart.c ****     {
 461              		.loc 1 180 9 is_stmt 0 view .LVU175
 462 014a FFF7FEFF 		bl	HAL_DMAEx_List_Init
 463              	.LVL20:
 180:Core/Src/usart.c ****     {
 464              		.loc 1 180 8 view .LVU176
 465 014e 38BB     		cbnz	r0, .L32
 466              	.L21:
 185:Core/Src/usart.c ****     {
 467              		.loc 1 185 5 is_stmt 1 view .LVU177
 185:Core/Src/usart.c ****     {
 468              		.loc 1 185 9 is_stmt 0 view .LVU178
ARM GAS  /tmp/ccoNn3LJ.s 			page 15


 469 0150 1E49     		ldr	r1, .L35+24
 470 0152 1F48     		ldr	r0, .L35+28
 471 0154 FFF7FEFF 		bl	HAL_DMAEx_List_LinkQ
 472              	.LVL21:
 185:Core/Src/usart.c ****     {
 473              		.loc 1 185 8 view .LVU179
 474 0158 28BB     		cbnz	r0, .L33
 475              	.L22:
 190:Core/Src/usart.c **** 
 476              		.loc 1 190 5 is_stmt 1 view .LVU180
 190:Core/Src/usart.c **** 
 477              		.loc 1 190 5 view .LVU181
 478 015a 1D48     		ldr	r0, .L35+28
 479 015c C5F88000 		str	r0, [r5, #128]
 190:Core/Src/usart.c **** 
 480              		.loc 1 190 5 view .LVU182
 481 0160 C565     		str	r5, [r0, #92]
 190:Core/Src/usart.c **** 
 482              		.loc 1 190 5 view .LVU183
 192:Core/Src/usart.c ****     {
 483              		.loc 1 192 5 view .LVU184
 192:Core/Src/usart.c ****     {
 484              		.loc 1 192 9 is_stmt 0 view .LVU185
 485 0162 1021     		movs	r1, #16
 486 0164 FFF7FEFF 		bl	HAL_DMA_ConfigChannelAttributes
 487              	.LVL22:
 192:Core/Src/usart.c ****     {
 488              		.loc 1 192 8 view .LVU186
 489 0168 00BB     		cbnz	r0, .L34
 490              	.L23:
 198:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 491              		.loc 1 198 5 is_stmt 1 view .LVU187
 492 016a 0022     		movs	r2, #0
 493 016c 1146     		mov	r1, r2
 494 016e 3D20     		movs	r0, #61
 495 0170 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 496              	.LVL23:
 199:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 497              		.loc 1 199 5 view .LVU188
 498 0174 3D20     		movs	r0, #61
 499 0176 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 500              	.LVL24:
 501              		.loc 1 204 1 is_stmt 0 view .LVU189
 502 017a 58E7     		b	.L13
 503              	.L26:
  96:Core/Src/usart.c ****     }
 504              		.loc 1 96 7 is_stmt 1 view .LVU190
 505 017c FFF7FEFF 		bl	Error_Handler
 506              	.LVL25:
 507 0180 61E7     		b	.L15
 508              	.L27:
 132:Core/Src/usart.c ****     }
 509              		.loc 1 132 7 view .LVU191
 510 0182 FFF7FEFF 		bl	Error_Handler
 511              	.LVL26:
 512 0186 A0E7     		b	.L16
 513              	.L28:
ARM GAS  /tmp/ccoNn3LJ.s 			page 16


 139:Core/Src/usart.c ****     }
 514              		.loc 1 139 7 view .LVU192
 515 0188 FFF7FEFF 		bl	Error_Handler
 516              	.LVL27:
 517 018c A5E7     		b	.L17
 518              	.L29:
 161:Core/Src/usart.c ****     }
 519              		.loc 1 161 7 view .LVU193
 520 018e FFF7FEFF 		bl	Error_Handler
 521              	.LVL28:
 522 0192 C0E7     		b	.L18
 523              	.L30:
 166:Core/Src/usart.c ****     }
 524              		.loc 1 166 7 view .LVU194
 525 0194 FFF7FEFF 		bl	Error_Handler
 526              	.LVL29:
 527 0198 C4E7     		b	.L19
 528              	.L31:
 171:Core/Src/usart.c ****     }
 529              		.loc 1 171 7 view .LVU195
 530 019a FFF7FEFF 		bl	Error_Handler
 531              	.LVL30:
 532 019e C6E7     		b	.L20
 533              	.L32:
 182:Core/Src/usart.c ****     }
 534              		.loc 1 182 7 view .LVU196
 535 01a0 FFF7FEFF 		bl	Error_Handler
 536              	.LVL31:
 537 01a4 D4E7     		b	.L21
 538              	.L33:
 187:Core/Src/usart.c ****     }
 539              		.loc 1 187 7 view .LVU197
 540 01a6 FFF7FEFF 		bl	Error_Handler
 541              	.LVL32:
 542 01aa D6E7     		b	.L22
 543              	.L34:
 194:Core/Src/usart.c ****     }
 544              		.loc 1 194 7 view .LVU198
 545 01ac FFF7FEFF 		bl	Error_Handler
 546              	.LVL33:
 547 01b0 DBE7     		b	.L23
 548              	.L36:
 549 01b2 00BF     		.align	2
 550              	.L35:
 551 01b4 00380140 		.word	1073821696
 552 01b8 000C0246 		.word	1174539264
 553 01bc 00000242 		.word	1107427328
 554 01c0 00000000 		.word	handle_GPDMA1_Channel11
 555 01c4 D0050240 		.word	1073874384
 556 01c8 00000000 		.word	Node_GPDMA1_Channel10
 557 01cc 00000000 		.word	List_GPDMA1_Channel10
 558 01d0 00000000 		.word	handle_GPDMA1_Channel10
 559 01d4 50050240 		.word	1073874256
 560              		.cfi_endproc
 561              	.LFE158:
 563              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 564              		.align	1
ARM GAS  /tmp/ccoNn3LJ.s 			page 17


 565              		.global	HAL_UART_MspDeInit
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	HAL_UART_MspDeInit:
 571              	.LVL34:
 572              	.LFB159:
 205:Core/Src/usart.c **** 
 206:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 207:Core/Src/usart.c **** {
 573              		.loc 1 207 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 208:Core/Src/usart.c **** 
 209:Core/Src/usart.c ****   if(uartHandle->Instance==USART1)
 577              		.loc 1 209 3 view .LVU200
 578              		.loc 1 209 16 is_stmt 0 view .LVU201
 579 0000 0268     		ldr	r2, [r0]
 580              		.loc 1 209 5 view .LVU202
 581 0002 0E4B     		ldr	r3, .L44
 582 0004 9A42     		cmp	r2, r3
 583 0006 00D0     		beq	.L43
 584 0008 7047     		bx	lr
 585              	.L43:
 207:Core/Src/usart.c **** 
 586              		.loc 1 207 1 view .LVU203
 587 000a 10B5     		push	{r4, lr}
 588              	.LCFI5:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 4, -8
 591              		.cfi_offset 14, -4
 592 000c 0446     		mov	r4, r0
 210:Core/Src/usart.c ****   {
 211:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 212:Core/Src/usart.c **** 
 213:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 214:Core/Src/usart.c ****     /* Peripheral clock disable */
 215:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 593              		.loc 1 215 5 is_stmt 1 view .LVU204
 594 000e 0C4A     		ldr	r2, .L44+4
 595 0010 D2F8A430 		ldr	r3, [r2, #164]
 596 0014 23F48043 		bic	r3, r3, #16384
 597 0018 C2F8A430 		str	r3, [r2, #164]
 216:Core/Src/usart.c **** 
 217:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 218:Core/Src/usart.c ****     PA9     ------> USART1_TX
 219:Core/Src/usart.c ****     PA10     ------> USART1_RX
 220:Core/Src/usart.c ****     */
 221:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 598              		.loc 1 221 5 view .LVU205
 599 001c 4FF4C061 		mov	r1, #1536
 600 0020 0848     		ldr	r0, .L44+8
 601              	.LVL35:
 602              		.loc 1 221 5 is_stmt 0 view .LVU206
 603 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 604              	.LVL36:
ARM GAS  /tmp/ccoNn3LJ.s 			page 18


 222:Core/Src/usart.c **** 
 223:Core/Src/usart.c ****     /* USART1 DMA DeInit */
 224:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 605              		.loc 1 224 5 is_stmt 1 view .LVU207
 606 0026 E06F     		ldr	r0, [r4, #124]
 607 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 608              	.LVL37:
 225:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 609              		.loc 1 225 5 view .LVU208
 610 002c D4F88000 		ldr	r0, [r4, #128]
 611 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 612              	.LVL38:
 226:Core/Src/usart.c **** 
 227:Core/Src/usart.c ****     /* USART1 interrupt Deinit */
 228:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 613              		.loc 1 228 5 view .LVU209
 614 0034 3D20     		movs	r0, #61
 615 0036 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 616              	.LVL39:
 229:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 230:Core/Src/usart.c **** 
 231:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 232:Core/Src/usart.c ****   }
 233:Core/Src/usart.c **** }
 617              		.loc 1 233 1 is_stmt 0 view .LVU210
 618 003a 10BD     		pop	{r4, pc}
 619              	.LVL40:
 620              	.L45:
 621              		.loc 1 233 1 view .LVU211
 622              		.align	2
 623              	.L44:
 624 003c 00380140 		.word	1073821696
 625 0040 000C0246 		.word	1174539264
 626 0044 00000242 		.word	1107427328
 627              		.cfi_endproc
 628              	.LFE159:
 630              		.global	handle_GPDMA1_Channel10
 631              		.section	.bss.handle_GPDMA1_Channel10,"aw",%nobits
 632              		.align	2
 635              	handle_GPDMA1_Channel10:
 636 0000 00000000 		.space	120
 636      00000000 
 636      00000000 
 636      00000000 
 636      00000000 
 637              		.global	List_GPDMA1_Channel10
 638              		.section	.bss.List_GPDMA1_Channel10,"aw",%nobits
 639              		.align	2
 642              	List_GPDMA1_Channel10:
 643 0000 00000000 		.space	24
 643      00000000 
 643      00000000 
 643      00000000 
 643      00000000 
 644              		.global	Node_GPDMA1_Channel10
 645              		.section	.bss.Node_GPDMA1_Channel10,"aw",%nobits
 646              		.align	2
ARM GAS  /tmp/ccoNn3LJ.s 			page 19


 649              	Node_GPDMA1_Channel10:
 650 0000 00000000 		.space	36
 650      00000000 
 650      00000000 
 650      00000000 
 650      00000000 
 651              		.global	handle_GPDMA1_Channel11
 652              		.section	.bss.handle_GPDMA1_Channel11,"aw",%nobits
 653              		.align	2
 656              	handle_GPDMA1_Channel11:
 657 0000 00000000 		.space	120
 657      00000000 
 657      00000000 
 657      00000000 
 657      00000000 
 658              		.global	huart1
 659              		.section	.bss.huart1,"aw",%nobits
 660              		.align	2
 663              	huart1:
 664 0000 00000000 		.space	148
 664      00000000 
 664      00000000 
 664      00000000 
 664      00000000 
 665              		.text
 666              	.Letext0:
 667              		.file 2 "Drivers/CMSIS/Device/ST/STM32U5xx/Include/stm32u575xx.h"
 668              		.file 3 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 669              		.file 4 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 670              		.file 5 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_def.h"
 671              		.file 6 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_rcc_ex.h"
 672              		.file 7 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_gpio.h"
 673              		.file 8 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma.h"
 674              		.file 9 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_dma_ex.h"
 675              		.file 10 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_uart.h"
 676              		.file 11 "Core/Inc/usart.h"
 677              		.file 12 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_cortex.h"
 678              		.file 13 "Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_uart_ex.h"
 679              		.file 14 "Core/Inc/main.h"
 680              		.file 15 "<built-in>"
ARM GAS  /tmp/ccoNn3LJ.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
     /tmp/ccoNn3LJ.s:22     .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccoNn3LJ.s:28     .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccoNn3LJ.s:136    .text.MX_USART1_UART_Init:00000060 $d
     /tmp/ccoNn3LJ.s:663    .bss.huart1:00000000 huart1
     /tmp/ccoNn3LJ.s:142    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccoNn3LJ.s:148    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccoNn3LJ.s:551    .text.HAL_UART_MspInit:000001b4 $d
     /tmp/ccoNn3LJ.s:656    .bss.handle_GPDMA1_Channel11:00000000 handle_GPDMA1_Channel11
     /tmp/ccoNn3LJ.s:649    .bss.Node_GPDMA1_Channel10:00000000 Node_GPDMA1_Channel10
     /tmp/ccoNn3LJ.s:642    .bss.List_GPDMA1_Channel10:00000000 List_GPDMA1_Channel10
     /tmp/ccoNn3LJ.s:635    .bss.handle_GPDMA1_Channel10:00000000 handle_GPDMA1_Channel10
     /tmp/ccoNn3LJ.s:564    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccoNn3LJ.s:570    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccoNn3LJ.s:624    .text.HAL_UART_MspDeInit:0000003c $d
     /tmp/ccoNn3LJ.s:632    .bss.handle_GPDMA1_Channel10:00000000 $d
     /tmp/ccoNn3LJ.s:639    .bss.List_GPDMA1_Channel10:00000000 $d
     /tmp/ccoNn3LJ.s:646    .bss.Node_GPDMA1_Channel10:00000000 $d
     /tmp/ccoNn3LJ.s:653    .bss.handle_GPDMA1_Channel11:00000000 $d
     /tmp/ccoNn3LJ.s:660    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_DMA_ConfigChannelAttributes
HAL_DMAEx_List_BuildNode
HAL_DMAEx_List_InsertNode
HAL_DMAEx_List_SetCircularMode
HAL_DMAEx_List_Init
HAL_DMAEx_List_LinkQ
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
