Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/benjamin/Documents/notes/DSDII/lab1plz/lab1top_isim_par.exe -prj /home/benjamin/Documents/notes/DSDII/lab1plz/lab1top_par.prj work.lab1top 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab1plz/netgen/par/lab1top_timesim.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 138056 KB
Fuse CPU Usage: 1500 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_inv_v of entity X_INV [\X_INV(true,true,"PAD187",(0,0),...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity lab1top
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 126 VHDL Units
Built simulation executable /home/benjamin/Documents/notes/DSDII/lab1plz/lab1top_isim_par.exe
Fuse Memory Usage: 720080 KB
Fuse CPU Usage: 1890 ms
GCC CPU Usage: 4550 ms
