
Swerve_Drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be34  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000674  0800c018  0800c018  0000d018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c68c  0800c68c  0000e1ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c68c  0800c68c  0000d68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c694  0800c694  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c694  0800c694  0000d694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c698  0800c698  0000d698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800c69c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  200001ec  0800c888  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000798  0800c888  0000e798  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a41  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d5d  00000000  00000000  00023c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  000269c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e63  00000000  00000000  00027c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000281b1  00000000  00000000  00028aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e11  00000000  00000000  00050c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff3d6  00000000  00000000  00066a6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165e43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006700  00000000  00000000  00165e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0016c588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bffc 	.word	0x0800bffc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800bffc 	.word	0x0800bffc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <JOYSTICK_Init>:
static char _data_buffer[256];
static uint16_t _buf_index = 0;
static JoystickData _current_data = {0};
static bool _new_data_available = false;

void JOYSTICK_Init(UART_HandleTypeDef *huart) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    _huart = huart;
 800103c:	4a07      	ldr	r2, [pc, #28]	@ (800105c <JOYSTICK_Init+0x28>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6013      	str	r3, [r2, #0]
    memset(_data_buffer, 0, sizeof(_data_buffer));
 8001042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001046:	2100      	movs	r1, #0
 8001048:	4805      	ldr	r0, [pc, #20]	@ (8001060 <JOYSTICK_Init+0x2c>)
 800104a:	f007 fd9f 	bl	8008b8c <memset>
    _buf_index = 0;
 800104e:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <JOYSTICK_Init+0x30>)
 8001050:	2200      	movs	r2, #0
 8001052:	801a      	strh	r2, [r3, #0]
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000208 	.word	0x20000208
 8001060:	2000020c 	.word	0x2000020c
 8001064:	2000030c 	.word	0x2000030c

08001068 <JOYSTICK_SetTimeout>:

void JOYSTICK_SetTimeout(uint32_t timeout) {
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    _timeout = timeout;
 8001070:	4a04      	ldr	r2, [pc, #16]	@ (8001084 <JOYSTICK_SetTimeout+0x1c>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6013      	str	r3, [r2, #0]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	20000000 	.word	0x20000000

08001088 <JOYSTICK_Process>:

void JOYSTICK_Process(void) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b090      	sub	sp, #64	@ 0x40
 800108c:	af08      	add	r7, sp, #32
    char c;

    // Read until buffer full or newline received
    while (_buf_index < sizeof(_data_buffer) - 1) {
 800108e:	e050      	b.n	8001132 <JOYSTICK_Process+0xaa>
        if (HAL_UART_Receive(_huart, (uint8_t *)&c, 1, _timeout) == HAL_OK) {
 8001090:	4b2d      	ldr	r3, [pc, #180]	@ (8001148 <JOYSTICK_Process+0xc0>)
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <JOYSTICK_Process+0xc4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f107 011f 	add.w	r1, r7, #31
 800109c:	2201      	movs	r2, #1
 800109e:	f004 ffc9 	bl	8006034 <HAL_UART_Receive>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d149      	bne.n	800113c <JOYSTICK_Process+0xb4>
            if (c == '\n') {
 80010a8:	7ffb      	ldrb	r3, [r7, #31]
 80010aa:	2b0a      	cmp	r3, #10
 80010ac:	d137      	bne.n	800111e <JOYSTICK_Process+0x96>
                // Process complete message
                _data_buffer[_buf_index] = '\0';
 80010ae:	4b28      	ldr	r3, [pc, #160]	@ (8001150 <JOYSTICK_Process+0xc8>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b27      	ldr	r3, [pc, #156]	@ (8001154 <JOYSTICK_Process+0xcc>)
 80010b6:	2100      	movs	r1, #0
 80010b8:	5499      	strb	r1, [r3, r2]

                // Temporary variables for parsing
                uint16_t dpad, buttons, misc;
                int32_t ax, ay, rax, ray, brake, throttle;

                sscanf(_data_buffer,
 80010ba:	f107 011a 	add.w	r1, r7, #26
 80010be:	f107 021c 	add.w	r2, r7, #28
 80010c2:	f107 0318 	add.w	r3, r7, #24
 80010c6:	9306      	str	r3, [sp, #24]
 80010c8:	463b      	mov	r3, r7
 80010ca:	9305      	str	r3, [sp, #20]
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	9304      	str	r3, [sp, #16]
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	9303      	str	r3, [sp, #12]
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	f107 0310 	add.w	r3, r7, #16
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	460b      	mov	r3, r1
 80010ea:	491b      	ldr	r1, [pc, #108]	@ (8001158 <JOYSTICK_Process+0xd0>)
 80010ec:	4819      	ldr	r0, [pc, #100]	@ (8001154 <JOYSTICK_Process+0xcc>)
 80010ee:	f006 fd13 	bl	8007b18 <siscanf>
                       "dpad: 0x%04hx, buttons: 0x%04hx, axis L: %ld, %ld, axis R: %ld, %ld, brake: %ld, throttle: %ld, misc: 0x%04hx",
                       &dpad, &buttons, &ax, &ay, &rax, &ray, &brake, &throttle, &misc);

                // Update data structure
                _current_data.axisX = ax;
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	4a19      	ldr	r2, [pc, #100]	@ (800115c <JOYSTICK_Process+0xd4>)
 80010f6:	6013      	str	r3, [r2, #0]
                _current_data.axisY = ay;
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	4a18      	ldr	r2, [pc, #96]	@ (800115c <JOYSTICK_Process+0xd4>)
 80010fc:	6053      	str	r3, [r2, #4]
                _current_data.axisRX = rax;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	4a16      	ldr	r2, [pc, #88]	@ (800115c <JOYSTICK_Process+0xd4>)
 8001102:	6093      	str	r3, [r2, #8]
                _new_data_available = true;
 8001104:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <JOYSTICK_Process+0xd8>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]

                // Reset buffer
                memset(_data_buffer, 0, sizeof(_data_buffer));
 800110a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800110e:	2100      	movs	r1, #0
 8001110:	4810      	ldr	r0, [pc, #64]	@ (8001154 <JOYSTICK_Process+0xcc>)
 8001112:	f007 fd3b 	bl	8008b8c <memset>
                _buf_index = 0;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001118:	2200      	movs	r2, #0
 800111a:	801a      	strh	r2, [r3, #0]
                break;
 800111c:	e00f      	b.n	800113e <JOYSTICK_Process+0xb6>
            }
            _data_buffer[_buf_index++] = c;
 800111e:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	b291      	uxth	r1, r2
 8001126:	4a0a      	ldr	r2, [pc, #40]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001128:	8011      	strh	r1, [r2, #0]
 800112a:	461a      	mov	r2, r3
 800112c:	7ff9      	ldrb	r1, [r7, #31]
 800112e:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <JOYSTICK_Process+0xcc>)
 8001130:	5499      	strb	r1, [r3, r2]
    while (_buf_index < sizeof(_data_buffer) - 1) {
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <JOYSTICK_Process+0xc8>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	2bfe      	cmp	r3, #254	@ 0xfe
 8001138:	d9aa      	bls.n	8001090 <JOYSTICK_Process+0x8>
        } else {
            // Timeout occurred
            break;
        }
    }
}
 800113a:	e000      	b.n	800113e <JOYSTICK_Process+0xb6>
            break;
 800113c:	bf00      	nop
}
 800113e:	bf00      	nop
 8001140:	3720      	adds	r7, #32
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000208 	.word	0x20000208
 800114c:	20000000 	.word	0x20000000
 8001150:	2000030c 	.word	0x2000030c
 8001154:	2000020c 	.word	0x2000020c
 8001158:	0800c018 	.word	0x0800c018
 800115c:	20000310 	.word	0x20000310
 8001160:	20000320 	.word	0x20000320

08001164 <JOYSTICK_NewDataAvailable>:

bool JOYSTICK_NewDataAvailable(void) {
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
    return _new_data_available;
 8001168:	4b03      	ldr	r3, [pc, #12]	@ (8001178 <JOYSTICK_NewDataAvailable+0x14>)
 800116a:	781b      	ldrb	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000320 	.word	0x20000320

0800117c <JOYSTICK_GetData>:

JoystickData JOYSTICK_GetData(void) {
 800117c:	b490      	push	{r4, r7}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
    _new_data_available = false;
 8001184:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <JOYSTICK_GetData+0x28>)
 8001186:	2200      	movs	r2, #0
 8001188:	701a      	strb	r2, [r3, #0]
    return _current_data;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a06      	ldr	r2, [pc, #24]	@ (80011a8 <JOYSTICK_GetData+0x2c>)
 800118e:	461c      	mov	r4, r3
 8001190:	4613      	mov	r3, r2
 8001192:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001194:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bc90      	pop	{r4, r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000320 	.word	0x20000320
 80011a8:	20000310 	.word	0x20000310

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b0ce      	sub	sp, #312	@ 0x138
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  SwerveModule moduleRF = {	// Configuration moduleRF
 80011b2:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80011b6:	2248      	movs	r2, #72	@ 0x48
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f007 fce6 	bl	8008b8c <memset>
 80011c0:	4bc9      	ldr	r3, [pc, #804]	@ (80014e8 <main+0x33c>)
 80011c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80011c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ca:	f8a7 30ec 	strh.w	r3, [r7, #236]	@ 0xec
 80011ce:	4bc7      	ldr	r3, [pc, #796]	@ (80014ec <main+0x340>)
 80011d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80011d4:	230c      	movs	r3, #12
 80011d6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80011da:	4bc5      	ldr	r3, [pc, #788]	@ (80014f0 <main+0x344>)
 80011dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80011e0:	4bc4      	ldr	r3, [pc, #784]	@ (80014f4 <main+0x348>)
 80011e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80011e6:	4bc4      	ldr	r3, [pc, #784]	@ (80014f8 <main+0x34c>)
 80011e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80011ec:	4bc3      	ldr	r3, [pc, #780]	@ (80014fc <main+0x350>)
 80011ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011f2:	4bc3      	ldr	r3, [pc, #780]	@ (8001500 <main+0x354>)
 80011f4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80011f8:	4bbf      	ldr	r3, [pc, #764]	@ (80014f8 <main+0x34c>)
 80011fa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80011fe:	23c7      	movs	r3, #199	@ 0xc7
 8001200:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001204:	4bbf      	ldr	r3, [pc, #764]	@ (8001504 <main+0x358>)
 8001206:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800120a:	f240 4355 	movw	r3, #1109	@ 0x455
 800120e:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
 8001212:	f240 737a 	movw	r3, #1914	@ 0x77a
 8001216:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
 800121a:	f240 434b 	movw	r3, #1099	@ 0x44b
 800121e:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
 8001222:	4bb9      	ldr	r3, [pc, #740]	@ (8001508 <main+0x35c>)
 8001224:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = ROBOT_STEERING_GEAR_RATIO / (float)(STEERING_ENCODER_RESOLUTION * 8) // Adjust based on encoder
  };

  SwerveModule moduleLF = {	// Configuration moduleRF
 8001228:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800122c:	2248      	movs	r2, #72	@ 0x48
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f007 fcab 	bl	8008b8c <memset>
 8001236:	4bac      	ldr	r3, [pc, #688]	@ (80014e8 <main+0x33c>)
 8001238:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800123c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001240:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
 8001244:	4ba9      	ldr	r3, [pc, #676]	@ (80014ec <main+0x340>)
 8001246:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800124a:	2308      	movs	r3, #8
 800124c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001250:	4bae      	ldr	r3, [pc, #696]	@ (800150c <main+0x360>)
 8001252:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001256:	4ba7      	ldr	r3, [pc, #668]	@ (80014f4 <main+0x348>)
 8001258:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800125c:	4ba6      	ldr	r3, [pc, #664]	@ (80014f8 <main+0x34c>)
 800125e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001262:	4ba6      	ldr	r3, [pc, #664]	@ (80014fc <main+0x350>)
 8001264:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001268:	4ba5      	ldr	r3, [pc, #660]	@ (8001500 <main+0x354>)
 800126a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800126e:	4ba2      	ldr	r3, [pc, #648]	@ (80014f8 <main+0x34c>)
 8001270:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001274:	23c7      	movs	r3, #199	@ 0xc7
 8001276:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800127a:	4ba2      	ldr	r3, [pc, #648]	@ (8001504 <main+0x358>)
 800127c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001280:	2304      	movs	r3, #4
 8001282:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001286:	f240 4355 	movw	r3, #1109	@ 0x455
 800128a:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
 800128e:	f240 737a 	movw	r3, #1914	@ 0x77a
 8001292:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 8001296:	f240 434b 	movw	r3, #1099	@ 0x44b
 800129a:	f8a7 30e0 	strh.w	r3, [r7, #224]	@ 0xe0
 800129e:	4b9a      	ldr	r3, [pc, #616]	@ (8001508 <main+0x35c>)
 80012a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = ROBOT_STEERING_GEAR_RATIO / (float)(STEERING_ENCODER_RESOLUTION * 8) // Adjust based on encoder
  };

  SwerveModule moduleRB = {	// Configuration moduleRF
 80012a4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012a8:	2248      	movs	r2, #72	@ 0x48
 80012aa:	2100      	movs	r1, #0
 80012ac:	4618      	mov	r0, r3
 80012ae:	f007 fc6d 	bl	8008b8c <memset>
 80012b2:	4b8d      	ldr	r3, [pc, #564]	@ (80014e8 <main+0x33c>)
 80012b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80012b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012ba:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80012be:	4b8b      	ldr	r3, [pc, #556]	@ (80014ec <main+0x340>)
 80012c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80012c2:	2304      	movs	r3, #4
 80012c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80012c6:	4b92      	ldr	r3, [pc, #584]	@ (8001510 <main+0x364>)
 80012c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80012ca:	4b8a      	ldr	r3, [pc, #552]	@ (80014f4 <main+0x348>)
 80012cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80012ce:	4b91      	ldr	r3, [pc, #580]	@ (8001514 <main+0x368>)
 80012d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80012d2:	4b90      	ldr	r3, [pc, #576]	@ (8001514 <main+0x368>)
 80012d4:	677b      	str	r3, [r7, #116]	@ 0x74
 80012d6:	4b8a      	ldr	r3, [pc, #552]	@ (8001500 <main+0x354>)
 80012d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80012da:	4b87      	ldr	r3, [pc, #540]	@ (80014f8 <main+0x34c>)
 80012dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80012de:	23c7      	movs	r3, #199	@ 0xc7
 80012e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80012e4:	4b87      	ldr	r3, [pc, #540]	@ (8001504 <main+0x358>)
 80012e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80012ea:	2308      	movs	r3, #8
 80012ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012f0:	f240 4355 	movw	r3, #1109	@ 0x455
 80012f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80012f8:	f240 737a 	movw	r3, #1914	@ 0x77a
 80012fc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
 8001300:	f240 434b 	movw	r3, #1099	@ 0x44b
 8001304:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
 8001308:	4b7f      	ldr	r3, [pc, #508]	@ (8001508 <main+0x35c>)
 800130a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	      .arming_pulse = 1100-1
	  },
	  .counts_per_degree = ROBOT_STEERING_GEAR_RATIO / (float)(STEERING_ENCODER_RESOLUTION * 8) // Adjust based on encoder
  };

  SwerveModule moduleLB = {	// Configuration moduleRF
 800130e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001312:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001316:	4618      	mov	r0, r3
 8001318:	2348      	movs	r3, #72	@ 0x48
 800131a:	461a      	mov	r2, r3
 800131c:	2100      	movs	r1, #0
 800131e:	f007 fc35 	bl	8008b8c <memset>
 8001322:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001326:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800132a:	4a6f      	ldr	r2, [pc, #444]	@ (80014e8 <main+0x33c>)
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001332:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001336:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800133a:	809a      	strh	r2, [r3, #4]
 800133c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001340:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001344:	4a69      	ldr	r2, [pc, #420]	@ (80014ec <main+0x340>)
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800134c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001350:	4a71      	ldr	r2, [pc, #452]	@ (8001518 <main+0x36c>)
 8001352:	611a      	str	r2, [r3, #16]
 8001354:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001358:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800135c:	4a65      	ldr	r2, [pc, #404]	@ (80014f4 <main+0x348>)
 800135e:	615a      	str	r2, [r3, #20]
 8001360:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001364:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001368:	4a63      	ldr	r2, [pc, #396]	@ (80014f8 <main+0x34c>)
 800136a:	619a      	str	r2, [r3, #24]
 800136c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001370:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001374:	4a61      	ldr	r2, [pc, #388]	@ (80014fc <main+0x350>)
 8001376:	61da      	str	r2, [r3, #28]
 8001378:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800137c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001380:	4a5f      	ldr	r2, [pc, #380]	@ (8001500 <main+0x354>)
 8001382:	621a      	str	r2, [r3, #32]
 8001384:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001388:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800138c:	4a5a      	ldr	r2, [pc, #360]	@ (80014f8 <main+0x34c>)
 800138e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001390:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001394:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001398:	22c7      	movs	r2, #199	@ 0xc7
 800139a:	631a      	str	r2, [r3, #48]	@ 0x30
 800139c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013a0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013a4:	4a57      	ldr	r2, [pc, #348]	@ (8001504 <main+0x358>)
 80013a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013ac:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013b0:	220c      	movs	r2, #12
 80013b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80013b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013b8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013bc:	f240 4255 	movw	r2, #1109	@ 0x455
 80013c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
 80013c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013ca:	f240 727a 	movw	r2, #1914	@ 0x77a
 80013ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80013d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013d4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013d8:	f240 424b 	movw	r2, #1099	@ 0x44b
 80013dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 80013e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013e4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013e8:	4a47      	ldr	r2, [pc, #284]	@ (8001508 <main+0x35c>)
 80013ea:	645a      	str	r2, [r3, #68]	@ 0x44
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f001 fe6c 	bl	80030c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  JOYSTICK_Init(&huart3);  // Pass your UART handle
 80013f0:	484a      	ldr	r0, [pc, #296]	@ (800151c <main+0x370>)
 80013f2:	f7ff fe1f 	bl	8001034 <JOYSTICK_Init>
  JOYSTICK_SetTimeout(50); // Optional: Set custom timeout
 80013f6:	2032      	movs	r0, #50	@ 0x32
 80013f8:	f7ff fe36 	bl	8001068 <JOYSTICK_SetTimeout>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fc:	f000 f9ce 	bl	800179c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001400:	f000 fd2e 	bl	8001e60 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001404:	f000 fa16 	bl	8001834 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001408:	f000 fae8 	bl	80019dc <MX_TIM2_Init>
  MX_TIM4_Init();
 800140c:	f000 fbd4 	bl	8001bb8 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001410:	f000 fb7c 	bl	8001b0c <MX_TIM3_Init>
  MX_TIM5_Init();
 8001414:	f000 fc26 	bl	8001c64 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001418:	f000 fc7a 	bl	8001d10 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 800141c:	f000 fcd2 	bl	8001dc4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  // Initialization
  SM_Init(&moduleRF);
 8001420:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001424:	4618      	mov	r0, r3
 8001426:	f000 ffd5 	bl	80023d4 <SM_Init>
  SM_Init(&moduleLF);
 800142a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800142e:	4618      	mov	r0, r3
 8001430:	f000 ffd0 	bl	80023d4 <SM_Init>
  SM_Init(&moduleRB);
 8001434:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001438:	4618      	mov	r0, r3
 800143a:	f000 ffcb 	bl	80023d4 <SM_Init>
  SM_Init(&moduleLB);
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4618      	mov	r0, r3
 8001444:	f000 ffc6 	bl	80023d4 <SM_Init>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8001448:	2000      	movs	r0, #0
 800144a:	f001 fc89 	bl	8002d60 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800144e:	2101      	movs	r1, #1
 8001450:	2000      	movs	r0, #0
 8001452:	f001 fce7 	bl	8002e24 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8001456:	4b32      	ldr	r3, [pc, #200]	@ (8001520 <main+0x374>)
 8001458:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800145c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800145e:	4b30      	ldr	r3, [pc, #192]	@ (8001520 <main+0x374>)
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001464:	4b2e      	ldr	r3, [pc, #184]	@ (8001520 <main+0x374>)
 8001466:	2200      	movs	r2, #0
 8001468:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800146a:	4b2d      	ldr	r3, [pc, #180]	@ (8001520 <main+0x374>)
 800146c:	2200      	movs	r2, #0
 800146e:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001470:	4b2b      	ldr	r3, [pc, #172]	@ (8001520 <main+0x374>)
 8001472:	2200      	movs	r2, #0
 8001474:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8001476:	492a      	ldr	r1, [pc, #168]	@ (8001520 <main+0x374>)
 8001478:	2000      	movs	r0, #0
 800147a:	f001 fd53 	bl	8002f24 <BSP_COM_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <main+0x2dc>
  {
    Error_Handler();
 8001484:	f000 fd58 	bl	8001f38 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Swerve Drive Robot Initialized\n");
 8001488:	4826      	ldr	r0, [pc, #152]	@ (8001524 <main+0x378>)
 800148a:	f007 fb65 	bl	8008b58 <puts>
  /* -- Sample board code to switch on led ---- */
  BSP_LED_On(LED_GREEN);
 800148e:	2000      	movs	r0, #0
 8001490:	f001 fc9c 	bl	8002dcc <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8001494:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <main+0x37c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d14b      	bne.n	8001534 <main+0x388>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 800149c:	4b22      	ldr	r3, [pc, #136]	@ (8001528 <main+0x37c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle led ---- */
      BSP_LED_Toggle(LED_GREEN);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f001 fca8 	bl	8002df8 <BSP_LED_Toggle>
      printf("ESC calibrate starting..\n");
 80014a8:	4820      	ldr	r0, [pc, #128]	@ (800152c <main+0x380>)
 80014aa:	f007 fb55 	bl	8008b58 <puts>

      SM_CalibrateESC(&moduleRF.driving);
 80014ae:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80014b2:	3334      	adds	r3, #52	@ 0x34
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 f8eb 	bl	8002690 <SM_CalibrateESC>
      SM_CalibrateESC(&moduleLF.driving);
 80014ba:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80014be:	3334      	adds	r3, #52	@ 0x34
 80014c0:	4618      	mov	r0, r3
 80014c2:	f001 f8e5 	bl	8002690 <SM_CalibrateESC>
      SM_CalibrateESC(&moduleRB.driving);
 80014c6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80014ca:	3334      	adds	r3, #52	@ 0x34
 80014cc:	4618      	mov	r0, r3
 80014ce:	f001 f8df 	bl	8002690 <SM_CalibrateESC>
      SM_CalibrateESC(&moduleLB.driving);
 80014d2:	f107 0310 	add.w	r3, r7, #16
 80014d6:	3334      	adds	r3, #52	@ 0x34
 80014d8:	4618      	mov	r0, r3
 80014da:	f001 f8d9 	bl	8002690 <SM_CalibrateESC>

      printf("ESC calibrate done.\n");
 80014de:	4814      	ldr	r0, [pc, #80]	@ (8001530 <main+0x384>)
 80014e0:	f007 fb3a 	bl	8008b58 <puts>
 80014e4:	e026      	b.n	8001534 <main+0x388>
 80014e6:	bf00      	nop
 80014e8:	48000400 	.word	0x48000400
 80014ec:	20000338 	.word	0x20000338
 80014f0:	200003d0 	.word	0x200003d0
 80014f4:	40200000 	.word	0x40200000
 80014f8:	3dcccccd 	.word	0x3dcccccd
 80014fc:	3c23d70a 	.word	0x3c23d70a
 8001500:	43fa0000 	.word	0x43fa0000
 8001504:	20000384 	.word	0x20000384
 8001508:	3983126f 	.word	0x3983126f
 800150c:	2000041c 	.word	0x2000041c
 8001510:	20000468 	.word	0x20000468
 8001514:	3d4ccccd 	.word	0x3d4ccccd
 8001518:	200004b4 	.word	0x200004b4
 800151c:	20000500 	.word	0x20000500
 8001520:	20000324 	.word	0x20000324
 8001524:	0800c088 	.word	0x0800c088
 8001528:	20000334 	.word	0x20000334
 800152c:	0800c0a8 	.word	0x0800c0a8
 8001530:	0800c0c4 	.word	0x0800c0c4
      /* ..... Perform your action ..... */
    }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    JOYSTICK_Process();
 8001534:	f7ff fda8 	bl	8001088 <JOYSTICK_Process>

    if (JOYSTICK_NewDataAvailable()) {
 8001538:	f7ff fe14 	bl	8001164 <JOYSTICK_NewDataAvailable>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d07d      	beq.n	800163e <main+0x492>
    	JoystickData data = JOYSTICK_GetData();
 8001542:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001546:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe16 	bl	800117c <JOYSTICK_GetData>
    	lastJoystickUpdate = HAL_GetTick();  // Reset timeout timer
 8001550:	f001 fe1e 	bl	8003190 <HAL_GetTick>
 8001554:	4603      	mov	r3, r0
 8001556:	4a84      	ldr	r2, [pc, #528]	@ (8001768 <main+0x5bc>)
 8001558:	6013      	str	r3, [r2, #0]


#ifdef DEBUG_PRINT
        printf("X: %ld, Y: %ld, RX: %ld\n", data.axisX, data.axisY, data.axisRX);
 800155a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800155e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001562:	6819      	ldr	r1, [r3, #0]
 8001564:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001568:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001572:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	487c      	ldr	r0, [pc, #496]	@ (800176c <main+0x5c0>)
 800157a:	f007 fa85 	bl	8008a88 <iprintf>
#endif

        xSpeed = (float)data.axisX / 512.0f;
 800157e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001582:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	ee07 3a90 	vmov	s15, r3
 800158c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001590:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8001770 <main+0x5c4>
 8001594:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001598:	4b76      	ldr	r3, [pc, #472]	@ (8001774 <main+0x5c8>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
        ySpeed = (float)data.axisY / -512.0f;
 800159e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015a2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	ee07 3a90 	vmov	s15, r3
 80015ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b0:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8001778 <main+0x5cc>
 80015b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015b8:	4b70      	ldr	r3, [pc, #448]	@ (800177c <main+0x5d0>)
 80015ba:	edc3 7a00 	vstr	s15, [r3]
        rot = (float)data.axisRX / 512.0f;
 80015be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80015c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015d0:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8001770 <main+0x5c4>
 80015d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015d8:	4b69      	ldr	r3, [pc, #420]	@ (8001780 <main+0x5d4>)
 80015da:	edc3 7a00 	vstr	s15, [r3]

        // Apply deadzone
        if (fabsf(xSpeed) < DEADZONE) xSpeed = 0.0f;
 80015de:	4b65      	ldr	r3, [pc, #404]	@ (8001774 <main+0x5c8>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	eef0 7ae7 	vabs.f32	s15, s15
 80015e8:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001784 <main+0x5d8>
 80015ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	d503      	bpl.n	80015fe <main+0x452>
 80015f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001774 <main+0x5c8>)
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
        if (fabsf(ySpeed) < DEADZONE) ySpeed = 0.0f;
 80015fe:	4b5f      	ldr	r3, [pc, #380]	@ (800177c <main+0x5d0>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	eef0 7ae7 	vabs.f32	s15, s15
 8001608:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001784 <main+0x5d8>
 800160c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	d503      	bpl.n	800161e <main+0x472>
 8001616:	4b59      	ldr	r3, [pc, #356]	@ (800177c <main+0x5d0>)
 8001618:	f04f 0200 	mov.w	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
        if (fabsf(rot) < DEADZONE) rot = 0.0f;
 800161e:	4b58      	ldr	r3, [pc, #352]	@ (8001780 <main+0x5d4>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	eef0 7ae7 	vabs.f32	s15, s15
 8001628:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001784 <main+0x5d8>
 800162c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	d503      	bpl.n	800163e <main+0x492>
 8001636:	4b52      	ldr	r3, [pc, #328]	@ (8001780 <main+0x5d4>)
 8001638:	f04f 0200 	mov.w	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
//        ySpeed += fminf(fmaxf(newYSpeed - ySpeed, -MAX_CHANGE_RATE), MAX_CHANGE_RATE);
//        rot += fminf(fmaxf(newRot - rot, -MAX_CHANGE_RATE), MAX_CHANGE_RATE);
    }

    // If no joystick data received for TIMEOUT_MS, stop the motors
    if (HAL_GetTick() - lastJoystickUpdate > TIMEOUT_MS) {
 800163e:	f001 fda7 	bl	8003190 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	4b48      	ldr	r3, [pc, #288]	@ (8001768 <main+0x5bc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800164e:	d90b      	bls.n	8001668 <main+0x4bc>
        xSpeed = 0.0f;
 8001650:	4b48      	ldr	r3, [pc, #288]	@ (8001774 <main+0x5c8>)
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
        ySpeed = 0.0f;
 8001658:	4b48      	ldr	r3, [pc, #288]	@ (800177c <main+0x5d0>)
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
        rot = 0.0f;
 8001660:	4b47      	ldr	r3, [pc, #284]	@ (8001780 <main+0x5d4>)
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
    }

#ifdef TEST
		float target_angle = 45.0f;  // From kinematics
 8001668:	4b47      	ldr	r3, [pc, #284]	@ (8001788 <main+0x5dc>)
 800166a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
		float target_speed = 0;
 800166e:	f04f 0300 	mov.w	r3, #0
 8001672:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

//		printf("RB Encoder: %ld\n", (int32_t)htim5.Instance->CNT); //debug

		SM_UpdateSteering(&moduleRF, target_angle);
 8001676:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 800167a:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 800167e:	4618      	mov	r0, r3
 8001680:	f000 ff05 	bl	800248e <SM_UpdateSteering>
		SM_UpdateDriving(&moduleRF, target_speed);
 8001684:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001688:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 800168c:	4618      	mov	r0, r3
 800168e:	f000 ff39 	bl	8002504 <SM_UpdateDriving>

		SM_UpdateSteering(&moduleLF, target_angle);
 8001692:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001696:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 800169a:	4618      	mov	r0, r3
 800169c:	f000 fef7 	bl	800248e <SM_UpdateSteering>
		SM_UpdateDriving(&moduleLF, target_speed);
 80016a0:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80016a4:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 ff2b 	bl	8002504 <SM_UpdateDriving>
//
		SM_UpdateSteering(&moduleRB, target_angle);
 80016ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016b2:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 fee9 	bl	800248e <SM_UpdateSteering>
		SM_UpdateDriving(&moduleRB, target_speed);
 80016bc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016c0:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 ff1d 	bl	8002504 <SM_UpdateDriving>
//
		SM_UpdateSteering(&moduleLB, target_angle);
 80016ca:	f107 0310 	add.w	r3, r7, #16
 80016ce:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 fedb 	bl	800248e <SM_UpdateSteering>
		SM_UpdateDriving(&moduleLB, target_speed);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 ff0f 	bl	8002504 <SM_UpdateDriving>

		if(SM_SteeringAtTarget(&moduleRF, target_angle, 1.0f)) {
 80016e6:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80016ea:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80016ee:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 ff96 	bl	8002624 <SM_SteeringAtTarget>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <main+0x558>
			// Reached target angle
			printf("Reached target angle moduleRF\n");
 80016fe:	4823      	ldr	r0, [pc, #140]	@ (800178c <main+0x5e0>)
 8001700:	f007 fa2a 	bl	8008b58 <puts>
		}

		if(SM_SteeringAtTarget(&moduleLF, target_angle, 1.0f)) {
 8001704:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001708:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800170c:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 8001710:	4618      	mov	r0, r3
 8001712:	f000 ff87 	bl	8002624 <SM_SteeringAtTarget>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <main+0x576>
			// Reached target angle
			printf("Reached target angle moduleLF\n");
 800171c:	481c      	ldr	r0, [pc, #112]	@ (8001790 <main+0x5e4>)
 800171e:	f007 fa1b 	bl	8008b58 <puts>
		}

		if(SM_SteeringAtTarget(&moduleRB, target_angle, 1.0f)) {
 8001722:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001726:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800172a:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 800172e:	4618      	mov	r0, r3
 8001730:	f000 ff78 	bl	8002624 <SM_SteeringAtTarget>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <main+0x594>
			// Reached target angle
			printf("Reached target angle moduleRB\n");
 800173a:	4816      	ldr	r0, [pc, #88]	@ (8001794 <main+0x5e8>)
 800173c:	f007 fa0c 	bl	8008b58 <puts>
		}

		if(SM_SteeringAtTarget(&moduleLB, target_angle, 1.0f)) {
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001748:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 800174c:	4618      	mov	r0, r3
 800174e:	f000 ff69 	bl	8002624 <SM_SteeringAtTarget>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <main+0x5b2>
			// Reached target angle
			printf("Reached target angle moduleLB\n");
 8001758:	480f      	ldr	r0, [pc, #60]	@ (8001798 <main+0x5ec>)
 800175a:	f007 f9fd 	bl	8008b58 <puts>
		}

		HAL_Delay(10);
 800175e:	200a      	movs	r0, #10
 8001760:	f001 fd22 	bl	80031a8 <HAL_Delay>
  {
 8001764:	e696      	b.n	8001494 <main+0x2e8>
 8001766:	bf00      	nop
 8001768:	200005a0 	.word	0x200005a0
 800176c:	0800c0d8 	.word	0x0800c0d8
 8001770:	44000000 	.word	0x44000000
 8001774:	20000594 	.word	0x20000594
 8001778:	c4000000 	.word	0xc4000000
 800177c:	20000598 	.word	0x20000598
 8001780:	2000059c 	.word	0x2000059c
 8001784:	3dcccccd 	.word	0x3dcccccd
 8001788:	42340000 	.word	0x42340000
 800178c:	0800c0f4 	.word	0x0800c0f4
 8001790:	0800c114 	.word	0x0800c114
 8001794:	0800c134 	.word	0x0800c134
 8001798:	0800c154 	.word	0x0800c154

0800179c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b094      	sub	sp, #80	@ 0x50
 80017a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	2238      	movs	r2, #56	@ 0x38
 80017a8:	2100      	movs	r1, #0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f007 f9ee 	bl	8008b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017be:	2000      	movs	r0, #0
 80017c0:	f002 f838 	bl	8003834 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c4:	2302      	movs	r3, #2
 80017c6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ce:	2340      	movs	r3, #64	@ 0x40
 80017d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d2:	2302      	movs	r3, #2
 80017d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017d6:	2302      	movs	r3, #2
 80017d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80017da:	2304      	movs	r3, #4
 80017dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017de:	2355      	movs	r3, #85	@ 0x55
 80017e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017e2:	2302      	movs	r3, #2
 80017e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017e6:	2302      	movs	r3, #2
 80017e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017ea:	2302      	movs	r3, #2
 80017ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ee:	f107 0318 	add.w	r3, r7, #24
 80017f2:	4618      	mov	r0, r3
 80017f4:	f002 f8d2 	bl	800399c <HAL_RCC_OscConfig>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017fe:	f000 fb9b 	bl	8001f38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001802:	230f      	movs	r3, #15
 8001804:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001806:	2303      	movs	r3, #3
 8001808:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2104      	movs	r1, #4
 800181a:	4618      	mov	r0, r3
 800181c:	f002 fbd0 	bl	8003fc0 <HAL_RCC_ClockConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001826:	f000 fb87 	bl	8001f38 <Error_Handler>
  }
}
 800182a:	bf00      	nop
 800182c:	3750      	adds	r7, #80	@ 0x50
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b09c      	sub	sp, #112	@ 0x70
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001854:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
 8001864:	615a      	str	r2, [r3, #20]
 8001866:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2234      	movs	r2, #52	@ 0x34
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f007 f98c 	bl	8008b8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001874:	4b57      	ldr	r3, [pc, #348]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001876:	4a58      	ldr	r2, [pc, #352]	@ (80019d8 <MX_TIM1_Init+0x1a4>)
 8001878:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170-1;
 800187a:	4b56      	ldr	r3, [pc, #344]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 800187c:	22a9      	movs	r2, #169	@ 0xa9
 800187e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001880:	4b54      	ldr	r3, [pc, #336]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 8001886:	4b53      	ldr	r3, [pc, #332]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001888:	22c7      	movs	r2, #199	@ 0xc7
 800188a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188c:	4b51      	ldr	r3, [pc, #324]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001892:	4b50      	ldr	r3, [pc, #320]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001894:	2200      	movs	r2, #0
 8001896:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001898:	4b4e      	ldr	r3, [pc, #312]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800189e:	484d      	ldr	r0, [pc, #308]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80018a0:	f002 fff8 	bl	8004894 <HAL_TIM_Base_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80018aa:	f000 fb45 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018b2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018b4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018b8:	4619      	mov	r1, r3
 80018ba:	4846      	ldr	r0, [pc, #280]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80018bc:	f003 fbfc 	bl	80050b8 <HAL_TIM_ConfigClockSource>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80018c6:	f000 fb37 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018ca:	4842      	ldr	r0, [pc, #264]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80018cc:	f003 f839 	bl	8004942 <HAL_TIM_PWM_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80018d6:	f000 fb2f 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e2:	2300      	movs	r3, #0
 80018e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018ea:	4619      	mov	r1, r3
 80018ec:	4839      	ldr	r0, [pc, #228]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80018ee:	f004 f999 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80018f8:	f000 fb1e 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018fc:	2360      	movs	r3, #96	@ 0x60
 80018fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001904:	2300      	movs	r3, #0
 8001906:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001908:	2300      	movs	r3, #0
 800190a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001918:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800191c:	2200      	movs	r2, #0
 800191e:	4619      	mov	r1, r3
 8001920:	482c      	ldr	r0, [pc, #176]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001922:	f003 fab5 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800192c:	f000 fb04 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001930:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001934:	2204      	movs	r2, #4
 8001936:	4619      	mov	r1, r3
 8001938:	4826      	ldr	r0, [pc, #152]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 800193a:	f003 faa9 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8001944:	f000 faf8 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001948:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800194c:	2208      	movs	r2, #8
 800194e:	4619      	mov	r1, r3
 8001950:	4820      	ldr	r0, [pc, #128]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 8001952:	f003 fa9d 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800195c:	f000 faec 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001960:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001964:	220c      	movs	r2, #12
 8001966:	4619      	mov	r1, r3
 8001968:	481a      	ldr	r0, [pc, #104]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 800196a:	f003 fa91 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001974:	f000 fae0 	bl	8001f38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001978:	2300      	movs	r3, #0
 800197a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800198c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001990:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800199e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80019a8:	2300      	movs	r3, #0
 80019aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	4619      	mov	r1, r3
 80019b4:	4807      	ldr	r0, [pc, #28]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80019b6:	f004 f9cb 	bl	8005d50 <HAL_TIMEx_ConfigBreakDeadTime>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 80019c0:	f000 faba 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019c4:	4803      	ldr	r0, [pc, #12]	@ (80019d4 <MX_TIM1_Init+0x1a0>)
 80019c6:	f000 fc09 	bl	80021dc <HAL_TIM_MspPostInit>

}
 80019ca:	bf00      	nop
 80019cc:	3770      	adds	r7, #112	@ 0x70
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000338 	.word	0x20000338
 80019d8:	40012c00 	.word	0x40012c00

080019dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08e      	sub	sp, #56	@ 0x38
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f0:	f107 031c 	add.w	r3, r7, #28
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019fc:	463b      	mov	r3, r7
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
 8001a08:	611a      	str	r2, [r3, #16]
 8001a0a:	615a      	str	r2, [r3, #20]
 8001a0c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 170-1;
 8001a16:	4b3c      	ldr	r3, [pc, #240]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a18:	22a9      	movs	r2, #169	@ 0xa9
 8001a1a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8001a22:	4b39      	ldr	r3, [pc, #228]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a24:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001a28:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a2a:	4b37      	ldr	r3, [pc, #220]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a30:	4b35      	ldr	r3, [pc, #212]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a36:	4834      	ldr	r0, [pc, #208]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a38:	f002 ff2c 	bl	8004894 <HAL_TIM_Base_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001a42:	f000 fa79 	bl	8001f38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a50:	4619      	mov	r1, r3
 8001a52:	482d      	ldr	r0, [pc, #180]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a54:	f003 fb30 	bl	80050b8 <HAL_TIM_ConfigClockSource>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a5e:	f000 fa6b 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a62:	4829      	ldr	r0, [pc, #164]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a64:	f002 ff6d 	bl	8004942 <HAL_TIM_PWM_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a6e:	f000 fa63 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4821      	ldr	r0, [pc, #132]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001a82:	f004 f8cf 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a8c:	f000 fa54 	bl	8001f38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a90:	2360      	movs	r3, #96	@ 0x60
 8001a92:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1099;
 8001a94:	f240 434b 	movw	r3, #1099	@ 0x44b
 8001a98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4817      	ldr	r0, [pc, #92]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001aaa:	f003 f9f1 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001ab4:	f000 fa40 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ab8:	463b      	mov	r3, r7
 8001aba:	2204      	movs	r2, #4
 8001abc:	4619      	mov	r1, r3
 8001abe:	4812      	ldr	r0, [pc, #72]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001ac0:	f003 f9e6 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8001aca:	f000 fa35 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2208      	movs	r2, #8
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001ad6:	f003 f9db 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8001ae0:	f000 fa2a 	bl	8001f38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4807      	ldr	r0, [pc, #28]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001aec:	f003 f9d0 	bl	8004e90 <HAL_TIM_PWM_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 8001af6:	f000 fa1f 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001afa:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <MX_TIM2_Init+0x12c>)
 8001afc:	f000 fb6e 	bl	80021dc <HAL_TIM_MspPostInit>

}
 8001b00:	bf00      	nop
 8001b02:	3738      	adds	r7, #56	@ 0x38
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000384 	.word	0x20000384

08001b0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	@ 0x30
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2224      	movs	r2, #36	@ 0x24
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f007 f836 	bl	8008b8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b20:	463b      	mov	r3, r7
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b2a:	4b21      	ldr	r3, [pc, #132]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b2c:	4a21      	ldr	r2, [pc, #132]	@ (8001bb4 <MX_TIM3_Init+0xa8>)
 8001b2e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b30:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b36:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b44:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4a:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b50:	2301      	movs	r3, #1
 8001b52:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001b60:	2305      	movs	r3, #5
 8001b62:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b64:	2300      	movs	r3, #0
 8001b66:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001b70:	2305      	movs	r3, #5
 8001b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	4619      	mov	r1, r3
 8001b7a:	480d      	ldr	r0, [pc, #52]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b7c:	f003 f854 	bl	8004c28 <HAL_TIM_Encoder_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001b86:	f000 f9d7 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b92:	463b      	mov	r3, r7
 8001b94:	4619      	mov	r1, r3
 8001b96:	4806      	ldr	r0, [pc, #24]	@ (8001bb0 <MX_TIM3_Init+0xa4>)
 8001b98:	f004 f844 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001ba2:	f000 f9c9 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	3730      	adds	r7, #48	@ 0x30
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200003d0 	.word	0x200003d0
 8001bb4:	40000400 	.word	0x40000400

08001bb8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	@ 0x30
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	2224      	movs	r2, #36	@ 0x24
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f006 ffe0 	bl	8008b8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bcc:	463b      	mov	r3, r7
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bd6:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001bd8:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <MX_TIM4_Init+0xa8>)
 8001bda:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001be8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001bea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf6:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c00:	2300      	movs	r3, #0
 8001c02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c04:	2301      	movs	r3, #1
 8001c06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001c0c:	2305      	movs	r3, #5
 8001c0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c10:	2300      	movs	r3, #0
 8001c12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c14:	2301      	movs	r3, #1
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8001c1c:	2305      	movs	r3, #5
 8001c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	4619      	mov	r1, r3
 8001c26:	480d      	ldr	r0, [pc, #52]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001c28:	f002 fffe 	bl	8004c28 <HAL_TIM_Encoder_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001c32:	f000 f981 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c36:	2300      	movs	r3, #0
 8001c38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c3e:	463b      	mov	r3, r7
 8001c40:	4619      	mov	r1, r3
 8001c42:	4806      	ldr	r0, [pc, #24]	@ (8001c5c <MX_TIM4_Init+0xa4>)
 8001c44:	f003 ffee 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001c4e:	f000 f973 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	3730      	adds	r7, #48	@ 0x30
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	2000041c 	.word	0x2000041c
 8001c60:	40000800 	.word	0x40000800

08001c64 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08c      	sub	sp, #48	@ 0x30
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	2224      	movs	r2, #36	@ 0x24
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f006 ff8a 	bl	8008b8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c82:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001c84:	4a21      	ldr	r2, [pc, #132]	@ (8001d0c <MX_TIM5_Init+0xa8>)
 8001c86:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001c94:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c9a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cac:	2300      	movs	r3, #0
 8001cae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001cb8:	230f      	movs	r3, #15
 8001cba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001cc8:	230f      	movs	r3, #15
 8001cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001ccc:	f107 030c 	add.w	r3, r7, #12
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001cd4:	f002 ffa8 	bl	8004c28 <HAL_TIM_Encoder_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001cde:	f000 f92b 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	@ (8001d08 <MX_TIM5_Init+0xa4>)
 8001cf0:	f003 ff98 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001cfa:	f000 f91d 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3730      	adds	r7, #48	@ 0x30
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000468 	.word	0x20000468
 8001d0c:	40000c00 	.word	0x40000c00

08001d10 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08c      	sub	sp, #48	@ 0x30
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d16:	f107 030c 	add.w	r3, r7, #12
 8001d1a:	2224      	movs	r2, #36	@ 0x24
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f006 ff34 	bl	8008b8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d24:	463b      	mov	r3, r7
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d2e:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d30:	4a23      	ldr	r2, [pc, #140]	@ (8001dc0 <MX_TIM8_Init+0xb0>)
 8001d32:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001d34:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3a:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001d40:	4b1e      	ldr	r3, [pc, #120]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d46:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d48:	4b1c      	ldr	r3, [pc, #112]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d62:	2301      	movs	r3, #1
 8001d64:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d72:	2301      	movs	r3, #1
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001d7a:	230f      	movs	r3, #15
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001d7e:	f107 030c 	add.w	r3, r7, #12
 8001d82:	4619      	mov	r1, r3
 8001d84:	480d      	ldr	r0, [pc, #52]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001d86:	f002 ff4f 	bl	8004c28 <HAL_TIM_Encoder_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001d90:	f000 f8d2 	bl	8001f38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001da0:	463b      	mov	r3, r7
 8001da2:	4619      	mov	r1, r3
 8001da4:	4805      	ldr	r0, [pc, #20]	@ (8001dbc <MX_TIM8_Init+0xac>)
 8001da6:	f003 ff3d 	bl	8005c24 <HAL_TIMEx_MasterConfigSynchronization>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001db0:	f000 f8c2 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	3730      	adds	r7, #48	@ 0x30
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	200004b4 	.word	0x200004b4
 8001dc0:	40013400 	.word	0x40013400

08001dc4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001dc8:	4b22      	ldr	r3, [pc, #136]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001dca:	4a23      	ldr	r2, [pc, #140]	@ (8001e58 <MX_USART3_UART_Init+0x94>)
 8001dcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8001dce:	4b21      	ldr	r3, [pc, #132]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001dd0:	4a22      	ldr	r2, [pc, #136]	@ (8001e5c <MX_USART3_UART_Init+0x98>)
 8001dd2:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dda:	4b1e      	ldr	r3, [pc, #120]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001de0:	4b1c      	ldr	r3, [pc, #112]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001de6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001de8:	220c      	movs	r2, #12
 8001dea:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dec:	4b19      	ldr	r3, [pc, #100]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df2:	4b18      	ldr	r3, [pc, #96]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df8:	4b16      	ldr	r3, [pc, #88]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e04:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e0a:	4812      	ldr	r0, [pc, #72]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e0c:	f004 f834 	bl	8005e78 <HAL_UART_Init>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8001e16:	f000 f88f 	bl	8001f38 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	480d      	ldr	r0, [pc, #52]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e1e:	f004 ff25 	bl	8006c6c <HAL_UARTEx_SetTxFifoThreshold>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8001e28:	f000 f886 	bl	8001f38 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	4809      	ldr	r0, [pc, #36]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e30:	f004 ff5a 	bl	8006ce8 <HAL_UARTEx_SetRxFifoThreshold>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8001e3a:	f000 f87d 	bl	8001f38 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	@ (8001e54 <MX_USART3_UART_Init+0x90>)
 8001e40:	f004 fedb 	bl	8006bfa <HAL_UARTEx_DisableFifoMode>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8001e4a:	f000 f875 	bl	8001f38 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000500 	.word	0x20000500
 8001e58:	40004800 	.word	0x40004800
 8001e5c:	0007a120 	.word	0x0007a120

08001e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08a      	sub	sp, #40	@ 0x28
 8001e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
 8001e74:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e76:	4b24      	ldr	r3, [pc, #144]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7a:	4a23      	ldr	r2, [pc, #140]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e7c:	f043 0304 	orr.w	r3, r3, #4
 8001e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e82:	4b21      	ldr	r3, [pc, #132]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e86:	f003 0304 	and.w	r3, r3, #4
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e92:	4a1d      	ldr	r2, [pc, #116]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e94:	f043 0320 	orr.w	r3, r3, #32
 8001e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9e:	f003 0320 	and.w	r3, r3, #32
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	4a17      	ldr	r2, [pc, #92]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001eac:	f043 0301 	orr.w	r3, r3, #1
 8001eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eb2:	4b15      	ldr	r3, [pc, #84]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	60bb      	str	r3, [r7, #8]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebe:	4b12      	ldr	r3, [pc, #72]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec2:	4a11      	ldr	r2, [pc, #68]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eca:	4b0f      	ldr	r3, [pc, #60]	@ (8001f08 <MX_GPIO_Init+0xa8>)
 8001ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001edc:	480b      	ldr	r0, [pc, #44]	@ (8001f0c <MX_GPIO_Init+0xac>)
 8001ede:	f001 fc77 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8001ee2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4804      	ldr	r0, [pc, #16]	@ (8001f0c <MX_GPIO_Init+0xac>)
 8001efc:	f001 fae6 	bl	80034cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f00:	bf00      	nop
 8001f02:	3728      	adds	r7, #40	@ 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	48000400 	.word	0x48000400

08001f10 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d102      	bne.n	8001f26 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001f20:	4b04      	ldr	r3, [pc, #16]	@ (8001f34 <BSP_PB_Callback+0x24>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
  }
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000334 	.word	0x20000334

08001f38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f3c:	b672      	cpsid	i
}
 8001f3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <Error_Handler+0x8>

08001f44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f56:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	4a08      	ldr	r2, [pc, #32]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f6e:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_MspInit+0x44>)
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f7a:	f001 fcff 	bl	800397c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000

08001f8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a13      	ldr	r2, [pc, #76]	@ (8001fe8 <HAL_TIM_Base_MspInit+0x5c>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f9e:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fa2:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fa4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fb6:	e010      	b.n	8001fda <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fc0:	d10b      	bne.n	8001fda <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc6:	4a09      	ldr	r2, [pc, #36]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <HAL_TIM_Base_MspInit+0x60>)
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
}
 8001fda:	bf00      	nop
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	40012c00 	.word	0x40012c00
 8001fec:	40021000 	.word	0x40021000

08001ff0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b090      	sub	sp, #64	@ 0x40
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a6c      	ldr	r2, [pc, #432]	@ (80021c0 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d129      	bne.n	8002066 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002012:	4b6c      	ldr	r3, [pc, #432]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	4a6b      	ldr	r2, [pc, #428]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002018:	f043 0302 	orr.w	r3, r3, #2
 800201c:	6593      	str	r3, [r2, #88]	@ 0x58
 800201e:	4b69      	ldr	r3, [pc, #420]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002028:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	4b66      	ldr	r3, [pc, #408]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202e:	4a65      	ldr	r2, [pc, #404]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002036:	4b63      	ldr	r3, [pc, #396]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002042:	2350      	movs	r3, #80	@ 0x50
 8002044:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002052:	2302      	movs	r3, #2
 8002054:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002060:	f001 fa34 	bl	80034cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002064:	e0a7      	b.n	80021b6 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a57      	ldr	r2, [pc, #348]	@ (80021c8 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d12a      	bne.n	80020c6 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002070:	4b54      	ldr	r3, [pc, #336]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002074:	4a53      	ldr	r2, [pc, #332]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002076:	f043 0304 	orr.w	r3, r3, #4
 800207a:	6593      	str	r3, [r2, #88]	@ 0x58
 800207c:	4b51      	ldr	r3, [pc, #324]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800207e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	623b      	str	r3, [r7, #32]
 8002086:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002088:	4b4e      	ldr	r3, [pc, #312]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800208a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208c:	4a4d      	ldr	r2, [pc, #308]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800208e:	f043 0301 	orr.w	r3, r3, #1
 8002092:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002094:	4b4b      	ldr	r3, [pc, #300]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002098:	f003 0301 	and.w	r3, r3, #1
 800209c:	61fb      	str	r3, [r7, #28]
 800209e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80020a0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80020a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020aa:	2300      	movs	r3, #0
 80020ac:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ae:	2300      	movs	r3, #0
 80020b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80020b2:	230a      	movs	r3, #10
 80020b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020ba:	4619      	mov	r1, r3
 80020bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020c0:	f001 fa04 	bl	80034cc <HAL_GPIO_Init>
}
 80020c4:	e077      	b.n	80021b6 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a40      	ldr	r2, [pc, #256]	@ (80021cc <HAL_TIM_Encoder_MspInit+0x1dc>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d145      	bne.n	800215c <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020d0:	4b3c      	ldr	r3, [pc, #240]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d4:	4a3b      	ldr	r2, [pc, #236]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020d6:	f043 0308 	orr.w	r3, r3, #8
 80020da:	6593      	str	r3, [r2, #88]	@ 0x58
 80020dc:	4b39      	ldr	r3, [pc, #228]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e8:	4b36      	ldr	r3, [pc, #216]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ec:	4a35      	ldr	r2, [pc, #212]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f4:	4b33      	ldr	r3, [pc, #204]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002100:	4b30      	ldr	r3, [pc, #192]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	4a2f      	ldr	r2, [pc, #188]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800210c:	4b2d      	ldr	r3, [pc, #180]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002118:	2304      	movs	r3, #4
 800211a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002128:	2302      	movs	r3, #2
 800212a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002130:	4619      	mov	r1, r3
 8002132:	4827      	ldr	r0, [pc, #156]	@ (80021d0 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002134:	f001 f9ca 	bl	80034cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002138:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800213c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213e:	2302      	movs	r3, #2
 8002140:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002146:	2300      	movs	r3, #0
 8002148:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 800214a:	2301      	movs	r3, #1
 800214c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800214e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002152:	4619      	mov	r1, r3
 8002154:	481f      	ldr	r0, [pc, #124]	@ (80021d4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002156:	f001 f9b9 	bl	80034cc <HAL_GPIO_Init>
}
 800215a:	e02c      	b.n	80021b6 <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1d      	ldr	r2, [pc, #116]	@ (80021d8 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d127      	bne.n	80021b6 <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002166:	4b17      	ldr	r3, [pc, #92]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216a:	4a16      	ldr	r2, [pc, #88]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800216c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002170:	6613      	str	r3, [r2, #96]	@ 0x60
 8002172:	4b14      	ldr	r3, [pc, #80]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002176:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800217e:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	4a10      	ldr	r2, [pc, #64]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002184:	f043 0304 	orr.w	r3, r3, #4
 8002188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800218a:	4b0e      	ldr	r3, [pc, #56]	@ (80021c4 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002196:	23c0      	movs	r3, #192	@ 0xc0
 8002198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219a:	2302      	movs	r3, #2
 800219c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a2:	2300      	movs	r3, #0
 80021a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80021a6:	2304      	movs	r3, #4
 80021a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80021ae:	4619      	mov	r1, r3
 80021b0:	4808      	ldr	r0, [pc, #32]	@ (80021d4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 80021b2:	f001 f98b 	bl	80034cc <HAL_GPIO_Init>
}
 80021b6:	bf00      	nop
 80021b8:	3740      	adds	r7, #64	@ 0x40
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40000400 	.word	0x40000400
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40000800 	.word	0x40000800
 80021cc:	40000c00 	.word	0x40000c00
 80021d0:	48000400 	.word	0x48000400
 80021d4:	48000800 	.word	0x48000800
 80021d8:	40013400 	.word	0x40013400

080021dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a2b      	ldr	r2, [pc, #172]	@ (80022a8 <HAL_TIM_MspPostInit+0xcc>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d11c      	bne.n	8002238 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021fe:	4b2b      	ldr	r3, [pc, #172]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	4a2a      	ldr	r2, [pc, #168]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800220a:	4b28      	ldr	r3, [pc, #160]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Steering_PWM4_Pin|Steering_PWM3_Pin|Steering_PWM2_Pin|Steering_PWM1_Pin;
 8002216:	230f      	movs	r3, #15
 8002218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002226:	2302      	movs	r3, #2
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800222a:	f107 0314 	add.w	r3, r7, #20
 800222e:	4619      	mov	r1, r3
 8002230:	481f      	ldr	r0, [pc, #124]	@ (80022b0 <HAL_TIM_MspPostInit+0xd4>)
 8002232:	f001 f94b 	bl	80034cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002236:	e033      	b.n	80022a0 <HAL_TIM_MspPostInit+0xc4>
  else if(htim->Instance==TIM2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002240:	d12e      	bne.n	80022a0 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	4b1a      	ldr	r3, [pc, #104]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002246:	4a19      	ldr	r2, [pc, #100]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800224e:	4b17      	ldr	r3, [pc, #92]	@ (80022ac <HAL_TIM_MspPostInit+0xd0>)
 8002250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Driving_PWM1_Pin|Driving_PWM2_Pin;
 800225a:	2303      	movs	r3, #3
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800226a:	2301      	movs	r3, #1
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002278:	f001 f928 	bl	80034cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Driving_PWM3_Pin|Driving_PWM4_Pin;
 800227c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 800228e:	230a      	movs	r3, #10
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002292:	f107 0314 	add.w	r3, r7, #20
 8002296:	4619      	mov	r1, r3
 8002298:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800229c:	f001 f916 	bl	80034cc <HAL_GPIO_Init>
}
 80022a0:	bf00      	nop
 80022a2:	3728      	adds	r7, #40	@ 0x28
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40012c00 	.word	0x40012c00
 80022ac:	40021000 	.word	0x40021000
 80022b0:	48000800 	.word	0x48000800

080022b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b09e      	sub	sp, #120	@ 0x78
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022cc:	f107 0310 	add.w	r3, r7, #16
 80022d0:	2254      	movs	r2, #84	@ 0x54
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f006 fc59 	bl	8008b8c <memset>
  if(huart->Instance==USART3)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_UART_MspInit+0xa8>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d136      	bne.n	8002352 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022e4:	2304      	movs	r3, #4
 80022e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ec:	f107 0310 	add.w	r3, r7, #16
 80022f0:	4618      	mov	r0, r3
 80022f2:	f002 f881 	bl	80043f8 <HAL_RCCEx_PeriphCLKConfig>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022fc:	f7ff fe1c 	bl	8001f38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002300:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <HAL_UART_MspInit+0xac>)
 8002302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002304:	4a16      	ldr	r2, [pc, #88]	@ (8002360 <HAL_UART_MspInit+0xac>)
 8002306:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800230a:	6593      	str	r3, [r2, #88]	@ 0x58
 800230c:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <HAL_UART_MspInit+0xac>)
 800230e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002310:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002318:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <HAL_UART_MspInit+0xac>)
 800231a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231c:	4a10      	ldr	r2, [pc, #64]	@ (8002360 <HAL_UART_MspInit+0xac>)
 800231e:	f043 0302 	orr.w	r3, r3, #2
 8002322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002324:	4b0e      	ldr	r3, [pc, #56]	@ (8002360 <HAL_UART_MspInit+0xac>)
 8002326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002330:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002334:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002336:	2302      	movs	r3, #2
 8002338:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233e:	2300      	movs	r3, #0
 8002340:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002342:	2307      	movs	r3, #7
 8002344:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002346:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800234a:	4619      	mov	r1, r3
 800234c:	4805      	ldr	r0, [pc, #20]	@ (8002364 <HAL_UART_MspInit+0xb0>)
 800234e:	f001 f8bd 	bl	80034cc <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002352:	bf00      	nop
 8002354:	3778      	adds	r7, #120	@ 0x78
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40004800 	.word	0x40004800
 8002360:	40021000 	.word	0x40021000
 8002364:	48000400 	.word	0x48000400

08002368 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800236c:	bf00      	nop
 800236e:	e7fd      	b.n	800236c <NMI_Handler+0x4>

08002370 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <HardFault_Handler+0x4>

08002378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <MemManage_Handler+0x4>

08002380 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <BusFault_Handler+0x4>

08002388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800238c:	bf00      	nop
 800238e:	e7fd      	b.n	800238c <UsageFault_Handler+0x4>

08002390 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023be:	f000 fed5 	bl	800316c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023ca:	2000      	movs	r0, #0
 80023cc:	f000 fd98 	bl	8002f00 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <SM_Init>:
static float steering_pid_update(SteeringMotor* motor, float target, float current);
static int16_t clamp_pid_output(float pid_output, int16_t min_pwm, int16_t max_pwm);
static void set_steering_pwm(SteeringMotor* motor, int16_t pwm);
static void constrain_pulse_width(uint16_t* pulse, uint16_t min, uint16_t max);

void SM_Init(SwerveModule* module) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
    // Initialize steering motor PWM
    HAL_TIM_PWM_Start(module->steering.pwm_tim, module->steering.pwm_channel);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4619      	mov	r1, r3
 80023e6:	4610      	mov	r0, r2
 80023e8:	f002 fb0c 	bl	8004a04 <HAL_TIM_PWM_Start>

    // Initialize encoder timer
    HAL_TIM_Encoder_Start(module->steering.encoder_tim, TIM_CHANNEL_ALL);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	213c      	movs	r1, #60	@ 0x3c
 80023f2:	4618      	mov	r0, r3
 80023f4:	f002 fcbe 	bl	8004d74 <HAL_TIM_Encoder_Start>

    // Initialize driving motor PWM
    HAL_TIM_PWM_Start(module->driving.pwm_tim, module->driving.pwm_channel);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002400:	4619      	mov	r1, r3
 8002402:	4610      	mov	r0, r2
 8002404:	f002 fafe 	bl	8004a04 <HAL_TIM_PWM_Start>
//    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, module->driving.arming_pulse);
    // Reset PID parameters
    module->steering.prev_error = 0.0f;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	629a      	str	r2, [r3, #40]	@ 0x28
    module->steering.integral = 0.0f;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <clamp_pid_output>:

static int16_t clamp_pid_output(float pid_output, int16_t min_pwm, int16_t max_pwm) {
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	ed87 0a01 	vstr	s0, [r7, #4]
 800242a:	4603      	mov	r3, r0
 800242c:	460a      	mov	r2, r1
 800242e:	807b      	strh	r3, [r7, #2]
 8002430:	4613      	mov	r3, r2
 8002432:	803b      	strh	r3, [r7, #0]
    if (pid_output < min_pwm) return min_pwm;
 8002434:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002440:	ed97 7a01 	vldr	s14, [r7, #4]
 8002444:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244c:	d502      	bpl.n	8002454 <clamp_pid_output+0x34>
 800244e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002452:	e016      	b.n	8002482 <clamp_pid_output+0x62>
    if (pid_output > max_pwm) return max_pwm;
 8002454:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002460:	ed97 7a01 	vldr	s14, [r7, #4]
 8002464:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246c:	dd02      	ble.n	8002474 <clamp_pid_output+0x54>
 800246e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002472:	e006      	b.n	8002482 <clamp_pid_output+0x62>
    return (int16_t)pid_output;
 8002474:	edd7 7a01 	vldr	s15, [r7, #4]
 8002478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800247c:	ee17 3a90 	vmov	r3, s15
 8002480:	b21b      	sxth	r3, r3
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <SM_UpdateSteering>:

void SM_UpdateSteering(SwerveModule* module, float target_angle) {
 800248e:	b580      	push	{r7, lr}
 8002490:	b084      	sub	sp, #16
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	ed87 0a00 	vstr	s0, [r7]
    float current = SM_GetCurrentAngle(module);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f89c 	bl	80025d8 <SM_GetCurrentAngle>
 80024a0:	ed87 0a03 	vstr	s0, [r7, #12]
    float pid_output = steering_pid_update(&module->steering, target_angle, current);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	edd7 0a03 	vldr	s1, [r7, #12]
 80024aa:	ed97 0a00 	vldr	s0, [r7]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fa52 	bl	8002958 <steering_pid_update>
 80024b4:	ed87 0a02 	vstr	s0, [r7, #8]

    // Clamp the PID output if necessary (choose appropriate PWM limits)
    pid_output = clamp_pid_output(pid_output, -module->steering.max_pwm, module->steering.max_pwm);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	b29b      	uxth	r3, r3
 80024be:	425b      	negs	r3, r3
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	b21a      	sxth	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	b21b      	sxth	r3, r3
 80024ca:	4619      	mov	r1, r3
 80024cc:	4610      	mov	r0, r2
 80024ce:	ed97 0a02 	vldr	s0, [r7, #8]
 80024d2:	f7ff ffa5 	bl	8002420 <clamp_pid_output>
 80024d6:	4603      	mov	r3, r0
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024e0:	edc7 7a02 	vstr	s15, [r7, #8]

    set_steering_pwm(&module->steering, (int16_t)pid_output);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80024ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ee:	ee17 2a90 	vmov	r2, s15
 80024f2:	b212      	sxth	r2, r2
 80024f4:	4611      	mov	r1, r2
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 fa9f 	bl	8002a3a <set_steering_pwm>
}
 80024fc:	bf00      	nop
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <SM_UpdateDriving>:

void SM_UpdateDriving(SwerveModule* module, float speed) {
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	ed87 0a00 	vstr	s0, [r7]
	uint16_t target_speed = module->driving.min_pulse + (uint16_t)((module->driving.max_pulse - module->driving.min_pulse) * fabsf(speed));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002518:	4619      	mov	r1, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800251e:	1acb      	subs	r3, r1, r3
 8002520:	ee07 3a90 	vmov	s15, r3
 8002524:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002528:	edd7 7a00 	vldr	s15, [r7]
 800252c:	eef0 7ae7 	vabs.f32	s15, s15
 8002530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002534:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002538:	ee17 3a90 	vmov	r3, s15
 800253c:	b29b      	uxth	r3, r3
 800253e:	4413      	add	r3, r2
 8002540:	b29b      	uxth	r3, r3
 8002542:	81fb      	strh	r3, [r7, #14]
    constrain_pulse_width(&target_speed, module->driving.min_pulse, module->driving.max_pulse);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800254c:	f107 030e 	add.w	r3, r7, #14
 8002550:	4618      	mov	r0, r3
 8002552:	f000 fae4 	bl	8002b1e <constrain_pulse_width>
	#ifdef DEBUG_PRINT    // For debugging, you might print the pulse:
		 printf("Driving speed: %d\n", target_speed);
		 printf("Driving PSC: %lu, ARR: %lu\n", module->driving.pwm_tim->Instance->PSC, module->driving.pwm_tim->Instance->ARR);
	#endif

    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800255a:	2b00      	cmp	r3, #0
 800255c:	d105      	bne.n	800256a <SM_UpdateDriving+0x66>
 800255e:	89fa      	ldrh	r2, [r7, #14]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002568:	e031      	b.n	80025ce <SM_UpdateDriving+0xca>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800256e:	2b04      	cmp	r3, #4
 8002570:	d106      	bne.n	8002580 <SM_UpdateDriving+0x7c>
 8002572:	89f9      	ldrh	r1, [r7, #14]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	460b      	mov	r3, r1
 800257c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800257e:	e026      	b.n	80025ce <SM_UpdateDriving+0xca>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002584:	2b08      	cmp	r3, #8
 8002586:	d106      	bne.n	8002596 <SM_UpdateDriving+0x92>
 8002588:	89f9      	ldrh	r1, [r7, #14]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	460b      	mov	r3, r1
 8002592:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002594:	e01b      	b.n	80025ce <SM_UpdateDriving+0xca>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259a:	2b0c      	cmp	r3, #12
 800259c:	d106      	bne.n	80025ac <SM_UpdateDriving+0xa8>
 800259e:	89f9      	ldrh	r1, [r7, #14]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	460b      	mov	r3, r1
 80025a8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80025aa:	e010      	b.n	80025ce <SM_UpdateDriving+0xca>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b0:	2b10      	cmp	r3, #16
 80025b2:	d106      	bne.n	80025c2 <SM_UpdateDriving+0xbe>
 80025b4:	89f9      	ldrh	r1, [r7, #14]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	460b      	mov	r3, r1
 80025be:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80025c0:	e005      	b.n	80025ce <SM_UpdateDriving+0xca>
    __HAL_TIM_SET_COMPARE(module->driving.pwm_tim, module->driving.pwm_channel, target_speed);
 80025c2:	89f9      	ldrh	r1, [r7, #14]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	460b      	mov	r3, r1
 80025cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <SM_GetCurrentAngle>:
//    // Convert the encoder counts to an angle.
//    // (Assumes module->counts_per_degree is set appropriately.)
//    return counts * module->counts_per_degree * 360.0f;
//}

float SM_GetCurrentAngle(SwerveModule* module) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
    int32_t counts = (int16_t)(module->steering.encoder_tim->Instance->CNT);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	b21b      	sxth	r3, r3
 80025ea:	60fb      	str	r3, [r7, #12]
//    printf("32bit %ld, 16bit %d", (int32_t)module->steering.encoder_tim->Instance->CNT, (int16_t)module->steering.encoder_tim->Instance->CNT);     // For 32-bit timer, use the full value;

//	#ifdef DEBUG_PRINT
		printf("Encoder Counts: %ld\n", counts);
 80025ec:	68f9      	ldr	r1, [r7, #12]
 80025ee:	480b      	ldr	r0, [pc, #44]	@ (800261c <SM_GetCurrentAngle+0x44>)
 80025f0:	f006 fa4a 	bl	8008a88 <iprintf>
//	#endif

    // Convert the encoder counts to an angle.
    // (Assumes module->counts_per_degree is set appropriately.)
    return counts * module->counts_per_degree * 360.0f;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002608:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002620 <SM_GetCurrentAngle+0x48>
 800260c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002610:	eeb0 0a67 	vmov.f32	s0, s15
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	0800c174 	.word	0x0800c174
 8002620:	43b40000 	.word	0x43b40000

08002624 <SM_SteeringAtTarget>:

bool SM_SteeringAtTarget(SwerveModule* module, float target_angle, float tolerance) {
 8002624:	b5b0      	push	{r4, r5, r7, lr}
 8002626:	b088      	sub	sp, #32
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002630:	edc7 0a01 	vstr	s1, [r7, #4]
    float current = SM_GetCurrentAngle(module);
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f7ff ffcf 	bl	80025d8 <SM_GetCurrentAngle>
 800263a:	ed87 0a05 	vstr	s0, [r7, #20]

//#ifdef DEBUG_PRINT    // For debugging, you might print the pulse:
    printf("Current angle: %f Target angle: %f\n", current, target_angle);
 800263e:	6978      	ldr	r0, [r7, #20]
 8002640:	f7fd ffaa 	bl	8000598 <__aeabi_f2d>
 8002644:	4604      	mov	r4, r0
 8002646:	460d      	mov	r5, r1
 8002648:	68b8      	ldr	r0, [r7, #8]
 800264a:	f7fd ffa5 	bl	8000598 <__aeabi_f2d>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	e9cd 2300 	strd	r2, r3, [sp]
 8002656:	4622      	mov	r2, r4
 8002658:	462b      	mov	r3, r5
 800265a:	480c      	ldr	r0, [pc, #48]	@ (800268c <SM_SteeringAtTarget+0x68>)
 800265c:	f006 fa14 	bl	8008a88 <iprintf>
//#endif

    return fabsf(current - target_angle) <= tolerance;
 8002660:	ed97 7a05 	vldr	s14, [r7, #20]
 8002664:	edd7 7a02 	vldr	s15, [r7, #8]
 8002668:	ee77 7a67 	vsub.f32	s15, s14, s15
 800266c:	eef0 7ae7 	vabs.f32	s15, s15
 8002670:	ed97 7a01 	vldr	s14, [r7, #4]
 8002674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	bfac      	ite	ge
 800267e:	2301      	movge	r3, #1
 8002680:	2300      	movlt	r3, #0
 8002682:	b2db      	uxtb	r3, r3
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bdb0      	pop	{r4, r5, r7, pc}
 800268c:	0800c18c 	.word	0x0800c18c

08002690 <SM_CalibrateESC>:

void SM_CalibrateESC(DrivingMotor* motor) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->max_pulse);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d106      	bne.n	80026ae <SM_CalibrateESC+0x1e>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	895a      	ldrh	r2, [r3, #10]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80026ac:	e036      	b.n	800271c <SM_CalibrateESC+0x8c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	d107      	bne.n	80026c6 <SM_CalibrateESC+0x36>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	8959      	ldrh	r1, [r3, #10]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	460b      	mov	r3, r1
 80026c2:	6393      	str	r3, [r2, #56]	@ 0x38
 80026c4:	e02a      	b.n	800271c <SM_CalibrateESC+0x8c>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b08      	cmp	r3, #8
 80026cc:	d107      	bne.n	80026de <SM_CalibrateESC+0x4e>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8959      	ldrh	r1, [r3, #10]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	460b      	mov	r3, r1
 80026da:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80026dc:	e01e      	b.n	800271c <SM_CalibrateESC+0x8c>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b0c      	cmp	r3, #12
 80026e4:	d107      	bne.n	80026f6 <SM_CalibrateESC+0x66>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	8959      	ldrh	r1, [r3, #10]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	460b      	mov	r3, r1
 80026f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f4:	e012      	b.n	800271c <SM_CalibrateESC+0x8c>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b10      	cmp	r3, #16
 80026fc:	d107      	bne.n	800270e <SM_CalibrateESC+0x7e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	8959      	ldrh	r1, [r3, #10]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	460b      	mov	r3, r1
 800270a:	6493      	str	r3, [r2, #72]	@ 0x48
 800270c:	e006      	b.n	800271c <SM_CalibrateESC+0x8c>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	8959      	ldrh	r1, [r3, #10]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	460b      	mov	r3, r1
 800271a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    printf("Driving Calibrate PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272c:	461a      	mov	r2, r3
 800272e:	486f      	ldr	r0, [pc, #444]	@ (80028ec <SM_CalibrateESC+0x25c>)
 8002730:	f006 f9aa 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800273c:	4619      	mov	r1, r3
 800273e:	486c      	ldr	r0, [pc, #432]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002740:	f006 f9a2 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR2);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274c:	4619      	mov	r1, r3
 800274e:	4868      	ldr	r0, [pc, #416]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002750:	f006 f99a 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR3);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800275c:	4619      	mov	r1, r3
 800275e:	4864      	ldr	r0, [pc, #400]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002760:	f006 f992 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR4);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	4619      	mov	r1, r3
 800276e:	4860      	ldr	r0, [pc, #384]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002770:	f006 f98a 	bl	8008a88 <iprintf>
	HAL_Delay(7000);
 8002774:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8002778:	f000 fd16 	bl	80031a8 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->min_pulse);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d106      	bne.n	8002792 <SM_CalibrateESC+0x102>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	891a      	ldrh	r2, [r3, #8]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002790:	e036      	b.n	8002800 <SM_CalibrateESC+0x170>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b04      	cmp	r3, #4
 8002798:	d107      	bne.n	80027aa <SM_CalibrateESC+0x11a>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	8919      	ldrh	r1, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	460b      	mov	r3, r1
 80027a6:	6393      	str	r3, [r2, #56]	@ 0x38
 80027a8:	e02a      	b.n	8002800 <SM_CalibrateESC+0x170>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d107      	bne.n	80027c2 <SM_CalibrateESC+0x132>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	8919      	ldrh	r1, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	460b      	mov	r3, r1
 80027be:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80027c0:	e01e      	b.n	8002800 <SM_CalibrateESC+0x170>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b0c      	cmp	r3, #12
 80027c8:	d107      	bne.n	80027da <SM_CalibrateESC+0x14a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	8919      	ldrh	r1, [r3, #8]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	460b      	mov	r3, r1
 80027d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d8:	e012      	b.n	8002800 <SM_CalibrateESC+0x170>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b10      	cmp	r3, #16
 80027e0:	d107      	bne.n	80027f2 <SM_CalibrateESC+0x162>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	8919      	ldrh	r1, [r3, #8]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	460b      	mov	r3, r1
 80027ee:	6493      	str	r3, [r2, #72]	@ 0x48
 80027f0:	e006      	b.n	8002800 <SM_CalibrateESC+0x170>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	8919      	ldrh	r1, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	460b      	mov	r3, r1
 80027fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
    printf("Driving Calibrate PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002810:	461a      	mov	r2, r3
 8002812:	4836      	ldr	r0, [pc, #216]	@ (80028ec <SM_CalibrateESC+0x25c>)
 8002814:	f006 f938 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR1);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002820:	4619      	mov	r1, r3
 8002822:	4833      	ldr	r0, [pc, #204]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002824:	f006 f930 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR2);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002830:	4619      	mov	r1, r3
 8002832:	482f      	ldr	r0, [pc, #188]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002834:	f006 f928 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR3);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002840:	4619      	mov	r1, r3
 8002842:	482b      	ldr	r0, [pc, #172]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002844:	f006 f920 	bl	8008a88 <iprintf>
    printf("Driving Calibrate PCC: %lu\n", motor->pwm_tim->Instance->CCR4);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002850:	4619      	mov	r1, r3
 8002852:	4827      	ldr	r0, [pc, #156]	@ (80028f0 <SM_CalibrateESC+0x260>)
 8002854:	f006 f918 	bl	8008a88 <iprintf>
	HAL_Delay(8000);
 8002858:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 800285c:	f000 fca4 	bl	80031a8 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d106      	bne.n	8002876 <SM_CalibrateESC+0x1e6>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	899a      	ldrh	r2, [r3, #12]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002874:	e036      	b.n	80028e4 <SM_CalibrateESC+0x254>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	2b04      	cmp	r3, #4
 800287c:	d107      	bne.n	800288e <SM_CalibrateESC+0x1fe>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	8999      	ldrh	r1, [r3, #12]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	460b      	mov	r3, r1
 800288a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800288c:	e02a      	b.n	80028e4 <SM_CalibrateESC+0x254>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	2b08      	cmp	r3, #8
 8002894:	d107      	bne.n	80028a6 <SM_CalibrateESC+0x216>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	8999      	ldrh	r1, [r3, #12]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	460b      	mov	r3, r1
 80028a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80028a4:	e01e      	b.n	80028e4 <SM_CalibrateESC+0x254>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b0c      	cmp	r3, #12
 80028ac:	d107      	bne.n	80028be <SM_CalibrateESC+0x22e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	8999      	ldrh	r1, [r3, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	460b      	mov	r3, r1
 80028ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80028bc:	e012      	b.n	80028e4 <SM_CalibrateESC+0x254>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b10      	cmp	r3, #16
 80028c4:	d107      	bne.n	80028d6 <SM_CalibrateESC+0x246>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	8999      	ldrh	r1, [r3, #12]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	460b      	mov	r3, r1
 80028d2:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80028d4:	e006      	b.n	80028e4 <SM_CalibrateESC+0x254>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, motor->arming_pulse);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	8999      	ldrh	r1, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	460b      	mov	r3, r1
 80028e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80028e4:	bf00      	nop
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	0800c1b0 	.word	0x0800c1b0
 80028f0:	0800c1d8 	.word	0x0800c1d8

080028f4 <normalize_angle_error>:

static float normalize_angle_error(float error) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	ed87 0a01 	vstr	s0, [r7, #4]
    // Wrap error to [-180, 180)
    error = fmodf(error + 180.0f, 360.0f);
 80028fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002902:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002950 <normalize_angle_error+0x5c>
 8002906:	ee77 7a87 	vadd.f32	s15, s15, s14
 800290a:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8002954 <normalize_angle_error+0x60>
 800290e:	eeb0 0a67 	vmov.f32	s0, s15
 8002912:	f009 fa7b 	bl	800be0c <fmodf>
 8002916:	ed87 0a01 	vstr	s0, [r7, #4]
    if (error < 0)
 800291a:	edd7 7a01 	vldr	s15, [r7, #4]
 800291e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002926:	d507      	bpl.n	8002938 <normalize_angle_error+0x44>
        error += 360.0f;
 8002928:	edd7 7a01 	vldr	s15, [r7, #4]
 800292c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002954 <normalize_angle_error+0x60>
 8002930:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002934:	edc7 7a01 	vstr	s15, [r7, #4]
    return error - 180.0f;
 8002938:	edd7 7a01 	vldr	s15, [r7, #4]
 800293c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8002950 <normalize_angle_error+0x5c>
 8002940:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8002944:	eeb0 0a67 	vmov.f32	s0, s15
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	43340000 	.word	0x43340000
 8002954:	43b40000 	.word	0x43b40000

08002958 <steering_pid_update>:

// Private function implementations
static float steering_pid_update(SteeringMotor* motor, float target, float current) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	ed87 0a02 	vstr	s0, [r7, #8]
 8002964:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = normalize_angle_error(target - current);
 8002968:	ed97 7a02 	vldr	s14, [r7, #8]
 800296c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002974:	eeb0 0a67 	vmov.f32	s0, s15
 8002978:	f7ff ffbc 	bl	80028f4 <normalize_angle_error>
 800297c:	ed87 0a05 	vstr	s0, [r7, #20]

    // Integral term with clamping
    motor->integral += error * motor->dt;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800298c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002990:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    motor->integral = fmaxf(fminf(motor->integral, motor->integral_limit), -motor->integral_limit);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	ed93 7a08 	vldr	s14, [r3, #32]
 80029aa:	eef0 0a47 	vmov.f32	s1, s14
 80029ae:	eeb0 0a67 	vmov.f32	s0, s15
 80029b2:	f009 faea 	bl	800bf8a <fminf>
 80029b6:	eeb0 7a40 	vmov.f32	s14, s0
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	edd3 7a08 	vldr	s15, [r3, #32]
 80029c0:	eef1 7a67 	vneg.f32	s15, s15
 80029c4:	eef0 0a67 	vmov.f32	s1, s15
 80029c8:	eeb0 0a47 	vmov.f32	s0, s14
 80029cc:	f009 fac0 	bl	800bf50 <fmaxf>
 80029d0:	eef0 7a40 	vmov.f32	s15, s0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Derivative term
    float derivative = (error - motor->prev_error) / motor->dt;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80029e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80029e4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80029ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029f2:	edc7 7a04 	vstr	s15, [r7, #16]
    motor->prev_error = error;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	697a      	ldr	r2, [r7, #20]
 80029fa:	629a      	str	r2, [r3, #40]	@ 0x28

    return (motor->Kp * error) + (motor->Ki * motor->integral) + (motor->Kd * derivative);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a02:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	edd3 6a06 	vldr	s13, [r3, #24]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002a16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	edd3 6a07 	vldr	s13, [r3, #28]
 8002a24:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002a30:	eeb0 0a67 	vmov.f32	s0, s15
 8002a34:	3718      	adds	r7, #24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <set_steering_pwm>:


static void set_steering_pwm(SteeringMotor* motor, int16_t pwm) {
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b084      	sub	sp, #16
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
 8002a42:	460b      	mov	r3, r1
 8002a44:	807b      	strh	r3, [r7, #2]
    bool direction = (pwm <= 0);
 8002a46:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bfd4      	ite	le
 8002a4e:	2301      	movle	r3, #1
 8002a50:	2300      	movgt	r3, #0
 8002a52:	73fb      	strb	r3, [r7, #15]
    pwm = (int16_t)fminf(fabsf(pwm), __HAL_TIM_GET_AUTORELOAD(motor->pwm_tim));
 8002a54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002a58:	ee07 3a90 	vmov	s15, r3
 8002a5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a60:	eef0 7ae7 	vabs.f32	s15, s15
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6c:	ee07 3a10 	vmov	s14, r3
 8002a70:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002a74:	eef0 0a47 	vmov.f32	s1, s14
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	f009 fa85 	bl	800bf8a <fminf>
 8002a80:	eef0 7a40 	vmov.f32	s15, s0
 8002a84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a88:	ee17 3a90 	vmov	r3, s15
 8002a8c:	807b      	strh	r3, [r7, #2]
	#ifdef DEBUG_PRINT
		printf("Steering PSC: %lu, ARR: %lu\n", motor->pwm_tim->Instance->PSC, motor->pwm_tim->Instance->ARR);
		printf("Direction: %d, pwm: %d\n", direction, pwm);
	#endif

    HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, direction);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6818      	ldr	r0, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	889b      	ldrh	r3, [r3, #4]
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	4619      	mov	r1, r3
 8002a9a:	f000 fe99 	bl	80037d0 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d105      	bne.n	8002ab2 <set_steering_pwm+0x78>
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002ab0:	e031      	b.n	8002b16 <set_steering_pwm+0xdc>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	d106      	bne.n	8002ac8 <set_steering_pwm+0x8e>
 8002aba:	8879      	ldrh	r1, [r7, #2]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002ac6:	e026      	b.n	8002b16 <set_steering_pwm+0xdc>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d106      	bne.n	8002ade <set_steering_pwm+0xa4>
 8002ad0:	8879      	ldrh	r1, [r7, #2]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002adc:	e01b      	b.n	8002b16 <set_steering_pwm+0xdc>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	d106      	bne.n	8002af4 <set_steering_pwm+0xba>
 8002ae6:	8879      	ldrh	r1, [r7, #2]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	460b      	mov	r3, r1
 8002af0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002af2:	e010      	b.n	8002b16 <set_steering_pwm+0xdc>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	2b10      	cmp	r3, #16
 8002afa:	d106      	bne.n	8002b0a <set_steering_pwm+0xd0>
 8002afc:	8879      	ldrh	r1, [r7, #2]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	460b      	mov	r3, r1
 8002b06:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8002b08:	e005      	b.n	8002b16 <set_steering_pwm+0xdc>
    __HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->pwm_channel, (uint16_t)pwm);
 8002b0a:	8879      	ldrh	r1, [r7, #2]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	460b      	mov	r3, r1
 8002b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <constrain_pulse_width>:

static void constrain_pulse_width(uint16_t* pulse, uint16_t min, uint16_t max) {
 8002b1e:	b480      	push	{r7}
 8002b20:	b083      	sub	sp, #12
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	807b      	strh	r3, [r7, #2]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	803b      	strh	r3, [r7, #0]
    if(*pulse < min) *pulse = min;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	887a      	ldrh	r2, [r7, #2]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d902      	bls.n	8002b3e <constrain_pulse_width+0x20>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	887a      	ldrh	r2, [r7, #2]
 8002b3c:	801a      	strh	r2, [r3, #0]
    if(*pulse > max) *pulse = max;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	883a      	ldrh	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d202      	bcs.n	8002b4e <constrain_pulse_width+0x30>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	883a      	ldrh	r2, [r7, #0]
 8002b4c:	801a      	strh	r2, [r3, #0]
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	af00      	add	r7, sp, #0
  return 1;
 8002b5e:	2301      	movs	r3, #1
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <_kill>:

int _kill(int pid, int sig)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b74:	f006 f85c 	bl	8008c30 <__errno>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2216      	movs	r2, #22
 8002b7c:	601a      	str	r2, [r3, #0]
  return -1;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <_exit>:

void _exit (int status)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b082      	sub	sp, #8
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b92:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ffe7 	bl	8002b6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b9c:	bf00      	nop
 8002b9e:	e7fd      	b.n	8002b9c <_exit+0x12>

08002ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	e00a      	b.n	8002bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bb2:	f3af 8000 	nop.w
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	1c5a      	adds	r2, r3, #1
 8002bbc:	60ba      	str	r2, [r7, #8]
 8002bbe:	b2ca      	uxtb	r2, r1
 8002bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	dbf0      	blt.n	8002bb2 <_read+0x12>
  }

  return len;
 8002bd0:	687b      	ldr	r3, [r7, #4]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3718      	adds	r7, #24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b086      	sub	sp, #24
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	e009      	b.n	8002c00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	60ba      	str	r2, [r7, #8]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 f9f7 	bl	8002fe8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	dbf1      	blt.n	8002bec <_write+0x12>
  }
  return len;
 8002c08:	687b      	ldr	r3, [r7, #4]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <_close>:

int _close(int file)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
 8002c32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c3a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <_isatty>:

int _isatty(int file)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c52:	2301      	movs	r3, #1
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c84:	4a14      	ldr	r2, [pc, #80]	@ (8002cd8 <_sbrk+0x5c>)
 8002c86:	4b15      	ldr	r3, [pc, #84]	@ (8002cdc <_sbrk+0x60>)
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c90:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <_sbrk+0x64>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d102      	bne.n	8002c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c98:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <_sbrk+0x64>)
 8002c9a:	4a12      	ldr	r2, [pc, #72]	@ (8002ce4 <_sbrk+0x68>)
 8002c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ce0 <_sbrk+0x64>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d207      	bcs.n	8002cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cac:	f005 ffc0 	bl	8008c30 <__errno>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cb6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cba:	e009      	b.n	8002cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cbc:	4b08      	ldr	r3, [pc, #32]	@ (8002ce0 <_sbrk+0x64>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cc2:	4b07      	ldr	r3, [pc, #28]	@ (8002ce0 <_sbrk+0x64>)
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4413      	add	r3, r2
 8002cca:	4a05      	ldr	r2, [pc, #20]	@ (8002ce0 <_sbrk+0x64>)
 8002ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cce:	68fb      	ldr	r3, [r7, #12]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	20020000 	.word	0x20020000
 8002cdc:	00000400 	.word	0x00000400
 8002ce0:	200005a4 	.word	0x200005a4
 8002ce4:	20000798 	.word	0x20000798

08002ce8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002cec:	4b06      	ldr	r3, [pc, #24]	@ (8002d08 <SystemInit+0x20>)
 8002cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf2:	4a05      	ldr	r2, [pc, #20]	@ (8002d08 <SystemInit+0x20>)
 8002cf4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d0c:	480d      	ldr	r0, [pc, #52]	@ (8002d44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d10:	f7ff ffea 	bl	8002ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d14:	480c      	ldr	r0, [pc, #48]	@ (8002d48 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d16:	490d      	ldr	r1, [pc, #52]	@ (8002d4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d18:	4a0d      	ldr	r2, [pc, #52]	@ (8002d50 <LoopForever+0xe>)
  movs r3, #0
 8002d1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002d1c:	e002      	b.n	8002d24 <LoopCopyDataInit>

08002d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d22:	3304      	adds	r3, #4

08002d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d28:	d3f9      	bcc.n	8002d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d2c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d58 <LoopForever+0x16>)
  movs r3, #0
 8002d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d30:	e001      	b.n	8002d36 <LoopFillZerobss>

08002d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d34:	3204      	adds	r2, #4

08002d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d38:	d3fb      	bcc.n	8002d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d3a:	f005 ff7f 	bl	8008c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d3e:	f7fe fa35 	bl	80011ac <main>

08002d42 <LoopForever>:

LoopForever:
    b LoopForever
 8002d42:	e7fe      	b.n	8002d42 <LoopForever>
  ldr   r0, =_estack
 8002d44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d4c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002d50:	0800c69c 	.word	0x0800c69c
  ldr r2, =_sbss
 8002d54:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002d58:	20000798 	.word	0x20000798

08002d5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d5c:	e7fe      	b.n	8002d5c <ADC1_2_IRQHandler>
	...

08002d60 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8002d6a:	4b16      	ldr	r3, [pc, #88]	@ (8002dc4 <BSP_LED_Init+0x64>)
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d6e:	4a15      	ldr	r2, [pc, #84]	@ (8002dc4 <BSP_LED_Init+0x64>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d76:	4b13      	ldr	r3, [pc, #76]	@ (8002dc4 <BSP_LED_Init+0x64>)
 8002d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	60bb      	str	r3, [r7, #8]
 8002d80:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8002d82:	2320      	movs	r3, #32
 8002d84:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002d86:	2301      	movs	r3, #1
 8002d88:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	4a0c      	ldr	r2, [pc, #48]	@ (8002dc8 <BSP_LED_Init+0x68>)
 8002d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9a:	f107 020c 	add.w	r2, r7, #12
 8002d9e:	4611      	mov	r1, r2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 fb93 	bl	80034cc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	4a07      	ldr	r2, [pc, #28]	@ (8002dc8 <BSP_LED_Init+0x68>)
 8002daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dae:	2120      	movs	r1, #32
 8002db0:	2200      	movs	r2, #0
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 fd0c 	bl	80037d0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	20000008 	.word	0x20000008

08002dcc <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8002dd6:	79fb      	ldrb	r3, [r7, #7]
 8002dd8:	4a06      	ldr	r2, [pc, #24]	@ (8002df4 <BSP_LED_On+0x28>)
 8002dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dde:	2120      	movs	r1, #32
 8002de0:	2201      	movs	r2, #1
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 fcf4 	bl	80037d0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000008 	.word	0x20000008

08002df8 <BSP_LED_Toggle>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	4a06      	ldr	r2, [pc, #24]	@ (8002e20 <BSP_LED_Toggle+0x28>)
 8002e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	4611      	mov	r1, r2
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 fcf6 	bl	8003800 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000008 	.word	0x20000008

08002e24 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	460a      	mov	r2, r1
 8002e2e:	71fb      	strb	r3, [r7, #7]
 8002e30:	4613      	mov	r3, r2
 8002e32:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8002e34:	4b2c      	ldr	r3, [pc, #176]	@ (8002ee8 <BSP_PB_Init+0xc4>)
 8002e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e38:	4a2b      	ldr	r2, [pc, #172]	@ (8002ee8 <BSP_PB_Init+0xc4>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e40:	4b29      	ldr	r3, [pc, #164]	@ (8002ee8 <BSP_PB_Init+0xc4>)
 8002e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002e4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e50:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002e52:	2302      	movs	r3, #2
 8002e54:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e56:	2302      	movs	r3, #2
 8002e58:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002e5a:	79bb      	ldrb	r3, [r7, #6]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10c      	bne.n	8002e7a <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002e60:	2300      	movs	r3, #0
 8002e62:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	4a21      	ldr	r2, [pc, #132]	@ (8002eec <BSP_PB_Init+0xc8>)
 8002e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e6c:	f107 020c 	add.w	r2, r7, #12
 8002e70:	4611      	mov	r1, r2
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 fb2a 	bl	80034cc <HAL_GPIO_Init>
 8002e78:	e031      	b.n	8002ede <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002e7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e7e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	4a1a      	ldr	r2, [pc, #104]	@ (8002eec <BSP_PB_Init+0xc8>)
 8002e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e88:	f107 020c 	add.w	r2, r7, #12
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fb1c 	bl	80034cc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	4a15      	ldr	r2, [pc, #84]	@ (8002ef0 <BSP_PB_Init+0xcc>)
 8002e9a:	441a      	add	r2, r3
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	4915      	ldr	r1, [pc, #84]	@ (8002ef4 <BSP_PB_Init+0xd0>)
 8002ea0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	f000 facc 	bl	8003444 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8002ef0 <BSP_PB_Init+0xcc>)
 8002eb2:	1898      	adds	r0, r3, r2
 8002eb4:	79fb      	ldrb	r3, [r7, #7]
 8002eb6:	4a10      	ldr	r2, [pc, #64]	@ (8002ef8 <BSP_PB_Init+0xd4>)
 8002eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f000 faa3 	bl	800340a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002ec4:	2028      	movs	r0, #40	@ 0x28
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8002efc <BSP_PB_Init+0xd8>)
 8002eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f000 fa66 	bl	80033a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002ed6:	2328      	movs	r3, #40	@ 0x28
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f000 fa7c 	bl	80033d6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3720      	adds	r7, #32
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	2000000c 	.word	0x2000000c
 8002ef0:	200005a8 	.word	0x200005a8
 8002ef4:	0800c218 	.word	0x0800c218
 8002ef8:	20000014 	.word	0x20000014
 8002efc:	20000018 	.word	0x20000018

08002f00 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <BSP_PB_IRQHandler+0x20>)
 8002f10:	4413      	add	r3, r2
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 faaa 	bl	800346c <HAL_EXTI_IRQHandler>
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	200005a8 	.word	0x200005a8

08002f24 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	6039      	str	r1, [r7, #0]
 8002f2e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d903      	bls.n	8002f42 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002f3a:	f06f 0301 	mvn.w	r3, #1
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	e018      	b.n	8002f74 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	2294      	movs	r2, #148	@ 0x94
 8002f46:	fb02 f303 	mul.w	r3, r2, r3
 8002f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8002f80 <BSP_COM_Init+0x5c>)
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 f86e 	bl	8003030 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	2294      	movs	r2, #148	@ 0x94
 8002f58:	fb02 f303 	mul.w	r3, r2, r3
 8002f5c:	4a08      	ldr	r2, [pc, #32]	@ (8002f80 <BSP_COM_Init+0x5c>)
 8002f5e:	4413      	add	r3, r2
 8002f60:	6839      	ldr	r1, [r7, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 f80e 	bl	8002f84 <MX_LPUART1_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d002      	beq.n	8002f74 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8002f6e:	f06f 0303 	mvn.w	r3, #3
 8002f72:	e000      	b.n	8002f76 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002f74:	68fb      	ldr	r3, [r7, #12]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	200005b0 	.word	0x200005b0

08002f84 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8002f8e:	4b15      	ldr	r3, [pc, #84]	@ (8002fe4 <MX_LPUART1_Init+0x60>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	220c      	movs	r2, #12
 8002fa2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	895b      	ldrh	r3, [r3, #10]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	891b      	ldrh	r3, [r3, #8]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	899b      	ldrh	r3, [r3, #12]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002fd0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f002 ff50 	bl	8005e78 <HAL_UART_Init>
 8002fd8:	4603      	mov	r3, r0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000010 	.word	0x20000010

08002fe8 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002ff0:	4b09      	ldr	r3, [pc, #36]	@ (8003018 <__io_putchar+0x30>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	2394      	movs	r3, #148	@ 0x94
 8002ff8:	fb02 f303 	mul.w	r3, r2, r3
 8002ffc:	4a07      	ldr	r2, [pc, #28]	@ (800301c <__io_putchar+0x34>)
 8002ffe:	1898      	adds	r0, r3, r2
 8003000:	1d39      	adds	r1, r7, #4
 8003002:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003006:	2201      	movs	r2, #1
 8003008:	f002 ff86 	bl	8005f18 <HAL_UART_Transmit>
  return ch;
 800300c:	687b      	ldr	r3, [r7, #4]
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20000644 	.word	0x20000644
 800301c:	200005b0 	.word	0x200005b0

08003020 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003024:	2000      	movs	r0, #0
 8003026:	f7fe ff73 	bl	8001f10 <BSP_PB_Callback>
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	@ 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8003038:	4b22      	ldr	r3, [pc, #136]	@ (80030c4 <COM1_MspInit+0x94>)
 800303a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800303c:	4a21      	ldr	r2, [pc, #132]	@ (80030c4 <COM1_MspInit+0x94>)
 800303e:	f043 0301 	orr.w	r3, r3, #1
 8003042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003044:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <COM1_MspInit+0x94>)
 8003046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	613b      	str	r3, [r7, #16]
 800304e:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8003050:	4b1c      	ldr	r3, [pc, #112]	@ (80030c4 <COM1_MspInit+0x94>)
 8003052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003054:	4a1b      	ldr	r2, [pc, #108]	@ (80030c4 <COM1_MspInit+0x94>)
 8003056:	f043 0301 	orr.w	r3, r3, #1
 800305a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800305c:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <COM1_MspInit+0x94>)
 800305e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8003068:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <COM1_MspInit+0x94>)
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	4a15      	ldr	r2, [pc, #84]	@ (80030c4 <COM1_MspInit+0x94>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003074:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <COM1_MspInit+0x94>)
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8003080:	2304      	movs	r3, #4
 8003082:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003084:	2302      	movs	r3, #2
 8003086:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003088:	2302      	movs	r3, #2
 800308a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800308c:	2301      	movs	r3, #1
 800308e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8003090:	230c      	movs	r3, #12
 8003092:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	4619      	mov	r1, r3
 800309a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800309e:	f000 fa15 	bl	80034cc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80030a2:	2308      	movs	r3, #8
 80030a4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80030a6:	2302      	movs	r3, #2
 80030a8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80030aa:	230c      	movs	r3, #12
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80030ae:	f107 0314 	add.w	r3, r7, #20
 80030b2:	4619      	mov	r1, r3
 80030b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030b8:	f000 fa08 	bl	80034cc <HAL_GPIO_Init>
}
 80030bc:	bf00      	nop
 80030be:	3728      	adds	r7, #40	@ 0x28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40021000 	.word	0x40021000

080030c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030d2:	2003      	movs	r0, #3
 80030d4:	f000 f95a 	bl	800338c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030d8:	2000      	movs	r0, #0
 80030da:	f000 f80d 	bl	80030f8 <HAL_InitTick>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d002      	beq.n	80030ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	71fb      	strb	r3, [r7, #7]
 80030e8:	e001      	b.n	80030ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030ea:	f7fe ff2b 	bl	8001f44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030ee:	79fb      	ldrb	r3, [r7, #7]

}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003100:	2300      	movs	r3, #0
 8003102:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003104:	4b16      	ldr	r3, [pc, #88]	@ (8003160 <HAL_InitTick+0x68>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d022      	beq.n	8003152 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800310c:	4b15      	ldr	r3, [pc, #84]	@ (8003164 <HAL_InitTick+0x6c>)
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	4b13      	ldr	r3, [pc, #76]	@ (8003160 <HAL_InitTick+0x68>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003118:	fbb1 f3f3 	udiv	r3, r1, r3
 800311c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f966 	bl	80033f2 <HAL_SYSTICK_Config>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10f      	bne.n	800314c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b0f      	cmp	r3, #15
 8003130:	d809      	bhi.n	8003146 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003132:	2200      	movs	r2, #0
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800313a:	f000 f932 	bl	80033a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800313e:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <HAL_InitTick+0x70>)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	e007      	b.n	8003156 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	73fb      	strb	r3, [r7, #15]
 800314a:	e004      	b.n	8003156 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	73fb      	strb	r3, [r7, #15]
 8003150:	e001      	b.n	8003156 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003156:	7bfb      	ldrb	r3, [r7, #15]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	20000020 	.word	0x20000020
 8003164:	20000004 	.word	0x20000004
 8003168:	2000001c 	.word	0x2000001c

0800316c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003170:	4b05      	ldr	r3, [pc, #20]	@ (8003188 <HAL_IncTick+0x1c>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b05      	ldr	r3, [pc, #20]	@ (800318c <HAL_IncTick+0x20>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4413      	add	r3, r2
 800317a:	4a03      	ldr	r2, [pc, #12]	@ (8003188 <HAL_IncTick+0x1c>)
 800317c:	6013      	str	r3, [r2, #0]
}
 800317e:	bf00      	nop
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	20000648 	.word	0x20000648
 800318c:	20000020 	.word	0x20000020

08003190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  return uwTick;
 8003194:	4b03      	ldr	r3, [pc, #12]	@ (80031a4 <HAL_GetTick+0x14>)
 8003196:	681b      	ldr	r3, [r3, #0]
}
 8003198:	4618      	mov	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	20000648 	.word	0x20000648

080031a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff ffee 	bl	8003190 <HAL_GetTick>
 80031b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c0:	d004      	beq.n	80031cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80031c2:	4b09      	ldr	r3, [pc, #36]	@ (80031e8 <HAL_Delay+0x40>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4413      	add	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031cc:	bf00      	nop
 80031ce:	f7ff ffdf 	bl	8003190 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d8f7      	bhi.n	80031ce <HAL_Delay+0x26>
  {
  }
}
 80031de:	bf00      	nop
 80031e0:	bf00      	nop
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	20000020 	.word	0x20000020

080031ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003230 <__NVIC_SetPriorityGrouping+0x44>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003208:	4013      	ands	r3, r2
 800320a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003214:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003218:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800321c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800321e:	4a04      	ldr	r2, [pc, #16]	@ (8003230 <__NVIC_SetPriorityGrouping+0x44>)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	60d3      	str	r3, [r2, #12]
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003238:	4b04      	ldr	r3, [pc, #16]	@ (800324c <__NVIC_GetPriorityGrouping+0x18>)
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	0a1b      	lsrs	r3, r3, #8
 800323e:	f003 0307 	and.w	r3, r3, #7
}
 8003242:	4618      	mov	r0, r3
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800325a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325e:	2b00      	cmp	r3, #0
 8003260:	db0b      	blt.n	800327a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	f003 021f 	and.w	r2, r3, #31
 8003268:	4907      	ldr	r1, [pc, #28]	@ (8003288 <__NVIC_EnableIRQ+0x38>)
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	2001      	movs	r0, #1
 8003272:	fa00 f202 	lsl.w	r2, r0, r2
 8003276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000e100 	.word	0xe000e100

0800328c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	6039      	str	r1, [r7, #0]
 8003296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329c:	2b00      	cmp	r3, #0
 800329e:	db0a      	blt.n	80032b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	490c      	ldr	r1, [pc, #48]	@ (80032d8 <__NVIC_SetPriority+0x4c>)
 80032a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032aa:	0112      	lsls	r2, r2, #4
 80032ac:	b2d2      	uxtb	r2, r2
 80032ae:	440b      	add	r3, r1
 80032b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032b4:	e00a      	b.n	80032cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	4908      	ldr	r1, [pc, #32]	@ (80032dc <__NVIC_SetPriority+0x50>)
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	3b04      	subs	r3, #4
 80032c4:	0112      	lsls	r2, r2, #4
 80032c6:	b2d2      	uxtb	r2, r2
 80032c8:	440b      	add	r3, r1
 80032ca:	761a      	strb	r2, [r3, #24]
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	e000e100 	.word	0xe000e100
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b089      	sub	sp, #36	@ 0x24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f1c3 0307 	rsb	r3, r3, #7
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	bf28      	it	cs
 80032fe:	2304      	movcs	r3, #4
 8003300:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3304      	adds	r3, #4
 8003306:	2b06      	cmp	r3, #6
 8003308:	d902      	bls.n	8003310 <NVIC_EncodePriority+0x30>
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	3b03      	subs	r3, #3
 800330e:	e000      	b.n	8003312 <NVIC_EncodePriority+0x32>
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003314:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43da      	mvns	r2, r3
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	401a      	ands	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003328:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	fa01 f303 	lsl.w	r3, r1, r3
 8003332:	43d9      	mvns	r1, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003338:	4313      	orrs	r3, r2
         );
}
 800333a:	4618      	mov	r0, r3
 800333c:	3724      	adds	r7, #36	@ 0x24
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003358:	d301      	bcc.n	800335e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800335a:	2301      	movs	r3, #1
 800335c:	e00f      	b.n	800337e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800335e:	4a0a      	ldr	r2, [pc, #40]	@ (8003388 <SysTick_Config+0x40>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3b01      	subs	r3, #1
 8003364:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003366:	210f      	movs	r1, #15
 8003368:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800336c:	f7ff ff8e 	bl	800328c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003370:	4b05      	ldr	r3, [pc, #20]	@ (8003388 <SysTick_Config+0x40>)
 8003372:	2200      	movs	r2, #0
 8003374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003376:	4b04      	ldr	r3, [pc, #16]	@ (8003388 <SysTick_Config+0x40>)
 8003378:	2207      	movs	r2, #7
 800337a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	e000e010 	.word	0xe000e010

0800338c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f7ff ff29 	bl	80031ec <__NVIC_SetPriorityGrouping>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b086      	sub	sp, #24
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	4603      	mov	r3, r0
 80033aa:	60b9      	str	r1, [r7, #8]
 80033ac:	607a      	str	r2, [r7, #4]
 80033ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033b0:	f7ff ff40 	bl	8003234 <__NVIC_GetPriorityGrouping>
 80033b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	68b9      	ldr	r1, [r7, #8]
 80033ba:	6978      	ldr	r0, [r7, #20]
 80033bc:	f7ff ff90 	bl	80032e0 <NVIC_EncodePriority>
 80033c0:	4602      	mov	r2, r0
 80033c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033c6:	4611      	mov	r1, r2
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff5f 	bl	800328c <__NVIC_SetPriority>
}
 80033ce:	bf00      	nop
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b082      	sub	sp, #8
 80033da:	af00      	add	r7, sp, #0
 80033dc:	4603      	mov	r3, r0
 80033de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff ff33 	bl	8003250 <__NVIC_EnableIRQ>
}
 80033ea:	bf00      	nop
 80033ec:	3708      	adds	r7, #8
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b082      	sub	sp, #8
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff ffa4 	bl	8003348 <SysTick_Config>
 8003400:	4603      	mov	r3, r0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800340a:	b480      	push	{r7}
 800340c:	b087      	sub	sp, #28
 800340e:	af00      	add	r7, sp, #0
 8003410:	60f8      	str	r0, [r7, #12]
 8003412:	460b      	mov	r3, r1
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003418:	2300      	movs	r3, #0
 800341a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 800341c:	7afb      	ldrb	r3, [r7, #11]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d103      	bne.n	800342a <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	605a      	str	r2, [r3, #4]
      break;
 8003428:	e005      	b.n	8003436 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	75fb      	strb	r3, [r7, #23]
      break;
 8003434:	bf00      	nop
  }

  return status;
 8003436:	7dfb      	ldrb	r3, [r7, #23]
}
 8003438:	4618      	mov	r0, r3
 800343a:	371c      	adds	r7, #28
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e003      	b.n	8003460 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800345e:	2300      	movs	r3, #0
  }
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	0c1b      	lsrs	r3, r3, #16
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 031f 	and.w	r3, r3, #31
 8003488:	2201      	movs	r2, #1
 800348a:	fa02 f303 	lsl.w	r3, r2, r3
 800348e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	015a      	lsls	r2, r3, #5
 8003494:	4b0c      	ldr	r3, [pc, #48]	@ (80034c8 <HAL_EXTI_IRQHandler+0x5c>)
 8003496:	4413      	add	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4013      	ands	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	4798      	blx	r3
    }
  }
}
 80034be:	bf00      	nop
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40010414 	.word	0x40010414

080034cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80034da:	e15a      	b.n	8003792 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	2101      	movs	r1, #1
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	fa01 f303 	lsl.w	r3, r1, r3
 80034e8:	4013      	ands	r3, r2
 80034ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 814c 	beq.w	800378c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d005      	beq.n	800350c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003508:	2b02      	cmp	r3, #2
 800350a:	d130      	bne.n	800356e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	2203      	movs	r2, #3
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003542:	2201      	movs	r2, #1
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	091b      	lsrs	r3, r3, #4
 8003558:	f003 0201 	and.w	r2, r3, #1
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	2b03      	cmp	r3, #3
 8003578:	d017      	beq.n	80035aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	2203      	movs	r2, #3
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4013      	ands	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d123      	bne.n	80035fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	08da      	lsrs	r2, r3, #3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	3208      	adds	r2, #8
 80035be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	f003 0307 	and.w	r3, r3, #7
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	220f      	movs	r2, #15
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4013      	ands	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	691a      	ldr	r2, [r3, #16]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	08da      	lsrs	r2, r3, #3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3208      	adds	r2, #8
 80035f8:	6939      	ldr	r1, [r7, #16]
 80035fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	2203      	movs	r2, #3
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	43db      	mvns	r3, r3
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	4013      	ands	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f003 0203 	and.w	r2, r3, #3
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 80a6 	beq.w	800378c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003640:	4b5b      	ldr	r3, [pc, #364]	@ (80037b0 <HAL_GPIO_Init+0x2e4>)
 8003642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003644:	4a5a      	ldr	r2, [pc, #360]	@ (80037b0 <HAL_GPIO_Init+0x2e4>)
 8003646:	f043 0301 	orr.w	r3, r3, #1
 800364a:	6613      	str	r3, [r2, #96]	@ 0x60
 800364c:	4b58      	ldr	r3, [pc, #352]	@ (80037b0 <HAL_GPIO_Init+0x2e4>)
 800364e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003658:	4a56      	ldr	r2, [pc, #344]	@ (80037b4 <HAL_GPIO_Init+0x2e8>)
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	089b      	lsrs	r3, r3, #2
 800365e:	3302      	adds	r3, #2
 8003660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003664:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	220f      	movs	r2, #15
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	4013      	ands	r3, r2
 800367a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003682:	d01f      	beq.n	80036c4 <HAL_GPIO_Init+0x1f8>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a4c      	ldr	r2, [pc, #304]	@ (80037b8 <HAL_GPIO_Init+0x2ec>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d019      	beq.n	80036c0 <HAL_GPIO_Init+0x1f4>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a4b      	ldr	r2, [pc, #300]	@ (80037bc <HAL_GPIO_Init+0x2f0>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d013      	beq.n	80036bc <HAL_GPIO_Init+0x1f0>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a4a      	ldr	r2, [pc, #296]	@ (80037c0 <HAL_GPIO_Init+0x2f4>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00d      	beq.n	80036b8 <HAL_GPIO_Init+0x1ec>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a49      	ldr	r2, [pc, #292]	@ (80037c4 <HAL_GPIO_Init+0x2f8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <HAL_GPIO_Init+0x1e8>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a48      	ldr	r2, [pc, #288]	@ (80037c8 <HAL_GPIO_Init+0x2fc>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d101      	bne.n	80036b0 <HAL_GPIO_Init+0x1e4>
 80036ac:	2305      	movs	r3, #5
 80036ae:	e00a      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036b0:	2306      	movs	r3, #6
 80036b2:	e008      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036b4:	2304      	movs	r3, #4
 80036b6:	e006      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036b8:	2303      	movs	r3, #3
 80036ba:	e004      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036bc:	2302      	movs	r3, #2
 80036be:	e002      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036c0:	2301      	movs	r3, #1
 80036c2:	e000      	b.n	80036c6 <HAL_GPIO_Init+0x1fa>
 80036c4:	2300      	movs	r3, #0
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	f002 0203 	and.w	r2, r2, #3
 80036cc:	0092      	lsls	r2, r2, #2
 80036ce:	4093      	lsls	r3, r2
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036d6:	4937      	ldr	r1, [pc, #220]	@ (80037b4 <HAL_GPIO_Init+0x2e8>)
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	089b      	lsrs	r3, r3, #2
 80036dc:	3302      	adds	r3, #2
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036e4:	4b39      	ldr	r3, [pc, #228]	@ (80037cc <HAL_GPIO_Init+0x300>)
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4013      	ands	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003700:	693a      	ldr	r2, [r7, #16]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4313      	orrs	r3, r2
 8003706:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003708:	4a30      	ldr	r2, [pc, #192]	@ (80037cc <HAL_GPIO_Init+0x300>)
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800370e:	4b2f      	ldr	r3, [pc, #188]	@ (80037cc <HAL_GPIO_Init+0x300>)
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	43db      	mvns	r3, r3
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4013      	ands	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003732:	4a26      	ldr	r2, [pc, #152]	@ (80037cc <HAL_GPIO_Init+0x300>)
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003738:	4b24      	ldr	r3, [pc, #144]	@ (80037cc <HAL_GPIO_Init+0x300>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	43db      	mvns	r3, r3
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	4013      	ands	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800375c:	4a1b      	ldr	r2, [pc, #108]	@ (80037cc <HAL_GPIO_Init+0x300>)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003762:	4b1a      	ldr	r3, [pc, #104]	@ (80037cc <HAL_GPIO_Init+0x300>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	43db      	mvns	r3, r3
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003786:	4a11      	ldr	r2, [pc, #68]	@ (80037cc <HAL_GPIO_Init+0x300>)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	3301      	adds	r3, #1
 8003790:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	fa22 f303 	lsr.w	r3, r2, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	f47f ae9d 	bne.w	80034dc <HAL_GPIO_Init+0x10>
  }
}
 80037a2:	bf00      	nop
 80037a4:	bf00      	nop
 80037a6:	371c      	adds	r7, #28
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	40021000 	.word	0x40021000
 80037b4:	40010000 	.word	0x40010000
 80037b8:	48000400 	.word	0x48000400
 80037bc:	48000800 	.word	0x48000800
 80037c0:	48000c00 	.word	0x48000c00
 80037c4:	48001000 	.word	0x48001000
 80037c8:	48001400 	.word	0x48001400
 80037cc:	40010400 	.word	0x40010400

080037d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
 80037dc:	4613      	mov	r3, r2
 80037de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037e0:	787b      	ldrb	r3, [r7, #1]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037ec:	e002      	b.n	80037f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003812:	887a      	ldrh	r2, [r7, #2]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4013      	ands	r3, r2
 8003818:	041a      	lsls	r2, r3, #16
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	43d9      	mvns	r1, r3
 800381e:	887b      	ldrh	r3, [r7, #2]
 8003820:	400b      	ands	r3, r1
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	619a      	str	r2, [r3, #24]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d141      	bne.n	80038c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003842:	4b4b      	ldr	r3, [pc, #300]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800384a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800384e:	d131      	bne.n	80038b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003850:	4b47      	ldr	r3, [pc, #284]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003856:	4a46      	ldr	r2, [pc, #280]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800385c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003860:	4b43      	ldr	r3, [pc, #268]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003868:	4a41      	ldr	r2, [pc, #260]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800386a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800386e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003870:	4b40      	ldr	r3, [pc, #256]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2232      	movs	r2, #50	@ 0x32
 8003876:	fb02 f303 	mul.w	r3, r2, r3
 800387a:	4a3f      	ldr	r2, [pc, #252]	@ (8003978 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800387c:	fba2 2303 	umull	r2, r3, r2, r3
 8003880:	0c9b      	lsrs	r3, r3, #18
 8003882:	3301      	adds	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003886:	e002      	b.n	800388e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	3b01      	subs	r3, #1
 800388c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800388e:	4b38      	ldr	r3, [pc, #224]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800389a:	d102      	bne.n	80038a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f2      	bne.n	8003888 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038a2:	4b33      	ldr	r3, [pc, #204]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ae:	d158      	bne.n	8003962 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038b0:	2303      	movs	r3, #3
 80038b2:	e057      	b.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038b4:	4b2e      	ldr	r3, [pc, #184]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80038c4:	e04d      	b.n	8003962 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038cc:	d141      	bne.n	8003952 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80038ce:	4b28      	ldr	r3, [pc, #160]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038da:	d131      	bne.n	8003940 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038dc:	4b24      	ldr	r3, [pc, #144]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038e2:	4a23      	ldr	r2, [pc, #140]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038ec:	4b20      	ldr	r3, [pc, #128]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003974 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2232      	movs	r2, #50	@ 0x32
 8003902:	fb02 f303 	mul.w	r3, r2, r3
 8003906:	4a1c      	ldr	r2, [pc, #112]	@ (8003978 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003908:	fba2 2303 	umull	r2, r3, r2, r3
 800390c:	0c9b      	lsrs	r3, r3, #18
 800390e:	3301      	adds	r3, #1
 8003910:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003912:	e002      	b.n	800391a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3b01      	subs	r3, #1
 8003918:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800391a:	4b15      	ldr	r3, [pc, #84]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003926:	d102      	bne.n	800392e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f2      	bne.n	8003914 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800392e:	4b10      	ldr	r3, [pc, #64]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393a:	d112      	bne.n	8003962 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e011      	b.n	8003964 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003940:	4b0b      	ldr	r3, [pc, #44]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003942:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003946:	4a0a      	ldr	r2, [pc, #40]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003948:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800394c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003950:	e007      	b.n	8003962 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003952:	4b07      	ldr	r3, [pc, #28]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800395a:	4a05      	ldr	r2, [pc, #20]	@ (8003970 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800395c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003960:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	40007000 	.word	0x40007000
 8003974:	20000004 	.word	0x20000004
 8003978:	431bde83 	.word	0x431bde83

0800397c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003980:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a04      	ldr	r2, [pc, #16]	@ (8003998 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003986:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800398a:	6093      	str	r3, [r2, #8]
}
 800398c:	bf00      	nop
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40007000 	.word	0x40007000

0800399c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e2fe      	b.n	8003fac <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d075      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ba:	4b97      	ldr	r3, [pc, #604]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
 80039c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039c4:	4b94      	ldr	r3, [pc, #592]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b0c      	cmp	r3, #12
 80039d2:	d102      	bne.n	80039da <HAL_RCC_OscConfig+0x3e>
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	d002      	beq.n	80039e0 <HAL_RCC_OscConfig+0x44>
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d10b      	bne.n	80039f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e0:	4b8d      	ldr	r3, [pc, #564]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d05b      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x108>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d157      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e2d9      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a00:	d106      	bne.n	8003a10 <HAL_RCC_OscConfig+0x74>
 8003a02:	4b85      	ldr	r3, [pc, #532]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a84      	ldr	r2, [pc, #528]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e01d      	b.n	8003a4c <HAL_RCC_OscConfig+0xb0>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a18:	d10c      	bne.n	8003a34 <HAL_RCC_OscConfig+0x98>
 8003a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a24:	6013      	str	r3, [r2, #0]
 8003a26:	4b7c      	ldr	r3, [pc, #496]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a7b      	ldr	r2, [pc, #492]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	e00b      	b.n	8003a4c <HAL_RCC_OscConfig+0xb0>
 8003a34:	4b78      	ldr	r3, [pc, #480]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a77      	ldr	r2, [pc, #476]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a3e:	6013      	str	r3, [r2, #0]
 8003a40:	4b75      	ldr	r3, [pc, #468]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a74      	ldr	r2, [pc, #464]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d013      	beq.n	8003a7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a54:	f7ff fb9c 	bl	8003190 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a5c:	f7ff fb98 	bl	8003190 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b64      	cmp	r3, #100	@ 0x64
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e29e      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a6e:	4b6a      	ldr	r3, [pc, #424]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0f0      	beq.n	8003a5c <HAL_RCC_OscConfig+0xc0>
 8003a7a:	e014      	b.n	8003aa6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7c:	f7ff fb88 	bl	8003190 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a84:	f7ff fb84 	bl	8003190 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b64      	cmp	r3, #100	@ 0x64
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e28a      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a96:	4b60      	ldr	r3, [pc, #384]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f0      	bne.n	8003a84 <HAL_RCC_OscConfig+0xe8>
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d075      	beq.n	8003b9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ab2:	4b59      	ldr	r3, [pc, #356]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003abc:	4b56      	ldr	r3, [pc, #344]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0303 	and.w	r3, r3, #3
 8003ac4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	2b0c      	cmp	r3, #12
 8003aca:	d102      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x136>
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d002      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x13c>
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d11f      	bne.n	8003b18 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ad8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <HAL_RCC_OscConfig+0x154>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e25d      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af0:	4b49      	ldr	r3, [pc, #292]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	061b      	lsls	r3, r3, #24
 8003afe:	4946      	ldr	r1, [pc, #280]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b04:	4b45      	ldr	r3, [pc, #276]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7ff faf5 	bl	80030f8 <HAL_InitTick>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d043      	beq.n	8003b9c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e249      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d023      	beq.n	8003b68 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b20:	4b3d      	ldr	r3, [pc, #244]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a3c      	ldr	r2, [pc, #240]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2c:	f7ff fb30 	bl	8003190 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b34:	f7ff fb2c 	bl	8003190 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e232      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b46:	4b34      	ldr	r3, [pc, #208]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0f0      	beq.n	8003b34 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b52:	4b31      	ldr	r3, [pc, #196]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	061b      	lsls	r3, r3, #24
 8003b60:	492d      	ldr	r1, [pc, #180]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	604b      	str	r3, [r1, #4]
 8003b66:	e01a      	b.n	8003b9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b68:	4b2b      	ldr	r3, [pc, #172]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7ff fb0c 	bl	8003190 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b7c:	f7ff fb08 	bl	8003190 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e20e      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b8e:	4b22      	ldr	r3, [pc, #136]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x1e0>
 8003b9a:	e000      	b.n	8003b9e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d041      	beq.n	8003c2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d01c      	beq.n	8003bec <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bb2:	4b19      	ldr	r3, [pc, #100]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bb8:	4a17      	ldr	r2, [pc, #92]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc2:	f7ff fae5 	bl	8003190 <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bca:	f7ff fae1 	bl	8003190 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e1e7      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0ef      	beq.n	8003bca <HAL_RCC_OscConfig+0x22e>
 8003bea:	e020      	b.n	8003c2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bec:	4b0a      	ldr	r3, [pc, #40]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bf2:	4a09      	ldr	r2, [pc, #36]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bf4:	f023 0301 	bic.w	r3, r3, #1
 8003bf8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bfc:	f7ff fac8 	bl	8003190 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c02:	e00d      	b.n	8003c20 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c04:	f7ff fac4 	bl	8003190 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d906      	bls.n	8003c20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e1ca      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
 8003c16:	bf00      	nop
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c20:	4b8c      	ldr	r3, [pc, #560]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003c22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1ea      	bne.n	8003c04 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0304 	and.w	r3, r3, #4
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80a6 	beq.w	8003d88 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c40:	4b84      	ldr	r3, [pc, #528]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d101      	bne.n	8003c50 <HAL_RCC_OscConfig+0x2b4>
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e000      	b.n	8003c52 <HAL_RCC_OscConfig+0x2b6>
 8003c50:	2300      	movs	r3, #0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00d      	beq.n	8003c72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c56:	4b7f      	ldr	r3, [pc, #508]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c60:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c62:	4b7c      	ldr	r3, [pc, #496]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c72:	4b79      	ldr	r3, [pc, #484]	@ (8003e58 <HAL_RCC_OscConfig+0x4bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d118      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c7e:	4b76      	ldr	r3, [pc, #472]	@ (8003e58 <HAL_RCC_OscConfig+0x4bc>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a75      	ldr	r2, [pc, #468]	@ (8003e58 <HAL_RCC_OscConfig+0x4bc>)
 8003c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8a:	f7ff fa81 	bl	8003190 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c92:	f7ff fa7d 	bl	8003190 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e183      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ca4:	4b6c      	ldr	r3, [pc, #432]	@ (8003e58 <HAL_RCC_OscConfig+0x4bc>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0f0      	beq.n	8003c92 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d108      	bne.n	8003cca <HAL_RCC_OscConfig+0x32e>
 8003cb8:	4b66      	ldr	r3, [pc, #408]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cbe:	4a65      	ldr	r2, [pc, #404]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cc8:	e024      	b.n	8003d14 <HAL_RCC_OscConfig+0x378>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b05      	cmp	r3, #5
 8003cd0:	d110      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x358>
 8003cd2:	4b60      	ldr	r3, [pc, #384]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cd8:	4a5e      	ldr	r2, [pc, #376]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cda:	f043 0304 	orr.w	r3, r3, #4
 8003cde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ce2:	4b5c      	ldr	r3, [pc, #368]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce8:	4a5a      	ldr	r2, [pc, #360]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cf2:	e00f      	b.n	8003d14 <HAL_RCC_OscConfig+0x378>
 8003cf4:	4b57      	ldr	r3, [pc, #348]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cfa:	4a56      	ldr	r2, [pc, #344]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003cfc:	f023 0301 	bic.w	r3, r3, #1
 8003d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d04:	4b53      	ldr	r3, [pc, #332]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	4a52      	ldr	r2, [pc, #328]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d0c:	f023 0304 	bic.w	r3, r3, #4
 8003d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d016      	beq.n	8003d4a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d1c:	f7ff fa38 	bl	8003190 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d22:	e00a      	b.n	8003d3a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d24:	f7ff fa34 	bl	8003190 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e138      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d3a:	4b46      	ldr	r3, [pc, #280]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0ed      	beq.n	8003d24 <HAL_RCC_OscConfig+0x388>
 8003d48:	e015      	b.n	8003d76 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4a:	f7ff fa21 	bl	8003190 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d50:	e00a      	b.n	8003d68 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d52:	f7ff fa1d 	bl	8003190 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e121      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d68:	4b3a      	ldr	r3, [pc, #232]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1ed      	bne.n	8003d52 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d76:	7ffb      	ldrb	r3, [r7, #31]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d105      	bne.n	8003d88 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d7c:	4b35      	ldr	r3, [pc, #212]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d80:	4a34      	ldr	r2, [pc, #208]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d86:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0320 	and.w	r3, r3, #32
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d03c      	beq.n	8003e0e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d01c      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003da2:	4a2c      	ldr	r2, [pc, #176]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dac:	f7ff f9f0 	bl	8003190 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003db4:	f7ff f9ec 	bl	8003190 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e0f2      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003dc6:	4b23      	ldr	r3, [pc, #140]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003dc8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0ef      	beq.n	8003db4 <HAL_RCC_OscConfig+0x418>
 8003dd4:	e01b      	b.n	8003e0e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003dd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ddc:	4a1d      	ldr	r2, [pc, #116]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003dde:	f023 0301 	bic.w	r3, r3, #1
 8003de2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de6:	f7ff f9d3 	bl	8003190 <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dec:	e008      	b.n	8003e00 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dee:	f7ff f9cf 	bl	8003190 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e0d5      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e00:	4b14      	ldr	r3, [pc, #80]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003e02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1ef      	bne.n	8003dee <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 80c9 	beq.w	8003faa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e18:	4b0e      	ldr	r3, [pc, #56]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 030c 	and.w	r3, r3, #12
 8003e20:	2b0c      	cmp	r3, #12
 8003e22:	f000 8083 	beq.w	8003f2c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d15e      	bne.n	8003eec <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e2e:	4b09      	ldr	r3, [pc, #36]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a08      	ldr	r2, [pc, #32]	@ (8003e54 <HAL_RCC_OscConfig+0x4b8>)
 8003e34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3a:	f7ff f9a9 	bl	8003190 <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e40:	e00c      	b.n	8003e5c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e42:	f7ff f9a5 	bl	8003190 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d905      	bls.n	8003e5c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e0ab      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
 8003e54:	40021000 	.word	0x40021000
 8003e58:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5c:	4b55      	ldr	r3, [pc, #340]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1ec      	bne.n	8003e42 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e68:	4b52      	ldr	r3, [pc, #328]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003e6a:	68da      	ldr	r2, [r3, #12]
 8003e6c:	4b52      	ldr	r3, [pc, #328]	@ (8003fb8 <HAL_RCC_OscConfig+0x61c>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6a11      	ldr	r1, [r2, #32]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e78:	3a01      	subs	r2, #1
 8003e7a:	0112      	lsls	r2, r2, #4
 8003e7c:	4311      	orrs	r1, r2
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003e82:	0212      	lsls	r2, r2, #8
 8003e84:	4311      	orrs	r1, r2
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e8a:	0852      	lsrs	r2, r2, #1
 8003e8c:	3a01      	subs	r2, #1
 8003e8e:	0552      	lsls	r2, r2, #21
 8003e90:	4311      	orrs	r1, r2
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e96:	0852      	lsrs	r2, r2, #1
 8003e98:	3a01      	subs	r2, #1
 8003e9a:	0652      	lsls	r2, r2, #25
 8003e9c:	4311      	orrs	r1, r2
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ea2:	06d2      	lsls	r2, r2, #27
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	4943      	ldr	r1, [pc, #268]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eac:	4b41      	ldr	r3, [pc, #260]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a40      	ldr	r2, [pc, #256]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003eb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003eb6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003eb8:	4b3e      	ldr	r3, [pc, #248]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4a3d      	ldr	r2, [pc, #244]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003ebe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ec2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec4:	f7ff f964 	bl	8003190 <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ecc:	f7ff f960 	bl	8003190 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e066      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ede:	4b35      	ldr	r3, [pc, #212]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f0      	beq.n	8003ecc <HAL_RCC_OscConfig+0x530>
 8003eea:	e05e      	b.n	8003faa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eec:	4b31      	ldr	r3, [pc, #196]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a30      	ldr	r2, [pc, #192]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003ef2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7ff f94a 	bl	8003190 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f00:	f7ff f946 	bl	8003190 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e04c      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f12:	4b28      	ldr	r3, [pc, #160]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f0      	bne.n	8003f00 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003f1e:	4b25      	ldr	r3, [pc, #148]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	4924      	ldr	r1, [pc, #144]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003f24:	4b25      	ldr	r3, [pc, #148]	@ (8003fbc <HAL_RCC_OscConfig+0x620>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	60cb      	str	r3, [r1, #12]
 8003f2a:	e03e      	b.n	8003faa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d101      	bne.n	8003f38 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e039      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003f38:	4b1e      	ldr	r3, [pc, #120]	@ (8003fb4 <HAL_RCC_OscConfig+0x618>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f003 0203 	and.w	r2, r3, #3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d12c      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	3b01      	subs	r3, #1
 8003f58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d123      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d11b      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d113      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f88:	085b      	lsrs	r3, r3, #1
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d109      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f9c:	085b      	lsrs	r3, r3, #1
 8003f9e:	3b01      	subs	r3, #1
 8003fa0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d001      	beq.n	8003faa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3720      	adds	r7, #32
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	019f800c 	.word	0x019f800c
 8003fbc:	feeefffc 	.word	0xfeeefffc

08003fc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d101      	bne.n	8003fd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e11e      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fd8:	4b91      	ldr	r3, [pc, #580]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 030f 	and.w	r3, r3, #15
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d910      	bls.n	8004008 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe6:	4b8e      	ldr	r3, [pc, #568]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f023 020f 	bic.w	r2, r3, #15
 8003fee:	498c      	ldr	r1, [pc, #560]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ff6:	4b8a      	ldr	r3, [pc, #552]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	429a      	cmp	r2, r3
 8004002:	d001      	beq.n	8004008 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e106      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d073      	beq.n	80040fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b03      	cmp	r3, #3
 800401a:	d129      	bne.n	8004070 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800401c:	4b81      	ldr	r3, [pc, #516]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d101      	bne.n	800402c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e0f4      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800402c:	f000 f99e 	bl	800436c <RCC_GetSysClockFreqFromPLLSource>
 8004030:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	4a7c      	ldr	r2, [pc, #496]	@ (8004228 <HAL_RCC_ClockConfig+0x268>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d93f      	bls.n	80040ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800403a:	4b7a      	ldr	r3, [pc, #488]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d009      	beq.n	800405a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800404e:	2b00      	cmp	r3, #0
 8004050:	d033      	beq.n	80040ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004056:	2b00      	cmp	r3, #0
 8004058:	d12f      	bne.n	80040ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800405a:	4b72      	ldr	r3, [pc, #456]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004062:	4a70      	ldr	r2, [pc, #448]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 8004064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004068:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800406a:	2380      	movs	r3, #128	@ 0x80
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	e024      	b.n	80040ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b02      	cmp	r3, #2
 8004076:	d107      	bne.n	8004088 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004078:	4b6a      	ldr	r3, [pc, #424]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d109      	bne.n	8004098 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e0c6      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004088:	4b66      	ldr	r3, [pc, #408]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0be      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004098:	f000 f8ce 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 800409c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4a61      	ldr	r2, [pc, #388]	@ (8004228 <HAL_RCC_ClockConfig+0x268>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d909      	bls.n	80040ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040a6:	4b5f      	ldr	r3, [pc, #380]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040ae:	4a5d      	ldr	r2, [pc, #372]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80040b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80040b6:	2380      	movs	r3, #128	@ 0x80
 80040b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b5a      	ldr	r3, [pc, #360]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4957      	ldr	r1, [pc, #348]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040cc:	f7ff f860 	bl	8003190 <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7ff f85c 	bl	8003190 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e095      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d023      	beq.n	8004150 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0304 	and.w	r3, r3, #4
 8004110:	2b00      	cmp	r3, #0
 8004112:	d005      	beq.n	8004120 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004114:	4b43      	ldr	r3, [pc, #268]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	4a42      	ldr	r2, [pc, #264]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800411a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800411e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0308 	and.w	r3, r3, #8
 8004128:	2b00      	cmp	r3, #0
 800412a:	d007      	beq.n	800413c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800412c:	4b3d      	ldr	r3, [pc, #244]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004134:	4a3b      	ldr	r2, [pc, #236]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 8004136:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800413a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800413c:	4b39      	ldr	r3, [pc, #228]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	4936      	ldr	r1, [pc, #216]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800414a:	4313      	orrs	r3, r2
 800414c:	608b      	str	r3, [r1, #8]
 800414e:	e008      	b.n	8004162 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	2b80      	cmp	r3, #128	@ 0x80
 8004154:	d105      	bne.n	8004162 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004156:	4b33      	ldr	r3, [pc, #204]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	4a32      	ldr	r2, [pc, #200]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 800415c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004160:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004162:	4b2f      	ldr	r3, [pc, #188]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d21d      	bcs.n	80041ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004170:	4b2b      	ldr	r3, [pc, #172]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f023 020f 	bic.w	r2, r3, #15
 8004178:	4929      	ldr	r1, [pc, #164]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	4313      	orrs	r3, r2
 800417e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004180:	f7ff f806 	bl	8003190 <HAL_GetTick>
 8004184:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004186:	e00a      	b.n	800419e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004188:	f7ff f802 	bl	8003190 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d901      	bls.n	800419e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e03b      	b.n	8004216 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b20      	ldr	r3, [pc, #128]	@ (8004220 <HAL_RCC_ClockConfig+0x260>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d1ed      	bne.n	8004188 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d008      	beq.n	80041ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4917      	ldr	r1, [pc, #92]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041d6:	4b13      	ldr	r3, [pc, #76]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	490f      	ldr	r1, [pc, #60]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041ea:	f000 f825 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 80041ee:	4602      	mov	r2, r0
 80041f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004224 <HAL_RCC_ClockConfig+0x264>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	091b      	lsrs	r3, r3, #4
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	490c      	ldr	r1, [pc, #48]	@ (800422c <HAL_RCC_ClockConfig+0x26c>)
 80041fc:	5ccb      	ldrb	r3, [r1, r3]
 80041fe:	f003 031f 	and.w	r3, r3, #31
 8004202:	fa22 f303 	lsr.w	r3, r2, r3
 8004206:	4a0a      	ldr	r2, [pc, #40]	@ (8004230 <HAL_RCC_ClockConfig+0x270>)
 8004208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800420a:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <HAL_RCC_ClockConfig+0x274>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7fe ff72 	bl	80030f8 <HAL_InitTick>
 8004214:	4603      	mov	r3, r0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40022000 	.word	0x40022000
 8004224:	40021000 	.word	0x40021000
 8004228:	04c4b400 	.word	0x04c4b400
 800422c:	0800c200 	.word	0x0800c200
 8004230:	20000004 	.word	0x20000004
 8004234:	2000001c 	.word	0x2000001c

08004238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004238:	b480      	push	{r7}
 800423a:	b087      	sub	sp, #28
 800423c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800423e:	4b2c      	ldr	r3, [pc, #176]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 030c 	and.w	r3, r3, #12
 8004246:	2b04      	cmp	r3, #4
 8004248:	d102      	bne.n	8004250 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800424a:	4b2a      	ldr	r3, [pc, #168]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800424c:	613b      	str	r3, [r7, #16]
 800424e:	e047      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004250:	4b27      	ldr	r3, [pc, #156]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 030c 	and.w	r3, r3, #12
 8004258:	2b08      	cmp	r3, #8
 800425a:	d102      	bne.n	8004262 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800425c:	4b26      	ldr	r3, [pc, #152]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800425e:	613b      	str	r3, [r7, #16]
 8004260:	e03e      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004262:	4b23      	ldr	r3, [pc, #140]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b0c      	cmp	r3, #12
 800426c:	d136      	bne.n	80042dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800426e:	4b20      	ldr	r3, [pc, #128]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	3301      	adds	r3, #1
 8004284:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2b03      	cmp	r3, #3
 800428a:	d10c      	bne.n	80042a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800428c:	4a1a      	ldr	r2, [pc, #104]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	fbb2 f3f3 	udiv	r3, r2, r3
 8004294:	4a16      	ldr	r2, [pc, #88]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004296:	68d2      	ldr	r2, [r2, #12]
 8004298:	0a12      	lsrs	r2, r2, #8
 800429a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	617b      	str	r3, [r7, #20]
      break;
 80042a4:	e00c      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042a6:	4a13      	ldr	r2, [pc, #76]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ae:	4a10      	ldr	r2, [pc, #64]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042b0:	68d2      	ldr	r2, [r2, #12]
 80042b2:	0a12      	lsrs	r2, r2, #8
 80042b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80042b8:	fb02 f303 	mul.w	r3, r2, r3
 80042bc:	617b      	str	r3, [r7, #20]
      break;
 80042be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	0e5b      	lsrs	r3, r3, #25
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	3301      	adds	r3, #1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	e001      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80042e0:	693b      	ldr	r3, [r7, #16]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	00f42400 	.word	0x00f42400
 80042f8:	016e3600 	.word	0x016e3600

080042fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004300:	4b03      	ldr	r3, [pc, #12]	@ (8004310 <HAL_RCC_GetHCLKFreq+0x14>)
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000004 	.word	0x20000004

08004314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004318:	f7ff fff0 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 800431c:	4602      	mov	r2, r0
 800431e:	4b06      	ldr	r3, [pc, #24]	@ (8004338 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	0a1b      	lsrs	r3, r3, #8
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	4904      	ldr	r1, [pc, #16]	@ (800433c <HAL_RCC_GetPCLK1Freq+0x28>)
 800432a:	5ccb      	ldrb	r3, [r1, r3]
 800432c:	f003 031f 	and.w	r3, r3, #31
 8004330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004334:	4618      	mov	r0, r3
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000
 800433c:	0800c210 	.word	0x0800c210

08004340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004344:	f7ff ffda 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 8004348:	4602      	mov	r2, r0
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_RCC_GetPCLK2Freq+0x24>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0adb      	lsrs	r3, r3, #11
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	4904      	ldr	r1, [pc, #16]	@ (8004368 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004356:	5ccb      	ldrb	r3, [r1, r3]
 8004358:	f003 031f 	and.w	r3, r3, #31
 800435c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004360:	4618      	mov	r0, r3
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40021000 	.word	0x40021000
 8004368:	0800c210 	.word	0x0800c210

0800436c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004372:	4b1e      	ldr	r3, [pc, #120]	@ (80043ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800437c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	3301      	adds	r3, #1
 8004388:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	2b03      	cmp	r3, #3
 800438e:	d10c      	bne.n	80043aa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004390:	4a17      	ldr	r2, [pc, #92]	@ (80043f0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	4a14      	ldr	r2, [pc, #80]	@ (80043ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800439a:	68d2      	ldr	r2, [r2, #12]
 800439c:	0a12      	lsrs	r2, r2, #8
 800439e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	617b      	str	r3, [r7, #20]
    break;
 80043a8:	e00c      	b.n	80043c4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043aa:	4a12      	ldr	r2, [pc, #72]	@ (80043f4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b2:	4a0e      	ldr	r2, [pc, #56]	@ (80043ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043b4:	68d2      	ldr	r2, [r2, #12]
 80043b6:	0a12      	lsrs	r2, r2, #8
 80043b8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80043bc:	fb02 f303 	mul.w	r3, r2, r3
 80043c0:	617b      	str	r3, [r7, #20]
    break;
 80043c2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043c4:	4b09      	ldr	r3, [pc, #36]	@ (80043ec <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	0e5b      	lsrs	r3, r3, #25
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	3301      	adds	r3, #1
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80043d4:	697a      	ldr	r2, [r7, #20]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043dc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80043de:	687b      	ldr	r3, [r7, #4]
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	371c      	adds	r7, #28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	40021000 	.word	0x40021000
 80043f0:	016e3600 	.word	0x016e3600
 80043f4:	00f42400 	.word	0x00f42400

080043f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004400:	2300      	movs	r3, #0
 8004402:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004404:	2300      	movs	r3, #0
 8004406:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 8098 	beq.w	8004546 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004416:	2300      	movs	r3, #0
 8004418:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800441a:	4b43      	ldr	r3, [pc, #268]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800441c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10d      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004426:	4b40      	ldr	r3, [pc, #256]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442a:	4a3f      	ldr	r2, [pc, #252]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800442c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004430:	6593      	str	r3, [r2, #88]	@ 0x58
 8004432:	4b3d      	ldr	r3, [pc, #244]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800443a:	60bb      	str	r3, [r7, #8]
 800443c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443e:	2301      	movs	r3, #1
 8004440:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004442:	4b3a      	ldr	r3, [pc, #232]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a39      	ldr	r2, [pc, #228]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004448:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444e:	f7fe fe9f 	bl	8003190 <HAL_GetTick>
 8004452:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004454:	e009      	b.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004456:	f7fe fe9b 	bl	8003190 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d902      	bls.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	74fb      	strb	r3, [r7, #19]
        break;
 8004468:	e005      	b.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800446a:	4b30      	ldr	r3, [pc, #192]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004472:	2b00      	cmp	r3, #0
 8004474:	d0ef      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004476:	7cfb      	ldrb	r3, [r7, #19]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d159      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800447c:	4b2a      	ldr	r3, [pc, #168]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800447e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004486:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d01e      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	429a      	cmp	r2, r3
 8004496:	d019      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004498:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a4:	4b20      	ldr	r3, [pc, #128]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c4:	4a18      	ldr	r2, [pc, #96]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d016      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fe fe5b 	bl	8003190 <HAL_GetTick>
 80044da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044dc:	e00b      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044de:	f7fe fe57 	bl	8003190 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d902      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	74fb      	strb	r3, [r7, #19]
            break;
 80044f4:	e006      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0ec      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800450a:	4b07      	ldr	r3, [pc, #28]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800450c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004518:	4903      	ldr	r1, [pc, #12]	@ (8004528 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004520:	e008      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004522:	7cfb      	ldrb	r3, [r7, #19]
 8004524:	74bb      	strb	r3, [r7, #18]
 8004526:	e005      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004528:	40021000 	.word	0x40021000
 800452c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004534:	7c7b      	ldrb	r3, [r7, #17]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d105      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	4ba7      	ldr	r3, [pc, #668]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800453c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453e:	4aa6      	ldr	r2, [pc, #664]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004544:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004552:	4ba1      	ldr	r3, [pc, #644]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	f023 0203 	bic.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	499d      	ldr	r1, [pc, #628]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00a      	beq.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004574:	4b98      	ldr	r3, [pc, #608]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457a:	f023 020c 	bic.w	r2, r3, #12
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	4995      	ldr	r1, [pc, #596]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00a      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004596:	4b90      	ldr	r3, [pc, #576]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	498c      	ldr	r1, [pc, #560]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045b8:	4b87      	ldr	r3, [pc, #540]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
 80045c6:	4984      	ldr	r1, [pc, #528]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045da:	4b7f      	ldr	r3, [pc, #508]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	497b      	ldr	r1, [pc, #492]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0320 	and.w	r3, r3, #32
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045fc:	4b76      	ldr	r3, [pc, #472]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004602:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	4973      	ldr	r1, [pc, #460]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460c:	4313      	orrs	r3, r2
 800460e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800461e:	4b6e      	ldr	r3, [pc, #440]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004624:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	496a      	ldr	r1, [pc, #424]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004640:	4b65      	ldr	r3, [pc, #404]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004646:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	4962      	ldr	r1, [pc, #392]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004650:	4313      	orrs	r3, r2
 8004652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004662:	4b5d      	ldr	r3, [pc, #372]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004668:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004670:	4959      	ldr	r1, [pc, #356]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004684:	4b54      	ldr	r3, [pc, #336]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004686:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800468a:	f023 0203 	bic.w	r2, r3, #3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004692:	4951      	ldr	r1, [pc, #324]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046a6:	4b4c      	ldr	r3, [pc, #304]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b4:	4948      	ldr	r1, [pc, #288]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d015      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046c8:	4b43      	ldr	r3, [pc, #268]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	4940      	ldr	r1, [pc, #256]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046e6:	d105      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046e8:	4b3b      	ldr	r3, [pc, #236]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4a3a      	ldr	r2, [pc, #232]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d015      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004700:	4b35      	ldr	r3, [pc, #212]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004706:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800470e:	4932      	ldr	r1, [pc, #200]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800471e:	d105      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004720:	4b2d      	ldr	r3, [pc, #180]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	4a2c      	ldr	r2, [pc, #176]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800472a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d015      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004738:	4b27      	ldr	r3, [pc, #156]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004746:	4924      	ldr	r1, [pc, #144]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004752:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004756:	d105      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004758:	4b1f      	ldr	r3, [pc, #124]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	4a1e      	ldr	r2, [pc, #120]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004762:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d015      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004770:	4b19      	ldr	r3, [pc, #100]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477e:	4916      	ldr	r1, [pc, #88]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800478e:	d105      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004790:	4b11      	ldr	r3, [pc, #68]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a10      	ldr	r2, [pc, #64]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800479a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d019      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047a8:	4b0b      	ldr	r3, [pc, #44]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b6:	4908      	ldr	r1, [pc, #32]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047c6:	d109      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047c8:	4b03      	ldr	r3, [pc, #12]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4a02      	ldr	r2, [pc, #8]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047d2:	60d3      	str	r3, [r2, #12]
 80047d4:	e002      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80047d6:	bf00      	nop
 80047d8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d015      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80047e8:	4b29      	ldr	r3, [pc, #164]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f6:	4926      	ldr	r1, [pc, #152]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004802:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004806:	d105      	bne.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004808:	4b21      	ldr	r3, [pc, #132]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a20      	ldr	r2, [pc, #128]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800480e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004812:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d015      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004820:	4b1b      	ldr	r3, [pc, #108]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004826:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800482e:	4918      	ldr	r1, [pc, #96]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004830:	4313      	orrs	r3, r2
 8004832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800483a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800483e:	d105      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004840:	4b13      	ldr	r3, [pc, #76]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	4a12      	ldr	r2, [pc, #72]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800484a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d015      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004858:	4b0d      	ldr	r3, [pc, #52]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800485a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800485e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004866:	490a      	ldr	r1, [pc, #40]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004872:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004876:	d105      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004878:	4b05      	ldr	r3, [pc, #20]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	4a04      	ldr	r2, [pc, #16]	@ (8004890 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800487e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004882:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004884:	7cbb      	ldrb	r3, [r7, #18]
}
 8004886:	4618      	mov	r0, r3
 8004888:	3718      	adds	r7, #24
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40021000 	.word	0x40021000

08004894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e049      	b.n	800493a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d106      	bne.n	80048c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7fd fb66 	bl	8001f8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	3304      	adds	r3, #4
 80048d0:	4619      	mov	r1, r3
 80048d2:	4610      	mov	r0, r2
 80048d4:	f000 fd06 	bl	80052e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}

08004942 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b082      	sub	sp, #8
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e049      	b.n	80049e8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	d106      	bne.n	800496e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f841 	bl	80049f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2202      	movs	r2, #2
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	3304      	adds	r3, #4
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f000 fcaf 	bl	80052e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d109      	bne.n	8004a28 <HAL_TIM_PWM_Start+0x24>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	bf14      	ite	ne
 8004a20:	2301      	movne	r3, #1
 8004a22:	2300      	moveq	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	e03c      	b.n	8004aa2 <HAL_TIM_PWM_Start+0x9e>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d109      	bne.n	8004a42 <HAL_TIM_PWM_Start+0x3e>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	bf14      	ite	ne
 8004a3a:	2301      	movne	r3, #1
 8004a3c:	2300      	moveq	r3, #0
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	e02f      	b.n	8004aa2 <HAL_TIM_PWM_Start+0x9e>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d109      	bne.n	8004a5c <HAL_TIM_PWM_Start+0x58>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	bf14      	ite	ne
 8004a54:	2301      	movne	r3, #1
 8004a56:	2300      	moveq	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	e022      	b.n	8004aa2 <HAL_TIM_PWM_Start+0x9e>
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2b0c      	cmp	r3, #12
 8004a60:	d109      	bne.n	8004a76 <HAL_TIM_PWM_Start+0x72>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	bf14      	ite	ne
 8004a6e:	2301      	movne	r3, #1
 8004a70:	2300      	moveq	r3, #0
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	e015      	b.n	8004aa2 <HAL_TIM_PWM_Start+0x9e>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b10      	cmp	r3, #16
 8004a7a:	d109      	bne.n	8004a90 <HAL_TIM_PWM_Start+0x8c>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	bf14      	ite	ne
 8004a88:	2301      	movne	r3, #1
 8004a8a:	2300      	moveq	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	e008      	b.n	8004aa2 <HAL_TIM_PWM_Start+0x9e>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	bf14      	ite	ne
 8004a9c:	2301      	movne	r3, #1
 8004a9e:	2300      	moveq	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d001      	beq.n	8004aaa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e0a6      	b.n	8004bf8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d104      	bne.n	8004aba <HAL_TIM_PWM_Start+0xb6>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ab8:	e023      	b.n	8004b02 <HAL_TIM_PWM_Start+0xfe>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	d104      	bne.n	8004aca <HAL_TIM_PWM_Start+0xc6>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ac8:	e01b      	b.n	8004b02 <HAL_TIM_PWM_Start+0xfe>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d104      	bne.n	8004ada <HAL_TIM_PWM_Start+0xd6>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ad8:	e013      	b.n	8004b02 <HAL_TIM_PWM_Start+0xfe>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b0c      	cmp	r3, #12
 8004ade:	d104      	bne.n	8004aea <HAL_TIM_PWM_Start+0xe6>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ae8:	e00b      	b.n	8004b02 <HAL_TIM_PWM_Start+0xfe>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b10      	cmp	r3, #16
 8004aee:	d104      	bne.n	8004afa <HAL_TIM_PWM_Start+0xf6>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004af8:	e003      	b.n	8004b02 <HAL_TIM_PWM_Start+0xfe>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2202      	movs	r2, #2
 8004afe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2201      	movs	r2, #1
 8004b08:	6839      	ldr	r1, [r7, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f001 f864 	bl	8005bd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a3a      	ldr	r2, [pc, #232]	@ (8004c00 <HAL_TIM_PWM_Start+0x1fc>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d018      	beq.n	8004b4c <HAL_TIM_PWM_Start+0x148>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a39      	ldr	r2, [pc, #228]	@ (8004c04 <HAL_TIM_PWM_Start+0x200>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d013      	beq.n	8004b4c <HAL_TIM_PWM_Start+0x148>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a37      	ldr	r2, [pc, #220]	@ (8004c08 <HAL_TIM_PWM_Start+0x204>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00e      	beq.n	8004b4c <HAL_TIM_PWM_Start+0x148>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a36      	ldr	r2, [pc, #216]	@ (8004c0c <HAL_TIM_PWM_Start+0x208>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d009      	beq.n	8004b4c <HAL_TIM_PWM_Start+0x148>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a34      	ldr	r2, [pc, #208]	@ (8004c10 <HAL_TIM_PWM_Start+0x20c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_TIM_PWM_Start+0x148>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a33      	ldr	r2, [pc, #204]	@ (8004c14 <HAL_TIM_PWM_Start+0x210>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <HAL_TIM_PWM_Start+0x14c>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <HAL_TIM_PWM_Start+0x14e>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d007      	beq.n	8004b66 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a25      	ldr	r2, [pc, #148]	@ (8004c00 <HAL_TIM_PWM_Start+0x1fc>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d022      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b78:	d01d      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a26      	ldr	r2, [pc, #152]	@ (8004c18 <HAL_TIM_PWM_Start+0x214>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d018      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a24      	ldr	r2, [pc, #144]	@ (8004c1c <HAL_TIM_PWM_Start+0x218>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d013      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a23      	ldr	r2, [pc, #140]	@ (8004c20 <HAL_TIM_PWM_Start+0x21c>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d00e      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a19      	ldr	r2, [pc, #100]	@ (8004c04 <HAL_TIM_PWM_Start+0x200>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d009      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a18      	ldr	r2, [pc, #96]	@ (8004c08 <HAL_TIM_PWM_Start+0x204>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d004      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0x1b2>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a18      	ldr	r2, [pc, #96]	@ (8004c14 <HAL_TIM_PWM_Start+0x210>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d115      	bne.n	8004be2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	4b19      	ldr	r3, [pc, #100]	@ (8004c24 <HAL_TIM_PWM_Start+0x220>)
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2b06      	cmp	r3, #6
 8004bc6:	d015      	beq.n	8004bf4 <HAL_TIM_PWM_Start+0x1f0>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bce:	d011      	beq.n	8004bf4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be0:	e008      	b.n	8004bf4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0201 	orr.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	e000      	b.n	8004bf6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40012c00 	.word	0x40012c00
 8004c04:	40013400 	.word	0x40013400
 8004c08:	40014000 	.word	0x40014000
 8004c0c:	40014400 	.word	0x40014400
 8004c10:	40014800 	.word	0x40014800
 8004c14:	40015000 	.word	0x40015000
 8004c18:	40000400 	.word	0x40000400
 8004c1c:	40000800 	.word	0x40000800
 8004c20:	40000c00 	.word	0x40000c00
 8004c24:	00010007 	.word	0x00010007

08004c28 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e097      	b.n	8004d6c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d106      	bne.n	8004c56 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f7fd f9cd 	bl	8001ff0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2202      	movs	r2, #2
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004c6c:	f023 0307 	bic.w	r3, r3, #7
 8004c70:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	3304      	adds	r3, #4
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	f000 fb31 	bl	80052e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004cc8:	f023 030c 	bic.w	r3, r3, #12
 8004ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	021b      	lsls	r3, r3, #8
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	011a      	lsls	r2, r3, #4
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	031b      	lsls	r3, r3, #12
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004d06:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004d0e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685a      	ldr	r2, [r3, #4]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3718      	adds	r7, #24
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d84:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d8c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d94:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d9c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d110      	bne.n	8004dc6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d102      	bne.n	8004db0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004daa:	7b7b      	ldrb	r3, [r7, #13]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d001      	beq.n	8004db4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e069      	b.n	8004e88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dc4:	e031      	b.n	8004e2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b04      	cmp	r3, #4
 8004dca:	d110      	bne.n	8004dee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dcc:	7bbb      	ldrb	r3, [r7, #14]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d102      	bne.n	8004dd8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004dd2:	7b3b      	ldrb	r3, [r7, #12]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d001      	beq.n	8004ddc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e055      	b.n	8004e88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2202      	movs	r2, #2
 8004de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dec:	e01d      	b.n	8004e2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d108      	bne.n	8004e06 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004df4:	7bbb      	ldrb	r3, [r7, #14]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d105      	bne.n	8004e06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004dfa:	7b7b      	ldrb	r3, [r7, #13]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d102      	bne.n	8004e06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e00:	7b3b      	ldrb	r3, [r7, #12]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d001      	beq.n	8004e0a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e03e      	b.n	8004e88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2202      	movs	r2, #2
 8004e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2202      	movs	r2, #2
 8004e16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2202      	movs	r2, #2
 8004e26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_TIM_Encoder_Start+0xc4>
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d008      	beq.n	8004e48 <HAL_TIM_Encoder_Start+0xd4>
 8004e36:	e00f      	b.n	8004e58 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	2100      	movs	r1, #0
 8004e40:	4618      	mov	r0, r3
 8004e42:	f000 fec9 	bl	8005bd8 <TIM_CCxChannelCmd>
      break;
 8004e46:	e016      	b.n	8004e76 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	2104      	movs	r1, #4
 8004e50:	4618      	mov	r0, r3
 8004e52:	f000 fec1 	bl	8005bd8 <TIM_CCxChannelCmd>
      break;
 8004e56:	e00e      	b.n	8004e76 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4618      	mov	r0, r3
 8004e62:	f000 feb9 	bl	8005bd8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	2104      	movs	r1, #4
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 feb2 	bl	8005bd8 <TIM_CCxChannelCmd>
      break;
 8004e74:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0201 	orr.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e0ff      	b.n	80050ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b14      	cmp	r3, #20
 8004eba:	f200 80f0 	bhi.w	800509e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec4:	08004f19 	.word	0x08004f19
 8004ec8:	0800509f 	.word	0x0800509f
 8004ecc:	0800509f 	.word	0x0800509f
 8004ed0:	0800509f 	.word	0x0800509f
 8004ed4:	08004f59 	.word	0x08004f59
 8004ed8:	0800509f 	.word	0x0800509f
 8004edc:	0800509f 	.word	0x0800509f
 8004ee0:	0800509f 	.word	0x0800509f
 8004ee4:	08004f9b 	.word	0x08004f9b
 8004ee8:	0800509f 	.word	0x0800509f
 8004eec:	0800509f 	.word	0x0800509f
 8004ef0:	0800509f 	.word	0x0800509f
 8004ef4:	08004fdb 	.word	0x08004fdb
 8004ef8:	0800509f 	.word	0x0800509f
 8004efc:	0800509f 	.word	0x0800509f
 8004f00:	0800509f 	.word	0x0800509f
 8004f04:	0800501d 	.word	0x0800501d
 8004f08:	0800509f 	.word	0x0800509f
 8004f0c:	0800509f 	.word	0x0800509f
 8004f10:	0800509f 	.word	0x0800509f
 8004f14:	0800505d 	.word	0x0800505d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68b9      	ldr	r1, [r7, #8]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 fa94 	bl	800544c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699a      	ldr	r2, [r3, #24]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0208 	orr.w	r2, r2, #8
 8004f32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699a      	ldr	r2, [r3, #24]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f022 0204 	bic.w	r2, r2, #4
 8004f42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6999      	ldr	r1, [r3, #24]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	691a      	ldr	r2, [r3, #16]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	619a      	str	r2, [r3, #24]
      break;
 8004f56:	e0a5      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68b9      	ldr	r1, [r7, #8]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 fb0e 	bl	8005580 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699a      	ldr	r2, [r3, #24]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699a      	ldr	r2, [r3, #24]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6999      	ldr	r1, [r3, #24]
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	021a      	lsls	r2, r3, #8
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	430a      	orrs	r2, r1
 8004f96:	619a      	str	r2, [r3, #24]
      break;
 8004f98:	e084      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	68b9      	ldr	r1, [r7, #8]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fb81 	bl	80056a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69da      	ldr	r2, [r3, #28]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f042 0208 	orr.w	r2, r2, #8
 8004fb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69da      	ldr	r2, [r3, #28]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0204 	bic.w	r2, r2, #4
 8004fc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	69d9      	ldr	r1, [r3, #28]
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	691a      	ldr	r2, [r3, #16]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	61da      	str	r2, [r3, #28]
      break;
 8004fd8:	e064      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fbf3 	bl	80057cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	69da      	ldr	r2, [r3, #28]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69da      	ldr	r2, [r3, #28]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69d9      	ldr	r1, [r3, #28]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	021a      	lsls	r2, r3, #8
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	61da      	str	r2, [r3, #28]
      break;
 800501a:	e043      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	4618      	mov	r0, r3
 8005024:	f000 fc66 	bl	80058f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0208 	orr.w	r2, r2, #8
 8005036:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f022 0204 	bic.w	r2, r2, #4
 8005046:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	691a      	ldr	r2, [r3, #16]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800505a:	e023      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68b9      	ldr	r1, [r7, #8]
 8005062:	4618      	mov	r0, r3
 8005064:	f000 fcb0 	bl	80059c8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005076:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005086:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	021a      	lsls	r2, r3, #8
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800509c:	e002      	b.n	80050a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	75fb      	strb	r3, [r7, #23]
      break;
 80050a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3718      	adds	r7, #24
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop

080050b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050c2:	2300      	movs	r3, #0
 80050c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d101      	bne.n	80050d4 <HAL_TIM_ConfigClockSource+0x1c>
 80050d0:	2302      	movs	r3, #2
 80050d2:	e0f6      	b.n	80052c2 <HAL_TIM_ConfigClockSource+0x20a>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80050f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a6f      	ldr	r2, [pc, #444]	@ (80052cc <HAL_TIM_ConfigClockSource+0x214>)
 800510e:	4293      	cmp	r3, r2
 8005110:	f000 80c1 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005114:	4a6d      	ldr	r2, [pc, #436]	@ (80052cc <HAL_TIM_ConfigClockSource+0x214>)
 8005116:	4293      	cmp	r3, r2
 8005118:	f200 80c6 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800511c:	4a6c      	ldr	r2, [pc, #432]	@ (80052d0 <HAL_TIM_ConfigClockSource+0x218>)
 800511e:	4293      	cmp	r3, r2
 8005120:	f000 80b9 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005124:	4a6a      	ldr	r2, [pc, #424]	@ (80052d0 <HAL_TIM_ConfigClockSource+0x218>)
 8005126:	4293      	cmp	r3, r2
 8005128:	f200 80be 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800512c:	4a69      	ldr	r2, [pc, #420]	@ (80052d4 <HAL_TIM_ConfigClockSource+0x21c>)
 800512e:	4293      	cmp	r3, r2
 8005130:	f000 80b1 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005134:	4a67      	ldr	r2, [pc, #412]	@ (80052d4 <HAL_TIM_ConfigClockSource+0x21c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	f200 80b6 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800513c:	4a66      	ldr	r2, [pc, #408]	@ (80052d8 <HAL_TIM_ConfigClockSource+0x220>)
 800513e:	4293      	cmp	r3, r2
 8005140:	f000 80a9 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005144:	4a64      	ldr	r2, [pc, #400]	@ (80052d8 <HAL_TIM_ConfigClockSource+0x220>)
 8005146:	4293      	cmp	r3, r2
 8005148:	f200 80ae 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800514c:	4a63      	ldr	r2, [pc, #396]	@ (80052dc <HAL_TIM_ConfigClockSource+0x224>)
 800514e:	4293      	cmp	r3, r2
 8005150:	f000 80a1 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005154:	4a61      	ldr	r2, [pc, #388]	@ (80052dc <HAL_TIM_ConfigClockSource+0x224>)
 8005156:	4293      	cmp	r3, r2
 8005158:	f200 80a6 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800515c:	4a60      	ldr	r2, [pc, #384]	@ (80052e0 <HAL_TIM_ConfigClockSource+0x228>)
 800515e:	4293      	cmp	r3, r2
 8005160:	f000 8099 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005164:	4a5e      	ldr	r2, [pc, #376]	@ (80052e0 <HAL_TIM_ConfigClockSource+0x228>)
 8005166:	4293      	cmp	r3, r2
 8005168:	f200 809e 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800516c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005170:	f000 8091 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005174:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005178:	f200 8096 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800517c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005180:	f000 8089 	beq.w	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 8005184:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005188:	f200 808e 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800518c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005190:	d03e      	beq.n	8005210 <HAL_TIM_ConfigClockSource+0x158>
 8005192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005196:	f200 8087 	bhi.w	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 800519a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519e:	f000 8086 	beq.w	80052ae <HAL_TIM_ConfigClockSource+0x1f6>
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a6:	d87f      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051a8:	2b70      	cmp	r3, #112	@ 0x70
 80051aa:	d01a      	beq.n	80051e2 <HAL_TIM_ConfigClockSource+0x12a>
 80051ac:	2b70      	cmp	r3, #112	@ 0x70
 80051ae:	d87b      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051b0:	2b60      	cmp	r3, #96	@ 0x60
 80051b2:	d050      	beq.n	8005256 <HAL_TIM_ConfigClockSource+0x19e>
 80051b4:	2b60      	cmp	r3, #96	@ 0x60
 80051b6:	d877      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051b8:	2b50      	cmp	r3, #80	@ 0x50
 80051ba:	d03c      	beq.n	8005236 <HAL_TIM_ConfigClockSource+0x17e>
 80051bc:	2b50      	cmp	r3, #80	@ 0x50
 80051be:	d873      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051c0:	2b40      	cmp	r3, #64	@ 0x40
 80051c2:	d058      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x1be>
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d86f      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051c8:	2b30      	cmp	r3, #48	@ 0x30
 80051ca:	d064      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 80051cc:	2b30      	cmp	r3, #48	@ 0x30
 80051ce:	d86b      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d060      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d867      	bhi.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d05c      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 80051dc:	2b10      	cmp	r3, #16
 80051de:	d05a      	beq.n	8005296 <HAL_TIM_ConfigClockSource+0x1de>
 80051e0:	e062      	b.n	80052a8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051f2:	f000 fcd1 	bl	8005b98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68ba      	ldr	r2, [r7, #8]
 800520c:	609a      	str	r2, [r3, #8]
      break;
 800520e:	e04f      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005220:	f000 fcba 	bl	8005b98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689a      	ldr	r2, [r3, #8]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005232:	609a      	str	r2, [r3, #8]
      break;
 8005234:	e03c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005242:	461a      	mov	r2, r3
 8005244:	f000 fc2c 	bl	8005aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2150      	movs	r1, #80	@ 0x50
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fc85 	bl	8005b5e <TIM_ITRx_SetConfig>
      break;
 8005254:	e02c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005262:	461a      	mov	r2, r3
 8005264:	f000 fc4b 	bl	8005afe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2160      	movs	r1, #96	@ 0x60
 800526e:	4618      	mov	r0, r3
 8005270:	f000 fc75 	bl	8005b5e <TIM_ITRx_SetConfig>
      break;
 8005274:	e01c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005282:	461a      	mov	r2, r3
 8005284:	f000 fc0c 	bl	8005aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2140      	movs	r1, #64	@ 0x40
 800528e:	4618      	mov	r0, r3
 8005290:	f000 fc65 	bl	8005b5e <TIM_ITRx_SetConfig>
      break;
 8005294:	e00c      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4619      	mov	r1, r3
 80052a0:	4610      	mov	r0, r2
 80052a2:	f000 fc5c 	bl	8005b5e <TIM_ITRx_SetConfig>
      break;
 80052a6:	e003      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	73fb      	strb	r3, [r7, #15]
      break;
 80052ac:	e000      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80052ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	00100070 	.word	0x00100070
 80052d0:	00100060 	.word	0x00100060
 80052d4:	00100050 	.word	0x00100050
 80052d8:	00100040 	.word	0x00100040
 80052dc:	00100030 	.word	0x00100030
 80052e0:	00100020 	.word	0x00100020

080052e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a4c      	ldr	r2, [pc, #304]	@ (8005428 <TIM_Base_SetConfig+0x144>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d017      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005302:	d013      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a49      	ldr	r2, [pc, #292]	@ (800542c <TIM_Base_SetConfig+0x148>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00f      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a48      	ldr	r2, [pc, #288]	@ (8005430 <TIM_Base_SetConfig+0x14c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d00b      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a47      	ldr	r2, [pc, #284]	@ (8005434 <TIM_Base_SetConfig+0x150>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d007      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a46      	ldr	r2, [pc, #280]	@ (8005438 <TIM_Base_SetConfig+0x154>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d003      	beq.n	800532c <TIM_Base_SetConfig+0x48>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a45      	ldr	r2, [pc, #276]	@ (800543c <TIM_Base_SetConfig+0x158>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d108      	bne.n	800533e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a39      	ldr	r2, [pc, #228]	@ (8005428 <TIM_Base_SetConfig+0x144>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d023      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800534c:	d01f      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a36      	ldr	r2, [pc, #216]	@ (800542c <TIM_Base_SetConfig+0x148>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d01b      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a35      	ldr	r2, [pc, #212]	@ (8005430 <TIM_Base_SetConfig+0x14c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d017      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a34      	ldr	r2, [pc, #208]	@ (8005434 <TIM_Base_SetConfig+0x150>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d013      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a33      	ldr	r2, [pc, #204]	@ (8005438 <TIM_Base_SetConfig+0x154>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d00f      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a33      	ldr	r2, [pc, #204]	@ (8005440 <TIM_Base_SetConfig+0x15c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d00b      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a32      	ldr	r2, [pc, #200]	@ (8005444 <TIM_Base_SetConfig+0x160>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d007      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a31      	ldr	r2, [pc, #196]	@ (8005448 <TIM_Base_SetConfig+0x164>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d003      	beq.n	800538e <TIM_Base_SetConfig+0xaa>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a2c      	ldr	r2, [pc, #176]	@ (800543c <TIM_Base_SetConfig+0x158>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d108      	bne.n	80053a0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005394:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	4313      	orrs	r3, r2
 800539e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a18      	ldr	r2, [pc, #96]	@ (8005428 <TIM_Base_SetConfig+0x144>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d013      	beq.n	80053f4 <TIM_Base_SetConfig+0x110>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005438 <TIM_Base_SetConfig+0x154>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d00f      	beq.n	80053f4 <TIM_Base_SetConfig+0x110>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005440 <TIM_Base_SetConfig+0x15c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00b      	beq.n	80053f4 <TIM_Base_SetConfig+0x110>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a19      	ldr	r2, [pc, #100]	@ (8005444 <TIM_Base_SetConfig+0x160>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d007      	beq.n	80053f4 <TIM_Base_SetConfig+0x110>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a18      	ldr	r2, [pc, #96]	@ (8005448 <TIM_Base_SetConfig+0x164>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d003      	beq.n	80053f4 <TIM_Base_SetConfig+0x110>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a13      	ldr	r2, [pc, #76]	@ (800543c <TIM_Base_SetConfig+0x158>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d103      	bne.n	80053fc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b01      	cmp	r3, #1
 800540c:	d105      	bne.n	800541a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	f023 0201 	bic.w	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	611a      	str	r2, [r3, #16]
  }
}
 800541a:	bf00      	nop
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	40012c00 	.word	0x40012c00
 800542c:	40000400 	.word	0x40000400
 8005430:	40000800 	.word	0x40000800
 8005434:	40000c00 	.word	0x40000c00
 8005438:	40013400 	.word	0x40013400
 800543c:	40015000 	.word	0x40015000
 8005440:	40014000 	.word	0x40014000
 8005444:	40014400 	.word	0x40014400
 8005448:	40014800 	.word	0x40014800

0800544c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	f023 0201 	bic.w	r2, r3, #1
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800547a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0303 	bic.w	r3, r3, #3
 8005486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f023 0302 	bic.w	r3, r3, #2
 8005498:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a30      	ldr	r2, [pc, #192]	@ (8005568 <TIM_OC1_SetConfig+0x11c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d013      	beq.n	80054d4 <TIM_OC1_SetConfig+0x88>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a2f      	ldr	r2, [pc, #188]	@ (800556c <TIM_OC1_SetConfig+0x120>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d00f      	beq.n	80054d4 <TIM_OC1_SetConfig+0x88>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005570 <TIM_OC1_SetConfig+0x124>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d00b      	beq.n	80054d4 <TIM_OC1_SetConfig+0x88>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a2d      	ldr	r2, [pc, #180]	@ (8005574 <TIM_OC1_SetConfig+0x128>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d007      	beq.n	80054d4 <TIM_OC1_SetConfig+0x88>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a2c      	ldr	r2, [pc, #176]	@ (8005578 <TIM_OC1_SetConfig+0x12c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d003      	beq.n	80054d4 <TIM_OC1_SetConfig+0x88>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a2b      	ldr	r2, [pc, #172]	@ (800557c <TIM_OC1_SetConfig+0x130>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d10c      	bne.n	80054ee <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f023 0308 	bic.w	r3, r3, #8
 80054da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f023 0304 	bic.w	r3, r3, #4
 80054ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005568 <TIM_OC1_SetConfig+0x11c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d013      	beq.n	800551e <TIM_OC1_SetConfig+0xd2>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1c      	ldr	r2, [pc, #112]	@ (800556c <TIM_OC1_SetConfig+0x120>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00f      	beq.n	800551e <TIM_OC1_SetConfig+0xd2>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a1b      	ldr	r2, [pc, #108]	@ (8005570 <TIM_OC1_SetConfig+0x124>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00b      	beq.n	800551e <TIM_OC1_SetConfig+0xd2>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a1a      	ldr	r2, [pc, #104]	@ (8005574 <TIM_OC1_SetConfig+0x128>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d007      	beq.n	800551e <TIM_OC1_SetConfig+0xd2>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a19      	ldr	r2, [pc, #100]	@ (8005578 <TIM_OC1_SetConfig+0x12c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_OC1_SetConfig+0xd2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a18      	ldr	r2, [pc, #96]	@ (800557c <TIM_OC1_SetConfig+0x130>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d111      	bne.n	8005542 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800552c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	4313      	orrs	r3, r2
 8005540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	685a      	ldr	r2, [r3, #4]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	621a      	str	r2, [r3, #32]
}
 800555c:	bf00      	nop
 800555e:	371c      	adds	r7, #28
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr
 8005568:	40012c00 	.word	0x40012c00
 800556c:	40013400 	.word	0x40013400
 8005570:	40014000 	.word	0x40014000
 8005574:	40014400 	.word	0x40014400
 8005578:	40014800 	.word	0x40014800
 800557c:	40015000 	.word	0x40015000

08005580 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005580:	b480      	push	{r7}
 8005582:	b087      	sub	sp, #28
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	f023 0210 	bic.w	r2, r3, #16
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f023 0320 	bic.w	r3, r3, #32
 80055ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	011b      	lsls	r3, r3, #4
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	4313      	orrs	r3, r2
 80055da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a2c      	ldr	r2, [pc, #176]	@ (8005690 <TIM_OC2_SetConfig+0x110>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_OC2_SetConfig+0x74>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005694 <TIM_OC2_SetConfig+0x114>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_OC2_SetConfig+0x74>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005698 <TIM_OC2_SetConfig+0x118>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d10d      	bne.n	8005610 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	011b      	lsls	r3, r3, #4
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800560e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a1f      	ldr	r2, [pc, #124]	@ (8005690 <TIM_OC2_SetConfig+0x110>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d013      	beq.n	8005640 <TIM_OC2_SetConfig+0xc0>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a1e      	ldr	r2, [pc, #120]	@ (8005694 <TIM_OC2_SetConfig+0x114>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d00f      	beq.n	8005640 <TIM_OC2_SetConfig+0xc0>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a1e      	ldr	r2, [pc, #120]	@ (800569c <TIM_OC2_SetConfig+0x11c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d00b      	beq.n	8005640 <TIM_OC2_SetConfig+0xc0>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a1d      	ldr	r2, [pc, #116]	@ (80056a0 <TIM_OC2_SetConfig+0x120>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d007      	beq.n	8005640 <TIM_OC2_SetConfig+0xc0>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a1c      	ldr	r2, [pc, #112]	@ (80056a4 <TIM_OC2_SetConfig+0x124>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d003      	beq.n	8005640 <TIM_OC2_SetConfig+0xc0>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a17      	ldr	r2, [pc, #92]	@ (8005698 <TIM_OC2_SetConfig+0x118>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d113      	bne.n	8005668 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005646:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800564e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	695b      	ldr	r3, [r3, #20]
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	621a      	str	r2, [r3, #32]
}
 8005682:	bf00      	nop
 8005684:	371c      	adds	r7, #28
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	40012c00 	.word	0x40012c00
 8005694:	40013400 	.word	0x40013400
 8005698:	40015000 	.word	0x40015000
 800569c:	40014000 	.word	0x40014000
 80056a0:	40014400 	.word	0x40014400
 80056a4:	40014800 	.word	0x40014800

080056a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b087      	sub	sp, #28
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a1b      	ldr	r3, [r3, #32]
 80056bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0303 	bic.w	r3, r3, #3
 80056e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	021b      	lsls	r3, r3, #8
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	4313      	orrs	r3, r2
 8005700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a2b      	ldr	r2, [pc, #172]	@ (80057b4 <TIM_OC3_SetConfig+0x10c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d007      	beq.n	800571a <TIM_OC3_SetConfig+0x72>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a2a      	ldr	r2, [pc, #168]	@ (80057b8 <TIM_OC3_SetConfig+0x110>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d003      	beq.n	800571a <TIM_OC3_SetConfig+0x72>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a29      	ldr	r2, [pc, #164]	@ (80057bc <TIM_OC3_SetConfig+0x114>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d10d      	bne.n	8005736 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005720:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a1e      	ldr	r2, [pc, #120]	@ (80057b4 <TIM_OC3_SetConfig+0x10c>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d013      	beq.n	8005766 <TIM_OC3_SetConfig+0xbe>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a1d      	ldr	r2, [pc, #116]	@ (80057b8 <TIM_OC3_SetConfig+0x110>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00f      	beq.n	8005766 <TIM_OC3_SetConfig+0xbe>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a1d      	ldr	r2, [pc, #116]	@ (80057c0 <TIM_OC3_SetConfig+0x118>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00b      	beq.n	8005766 <TIM_OC3_SetConfig+0xbe>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a1c      	ldr	r2, [pc, #112]	@ (80057c4 <TIM_OC3_SetConfig+0x11c>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d007      	beq.n	8005766 <TIM_OC3_SetConfig+0xbe>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a1b      	ldr	r2, [pc, #108]	@ (80057c8 <TIM_OC3_SetConfig+0x120>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d003      	beq.n	8005766 <TIM_OC3_SetConfig+0xbe>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a16      	ldr	r2, [pc, #88]	@ (80057bc <TIM_OC3_SetConfig+0x114>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d113      	bne.n	800578e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800576c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	011b      	lsls	r3, r3, #4
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	4313      	orrs	r3, r2
 8005780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	621a      	str	r2, [r3, #32]
}
 80057a8:	bf00      	nop
 80057aa:	371c      	adds	r7, #28
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	40012c00 	.word	0x40012c00
 80057b8:	40013400 	.word	0x40013400
 80057bc:	40015000 	.word	0x40015000
 80057c0:	40014000 	.word	0x40014000
 80057c4:	40014400 	.word	0x40014400
 80057c8:	40014800 	.word	0x40014800

080057cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b087      	sub	sp, #28
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a1b      	ldr	r3, [r3, #32]
 80057e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005806:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	021b      	lsls	r3, r3, #8
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800581a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	031b      	lsls	r3, r3, #12
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	4313      	orrs	r3, r2
 8005826:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a2c      	ldr	r2, [pc, #176]	@ (80058dc <TIM_OC4_SetConfig+0x110>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d007      	beq.n	8005840 <TIM_OC4_SetConfig+0x74>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a2b      	ldr	r2, [pc, #172]	@ (80058e0 <TIM_OC4_SetConfig+0x114>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d003      	beq.n	8005840 <TIM_OC4_SetConfig+0x74>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a2a      	ldr	r2, [pc, #168]	@ (80058e4 <TIM_OC4_SetConfig+0x118>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d10d      	bne.n	800585c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	031b      	lsls	r3, r3, #12
 800584e:	697a      	ldr	r2, [r7, #20]
 8005850:	4313      	orrs	r3, r2
 8005852:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800585a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a1f      	ldr	r2, [pc, #124]	@ (80058dc <TIM_OC4_SetConfig+0x110>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d013      	beq.n	800588c <TIM_OC4_SetConfig+0xc0>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a1e      	ldr	r2, [pc, #120]	@ (80058e0 <TIM_OC4_SetConfig+0x114>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d00f      	beq.n	800588c <TIM_OC4_SetConfig+0xc0>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a1e      	ldr	r2, [pc, #120]	@ (80058e8 <TIM_OC4_SetConfig+0x11c>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00b      	beq.n	800588c <TIM_OC4_SetConfig+0xc0>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a1d      	ldr	r2, [pc, #116]	@ (80058ec <TIM_OC4_SetConfig+0x120>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d007      	beq.n	800588c <TIM_OC4_SetConfig+0xc0>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a1c      	ldr	r2, [pc, #112]	@ (80058f0 <TIM_OC4_SetConfig+0x124>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d003      	beq.n	800588c <TIM_OC4_SetConfig+0xc0>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a17      	ldr	r2, [pc, #92]	@ (80058e4 <TIM_OC4_SetConfig+0x118>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d113      	bne.n	80058b4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005892:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800589a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	695b      	ldr	r3, [r3, #20]
 80058a0:	019b      	lsls	r3, r3, #6
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	019b      	lsls	r3, r3, #6
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	621a      	str	r2, [r3, #32]
}
 80058ce:	bf00      	nop
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40012c00 	.word	0x40012c00
 80058e0:	40013400 	.word	0x40013400
 80058e4:	40015000 	.word	0x40015000
 80058e8:	40014000 	.word	0x40014000
 80058ec:	40014400 	.word	0x40014400
 80058f0:	40014800 	.word	0x40014800

080058f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4313      	orrs	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005938:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	041b      	lsls	r3, r3, #16
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a19      	ldr	r2, [pc, #100]	@ (80059b0 <TIM_OC5_SetConfig+0xbc>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d013      	beq.n	8005976 <TIM_OC5_SetConfig+0x82>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a18      	ldr	r2, [pc, #96]	@ (80059b4 <TIM_OC5_SetConfig+0xc0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d00f      	beq.n	8005976 <TIM_OC5_SetConfig+0x82>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a17      	ldr	r2, [pc, #92]	@ (80059b8 <TIM_OC5_SetConfig+0xc4>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d00b      	beq.n	8005976 <TIM_OC5_SetConfig+0x82>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a16      	ldr	r2, [pc, #88]	@ (80059bc <TIM_OC5_SetConfig+0xc8>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d007      	beq.n	8005976 <TIM_OC5_SetConfig+0x82>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a15      	ldr	r2, [pc, #84]	@ (80059c0 <TIM_OC5_SetConfig+0xcc>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d003      	beq.n	8005976 <TIM_OC5_SetConfig+0x82>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a14      	ldr	r2, [pc, #80]	@ (80059c4 <TIM_OC5_SetConfig+0xd0>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d109      	bne.n	800598a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800597c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	021b      	lsls	r3, r3, #8
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	4313      	orrs	r3, r2
 8005988:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	621a      	str	r2, [r3, #32]
}
 80059a4:	bf00      	nop
 80059a6:	371c      	adds	r7, #28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	40012c00 	.word	0x40012c00
 80059b4:	40013400 	.word	0x40013400
 80059b8:	40014000 	.word	0x40014000
 80059bc:	40014400 	.word	0x40014400
 80059c0:	40014800 	.word	0x40014800
 80059c4:	40015000 	.word	0x40015000

080059c8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	051b      	lsls	r3, r3, #20
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a1a      	ldr	r2, [pc, #104]	@ (8005a88 <TIM_OC6_SetConfig+0xc0>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d013      	beq.n	8005a4c <TIM_OC6_SetConfig+0x84>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a19      	ldr	r2, [pc, #100]	@ (8005a8c <TIM_OC6_SetConfig+0xc4>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d00f      	beq.n	8005a4c <TIM_OC6_SetConfig+0x84>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a18      	ldr	r2, [pc, #96]	@ (8005a90 <TIM_OC6_SetConfig+0xc8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00b      	beq.n	8005a4c <TIM_OC6_SetConfig+0x84>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a17      	ldr	r2, [pc, #92]	@ (8005a94 <TIM_OC6_SetConfig+0xcc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d007      	beq.n	8005a4c <TIM_OC6_SetConfig+0x84>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a16      	ldr	r2, [pc, #88]	@ (8005a98 <TIM_OC6_SetConfig+0xd0>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d003      	beq.n	8005a4c <TIM_OC6_SetConfig+0x84>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a15      	ldr	r2, [pc, #84]	@ (8005a9c <TIM_OC6_SetConfig+0xd4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d109      	bne.n	8005a60 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	029b      	lsls	r3, r3, #10
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40012c00 	.word	0x40012c00
 8005a8c:	40013400 	.word	0x40013400
 8005a90:	40014000 	.word	0x40014000
 8005a94:	40014400 	.word	0x40014400
 8005a98:	40014800 	.word	0x40014800
 8005a9c:	40015000 	.word	0x40015000

08005aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	f023 0201 	bic.w	r2, r3, #1
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 030a 	bic.w	r3, r3, #10
 8005adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b087      	sub	sp, #28
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	f023 0210 	bic.w	r2, r3, #16
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	031b      	lsls	r3, r3, #12
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	621a      	str	r2, [r3, #32]
}
 8005b52:	bf00      	nop
 8005b54:	371c      	adds	r7, #28
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b085      	sub	sp, #20
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
 8005b66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f043 0307 	orr.w	r3, r3, #7
 8005b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	609a      	str	r2, [r3, #8]
}
 8005b8c:	bf00      	nop
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
 8005ba4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	021a      	lsls	r2, r3, #8
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	609a      	str	r2, [r3, #8]
}
 8005bcc:	bf00      	nop
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b087      	sub	sp, #28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2201      	movs	r2, #1
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6a1a      	ldr	r2, [r3, #32]
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	401a      	ands	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a1a      	ldr	r2, [r3, #32]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	f003 031f 	and.w	r3, r3, #31
 8005c0a:	6879      	ldr	r1, [r7, #4]
 8005c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c10:	431a      	orrs	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	621a      	str	r2, [r3, #32]
}
 8005c16:	bf00      	nop
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
	...

08005c24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e074      	b.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a34      	ldr	r2, [pc, #208]	@ (8005d34 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d009      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a33      	ldr	r2, [pc, #204]	@ (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d004      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a31      	ldr	r2, [pc, #196]	@ (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d108      	bne.n	8005c8c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c80:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a21      	ldr	r2, [pc, #132]	@ (8005d34 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d022      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbc:	d01d      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d018      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1d      	ldr	r2, [pc, #116]	@ (8005d44 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d013      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00e      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a15      	ldr	r2, [pc, #84]	@ (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d009      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a18      	ldr	r2, [pc, #96]	@ (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d004      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a11      	ldr	r2, [pc, #68]	@ (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d10c      	bne.n	8005d14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40012c00 	.word	0x40012c00
 8005d38:	40013400 	.word	0x40013400
 8005d3c:	40015000 	.word	0x40015000
 8005d40:	40000400 	.word	0x40000400
 8005d44:	40000800 	.word	0x40000800
 8005d48:	40000c00 	.word	0x40000c00
 8005d4c:	40014000 	.word	0x40014000

08005d50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e078      	b.n	8005e5e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	695b      	ldr	r3, [r3, #20]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	041b      	lsls	r3, r3, #16
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a1c      	ldr	r2, [pc, #112]	@ (8005e6c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d009      	beq.n	8005e12 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a1b      	ldr	r2, [pc, #108]	@ (8005e70 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d004      	beq.n	8005e12 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a19      	ldr	r2, [pc, #100]	@ (8005e74 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d11c      	bne.n	8005e4c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1c:	051b      	lsls	r3, r3, #20
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00
 8005e70:	40013400 	.word	0x40013400
 8005e74:	40015000 	.word	0x40015000

08005e78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b082      	sub	sp, #8
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e042      	b.n	8005f10 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d106      	bne.n	8005ea2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7fc fa09 	bl	80022b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2224      	movs	r2, #36	@ 0x24
 8005ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0201 	bic.w	r2, r2, #1
 8005eb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fc7a 	bl	80067bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f97b 	bl	80061c4 <UART_SetConfig>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d101      	bne.n	8005ed8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e01b      	b.n	8005f10 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685a      	ldr	r2, [r3, #4]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ee6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689a      	ldr	r2, [r3, #8]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ef6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 fcf9 	bl	8006900 <UART_CheckIdleState>
 8005f0e:	4603      	mov	r3, r0
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b08a      	sub	sp, #40	@ 0x28
 8005f1c:	af02      	add	r7, sp, #8
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	603b      	str	r3, [r7, #0]
 8005f24:	4613      	mov	r3, r2
 8005f26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f2e:	2b20      	cmp	r3, #32
 8005f30:	d17b      	bne.n	800602a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d002      	beq.n	8005f3e <HAL_UART_Transmit+0x26>
 8005f38:	88fb      	ldrh	r3, [r7, #6]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e074      	b.n	800602c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2221      	movs	r2, #33	@ 0x21
 8005f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f52:	f7fd f91d 	bl	8003190 <HAL_GetTick>
 8005f56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	88fa      	ldrh	r2, [r7, #6]
 8005f5c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	88fa      	ldrh	r2, [r7, #6]
 8005f64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f70:	d108      	bne.n	8005f84 <HAL_UART_Transmit+0x6c>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d104      	bne.n	8005f84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	e003      	b.n	8005f8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f8c:	e030      	b.n	8005ff0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2200      	movs	r2, #0
 8005f96:	2180      	movs	r1, #128	@ 0x80
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fd5b 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d005      	beq.n	8005fb0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e03d      	b.n	800602c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10b      	bne.n	8005fce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	881b      	ldrh	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fc4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	3302      	adds	r3, #2
 8005fca:	61bb      	str	r3, [r7, #24]
 8005fcc:	e007      	b.n	8005fde <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	781a      	ldrb	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1c8      	bne.n	8005f8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2200      	movs	r2, #0
 8006004:	2140      	movs	r1, #64	@ 0x40
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 fd24 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d005      	beq.n	800601e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2220      	movs	r2, #32
 8006016:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e006      	b.n	800602c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	e000      	b.n	800602c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800602a:	2302      	movs	r3, #2
  }
}
 800602c:	4618      	mov	r0, r3
 800602e:	3720      	adds	r7, #32
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b08a      	sub	sp, #40	@ 0x28
 8006038:	af02      	add	r7, sp, #8
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	603b      	str	r3, [r7, #0]
 8006040:	4613      	mov	r3, r2
 8006042:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800604a:	2b20      	cmp	r3, #32
 800604c:	f040 80b5 	bne.w	80061ba <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <HAL_UART_Receive+0x28>
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e0ad      	b.n	80061bc <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2222      	movs	r2, #34	@ 0x22
 800606c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006076:	f7fd f88b 	bl	8003190 <HAL_GetTick>
 800607a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	88fa      	ldrh	r2, [r7, #6]
 8006080:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	88fa      	ldrh	r2, [r7, #6]
 8006088:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006094:	d10e      	bne.n	80060b4 <HAL_UART_Receive+0x80>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	691b      	ldr	r3, [r3, #16]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d105      	bne.n	80060aa <HAL_UART_Receive+0x76>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80060a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060a8:	e02d      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	22ff      	movs	r2, #255	@ 0xff
 80060ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060b2:	e028      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10d      	bne.n	80060d8 <HAL_UART_Receive+0xa4>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d104      	bne.n	80060ce <HAL_UART_Receive+0x9a>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	22ff      	movs	r2, #255	@ 0xff
 80060c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060cc:	e01b      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	227f      	movs	r2, #127	@ 0x7f
 80060d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060d6:	e016      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060e0:	d10d      	bne.n	80060fe <HAL_UART_Receive+0xca>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d104      	bne.n	80060f4 <HAL_UART_Receive+0xc0>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	227f      	movs	r2, #127	@ 0x7f
 80060ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060f2:	e008      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	223f      	movs	r2, #63	@ 0x3f
 80060f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80060fc:	e003      	b.n	8006106 <HAL_UART_Receive+0xd2>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800610c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006116:	d108      	bne.n	800612a <HAL_UART_Receive+0xf6>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d104      	bne.n	800612a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006120:	2300      	movs	r3, #0
 8006122:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	61bb      	str	r3, [r7, #24]
 8006128:	e003      	b.n	8006132 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800612e:	2300      	movs	r3, #0
 8006130:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006132:	e036      	b.n	80061a2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2200      	movs	r2, #0
 800613c:	2120      	movs	r1, #32
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 fc88 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2220      	movs	r2, #32
 800614e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e032      	b.n	80061bc <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10c      	bne.n	8006176 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	b29a      	uxth	r2, r3
 8006164:	8a7b      	ldrh	r3, [r7, #18]
 8006166:	4013      	ands	r3, r2
 8006168:	b29a      	uxth	r2, r3
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	3302      	adds	r3, #2
 8006172:	61bb      	str	r3, [r7, #24]
 8006174:	e00c      	b.n	8006190 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800617c:	b2da      	uxtb	r2, r3
 800617e:	8a7b      	ldrh	r3, [r7, #18]
 8006180:	b2db      	uxtb	r3, r3
 8006182:	4013      	ands	r3, r2
 8006184:	b2da      	uxtb	r2, r3
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	3301      	adds	r3, #1
 800618e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006196:	b29b      	uxth	r3, r3
 8006198:	3b01      	subs	r3, #1
 800619a:	b29a      	uxth	r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1c2      	bne.n	8006134 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80061b6:	2300      	movs	r3, #0
 80061b8:	e000      	b.n	80061bc <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80061ba:	2302      	movs	r3, #2
  }
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3720      	adds	r7, #32
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061c8:	b08c      	sub	sp, #48	@ 0x30
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061ce:	2300      	movs	r3, #0
 80061d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	689a      	ldr	r2, [r3, #8]
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	431a      	orrs	r2, r3
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	695b      	ldr	r3, [r3, #20]
 80061e2:	431a      	orrs	r2, r3
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	69db      	ldr	r3, [r3, #28]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	4baa      	ldr	r3, [pc, #680]	@ (800649c <UART_SetConfig+0x2d8>)
 80061f4:	4013      	ands	r3, r2
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061fc:	430b      	orrs	r3, r1
 80061fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a9f      	ldr	r2, [pc, #636]	@ (80064a0 <UART_SetConfig+0x2dc>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d004      	beq.n	8006230 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800622c:	4313      	orrs	r3, r2
 800622e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800623a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	6812      	ldr	r2, [r2, #0]
 8006242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006244:	430b      	orrs	r3, r1
 8006246:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624e:	f023 010f 	bic.w	r1, r3, #15
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a90      	ldr	r2, [pc, #576]	@ (80064a4 <UART_SetConfig+0x2e0>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d125      	bne.n	80062b4 <UART_SetConfig+0xf0>
 8006268:	4b8f      	ldr	r3, [pc, #572]	@ (80064a8 <UART_SetConfig+0x2e4>)
 800626a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	2b03      	cmp	r3, #3
 8006274:	d81a      	bhi.n	80062ac <UART_SetConfig+0xe8>
 8006276:	a201      	add	r2, pc, #4	@ (adr r2, 800627c <UART_SetConfig+0xb8>)
 8006278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627c:	0800628d 	.word	0x0800628d
 8006280:	0800629d 	.word	0x0800629d
 8006284:	08006295 	.word	0x08006295
 8006288:	080062a5 	.word	0x080062a5
 800628c:	2301      	movs	r3, #1
 800628e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006292:	e116      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006294:	2302      	movs	r3, #2
 8006296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800629a:	e112      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800629c:	2304      	movs	r3, #4
 800629e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a2:	e10e      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80062a4:	2308      	movs	r3, #8
 80062a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062aa:	e10a      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80062ac:	2310      	movs	r3, #16
 80062ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b2:	e106      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a7c      	ldr	r2, [pc, #496]	@ (80064ac <UART_SetConfig+0x2e8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d138      	bne.n	8006330 <UART_SetConfig+0x16c>
 80062be:	4b7a      	ldr	r3, [pc, #488]	@ (80064a8 <UART_SetConfig+0x2e4>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c4:	f003 030c 	and.w	r3, r3, #12
 80062c8:	2b0c      	cmp	r3, #12
 80062ca:	d82d      	bhi.n	8006328 <UART_SetConfig+0x164>
 80062cc:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <UART_SetConfig+0x110>)
 80062ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d2:	bf00      	nop
 80062d4:	08006309 	.word	0x08006309
 80062d8:	08006329 	.word	0x08006329
 80062dc:	08006329 	.word	0x08006329
 80062e0:	08006329 	.word	0x08006329
 80062e4:	08006319 	.word	0x08006319
 80062e8:	08006329 	.word	0x08006329
 80062ec:	08006329 	.word	0x08006329
 80062f0:	08006329 	.word	0x08006329
 80062f4:	08006311 	.word	0x08006311
 80062f8:	08006329 	.word	0x08006329
 80062fc:	08006329 	.word	0x08006329
 8006300:	08006329 	.word	0x08006329
 8006304:	08006321 	.word	0x08006321
 8006308:	2300      	movs	r3, #0
 800630a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800630e:	e0d8      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006310:	2302      	movs	r3, #2
 8006312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006316:	e0d4      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006318:	2304      	movs	r3, #4
 800631a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800631e:	e0d0      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006320:	2308      	movs	r3, #8
 8006322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006326:	e0cc      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006328:	2310      	movs	r3, #16
 800632a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632e:	e0c8      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a5e      	ldr	r2, [pc, #376]	@ (80064b0 <UART_SetConfig+0x2ec>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d125      	bne.n	8006386 <UART_SetConfig+0x1c2>
 800633a:	4b5b      	ldr	r3, [pc, #364]	@ (80064a8 <UART_SetConfig+0x2e4>)
 800633c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006340:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006344:	2b30      	cmp	r3, #48	@ 0x30
 8006346:	d016      	beq.n	8006376 <UART_SetConfig+0x1b2>
 8006348:	2b30      	cmp	r3, #48	@ 0x30
 800634a:	d818      	bhi.n	800637e <UART_SetConfig+0x1ba>
 800634c:	2b20      	cmp	r3, #32
 800634e:	d00a      	beq.n	8006366 <UART_SetConfig+0x1a2>
 8006350:	2b20      	cmp	r3, #32
 8006352:	d814      	bhi.n	800637e <UART_SetConfig+0x1ba>
 8006354:	2b00      	cmp	r3, #0
 8006356:	d002      	beq.n	800635e <UART_SetConfig+0x19a>
 8006358:	2b10      	cmp	r3, #16
 800635a:	d008      	beq.n	800636e <UART_SetConfig+0x1aa>
 800635c:	e00f      	b.n	800637e <UART_SetConfig+0x1ba>
 800635e:	2300      	movs	r3, #0
 8006360:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006364:	e0ad      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006366:	2302      	movs	r3, #2
 8006368:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800636c:	e0a9      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800636e:	2304      	movs	r3, #4
 8006370:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006374:	e0a5      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006376:	2308      	movs	r3, #8
 8006378:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800637c:	e0a1      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800637e:	2310      	movs	r3, #16
 8006380:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006384:	e09d      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a4a      	ldr	r2, [pc, #296]	@ (80064b4 <UART_SetConfig+0x2f0>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d125      	bne.n	80063dc <UART_SetConfig+0x218>
 8006390:	4b45      	ldr	r3, [pc, #276]	@ (80064a8 <UART_SetConfig+0x2e4>)
 8006392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006396:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800639a:	2bc0      	cmp	r3, #192	@ 0xc0
 800639c:	d016      	beq.n	80063cc <UART_SetConfig+0x208>
 800639e:	2bc0      	cmp	r3, #192	@ 0xc0
 80063a0:	d818      	bhi.n	80063d4 <UART_SetConfig+0x210>
 80063a2:	2b80      	cmp	r3, #128	@ 0x80
 80063a4:	d00a      	beq.n	80063bc <UART_SetConfig+0x1f8>
 80063a6:	2b80      	cmp	r3, #128	@ 0x80
 80063a8:	d814      	bhi.n	80063d4 <UART_SetConfig+0x210>
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <UART_SetConfig+0x1f0>
 80063ae:	2b40      	cmp	r3, #64	@ 0x40
 80063b0:	d008      	beq.n	80063c4 <UART_SetConfig+0x200>
 80063b2:	e00f      	b.n	80063d4 <UART_SetConfig+0x210>
 80063b4:	2300      	movs	r3, #0
 80063b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ba:	e082      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80063bc:	2302      	movs	r3, #2
 80063be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063c2:	e07e      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80063c4:	2304      	movs	r3, #4
 80063c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ca:	e07a      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80063cc:	2308      	movs	r3, #8
 80063ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063d2:	e076      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80063d4:	2310      	movs	r3, #16
 80063d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063da:	e072      	b.n	80064c2 <UART_SetConfig+0x2fe>
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a35      	ldr	r2, [pc, #212]	@ (80064b8 <UART_SetConfig+0x2f4>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d12a      	bne.n	800643c <UART_SetConfig+0x278>
 80063e6:	4b30      	ldr	r3, [pc, #192]	@ (80064a8 <UART_SetConfig+0x2e4>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063f4:	d01a      	beq.n	800642c <UART_SetConfig+0x268>
 80063f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063fa:	d81b      	bhi.n	8006434 <UART_SetConfig+0x270>
 80063fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006400:	d00c      	beq.n	800641c <UART_SetConfig+0x258>
 8006402:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006406:	d815      	bhi.n	8006434 <UART_SetConfig+0x270>
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <UART_SetConfig+0x250>
 800640c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006410:	d008      	beq.n	8006424 <UART_SetConfig+0x260>
 8006412:	e00f      	b.n	8006434 <UART_SetConfig+0x270>
 8006414:	2300      	movs	r3, #0
 8006416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800641a:	e052      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800641c:	2302      	movs	r3, #2
 800641e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006422:	e04e      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006424:	2304      	movs	r3, #4
 8006426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800642a:	e04a      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800642c:	2308      	movs	r3, #8
 800642e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006432:	e046      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006434:	2310      	movs	r3, #16
 8006436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643a:	e042      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a17      	ldr	r2, [pc, #92]	@ (80064a0 <UART_SetConfig+0x2dc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d13a      	bne.n	80064bc <UART_SetConfig+0x2f8>
 8006446:	4b18      	ldr	r3, [pc, #96]	@ (80064a8 <UART_SetConfig+0x2e4>)
 8006448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006450:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006454:	d01a      	beq.n	800648c <UART_SetConfig+0x2c8>
 8006456:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800645a:	d81b      	bhi.n	8006494 <UART_SetConfig+0x2d0>
 800645c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006460:	d00c      	beq.n	800647c <UART_SetConfig+0x2b8>
 8006462:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006466:	d815      	bhi.n	8006494 <UART_SetConfig+0x2d0>
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <UART_SetConfig+0x2b0>
 800646c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006470:	d008      	beq.n	8006484 <UART_SetConfig+0x2c0>
 8006472:	e00f      	b.n	8006494 <UART_SetConfig+0x2d0>
 8006474:	2300      	movs	r3, #0
 8006476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800647a:	e022      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800647c:	2302      	movs	r3, #2
 800647e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006482:	e01e      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006484:	2304      	movs	r3, #4
 8006486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800648a:	e01a      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800648c:	2308      	movs	r3, #8
 800648e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006492:	e016      	b.n	80064c2 <UART_SetConfig+0x2fe>
 8006494:	2310      	movs	r3, #16
 8006496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649a:	e012      	b.n	80064c2 <UART_SetConfig+0x2fe>
 800649c:	cfff69f3 	.word	0xcfff69f3
 80064a0:	40008000 	.word	0x40008000
 80064a4:	40013800 	.word	0x40013800
 80064a8:	40021000 	.word	0x40021000
 80064ac:	40004400 	.word	0x40004400
 80064b0:	40004800 	.word	0x40004800
 80064b4:	40004c00 	.word	0x40004c00
 80064b8:	40005000 	.word	0x40005000
 80064bc:	2310      	movs	r3, #16
 80064be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4aae      	ldr	r2, [pc, #696]	@ (8006780 <UART_SetConfig+0x5bc>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	f040 8097 	bne.w	80065fc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d823      	bhi.n	800651e <UART_SetConfig+0x35a>
 80064d6:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <UART_SetConfig+0x318>)
 80064d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064dc:	08006501 	.word	0x08006501
 80064e0:	0800651f 	.word	0x0800651f
 80064e4:	08006509 	.word	0x08006509
 80064e8:	0800651f 	.word	0x0800651f
 80064ec:	0800650f 	.word	0x0800650f
 80064f0:	0800651f 	.word	0x0800651f
 80064f4:	0800651f 	.word	0x0800651f
 80064f8:	0800651f 	.word	0x0800651f
 80064fc:	08006517 	.word	0x08006517
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006500:	f7fd ff08 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
 8006504:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006506:	e010      	b.n	800652a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006508:	4b9e      	ldr	r3, [pc, #632]	@ (8006784 <UART_SetConfig+0x5c0>)
 800650a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800650c:	e00d      	b.n	800652a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800650e:	f7fd fe93 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8006512:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006514:	e009      	b.n	800652a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006516:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800651a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800651c:	e005      	b.n	800652a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006528:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8130 	beq.w	8006792 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006536:	4a94      	ldr	r2, [pc, #592]	@ (8006788 <UART_SetConfig+0x5c4>)
 8006538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800653c:	461a      	mov	r2, r3
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	fbb3 f3f2 	udiv	r3, r3, r2
 8006544:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	4613      	mov	r3, r2
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	4413      	add	r3, r2
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	429a      	cmp	r2, r3
 8006554:	d305      	bcc.n	8006562 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	429a      	cmp	r2, r3
 8006560:	d903      	bls.n	800656a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006568:	e113      	b.n	8006792 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656c:	2200      	movs	r2, #0
 800656e:	60bb      	str	r3, [r7, #8]
 8006570:	60fa      	str	r2, [r7, #12]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006576:	4a84      	ldr	r2, [pc, #528]	@ (8006788 <UART_SetConfig+0x5c4>)
 8006578:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800657c:	b29b      	uxth	r3, r3
 800657e:	2200      	movs	r2, #0
 8006580:	603b      	str	r3, [r7, #0]
 8006582:	607a      	str	r2, [r7, #4]
 8006584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006588:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800658c:	f7fa fba4 	bl	8000cd8 <__aeabi_uldivmod>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	4610      	mov	r0, r2
 8006596:	4619      	mov	r1, r3
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f04f 0300 	mov.w	r3, #0
 80065a0:	020b      	lsls	r3, r1, #8
 80065a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065a6:	0202      	lsls	r2, r0, #8
 80065a8:	6979      	ldr	r1, [r7, #20]
 80065aa:	6849      	ldr	r1, [r1, #4]
 80065ac:	0849      	lsrs	r1, r1, #1
 80065ae:	2000      	movs	r0, #0
 80065b0:	460c      	mov	r4, r1
 80065b2:	4605      	mov	r5, r0
 80065b4:	eb12 0804 	adds.w	r8, r2, r4
 80065b8:	eb43 0905 	adc.w	r9, r3, r5
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	469a      	mov	sl, r3
 80065c4:	4693      	mov	fp, r2
 80065c6:	4652      	mov	r2, sl
 80065c8:	465b      	mov	r3, fp
 80065ca:	4640      	mov	r0, r8
 80065cc:	4649      	mov	r1, r9
 80065ce:	f7fa fb83 	bl	8000cd8 <__aeabi_uldivmod>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	4613      	mov	r3, r2
 80065d8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065e0:	d308      	bcc.n	80065f4 <UART_SetConfig+0x430>
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065e8:	d204      	bcs.n	80065f4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	6a3a      	ldr	r2, [r7, #32]
 80065f0:	60da      	str	r2, [r3, #12]
 80065f2:	e0ce      	b.n	8006792 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80065fa:	e0ca      	b.n	8006792 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	69db      	ldr	r3, [r3, #28]
 8006600:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006604:	d166      	bne.n	80066d4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006606:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800660a:	2b08      	cmp	r3, #8
 800660c:	d827      	bhi.n	800665e <UART_SetConfig+0x49a>
 800660e:	a201      	add	r2, pc, #4	@ (adr r2, 8006614 <UART_SetConfig+0x450>)
 8006610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006614:	08006639 	.word	0x08006639
 8006618:	08006641 	.word	0x08006641
 800661c:	08006649 	.word	0x08006649
 8006620:	0800665f 	.word	0x0800665f
 8006624:	0800664f 	.word	0x0800664f
 8006628:	0800665f 	.word	0x0800665f
 800662c:	0800665f 	.word	0x0800665f
 8006630:	0800665f 	.word	0x0800665f
 8006634:	08006657 	.word	0x08006657
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006638:	f7fd fe6c 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
 800663c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800663e:	e014      	b.n	800666a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006640:	f7fd fe7e 	bl	8004340 <HAL_RCC_GetPCLK2Freq>
 8006644:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006646:	e010      	b.n	800666a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006648:	4b4e      	ldr	r3, [pc, #312]	@ (8006784 <UART_SetConfig+0x5c0>)
 800664a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800664c:	e00d      	b.n	800666a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800664e:	f7fd fdf3 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8006652:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006654:	e009      	b.n	800666a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006656:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800665a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800665c:	e005      	b.n	800666a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800665e:	2300      	movs	r3, #0
 8006660:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006668:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	f000 8090 	beq.w	8006792 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	4a44      	ldr	r2, [pc, #272]	@ (8006788 <UART_SetConfig+0x5c4>)
 8006678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800667c:	461a      	mov	r2, r3
 800667e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006680:	fbb3 f3f2 	udiv	r3, r3, r2
 8006684:	005a      	lsls	r2, r3, #1
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	085b      	lsrs	r3, r3, #1
 800668c:	441a      	add	r2, r3
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	fbb2 f3f3 	udiv	r3, r2, r3
 8006696:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	2b0f      	cmp	r3, #15
 800669c:	d916      	bls.n	80066cc <UART_SetConfig+0x508>
 800669e:	6a3b      	ldr	r3, [r7, #32]
 80066a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066a4:	d212      	bcs.n	80066cc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	f023 030f 	bic.w	r3, r3, #15
 80066ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066b0:	6a3b      	ldr	r3, [r7, #32]
 80066b2:	085b      	lsrs	r3, r3, #1
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	f003 0307 	and.w	r3, r3, #7
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	8bfb      	ldrh	r3, [r7, #30]
 80066be:	4313      	orrs	r3, r2
 80066c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	8bfa      	ldrh	r2, [r7, #30]
 80066c8:	60da      	str	r2, [r3, #12]
 80066ca:	e062      	b.n	8006792 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066d2:	e05e      	b.n	8006792 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066d8:	2b08      	cmp	r3, #8
 80066da:	d828      	bhi.n	800672e <UART_SetConfig+0x56a>
 80066dc:	a201      	add	r2, pc, #4	@ (adr r2, 80066e4 <UART_SetConfig+0x520>)
 80066de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e2:	bf00      	nop
 80066e4:	08006709 	.word	0x08006709
 80066e8:	08006711 	.word	0x08006711
 80066ec:	08006719 	.word	0x08006719
 80066f0:	0800672f 	.word	0x0800672f
 80066f4:	0800671f 	.word	0x0800671f
 80066f8:	0800672f 	.word	0x0800672f
 80066fc:	0800672f 	.word	0x0800672f
 8006700:	0800672f 	.word	0x0800672f
 8006704:	08006727 	.word	0x08006727
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006708:	f7fd fe04 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
 800670c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800670e:	e014      	b.n	800673a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006710:	f7fd fe16 	bl	8004340 <HAL_RCC_GetPCLK2Freq>
 8006714:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006716:	e010      	b.n	800673a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006718:	4b1a      	ldr	r3, [pc, #104]	@ (8006784 <UART_SetConfig+0x5c0>)
 800671a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800671c:	e00d      	b.n	800673a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800671e:	f7fd fd8b 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8006722:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006724:	e009      	b.n	800673a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800672a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800672c:	e005      	b.n	800673a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800672e:	2300      	movs	r3, #0
 8006730:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006738:	bf00      	nop
    }

    if (pclk != 0U)
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	2b00      	cmp	r3, #0
 800673e:	d028      	beq.n	8006792 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	4a10      	ldr	r2, [pc, #64]	@ (8006788 <UART_SetConfig+0x5c4>)
 8006746:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800674a:	461a      	mov	r2, r3
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	085b      	lsrs	r3, r3, #1
 8006758:	441a      	add	r2, r3
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006762:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	2b0f      	cmp	r3, #15
 8006768:	d910      	bls.n	800678c <UART_SetConfig+0x5c8>
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006770:	d20c      	bcs.n	800678c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006772:	6a3b      	ldr	r3, [r7, #32]
 8006774:	b29a      	uxth	r2, r3
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60da      	str	r2, [r3, #12]
 800677c:	e009      	b.n	8006792 <UART_SetConfig+0x5ce>
 800677e:	bf00      	nop
 8006780:	40008000 	.word	0x40008000
 8006784:	00f42400 	.word	0x00f42400
 8006788:	0800c21c 	.word	0x0800c21c
      }
      else
      {
        ret = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	2201      	movs	r2, #1
 8006796:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2201      	movs	r2, #1
 800679e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2200      	movs	r2, #0
 80067a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	2200      	movs	r2, #0
 80067ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80067ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3730      	adds	r7, #48	@ 0x30
 80067b6:	46bd      	mov	sp, r7
 80067b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080067bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c8:	f003 0308 	and.w	r3, r3, #8
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00a      	beq.n	80067e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	f003 0301 	and.w	r3, r3, #1
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00a      	beq.n	8006808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00a      	beq.n	800682a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00a      	beq.n	800684c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006850:	f003 0310 	and.w	r3, r3, #16
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00a      	beq.n	800686e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00a      	beq.n	8006890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006894:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01a      	beq.n	80068d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068ba:	d10a      	bne.n	80068d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00a      	beq.n	80068f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	605a      	str	r2, [r3, #4]
  }
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b098      	sub	sp, #96	@ 0x60
 8006904:	af02      	add	r7, sp, #8
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006910:	f7fc fc3e 	bl	8003190 <HAL_GetTick>
 8006914:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0308 	and.w	r3, r3, #8
 8006920:	2b08      	cmp	r3, #8
 8006922:	d12f      	bne.n	8006984 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006924:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006928:	9300      	str	r3, [sp, #0]
 800692a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800692c:	2200      	movs	r2, #0
 800692e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f88e 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d022      	beq.n	8006984 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006946:	e853 3f00 	ldrex	r3, [r3]
 800694a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800694c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800694e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006952:	653b      	str	r3, [r7, #80]	@ 0x50
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	461a      	mov	r2, r3
 800695a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800695c:	647b      	str	r3, [r7, #68]	@ 0x44
 800695e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006962:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006964:	e841 2300 	strex	r3, r2, [r1]
 8006968:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800696a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800696c:	2b00      	cmp	r3, #0
 800696e:	d1e6      	bne.n	800693e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2220      	movs	r2, #32
 8006974:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e063      	b.n	8006a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0304 	and.w	r3, r3, #4
 800698e:	2b04      	cmp	r3, #4
 8006990:	d149      	bne.n	8006a26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006992:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800699a:	2200      	movs	r2, #0
 800699c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f857 	bl	8006a54 <UART_WaitOnFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d03c      	beq.n	8006a26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	e853 3f00 	ldrex	r3, [r3]
 80069b8:	623b      	str	r3, [r7, #32]
   return(result);
 80069ba:	6a3b      	ldr	r3, [r7, #32]
 80069bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80069cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069d2:	e841 2300 	strex	r3, r2, [r1]
 80069d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1e6      	bne.n	80069ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	3308      	adds	r3, #8
 80069e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	e853 3f00 	ldrex	r3, [r3]
 80069ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f023 0301 	bic.w	r3, r3, #1
 80069f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3308      	adds	r3, #8
 80069fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069fe:	61fa      	str	r2, [r7, #28]
 8006a00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a02:	69b9      	ldr	r1, [r7, #24]
 8006a04:	69fa      	ldr	r2, [r7, #28]
 8006a06:	e841 2300 	strex	r3, r2, [r1]
 8006a0a:	617b      	str	r3, [r7, #20]
   return(result);
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1e5      	bne.n	80069de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2220      	movs	r2, #32
 8006a16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e012      	b.n	8006a4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3758      	adds	r7, #88	@ 0x58
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	603b      	str	r3, [r7, #0]
 8006a60:	4613      	mov	r3, r2
 8006a62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a64:	e04f      	b.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a6c:	d04b      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a6e:	f7fc fb8f 	bl	8003190 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	69ba      	ldr	r2, [r7, #24]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d302      	bcc.n	8006a84 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e04e      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d037      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	2b80      	cmp	r3, #128	@ 0x80
 8006a9a:	d034      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	2b40      	cmp	r3, #64	@ 0x40
 8006aa0:	d031      	beq.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d110      	bne.n	8006ad2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2208      	movs	r2, #8
 8006ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f838 	bl	8006b2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2208      	movs	r2, #8
 8006ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e029      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ae0:	d111      	bne.n	8006b06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006aea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 f81e 	bl	8006b2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	e00f      	b.n	8006b26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69da      	ldr	r2, [r3, #28]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	68ba      	ldr	r2, [r7, #8]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	bf0c      	ite	eq
 8006b16:	2301      	moveq	r3, #1
 8006b18:	2300      	movne	r3, #0
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	79fb      	ldrb	r3, [r7, #7]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d0a0      	beq.n	8006a66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3710      	adds	r7, #16
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b095      	sub	sp, #84	@ 0x54
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	461a      	mov	r2, r3
 8006b52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b54:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e6      	bne.n	8006b36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	e853 3f00 	ldrex	r3, [r3]
 8006b76:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b7e:	f023 0301 	bic.w	r3, r3, #1
 8006b82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	3308      	adds	r3, #8
 8006b8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e3      	bne.n	8006b68 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d118      	bne.n	8006bda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f023 0310 	bic.w	r3, r3, #16
 8006bbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bc6:	61bb      	str	r3, [r7, #24]
 8006bc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bca:	6979      	ldr	r1, [r7, #20]
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	e841 2300 	strex	r3, r2, [r1]
 8006bd2:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1e6      	bne.n	8006ba8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006bee:	bf00      	nop
 8006bf0:	3754      	adds	r7, #84	@ 0x54
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b085      	sub	sp, #20
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d101      	bne.n	8006c10 <HAL_UARTEx_DisableFifoMode+0x16>
 8006c0c:	2302      	movs	r3, #2
 8006c0e:	e027      	b.n	8006c60 <HAL_UARTEx_DisableFifoMode+0x66>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2224      	movs	r2, #36	@ 0x24
 8006c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006c3e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3714      	adds	r7, #20
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d101      	bne.n	8006c84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c80:	2302      	movs	r3, #2
 8006c82:	e02d      	b.n	8006ce0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2224      	movs	r2, #36	@ 0x24
 8006c90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f022 0201 	bic.w	r2, r2, #1
 8006caa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	430a      	orrs	r2, r1
 8006cbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 f84f 	bl	8006d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2220      	movs	r2, #32
 8006cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b084      	sub	sp, #16
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e02d      	b.n	8006d5c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2224      	movs	r2, #36	@ 0x24
 8006d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f022 0201 	bic.w	r2, r2, #1
 8006d26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 f811 	bl	8006d64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2220      	movs	r2, #32
 8006d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d108      	bne.n	8006d86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d84:	e031      	b.n	8006dea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d86:	2308      	movs	r3, #8
 8006d88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d8a:	2308      	movs	r3, #8
 8006d8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	0e5b      	lsrs	r3, r3, #25
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	f003 0307 	and.w	r3, r3, #7
 8006d9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	0f5b      	lsrs	r3, r3, #29
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dae:	7bbb      	ldrb	r3, [r7, #14]
 8006db0:	7b3a      	ldrb	r2, [r7, #12]
 8006db2:	4911      	ldr	r1, [pc, #68]	@ (8006df8 <UARTEx_SetNbDataToProcess+0x94>)
 8006db4:	5c8a      	ldrb	r2, [r1, r2]
 8006db6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006dba:	7b3a      	ldrb	r2, [r7, #12]
 8006dbc:	490f      	ldr	r1, [pc, #60]	@ (8006dfc <UARTEx_SetNbDataToProcess+0x98>)
 8006dbe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
 8006dce:	7b7a      	ldrb	r2, [r7, #13]
 8006dd0:	4909      	ldr	r1, [pc, #36]	@ (8006df8 <UARTEx_SetNbDataToProcess+0x94>)
 8006dd2:	5c8a      	ldrb	r2, [r1, r2]
 8006dd4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006dd8:	7b7a      	ldrb	r2, [r7, #13]
 8006dda:	4908      	ldr	r1, [pc, #32]	@ (8006dfc <UARTEx_SetNbDataToProcess+0x98>)
 8006ddc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dde:	fb93 f3f2 	sdiv	r3, r3, r2
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006dea:	bf00      	nop
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	0800c234 	.word	0x0800c234
 8006dfc:	0800c23c 	.word	0x0800c23c

08006e00 <__cvt>:
 8006e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e04:	ec57 6b10 	vmov	r6, r7, d0
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	463b      	mov	r3, r7
 8006e10:	bfbb      	ittet	lt
 8006e12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e16:	461f      	movlt	r7, r3
 8006e18:	2300      	movge	r3, #0
 8006e1a:	232d      	movlt	r3, #45	@ 0x2d
 8006e1c:	700b      	strb	r3, [r1, #0]
 8006e1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e24:	4691      	mov	r9, r2
 8006e26:	f023 0820 	bic.w	r8, r3, #32
 8006e2a:	bfbc      	itt	lt
 8006e2c:	4632      	movlt	r2, r6
 8006e2e:	4616      	movlt	r6, r2
 8006e30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e34:	d005      	beq.n	8006e42 <__cvt+0x42>
 8006e36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e3a:	d100      	bne.n	8006e3e <__cvt+0x3e>
 8006e3c:	3401      	adds	r4, #1
 8006e3e:	2102      	movs	r1, #2
 8006e40:	e000      	b.n	8006e44 <__cvt+0x44>
 8006e42:	2103      	movs	r1, #3
 8006e44:	ab03      	add	r3, sp, #12
 8006e46:	9301      	str	r3, [sp, #4]
 8006e48:	ab02      	add	r3, sp, #8
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	ec47 6b10 	vmov	d0, r6, r7
 8006e50:	4653      	mov	r3, sl
 8006e52:	4622      	mov	r2, r4
 8006e54:	f001 ffc0 	bl	8008dd8 <_dtoa_r>
 8006e58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	d119      	bne.n	8006e94 <__cvt+0x94>
 8006e60:	f019 0f01 	tst.w	r9, #1
 8006e64:	d00e      	beq.n	8006e84 <__cvt+0x84>
 8006e66:	eb00 0904 	add.w	r9, r0, r4
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	4630      	mov	r0, r6
 8006e70:	4639      	mov	r1, r7
 8006e72:	f7f9 fe51 	bl	8000b18 <__aeabi_dcmpeq>
 8006e76:	b108      	cbz	r0, 8006e7c <__cvt+0x7c>
 8006e78:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e7c:	2230      	movs	r2, #48	@ 0x30
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	454b      	cmp	r3, r9
 8006e82:	d31e      	bcc.n	8006ec2 <__cvt+0xc2>
 8006e84:	9b03      	ldr	r3, [sp, #12]
 8006e86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e88:	1b5b      	subs	r3, r3, r5
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	b004      	add	sp, #16
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e98:	eb00 0904 	add.w	r9, r0, r4
 8006e9c:	d1e5      	bne.n	8006e6a <__cvt+0x6a>
 8006e9e:	7803      	ldrb	r3, [r0, #0]
 8006ea0:	2b30      	cmp	r3, #48	@ 0x30
 8006ea2:	d10a      	bne.n	8006eba <__cvt+0xba>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	4639      	mov	r1, r7
 8006eac:	f7f9 fe34 	bl	8000b18 <__aeabi_dcmpeq>
 8006eb0:	b918      	cbnz	r0, 8006eba <__cvt+0xba>
 8006eb2:	f1c4 0401 	rsb	r4, r4, #1
 8006eb6:	f8ca 4000 	str.w	r4, [sl]
 8006eba:	f8da 3000 	ldr.w	r3, [sl]
 8006ebe:	4499      	add	r9, r3
 8006ec0:	e7d3      	b.n	8006e6a <__cvt+0x6a>
 8006ec2:	1c59      	adds	r1, r3, #1
 8006ec4:	9103      	str	r1, [sp, #12]
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e7d9      	b.n	8006e7e <__cvt+0x7e>

08006eca <__exponent>:
 8006eca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ecc:	2900      	cmp	r1, #0
 8006ece:	bfba      	itte	lt
 8006ed0:	4249      	neglt	r1, r1
 8006ed2:	232d      	movlt	r3, #45	@ 0x2d
 8006ed4:	232b      	movge	r3, #43	@ 0x2b
 8006ed6:	2909      	cmp	r1, #9
 8006ed8:	7002      	strb	r2, [r0, #0]
 8006eda:	7043      	strb	r3, [r0, #1]
 8006edc:	dd29      	ble.n	8006f32 <__exponent+0x68>
 8006ede:	f10d 0307 	add.w	r3, sp, #7
 8006ee2:	461d      	mov	r5, r3
 8006ee4:	270a      	movs	r7, #10
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	fbb1 f6f7 	udiv	r6, r1, r7
 8006eec:	fb07 1416 	mls	r4, r7, r6, r1
 8006ef0:	3430      	adds	r4, #48	@ 0x30
 8006ef2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ef6:	460c      	mov	r4, r1
 8006ef8:	2c63      	cmp	r4, #99	@ 0x63
 8006efa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006efe:	4631      	mov	r1, r6
 8006f00:	dcf1      	bgt.n	8006ee6 <__exponent+0x1c>
 8006f02:	3130      	adds	r1, #48	@ 0x30
 8006f04:	1e94      	subs	r4, r2, #2
 8006f06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f0a:	1c41      	adds	r1, r0, #1
 8006f0c:	4623      	mov	r3, r4
 8006f0e:	42ab      	cmp	r3, r5
 8006f10:	d30a      	bcc.n	8006f28 <__exponent+0x5e>
 8006f12:	f10d 0309 	add.w	r3, sp, #9
 8006f16:	1a9b      	subs	r3, r3, r2
 8006f18:	42ac      	cmp	r4, r5
 8006f1a:	bf88      	it	hi
 8006f1c:	2300      	movhi	r3, #0
 8006f1e:	3302      	adds	r3, #2
 8006f20:	4403      	add	r3, r0
 8006f22:	1a18      	subs	r0, r3, r0
 8006f24:	b003      	add	sp, #12
 8006f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f28:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006f2c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006f30:	e7ed      	b.n	8006f0e <__exponent+0x44>
 8006f32:	2330      	movs	r3, #48	@ 0x30
 8006f34:	3130      	adds	r1, #48	@ 0x30
 8006f36:	7083      	strb	r3, [r0, #2]
 8006f38:	70c1      	strb	r1, [r0, #3]
 8006f3a:	1d03      	adds	r3, r0, #4
 8006f3c:	e7f1      	b.n	8006f22 <__exponent+0x58>
	...

08006f40 <_printf_float>:
 8006f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f44:	b08d      	sub	sp, #52	@ 0x34
 8006f46:	460c      	mov	r4, r1
 8006f48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006f4c:	4616      	mov	r6, r2
 8006f4e:	461f      	mov	r7, r3
 8006f50:	4605      	mov	r5, r0
 8006f52:	f001 fe23 	bl	8008b9c <_localeconv_r>
 8006f56:	6803      	ldr	r3, [r0, #0]
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7f9 f9b0 	bl	80002c0 <strlen>
 8006f60:	2300      	movs	r3, #0
 8006f62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f64:	f8d8 3000 	ldr.w	r3, [r8]
 8006f68:	9005      	str	r0, [sp, #20]
 8006f6a:	3307      	adds	r3, #7
 8006f6c:	f023 0307 	bic.w	r3, r3, #7
 8006f70:	f103 0208 	add.w	r2, r3, #8
 8006f74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f78:	f8d4 b000 	ldr.w	fp, [r4]
 8006f7c:	f8c8 2000 	str.w	r2, [r8]
 8006f80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f88:	9307      	str	r3, [sp, #28]
 8006f8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f96:	4b9c      	ldr	r3, [pc, #624]	@ (8007208 <_printf_float+0x2c8>)
 8006f98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f9c:	f7f9 fdee 	bl	8000b7c <__aeabi_dcmpun>
 8006fa0:	bb70      	cbnz	r0, 8007000 <_printf_float+0xc0>
 8006fa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fa6:	4b98      	ldr	r3, [pc, #608]	@ (8007208 <_printf_float+0x2c8>)
 8006fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fac:	f7f9 fdc8 	bl	8000b40 <__aeabi_dcmple>
 8006fb0:	bb30      	cbnz	r0, 8007000 <_printf_float+0xc0>
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	4640      	mov	r0, r8
 8006fb8:	4649      	mov	r1, r9
 8006fba:	f7f9 fdb7 	bl	8000b2c <__aeabi_dcmplt>
 8006fbe:	b110      	cbz	r0, 8006fc6 <_printf_float+0x86>
 8006fc0:	232d      	movs	r3, #45	@ 0x2d
 8006fc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fc6:	4a91      	ldr	r2, [pc, #580]	@ (800720c <_printf_float+0x2cc>)
 8006fc8:	4b91      	ldr	r3, [pc, #580]	@ (8007210 <_printf_float+0x2d0>)
 8006fca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006fce:	bf94      	ite	ls
 8006fd0:	4690      	movls	r8, r2
 8006fd2:	4698      	movhi	r8, r3
 8006fd4:	2303      	movs	r3, #3
 8006fd6:	6123      	str	r3, [r4, #16]
 8006fd8:	f02b 0304 	bic.w	r3, fp, #4
 8006fdc:	6023      	str	r3, [r4, #0]
 8006fde:	f04f 0900 	mov.w	r9, #0
 8006fe2:	9700      	str	r7, [sp, #0]
 8006fe4:	4633      	mov	r3, r6
 8006fe6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006fe8:	4621      	mov	r1, r4
 8006fea:	4628      	mov	r0, r5
 8006fec:	f000 f9d2 	bl	8007394 <_printf_common>
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	f040 808d 	bne.w	8007110 <_printf_float+0x1d0>
 8006ff6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ffa:	b00d      	add	sp, #52	@ 0x34
 8006ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007000:	4642      	mov	r2, r8
 8007002:	464b      	mov	r3, r9
 8007004:	4640      	mov	r0, r8
 8007006:	4649      	mov	r1, r9
 8007008:	f7f9 fdb8 	bl	8000b7c <__aeabi_dcmpun>
 800700c:	b140      	cbz	r0, 8007020 <_printf_float+0xe0>
 800700e:	464b      	mov	r3, r9
 8007010:	2b00      	cmp	r3, #0
 8007012:	bfbc      	itt	lt
 8007014:	232d      	movlt	r3, #45	@ 0x2d
 8007016:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800701a:	4a7e      	ldr	r2, [pc, #504]	@ (8007214 <_printf_float+0x2d4>)
 800701c:	4b7e      	ldr	r3, [pc, #504]	@ (8007218 <_printf_float+0x2d8>)
 800701e:	e7d4      	b.n	8006fca <_printf_float+0x8a>
 8007020:	6863      	ldr	r3, [r4, #4]
 8007022:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007026:	9206      	str	r2, [sp, #24]
 8007028:	1c5a      	adds	r2, r3, #1
 800702a:	d13b      	bne.n	80070a4 <_printf_float+0x164>
 800702c:	2306      	movs	r3, #6
 800702e:	6063      	str	r3, [r4, #4]
 8007030:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007034:	2300      	movs	r3, #0
 8007036:	6022      	str	r2, [r4, #0]
 8007038:	9303      	str	r3, [sp, #12]
 800703a:	ab0a      	add	r3, sp, #40	@ 0x28
 800703c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007040:	ab09      	add	r3, sp, #36	@ 0x24
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	6861      	ldr	r1, [r4, #4]
 8007046:	ec49 8b10 	vmov	d0, r8, r9
 800704a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800704e:	4628      	mov	r0, r5
 8007050:	f7ff fed6 	bl	8006e00 <__cvt>
 8007054:	9b06      	ldr	r3, [sp, #24]
 8007056:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007058:	2b47      	cmp	r3, #71	@ 0x47
 800705a:	4680      	mov	r8, r0
 800705c:	d129      	bne.n	80070b2 <_printf_float+0x172>
 800705e:	1cc8      	adds	r0, r1, #3
 8007060:	db02      	blt.n	8007068 <_printf_float+0x128>
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	4299      	cmp	r1, r3
 8007066:	dd41      	ble.n	80070ec <_printf_float+0x1ac>
 8007068:	f1aa 0a02 	sub.w	sl, sl, #2
 800706c:	fa5f fa8a 	uxtb.w	sl, sl
 8007070:	3901      	subs	r1, #1
 8007072:	4652      	mov	r2, sl
 8007074:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007078:	9109      	str	r1, [sp, #36]	@ 0x24
 800707a:	f7ff ff26 	bl	8006eca <__exponent>
 800707e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007080:	1813      	adds	r3, r2, r0
 8007082:	2a01      	cmp	r2, #1
 8007084:	4681      	mov	r9, r0
 8007086:	6123      	str	r3, [r4, #16]
 8007088:	dc02      	bgt.n	8007090 <_printf_float+0x150>
 800708a:	6822      	ldr	r2, [r4, #0]
 800708c:	07d2      	lsls	r2, r2, #31
 800708e:	d501      	bpl.n	8007094 <_printf_float+0x154>
 8007090:	3301      	adds	r3, #1
 8007092:	6123      	str	r3, [r4, #16]
 8007094:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007098:	2b00      	cmp	r3, #0
 800709a:	d0a2      	beq.n	8006fe2 <_printf_float+0xa2>
 800709c:	232d      	movs	r3, #45	@ 0x2d
 800709e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070a2:	e79e      	b.n	8006fe2 <_printf_float+0xa2>
 80070a4:	9a06      	ldr	r2, [sp, #24]
 80070a6:	2a47      	cmp	r2, #71	@ 0x47
 80070a8:	d1c2      	bne.n	8007030 <_printf_float+0xf0>
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1c0      	bne.n	8007030 <_printf_float+0xf0>
 80070ae:	2301      	movs	r3, #1
 80070b0:	e7bd      	b.n	800702e <_printf_float+0xee>
 80070b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070b6:	d9db      	bls.n	8007070 <_printf_float+0x130>
 80070b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80070bc:	d118      	bne.n	80070f0 <_printf_float+0x1b0>
 80070be:	2900      	cmp	r1, #0
 80070c0:	6863      	ldr	r3, [r4, #4]
 80070c2:	dd0b      	ble.n	80070dc <_printf_float+0x19c>
 80070c4:	6121      	str	r1, [r4, #16]
 80070c6:	b913      	cbnz	r3, 80070ce <_printf_float+0x18e>
 80070c8:	6822      	ldr	r2, [r4, #0]
 80070ca:	07d0      	lsls	r0, r2, #31
 80070cc:	d502      	bpl.n	80070d4 <_printf_float+0x194>
 80070ce:	3301      	adds	r3, #1
 80070d0:	440b      	add	r3, r1
 80070d2:	6123      	str	r3, [r4, #16]
 80070d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070d6:	f04f 0900 	mov.w	r9, #0
 80070da:	e7db      	b.n	8007094 <_printf_float+0x154>
 80070dc:	b913      	cbnz	r3, 80070e4 <_printf_float+0x1a4>
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	07d2      	lsls	r2, r2, #31
 80070e2:	d501      	bpl.n	80070e8 <_printf_float+0x1a8>
 80070e4:	3302      	adds	r3, #2
 80070e6:	e7f4      	b.n	80070d2 <_printf_float+0x192>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e7f2      	b.n	80070d2 <_printf_float+0x192>
 80070ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80070f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070f2:	4299      	cmp	r1, r3
 80070f4:	db05      	blt.n	8007102 <_printf_float+0x1c2>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	6121      	str	r1, [r4, #16]
 80070fa:	07d8      	lsls	r0, r3, #31
 80070fc:	d5ea      	bpl.n	80070d4 <_printf_float+0x194>
 80070fe:	1c4b      	adds	r3, r1, #1
 8007100:	e7e7      	b.n	80070d2 <_printf_float+0x192>
 8007102:	2900      	cmp	r1, #0
 8007104:	bfd4      	ite	le
 8007106:	f1c1 0202 	rsble	r2, r1, #2
 800710a:	2201      	movgt	r2, #1
 800710c:	4413      	add	r3, r2
 800710e:	e7e0      	b.n	80070d2 <_printf_float+0x192>
 8007110:	6823      	ldr	r3, [r4, #0]
 8007112:	055a      	lsls	r2, r3, #21
 8007114:	d407      	bmi.n	8007126 <_printf_float+0x1e6>
 8007116:	6923      	ldr	r3, [r4, #16]
 8007118:	4642      	mov	r2, r8
 800711a:	4631      	mov	r1, r6
 800711c:	4628      	mov	r0, r5
 800711e:	47b8      	blx	r7
 8007120:	3001      	adds	r0, #1
 8007122:	d12b      	bne.n	800717c <_printf_float+0x23c>
 8007124:	e767      	b.n	8006ff6 <_printf_float+0xb6>
 8007126:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800712a:	f240 80dd 	bls.w	80072e8 <_printf_float+0x3a8>
 800712e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007132:	2200      	movs	r2, #0
 8007134:	2300      	movs	r3, #0
 8007136:	f7f9 fcef 	bl	8000b18 <__aeabi_dcmpeq>
 800713a:	2800      	cmp	r0, #0
 800713c:	d033      	beq.n	80071a6 <_printf_float+0x266>
 800713e:	4a37      	ldr	r2, [pc, #220]	@ (800721c <_printf_float+0x2dc>)
 8007140:	2301      	movs	r3, #1
 8007142:	4631      	mov	r1, r6
 8007144:	4628      	mov	r0, r5
 8007146:	47b8      	blx	r7
 8007148:	3001      	adds	r0, #1
 800714a:	f43f af54 	beq.w	8006ff6 <_printf_float+0xb6>
 800714e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007152:	4543      	cmp	r3, r8
 8007154:	db02      	blt.n	800715c <_printf_float+0x21c>
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	07d8      	lsls	r0, r3, #31
 800715a:	d50f      	bpl.n	800717c <_printf_float+0x23c>
 800715c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007160:	4631      	mov	r1, r6
 8007162:	4628      	mov	r0, r5
 8007164:	47b8      	blx	r7
 8007166:	3001      	adds	r0, #1
 8007168:	f43f af45 	beq.w	8006ff6 <_printf_float+0xb6>
 800716c:	f04f 0900 	mov.w	r9, #0
 8007170:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007174:	f104 0a1a 	add.w	sl, r4, #26
 8007178:	45c8      	cmp	r8, r9
 800717a:	dc09      	bgt.n	8007190 <_printf_float+0x250>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	079b      	lsls	r3, r3, #30
 8007180:	f100 8103 	bmi.w	800738a <_printf_float+0x44a>
 8007184:	68e0      	ldr	r0, [r4, #12]
 8007186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007188:	4298      	cmp	r0, r3
 800718a:	bfb8      	it	lt
 800718c:	4618      	movlt	r0, r3
 800718e:	e734      	b.n	8006ffa <_printf_float+0xba>
 8007190:	2301      	movs	r3, #1
 8007192:	4652      	mov	r2, sl
 8007194:	4631      	mov	r1, r6
 8007196:	4628      	mov	r0, r5
 8007198:	47b8      	blx	r7
 800719a:	3001      	adds	r0, #1
 800719c:	f43f af2b 	beq.w	8006ff6 <_printf_float+0xb6>
 80071a0:	f109 0901 	add.w	r9, r9, #1
 80071a4:	e7e8      	b.n	8007178 <_printf_float+0x238>
 80071a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	dc39      	bgt.n	8007220 <_printf_float+0x2e0>
 80071ac:	4a1b      	ldr	r2, [pc, #108]	@ (800721c <_printf_float+0x2dc>)
 80071ae:	2301      	movs	r3, #1
 80071b0:	4631      	mov	r1, r6
 80071b2:	4628      	mov	r0, r5
 80071b4:	47b8      	blx	r7
 80071b6:	3001      	adds	r0, #1
 80071b8:	f43f af1d 	beq.w	8006ff6 <_printf_float+0xb6>
 80071bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80071c0:	ea59 0303 	orrs.w	r3, r9, r3
 80071c4:	d102      	bne.n	80071cc <_printf_float+0x28c>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	07d9      	lsls	r1, r3, #31
 80071ca:	d5d7      	bpl.n	800717c <_printf_float+0x23c>
 80071cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d0:	4631      	mov	r1, r6
 80071d2:	4628      	mov	r0, r5
 80071d4:	47b8      	blx	r7
 80071d6:	3001      	adds	r0, #1
 80071d8:	f43f af0d 	beq.w	8006ff6 <_printf_float+0xb6>
 80071dc:	f04f 0a00 	mov.w	sl, #0
 80071e0:	f104 0b1a 	add.w	fp, r4, #26
 80071e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e6:	425b      	negs	r3, r3
 80071e8:	4553      	cmp	r3, sl
 80071ea:	dc01      	bgt.n	80071f0 <_printf_float+0x2b0>
 80071ec:	464b      	mov	r3, r9
 80071ee:	e793      	b.n	8007118 <_printf_float+0x1d8>
 80071f0:	2301      	movs	r3, #1
 80071f2:	465a      	mov	r2, fp
 80071f4:	4631      	mov	r1, r6
 80071f6:	4628      	mov	r0, r5
 80071f8:	47b8      	blx	r7
 80071fa:	3001      	adds	r0, #1
 80071fc:	f43f aefb 	beq.w	8006ff6 <_printf_float+0xb6>
 8007200:	f10a 0a01 	add.w	sl, sl, #1
 8007204:	e7ee      	b.n	80071e4 <_printf_float+0x2a4>
 8007206:	bf00      	nop
 8007208:	7fefffff 	.word	0x7fefffff
 800720c:	0800c244 	.word	0x0800c244
 8007210:	0800c248 	.word	0x0800c248
 8007214:	0800c24c 	.word	0x0800c24c
 8007218:	0800c250 	.word	0x0800c250
 800721c:	0800c4ed 	.word	0x0800c4ed
 8007220:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007222:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007226:	4553      	cmp	r3, sl
 8007228:	bfa8      	it	ge
 800722a:	4653      	movge	r3, sl
 800722c:	2b00      	cmp	r3, #0
 800722e:	4699      	mov	r9, r3
 8007230:	dc36      	bgt.n	80072a0 <_printf_float+0x360>
 8007232:	f04f 0b00 	mov.w	fp, #0
 8007236:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800723a:	f104 021a 	add.w	r2, r4, #26
 800723e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007240:	9306      	str	r3, [sp, #24]
 8007242:	eba3 0309 	sub.w	r3, r3, r9
 8007246:	455b      	cmp	r3, fp
 8007248:	dc31      	bgt.n	80072ae <_printf_float+0x36e>
 800724a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724c:	459a      	cmp	sl, r3
 800724e:	dc3a      	bgt.n	80072c6 <_printf_float+0x386>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	07da      	lsls	r2, r3, #31
 8007254:	d437      	bmi.n	80072c6 <_printf_float+0x386>
 8007256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007258:	ebaa 0903 	sub.w	r9, sl, r3
 800725c:	9b06      	ldr	r3, [sp, #24]
 800725e:	ebaa 0303 	sub.w	r3, sl, r3
 8007262:	4599      	cmp	r9, r3
 8007264:	bfa8      	it	ge
 8007266:	4699      	movge	r9, r3
 8007268:	f1b9 0f00 	cmp.w	r9, #0
 800726c:	dc33      	bgt.n	80072d6 <_printf_float+0x396>
 800726e:	f04f 0800 	mov.w	r8, #0
 8007272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007276:	f104 0b1a 	add.w	fp, r4, #26
 800727a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800727c:	ebaa 0303 	sub.w	r3, sl, r3
 8007280:	eba3 0309 	sub.w	r3, r3, r9
 8007284:	4543      	cmp	r3, r8
 8007286:	f77f af79 	ble.w	800717c <_printf_float+0x23c>
 800728a:	2301      	movs	r3, #1
 800728c:	465a      	mov	r2, fp
 800728e:	4631      	mov	r1, r6
 8007290:	4628      	mov	r0, r5
 8007292:	47b8      	blx	r7
 8007294:	3001      	adds	r0, #1
 8007296:	f43f aeae 	beq.w	8006ff6 <_printf_float+0xb6>
 800729a:	f108 0801 	add.w	r8, r8, #1
 800729e:	e7ec      	b.n	800727a <_printf_float+0x33a>
 80072a0:	4642      	mov	r2, r8
 80072a2:	4631      	mov	r1, r6
 80072a4:	4628      	mov	r0, r5
 80072a6:	47b8      	blx	r7
 80072a8:	3001      	adds	r0, #1
 80072aa:	d1c2      	bne.n	8007232 <_printf_float+0x2f2>
 80072ac:	e6a3      	b.n	8006ff6 <_printf_float+0xb6>
 80072ae:	2301      	movs	r3, #1
 80072b0:	4631      	mov	r1, r6
 80072b2:	4628      	mov	r0, r5
 80072b4:	9206      	str	r2, [sp, #24]
 80072b6:	47b8      	blx	r7
 80072b8:	3001      	adds	r0, #1
 80072ba:	f43f ae9c 	beq.w	8006ff6 <_printf_float+0xb6>
 80072be:	9a06      	ldr	r2, [sp, #24]
 80072c0:	f10b 0b01 	add.w	fp, fp, #1
 80072c4:	e7bb      	b.n	800723e <_printf_float+0x2fe>
 80072c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072ca:	4631      	mov	r1, r6
 80072cc:	4628      	mov	r0, r5
 80072ce:	47b8      	blx	r7
 80072d0:	3001      	adds	r0, #1
 80072d2:	d1c0      	bne.n	8007256 <_printf_float+0x316>
 80072d4:	e68f      	b.n	8006ff6 <_printf_float+0xb6>
 80072d6:	9a06      	ldr	r2, [sp, #24]
 80072d8:	464b      	mov	r3, r9
 80072da:	4442      	add	r2, r8
 80072dc:	4631      	mov	r1, r6
 80072de:	4628      	mov	r0, r5
 80072e0:	47b8      	blx	r7
 80072e2:	3001      	adds	r0, #1
 80072e4:	d1c3      	bne.n	800726e <_printf_float+0x32e>
 80072e6:	e686      	b.n	8006ff6 <_printf_float+0xb6>
 80072e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80072ec:	f1ba 0f01 	cmp.w	sl, #1
 80072f0:	dc01      	bgt.n	80072f6 <_printf_float+0x3b6>
 80072f2:	07db      	lsls	r3, r3, #31
 80072f4:	d536      	bpl.n	8007364 <_printf_float+0x424>
 80072f6:	2301      	movs	r3, #1
 80072f8:	4642      	mov	r2, r8
 80072fa:	4631      	mov	r1, r6
 80072fc:	4628      	mov	r0, r5
 80072fe:	47b8      	blx	r7
 8007300:	3001      	adds	r0, #1
 8007302:	f43f ae78 	beq.w	8006ff6 <_printf_float+0xb6>
 8007306:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800730a:	4631      	mov	r1, r6
 800730c:	4628      	mov	r0, r5
 800730e:	47b8      	blx	r7
 8007310:	3001      	adds	r0, #1
 8007312:	f43f ae70 	beq.w	8006ff6 <_printf_float+0xb6>
 8007316:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800731a:	2200      	movs	r2, #0
 800731c:	2300      	movs	r3, #0
 800731e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007322:	f7f9 fbf9 	bl	8000b18 <__aeabi_dcmpeq>
 8007326:	b9c0      	cbnz	r0, 800735a <_printf_float+0x41a>
 8007328:	4653      	mov	r3, sl
 800732a:	f108 0201 	add.w	r2, r8, #1
 800732e:	4631      	mov	r1, r6
 8007330:	4628      	mov	r0, r5
 8007332:	47b8      	blx	r7
 8007334:	3001      	adds	r0, #1
 8007336:	d10c      	bne.n	8007352 <_printf_float+0x412>
 8007338:	e65d      	b.n	8006ff6 <_printf_float+0xb6>
 800733a:	2301      	movs	r3, #1
 800733c:	465a      	mov	r2, fp
 800733e:	4631      	mov	r1, r6
 8007340:	4628      	mov	r0, r5
 8007342:	47b8      	blx	r7
 8007344:	3001      	adds	r0, #1
 8007346:	f43f ae56 	beq.w	8006ff6 <_printf_float+0xb6>
 800734a:	f108 0801 	add.w	r8, r8, #1
 800734e:	45d0      	cmp	r8, sl
 8007350:	dbf3      	blt.n	800733a <_printf_float+0x3fa>
 8007352:	464b      	mov	r3, r9
 8007354:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007358:	e6df      	b.n	800711a <_printf_float+0x1da>
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	f104 0b1a 	add.w	fp, r4, #26
 8007362:	e7f4      	b.n	800734e <_printf_float+0x40e>
 8007364:	2301      	movs	r3, #1
 8007366:	4642      	mov	r2, r8
 8007368:	e7e1      	b.n	800732e <_printf_float+0x3ee>
 800736a:	2301      	movs	r3, #1
 800736c:	464a      	mov	r2, r9
 800736e:	4631      	mov	r1, r6
 8007370:	4628      	mov	r0, r5
 8007372:	47b8      	blx	r7
 8007374:	3001      	adds	r0, #1
 8007376:	f43f ae3e 	beq.w	8006ff6 <_printf_float+0xb6>
 800737a:	f108 0801 	add.w	r8, r8, #1
 800737e:	68e3      	ldr	r3, [r4, #12]
 8007380:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007382:	1a5b      	subs	r3, r3, r1
 8007384:	4543      	cmp	r3, r8
 8007386:	dcf0      	bgt.n	800736a <_printf_float+0x42a>
 8007388:	e6fc      	b.n	8007184 <_printf_float+0x244>
 800738a:	f04f 0800 	mov.w	r8, #0
 800738e:	f104 0919 	add.w	r9, r4, #25
 8007392:	e7f4      	b.n	800737e <_printf_float+0x43e>

08007394 <_printf_common>:
 8007394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007398:	4616      	mov	r6, r2
 800739a:	4698      	mov	r8, r3
 800739c:	688a      	ldr	r2, [r1, #8]
 800739e:	690b      	ldr	r3, [r1, #16]
 80073a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073a4:	4293      	cmp	r3, r2
 80073a6:	bfb8      	it	lt
 80073a8:	4613      	movlt	r3, r2
 80073aa:	6033      	str	r3, [r6, #0]
 80073ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073b0:	4607      	mov	r7, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	b10a      	cbz	r2, 80073ba <_printf_common+0x26>
 80073b6:	3301      	adds	r3, #1
 80073b8:	6033      	str	r3, [r6, #0]
 80073ba:	6823      	ldr	r3, [r4, #0]
 80073bc:	0699      	lsls	r1, r3, #26
 80073be:	bf42      	ittt	mi
 80073c0:	6833      	ldrmi	r3, [r6, #0]
 80073c2:	3302      	addmi	r3, #2
 80073c4:	6033      	strmi	r3, [r6, #0]
 80073c6:	6825      	ldr	r5, [r4, #0]
 80073c8:	f015 0506 	ands.w	r5, r5, #6
 80073cc:	d106      	bne.n	80073dc <_printf_common+0x48>
 80073ce:	f104 0a19 	add.w	sl, r4, #25
 80073d2:	68e3      	ldr	r3, [r4, #12]
 80073d4:	6832      	ldr	r2, [r6, #0]
 80073d6:	1a9b      	subs	r3, r3, r2
 80073d8:	42ab      	cmp	r3, r5
 80073da:	dc26      	bgt.n	800742a <_printf_common+0x96>
 80073dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073e0:	6822      	ldr	r2, [r4, #0]
 80073e2:	3b00      	subs	r3, #0
 80073e4:	bf18      	it	ne
 80073e6:	2301      	movne	r3, #1
 80073e8:	0692      	lsls	r2, r2, #26
 80073ea:	d42b      	bmi.n	8007444 <_printf_common+0xb0>
 80073ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073f0:	4641      	mov	r1, r8
 80073f2:	4638      	mov	r0, r7
 80073f4:	47c8      	blx	r9
 80073f6:	3001      	adds	r0, #1
 80073f8:	d01e      	beq.n	8007438 <_printf_common+0xa4>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	6922      	ldr	r2, [r4, #16]
 80073fe:	f003 0306 	and.w	r3, r3, #6
 8007402:	2b04      	cmp	r3, #4
 8007404:	bf02      	ittt	eq
 8007406:	68e5      	ldreq	r5, [r4, #12]
 8007408:	6833      	ldreq	r3, [r6, #0]
 800740a:	1aed      	subeq	r5, r5, r3
 800740c:	68a3      	ldr	r3, [r4, #8]
 800740e:	bf0c      	ite	eq
 8007410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007414:	2500      	movne	r5, #0
 8007416:	4293      	cmp	r3, r2
 8007418:	bfc4      	itt	gt
 800741a:	1a9b      	subgt	r3, r3, r2
 800741c:	18ed      	addgt	r5, r5, r3
 800741e:	2600      	movs	r6, #0
 8007420:	341a      	adds	r4, #26
 8007422:	42b5      	cmp	r5, r6
 8007424:	d11a      	bne.n	800745c <_printf_common+0xc8>
 8007426:	2000      	movs	r0, #0
 8007428:	e008      	b.n	800743c <_printf_common+0xa8>
 800742a:	2301      	movs	r3, #1
 800742c:	4652      	mov	r2, sl
 800742e:	4641      	mov	r1, r8
 8007430:	4638      	mov	r0, r7
 8007432:	47c8      	blx	r9
 8007434:	3001      	adds	r0, #1
 8007436:	d103      	bne.n	8007440 <_printf_common+0xac>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	3501      	adds	r5, #1
 8007442:	e7c6      	b.n	80073d2 <_printf_common+0x3e>
 8007444:	18e1      	adds	r1, r4, r3
 8007446:	1c5a      	adds	r2, r3, #1
 8007448:	2030      	movs	r0, #48	@ 0x30
 800744a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800744e:	4422      	add	r2, r4
 8007450:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007458:	3302      	adds	r3, #2
 800745a:	e7c7      	b.n	80073ec <_printf_common+0x58>
 800745c:	2301      	movs	r3, #1
 800745e:	4622      	mov	r2, r4
 8007460:	4641      	mov	r1, r8
 8007462:	4638      	mov	r0, r7
 8007464:	47c8      	blx	r9
 8007466:	3001      	adds	r0, #1
 8007468:	d0e6      	beq.n	8007438 <_printf_common+0xa4>
 800746a:	3601      	adds	r6, #1
 800746c:	e7d9      	b.n	8007422 <_printf_common+0x8e>
	...

08007470 <_printf_i>:
 8007470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	7e0f      	ldrb	r7, [r1, #24]
 8007476:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007478:	2f78      	cmp	r7, #120	@ 0x78
 800747a:	4691      	mov	r9, r2
 800747c:	4680      	mov	r8, r0
 800747e:	460c      	mov	r4, r1
 8007480:	469a      	mov	sl, r3
 8007482:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007486:	d807      	bhi.n	8007498 <_printf_i+0x28>
 8007488:	2f62      	cmp	r7, #98	@ 0x62
 800748a:	d80a      	bhi.n	80074a2 <_printf_i+0x32>
 800748c:	2f00      	cmp	r7, #0
 800748e:	f000 80d2 	beq.w	8007636 <_printf_i+0x1c6>
 8007492:	2f58      	cmp	r7, #88	@ 0x58
 8007494:	f000 80b9 	beq.w	800760a <_printf_i+0x19a>
 8007498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800749c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074a0:	e03a      	b.n	8007518 <_printf_i+0xa8>
 80074a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074a6:	2b15      	cmp	r3, #21
 80074a8:	d8f6      	bhi.n	8007498 <_printf_i+0x28>
 80074aa:	a101      	add	r1, pc, #4	@ (adr r1, 80074b0 <_printf_i+0x40>)
 80074ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b0:	08007509 	.word	0x08007509
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007499 	.word	0x08007499
 80074bc:	08007499 	.word	0x08007499
 80074c0:	08007499 	.word	0x08007499
 80074c4:	08007499 	.word	0x08007499
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007499 	.word	0x08007499
 80074d0:	08007499 	.word	0x08007499
 80074d4:	08007499 	.word	0x08007499
 80074d8:	08007499 	.word	0x08007499
 80074dc:	0800761d 	.word	0x0800761d
 80074e0:	08007547 	.word	0x08007547
 80074e4:	080075d7 	.word	0x080075d7
 80074e8:	08007499 	.word	0x08007499
 80074ec:	08007499 	.word	0x08007499
 80074f0:	0800763f 	.word	0x0800763f
 80074f4:	08007499 	.word	0x08007499
 80074f8:	08007547 	.word	0x08007547
 80074fc:	08007499 	.word	0x08007499
 8007500:	08007499 	.word	0x08007499
 8007504:	080075df 	.word	0x080075df
 8007508:	6833      	ldr	r3, [r6, #0]
 800750a:	1d1a      	adds	r2, r3, #4
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6032      	str	r2, [r6, #0]
 8007510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007514:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007518:	2301      	movs	r3, #1
 800751a:	e09d      	b.n	8007658 <_printf_i+0x1e8>
 800751c:	6833      	ldr	r3, [r6, #0]
 800751e:	6820      	ldr	r0, [r4, #0]
 8007520:	1d19      	adds	r1, r3, #4
 8007522:	6031      	str	r1, [r6, #0]
 8007524:	0606      	lsls	r6, r0, #24
 8007526:	d501      	bpl.n	800752c <_printf_i+0xbc>
 8007528:	681d      	ldr	r5, [r3, #0]
 800752a:	e003      	b.n	8007534 <_printf_i+0xc4>
 800752c:	0645      	lsls	r5, r0, #25
 800752e:	d5fb      	bpl.n	8007528 <_printf_i+0xb8>
 8007530:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007534:	2d00      	cmp	r5, #0
 8007536:	da03      	bge.n	8007540 <_printf_i+0xd0>
 8007538:	232d      	movs	r3, #45	@ 0x2d
 800753a:	426d      	negs	r5, r5
 800753c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007540:	4859      	ldr	r0, [pc, #356]	@ (80076a8 <_printf_i+0x238>)
 8007542:	230a      	movs	r3, #10
 8007544:	e011      	b.n	800756a <_printf_i+0xfa>
 8007546:	6821      	ldr	r1, [r4, #0]
 8007548:	6833      	ldr	r3, [r6, #0]
 800754a:	0608      	lsls	r0, r1, #24
 800754c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007550:	d402      	bmi.n	8007558 <_printf_i+0xe8>
 8007552:	0649      	lsls	r1, r1, #25
 8007554:	bf48      	it	mi
 8007556:	b2ad      	uxthmi	r5, r5
 8007558:	2f6f      	cmp	r7, #111	@ 0x6f
 800755a:	4853      	ldr	r0, [pc, #332]	@ (80076a8 <_printf_i+0x238>)
 800755c:	6033      	str	r3, [r6, #0]
 800755e:	bf14      	ite	ne
 8007560:	230a      	movne	r3, #10
 8007562:	2308      	moveq	r3, #8
 8007564:	2100      	movs	r1, #0
 8007566:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800756a:	6866      	ldr	r6, [r4, #4]
 800756c:	60a6      	str	r6, [r4, #8]
 800756e:	2e00      	cmp	r6, #0
 8007570:	bfa2      	ittt	ge
 8007572:	6821      	ldrge	r1, [r4, #0]
 8007574:	f021 0104 	bicge.w	r1, r1, #4
 8007578:	6021      	strge	r1, [r4, #0]
 800757a:	b90d      	cbnz	r5, 8007580 <_printf_i+0x110>
 800757c:	2e00      	cmp	r6, #0
 800757e:	d04b      	beq.n	8007618 <_printf_i+0x1a8>
 8007580:	4616      	mov	r6, r2
 8007582:	fbb5 f1f3 	udiv	r1, r5, r3
 8007586:	fb03 5711 	mls	r7, r3, r1, r5
 800758a:	5dc7      	ldrb	r7, [r0, r7]
 800758c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007590:	462f      	mov	r7, r5
 8007592:	42bb      	cmp	r3, r7
 8007594:	460d      	mov	r5, r1
 8007596:	d9f4      	bls.n	8007582 <_printf_i+0x112>
 8007598:	2b08      	cmp	r3, #8
 800759a:	d10b      	bne.n	80075b4 <_printf_i+0x144>
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	07df      	lsls	r7, r3, #31
 80075a0:	d508      	bpl.n	80075b4 <_printf_i+0x144>
 80075a2:	6923      	ldr	r3, [r4, #16]
 80075a4:	6861      	ldr	r1, [r4, #4]
 80075a6:	4299      	cmp	r1, r3
 80075a8:	bfde      	ittt	le
 80075aa:	2330      	movle	r3, #48	@ 0x30
 80075ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80075b4:	1b92      	subs	r2, r2, r6
 80075b6:	6122      	str	r2, [r4, #16]
 80075b8:	f8cd a000 	str.w	sl, [sp]
 80075bc:	464b      	mov	r3, r9
 80075be:	aa03      	add	r2, sp, #12
 80075c0:	4621      	mov	r1, r4
 80075c2:	4640      	mov	r0, r8
 80075c4:	f7ff fee6 	bl	8007394 <_printf_common>
 80075c8:	3001      	adds	r0, #1
 80075ca:	d14a      	bne.n	8007662 <_printf_i+0x1f2>
 80075cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80075d0:	b004      	add	sp, #16
 80075d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d6:	6823      	ldr	r3, [r4, #0]
 80075d8:	f043 0320 	orr.w	r3, r3, #32
 80075dc:	6023      	str	r3, [r4, #0]
 80075de:	4833      	ldr	r0, [pc, #204]	@ (80076ac <_printf_i+0x23c>)
 80075e0:	2778      	movs	r7, #120	@ 0x78
 80075e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	6831      	ldr	r1, [r6, #0]
 80075ea:	061f      	lsls	r7, r3, #24
 80075ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80075f0:	d402      	bmi.n	80075f8 <_printf_i+0x188>
 80075f2:	065f      	lsls	r7, r3, #25
 80075f4:	bf48      	it	mi
 80075f6:	b2ad      	uxthmi	r5, r5
 80075f8:	6031      	str	r1, [r6, #0]
 80075fa:	07d9      	lsls	r1, r3, #31
 80075fc:	bf44      	itt	mi
 80075fe:	f043 0320 	orrmi.w	r3, r3, #32
 8007602:	6023      	strmi	r3, [r4, #0]
 8007604:	b11d      	cbz	r5, 800760e <_printf_i+0x19e>
 8007606:	2310      	movs	r3, #16
 8007608:	e7ac      	b.n	8007564 <_printf_i+0xf4>
 800760a:	4827      	ldr	r0, [pc, #156]	@ (80076a8 <_printf_i+0x238>)
 800760c:	e7e9      	b.n	80075e2 <_printf_i+0x172>
 800760e:	6823      	ldr	r3, [r4, #0]
 8007610:	f023 0320 	bic.w	r3, r3, #32
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	e7f6      	b.n	8007606 <_printf_i+0x196>
 8007618:	4616      	mov	r6, r2
 800761a:	e7bd      	b.n	8007598 <_printf_i+0x128>
 800761c:	6833      	ldr	r3, [r6, #0]
 800761e:	6825      	ldr	r5, [r4, #0]
 8007620:	6961      	ldr	r1, [r4, #20]
 8007622:	1d18      	adds	r0, r3, #4
 8007624:	6030      	str	r0, [r6, #0]
 8007626:	062e      	lsls	r6, r5, #24
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	d501      	bpl.n	8007630 <_printf_i+0x1c0>
 800762c:	6019      	str	r1, [r3, #0]
 800762e:	e002      	b.n	8007636 <_printf_i+0x1c6>
 8007630:	0668      	lsls	r0, r5, #25
 8007632:	d5fb      	bpl.n	800762c <_printf_i+0x1bc>
 8007634:	8019      	strh	r1, [r3, #0]
 8007636:	2300      	movs	r3, #0
 8007638:	6123      	str	r3, [r4, #16]
 800763a:	4616      	mov	r6, r2
 800763c:	e7bc      	b.n	80075b8 <_printf_i+0x148>
 800763e:	6833      	ldr	r3, [r6, #0]
 8007640:	1d1a      	adds	r2, r3, #4
 8007642:	6032      	str	r2, [r6, #0]
 8007644:	681e      	ldr	r6, [r3, #0]
 8007646:	6862      	ldr	r2, [r4, #4]
 8007648:	2100      	movs	r1, #0
 800764a:	4630      	mov	r0, r6
 800764c:	f7f8 fde8 	bl	8000220 <memchr>
 8007650:	b108      	cbz	r0, 8007656 <_printf_i+0x1e6>
 8007652:	1b80      	subs	r0, r0, r6
 8007654:	6060      	str	r0, [r4, #4]
 8007656:	6863      	ldr	r3, [r4, #4]
 8007658:	6123      	str	r3, [r4, #16]
 800765a:	2300      	movs	r3, #0
 800765c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007660:	e7aa      	b.n	80075b8 <_printf_i+0x148>
 8007662:	6923      	ldr	r3, [r4, #16]
 8007664:	4632      	mov	r2, r6
 8007666:	4649      	mov	r1, r9
 8007668:	4640      	mov	r0, r8
 800766a:	47d0      	blx	sl
 800766c:	3001      	adds	r0, #1
 800766e:	d0ad      	beq.n	80075cc <_printf_i+0x15c>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	079b      	lsls	r3, r3, #30
 8007674:	d413      	bmi.n	800769e <_printf_i+0x22e>
 8007676:	68e0      	ldr	r0, [r4, #12]
 8007678:	9b03      	ldr	r3, [sp, #12]
 800767a:	4298      	cmp	r0, r3
 800767c:	bfb8      	it	lt
 800767e:	4618      	movlt	r0, r3
 8007680:	e7a6      	b.n	80075d0 <_printf_i+0x160>
 8007682:	2301      	movs	r3, #1
 8007684:	4632      	mov	r2, r6
 8007686:	4649      	mov	r1, r9
 8007688:	4640      	mov	r0, r8
 800768a:	47d0      	blx	sl
 800768c:	3001      	adds	r0, #1
 800768e:	d09d      	beq.n	80075cc <_printf_i+0x15c>
 8007690:	3501      	adds	r5, #1
 8007692:	68e3      	ldr	r3, [r4, #12]
 8007694:	9903      	ldr	r1, [sp, #12]
 8007696:	1a5b      	subs	r3, r3, r1
 8007698:	42ab      	cmp	r3, r5
 800769a:	dcf2      	bgt.n	8007682 <_printf_i+0x212>
 800769c:	e7eb      	b.n	8007676 <_printf_i+0x206>
 800769e:	2500      	movs	r5, #0
 80076a0:	f104 0619 	add.w	r6, r4, #25
 80076a4:	e7f5      	b.n	8007692 <_printf_i+0x222>
 80076a6:	bf00      	nop
 80076a8:	0800c254 	.word	0x0800c254
 80076ac:	0800c265 	.word	0x0800c265

080076b0 <_scanf_float>:
 80076b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b4:	b087      	sub	sp, #28
 80076b6:	4617      	mov	r7, r2
 80076b8:	9303      	str	r3, [sp, #12]
 80076ba:	688b      	ldr	r3, [r1, #8]
 80076bc:	1e5a      	subs	r2, r3, #1
 80076be:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80076c2:	bf81      	itttt	hi
 80076c4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80076c8:	eb03 0b05 	addhi.w	fp, r3, r5
 80076cc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80076d0:	608b      	strhi	r3, [r1, #8]
 80076d2:	680b      	ldr	r3, [r1, #0]
 80076d4:	460a      	mov	r2, r1
 80076d6:	f04f 0500 	mov.w	r5, #0
 80076da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80076de:	f842 3b1c 	str.w	r3, [r2], #28
 80076e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80076e6:	4680      	mov	r8, r0
 80076e8:	460c      	mov	r4, r1
 80076ea:	bf98      	it	ls
 80076ec:	f04f 0b00 	movls.w	fp, #0
 80076f0:	9201      	str	r2, [sp, #4]
 80076f2:	4616      	mov	r6, r2
 80076f4:	46aa      	mov	sl, r5
 80076f6:	46a9      	mov	r9, r5
 80076f8:	9502      	str	r5, [sp, #8]
 80076fa:	68a2      	ldr	r2, [r4, #8]
 80076fc:	b152      	cbz	r2, 8007714 <_scanf_float+0x64>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	2b4e      	cmp	r3, #78	@ 0x4e
 8007704:	d864      	bhi.n	80077d0 <_scanf_float+0x120>
 8007706:	2b40      	cmp	r3, #64	@ 0x40
 8007708:	d83c      	bhi.n	8007784 <_scanf_float+0xd4>
 800770a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800770e:	b2c8      	uxtb	r0, r1
 8007710:	280e      	cmp	r0, #14
 8007712:	d93a      	bls.n	800778a <_scanf_float+0xda>
 8007714:	f1b9 0f00 	cmp.w	r9, #0
 8007718:	d003      	beq.n	8007722 <_scanf_float+0x72>
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007726:	f1ba 0f01 	cmp.w	sl, #1
 800772a:	f200 8117 	bhi.w	800795c <_scanf_float+0x2ac>
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	429e      	cmp	r6, r3
 8007732:	f200 8108 	bhi.w	8007946 <_scanf_float+0x296>
 8007736:	2001      	movs	r0, #1
 8007738:	b007      	add	sp, #28
 800773a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007742:	2a0d      	cmp	r2, #13
 8007744:	d8e6      	bhi.n	8007714 <_scanf_float+0x64>
 8007746:	a101      	add	r1, pc, #4	@ (adr r1, 800774c <_scanf_float+0x9c>)
 8007748:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800774c:	08007893 	.word	0x08007893
 8007750:	08007715 	.word	0x08007715
 8007754:	08007715 	.word	0x08007715
 8007758:	08007715 	.word	0x08007715
 800775c:	080078f3 	.word	0x080078f3
 8007760:	080078cb 	.word	0x080078cb
 8007764:	08007715 	.word	0x08007715
 8007768:	08007715 	.word	0x08007715
 800776c:	080078a1 	.word	0x080078a1
 8007770:	08007715 	.word	0x08007715
 8007774:	08007715 	.word	0x08007715
 8007778:	08007715 	.word	0x08007715
 800777c:	08007715 	.word	0x08007715
 8007780:	08007859 	.word	0x08007859
 8007784:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007788:	e7db      	b.n	8007742 <_scanf_float+0x92>
 800778a:	290e      	cmp	r1, #14
 800778c:	d8c2      	bhi.n	8007714 <_scanf_float+0x64>
 800778e:	a001      	add	r0, pc, #4	@ (adr r0, 8007794 <_scanf_float+0xe4>)
 8007790:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007794:	08007849 	.word	0x08007849
 8007798:	08007715 	.word	0x08007715
 800779c:	08007849 	.word	0x08007849
 80077a0:	080078df 	.word	0x080078df
 80077a4:	08007715 	.word	0x08007715
 80077a8:	080077f1 	.word	0x080077f1
 80077ac:	0800782f 	.word	0x0800782f
 80077b0:	0800782f 	.word	0x0800782f
 80077b4:	0800782f 	.word	0x0800782f
 80077b8:	0800782f 	.word	0x0800782f
 80077bc:	0800782f 	.word	0x0800782f
 80077c0:	0800782f 	.word	0x0800782f
 80077c4:	0800782f 	.word	0x0800782f
 80077c8:	0800782f 	.word	0x0800782f
 80077cc:	0800782f 	.word	0x0800782f
 80077d0:	2b6e      	cmp	r3, #110	@ 0x6e
 80077d2:	d809      	bhi.n	80077e8 <_scanf_float+0x138>
 80077d4:	2b60      	cmp	r3, #96	@ 0x60
 80077d6:	d8b2      	bhi.n	800773e <_scanf_float+0x8e>
 80077d8:	2b54      	cmp	r3, #84	@ 0x54
 80077da:	d07b      	beq.n	80078d4 <_scanf_float+0x224>
 80077dc:	2b59      	cmp	r3, #89	@ 0x59
 80077de:	d199      	bne.n	8007714 <_scanf_float+0x64>
 80077e0:	2d07      	cmp	r5, #7
 80077e2:	d197      	bne.n	8007714 <_scanf_float+0x64>
 80077e4:	2508      	movs	r5, #8
 80077e6:	e02c      	b.n	8007842 <_scanf_float+0x192>
 80077e8:	2b74      	cmp	r3, #116	@ 0x74
 80077ea:	d073      	beq.n	80078d4 <_scanf_float+0x224>
 80077ec:	2b79      	cmp	r3, #121	@ 0x79
 80077ee:	e7f6      	b.n	80077de <_scanf_float+0x12e>
 80077f0:	6821      	ldr	r1, [r4, #0]
 80077f2:	05c8      	lsls	r0, r1, #23
 80077f4:	d51b      	bpl.n	800782e <_scanf_float+0x17e>
 80077f6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80077fa:	6021      	str	r1, [r4, #0]
 80077fc:	f109 0901 	add.w	r9, r9, #1
 8007800:	f1bb 0f00 	cmp.w	fp, #0
 8007804:	d003      	beq.n	800780e <_scanf_float+0x15e>
 8007806:	3201      	adds	r2, #1
 8007808:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800780c:	60a2      	str	r2, [r4, #8]
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	3b01      	subs	r3, #1
 8007812:	60a3      	str	r3, [r4, #8]
 8007814:	6923      	ldr	r3, [r4, #16]
 8007816:	3301      	adds	r3, #1
 8007818:	6123      	str	r3, [r4, #16]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	3b01      	subs	r3, #1
 800781e:	2b00      	cmp	r3, #0
 8007820:	607b      	str	r3, [r7, #4]
 8007822:	f340 8087 	ble.w	8007934 <_scanf_float+0x284>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	3301      	adds	r3, #1
 800782a:	603b      	str	r3, [r7, #0]
 800782c:	e765      	b.n	80076fa <_scanf_float+0x4a>
 800782e:	eb1a 0105 	adds.w	r1, sl, r5
 8007832:	f47f af6f 	bne.w	8007714 <_scanf_float+0x64>
 8007836:	6822      	ldr	r2, [r4, #0]
 8007838:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800783c:	6022      	str	r2, [r4, #0]
 800783e:	460d      	mov	r5, r1
 8007840:	468a      	mov	sl, r1
 8007842:	f806 3b01 	strb.w	r3, [r6], #1
 8007846:	e7e2      	b.n	800780e <_scanf_float+0x15e>
 8007848:	6822      	ldr	r2, [r4, #0]
 800784a:	0610      	lsls	r0, r2, #24
 800784c:	f57f af62 	bpl.w	8007714 <_scanf_float+0x64>
 8007850:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007854:	6022      	str	r2, [r4, #0]
 8007856:	e7f4      	b.n	8007842 <_scanf_float+0x192>
 8007858:	f1ba 0f00 	cmp.w	sl, #0
 800785c:	d10e      	bne.n	800787c <_scanf_float+0x1cc>
 800785e:	f1b9 0f00 	cmp.w	r9, #0
 8007862:	d10e      	bne.n	8007882 <_scanf_float+0x1d2>
 8007864:	6822      	ldr	r2, [r4, #0]
 8007866:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800786a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800786e:	d108      	bne.n	8007882 <_scanf_float+0x1d2>
 8007870:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007874:	6022      	str	r2, [r4, #0]
 8007876:	f04f 0a01 	mov.w	sl, #1
 800787a:	e7e2      	b.n	8007842 <_scanf_float+0x192>
 800787c:	f1ba 0f02 	cmp.w	sl, #2
 8007880:	d055      	beq.n	800792e <_scanf_float+0x27e>
 8007882:	2d01      	cmp	r5, #1
 8007884:	d002      	beq.n	800788c <_scanf_float+0x1dc>
 8007886:	2d04      	cmp	r5, #4
 8007888:	f47f af44 	bne.w	8007714 <_scanf_float+0x64>
 800788c:	3501      	adds	r5, #1
 800788e:	b2ed      	uxtb	r5, r5
 8007890:	e7d7      	b.n	8007842 <_scanf_float+0x192>
 8007892:	f1ba 0f01 	cmp.w	sl, #1
 8007896:	f47f af3d 	bne.w	8007714 <_scanf_float+0x64>
 800789a:	f04f 0a02 	mov.w	sl, #2
 800789e:	e7d0      	b.n	8007842 <_scanf_float+0x192>
 80078a0:	b97d      	cbnz	r5, 80078c2 <_scanf_float+0x212>
 80078a2:	f1b9 0f00 	cmp.w	r9, #0
 80078a6:	f47f af38 	bne.w	800771a <_scanf_float+0x6a>
 80078aa:	6822      	ldr	r2, [r4, #0]
 80078ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80078b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80078b4:	f040 8108 	bne.w	8007ac8 <_scanf_float+0x418>
 80078b8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	2501      	movs	r5, #1
 80078c0:	e7bf      	b.n	8007842 <_scanf_float+0x192>
 80078c2:	2d03      	cmp	r5, #3
 80078c4:	d0e2      	beq.n	800788c <_scanf_float+0x1dc>
 80078c6:	2d05      	cmp	r5, #5
 80078c8:	e7de      	b.n	8007888 <_scanf_float+0x1d8>
 80078ca:	2d02      	cmp	r5, #2
 80078cc:	f47f af22 	bne.w	8007714 <_scanf_float+0x64>
 80078d0:	2503      	movs	r5, #3
 80078d2:	e7b6      	b.n	8007842 <_scanf_float+0x192>
 80078d4:	2d06      	cmp	r5, #6
 80078d6:	f47f af1d 	bne.w	8007714 <_scanf_float+0x64>
 80078da:	2507      	movs	r5, #7
 80078dc:	e7b1      	b.n	8007842 <_scanf_float+0x192>
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	0591      	lsls	r1, r2, #22
 80078e2:	f57f af17 	bpl.w	8007714 <_scanf_float+0x64>
 80078e6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80078ea:	6022      	str	r2, [r4, #0]
 80078ec:	f8cd 9008 	str.w	r9, [sp, #8]
 80078f0:	e7a7      	b.n	8007842 <_scanf_float+0x192>
 80078f2:	6822      	ldr	r2, [r4, #0]
 80078f4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80078f8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80078fc:	d006      	beq.n	800790c <_scanf_float+0x25c>
 80078fe:	0550      	lsls	r0, r2, #21
 8007900:	f57f af08 	bpl.w	8007714 <_scanf_float+0x64>
 8007904:	f1b9 0f00 	cmp.w	r9, #0
 8007908:	f000 80de 	beq.w	8007ac8 <_scanf_float+0x418>
 800790c:	0591      	lsls	r1, r2, #22
 800790e:	bf58      	it	pl
 8007910:	9902      	ldrpl	r1, [sp, #8]
 8007912:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007916:	bf58      	it	pl
 8007918:	eba9 0101 	subpl.w	r1, r9, r1
 800791c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007920:	bf58      	it	pl
 8007922:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007926:	6022      	str	r2, [r4, #0]
 8007928:	f04f 0900 	mov.w	r9, #0
 800792c:	e789      	b.n	8007842 <_scanf_float+0x192>
 800792e:	f04f 0a03 	mov.w	sl, #3
 8007932:	e786      	b.n	8007842 <_scanf_float+0x192>
 8007934:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007938:	4639      	mov	r1, r7
 800793a:	4640      	mov	r0, r8
 800793c:	4798      	blx	r3
 800793e:	2800      	cmp	r0, #0
 8007940:	f43f aedb 	beq.w	80076fa <_scanf_float+0x4a>
 8007944:	e6e6      	b.n	8007714 <_scanf_float+0x64>
 8007946:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800794a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800794e:	463a      	mov	r2, r7
 8007950:	4640      	mov	r0, r8
 8007952:	4798      	blx	r3
 8007954:	6923      	ldr	r3, [r4, #16]
 8007956:	3b01      	subs	r3, #1
 8007958:	6123      	str	r3, [r4, #16]
 800795a:	e6e8      	b.n	800772e <_scanf_float+0x7e>
 800795c:	1e6b      	subs	r3, r5, #1
 800795e:	2b06      	cmp	r3, #6
 8007960:	d824      	bhi.n	80079ac <_scanf_float+0x2fc>
 8007962:	2d02      	cmp	r5, #2
 8007964:	d836      	bhi.n	80079d4 <_scanf_float+0x324>
 8007966:	9b01      	ldr	r3, [sp, #4]
 8007968:	429e      	cmp	r6, r3
 800796a:	f67f aee4 	bls.w	8007736 <_scanf_float+0x86>
 800796e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007972:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007976:	463a      	mov	r2, r7
 8007978:	4640      	mov	r0, r8
 800797a:	4798      	blx	r3
 800797c:	6923      	ldr	r3, [r4, #16]
 800797e:	3b01      	subs	r3, #1
 8007980:	6123      	str	r3, [r4, #16]
 8007982:	e7f0      	b.n	8007966 <_scanf_float+0x2b6>
 8007984:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007988:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800798c:	463a      	mov	r2, r7
 800798e:	4640      	mov	r0, r8
 8007990:	4798      	blx	r3
 8007992:	6923      	ldr	r3, [r4, #16]
 8007994:	3b01      	subs	r3, #1
 8007996:	6123      	str	r3, [r4, #16]
 8007998:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800799c:	fa5f fa8a 	uxtb.w	sl, sl
 80079a0:	f1ba 0f02 	cmp.w	sl, #2
 80079a4:	d1ee      	bne.n	8007984 <_scanf_float+0x2d4>
 80079a6:	3d03      	subs	r5, #3
 80079a8:	b2ed      	uxtb	r5, r5
 80079aa:	1b76      	subs	r6, r6, r5
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	05da      	lsls	r2, r3, #23
 80079b0:	d530      	bpl.n	8007a14 <_scanf_float+0x364>
 80079b2:	055b      	lsls	r3, r3, #21
 80079b4:	d511      	bpl.n	80079da <_scanf_float+0x32a>
 80079b6:	9b01      	ldr	r3, [sp, #4]
 80079b8:	429e      	cmp	r6, r3
 80079ba:	f67f aebc 	bls.w	8007736 <_scanf_float+0x86>
 80079be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079c6:	463a      	mov	r2, r7
 80079c8:	4640      	mov	r0, r8
 80079ca:	4798      	blx	r3
 80079cc:	6923      	ldr	r3, [r4, #16]
 80079ce:	3b01      	subs	r3, #1
 80079d0:	6123      	str	r3, [r4, #16]
 80079d2:	e7f0      	b.n	80079b6 <_scanf_float+0x306>
 80079d4:	46aa      	mov	sl, r5
 80079d6:	46b3      	mov	fp, r6
 80079d8:	e7de      	b.n	8007998 <_scanf_float+0x2e8>
 80079da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80079de:	6923      	ldr	r3, [r4, #16]
 80079e0:	2965      	cmp	r1, #101	@ 0x65
 80079e2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80079e6:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80079ea:	6123      	str	r3, [r4, #16]
 80079ec:	d00c      	beq.n	8007a08 <_scanf_float+0x358>
 80079ee:	2945      	cmp	r1, #69	@ 0x45
 80079f0:	d00a      	beq.n	8007a08 <_scanf_float+0x358>
 80079f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80079f6:	463a      	mov	r2, r7
 80079f8:	4640      	mov	r0, r8
 80079fa:	4798      	blx	r3
 80079fc:	6923      	ldr	r3, [r4, #16]
 80079fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007a02:	3b01      	subs	r3, #1
 8007a04:	1eb5      	subs	r5, r6, #2
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a0c:	463a      	mov	r2, r7
 8007a0e:	4640      	mov	r0, r8
 8007a10:	4798      	blx	r3
 8007a12:	462e      	mov	r6, r5
 8007a14:	6822      	ldr	r2, [r4, #0]
 8007a16:	f012 0210 	ands.w	r2, r2, #16
 8007a1a:	d001      	beq.n	8007a20 <_scanf_float+0x370>
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	e68b      	b.n	8007738 <_scanf_float+0x88>
 8007a20:	7032      	strb	r2, [r6, #0]
 8007a22:	6823      	ldr	r3, [r4, #0]
 8007a24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007a28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a2c:	d11c      	bne.n	8007a68 <_scanf_float+0x3b8>
 8007a2e:	9b02      	ldr	r3, [sp, #8]
 8007a30:	454b      	cmp	r3, r9
 8007a32:	eba3 0209 	sub.w	r2, r3, r9
 8007a36:	d123      	bne.n	8007a80 <_scanf_float+0x3d0>
 8007a38:	9901      	ldr	r1, [sp, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	f000 ff83 	bl	8008948 <_strtod_r>
 8007a42:	9b03      	ldr	r3, [sp, #12]
 8007a44:	6821      	ldr	r1, [r4, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f011 0f02 	tst.w	r1, #2
 8007a4c:	ec57 6b10 	vmov	r6, r7, d0
 8007a50:	f103 0204 	add.w	r2, r3, #4
 8007a54:	d01f      	beq.n	8007a96 <_scanf_float+0x3e6>
 8007a56:	9903      	ldr	r1, [sp, #12]
 8007a58:	600a      	str	r2, [r1, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	e9c3 6700 	strd	r6, r7, [r3]
 8007a60:	68e3      	ldr	r3, [r4, #12]
 8007a62:	3301      	adds	r3, #1
 8007a64:	60e3      	str	r3, [r4, #12]
 8007a66:	e7d9      	b.n	8007a1c <_scanf_float+0x36c>
 8007a68:	9b04      	ldr	r3, [sp, #16]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0e4      	beq.n	8007a38 <_scanf_float+0x388>
 8007a6e:	9905      	ldr	r1, [sp, #20]
 8007a70:	230a      	movs	r3, #10
 8007a72:	3101      	adds	r1, #1
 8007a74:	4640      	mov	r0, r8
 8007a76:	f000 ffe7 	bl	8008a48 <_strtol_r>
 8007a7a:	9b04      	ldr	r3, [sp, #16]
 8007a7c:	9e05      	ldr	r6, [sp, #20]
 8007a7e:	1ac2      	subs	r2, r0, r3
 8007a80:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007a84:	429e      	cmp	r6, r3
 8007a86:	bf28      	it	cs
 8007a88:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007a8c:	4910      	ldr	r1, [pc, #64]	@ (8007ad0 <_scanf_float+0x420>)
 8007a8e:	4630      	mov	r0, r6
 8007a90:	f000 f822 	bl	8007ad8 <siprintf>
 8007a94:	e7d0      	b.n	8007a38 <_scanf_float+0x388>
 8007a96:	f011 0f04 	tst.w	r1, #4
 8007a9a:	9903      	ldr	r1, [sp, #12]
 8007a9c:	600a      	str	r2, [r1, #0]
 8007a9e:	d1dc      	bne.n	8007a5a <_scanf_float+0x3aa>
 8007aa0:	681d      	ldr	r5, [r3, #0]
 8007aa2:	4632      	mov	r2, r6
 8007aa4:	463b      	mov	r3, r7
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	4639      	mov	r1, r7
 8007aaa:	f7f9 f867 	bl	8000b7c <__aeabi_dcmpun>
 8007aae:	b128      	cbz	r0, 8007abc <_scanf_float+0x40c>
 8007ab0:	4808      	ldr	r0, [pc, #32]	@ (8007ad4 <_scanf_float+0x424>)
 8007ab2:	f001 f901 	bl	8008cb8 <nanf>
 8007ab6:	ed85 0a00 	vstr	s0, [r5]
 8007aba:	e7d1      	b.n	8007a60 <_scanf_float+0x3b0>
 8007abc:	4630      	mov	r0, r6
 8007abe:	4639      	mov	r1, r7
 8007ac0:	f7f9 f8ba 	bl	8000c38 <__aeabi_d2f>
 8007ac4:	6028      	str	r0, [r5, #0]
 8007ac6:	e7cb      	b.n	8007a60 <_scanf_float+0x3b0>
 8007ac8:	f04f 0900 	mov.w	r9, #0
 8007acc:	e629      	b.n	8007722 <_scanf_float+0x72>
 8007ace:	bf00      	nop
 8007ad0:	0800c276 	.word	0x0800c276
 8007ad4:	0800c683 	.word	0x0800c683

08007ad8 <siprintf>:
 8007ad8:	b40e      	push	{r1, r2, r3}
 8007ada:	b500      	push	{lr}
 8007adc:	b09c      	sub	sp, #112	@ 0x70
 8007ade:	ab1d      	add	r3, sp, #116	@ 0x74
 8007ae0:	9002      	str	r0, [sp, #8]
 8007ae2:	9006      	str	r0, [sp, #24]
 8007ae4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ae8:	4809      	ldr	r0, [pc, #36]	@ (8007b10 <siprintf+0x38>)
 8007aea:	9107      	str	r1, [sp, #28]
 8007aec:	9104      	str	r1, [sp, #16]
 8007aee:	4909      	ldr	r1, [pc, #36]	@ (8007b14 <siprintf+0x3c>)
 8007af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007af4:	9105      	str	r1, [sp, #20]
 8007af6:	6800      	ldr	r0, [r0, #0]
 8007af8:	9301      	str	r3, [sp, #4]
 8007afa:	a902      	add	r1, sp, #8
 8007afc:	f002 fb0e 	bl	800a11c <_svfiprintf_r>
 8007b00:	9b02      	ldr	r3, [sp, #8]
 8007b02:	2200      	movs	r2, #0
 8007b04:	701a      	strb	r2, [r3, #0]
 8007b06:	b01c      	add	sp, #112	@ 0x70
 8007b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b0c:	b003      	add	sp, #12
 8007b0e:	4770      	bx	lr
 8007b10:	2000019c 	.word	0x2000019c
 8007b14:	ffff0208 	.word	0xffff0208

08007b18 <siscanf>:
 8007b18:	b40e      	push	{r1, r2, r3}
 8007b1a:	b530      	push	{r4, r5, lr}
 8007b1c:	b09c      	sub	sp, #112	@ 0x70
 8007b1e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8007b20:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007b24:	f854 5b04 	ldr.w	r5, [r4], #4
 8007b28:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007b2c:	9002      	str	r0, [sp, #8]
 8007b2e:	9006      	str	r0, [sp, #24]
 8007b30:	f7f8 fbc6 	bl	80002c0 <strlen>
 8007b34:	4b0b      	ldr	r3, [pc, #44]	@ (8007b64 <siscanf+0x4c>)
 8007b36:	9003      	str	r0, [sp, #12]
 8007b38:	9007      	str	r0, [sp, #28]
 8007b3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b3c:	480a      	ldr	r0, [pc, #40]	@ (8007b68 <siscanf+0x50>)
 8007b3e:	9401      	str	r4, [sp, #4]
 8007b40:	2300      	movs	r3, #0
 8007b42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b44:	9314      	str	r3, [sp, #80]	@ 0x50
 8007b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007b4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b4e:	462a      	mov	r2, r5
 8007b50:	4623      	mov	r3, r4
 8007b52:	a902      	add	r1, sp, #8
 8007b54:	6800      	ldr	r0, [r0, #0]
 8007b56:	f002 fc35 	bl	800a3c4 <__ssvfiscanf_r>
 8007b5a:	b01c      	add	sp, #112	@ 0x70
 8007b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b60:	b003      	add	sp, #12
 8007b62:	4770      	bx	lr
 8007b64:	08007b8f 	.word	0x08007b8f
 8007b68:	2000019c 	.word	0x2000019c

08007b6c <__sread>:
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	460c      	mov	r4, r1
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	f001 f838 	bl	8008be8 <_read_r>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	bfab      	itete	ge
 8007b7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b7e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b80:	181b      	addge	r3, r3, r0
 8007b82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b86:	bfac      	ite	ge
 8007b88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b8a:	81a3      	strhlt	r3, [r4, #12]
 8007b8c:	bd10      	pop	{r4, pc}

08007b8e <__seofread>:
 8007b8e:	2000      	movs	r0, #0
 8007b90:	4770      	bx	lr

08007b92 <__swrite>:
 8007b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b96:	461f      	mov	r7, r3
 8007b98:	898b      	ldrh	r3, [r1, #12]
 8007b9a:	05db      	lsls	r3, r3, #23
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	4616      	mov	r6, r2
 8007ba2:	d505      	bpl.n	8007bb0 <__swrite+0x1e>
 8007ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba8:	2302      	movs	r3, #2
 8007baa:	2200      	movs	r2, #0
 8007bac:	f001 f80a 	bl	8008bc4 <_lseek_r>
 8007bb0:	89a3      	ldrh	r3, [r4, #12]
 8007bb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bba:	81a3      	strh	r3, [r4, #12]
 8007bbc:	4632      	mov	r2, r6
 8007bbe:	463b      	mov	r3, r7
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc6:	f001 b821 	b.w	8008c0c <_write_r>

08007bca <__sseek>:
 8007bca:	b510      	push	{r4, lr}
 8007bcc:	460c      	mov	r4, r1
 8007bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bd2:	f000 fff7 	bl	8008bc4 <_lseek_r>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	89a3      	ldrh	r3, [r4, #12]
 8007bda:	bf15      	itete	ne
 8007bdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007bde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007be2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007be6:	81a3      	strheq	r3, [r4, #12]
 8007be8:	bf18      	it	ne
 8007bea:	81a3      	strhne	r3, [r4, #12]
 8007bec:	bd10      	pop	{r4, pc}

08007bee <__sclose>:
 8007bee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf2:	f000 bfd7 	b.w	8008ba4 <_close_r>
	...

08007bf8 <std>:
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	b510      	push	{r4, lr}
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	e9c0 3300 	strd	r3, r3, [r0]
 8007c02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c06:	6083      	str	r3, [r0, #8]
 8007c08:	8181      	strh	r1, [r0, #12]
 8007c0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c0c:	81c2      	strh	r2, [r0, #14]
 8007c0e:	6183      	str	r3, [r0, #24]
 8007c10:	4619      	mov	r1, r3
 8007c12:	2208      	movs	r2, #8
 8007c14:	305c      	adds	r0, #92	@ 0x5c
 8007c16:	f000 ffb9 	bl	8008b8c <memset>
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <std+0x58>)
 8007c1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c54 <std+0x5c>)
 8007c20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c22:	4b0d      	ldr	r3, [pc, #52]	@ (8007c58 <std+0x60>)
 8007c24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c26:	4b0d      	ldr	r3, [pc, #52]	@ (8007c5c <std+0x64>)
 8007c28:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c60 <std+0x68>)
 8007c2c:	6224      	str	r4, [r4, #32]
 8007c2e:	429c      	cmp	r4, r3
 8007c30:	d006      	beq.n	8007c40 <std+0x48>
 8007c32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c36:	4294      	cmp	r4, r2
 8007c38:	d002      	beq.n	8007c40 <std+0x48>
 8007c3a:	33d0      	adds	r3, #208	@ 0xd0
 8007c3c:	429c      	cmp	r4, r3
 8007c3e:	d105      	bne.n	8007c4c <std+0x54>
 8007c40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c48:	f001 b81c 	b.w	8008c84 <__retarget_lock_init_recursive>
 8007c4c:	bd10      	pop	{r4, pc}
 8007c4e:	bf00      	nop
 8007c50:	08007b6d 	.word	0x08007b6d
 8007c54:	08007b93 	.word	0x08007b93
 8007c58:	08007bcb 	.word	0x08007bcb
 8007c5c:	08007bef 	.word	0x08007bef
 8007c60:	2000064c 	.word	0x2000064c

08007c64 <stdio_exit_handler>:
 8007c64:	4a02      	ldr	r2, [pc, #8]	@ (8007c70 <stdio_exit_handler+0xc>)
 8007c66:	4903      	ldr	r1, [pc, #12]	@ (8007c74 <stdio_exit_handler+0x10>)
 8007c68:	4803      	ldr	r0, [pc, #12]	@ (8007c78 <stdio_exit_handler+0x14>)
 8007c6a:	f000 beef 	b.w	8008a4c <_fwalk_sglue>
 8007c6e:	bf00      	nop
 8007c70:	20000024 	.word	0x20000024
 8007c74:	0800aec1 	.word	0x0800aec1
 8007c78:	200001a0 	.word	0x200001a0

08007c7c <cleanup_stdio>:
 8007c7c:	6841      	ldr	r1, [r0, #4]
 8007c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb0 <cleanup_stdio+0x34>)
 8007c80:	4299      	cmp	r1, r3
 8007c82:	b510      	push	{r4, lr}
 8007c84:	4604      	mov	r4, r0
 8007c86:	d001      	beq.n	8007c8c <cleanup_stdio+0x10>
 8007c88:	f003 f91a 	bl	800aec0 <_fflush_r>
 8007c8c:	68a1      	ldr	r1, [r4, #8]
 8007c8e:	4b09      	ldr	r3, [pc, #36]	@ (8007cb4 <cleanup_stdio+0x38>)
 8007c90:	4299      	cmp	r1, r3
 8007c92:	d002      	beq.n	8007c9a <cleanup_stdio+0x1e>
 8007c94:	4620      	mov	r0, r4
 8007c96:	f003 f913 	bl	800aec0 <_fflush_r>
 8007c9a:	68e1      	ldr	r1, [r4, #12]
 8007c9c:	4b06      	ldr	r3, [pc, #24]	@ (8007cb8 <cleanup_stdio+0x3c>)
 8007c9e:	4299      	cmp	r1, r3
 8007ca0:	d004      	beq.n	8007cac <cleanup_stdio+0x30>
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca8:	f003 b90a 	b.w	800aec0 <_fflush_r>
 8007cac:	bd10      	pop	{r4, pc}
 8007cae:	bf00      	nop
 8007cb0:	2000064c 	.word	0x2000064c
 8007cb4:	200006b4 	.word	0x200006b4
 8007cb8:	2000071c 	.word	0x2000071c

08007cbc <global_stdio_init.part.0>:
 8007cbc:	b510      	push	{r4, lr}
 8007cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8007cec <global_stdio_init.part.0+0x30>)
 8007cc0:	4c0b      	ldr	r4, [pc, #44]	@ (8007cf0 <global_stdio_init.part.0+0x34>)
 8007cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8007cf4 <global_stdio_init.part.0+0x38>)
 8007cc4:	601a      	str	r2, [r3, #0]
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	2200      	movs	r2, #0
 8007cca:	2104      	movs	r1, #4
 8007ccc:	f7ff ff94 	bl	8007bf8 <std>
 8007cd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	2109      	movs	r1, #9
 8007cd8:	f7ff ff8e 	bl	8007bf8 <std>
 8007cdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ce0:	2202      	movs	r2, #2
 8007ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ce6:	2112      	movs	r1, #18
 8007ce8:	f7ff bf86 	b.w	8007bf8 <std>
 8007cec:	20000784 	.word	0x20000784
 8007cf0:	2000064c 	.word	0x2000064c
 8007cf4:	08007c65 	.word	0x08007c65

08007cf8 <__sfp_lock_acquire>:
 8007cf8:	4801      	ldr	r0, [pc, #4]	@ (8007d00 <__sfp_lock_acquire+0x8>)
 8007cfa:	f000 bfc4 	b.w	8008c86 <__retarget_lock_acquire_recursive>
 8007cfe:	bf00      	nop
 8007d00:	2000078d 	.word	0x2000078d

08007d04 <__sfp_lock_release>:
 8007d04:	4801      	ldr	r0, [pc, #4]	@ (8007d0c <__sfp_lock_release+0x8>)
 8007d06:	f000 bfbf 	b.w	8008c88 <__retarget_lock_release_recursive>
 8007d0a:	bf00      	nop
 8007d0c:	2000078d 	.word	0x2000078d

08007d10 <__sinit>:
 8007d10:	b510      	push	{r4, lr}
 8007d12:	4604      	mov	r4, r0
 8007d14:	f7ff fff0 	bl	8007cf8 <__sfp_lock_acquire>
 8007d18:	6a23      	ldr	r3, [r4, #32]
 8007d1a:	b11b      	cbz	r3, 8007d24 <__sinit+0x14>
 8007d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d20:	f7ff bff0 	b.w	8007d04 <__sfp_lock_release>
 8007d24:	4b04      	ldr	r3, [pc, #16]	@ (8007d38 <__sinit+0x28>)
 8007d26:	6223      	str	r3, [r4, #32]
 8007d28:	4b04      	ldr	r3, [pc, #16]	@ (8007d3c <__sinit+0x2c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1f5      	bne.n	8007d1c <__sinit+0xc>
 8007d30:	f7ff ffc4 	bl	8007cbc <global_stdio_init.part.0>
 8007d34:	e7f2      	b.n	8007d1c <__sinit+0xc>
 8007d36:	bf00      	nop
 8007d38:	08007c7d 	.word	0x08007c7d
 8007d3c:	20000784 	.word	0x20000784

08007d40 <sulp>:
 8007d40:	b570      	push	{r4, r5, r6, lr}
 8007d42:	4604      	mov	r4, r0
 8007d44:	460d      	mov	r5, r1
 8007d46:	ec45 4b10 	vmov	d0, r4, r5
 8007d4a:	4616      	mov	r6, r2
 8007d4c:	f003 fc60 	bl	800b610 <__ulp>
 8007d50:	ec51 0b10 	vmov	r0, r1, d0
 8007d54:	b17e      	cbz	r6, 8007d76 <sulp+0x36>
 8007d56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007d5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	dd09      	ble.n	8007d76 <sulp+0x36>
 8007d62:	051b      	lsls	r3, r3, #20
 8007d64:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007d68:	2400      	movs	r4, #0
 8007d6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007d6e:	4622      	mov	r2, r4
 8007d70:	462b      	mov	r3, r5
 8007d72:	f7f8 fc69 	bl	8000648 <__aeabi_dmul>
 8007d76:	ec41 0b10 	vmov	d0, r0, r1
 8007d7a:	bd70      	pop	{r4, r5, r6, pc}
 8007d7c:	0000      	movs	r0, r0
	...

08007d80 <_strtod_l>:
 8007d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d84:	b09f      	sub	sp, #124	@ 0x7c
 8007d86:	460c      	mov	r4, r1
 8007d88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d8e:	9005      	str	r0, [sp, #20]
 8007d90:	f04f 0a00 	mov.w	sl, #0
 8007d94:	f04f 0b00 	mov.w	fp, #0
 8007d98:	460a      	mov	r2, r1
 8007d9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d9c:	7811      	ldrb	r1, [r2, #0]
 8007d9e:	292b      	cmp	r1, #43	@ 0x2b
 8007da0:	d04a      	beq.n	8007e38 <_strtod_l+0xb8>
 8007da2:	d838      	bhi.n	8007e16 <_strtod_l+0x96>
 8007da4:	290d      	cmp	r1, #13
 8007da6:	d832      	bhi.n	8007e0e <_strtod_l+0x8e>
 8007da8:	2908      	cmp	r1, #8
 8007daa:	d832      	bhi.n	8007e12 <_strtod_l+0x92>
 8007dac:	2900      	cmp	r1, #0
 8007dae:	d03b      	beq.n	8007e28 <_strtod_l+0xa8>
 8007db0:	2200      	movs	r2, #0
 8007db2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007db4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007db6:	782a      	ldrb	r2, [r5, #0]
 8007db8:	2a30      	cmp	r2, #48	@ 0x30
 8007dba:	f040 80b3 	bne.w	8007f24 <_strtod_l+0x1a4>
 8007dbe:	786a      	ldrb	r2, [r5, #1]
 8007dc0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007dc4:	2a58      	cmp	r2, #88	@ 0x58
 8007dc6:	d16e      	bne.n	8007ea6 <_strtod_l+0x126>
 8007dc8:	9302      	str	r3, [sp, #8]
 8007dca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dcc:	9301      	str	r3, [sp, #4]
 8007dce:	ab1a      	add	r3, sp, #104	@ 0x68
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	4a8e      	ldr	r2, [pc, #568]	@ (800800c <_strtod_l+0x28c>)
 8007dd4:	9805      	ldr	r0, [sp, #20]
 8007dd6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007dd8:	a919      	add	r1, sp, #100	@ 0x64
 8007dda:	f001 fe73 	bl	8009ac4 <__gethex>
 8007dde:	f010 060f 	ands.w	r6, r0, #15
 8007de2:	4604      	mov	r4, r0
 8007de4:	d005      	beq.n	8007df2 <_strtod_l+0x72>
 8007de6:	2e06      	cmp	r6, #6
 8007de8:	d128      	bne.n	8007e3c <_strtod_l+0xbc>
 8007dea:	3501      	adds	r5, #1
 8007dec:	2300      	movs	r3, #0
 8007dee:	9519      	str	r5, [sp, #100]	@ 0x64
 8007df0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007df2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f040 858e 	bne.w	8008916 <_strtod_l+0xb96>
 8007dfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dfc:	b1cb      	cbz	r3, 8007e32 <_strtod_l+0xb2>
 8007dfe:	4652      	mov	r2, sl
 8007e00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007e04:	ec43 2b10 	vmov	d0, r2, r3
 8007e08:	b01f      	add	sp, #124	@ 0x7c
 8007e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0e:	2920      	cmp	r1, #32
 8007e10:	d1ce      	bne.n	8007db0 <_strtod_l+0x30>
 8007e12:	3201      	adds	r2, #1
 8007e14:	e7c1      	b.n	8007d9a <_strtod_l+0x1a>
 8007e16:	292d      	cmp	r1, #45	@ 0x2d
 8007e18:	d1ca      	bne.n	8007db0 <_strtod_l+0x30>
 8007e1a:	2101      	movs	r1, #1
 8007e1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e1e:	1c51      	adds	r1, r2, #1
 8007e20:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e22:	7852      	ldrb	r2, [r2, #1]
 8007e24:	2a00      	cmp	r2, #0
 8007e26:	d1c5      	bne.n	8007db4 <_strtod_l+0x34>
 8007e28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f040 8570 	bne.w	8008912 <_strtod_l+0xb92>
 8007e32:	4652      	mov	r2, sl
 8007e34:	465b      	mov	r3, fp
 8007e36:	e7e5      	b.n	8007e04 <_strtod_l+0x84>
 8007e38:	2100      	movs	r1, #0
 8007e3a:	e7ef      	b.n	8007e1c <_strtod_l+0x9c>
 8007e3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007e3e:	b13a      	cbz	r2, 8007e50 <_strtod_l+0xd0>
 8007e40:	2135      	movs	r1, #53	@ 0x35
 8007e42:	a81c      	add	r0, sp, #112	@ 0x70
 8007e44:	f003 fcde 	bl	800b804 <__copybits>
 8007e48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e4a:	9805      	ldr	r0, [sp, #20]
 8007e4c:	f003 f8ac 	bl	800afa8 <_Bfree>
 8007e50:	3e01      	subs	r6, #1
 8007e52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007e54:	2e04      	cmp	r6, #4
 8007e56:	d806      	bhi.n	8007e66 <_strtod_l+0xe6>
 8007e58:	e8df f006 	tbb	[pc, r6]
 8007e5c:	201d0314 	.word	0x201d0314
 8007e60:	14          	.byte	0x14
 8007e61:	00          	.byte	0x00
 8007e62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007e66:	05e1      	lsls	r1, r4, #23
 8007e68:	bf48      	it	mi
 8007e6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007e6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007e72:	0d1b      	lsrs	r3, r3, #20
 8007e74:	051b      	lsls	r3, r3, #20
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1bb      	bne.n	8007df2 <_strtod_l+0x72>
 8007e7a:	f000 fed9 	bl	8008c30 <__errno>
 8007e7e:	2322      	movs	r3, #34	@ 0x22
 8007e80:	6003      	str	r3, [r0, #0]
 8007e82:	e7b6      	b.n	8007df2 <_strtod_l+0x72>
 8007e84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007e88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007e8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007e90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007e94:	e7e7      	b.n	8007e66 <_strtod_l+0xe6>
 8007e96:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008014 <_strtod_l+0x294>
 8007e9a:	e7e4      	b.n	8007e66 <_strtod_l+0xe6>
 8007e9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007ea0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007ea4:	e7df      	b.n	8007e66 <_strtod_l+0xe6>
 8007ea6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ea8:	1c5a      	adds	r2, r3, #1
 8007eaa:	9219      	str	r2, [sp, #100]	@ 0x64
 8007eac:	785b      	ldrb	r3, [r3, #1]
 8007eae:	2b30      	cmp	r3, #48	@ 0x30
 8007eb0:	d0f9      	beq.n	8007ea6 <_strtod_l+0x126>
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d09d      	beq.n	8007df2 <_strtod_l+0x72>
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ebc:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	9308      	str	r3, [sp, #32]
 8007ec2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ec4:	461f      	mov	r7, r3
 8007ec6:	220a      	movs	r2, #10
 8007ec8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007eca:	7805      	ldrb	r5, [r0, #0]
 8007ecc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007ed0:	b2d9      	uxtb	r1, r3
 8007ed2:	2909      	cmp	r1, #9
 8007ed4:	d928      	bls.n	8007f28 <_strtod_l+0x1a8>
 8007ed6:	494e      	ldr	r1, [pc, #312]	@ (8008010 <_strtod_l+0x290>)
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f000 fe45 	bl	8008b68 <strncmp>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d032      	beq.n	8007f48 <_strtod_l+0x1c8>
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	462a      	mov	r2, r5
 8007ee6:	4681      	mov	r9, r0
 8007ee8:	463d      	mov	r5, r7
 8007eea:	4603      	mov	r3, r0
 8007eec:	2a65      	cmp	r2, #101	@ 0x65
 8007eee:	d001      	beq.n	8007ef4 <_strtod_l+0x174>
 8007ef0:	2a45      	cmp	r2, #69	@ 0x45
 8007ef2:	d114      	bne.n	8007f1e <_strtod_l+0x19e>
 8007ef4:	b91d      	cbnz	r5, 8007efe <_strtod_l+0x17e>
 8007ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ef8:	4302      	orrs	r2, r0
 8007efa:	d095      	beq.n	8007e28 <_strtod_l+0xa8>
 8007efc:	2500      	movs	r5, #0
 8007efe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007f00:	1c62      	adds	r2, r4, #1
 8007f02:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f04:	7862      	ldrb	r2, [r4, #1]
 8007f06:	2a2b      	cmp	r2, #43	@ 0x2b
 8007f08:	d077      	beq.n	8007ffa <_strtod_l+0x27a>
 8007f0a:	2a2d      	cmp	r2, #45	@ 0x2d
 8007f0c:	d07b      	beq.n	8008006 <_strtod_l+0x286>
 8007f0e:	f04f 0c00 	mov.w	ip, #0
 8007f12:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007f16:	2909      	cmp	r1, #9
 8007f18:	f240 8082 	bls.w	8008020 <_strtod_l+0x2a0>
 8007f1c:	9419      	str	r4, [sp, #100]	@ 0x64
 8007f1e:	f04f 0800 	mov.w	r8, #0
 8007f22:	e0a2      	b.n	800806a <_strtod_l+0x2ea>
 8007f24:	2300      	movs	r3, #0
 8007f26:	e7c7      	b.n	8007eb8 <_strtod_l+0x138>
 8007f28:	2f08      	cmp	r7, #8
 8007f2a:	bfd5      	itete	le
 8007f2c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007f2e:	9908      	ldrgt	r1, [sp, #32]
 8007f30:	fb02 3301 	mlale	r3, r2, r1, r3
 8007f34:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007f38:	f100 0001 	add.w	r0, r0, #1
 8007f3c:	bfd4      	ite	le
 8007f3e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007f40:	9308      	strgt	r3, [sp, #32]
 8007f42:	3701      	adds	r7, #1
 8007f44:	9019      	str	r0, [sp, #100]	@ 0x64
 8007f46:	e7bf      	b.n	8007ec8 <_strtod_l+0x148>
 8007f48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f4a:	1c5a      	adds	r2, r3, #1
 8007f4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f4e:	785a      	ldrb	r2, [r3, #1]
 8007f50:	b37f      	cbz	r7, 8007fb2 <_strtod_l+0x232>
 8007f52:	4681      	mov	r9, r0
 8007f54:	463d      	mov	r5, r7
 8007f56:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007f5a:	2b09      	cmp	r3, #9
 8007f5c:	d912      	bls.n	8007f84 <_strtod_l+0x204>
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e7c4      	b.n	8007eec <_strtod_l+0x16c>
 8007f62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f64:	1c5a      	adds	r2, r3, #1
 8007f66:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f68:	785a      	ldrb	r2, [r3, #1]
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	2a30      	cmp	r2, #48	@ 0x30
 8007f6e:	d0f8      	beq.n	8007f62 <_strtod_l+0x1e2>
 8007f70:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007f74:	2b08      	cmp	r3, #8
 8007f76:	f200 84d3 	bhi.w	8008920 <_strtod_l+0xba0>
 8007f7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f7c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f7e:	4681      	mov	r9, r0
 8007f80:	2000      	movs	r0, #0
 8007f82:	4605      	mov	r5, r0
 8007f84:	3a30      	subs	r2, #48	@ 0x30
 8007f86:	f100 0301 	add.w	r3, r0, #1
 8007f8a:	d02a      	beq.n	8007fe2 <_strtod_l+0x262>
 8007f8c:	4499      	add	r9, r3
 8007f8e:	eb00 0c05 	add.w	ip, r0, r5
 8007f92:	462b      	mov	r3, r5
 8007f94:	210a      	movs	r1, #10
 8007f96:	4563      	cmp	r3, ip
 8007f98:	d10d      	bne.n	8007fb6 <_strtod_l+0x236>
 8007f9a:	1c69      	adds	r1, r5, #1
 8007f9c:	4401      	add	r1, r0
 8007f9e:	4428      	add	r0, r5
 8007fa0:	2808      	cmp	r0, #8
 8007fa2:	dc16      	bgt.n	8007fd2 <_strtod_l+0x252>
 8007fa4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007fa6:	230a      	movs	r3, #10
 8007fa8:	fb03 2300 	mla	r3, r3, r0, r2
 8007fac:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e018      	b.n	8007fe4 <_strtod_l+0x264>
 8007fb2:	4638      	mov	r0, r7
 8007fb4:	e7da      	b.n	8007f6c <_strtod_l+0x1ec>
 8007fb6:	2b08      	cmp	r3, #8
 8007fb8:	f103 0301 	add.w	r3, r3, #1
 8007fbc:	dc03      	bgt.n	8007fc6 <_strtod_l+0x246>
 8007fbe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007fc0:	434e      	muls	r6, r1
 8007fc2:	960a      	str	r6, [sp, #40]	@ 0x28
 8007fc4:	e7e7      	b.n	8007f96 <_strtod_l+0x216>
 8007fc6:	2b10      	cmp	r3, #16
 8007fc8:	bfde      	ittt	le
 8007fca:	9e08      	ldrle	r6, [sp, #32]
 8007fcc:	434e      	mulle	r6, r1
 8007fce:	9608      	strle	r6, [sp, #32]
 8007fd0:	e7e1      	b.n	8007f96 <_strtod_l+0x216>
 8007fd2:	280f      	cmp	r0, #15
 8007fd4:	dceb      	bgt.n	8007fae <_strtod_l+0x22e>
 8007fd6:	9808      	ldr	r0, [sp, #32]
 8007fd8:	230a      	movs	r3, #10
 8007fda:	fb03 2300 	mla	r3, r3, r0, r2
 8007fde:	9308      	str	r3, [sp, #32]
 8007fe0:	e7e5      	b.n	8007fae <_strtod_l+0x22e>
 8007fe2:	4629      	mov	r1, r5
 8007fe4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007fe6:	1c50      	adds	r0, r2, #1
 8007fe8:	9019      	str	r0, [sp, #100]	@ 0x64
 8007fea:	7852      	ldrb	r2, [r2, #1]
 8007fec:	4618      	mov	r0, r3
 8007fee:	460d      	mov	r5, r1
 8007ff0:	e7b1      	b.n	8007f56 <_strtod_l+0x1d6>
 8007ff2:	f04f 0900 	mov.w	r9, #0
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e77d      	b.n	8007ef6 <_strtod_l+0x176>
 8007ffa:	f04f 0c00 	mov.w	ip, #0
 8007ffe:	1ca2      	adds	r2, r4, #2
 8008000:	9219      	str	r2, [sp, #100]	@ 0x64
 8008002:	78a2      	ldrb	r2, [r4, #2]
 8008004:	e785      	b.n	8007f12 <_strtod_l+0x192>
 8008006:	f04f 0c01 	mov.w	ip, #1
 800800a:	e7f8      	b.n	8007ffe <_strtod_l+0x27e>
 800800c:	0800c294 	.word	0x0800c294
 8008010:	0800c27b 	.word	0x0800c27b
 8008014:	7ff00000 	.word	0x7ff00000
 8008018:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800801a:	1c51      	adds	r1, r2, #1
 800801c:	9119      	str	r1, [sp, #100]	@ 0x64
 800801e:	7852      	ldrb	r2, [r2, #1]
 8008020:	2a30      	cmp	r2, #48	@ 0x30
 8008022:	d0f9      	beq.n	8008018 <_strtod_l+0x298>
 8008024:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008028:	2908      	cmp	r1, #8
 800802a:	f63f af78 	bhi.w	8007f1e <_strtod_l+0x19e>
 800802e:	3a30      	subs	r2, #48	@ 0x30
 8008030:	920e      	str	r2, [sp, #56]	@ 0x38
 8008032:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008034:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008036:	f04f 080a 	mov.w	r8, #10
 800803a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800803c:	1c56      	adds	r6, r2, #1
 800803e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008040:	7852      	ldrb	r2, [r2, #1]
 8008042:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008046:	f1be 0f09 	cmp.w	lr, #9
 800804a:	d939      	bls.n	80080c0 <_strtod_l+0x340>
 800804c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800804e:	1a76      	subs	r6, r6, r1
 8008050:	2e08      	cmp	r6, #8
 8008052:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008056:	dc03      	bgt.n	8008060 <_strtod_l+0x2e0>
 8008058:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800805a:	4588      	cmp	r8, r1
 800805c:	bfa8      	it	ge
 800805e:	4688      	movge	r8, r1
 8008060:	f1bc 0f00 	cmp.w	ip, #0
 8008064:	d001      	beq.n	800806a <_strtod_l+0x2ea>
 8008066:	f1c8 0800 	rsb	r8, r8, #0
 800806a:	2d00      	cmp	r5, #0
 800806c:	d14e      	bne.n	800810c <_strtod_l+0x38c>
 800806e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008070:	4308      	orrs	r0, r1
 8008072:	f47f aebe 	bne.w	8007df2 <_strtod_l+0x72>
 8008076:	2b00      	cmp	r3, #0
 8008078:	f47f aed6 	bne.w	8007e28 <_strtod_l+0xa8>
 800807c:	2a69      	cmp	r2, #105	@ 0x69
 800807e:	d028      	beq.n	80080d2 <_strtod_l+0x352>
 8008080:	dc25      	bgt.n	80080ce <_strtod_l+0x34e>
 8008082:	2a49      	cmp	r2, #73	@ 0x49
 8008084:	d025      	beq.n	80080d2 <_strtod_l+0x352>
 8008086:	2a4e      	cmp	r2, #78	@ 0x4e
 8008088:	f47f aece 	bne.w	8007e28 <_strtod_l+0xa8>
 800808c:	499b      	ldr	r1, [pc, #620]	@ (80082fc <_strtod_l+0x57c>)
 800808e:	a819      	add	r0, sp, #100	@ 0x64
 8008090:	f001 ff3a 	bl	8009f08 <__match>
 8008094:	2800      	cmp	r0, #0
 8008096:	f43f aec7 	beq.w	8007e28 <_strtod_l+0xa8>
 800809a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b28      	cmp	r3, #40	@ 0x28
 80080a0:	d12e      	bne.n	8008100 <_strtod_l+0x380>
 80080a2:	4997      	ldr	r1, [pc, #604]	@ (8008300 <_strtod_l+0x580>)
 80080a4:	aa1c      	add	r2, sp, #112	@ 0x70
 80080a6:	a819      	add	r0, sp, #100	@ 0x64
 80080a8:	f001 ff42 	bl	8009f30 <__hexnan>
 80080ac:	2805      	cmp	r0, #5
 80080ae:	d127      	bne.n	8008100 <_strtod_l+0x380>
 80080b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80080b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80080ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80080be:	e698      	b.n	8007df2 <_strtod_l+0x72>
 80080c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80080c2:	fb08 2101 	mla	r1, r8, r1, r2
 80080c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80080ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80080cc:	e7b5      	b.n	800803a <_strtod_l+0x2ba>
 80080ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80080d0:	e7da      	b.n	8008088 <_strtod_l+0x308>
 80080d2:	498c      	ldr	r1, [pc, #560]	@ (8008304 <_strtod_l+0x584>)
 80080d4:	a819      	add	r0, sp, #100	@ 0x64
 80080d6:	f001 ff17 	bl	8009f08 <__match>
 80080da:	2800      	cmp	r0, #0
 80080dc:	f43f aea4 	beq.w	8007e28 <_strtod_l+0xa8>
 80080e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080e2:	4989      	ldr	r1, [pc, #548]	@ (8008308 <_strtod_l+0x588>)
 80080e4:	3b01      	subs	r3, #1
 80080e6:	a819      	add	r0, sp, #100	@ 0x64
 80080e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80080ea:	f001 ff0d 	bl	8009f08 <__match>
 80080ee:	b910      	cbnz	r0, 80080f6 <_strtod_l+0x376>
 80080f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080f2:	3301      	adds	r3, #1
 80080f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80080f6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008318 <_strtod_l+0x598>
 80080fa:	f04f 0a00 	mov.w	sl, #0
 80080fe:	e678      	b.n	8007df2 <_strtod_l+0x72>
 8008100:	4882      	ldr	r0, [pc, #520]	@ (800830c <_strtod_l+0x58c>)
 8008102:	f000 fdd1 	bl	8008ca8 <nan>
 8008106:	ec5b ab10 	vmov	sl, fp, d0
 800810a:	e672      	b.n	8007df2 <_strtod_l+0x72>
 800810c:	eba8 0309 	sub.w	r3, r8, r9
 8008110:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008112:	9309      	str	r3, [sp, #36]	@ 0x24
 8008114:	2f00      	cmp	r7, #0
 8008116:	bf08      	it	eq
 8008118:	462f      	moveq	r7, r5
 800811a:	2d10      	cmp	r5, #16
 800811c:	462c      	mov	r4, r5
 800811e:	bfa8      	it	ge
 8008120:	2410      	movge	r4, #16
 8008122:	f7f8 fa17 	bl	8000554 <__aeabi_ui2d>
 8008126:	2d09      	cmp	r5, #9
 8008128:	4682      	mov	sl, r0
 800812a:	468b      	mov	fp, r1
 800812c:	dc13      	bgt.n	8008156 <_strtod_l+0x3d6>
 800812e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008130:	2b00      	cmp	r3, #0
 8008132:	f43f ae5e 	beq.w	8007df2 <_strtod_l+0x72>
 8008136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008138:	dd78      	ble.n	800822c <_strtod_l+0x4ac>
 800813a:	2b16      	cmp	r3, #22
 800813c:	dc5f      	bgt.n	80081fe <_strtod_l+0x47e>
 800813e:	4974      	ldr	r1, [pc, #464]	@ (8008310 <_strtod_l+0x590>)
 8008140:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008144:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008148:	4652      	mov	r2, sl
 800814a:	465b      	mov	r3, fp
 800814c:	f7f8 fa7c 	bl	8000648 <__aeabi_dmul>
 8008150:	4682      	mov	sl, r0
 8008152:	468b      	mov	fp, r1
 8008154:	e64d      	b.n	8007df2 <_strtod_l+0x72>
 8008156:	4b6e      	ldr	r3, [pc, #440]	@ (8008310 <_strtod_l+0x590>)
 8008158:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800815c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008160:	f7f8 fa72 	bl	8000648 <__aeabi_dmul>
 8008164:	4682      	mov	sl, r0
 8008166:	9808      	ldr	r0, [sp, #32]
 8008168:	468b      	mov	fp, r1
 800816a:	f7f8 f9f3 	bl	8000554 <__aeabi_ui2d>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4650      	mov	r0, sl
 8008174:	4659      	mov	r1, fp
 8008176:	f7f8 f8b1 	bl	80002dc <__adddf3>
 800817a:	2d0f      	cmp	r5, #15
 800817c:	4682      	mov	sl, r0
 800817e:	468b      	mov	fp, r1
 8008180:	ddd5      	ble.n	800812e <_strtod_l+0x3ae>
 8008182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008184:	1b2c      	subs	r4, r5, r4
 8008186:	441c      	add	r4, r3
 8008188:	2c00      	cmp	r4, #0
 800818a:	f340 8096 	ble.w	80082ba <_strtod_l+0x53a>
 800818e:	f014 030f 	ands.w	r3, r4, #15
 8008192:	d00a      	beq.n	80081aa <_strtod_l+0x42a>
 8008194:	495e      	ldr	r1, [pc, #376]	@ (8008310 <_strtod_l+0x590>)
 8008196:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800819a:	4652      	mov	r2, sl
 800819c:	465b      	mov	r3, fp
 800819e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081a2:	f7f8 fa51 	bl	8000648 <__aeabi_dmul>
 80081a6:	4682      	mov	sl, r0
 80081a8:	468b      	mov	fp, r1
 80081aa:	f034 040f 	bics.w	r4, r4, #15
 80081ae:	d073      	beq.n	8008298 <_strtod_l+0x518>
 80081b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80081b4:	dd48      	ble.n	8008248 <_strtod_l+0x4c8>
 80081b6:	2400      	movs	r4, #0
 80081b8:	46a0      	mov	r8, r4
 80081ba:	940a      	str	r4, [sp, #40]	@ 0x28
 80081bc:	46a1      	mov	r9, r4
 80081be:	9a05      	ldr	r2, [sp, #20]
 80081c0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008318 <_strtod_l+0x598>
 80081c4:	2322      	movs	r3, #34	@ 0x22
 80081c6:	6013      	str	r3, [r2, #0]
 80081c8:	f04f 0a00 	mov.w	sl, #0
 80081cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f43f ae0f 	beq.w	8007df2 <_strtod_l+0x72>
 80081d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80081d6:	9805      	ldr	r0, [sp, #20]
 80081d8:	f002 fee6 	bl	800afa8 <_Bfree>
 80081dc:	9805      	ldr	r0, [sp, #20]
 80081de:	4649      	mov	r1, r9
 80081e0:	f002 fee2 	bl	800afa8 <_Bfree>
 80081e4:	9805      	ldr	r0, [sp, #20]
 80081e6:	4641      	mov	r1, r8
 80081e8:	f002 fede 	bl	800afa8 <_Bfree>
 80081ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80081ee:	9805      	ldr	r0, [sp, #20]
 80081f0:	f002 feda 	bl	800afa8 <_Bfree>
 80081f4:	9805      	ldr	r0, [sp, #20]
 80081f6:	4621      	mov	r1, r4
 80081f8:	f002 fed6 	bl	800afa8 <_Bfree>
 80081fc:	e5f9      	b.n	8007df2 <_strtod_l+0x72>
 80081fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008200:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008204:	4293      	cmp	r3, r2
 8008206:	dbbc      	blt.n	8008182 <_strtod_l+0x402>
 8008208:	4c41      	ldr	r4, [pc, #260]	@ (8008310 <_strtod_l+0x590>)
 800820a:	f1c5 050f 	rsb	r5, r5, #15
 800820e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008212:	4652      	mov	r2, sl
 8008214:	465b      	mov	r3, fp
 8008216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800821a:	f7f8 fa15 	bl	8000648 <__aeabi_dmul>
 800821e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008220:	1b5d      	subs	r5, r3, r5
 8008222:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008226:	e9d4 2300 	ldrd	r2, r3, [r4]
 800822a:	e78f      	b.n	800814c <_strtod_l+0x3cc>
 800822c:	3316      	adds	r3, #22
 800822e:	dba8      	blt.n	8008182 <_strtod_l+0x402>
 8008230:	4b37      	ldr	r3, [pc, #220]	@ (8008310 <_strtod_l+0x590>)
 8008232:	eba9 0808 	sub.w	r8, r9, r8
 8008236:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800823a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800823e:	4650      	mov	r0, sl
 8008240:	4659      	mov	r1, fp
 8008242:	f7f8 fb2b 	bl	800089c <__aeabi_ddiv>
 8008246:	e783      	b.n	8008150 <_strtod_l+0x3d0>
 8008248:	4b32      	ldr	r3, [pc, #200]	@ (8008314 <_strtod_l+0x594>)
 800824a:	9308      	str	r3, [sp, #32]
 800824c:	2300      	movs	r3, #0
 800824e:	1124      	asrs	r4, r4, #4
 8008250:	4650      	mov	r0, sl
 8008252:	4659      	mov	r1, fp
 8008254:	461e      	mov	r6, r3
 8008256:	2c01      	cmp	r4, #1
 8008258:	dc21      	bgt.n	800829e <_strtod_l+0x51e>
 800825a:	b10b      	cbz	r3, 8008260 <_strtod_l+0x4e0>
 800825c:	4682      	mov	sl, r0
 800825e:	468b      	mov	fp, r1
 8008260:	492c      	ldr	r1, [pc, #176]	@ (8008314 <_strtod_l+0x594>)
 8008262:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008266:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800826a:	4652      	mov	r2, sl
 800826c:	465b      	mov	r3, fp
 800826e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008272:	f7f8 f9e9 	bl	8000648 <__aeabi_dmul>
 8008276:	4b28      	ldr	r3, [pc, #160]	@ (8008318 <_strtod_l+0x598>)
 8008278:	460a      	mov	r2, r1
 800827a:	400b      	ands	r3, r1
 800827c:	4927      	ldr	r1, [pc, #156]	@ (800831c <_strtod_l+0x59c>)
 800827e:	428b      	cmp	r3, r1
 8008280:	4682      	mov	sl, r0
 8008282:	d898      	bhi.n	80081b6 <_strtod_l+0x436>
 8008284:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008288:	428b      	cmp	r3, r1
 800828a:	bf86      	itte	hi
 800828c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008320 <_strtod_l+0x5a0>
 8008290:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8008294:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008298:	2300      	movs	r3, #0
 800829a:	9308      	str	r3, [sp, #32]
 800829c:	e07a      	b.n	8008394 <_strtod_l+0x614>
 800829e:	07e2      	lsls	r2, r4, #31
 80082a0:	d505      	bpl.n	80082ae <_strtod_l+0x52e>
 80082a2:	9b08      	ldr	r3, [sp, #32]
 80082a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a8:	f7f8 f9ce 	bl	8000648 <__aeabi_dmul>
 80082ac:	2301      	movs	r3, #1
 80082ae:	9a08      	ldr	r2, [sp, #32]
 80082b0:	3208      	adds	r2, #8
 80082b2:	3601      	adds	r6, #1
 80082b4:	1064      	asrs	r4, r4, #1
 80082b6:	9208      	str	r2, [sp, #32]
 80082b8:	e7cd      	b.n	8008256 <_strtod_l+0x4d6>
 80082ba:	d0ed      	beq.n	8008298 <_strtod_l+0x518>
 80082bc:	4264      	negs	r4, r4
 80082be:	f014 020f 	ands.w	r2, r4, #15
 80082c2:	d00a      	beq.n	80082da <_strtod_l+0x55a>
 80082c4:	4b12      	ldr	r3, [pc, #72]	@ (8008310 <_strtod_l+0x590>)
 80082c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082ca:	4650      	mov	r0, sl
 80082cc:	4659      	mov	r1, fp
 80082ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d2:	f7f8 fae3 	bl	800089c <__aeabi_ddiv>
 80082d6:	4682      	mov	sl, r0
 80082d8:	468b      	mov	fp, r1
 80082da:	1124      	asrs	r4, r4, #4
 80082dc:	d0dc      	beq.n	8008298 <_strtod_l+0x518>
 80082de:	2c1f      	cmp	r4, #31
 80082e0:	dd20      	ble.n	8008324 <_strtod_l+0x5a4>
 80082e2:	2400      	movs	r4, #0
 80082e4:	46a0      	mov	r8, r4
 80082e6:	940a      	str	r4, [sp, #40]	@ 0x28
 80082e8:	46a1      	mov	r9, r4
 80082ea:	9a05      	ldr	r2, [sp, #20]
 80082ec:	2322      	movs	r3, #34	@ 0x22
 80082ee:	f04f 0a00 	mov.w	sl, #0
 80082f2:	f04f 0b00 	mov.w	fp, #0
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	e768      	b.n	80081cc <_strtod_l+0x44c>
 80082fa:	bf00      	nop
 80082fc:	0800c251 	.word	0x0800c251
 8008300:	0800c280 	.word	0x0800c280
 8008304:	0800c249 	.word	0x0800c249
 8008308:	0800c3dc 	.word	0x0800c3dc
 800830c:	0800c683 	.word	0x0800c683
 8008310:	0800c580 	.word	0x0800c580
 8008314:	0800c558 	.word	0x0800c558
 8008318:	7ff00000 	.word	0x7ff00000
 800831c:	7ca00000 	.word	0x7ca00000
 8008320:	7fefffff 	.word	0x7fefffff
 8008324:	f014 0310 	ands.w	r3, r4, #16
 8008328:	bf18      	it	ne
 800832a:	236a      	movne	r3, #106	@ 0x6a
 800832c:	4ea9      	ldr	r6, [pc, #676]	@ (80085d4 <_strtod_l+0x854>)
 800832e:	9308      	str	r3, [sp, #32]
 8008330:	4650      	mov	r0, sl
 8008332:	4659      	mov	r1, fp
 8008334:	2300      	movs	r3, #0
 8008336:	07e2      	lsls	r2, r4, #31
 8008338:	d504      	bpl.n	8008344 <_strtod_l+0x5c4>
 800833a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800833e:	f7f8 f983 	bl	8000648 <__aeabi_dmul>
 8008342:	2301      	movs	r3, #1
 8008344:	1064      	asrs	r4, r4, #1
 8008346:	f106 0608 	add.w	r6, r6, #8
 800834a:	d1f4      	bne.n	8008336 <_strtod_l+0x5b6>
 800834c:	b10b      	cbz	r3, 8008352 <_strtod_l+0x5d2>
 800834e:	4682      	mov	sl, r0
 8008350:	468b      	mov	fp, r1
 8008352:	9b08      	ldr	r3, [sp, #32]
 8008354:	b1b3      	cbz	r3, 8008384 <_strtod_l+0x604>
 8008356:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800835a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800835e:	2b00      	cmp	r3, #0
 8008360:	4659      	mov	r1, fp
 8008362:	dd0f      	ble.n	8008384 <_strtod_l+0x604>
 8008364:	2b1f      	cmp	r3, #31
 8008366:	dd55      	ble.n	8008414 <_strtod_l+0x694>
 8008368:	2b34      	cmp	r3, #52	@ 0x34
 800836a:	bfde      	ittt	le
 800836c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008370:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008374:	4093      	lslle	r3, r2
 8008376:	f04f 0a00 	mov.w	sl, #0
 800837a:	bfcc      	ite	gt
 800837c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008380:	ea03 0b01 	andle.w	fp, r3, r1
 8008384:	2200      	movs	r2, #0
 8008386:	2300      	movs	r3, #0
 8008388:	4650      	mov	r0, sl
 800838a:	4659      	mov	r1, fp
 800838c:	f7f8 fbc4 	bl	8000b18 <__aeabi_dcmpeq>
 8008390:	2800      	cmp	r0, #0
 8008392:	d1a6      	bne.n	80082e2 <_strtod_l+0x562>
 8008394:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008396:	9300      	str	r3, [sp, #0]
 8008398:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800839a:	9805      	ldr	r0, [sp, #20]
 800839c:	462b      	mov	r3, r5
 800839e:	463a      	mov	r2, r7
 80083a0:	f002 fe6a 	bl	800b078 <__s2b>
 80083a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80083a6:	2800      	cmp	r0, #0
 80083a8:	f43f af05 	beq.w	80081b6 <_strtod_l+0x436>
 80083ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083ae:	2a00      	cmp	r2, #0
 80083b0:	eba9 0308 	sub.w	r3, r9, r8
 80083b4:	bfa8      	it	ge
 80083b6:	2300      	movge	r3, #0
 80083b8:	9312      	str	r3, [sp, #72]	@ 0x48
 80083ba:	2400      	movs	r4, #0
 80083bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80083c0:	9316      	str	r3, [sp, #88]	@ 0x58
 80083c2:	46a0      	mov	r8, r4
 80083c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083c6:	9805      	ldr	r0, [sp, #20]
 80083c8:	6859      	ldr	r1, [r3, #4]
 80083ca:	f002 fdad 	bl	800af28 <_Balloc>
 80083ce:	4681      	mov	r9, r0
 80083d0:	2800      	cmp	r0, #0
 80083d2:	f43f aef4 	beq.w	80081be <_strtod_l+0x43e>
 80083d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083d8:	691a      	ldr	r2, [r3, #16]
 80083da:	3202      	adds	r2, #2
 80083dc:	f103 010c 	add.w	r1, r3, #12
 80083e0:	0092      	lsls	r2, r2, #2
 80083e2:	300c      	adds	r0, #12
 80083e4:	f000 fc51 	bl	8008c8a <memcpy>
 80083e8:	ec4b ab10 	vmov	d0, sl, fp
 80083ec:	9805      	ldr	r0, [sp, #20]
 80083ee:	aa1c      	add	r2, sp, #112	@ 0x70
 80083f0:	a91b      	add	r1, sp, #108	@ 0x6c
 80083f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80083f6:	f003 f97b 	bl	800b6f0 <__d2b>
 80083fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80083fc:	2800      	cmp	r0, #0
 80083fe:	f43f aede 	beq.w	80081be <_strtod_l+0x43e>
 8008402:	9805      	ldr	r0, [sp, #20]
 8008404:	2101      	movs	r1, #1
 8008406:	f002 fecd 	bl	800b1a4 <__i2b>
 800840a:	4680      	mov	r8, r0
 800840c:	b948      	cbnz	r0, 8008422 <_strtod_l+0x6a2>
 800840e:	f04f 0800 	mov.w	r8, #0
 8008412:	e6d4      	b.n	80081be <_strtod_l+0x43e>
 8008414:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008418:	fa02 f303 	lsl.w	r3, r2, r3
 800841c:	ea03 0a0a 	and.w	sl, r3, sl
 8008420:	e7b0      	b.n	8008384 <_strtod_l+0x604>
 8008422:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008424:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008426:	2d00      	cmp	r5, #0
 8008428:	bfab      	itete	ge
 800842a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800842c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800842e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008430:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008432:	bfac      	ite	ge
 8008434:	18ef      	addge	r7, r5, r3
 8008436:	1b5e      	sublt	r6, r3, r5
 8008438:	9b08      	ldr	r3, [sp, #32]
 800843a:	1aed      	subs	r5, r5, r3
 800843c:	4415      	add	r5, r2
 800843e:	4b66      	ldr	r3, [pc, #408]	@ (80085d8 <_strtod_l+0x858>)
 8008440:	3d01      	subs	r5, #1
 8008442:	429d      	cmp	r5, r3
 8008444:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008448:	da50      	bge.n	80084ec <_strtod_l+0x76c>
 800844a:	1b5b      	subs	r3, r3, r5
 800844c:	2b1f      	cmp	r3, #31
 800844e:	eba2 0203 	sub.w	r2, r2, r3
 8008452:	f04f 0101 	mov.w	r1, #1
 8008456:	dc3d      	bgt.n	80084d4 <_strtod_l+0x754>
 8008458:	fa01 f303 	lsl.w	r3, r1, r3
 800845c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800845e:	2300      	movs	r3, #0
 8008460:	9310      	str	r3, [sp, #64]	@ 0x40
 8008462:	18bd      	adds	r5, r7, r2
 8008464:	9b08      	ldr	r3, [sp, #32]
 8008466:	42af      	cmp	r7, r5
 8008468:	4416      	add	r6, r2
 800846a:	441e      	add	r6, r3
 800846c:	463b      	mov	r3, r7
 800846e:	bfa8      	it	ge
 8008470:	462b      	movge	r3, r5
 8008472:	42b3      	cmp	r3, r6
 8008474:	bfa8      	it	ge
 8008476:	4633      	movge	r3, r6
 8008478:	2b00      	cmp	r3, #0
 800847a:	bfc2      	ittt	gt
 800847c:	1aed      	subgt	r5, r5, r3
 800847e:	1af6      	subgt	r6, r6, r3
 8008480:	1aff      	subgt	r7, r7, r3
 8008482:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008484:	2b00      	cmp	r3, #0
 8008486:	dd16      	ble.n	80084b6 <_strtod_l+0x736>
 8008488:	4641      	mov	r1, r8
 800848a:	9805      	ldr	r0, [sp, #20]
 800848c:	461a      	mov	r2, r3
 800848e:	f002 ff49 	bl	800b324 <__pow5mult>
 8008492:	4680      	mov	r8, r0
 8008494:	2800      	cmp	r0, #0
 8008496:	d0ba      	beq.n	800840e <_strtod_l+0x68e>
 8008498:	4601      	mov	r1, r0
 800849a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800849c:	9805      	ldr	r0, [sp, #20]
 800849e:	f002 fe97 	bl	800b1d0 <__multiply>
 80084a2:	900e      	str	r0, [sp, #56]	@ 0x38
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f43f ae8a 	beq.w	80081be <_strtod_l+0x43e>
 80084aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084ac:	9805      	ldr	r0, [sp, #20]
 80084ae:	f002 fd7b 	bl	800afa8 <_Bfree>
 80084b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80084b6:	2d00      	cmp	r5, #0
 80084b8:	dc1d      	bgt.n	80084f6 <_strtod_l+0x776>
 80084ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084bc:	2b00      	cmp	r3, #0
 80084be:	dd23      	ble.n	8008508 <_strtod_l+0x788>
 80084c0:	4649      	mov	r1, r9
 80084c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80084c4:	9805      	ldr	r0, [sp, #20]
 80084c6:	f002 ff2d 	bl	800b324 <__pow5mult>
 80084ca:	4681      	mov	r9, r0
 80084cc:	b9e0      	cbnz	r0, 8008508 <_strtod_l+0x788>
 80084ce:	f04f 0900 	mov.w	r9, #0
 80084d2:	e674      	b.n	80081be <_strtod_l+0x43e>
 80084d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80084d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80084dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80084e0:	35e2      	adds	r5, #226	@ 0xe2
 80084e2:	fa01 f305 	lsl.w	r3, r1, r5
 80084e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80084e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80084ea:	e7ba      	b.n	8008462 <_strtod_l+0x6e2>
 80084ec:	2300      	movs	r3, #0
 80084ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80084f0:	2301      	movs	r3, #1
 80084f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084f4:	e7b5      	b.n	8008462 <_strtod_l+0x6e2>
 80084f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084f8:	9805      	ldr	r0, [sp, #20]
 80084fa:	462a      	mov	r2, r5
 80084fc:	f002 ff6c 	bl	800b3d8 <__lshift>
 8008500:	901a      	str	r0, [sp, #104]	@ 0x68
 8008502:	2800      	cmp	r0, #0
 8008504:	d1d9      	bne.n	80084ba <_strtod_l+0x73a>
 8008506:	e65a      	b.n	80081be <_strtod_l+0x43e>
 8008508:	2e00      	cmp	r6, #0
 800850a:	dd07      	ble.n	800851c <_strtod_l+0x79c>
 800850c:	4649      	mov	r1, r9
 800850e:	9805      	ldr	r0, [sp, #20]
 8008510:	4632      	mov	r2, r6
 8008512:	f002 ff61 	bl	800b3d8 <__lshift>
 8008516:	4681      	mov	r9, r0
 8008518:	2800      	cmp	r0, #0
 800851a:	d0d8      	beq.n	80084ce <_strtod_l+0x74e>
 800851c:	2f00      	cmp	r7, #0
 800851e:	dd08      	ble.n	8008532 <_strtod_l+0x7b2>
 8008520:	4641      	mov	r1, r8
 8008522:	9805      	ldr	r0, [sp, #20]
 8008524:	463a      	mov	r2, r7
 8008526:	f002 ff57 	bl	800b3d8 <__lshift>
 800852a:	4680      	mov	r8, r0
 800852c:	2800      	cmp	r0, #0
 800852e:	f43f ae46 	beq.w	80081be <_strtod_l+0x43e>
 8008532:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008534:	9805      	ldr	r0, [sp, #20]
 8008536:	464a      	mov	r2, r9
 8008538:	f002 ffd6 	bl	800b4e8 <__mdiff>
 800853c:	4604      	mov	r4, r0
 800853e:	2800      	cmp	r0, #0
 8008540:	f43f ae3d 	beq.w	80081be <_strtod_l+0x43e>
 8008544:	68c3      	ldr	r3, [r0, #12]
 8008546:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008548:	2300      	movs	r3, #0
 800854a:	60c3      	str	r3, [r0, #12]
 800854c:	4641      	mov	r1, r8
 800854e:	f002 ffaf 	bl	800b4b0 <__mcmp>
 8008552:	2800      	cmp	r0, #0
 8008554:	da46      	bge.n	80085e4 <_strtod_l+0x864>
 8008556:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008558:	ea53 030a 	orrs.w	r3, r3, sl
 800855c:	d16c      	bne.n	8008638 <_strtod_l+0x8b8>
 800855e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008562:	2b00      	cmp	r3, #0
 8008564:	d168      	bne.n	8008638 <_strtod_l+0x8b8>
 8008566:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800856a:	0d1b      	lsrs	r3, r3, #20
 800856c:	051b      	lsls	r3, r3, #20
 800856e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008572:	d961      	bls.n	8008638 <_strtod_l+0x8b8>
 8008574:	6963      	ldr	r3, [r4, #20]
 8008576:	b913      	cbnz	r3, 800857e <_strtod_l+0x7fe>
 8008578:	6923      	ldr	r3, [r4, #16]
 800857a:	2b01      	cmp	r3, #1
 800857c:	dd5c      	ble.n	8008638 <_strtod_l+0x8b8>
 800857e:	4621      	mov	r1, r4
 8008580:	2201      	movs	r2, #1
 8008582:	9805      	ldr	r0, [sp, #20]
 8008584:	f002 ff28 	bl	800b3d8 <__lshift>
 8008588:	4641      	mov	r1, r8
 800858a:	4604      	mov	r4, r0
 800858c:	f002 ff90 	bl	800b4b0 <__mcmp>
 8008590:	2800      	cmp	r0, #0
 8008592:	dd51      	ble.n	8008638 <_strtod_l+0x8b8>
 8008594:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008598:	9a08      	ldr	r2, [sp, #32]
 800859a:	0d1b      	lsrs	r3, r3, #20
 800859c:	051b      	lsls	r3, r3, #20
 800859e:	2a00      	cmp	r2, #0
 80085a0:	d06b      	beq.n	800867a <_strtod_l+0x8fa>
 80085a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80085a6:	d868      	bhi.n	800867a <_strtod_l+0x8fa>
 80085a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80085ac:	f67f ae9d 	bls.w	80082ea <_strtod_l+0x56a>
 80085b0:	4b0a      	ldr	r3, [pc, #40]	@ (80085dc <_strtod_l+0x85c>)
 80085b2:	4650      	mov	r0, sl
 80085b4:	4659      	mov	r1, fp
 80085b6:	2200      	movs	r2, #0
 80085b8:	f7f8 f846 	bl	8000648 <__aeabi_dmul>
 80085bc:	4b08      	ldr	r3, [pc, #32]	@ (80085e0 <_strtod_l+0x860>)
 80085be:	400b      	ands	r3, r1
 80085c0:	4682      	mov	sl, r0
 80085c2:	468b      	mov	fp, r1
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f47f ae05 	bne.w	80081d4 <_strtod_l+0x454>
 80085ca:	9a05      	ldr	r2, [sp, #20]
 80085cc:	2322      	movs	r3, #34	@ 0x22
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	e600      	b.n	80081d4 <_strtod_l+0x454>
 80085d2:	bf00      	nop
 80085d4:	0800c2a8 	.word	0x0800c2a8
 80085d8:	fffffc02 	.word	0xfffffc02
 80085dc:	39500000 	.word	0x39500000
 80085e0:	7ff00000 	.word	0x7ff00000
 80085e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80085e8:	d165      	bne.n	80086b6 <_strtod_l+0x936>
 80085ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085f0:	b35a      	cbz	r2, 800864a <_strtod_l+0x8ca>
 80085f2:	4a9f      	ldr	r2, [pc, #636]	@ (8008870 <_strtod_l+0xaf0>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d12b      	bne.n	8008650 <_strtod_l+0x8d0>
 80085f8:	9b08      	ldr	r3, [sp, #32]
 80085fa:	4651      	mov	r1, sl
 80085fc:	b303      	cbz	r3, 8008640 <_strtod_l+0x8c0>
 80085fe:	4b9d      	ldr	r3, [pc, #628]	@ (8008874 <_strtod_l+0xaf4>)
 8008600:	465a      	mov	r2, fp
 8008602:	4013      	ands	r3, r2
 8008604:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008608:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800860c:	d81b      	bhi.n	8008646 <_strtod_l+0x8c6>
 800860e:	0d1b      	lsrs	r3, r3, #20
 8008610:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008614:	fa02 f303 	lsl.w	r3, r2, r3
 8008618:	4299      	cmp	r1, r3
 800861a:	d119      	bne.n	8008650 <_strtod_l+0x8d0>
 800861c:	4b96      	ldr	r3, [pc, #600]	@ (8008878 <_strtod_l+0xaf8>)
 800861e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008620:	429a      	cmp	r2, r3
 8008622:	d102      	bne.n	800862a <_strtod_l+0x8aa>
 8008624:	3101      	adds	r1, #1
 8008626:	f43f adca 	beq.w	80081be <_strtod_l+0x43e>
 800862a:	4b92      	ldr	r3, [pc, #584]	@ (8008874 <_strtod_l+0xaf4>)
 800862c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800862e:	401a      	ands	r2, r3
 8008630:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008634:	f04f 0a00 	mov.w	sl, #0
 8008638:	9b08      	ldr	r3, [sp, #32]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1b8      	bne.n	80085b0 <_strtod_l+0x830>
 800863e:	e5c9      	b.n	80081d4 <_strtod_l+0x454>
 8008640:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008644:	e7e8      	b.n	8008618 <_strtod_l+0x898>
 8008646:	4613      	mov	r3, r2
 8008648:	e7e6      	b.n	8008618 <_strtod_l+0x898>
 800864a:	ea53 030a 	orrs.w	r3, r3, sl
 800864e:	d0a1      	beq.n	8008594 <_strtod_l+0x814>
 8008650:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008652:	b1db      	cbz	r3, 800868c <_strtod_l+0x90c>
 8008654:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008656:	4213      	tst	r3, r2
 8008658:	d0ee      	beq.n	8008638 <_strtod_l+0x8b8>
 800865a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800865c:	9a08      	ldr	r2, [sp, #32]
 800865e:	4650      	mov	r0, sl
 8008660:	4659      	mov	r1, fp
 8008662:	b1bb      	cbz	r3, 8008694 <_strtod_l+0x914>
 8008664:	f7ff fb6c 	bl	8007d40 <sulp>
 8008668:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800866c:	ec53 2b10 	vmov	r2, r3, d0
 8008670:	f7f7 fe34 	bl	80002dc <__adddf3>
 8008674:	4682      	mov	sl, r0
 8008676:	468b      	mov	fp, r1
 8008678:	e7de      	b.n	8008638 <_strtod_l+0x8b8>
 800867a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800867e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008682:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008686:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800868a:	e7d5      	b.n	8008638 <_strtod_l+0x8b8>
 800868c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800868e:	ea13 0f0a 	tst.w	r3, sl
 8008692:	e7e1      	b.n	8008658 <_strtod_l+0x8d8>
 8008694:	f7ff fb54 	bl	8007d40 <sulp>
 8008698:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800869c:	ec53 2b10 	vmov	r2, r3, d0
 80086a0:	f7f7 fe1a 	bl	80002d8 <__aeabi_dsub>
 80086a4:	2200      	movs	r2, #0
 80086a6:	2300      	movs	r3, #0
 80086a8:	4682      	mov	sl, r0
 80086aa:	468b      	mov	fp, r1
 80086ac:	f7f8 fa34 	bl	8000b18 <__aeabi_dcmpeq>
 80086b0:	2800      	cmp	r0, #0
 80086b2:	d0c1      	beq.n	8008638 <_strtod_l+0x8b8>
 80086b4:	e619      	b.n	80082ea <_strtod_l+0x56a>
 80086b6:	4641      	mov	r1, r8
 80086b8:	4620      	mov	r0, r4
 80086ba:	f003 f871 	bl	800b7a0 <__ratio>
 80086be:	ec57 6b10 	vmov	r6, r7, d0
 80086c2:	2200      	movs	r2, #0
 80086c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80086c8:	4630      	mov	r0, r6
 80086ca:	4639      	mov	r1, r7
 80086cc:	f7f8 fa38 	bl	8000b40 <__aeabi_dcmple>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d06f      	beq.n	80087b4 <_strtod_l+0xa34>
 80086d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d17a      	bne.n	80087d0 <_strtod_l+0xa50>
 80086da:	f1ba 0f00 	cmp.w	sl, #0
 80086de:	d158      	bne.n	8008792 <_strtod_l+0xa12>
 80086e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d15a      	bne.n	80087a0 <_strtod_l+0xa20>
 80086ea:	4b64      	ldr	r3, [pc, #400]	@ (800887c <_strtod_l+0xafc>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	4630      	mov	r0, r6
 80086f0:	4639      	mov	r1, r7
 80086f2:	f7f8 fa1b 	bl	8000b2c <__aeabi_dcmplt>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d159      	bne.n	80087ae <_strtod_l+0xa2e>
 80086fa:	4630      	mov	r0, r6
 80086fc:	4639      	mov	r1, r7
 80086fe:	4b60      	ldr	r3, [pc, #384]	@ (8008880 <_strtod_l+0xb00>)
 8008700:	2200      	movs	r2, #0
 8008702:	f7f7 ffa1 	bl	8000648 <__aeabi_dmul>
 8008706:	4606      	mov	r6, r0
 8008708:	460f      	mov	r7, r1
 800870a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800870e:	9606      	str	r6, [sp, #24]
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008716:	4d57      	ldr	r5, [pc, #348]	@ (8008874 <_strtod_l+0xaf4>)
 8008718:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800871c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800871e:	401d      	ands	r5, r3
 8008720:	4b58      	ldr	r3, [pc, #352]	@ (8008884 <_strtod_l+0xb04>)
 8008722:	429d      	cmp	r5, r3
 8008724:	f040 80b2 	bne.w	800888c <_strtod_l+0xb0c>
 8008728:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800872a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800872e:	ec4b ab10 	vmov	d0, sl, fp
 8008732:	f002 ff6d 	bl	800b610 <__ulp>
 8008736:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800873a:	ec51 0b10 	vmov	r0, r1, d0
 800873e:	f7f7 ff83 	bl	8000648 <__aeabi_dmul>
 8008742:	4652      	mov	r2, sl
 8008744:	465b      	mov	r3, fp
 8008746:	f7f7 fdc9 	bl	80002dc <__adddf3>
 800874a:	460b      	mov	r3, r1
 800874c:	4949      	ldr	r1, [pc, #292]	@ (8008874 <_strtod_l+0xaf4>)
 800874e:	4a4e      	ldr	r2, [pc, #312]	@ (8008888 <_strtod_l+0xb08>)
 8008750:	4019      	ands	r1, r3
 8008752:	4291      	cmp	r1, r2
 8008754:	4682      	mov	sl, r0
 8008756:	d942      	bls.n	80087de <_strtod_l+0xa5e>
 8008758:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800875a:	4b47      	ldr	r3, [pc, #284]	@ (8008878 <_strtod_l+0xaf8>)
 800875c:	429a      	cmp	r2, r3
 800875e:	d103      	bne.n	8008768 <_strtod_l+0x9e8>
 8008760:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008762:	3301      	adds	r3, #1
 8008764:	f43f ad2b 	beq.w	80081be <_strtod_l+0x43e>
 8008768:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008878 <_strtod_l+0xaf8>
 800876c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008770:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008772:	9805      	ldr	r0, [sp, #20]
 8008774:	f002 fc18 	bl	800afa8 <_Bfree>
 8008778:	9805      	ldr	r0, [sp, #20]
 800877a:	4649      	mov	r1, r9
 800877c:	f002 fc14 	bl	800afa8 <_Bfree>
 8008780:	9805      	ldr	r0, [sp, #20]
 8008782:	4641      	mov	r1, r8
 8008784:	f002 fc10 	bl	800afa8 <_Bfree>
 8008788:	9805      	ldr	r0, [sp, #20]
 800878a:	4621      	mov	r1, r4
 800878c:	f002 fc0c 	bl	800afa8 <_Bfree>
 8008790:	e618      	b.n	80083c4 <_strtod_l+0x644>
 8008792:	f1ba 0f01 	cmp.w	sl, #1
 8008796:	d103      	bne.n	80087a0 <_strtod_l+0xa20>
 8008798:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800879a:	2b00      	cmp	r3, #0
 800879c:	f43f ada5 	beq.w	80082ea <_strtod_l+0x56a>
 80087a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008850 <_strtod_l+0xad0>
 80087a4:	4f35      	ldr	r7, [pc, #212]	@ (800887c <_strtod_l+0xafc>)
 80087a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087aa:	2600      	movs	r6, #0
 80087ac:	e7b1      	b.n	8008712 <_strtod_l+0x992>
 80087ae:	4f34      	ldr	r7, [pc, #208]	@ (8008880 <_strtod_l+0xb00>)
 80087b0:	2600      	movs	r6, #0
 80087b2:	e7aa      	b.n	800870a <_strtod_l+0x98a>
 80087b4:	4b32      	ldr	r3, [pc, #200]	@ (8008880 <_strtod_l+0xb00>)
 80087b6:	4630      	mov	r0, r6
 80087b8:	4639      	mov	r1, r7
 80087ba:	2200      	movs	r2, #0
 80087bc:	f7f7 ff44 	bl	8000648 <__aeabi_dmul>
 80087c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087c2:	4606      	mov	r6, r0
 80087c4:	460f      	mov	r7, r1
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d09f      	beq.n	800870a <_strtod_l+0x98a>
 80087ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80087ce:	e7a0      	b.n	8008712 <_strtod_l+0x992>
 80087d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008858 <_strtod_l+0xad8>
 80087d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80087d8:	ec57 6b17 	vmov	r6, r7, d7
 80087dc:	e799      	b.n	8008712 <_strtod_l+0x992>
 80087de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80087e2:	9b08      	ldr	r3, [sp, #32]
 80087e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1c1      	bne.n	8008770 <_strtod_l+0x9f0>
 80087ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80087f0:	0d1b      	lsrs	r3, r3, #20
 80087f2:	051b      	lsls	r3, r3, #20
 80087f4:	429d      	cmp	r5, r3
 80087f6:	d1bb      	bne.n	8008770 <_strtod_l+0x9f0>
 80087f8:	4630      	mov	r0, r6
 80087fa:	4639      	mov	r1, r7
 80087fc:	f7f8 fa84 	bl	8000d08 <__aeabi_d2lz>
 8008800:	f7f7 fef4 	bl	80005ec <__aeabi_l2d>
 8008804:	4602      	mov	r2, r0
 8008806:	460b      	mov	r3, r1
 8008808:	4630      	mov	r0, r6
 800880a:	4639      	mov	r1, r7
 800880c:	f7f7 fd64 	bl	80002d8 <__aeabi_dsub>
 8008810:	460b      	mov	r3, r1
 8008812:	4602      	mov	r2, r0
 8008814:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008818:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800881c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800881e:	ea46 060a 	orr.w	r6, r6, sl
 8008822:	431e      	orrs	r6, r3
 8008824:	d06f      	beq.n	8008906 <_strtod_l+0xb86>
 8008826:	a30e      	add	r3, pc, #56	@ (adr r3, 8008860 <_strtod_l+0xae0>)
 8008828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800882c:	f7f8 f97e 	bl	8000b2c <__aeabi_dcmplt>
 8008830:	2800      	cmp	r0, #0
 8008832:	f47f accf 	bne.w	80081d4 <_strtod_l+0x454>
 8008836:	a30c      	add	r3, pc, #48	@ (adr r3, 8008868 <_strtod_l+0xae8>)
 8008838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008840:	f7f8 f992 	bl	8000b68 <__aeabi_dcmpgt>
 8008844:	2800      	cmp	r0, #0
 8008846:	d093      	beq.n	8008770 <_strtod_l+0x9f0>
 8008848:	e4c4      	b.n	80081d4 <_strtod_l+0x454>
 800884a:	bf00      	nop
 800884c:	f3af 8000 	nop.w
 8008850:	00000000 	.word	0x00000000
 8008854:	bff00000 	.word	0xbff00000
 8008858:	00000000 	.word	0x00000000
 800885c:	3ff00000 	.word	0x3ff00000
 8008860:	94a03595 	.word	0x94a03595
 8008864:	3fdfffff 	.word	0x3fdfffff
 8008868:	35afe535 	.word	0x35afe535
 800886c:	3fe00000 	.word	0x3fe00000
 8008870:	000fffff 	.word	0x000fffff
 8008874:	7ff00000 	.word	0x7ff00000
 8008878:	7fefffff 	.word	0x7fefffff
 800887c:	3ff00000 	.word	0x3ff00000
 8008880:	3fe00000 	.word	0x3fe00000
 8008884:	7fe00000 	.word	0x7fe00000
 8008888:	7c9fffff 	.word	0x7c9fffff
 800888c:	9b08      	ldr	r3, [sp, #32]
 800888e:	b323      	cbz	r3, 80088da <_strtod_l+0xb5a>
 8008890:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008894:	d821      	bhi.n	80088da <_strtod_l+0xb5a>
 8008896:	a328      	add	r3, pc, #160	@ (adr r3, 8008938 <_strtod_l+0xbb8>)
 8008898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889c:	4630      	mov	r0, r6
 800889e:	4639      	mov	r1, r7
 80088a0:	f7f8 f94e 	bl	8000b40 <__aeabi_dcmple>
 80088a4:	b1a0      	cbz	r0, 80088d0 <_strtod_l+0xb50>
 80088a6:	4639      	mov	r1, r7
 80088a8:	4630      	mov	r0, r6
 80088aa:	f7f8 f9a5 	bl	8000bf8 <__aeabi_d2uiz>
 80088ae:	2801      	cmp	r0, #1
 80088b0:	bf38      	it	cc
 80088b2:	2001      	movcc	r0, #1
 80088b4:	f7f7 fe4e 	bl	8000554 <__aeabi_ui2d>
 80088b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088ba:	4606      	mov	r6, r0
 80088bc:	460f      	mov	r7, r1
 80088be:	b9fb      	cbnz	r3, 8008900 <_strtod_l+0xb80>
 80088c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80088c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80088c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80088c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80088cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80088d6:	1b5b      	subs	r3, r3, r5
 80088d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80088da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80088de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80088e2:	f002 fe95 	bl	800b610 <__ulp>
 80088e6:	4650      	mov	r0, sl
 80088e8:	ec53 2b10 	vmov	r2, r3, d0
 80088ec:	4659      	mov	r1, fp
 80088ee:	f7f7 feab 	bl	8000648 <__aeabi_dmul>
 80088f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80088f6:	f7f7 fcf1 	bl	80002dc <__adddf3>
 80088fa:	4682      	mov	sl, r0
 80088fc:	468b      	mov	fp, r1
 80088fe:	e770      	b.n	80087e2 <_strtod_l+0xa62>
 8008900:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008904:	e7e0      	b.n	80088c8 <_strtod_l+0xb48>
 8008906:	a30e      	add	r3, pc, #56	@ (adr r3, 8008940 <_strtod_l+0xbc0>)
 8008908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890c:	f7f8 f90e 	bl	8000b2c <__aeabi_dcmplt>
 8008910:	e798      	b.n	8008844 <_strtod_l+0xac4>
 8008912:	2300      	movs	r3, #0
 8008914:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008916:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008918:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800891a:	6013      	str	r3, [r2, #0]
 800891c:	f7ff ba6d 	b.w	8007dfa <_strtod_l+0x7a>
 8008920:	2a65      	cmp	r2, #101	@ 0x65
 8008922:	f43f ab66 	beq.w	8007ff2 <_strtod_l+0x272>
 8008926:	2a45      	cmp	r2, #69	@ 0x45
 8008928:	f43f ab63 	beq.w	8007ff2 <_strtod_l+0x272>
 800892c:	2301      	movs	r3, #1
 800892e:	f7ff bb9e 	b.w	800806e <_strtod_l+0x2ee>
 8008932:	bf00      	nop
 8008934:	f3af 8000 	nop.w
 8008938:	ffc00000 	.word	0xffc00000
 800893c:	41dfffff 	.word	0x41dfffff
 8008940:	94a03595 	.word	0x94a03595
 8008944:	3fcfffff 	.word	0x3fcfffff

08008948 <_strtod_r>:
 8008948:	4b01      	ldr	r3, [pc, #4]	@ (8008950 <_strtod_r+0x8>)
 800894a:	f7ff ba19 	b.w	8007d80 <_strtod_l>
 800894e:	bf00      	nop
 8008950:	20000030 	.word	0x20000030

08008954 <_strtol_l.constprop.0>:
 8008954:	2b24      	cmp	r3, #36	@ 0x24
 8008956:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800895a:	4686      	mov	lr, r0
 800895c:	4690      	mov	r8, r2
 800895e:	d801      	bhi.n	8008964 <_strtol_l.constprop.0+0x10>
 8008960:	2b01      	cmp	r3, #1
 8008962:	d106      	bne.n	8008972 <_strtol_l.constprop.0+0x1e>
 8008964:	f000 f964 	bl	8008c30 <__errno>
 8008968:	2316      	movs	r3, #22
 800896a:	6003      	str	r3, [r0, #0]
 800896c:	2000      	movs	r0, #0
 800896e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008972:	4834      	ldr	r0, [pc, #208]	@ (8008a44 <_strtol_l.constprop.0+0xf0>)
 8008974:	460d      	mov	r5, r1
 8008976:	462a      	mov	r2, r5
 8008978:	f815 4b01 	ldrb.w	r4, [r5], #1
 800897c:	5d06      	ldrb	r6, [r0, r4]
 800897e:	f016 0608 	ands.w	r6, r6, #8
 8008982:	d1f8      	bne.n	8008976 <_strtol_l.constprop.0+0x22>
 8008984:	2c2d      	cmp	r4, #45	@ 0x2d
 8008986:	d12d      	bne.n	80089e4 <_strtol_l.constprop.0+0x90>
 8008988:	782c      	ldrb	r4, [r5, #0]
 800898a:	2601      	movs	r6, #1
 800898c:	1c95      	adds	r5, r2, #2
 800898e:	f033 0210 	bics.w	r2, r3, #16
 8008992:	d109      	bne.n	80089a8 <_strtol_l.constprop.0+0x54>
 8008994:	2c30      	cmp	r4, #48	@ 0x30
 8008996:	d12a      	bne.n	80089ee <_strtol_l.constprop.0+0x9a>
 8008998:	782a      	ldrb	r2, [r5, #0]
 800899a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800899e:	2a58      	cmp	r2, #88	@ 0x58
 80089a0:	d125      	bne.n	80089ee <_strtol_l.constprop.0+0x9a>
 80089a2:	786c      	ldrb	r4, [r5, #1]
 80089a4:	2310      	movs	r3, #16
 80089a6:	3502      	adds	r5, #2
 80089a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80089ac:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80089b0:	2200      	movs	r2, #0
 80089b2:	fbbc f9f3 	udiv	r9, ip, r3
 80089b6:	4610      	mov	r0, r2
 80089b8:	fb03 ca19 	mls	sl, r3, r9, ip
 80089bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80089c0:	2f09      	cmp	r7, #9
 80089c2:	d81b      	bhi.n	80089fc <_strtol_l.constprop.0+0xa8>
 80089c4:	463c      	mov	r4, r7
 80089c6:	42a3      	cmp	r3, r4
 80089c8:	dd27      	ble.n	8008a1a <_strtol_l.constprop.0+0xc6>
 80089ca:	1c57      	adds	r7, r2, #1
 80089cc:	d007      	beq.n	80089de <_strtol_l.constprop.0+0x8a>
 80089ce:	4581      	cmp	r9, r0
 80089d0:	d320      	bcc.n	8008a14 <_strtol_l.constprop.0+0xc0>
 80089d2:	d101      	bne.n	80089d8 <_strtol_l.constprop.0+0x84>
 80089d4:	45a2      	cmp	sl, r4
 80089d6:	db1d      	blt.n	8008a14 <_strtol_l.constprop.0+0xc0>
 80089d8:	fb00 4003 	mla	r0, r0, r3, r4
 80089dc:	2201      	movs	r2, #1
 80089de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089e2:	e7eb      	b.n	80089bc <_strtol_l.constprop.0+0x68>
 80089e4:	2c2b      	cmp	r4, #43	@ 0x2b
 80089e6:	bf04      	itt	eq
 80089e8:	782c      	ldrbeq	r4, [r5, #0]
 80089ea:	1c95      	addeq	r5, r2, #2
 80089ec:	e7cf      	b.n	800898e <_strtol_l.constprop.0+0x3a>
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1da      	bne.n	80089a8 <_strtol_l.constprop.0+0x54>
 80089f2:	2c30      	cmp	r4, #48	@ 0x30
 80089f4:	bf0c      	ite	eq
 80089f6:	2308      	moveq	r3, #8
 80089f8:	230a      	movne	r3, #10
 80089fa:	e7d5      	b.n	80089a8 <_strtol_l.constprop.0+0x54>
 80089fc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008a00:	2f19      	cmp	r7, #25
 8008a02:	d801      	bhi.n	8008a08 <_strtol_l.constprop.0+0xb4>
 8008a04:	3c37      	subs	r4, #55	@ 0x37
 8008a06:	e7de      	b.n	80089c6 <_strtol_l.constprop.0+0x72>
 8008a08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008a0c:	2f19      	cmp	r7, #25
 8008a0e:	d804      	bhi.n	8008a1a <_strtol_l.constprop.0+0xc6>
 8008a10:	3c57      	subs	r4, #87	@ 0x57
 8008a12:	e7d8      	b.n	80089c6 <_strtol_l.constprop.0+0x72>
 8008a14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a18:	e7e1      	b.n	80089de <_strtol_l.constprop.0+0x8a>
 8008a1a:	1c53      	adds	r3, r2, #1
 8008a1c:	d108      	bne.n	8008a30 <_strtol_l.constprop.0+0xdc>
 8008a1e:	2322      	movs	r3, #34	@ 0x22
 8008a20:	f8ce 3000 	str.w	r3, [lr]
 8008a24:	4660      	mov	r0, ip
 8008a26:	f1b8 0f00 	cmp.w	r8, #0
 8008a2a:	d0a0      	beq.n	800896e <_strtol_l.constprop.0+0x1a>
 8008a2c:	1e69      	subs	r1, r5, #1
 8008a2e:	e006      	b.n	8008a3e <_strtol_l.constprop.0+0xea>
 8008a30:	b106      	cbz	r6, 8008a34 <_strtol_l.constprop.0+0xe0>
 8008a32:	4240      	negs	r0, r0
 8008a34:	f1b8 0f00 	cmp.w	r8, #0
 8008a38:	d099      	beq.n	800896e <_strtol_l.constprop.0+0x1a>
 8008a3a:	2a00      	cmp	r2, #0
 8008a3c:	d1f6      	bne.n	8008a2c <_strtol_l.constprop.0+0xd8>
 8008a3e:	f8c8 1000 	str.w	r1, [r8]
 8008a42:	e794      	b.n	800896e <_strtol_l.constprop.0+0x1a>
 8008a44:	0800c2d9 	.word	0x0800c2d9

08008a48 <_strtol_r>:
 8008a48:	f7ff bf84 	b.w	8008954 <_strtol_l.constprop.0>

08008a4c <_fwalk_sglue>:
 8008a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a50:	4607      	mov	r7, r0
 8008a52:	4688      	mov	r8, r1
 8008a54:	4614      	mov	r4, r2
 8008a56:	2600      	movs	r6, #0
 8008a58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a5c:	f1b9 0901 	subs.w	r9, r9, #1
 8008a60:	d505      	bpl.n	8008a6e <_fwalk_sglue+0x22>
 8008a62:	6824      	ldr	r4, [r4, #0]
 8008a64:	2c00      	cmp	r4, #0
 8008a66:	d1f7      	bne.n	8008a58 <_fwalk_sglue+0xc>
 8008a68:	4630      	mov	r0, r6
 8008a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a6e:	89ab      	ldrh	r3, [r5, #12]
 8008a70:	2b01      	cmp	r3, #1
 8008a72:	d907      	bls.n	8008a84 <_fwalk_sglue+0x38>
 8008a74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a78:	3301      	adds	r3, #1
 8008a7a:	d003      	beq.n	8008a84 <_fwalk_sglue+0x38>
 8008a7c:	4629      	mov	r1, r5
 8008a7e:	4638      	mov	r0, r7
 8008a80:	47c0      	blx	r8
 8008a82:	4306      	orrs	r6, r0
 8008a84:	3568      	adds	r5, #104	@ 0x68
 8008a86:	e7e9      	b.n	8008a5c <_fwalk_sglue+0x10>

08008a88 <iprintf>:
 8008a88:	b40f      	push	{r0, r1, r2, r3}
 8008a8a:	b507      	push	{r0, r1, r2, lr}
 8008a8c:	4906      	ldr	r1, [pc, #24]	@ (8008aa8 <iprintf+0x20>)
 8008a8e:	ab04      	add	r3, sp, #16
 8008a90:	6808      	ldr	r0, [r1, #0]
 8008a92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a96:	6881      	ldr	r1, [r0, #8]
 8008a98:	9301      	str	r3, [sp, #4]
 8008a9a:	f001 fe31 	bl	800a700 <_vfiprintf_r>
 8008a9e:	b003      	add	sp, #12
 8008aa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aa4:	b004      	add	sp, #16
 8008aa6:	4770      	bx	lr
 8008aa8:	2000019c 	.word	0x2000019c

08008aac <_puts_r>:
 8008aac:	6a03      	ldr	r3, [r0, #32]
 8008aae:	b570      	push	{r4, r5, r6, lr}
 8008ab0:	6884      	ldr	r4, [r0, #8]
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	460e      	mov	r6, r1
 8008ab6:	b90b      	cbnz	r3, 8008abc <_puts_r+0x10>
 8008ab8:	f7ff f92a 	bl	8007d10 <__sinit>
 8008abc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008abe:	07db      	lsls	r3, r3, #31
 8008ac0:	d405      	bmi.n	8008ace <_puts_r+0x22>
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	0598      	lsls	r0, r3, #22
 8008ac6:	d402      	bmi.n	8008ace <_puts_r+0x22>
 8008ac8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aca:	f000 f8dc 	bl	8008c86 <__retarget_lock_acquire_recursive>
 8008ace:	89a3      	ldrh	r3, [r4, #12]
 8008ad0:	0719      	lsls	r1, r3, #28
 8008ad2:	d502      	bpl.n	8008ada <_puts_r+0x2e>
 8008ad4:	6923      	ldr	r3, [r4, #16]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d135      	bne.n	8008b46 <_puts_r+0x9a>
 8008ada:	4621      	mov	r1, r4
 8008adc:	4628      	mov	r0, r5
 8008ade:	f002 ffeb 	bl	800bab8 <__swsetup_r>
 8008ae2:	b380      	cbz	r0, 8008b46 <_puts_r+0x9a>
 8008ae4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008ae8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008aea:	07da      	lsls	r2, r3, #31
 8008aec:	d405      	bmi.n	8008afa <_puts_r+0x4e>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	059b      	lsls	r3, r3, #22
 8008af2:	d402      	bmi.n	8008afa <_puts_r+0x4e>
 8008af4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008af6:	f000 f8c7 	bl	8008c88 <__retarget_lock_release_recursive>
 8008afa:	4628      	mov	r0, r5
 8008afc:	bd70      	pop	{r4, r5, r6, pc}
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	da04      	bge.n	8008b0c <_puts_r+0x60>
 8008b02:	69a2      	ldr	r2, [r4, #24]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	dc17      	bgt.n	8008b38 <_puts_r+0x8c>
 8008b08:	290a      	cmp	r1, #10
 8008b0a:	d015      	beq.n	8008b38 <_puts_r+0x8c>
 8008b0c:	6823      	ldr	r3, [r4, #0]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	6022      	str	r2, [r4, #0]
 8008b12:	7019      	strb	r1, [r3, #0]
 8008b14:	68a3      	ldr	r3, [r4, #8]
 8008b16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	60a3      	str	r3, [r4, #8]
 8008b1e:	2900      	cmp	r1, #0
 8008b20:	d1ed      	bne.n	8008afe <_puts_r+0x52>
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	da11      	bge.n	8008b4a <_puts_r+0x9e>
 8008b26:	4622      	mov	r2, r4
 8008b28:	210a      	movs	r1, #10
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	f002 ff86 	bl	800ba3c <__swbuf_r>
 8008b30:	3001      	adds	r0, #1
 8008b32:	d0d7      	beq.n	8008ae4 <_puts_r+0x38>
 8008b34:	250a      	movs	r5, #10
 8008b36:	e7d7      	b.n	8008ae8 <_puts_r+0x3c>
 8008b38:	4622      	mov	r2, r4
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	f002 ff7e 	bl	800ba3c <__swbuf_r>
 8008b40:	3001      	adds	r0, #1
 8008b42:	d1e7      	bne.n	8008b14 <_puts_r+0x68>
 8008b44:	e7ce      	b.n	8008ae4 <_puts_r+0x38>
 8008b46:	3e01      	subs	r6, #1
 8008b48:	e7e4      	b.n	8008b14 <_puts_r+0x68>
 8008b4a:	6823      	ldr	r3, [r4, #0]
 8008b4c:	1c5a      	adds	r2, r3, #1
 8008b4e:	6022      	str	r2, [r4, #0]
 8008b50:	220a      	movs	r2, #10
 8008b52:	701a      	strb	r2, [r3, #0]
 8008b54:	e7ee      	b.n	8008b34 <_puts_r+0x88>
	...

08008b58 <puts>:
 8008b58:	4b02      	ldr	r3, [pc, #8]	@ (8008b64 <puts+0xc>)
 8008b5a:	4601      	mov	r1, r0
 8008b5c:	6818      	ldr	r0, [r3, #0]
 8008b5e:	f7ff bfa5 	b.w	8008aac <_puts_r>
 8008b62:	bf00      	nop
 8008b64:	2000019c 	.word	0x2000019c

08008b68 <strncmp>:
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	b16a      	cbz	r2, 8008b88 <strncmp+0x20>
 8008b6c:	3901      	subs	r1, #1
 8008b6e:	1884      	adds	r4, r0, r2
 8008b70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b74:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d103      	bne.n	8008b84 <strncmp+0x1c>
 8008b7c:	42a0      	cmp	r0, r4
 8008b7e:	d001      	beq.n	8008b84 <strncmp+0x1c>
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	d1f5      	bne.n	8008b70 <strncmp+0x8>
 8008b84:	1ad0      	subs	r0, r2, r3
 8008b86:	bd10      	pop	{r4, pc}
 8008b88:	4610      	mov	r0, r2
 8008b8a:	e7fc      	b.n	8008b86 <strncmp+0x1e>

08008b8c <memset>:
 8008b8c:	4402      	add	r2, r0
 8008b8e:	4603      	mov	r3, r0
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d100      	bne.n	8008b96 <memset+0xa>
 8008b94:	4770      	bx	lr
 8008b96:	f803 1b01 	strb.w	r1, [r3], #1
 8008b9a:	e7f9      	b.n	8008b90 <memset+0x4>

08008b9c <_localeconv_r>:
 8008b9c:	4800      	ldr	r0, [pc, #0]	@ (8008ba0 <_localeconv_r+0x4>)
 8008b9e:	4770      	bx	lr
 8008ba0:	20000120 	.word	0x20000120

08008ba4 <_close_r>:
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	4d06      	ldr	r5, [pc, #24]	@ (8008bc0 <_close_r+0x1c>)
 8008ba8:	2300      	movs	r3, #0
 8008baa:	4604      	mov	r4, r0
 8008bac:	4608      	mov	r0, r1
 8008bae:	602b      	str	r3, [r5, #0]
 8008bb0:	f7fa f82f 	bl	8002c12 <_close>
 8008bb4:	1c43      	adds	r3, r0, #1
 8008bb6:	d102      	bne.n	8008bbe <_close_r+0x1a>
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	b103      	cbz	r3, 8008bbe <_close_r+0x1a>
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	bd38      	pop	{r3, r4, r5, pc}
 8008bc0:	20000788 	.word	0x20000788

08008bc4 <_lseek_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4d07      	ldr	r5, [pc, #28]	@ (8008be4 <_lseek_r+0x20>)
 8008bc8:	4604      	mov	r4, r0
 8008bca:	4608      	mov	r0, r1
 8008bcc:	4611      	mov	r1, r2
 8008bce:	2200      	movs	r2, #0
 8008bd0:	602a      	str	r2, [r5, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	f7fa f844 	bl	8002c60 <_lseek>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_lseek_r+0x1e>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_lseek_r+0x1e>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	20000788 	.word	0x20000788

08008be8 <_read_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d07      	ldr	r5, [pc, #28]	@ (8008c08 <_read_r+0x20>)
 8008bec:	4604      	mov	r4, r0
 8008bee:	4608      	mov	r0, r1
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	602a      	str	r2, [r5, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f7f9 ffd2 	bl	8002ba0 <_read>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d102      	bne.n	8008c06 <_read_r+0x1e>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	b103      	cbz	r3, 8008c06 <_read_r+0x1e>
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	20000788 	.word	0x20000788

08008c0c <_write_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	4d07      	ldr	r5, [pc, #28]	@ (8008c2c <_write_r+0x20>)
 8008c10:	4604      	mov	r4, r0
 8008c12:	4608      	mov	r0, r1
 8008c14:	4611      	mov	r1, r2
 8008c16:	2200      	movs	r2, #0
 8008c18:	602a      	str	r2, [r5, #0]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	f7f9 ffdd 	bl	8002bda <_write>
 8008c20:	1c43      	adds	r3, r0, #1
 8008c22:	d102      	bne.n	8008c2a <_write_r+0x1e>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	b103      	cbz	r3, 8008c2a <_write_r+0x1e>
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	bd38      	pop	{r3, r4, r5, pc}
 8008c2c:	20000788 	.word	0x20000788

08008c30 <__errno>:
 8008c30:	4b01      	ldr	r3, [pc, #4]	@ (8008c38 <__errno+0x8>)
 8008c32:	6818      	ldr	r0, [r3, #0]
 8008c34:	4770      	bx	lr
 8008c36:	bf00      	nop
 8008c38:	2000019c 	.word	0x2000019c

08008c3c <__libc_init_array>:
 8008c3c:	b570      	push	{r4, r5, r6, lr}
 8008c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8008c74 <__libc_init_array+0x38>)
 8008c40:	4c0d      	ldr	r4, [pc, #52]	@ (8008c78 <__libc_init_array+0x3c>)
 8008c42:	1b64      	subs	r4, r4, r5
 8008c44:	10a4      	asrs	r4, r4, #2
 8008c46:	2600      	movs	r6, #0
 8008c48:	42a6      	cmp	r6, r4
 8008c4a:	d109      	bne.n	8008c60 <__libc_init_array+0x24>
 8008c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8008c7c <__libc_init_array+0x40>)
 8008c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8008c80 <__libc_init_array+0x44>)
 8008c50:	f003 f9d4 	bl	800bffc <_init>
 8008c54:	1b64      	subs	r4, r4, r5
 8008c56:	10a4      	asrs	r4, r4, #2
 8008c58:	2600      	movs	r6, #0
 8008c5a:	42a6      	cmp	r6, r4
 8008c5c:	d105      	bne.n	8008c6a <__libc_init_array+0x2e>
 8008c5e:	bd70      	pop	{r4, r5, r6, pc}
 8008c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c64:	4798      	blx	r3
 8008c66:	3601      	adds	r6, #1
 8008c68:	e7ee      	b.n	8008c48 <__libc_init_array+0xc>
 8008c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c6e:	4798      	blx	r3
 8008c70:	3601      	adds	r6, #1
 8008c72:	e7f2      	b.n	8008c5a <__libc_init_array+0x1e>
 8008c74:	0800c694 	.word	0x0800c694
 8008c78:	0800c694 	.word	0x0800c694
 8008c7c:	0800c694 	.word	0x0800c694
 8008c80:	0800c698 	.word	0x0800c698

08008c84 <__retarget_lock_init_recursive>:
 8008c84:	4770      	bx	lr

08008c86 <__retarget_lock_acquire_recursive>:
 8008c86:	4770      	bx	lr

08008c88 <__retarget_lock_release_recursive>:
 8008c88:	4770      	bx	lr

08008c8a <memcpy>:
 8008c8a:	440a      	add	r2, r1
 8008c8c:	4291      	cmp	r1, r2
 8008c8e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008c92:	d100      	bne.n	8008c96 <memcpy+0xc>
 8008c94:	4770      	bx	lr
 8008c96:	b510      	push	{r4, lr}
 8008c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ca0:	4291      	cmp	r1, r2
 8008ca2:	d1f9      	bne.n	8008c98 <memcpy+0xe>
 8008ca4:	bd10      	pop	{r4, pc}
	...

08008ca8 <nan>:
 8008ca8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008cb0 <nan+0x8>
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	00000000 	.word	0x00000000
 8008cb4:	7ff80000 	.word	0x7ff80000

08008cb8 <nanf>:
 8008cb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008cc0 <nanf+0x8>
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	7fc00000 	.word	0x7fc00000

08008cc4 <quorem>:
 8008cc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	6903      	ldr	r3, [r0, #16]
 8008cca:	690c      	ldr	r4, [r1, #16]
 8008ccc:	42a3      	cmp	r3, r4
 8008cce:	4607      	mov	r7, r0
 8008cd0:	db7e      	blt.n	8008dd0 <quorem+0x10c>
 8008cd2:	3c01      	subs	r4, #1
 8008cd4:	f101 0814 	add.w	r8, r1, #20
 8008cd8:	00a3      	lsls	r3, r4, #2
 8008cda:	f100 0514 	add.w	r5, r0, #20
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ce4:	9301      	str	r3, [sp, #4]
 8008ce6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008cea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cf6:	fbb2 f6f3 	udiv	r6, r2, r3
 8008cfa:	d32e      	bcc.n	8008d5a <quorem+0x96>
 8008cfc:	f04f 0a00 	mov.w	sl, #0
 8008d00:	46c4      	mov	ip, r8
 8008d02:	46ae      	mov	lr, r5
 8008d04:	46d3      	mov	fp, sl
 8008d06:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d0a:	b298      	uxth	r0, r3
 8008d0c:	fb06 a000 	mla	r0, r6, r0, sl
 8008d10:	0c02      	lsrs	r2, r0, #16
 8008d12:	0c1b      	lsrs	r3, r3, #16
 8008d14:	fb06 2303 	mla	r3, r6, r3, r2
 8008d18:	f8de 2000 	ldr.w	r2, [lr]
 8008d1c:	b280      	uxth	r0, r0
 8008d1e:	b292      	uxth	r2, r2
 8008d20:	1a12      	subs	r2, r2, r0
 8008d22:	445a      	add	r2, fp
 8008d24:	f8de 0000 	ldr.w	r0, [lr]
 8008d28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d36:	b292      	uxth	r2, r2
 8008d38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d3c:	45e1      	cmp	r9, ip
 8008d3e:	f84e 2b04 	str.w	r2, [lr], #4
 8008d42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d46:	d2de      	bcs.n	8008d06 <quorem+0x42>
 8008d48:	9b00      	ldr	r3, [sp, #0]
 8008d4a:	58eb      	ldr	r3, [r5, r3]
 8008d4c:	b92b      	cbnz	r3, 8008d5a <quorem+0x96>
 8008d4e:	9b01      	ldr	r3, [sp, #4]
 8008d50:	3b04      	subs	r3, #4
 8008d52:	429d      	cmp	r5, r3
 8008d54:	461a      	mov	r2, r3
 8008d56:	d32f      	bcc.n	8008db8 <quorem+0xf4>
 8008d58:	613c      	str	r4, [r7, #16]
 8008d5a:	4638      	mov	r0, r7
 8008d5c:	f002 fba8 	bl	800b4b0 <__mcmp>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	db25      	blt.n	8008db0 <quorem+0xec>
 8008d64:	4629      	mov	r1, r5
 8008d66:	2000      	movs	r0, #0
 8008d68:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d6c:	f8d1 c000 	ldr.w	ip, [r1]
 8008d70:	fa1f fe82 	uxth.w	lr, r2
 8008d74:	fa1f f38c 	uxth.w	r3, ip
 8008d78:	eba3 030e 	sub.w	r3, r3, lr
 8008d7c:	4403      	add	r3, r0
 8008d7e:	0c12      	lsrs	r2, r2, #16
 8008d80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d8e:	45c1      	cmp	r9, r8
 8008d90:	f841 3b04 	str.w	r3, [r1], #4
 8008d94:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d98:	d2e6      	bcs.n	8008d68 <quorem+0xa4>
 8008d9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008da2:	b922      	cbnz	r2, 8008dae <quorem+0xea>
 8008da4:	3b04      	subs	r3, #4
 8008da6:	429d      	cmp	r5, r3
 8008da8:	461a      	mov	r2, r3
 8008daa:	d30b      	bcc.n	8008dc4 <quorem+0x100>
 8008dac:	613c      	str	r4, [r7, #16]
 8008dae:	3601      	adds	r6, #1
 8008db0:	4630      	mov	r0, r6
 8008db2:	b003      	add	sp, #12
 8008db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db8:	6812      	ldr	r2, [r2, #0]
 8008dba:	3b04      	subs	r3, #4
 8008dbc:	2a00      	cmp	r2, #0
 8008dbe:	d1cb      	bne.n	8008d58 <quorem+0x94>
 8008dc0:	3c01      	subs	r4, #1
 8008dc2:	e7c6      	b.n	8008d52 <quorem+0x8e>
 8008dc4:	6812      	ldr	r2, [r2, #0]
 8008dc6:	3b04      	subs	r3, #4
 8008dc8:	2a00      	cmp	r2, #0
 8008dca:	d1ef      	bne.n	8008dac <quorem+0xe8>
 8008dcc:	3c01      	subs	r4, #1
 8008dce:	e7ea      	b.n	8008da6 <quorem+0xe2>
 8008dd0:	2000      	movs	r0, #0
 8008dd2:	e7ee      	b.n	8008db2 <quorem+0xee>
 8008dd4:	0000      	movs	r0, r0
	...

08008dd8 <_dtoa_r>:
 8008dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ddc:	69c7      	ldr	r7, [r0, #28]
 8008dde:	b099      	sub	sp, #100	@ 0x64
 8008de0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008de4:	ec55 4b10 	vmov	r4, r5, d0
 8008de8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008dea:	9109      	str	r1, [sp, #36]	@ 0x24
 8008dec:	4683      	mov	fp, r0
 8008dee:	920e      	str	r2, [sp, #56]	@ 0x38
 8008df0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008df2:	b97f      	cbnz	r7, 8008e14 <_dtoa_r+0x3c>
 8008df4:	2010      	movs	r0, #16
 8008df6:	f001 fd9b 	bl	800a930 <malloc>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	f8cb 001c 	str.w	r0, [fp, #28]
 8008e00:	b920      	cbnz	r0, 8008e0c <_dtoa_r+0x34>
 8008e02:	4ba7      	ldr	r3, [pc, #668]	@ (80090a0 <_dtoa_r+0x2c8>)
 8008e04:	21ef      	movs	r1, #239	@ 0xef
 8008e06:	48a7      	ldr	r0, [pc, #668]	@ (80090a4 <_dtoa_r+0x2cc>)
 8008e08:	f002 ff68 	bl	800bcdc <__assert_func>
 8008e0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008e10:	6007      	str	r7, [r0, #0]
 8008e12:	60c7      	str	r7, [r0, #12]
 8008e14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008e18:	6819      	ldr	r1, [r3, #0]
 8008e1a:	b159      	cbz	r1, 8008e34 <_dtoa_r+0x5c>
 8008e1c:	685a      	ldr	r2, [r3, #4]
 8008e1e:	604a      	str	r2, [r1, #4]
 8008e20:	2301      	movs	r3, #1
 8008e22:	4093      	lsls	r3, r2
 8008e24:	608b      	str	r3, [r1, #8]
 8008e26:	4658      	mov	r0, fp
 8008e28:	f002 f8be 	bl	800afa8 <_Bfree>
 8008e2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008e30:	2200      	movs	r2, #0
 8008e32:	601a      	str	r2, [r3, #0]
 8008e34:	1e2b      	subs	r3, r5, #0
 8008e36:	bfb9      	ittee	lt
 8008e38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e3c:	9303      	strlt	r3, [sp, #12]
 8008e3e:	2300      	movge	r3, #0
 8008e40:	6033      	strge	r3, [r6, #0]
 8008e42:	9f03      	ldr	r7, [sp, #12]
 8008e44:	4b98      	ldr	r3, [pc, #608]	@ (80090a8 <_dtoa_r+0x2d0>)
 8008e46:	bfbc      	itt	lt
 8008e48:	2201      	movlt	r2, #1
 8008e4a:	6032      	strlt	r2, [r6, #0]
 8008e4c:	43bb      	bics	r3, r7
 8008e4e:	d112      	bne.n	8008e76 <_dtoa_r+0x9e>
 8008e50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e56:	6013      	str	r3, [r2, #0]
 8008e58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e5c:	4323      	orrs	r3, r4
 8008e5e:	f000 854d 	beq.w	80098fc <_dtoa_r+0xb24>
 8008e62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80090bc <_dtoa_r+0x2e4>
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 854f 	beq.w	800990c <_dtoa_r+0xb34>
 8008e6e:	f10a 0303 	add.w	r3, sl, #3
 8008e72:	f000 bd49 	b.w	8009908 <_dtoa_r+0xb30>
 8008e76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	ec51 0b17 	vmov	r0, r1, d7
 8008e80:	2300      	movs	r3, #0
 8008e82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008e86:	f7f7 fe47 	bl	8000b18 <__aeabi_dcmpeq>
 8008e8a:	4680      	mov	r8, r0
 8008e8c:	b158      	cbz	r0, 8008ea6 <_dtoa_r+0xce>
 8008e8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e90:	2301      	movs	r3, #1
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e96:	b113      	cbz	r3, 8008e9e <_dtoa_r+0xc6>
 8008e98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e9a:	4b84      	ldr	r3, [pc, #528]	@ (80090ac <_dtoa_r+0x2d4>)
 8008e9c:	6013      	str	r3, [r2, #0]
 8008e9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80090c0 <_dtoa_r+0x2e8>
 8008ea2:	f000 bd33 	b.w	800990c <_dtoa_r+0xb34>
 8008ea6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008eaa:	aa16      	add	r2, sp, #88	@ 0x58
 8008eac:	a917      	add	r1, sp, #92	@ 0x5c
 8008eae:	4658      	mov	r0, fp
 8008eb0:	f002 fc1e 	bl	800b6f0 <__d2b>
 8008eb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008eb8:	4681      	mov	r9, r0
 8008eba:	2e00      	cmp	r6, #0
 8008ebc:	d077      	beq.n	8008fae <_dtoa_r+0x1d6>
 8008ebe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ec0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ecc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008ed0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008ed4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ed8:	4619      	mov	r1, r3
 8008eda:	2200      	movs	r2, #0
 8008edc:	4b74      	ldr	r3, [pc, #464]	@ (80090b0 <_dtoa_r+0x2d8>)
 8008ede:	f7f7 f9fb 	bl	80002d8 <__aeabi_dsub>
 8008ee2:	a369      	add	r3, pc, #420	@ (adr r3, 8009088 <_dtoa_r+0x2b0>)
 8008ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee8:	f7f7 fbae 	bl	8000648 <__aeabi_dmul>
 8008eec:	a368      	add	r3, pc, #416	@ (adr r3, 8009090 <_dtoa_r+0x2b8>)
 8008eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef2:	f7f7 f9f3 	bl	80002dc <__adddf3>
 8008ef6:	4604      	mov	r4, r0
 8008ef8:	4630      	mov	r0, r6
 8008efa:	460d      	mov	r5, r1
 8008efc:	f7f7 fb3a 	bl	8000574 <__aeabi_i2d>
 8008f00:	a365      	add	r3, pc, #404	@ (adr r3, 8009098 <_dtoa_r+0x2c0>)
 8008f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f06:	f7f7 fb9f 	bl	8000648 <__aeabi_dmul>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	4620      	mov	r0, r4
 8008f10:	4629      	mov	r1, r5
 8008f12:	f7f7 f9e3 	bl	80002dc <__adddf3>
 8008f16:	4604      	mov	r4, r0
 8008f18:	460d      	mov	r5, r1
 8008f1a:	f7f7 fe45 	bl	8000ba8 <__aeabi_d2iz>
 8008f1e:	2200      	movs	r2, #0
 8008f20:	4607      	mov	r7, r0
 8008f22:	2300      	movs	r3, #0
 8008f24:	4620      	mov	r0, r4
 8008f26:	4629      	mov	r1, r5
 8008f28:	f7f7 fe00 	bl	8000b2c <__aeabi_dcmplt>
 8008f2c:	b140      	cbz	r0, 8008f40 <_dtoa_r+0x168>
 8008f2e:	4638      	mov	r0, r7
 8008f30:	f7f7 fb20 	bl	8000574 <__aeabi_i2d>
 8008f34:	4622      	mov	r2, r4
 8008f36:	462b      	mov	r3, r5
 8008f38:	f7f7 fdee 	bl	8000b18 <__aeabi_dcmpeq>
 8008f3c:	b900      	cbnz	r0, 8008f40 <_dtoa_r+0x168>
 8008f3e:	3f01      	subs	r7, #1
 8008f40:	2f16      	cmp	r7, #22
 8008f42:	d851      	bhi.n	8008fe8 <_dtoa_r+0x210>
 8008f44:	4b5b      	ldr	r3, [pc, #364]	@ (80090b4 <_dtoa_r+0x2dc>)
 8008f46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f52:	f7f7 fdeb 	bl	8000b2c <__aeabi_dcmplt>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d048      	beq.n	8008fec <_dtoa_r+0x214>
 8008f5a:	3f01      	subs	r7, #1
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f62:	1b9b      	subs	r3, r3, r6
 8008f64:	1e5a      	subs	r2, r3, #1
 8008f66:	bf44      	itt	mi
 8008f68:	f1c3 0801 	rsbmi	r8, r3, #1
 8008f6c:	2300      	movmi	r3, #0
 8008f6e:	9208      	str	r2, [sp, #32]
 8008f70:	bf54      	ite	pl
 8008f72:	f04f 0800 	movpl.w	r8, #0
 8008f76:	9308      	strmi	r3, [sp, #32]
 8008f78:	2f00      	cmp	r7, #0
 8008f7a:	db39      	blt.n	8008ff0 <_dtoa_r+0x218>
 8008f7c:	9b08      	ldr	r3, [sp, #32]
 8008f7e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008f80:	443b      	add	r3, r7
 8008f82:	9308      	str	r3, [sp, #32]
 8008f84:	2300      	movs	r3, #0
 8008f86:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f8a:	2b09      	cmp	r3, #9
 8008f8c:	d864      	bhi.n	8009058 <_dtoa_r+0x280>
 8008f8e:	2b05      	cmp	r3, #5
 8008f90:	bfc4      	itt	gt
 8008f92:	3b04      	subgt	r3, #4
 8008f94:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f98:	f1a3 0302 	sub.w	r3, r3, #2
 8008f9c:	bfcc      	ite	gt
 8008f9e:	2400      	movgt	r4, #0
 8008fa0:	2401      	movle	r4, #1
 8008fa2:	2b03      	cmp	r3, #3
 8008fa4:	d863      	bhi.n	800906e <_dtoa_r+0x296>
 8008fa6:	e8df f003 	tbb	[pc, r3]
 8008faa:	372a      	.short	0x372a
 8008fac:	5535      	.short	0x5535
 8008fae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008fb2:	441e      	add	r6, r3
 8008fb4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008fb8:	2b20      	cmp	r3, #32
 8008fba:	bfc1      	itttt	gt
 8008fbc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008fc0:	409f      	lslgt	r7, r3
 8008fc2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008fc6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008fca:	bfd6      	itet	le
 8008fcc:	f1c3 0320 	rsble	r3, r3, #32
 8008fd0:	ea47 0003 	orrgt.w	r0, r7, r3
 8008fd4:	fa04 f003 	lslle.w	r0, r4, r3
 8008fd8:	f7f7 fabc 	bl	8000554 <__aeabi_ui2d>
 8008fdc:	2201      	movs	r2, #1
 8008fde:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008fe2:	3e01      	subs	r6, #1
 8008fe4:	9214      	str	r2, [sp, #80]	@ 0x50
 8008fe6:	e777      	b.n	8008ed8 <_dtoa_r+0x100>
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e7b8      	b.n	8008f5e <_dtoa_r+0x186>
 8008fec:	9012      	str	r0, [sp, #72]	@ 0x48
 8008fee:	e7b7      	b.n	8008f60 <_dtoa_r+0x188>
 8008ff0:	427b      	negs	r3, r7
 8008ff2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	eba8 0807 	sub.w	r8, r8, r7
 8008ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ffc:	e7c4      	b.n	8008f88 <_dtoa_r+0x1b0>
 8008ffe:	2300      	movs	r3, #0
 8009000:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009004:	2b00      	cmp	r3, #0
 8009006:	dc35      	bgt.n	8009074 <_dtoa_r+0x29c>
 8009008:	2301      	movs	r3, #1
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	9307      	str	r3, [sp, #28]
 800900e:	461a      	mov	r2, r3
 8009010:	920e      	str	r2, [sp, #56]	@ 0x38
 8009012:	e00b      	b.n	800902c <_dtoa_r+0x254>
 8009014:	2301      	movs	r3, #1
 8009016:	e7f3      	b.n	8009000 <_dtoa_r+0x228>
 8009018:	2300      	movs	r3, #0
 800901a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800901c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800901e:	18fb      	adds	r3, r7, r3
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	3301      	adds	r3, #1
 8009024:	2b01      	cmp	r3, #1
 8009026:	9307      	str	r3, [sp, #28]
 8009028:	bfb8      	it	lt
 800902a:	2301      	movlt	r3, #1
 800902c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009030:	2100      	movs	r1, #0
 8009032:	2204      	movs	r2, #4
 8009034:	f102 0514 	add.w	r5, r2, #20
 8009038:	429d      	cmp	r5, r3
 800903a:	d91f      	bls.n	800907c <_dtoa_r+0x2a4>
 800903c:	6041      	str	r1, [r0, #4]
 800903e:	4658      	mov	r0, fp
 8009040:	f001 ff72 	bl	800af28 <_Balloc>
 8009044:	4682      	mov	sl, r0
 8009046:	2800      	cmp	r0, #0
 8009048:	d13c      	bne.n	80090c4 <_dtoa_r+0x2ec>
 800904a:	4b1b      	ldr	r3, [pc, #108]	@ (80090b8 <_dtoa_r+0x2e0>)
 800904c:	4602      	mov	r2, r0
 800904e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009052:	e6d8      	b.n	8008e06 <_dtoa_r+0x2e>
 8009054:	2301      	movs	r3, #1
 8009056:	e7e0      	b.n	800901a <_dtoa_r+0x242>
 8009058:	2401      	movs	r4, #1
 800905a:	2300      	movs	r3, #0
 800905c:	9309      	str	r3, [sp, #36]	@ 0x24
 800905e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009060:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	9307      	str	r3, [sp, #28]
 8009068:	2200      	movs	r2, #0
 800906a:	2312      	movs	r3, #18
 800906c:	e7d0      	b.n	8009010 <_dtoa_r+0x238>
 800906e:	2301      	movs	r3, #1
 8009070:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009072:	e7f5      	b.n	8009060 <_dtoa_r+0x288>
 8009074:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	9307      	str	r3, [sp, #28]
 800907a:	e7d7      	b.n	800902c <_dtoa_r+0x254>
 800907c:	3101      	adds	r1, #1
 800907e:	0052      	lsls	r2, r2, #1
 8009080:	e7d8      	b.n	8009034 <_dtoa_r+0x25c>
 8009082:	bf00      	nop
 8009084:	f3af 8000 	nop.w
 8009088:	636f4361 	.word	0x636f4361
 800908c:	3fd287a7 	.word	0x3fd287a7
 8009090:	8b60c8b3 	.word	0x8b60c8b3
 8009094:	3fc68a28 	.word	0x3fc68a28
 8009098:	509f79fb 	.word	0x509f79fb
 800909c:	3fd34413 	.word	0x3fd34413
 80090a0:	0800c3e6 	.word	0x0800c3e6
 80090a4:	0800c3fd 	.word	0x0800c3fd
 80090a8:	7ff00000 	.word	0x7ff00000
 80090ac:	0800c4ee 	.word	0x0800c4ee
 80090b0:	3ff80000 	.word	0x3ff80000
 80090b4:	0800c580 	.word	0x0800c580
 80090b8:	0800c455 	.word	0x0800c455
 80090bc:	0800c3e2 	.word	0x0800c3e2
 80090c0:	0800c4ed 	.word	0x0800c4ed
 80090c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80090c8:	6018      	str	r0, [r3, #0]
 80090ca:	9b07      	ldr	r3, [sp, #28]
 80090cc:	2b0e      	cmp	r3, #14
 80090ce:	f200 80a4 	bhi.w	800921a <_dtoa_r+0x442>
 80090d2:	2c00      	cmp	r4, #0
 80090d4:	f000 80a1 	beq.w	800921a <_dtoa_r+0x442>
 80090d8:	2f00      	cmp	r7, #0
 80090da:	dd33      	ble.n	8009144 <_dtoa_r+0x36c>
 80090dc:	4bad      	ldr	r3, [pc, #692]	@ (8009394 <_dtoa_r+0x5bc>)
 80090de:	f007 020f 	and.w	r2, r7, #15
 80090e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090e6:	ed93 7b00 	vldr	d7, [r3]
 80090ea:	05f8      	lsls	r0, r7, #23
 80090ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80090f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090f4:	d516      	bpl.n	8009124 <_dtoa_r+0x34c>
 80090f6:	4ba8      	ldr	r3, [pc, #672]	@ (8009398 <_dtoa_r+0x5c0>)
 80090f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009100:	f7f7 fbcc 	bl	800089c <__aeabi_ddiv>
 8009104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009108:	f004 040f 	and.w	r4, r4, #15
 800910c:	2603      	movs	r6, #3
 800910e:	4da2      	ldr	r5, [pc, #648]	@ (8009398 <_dtoa_r+0x5c0>)
 8009110:	b954      	cbnz	r4, 8009128 <_dtoa_r+0x350>
 8009112:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800911a:	f7f7 fbbf 	bl	800089c <__aeabi_ddiv>
 800911e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009122:	e028      	b.n	8009176 <_dtoa_r+0x39e>
 8009124:	2602      	movs	r6, #2
 8009126:	e7f2      	b.n	800910e <_dtoa_r+0x336>
 8009128:	07e1      	lsls	r1, r4, #31
 800912a:	d508      	bpl.n	800913e <_dtoa_r+0x366>
 800912c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009130:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009134:	f7f7 fa88 	bl	8000648 <__aeabi_dmul>
 8009138:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800913c:	3601      	adds	r6, #1
 800913e:	1064      	asrs	r4, r4, #1
 8009140:	3508      	adds	r5, #8
 8009142:	e7e5      	b.n	8009110 <_dtoa_r+0x338>
 8009144:	f000 80d2 	beq.w	80092ec <_dtoa_r+0x514>
 8009148:	427c      	negs	r4, r7
 800914a:	4b92      	ldr	r3, [pc, #584]	@ (8009394 <_dtoa_r+0x5bc>)
 800914c:	4d92      	ldr	r5, [pc, #584]	@ (8009398 <_dtoa_r+0x5c0>)
 800914e:	f004 020f 	and.w	r2, r4, #15
 8009152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800915e:	f7f7 fa73 	bl	8000648 <__aeabi_dmul>
 8009162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009166:	1124      	asrs	r4, r4, #4
 8009168:	2300      	movs	r3, #0
 800916a:	2602      	movs	r6, #2
 800916c:	2c00      	cmp	r4, #0
 800916e:	f040 80b2 	bne.w	80092d6 <_dtoa_r+0x4fe>
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1d3      	bne.n	800911e <_dtoa_r+0x346>
 8009176:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009178:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 80b7 	beq.w	80092f0 <_dtoa_r+0x518>
 8009182:	4b86      	ldr	r3, [pc, #536]	@ (800939c <_dtoa_r+0x5c4>)
 8009184:	2200      	movs	r2, #0
 8009186:	4620      	mov	r0, r4
 8009188:	4629      	mov	r1, r5
 800918a:	f7f7 fccf 	bl	8000b2c <__aeabi_dcmplt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f000 80ae 	beq.w	80092f0 <_dtoa_r+0x518>
 8009194:	9b07      	ldr	r3, [sp, #28]
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 80aa 	beq.w	80092f0 <_dtoa_r+0x518>
 800919c:	9b00      	ldr	r3, [sp, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	dd37      	ble.n	8009212 <_dtoa_r+0x43a>
 80091a2:	1e7b      	subs	r3, r7, #1
 80091a4:	9304      	str	r3, [sp, #16]
 80091a6:	4620      	mov	r0, r4
 80091a8:	4b7d      	ldr	r3, [pc, #500]	@ (80093a0 <_dtoa_r+0x5c8>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	4629      	mov	r1, r5
 80091ae:	f7f7 fa4b 	bl	8000648 <__aeabi_dmul>
 80091b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091b6:	9c00      	ldr	r4, [sp, #0]
 80091b8:	3601      	adds	r6, #1
 80091ba:	4630      	mov	r0, r6
 80091bc:	f7f7 f9da 	bl	8000574 <__aeabi_i2d>
 80091c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091c4:	f7f7 fa40 	bl	8000648 <__aeabi_dmul>
 80091c8:	4b76      	ldr	r3, [pc, #472]	@ (80093a4 <_dtoa_r+0x5cc>)
 80091ca:	2200      	movs	r2, #0
 80091cc:	f7f7 f886 	bl	80002dc <__adddf3>
 80091d0:	4605      	mov	r5, r0
 80091d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80091d6:	2c00      	cmp	r4, #0
 80091d8:	f040 808d 	bne.w	80092f6 <_dtoa_r+0x51e>
 80091dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091e0:	4b71      	ldr	r3, [pc, #452]	@ (80093a8 <_dtoa_r+0x5d0>)
 80091e2:	2200      	movs	r2, #0
 80091e4:	f7f7 f878 	bl	80002d8 <__aeabi_dsub>
 80091e8:	4602      	mov	r2, r0
 80091ea:	460b      	mov	r3, r1
 80091ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091f0:	462a      	mov	r2, r5
 80091f2:	4633      	mov	r3, r6
 80091f4:	f7f7 fcb8 	bl	8000b68 <__aeabi_dcmpgt>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	f040 828b 	bne.w	8009714 <_dtoa_r+0x93c>
 80091fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009202:	462a      	mov	r2, r5
 8009204:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009208:	f7f7 fc90 	bl	8000b2c <__aeabi_dcmplt>
 800920c:	2800      	cmp	r0, #0
 800920e:	f040 8128 	bne.w	8009462 <_dtoa_r+0x68a>
 8009212:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009216:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800921a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800921c:	2b00      	cmp	r3, #0
 800921e:	f2c0 815a 	blt.w	80094d6 <_dtoa_r+0x6fe>
 8009222:	2f0e      	cmp	r7, #14
 8009224:	f300 8157 	bgt.w	80094d6 <_dtoa_r+0x6fe>
 8009228:	4b5a      	ldr	r3, [pc, #360]	@ (8009394 <_dtoa_r+0x5bc>)
 800922a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800922e:	ed93 7b00 	vldr	d7, [r3]
 8009232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009234:	2b00      	cmp	r3, #0
 8009236:	ed8d 7b00 	vstr	d7, [sp]
 800923a:	da03      	bge.n	8009244 <_dtoa_r+0x46c>
 800923c:	9b07      	ldr	r3, [sp, #28]
 800923e:	2b00      	cmp	r3, #0
 8009240:	f340 8101 	ble.w	8009446 <_dtoa_r+0x66e>
 8009244:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009248:	4656      	mov	r6, sl
 800924a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800924e:	4620      	mov	r0, r4
 8009250:	4629      	mov	r1, r5
 8009252:	f7f7 fb23 	bl	800089c <__aeabi_ddiv>
 8009256:	f7f7 fca7 	bl	8000ba8 <__aeabi_d2iz>
 800925a:	4680      	mov	r8, r0
 800925c:	f7f7 f98a 	bl	8000574 <__aeabi_i2d>
 8009260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009264:	f7f7 f9f0 	bl	8000648 <__aeabi_dmul>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4620      	mov	r0, r4
 800926e:	4629      	mov	r1, r5
 8009270:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009274:	f7f7 f830 	bl	80002d8 <__aeabi_dsub>
 8009278:	f806 4b01 	strb.w	r4, [r6], #1
 800927c:	9d07      	ldr	r5, [sp, #28]
 800927e:	eba6 040a 	sub.w	r4, r6, sl
 8009282:	42a5      	cmp	r5, r4
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	f040 8117 	bne.w	80094ba <_dtoa_r+0x6e2>
 800928c:	f7f7 f826 	bl	80002dc <__adddf3>
 8009290:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009294:	4604      	mov	r4, r0
 8009296:	460d      	mov	r5, r1
 8009298:	f7f7 fc66 	bl	8000b68 <__aeabi_dcmpgt>
 800929c:	2800      	cmp	r0, #0
 800929e:	f040 80f9 	bne.w	8009494 <_dtoa_r+0x6bc>
 80092a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092a6:	4620      	mov	r0, r4
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7f7 fc35 	bl	8000b18 <__aeabi_dcmpeq>
 80092ae:	b118      	cbz	r0, 80092b8 <_dtoa_r+0x4e0>
 80092b0:	f018 0f01 	tst.w	r8, #1
 80092b4:	f040 80ee 	bne.w	8009494 <_dtoa_r+0x6bc>
 80092b8:	4649      	mov	r1, r9
 80092ba:	4658      	mov	r0, fp
 80092bc:	f001 fe74 	bl	800afa8 <_Bfree>
 80092c0:	2300      	movs	r3, #0
 80092c2:	7033      	strb	r3, [r6, #0]
 80092c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092c6:	3701      	adds	r7, #1
 80092c8:	601f      	str	r7, [r3, #0]
 80092ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 831d 	beq.w	800990c <_dtoa_r+0xb34>
 80092d2:	601e      	str	r6, [r3, #0]
 80092d4:	e31a      	b.n	800990c <_dtoa_r+0xb34>
 80092d6:	07e2      	lsls	r2, r4, #31
 80092d8:	d505      	bpl.n	80092e6 <_dtoa_r+0x50e>
 80092da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092de:	f7f7 f9b3 	bl	8000648 <__aeabi_dmul>
 80092e2:	3601      	adds	r6, #1
 80092e4:	2301      	movs	r3, #1
 80092e6:	1064      	asrs	r4, r4, #1
 80092e8:	3508      	adds	r5, #8
 80092ea:	e73f      	b.n	800916c <_dtoa_r+0x394>
 80092ec:	2602      	movs	r6, #2
 80092ee:	e742      	b.n	8009176 <_dtoa_r+0x39e>
 80092f0:	9c07      	ldr	r4, [sp, #28]
 80092f2:	9704      	str	r7, [sp, #16]
 80092f4:	e761      	b.n	80091ba <_dtoa_r+0x3e2>
 80092f6:	4b27      	ldr	r3, [pc, #156]	@ (8009394 <_dtoa_r+0x5bc>)
 80092f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009302:	4454      	add	r4, sl
 8009304:	2900      	cmp	r1, #0
 8009306:	d053      	beq.n	80093b0 <_dtoa_r+0x5d8>
 8009308:	4928      	ldr	r1, [pc, #160]	@ (80093ac <_dtoa_r+0x5d4>)
 800930a:	2000      	movs	r0, #0
 800930c:	f7f7 fac6 	bl	800089c <__aeabi_ddiv>
 8009310:	4633      	mov	r3, r6
 8009312:	462a      	mov	r2, r5
 8009314:	f7f6 ffe0 	bl	80002d8 <__aeabi_dsub>
 8009318:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800931c:	4656      	mov	r6, sl
 800931e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009322:	f7f7 fc41 	bl	8000ba8 <__aeabi_d2iz>
 8009326:	4605      	mov	r5, r0
 8009328:	f7f7 f924 	bl	8000574 <__aeabi_i2d>
 800932c:	4602      	mov	r2, r0
 800932e:	460b      	mov	r3, r1
 8009330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009334:	f7f6 ffd0 	bl	80002d8 <__aeabi_dsub>
 8009338:	3530      	adds	r5, #48	@ 0x30
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009342:	f806 5b01 	strb.w	r5, [r6], #1
 8009346:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800934a:	f7f7 fbef 	bl	8000b2c <__aeabi_dcmplt>
 800934e:	2800      	cmp	r0, #0
 8009350:	d171      	bne.n	8009436 <_dtoa_r+0x65e>
 8009352:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009356:	4911      	ldr	r1, [pc, #68]	@ (800939c <_dtoa_r+0x5c4>)
 8009358:	2000      	movs	r0, #0
 800935a:	f7f6 ffbd 	bl	80002d8 <__aeabi_dsub>
 800935e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009362:	f7f7 fbe3 	bl	8000b2c <__aeabi_dcmplt>
 8009366:	2800      	cmp	r0, #0
 8009368:	f040 8095 	bne.w	8009496 <_dtoa_r+0x6be>
 800936c:	42a6      	cmp	r6, r4
 800936e:	f43f af50 	beq.w	8009212 <_dtoa_r+0x43a>
 8009372:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009376:	4b0a      	ldr	r3, [pc, #40]	@ (80093a0 <_dtoa_r+0x5c8>)
 8009378:	2200      	movs	r2, #0
 800937a:	f7f7 f965 	bl	8000648 <__aeabi_dmul>
 800937e:	4b08      	ldr	r3, [pc, #32]	@ (80093a0 <_dtoa_r+0x5c8>)
 8009380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009384:	2200      	movs	r2, #0
 8009386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800938a:	f7f7 f95d 	bl	8000648 <__aeabi_dmul>
 800938e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009392:	e7c4      	b.n	800931e <_dtoa_r+0x546>
 8009394:	0800c580 	.word	0x0800c580
 8009398:	0800c558 	.word	0x0800c558
 800939c:	3ff00000 	.word	0x3ff00000
 80093a0:	40240000 	.word	0x40240000
 80093a4:	401c0000 	.word	0x401c0000
 80093a8:	40140000 	.word	0x40140000
 80093ac:	3fe00000 	.word	0x3fe00000
 80093b0:	4631      	mov	r1, r6
 80093b2:	4628      	mov	r0, r5
 80093b4:	f7f7 f948 	bl	8000648 <__aeabi_dmul>
 80093b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80093bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80093be:	4656      	mov	r6, sl
 80093c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093c4:	f7f7 fbf0 	bl	8000ba8 <__aeabi_d2iz>
 80093c8:	4605      	mov	r5, r0
 80093ca:	f7f7 f8d3 	bl	8000574 <__aeabi_i2d>
 80093ce:	4602      	mov	r2, r0
 80093d0:	460b      	mov	r3, r1
 80093d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093d6:	f7f6 ff7f 	bl	80002d8 <__aeabi_dsub>
 80093da:	3530      	adds	r5, #48	@ 0x30
 80093dc:	f806 5b01 	strb.w	r5, [r6], #1
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	42a6      	cmp	r6, r4
 80093e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093ea:	f04f 0200 	mov.w	r2, #0
 80093ee:	d124      	bne.n	800943a <_dtoa_r+0x662>
 80093f0:	4bac      	ldr	r3, [pc, #688]	@ (80096a4 <_dtoa_r+0x8cc>)
 80093f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80093f6:	f7f6 ff71 	bl	80002dc <__adddf3>
 80093fa:	4602      	mov	r2, r0
 80093fc:	460b      	mov	r3, r1
 80093fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009402:	f7f7 fbb1 	bl	8000b68 <__aeabi_dcmpgt>
 8009406:	2800      	cmp	r0, #0
 8009408:	d145      	bne.n	8009496 <_dtoa_r+0x6be>
 800940a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800940e:	49a5      	ldr	r1, [pc, #660]	@ (80096a4 <_dtoa_r+0x8cc>)
 8009410:	2000      	movs	r0, #0
 8009412:	f7f6 ff61 	bl	80002d8 <__aeabi_dsub>
 8009416:	4602      	mov	r2, r0
 8009418:	460b      	mov	r3, r1
 800941a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800941e:	f7f7 fb85 	bl	8000b2c <__aeabi_dcmplt>
 8009422:	2800      	cmp	r0, #0
 8009424:	f43f aef5 	beq.w	8009212 <_dtoa_r+0x43a>
 8009428:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800942a:	1e73      	subs	r3, r6, #1
 800942c:	9315      	str	r3, [sp, #84]	@ 0x54
 800942e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009432:	2b30      	cmp	r3, #48	@ 0x30
 8009434:	d0f8      	beq.n	8009428 <_dtoa_r+0x650>
 8009436:	9f04      	ldr	r7, [sp, #16]
 8009438:	e73e      	b.n	80092b8 <_dtoa_r+0x4e0>
 800943a:	4b9b      	ldr	r3, [pc, #620]	@ (80096a8 <_dtoa_r+0x8d0>)
 800943c:	f7f7 f904 	bl	8000648 <__aeabi_dmul>
 8009440:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009444:	e7bc      	b.n	80093c0 <_dtoa_r+0x5e8>
 8009446:	d10c      	bne.n	8009462 <_dtoa_r+0x68a>
 8009448:	4b98      	ldr	r3, [pc, #608]	@ (80096ac <_dtoa_r+0x8d4>)
 800944a:	2200      	movs	r2, #0
 800944c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009450:	f7f7 f8fa 	bl	8000648 <__aeabi_dmul>
 8009454:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009458:	f7f7 fb7c 	bl	8000b54 <__aeabi_dcmpge>
 800945c:	2800      	cmp	r0, #0
 800945e:	f000 8157 	beq.w	8009710 <_dtoa_r+0x938>
 8009462:	2400      	movs	r4, #0
 8009464:	4625      	mov	r5, r4
 8009466:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009468:	43db      	mvns	r3, r3
 800946a:	9304      	str	r3, [sp, #16]
 800946c:	4656      	mov	r6, sl
 800946e:	2700      	movs	r7, #0
 8009470:	4621      	mov	r1, r4
 8009472:	4658      	mov	r0, fp
 8009474:	f001 fd98 	bl	800afa8 <_Bfree>
 8009478:	2d00      	cmp	r5, #0
 800947a:	d0dc      	beq.n	8009436 <_dtoa_r+0x65e>
 800947c:	b12f      	cbz	r7, 800948a <_dtoa_r+0x6b2>
 800947e:	42af      	cmp	r7, r5
 8009480:	d003      	beq.n	800948a <_dtoa_r+0x6b2>
 8009482:	4639      	mov	r1, r7
 8009484:	4658      	mov	r0, fp
 8009486:	f001 fd8f 	bl	800afa8 <_Bfree>
 800948a:	4629      	mov	r1, r5
 800948c:	4658      	mov	r0, fp
 800948e:	f001 fd8b 	bl	800afa8 <_Bfree>
 8009492:	e7d0      	b.n	8009436 <_dtoa_r+0x65e>
 8009494:	9704      	str	r7, [sp, #16]
 8009496:	4633      	mov	r3, r6
 8009498:	461e      	mov	r6, r3
 800949a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800949e:	2a39      	cmp	r2, #57	@ 0x39
 80094a0:	d107      	bne.n	80094b2 <_dtoa_r+0x6da>
 80094a2:	459a      	cmp	sl, r3
 80094a4:	d1f8      	bne.n	8009498 <_dtoa_r+0x6c0>
 80094a6:	9a04      	ldr	r2, [sp, #16]
 80094a8:	3201      	adds	r2, #1
 80094aa:	9204      	str	r2, [sp, #16]
 80094ac:	2230      	movs	r2, #48	@ 0x30
 80094ae:	f88a 2000 	strb.w	r2, [sl]
 80094b2:	781a      	ldrb	r2, [r3, #0]
 80094b4:	3201      	adds	r2, #1
 80094b6:	701a      	strb	r2, [r3, #0]
 80094b8:	e7bd      	b.n	8009436 <_dtoa_r+0x65e>
 80094ba:	4b7b      	ldr	r3, [pc, #492]	@ (80096a8 <_dtoa_r+0x8d0>)
 80094bc:	2200      	movs	r2, #0
 80094be:	f7f7 f8c3 	bl	8000648 <__aeabi_dmul>
 80094c2:	2200      	movs	r2, #0
 80094c4:	2300      	movs	r3, #0
 80094c6:	4604      	mov	r4, r0
 80094c8:	460d      	mov	r5, r1
 80094ca:	f7f7 fb25 	bl	8000b18 <__aeabi_dcmpeq>
 80094ce:	2800      	cmp	r0, #0
 80094d0:	f43f aebb 	beq.w	800924a <_dtoa_r+0x472>
 80094d4:	e6f0      	b.n	80092b8 <_dtoa_r+0x4e0>
 80094d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80094d8:	2a00      	cmp	r2, #0
 80094da:	f000 80db 	beq.w	8009694 <_dtoa_r+0x8bc>
 80094de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094e0:	2a01      	cmp	r2, #1
 80094e2:	f300 80bf 	bgt.w	8009664 <_dtoa_r+0x88c>
 80094e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80094e8:	2a00      	cmp	r2, #0
 80094ea:	f000 80b7 	beq.w	800965c <_dtoa_r+0x884>
 80094ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80094f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094f4:	4646      	mov	r6, r8
 80094f6:	9a08      	ldr	r2, [sp, #32]
 80094f8:	2101      	movs	r1, #1
 80094fa:	441a      	add	r2, r3
 80094fc:	4658      	mov	r0, fp
 80094fe:	4498      	add	r8, r3
 8009500:	9208      	str	r2, [sp, #32]
 8009502:	f001 fe4f 	bl	800b1a4 <__i2b>
 8009506:	4605      	mov	r5, r0
 8009508:	b15e      	cbz	r6, 8009522 <_dtoa_r+0x74a>
 800950a:	9b08      	ldr	r3, [sp, #32]
 800950c:	2b00      	cmp	r3, #0
 800950e:	dd08      	ble.n	8009522 <_dtoa_r+0x74a>
 8009510:	42b3      	cmp	r3, r6
 8009512:	9a08      	ldr	r2, [sp, #32]
 8009514:	bfa8      	it	ge
 8009516:	4633      	movge	r3, r6
 8009518:	eba8 0803 	sub.w	r8, r8, r3
 800951c:	1af6      	subs	r6, r6, r3
 800951e:	1ad3      	subs	r3, r2, r3
 8009520:	9308      	str	r3, [sp, #32]
 8009522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009524:	b1f3      	cbz	r3, 8009564 <_dtoa_r+0x78c>
 8009526:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009528:	2b00      	cmp	r3, #0
 800952a:	f000 80b7 	beq.w	800969c <_dtoa_r+0x8c4>
 800952e:	b18c      	cbz	r4, 8009554 <_dtoa_r+0x77c>
 8009530:	4629      	mov	r1, r5
 8009532:	4622      	mov	r2, r4
 8009534:	4658      	mov	r0, fp
 8009536:	f001 fef5 	bl	800b324 <__pow5mult>
 800953a:	464a      	mov	r2, r9
 800953c:	4601      	mov	r1, r0
 800953e:	4605      	mov	r5, r0
 8009540:	4658      	mov	r0, fp
 8009542:	f001 fe45 	bl	800b1d0 <__multiply>
 8009546:	4649      	mov	r1, r9
 8009548:	9004      	str	r0, [sp, #16]
 800954a:	4658      	mov	r0, fp
 800954c:	f001 fd2c 	bl	800afa8 <_Bfree>
 8009550:	9b04      	ldr	r3, [sp, #16]
 8009552:	4699      	mov	r9, r3
 8009554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009556:	1b1a      	subs	r2, r3, r4
 8009558:	d004      	beq.n	8009564 <_dtoa_r+0x78c>
 800955a:	4649      	mov	r1, r9
 800955c:	4658      	mov	r0, fp
 800955e:	f001 fee1 	bl	800b324 <__pow5mult>
 8009562:	4681      	mov	r9, r0
 8009564:	2101      	movs	r1, #1
 8009566:	4658      	mov	r0, fp
 8009568:	f001 fe1c 	bl	800b1a4 <__i2b>
 800956c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800956e:	4604      	mov	r4, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 81cf 	beq.w	8009914 <_dtoa_r+0xb3c>
 8009576:	461a      	mov	r2, r3
 8009578:	4601      	mov	r1, r0
 800957a:	4658      	mov	r0, fp
 800957c:	f001 fed2 	bl	800b324 <__pow5mult>
 8009580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009582:	2b01      	cmp	r3, #1
 8009584:	4604      	mov	r4, r0
 8009586:	f300 8095 	bgt.w	80096b4 <_dtoa_r+0x8dc>
 800958a:	9b02      	ldr	r3, [sp, #8]
 800958c:	2b00      	cmp	r3, #0
 800958e:	f040 8087 	bne.w	80096a0 <_dtoa_r+0x8c8>
 8009592:	9b03      	ldr	r3, [sp, #12]
 8009594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009598:	2b00      	cmp	r3, #0
 800959a:	f040 8089 	bne.w	80096b0 <_dtoa_r+0x8d8>
 800959e:	9b03      	ldr	r3, [sp, #12]
 80095a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095a4:	0d1b      	lsrs	r3, r3, #20
 80095a6:	051b      	lsls	r3, r3, #20
 80095a8:	b12b      	cbz	r3, 80095b6 <_dtoa_r+0x7de>
 80095aa:	9b08      	ldr	r3, [sp, #32]
 80095ac:	3301      	adds	r3, #1
 80095ae:	9308      	str	r3, [sp, #32]
 80095b0:	f108 0801 	add.w	r8, r8, #1
 80095b4:	2301      	movs	r3, #1
 80095b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80095b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 81b0 	beq.w	8009920 <_dtoa_r+0xb48>
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095c6:	6918      	ldr	r0, [r3, #16]
 80095c8:	f001 fda0 	bl	800b10c <__hi0bits>
 80095cc:	f1c0 0020 	rsb	r0, r0, #32
 80095d0:	9b08      	ldr	r3, [sp, #32]
 80095d2:	4418      	add	r0, r3
 80095d4:	f010 001f 	ands.w	r0, r0, #31
 80095d8:	d077      	beq.n	80096ca <_dtoa_r+0x8f2>
 80095da:	f1c0 0320 	rsb	r3, r0, #32
 80095de:	2b04      	cmp	r3, #4
 80095e0:	dd6b      	ble.n	80096ba <_dtoa_r+0x8e2>
 80095e2:	9b08      	ldr	r3, [sp, #32]
 80095e4:	f1c0 001c 	rsb	r0, r0, #28
 80095e8:	4403      	add	r3, r0
 80095ea:	4480      	add	r8, r0
 80095ec:	4406      	add	r6, r0
 80095ee:	9308      	str	r3, [sp, #32]
 80095f0:	f1b8 0f00 	cmp.w	r8, #0
 80095f4:	dd05      	ble.n	8009602 <_dtoa_r+0x82a>
 80095f6:	4649      	mov	r1, r9
 80095f8:	4642      	mov	r2, r8
 80095fa:	4658      	mov	r0, fp
 80095fc:	f001 feec 	bl	800b3d8 <__lshift>
 8009600:	4681      	mov	r9, r0
 8009602:	9b08      	ldr	r3, [sp, #32]
 8009604:	2b00      	cmp	r3, #0
 8009606:	dd05      	ble.n	8009614 <_dtoa_r+0x83c>
 8009608:	4621      	mov	r1, r4
 800960a:	461a      	mov	r2, r3
 800960c:	4658      	mov	r0, fp
 800960e:	f001 fee3 	bl	800b3d8 <__lshift>
 8009612:	4604      	mov	r4, r0
 8009614:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009616:	2b00      	cmp	r3, #0
 8009618:	d059      	beq.n	80096ce <_dtoa_r+0x8f6>
 800961a:	4621      	mov	r1, r4
 800961c:	4648      	mov	r0, r9
 800961e:	f001 ff47 	bl	800b4b0 <__mcmp>
 8009622:	2800      	cmp	r0, #0
 8009624:	da53      	bge.n	80096ce <_dtoa_r+0x8f6>
 8009626:	1e7b      	subs	r3, r7, #1
 8009628:	9304      	str	r3, [sp, #16]
 800962a:	4649      	mov	r1, r9
 800962c:	2300      	movs	r3, #0
 800962e:	220a      	movs	r2, #10
 8009630:	4658      	mov	r0, fp
 8009632:	f001 fcdb 	bl	800afec <__multadd>
 8009636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009638:	4681      	mov	r9, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	f000 8172 	beq.w	8009924 <_dtoa_r+0xb4c>
 8009640:	2300      	movs	r3, #0
 8009642:	4629      	mov	r1, r5
 8009644:	220a      	movs	r2, #10
 8009646:	4658      	mov	r0, fp
 8009648:	f001 fcd0 	bl	800afec <__multadd>
 800964c:	9b00      	ldr	r3, [sp, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	4605      	mov	r5, r0
 8009652:	dc67      	bgt.n	8009724 <_dtoa_r+0x94c>
 8009654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009656:	2b02      	cmp	r3, #2
 8009658:	dc41      	bgt.n	80096de <_dtoa_r+0x906>
 800965a:	e063      	b.n	8009724 <_dtoa_r+0x94c>
 800965c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800965e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009662:	e746      	b.n	80094f2 <_dtoa_r+0x71a>
 8009664:	9b07      	ldr	r3, [sp, #28]
 8009666:	1e5c      	subs	r4, r3, #1
 8009668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800966a:	42a3      	cmp	r3, r4
 800966c:	bfbf      	itttt	lt
 800966e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009670:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009672:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009674:	1ae3      	sublt	r3, r4, r3
 8009676:	bfb4      	ite	lt
 8009678:	18d2      	addlt	r2, r2, r3
 800967a:	1b1c      	subge	r4, r3, r4
 800967c:	9b07      	ldr	r3, [sp, #28]
 800967e:	bfbc      	itt	lt
 8009680:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009682:	2400      	movlt	r4, #0
 8009684:	2b00      	cmp	r3, #0
 8009686:	bfb5      	itete	lt
 8009688:	eba8 0603 	sublt.w	r6, r8, r3
 800968c:	9b07      	ldrge	r3, [sp, #28]
 800968e:	2300      	movlt	r3, #0
 8009690:	4646      	movge	r6, r8
 8009692:	e730      	b.n	80094f6 <_dtoa_r+0x71e>
 8009694:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009696:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009698:	4646      	mov	r6, r8
 800969a:	e735      	b.n	8009508 <_dtoa_r+0x730>
 800969c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800969e:	e75c      	b.n	800955a <_dtoa_r+0x782>
 80096a0:	2300      	movs	r3, #0
 80096a2:	e788      	b.n	80095b6 <_dtoa_r+0x7de>
 80096a4:	3fe00000 	.word	0x3fe00000
 80096a8:	40240000 	.word	0x40240000
 80096ac:	40140000 	.word	0x40140000
 80096b0:	9b02      	ldr	r3, [sp, #8]
 80096b2:	e780      	b.n	80095b6 <_dtoa_r+0x7de>
 80096b4:	2300      	movs	r3, #0
 80096b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80096b8:	e782      	b.n	80095c0 <_dtoa_r+0x7e8>
 80096ba:	d099      	beq.n	80095f0 <_dtoa_r+0x818>
 80096bc:	9a08      	ldr	r2, [sp, #32]
 80096be:	331c      	adds	r3, #28
 80096c0:	441a      	add	r2, r3
 80096c2:	4498      	add	r8, r3
 80096c4:	441e      	add	r6, r3
 80096c6:	9208      	str	r2, [sp, #32]
 80096c8:	e792      	b.n	80095f0 <_dtoa_r+0x818>
 80096ca:	4603      	mov	r3, r0
 80096cc:	e7f6      	b.n	80096bc <_dtoa_r+0x8e4>
 80096ce:	9b07      	ldr	r3, [sp, #28]
 80096d0:	9704      	str	r7, [sp, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	dc20      	bgt.n	8009718 <_dtoa_r+0x940>
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096da:	2b02      	cmp	r3, #2
 80096dc:	dd1e      	ble.n	800971c <_dtoa_r+0x944>
 80096de:	9b00      	ldr	r3, [sp, #0]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f47f aec0 	bne.w	8009466 <_dtoa_r+0x68e>
 80096e6:	4621      	mov	r1, r4
 80096e8:	2205      	movs	r2, #5
 80096ea:	4658      	mov	r0, fp
 80096ec:	f001 fc7e 	bl	800afec <__multadd>
 80096f0:	4601      	mov	r1, r0
 80096f2:	4604      	mov	r4, r0
 80096f4:	4648      	mov	r0, r9
 80096f6:	f001 fedb 	bl	800b4b0 <__mcmp>
 80096fa:	2800      	cmp	r0, #0
 80096fc:	f77f aeb3 	ble.w	8009466 <_dtoa_r+0x68e>
 8009700:	4656      	mov	r6, sl
 8009702:	2331      	movs	r3, #49	@ 0x31
 8009704:	f806 3b01 	strb.w	r3, [r6], #1
 8009708:	9b04      	ldr	r3, [sp, #16]
 800970a:	3301      	adds	r3, #1
 800970c:	9304      	str	r3, [sp, #16]
 800970e:	e6ae      	b.n	800946e <_dtoa_r+0x696>
 8009710:	9c07      	ldr	r4, [sp, #28]
 8009712:	9704      	str	r7, [sp, #16]
 8009714:	4625      	mov	r5, r4
 8009716:	e7f3      	b.n	8009700 <_dtoa_r+0x928>
 8009718:	9b07      	ldr	r3, [sp, #28]
 800971a:	9300      	str	r3, [sp, #0]
 800971c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800971e:	2b00      	cmp	r3, #0
 8009720:	f000 8104 	beq.w	800992c <_dtoa_r+0xb54>
 8009724:	2e00      	cmp	r6, #0
 8009726:	dd05      	ble.n	8009734 <_dtoa_r+0x95c>
 8009728:	4629      	mov	r1, r5
 800972a:	4632      	mov	r2, r6
 800972c:	4658      	mov	r0, fp
 800972e:	f001 fe53 	bl	800b3d8 <__lshift>
 8009732:	4605      	mov	r5, r0
 8009734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009736:	2b00      	cmp	r3, #0
 8009738:	d05a      	beq.n	80097f0 <_dtoa_r+0xa18>
 800973a:	6869      	ldr	r1, [r5, #4]
 800973c:	4658      	mov	r0, fp
 800973e:	f001 fbf3 	bl	800af28 <_Balloc>
 8009742:	4606      	mov	r6, r0
 8009744:	b928      	cbnz	r0, 8009752 <_dtoa_r+0x97a>
 8009746:	4b84      	ldr	r3, [pc, #528]	@ (8009958 <_dtoa_r+0xb80>)
 8009748:	4602      	mov	r2, r0
 800974a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800974e:	f7ff bb5a 	b.w	8008e06 <_dtoa_r+0x2e>
 8009752:	692a      	ldr	r2, [r5, #16]
 8009754:	3202      	adds	r2, #2
 8009756:	0092      	lsls	r2, r2, #2
 8009758:	f105 010c 	add.w	r1, r5, #12
 800975c:	300c      	adds	r0, #12
 800975e:	f7ff fa94 	bl	8008c8a <memcpy>
 8009762:	2201      	movs	r2, #1
 8009764:	4631      	mov	r1, r6
 8009766:	4658      	mov	r0, fp
 8009768:	f001 fe36 	bl	800b3d8 <__lshift>
 800976c:	f10a 0301 	add.w	r3, sl, #1
 8009770:	9307      	str	r3, [sp, #28]
 8009772:	9b00      	ldr	r3, [sp, #0]
 8009774:	4453      	add	r3, sl
 8009776:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009778:	9b02      	ldr	r3, [sp, #8]
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	462f      	mov	r7, r5
 8009780:	930a      	str	r3, [sp, #40]	@ 0x28
 8009782:	4605      	mov	r5, r0
 8009784:	9b07      	ldr	r3, [sp, #28]
 8009786:	4621      	mov	r1, r4
 8009788:	3b01      	subs	r3, #1
 800978a:	4648      	mov	r0, r9
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	f7ff fa99 	bl	8008cc4 <quorem>
 8009792:	4639      	mov	r1, r7
 8009794:	9002      	str	r0, [sp, #8]
 8009796:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800979a:	4648      	mov	r0, r9
 800979c:	f001 fe88 	bl	800b4b0 <__mcmp>
 80097a0:	462a      	mov	r2, r5
 80097a2:	9008      	str	r0, [sp, #32]
 80097a4:	4621      	mov	r1, r4
 80097a6:	4658      	mov	r0, fp
 80097a8:	f001 fe9e 	bl	800b4e8 <__mdiff>
 80097ac:	68c2      	ldr	r2, [r0, #12]
 80097ae:	4606      	mov	r6, r0
 80097b0:	bb02      	cbnz	r2, 80097f4 <_dtoa_r+0xa1c>
 80097b2:	4601      	mov	r1, r0
 80097b4:	4648      	mov	r0, r9
 80097b6:	f001 fe7b 	bl	800b4b0 <__mcmp>
 80097ba:	4602      	mov	r2, r0
 80097bc:	4631      	mov	r1, r6
 80097be:	4658      	mov	r0, fp
 80097c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80097c2:	f001 fbf1 	bl	800afa8 <_Bfree>
 80097c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097ca:	9e07      	ldr	r6, [sp, #28]
 80097cc:	ea43 0102 	orr.w	r1, r3, r2
 80097d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097d2:	4319      	orrs	r1, r3
 80097d4:	d110      	bne.n	80097f8 <_dtoa_r+0xa20>
 80097d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097da:	d029      	beq.n	8009830 <_dtoa_r+0xa58>
 80097dc:	9b08      	ldr	r3, [sp, #32]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	dd02      	ble.n	80097e8 <_dtoa_r+0xa10>
 80097e2:	9b02      	ldr	r3, [sp, #8]
 80097e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80097e8:	9b00      	ldr	r3, [sp, #0]
 80097ea:	f883 8000 	strb.w	r8, [r3]
 80097ee:	e63f      	b.n	8009470 <_dtoa_r+0x698>
 80097f0:	4628      	mov	r0, r5
 80097f2:	e7bb      	b.n	800976c <_dtoa_r+0x994>
 80097f4:	2201      	movs	r2, #1
 80097f6:	e7e1      	b.n	80097bc <_dtoa_r+0x9e4>
 80097f8:	9b08      	ldr	r3, [sp, #32]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	db04      	blt.n	8009808 <_dtoa_r+0xa30>
 80097fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009800:	430b      	orrs	r3, r1
 8009802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009804:	430b      	orrs	r3, r1
 8009806:	d120      	bne.n	800984a <_dtoa_r+0xa72>
 8009808:	2a00      	cmp	r2, #0
 800980a:	dded      	ble.n	80097e8 <_dtoa_r+0xa10>
 800980c:	4649      	mov	r1, r9
 800980e:	2201      	movs	r2, #1
 8009810:	4658      	mov	r0, fp
 8009812:	f001 fde1 	bl	800b3d8 <__lshift>
 8009816:	4621      	mov	r1, r4
 8009818:	4681      	mov	r9, r0
 800981a:	f001 fe49 	bl	800b4b0 <__mcmp>
 800981e:	2800      	cmp	r0, #0
 8009820:	dc03      	bgt.n	800982a <_dtoa_r+0xa52>
 8009822:	d1e1      	bne.n	80097e8 <_dtoa_r+0xa10>
 8009824:	f018 0f01 	tst.w	r8, #1
 8009828:	d0de      	beq.n	80097e8 <_dtoa_r+0xa10>
 800982a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800982e:	d1d8      	bne.n	80097e2 <_dtoa_r+0xa0a>
 8009830:	9a00      	ldr	r2, [sp, #0]
 8009832:	2339      	movs	r3, #57	@ 0x39
 8009834:	7013      	strb	r3, [r2, #0]
 8009836:	4633      	mov	r3, r6
 8009838:	461e      	mov	r6, r3
 800983a:	3b01      	subs	r3, #1
 800983c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009840:	2a39      	cmp	r2, #57	@ 0x39
 8009842:	d052      	beq.n	80098ea <_dtoa_r+0xb12>
 8009844:	3201      	adds	r2, #1
 8009846:	701a      	strb	r2, [r3, #0]
 8009848:	e612      	b.n	8009470 <_dtoa_r+0x698>
 800984a:	2a00      	cmp	r2, #0
 800984c:	dd07      	ble.n	800985e <_dtoa_r+0xa86>
 800984e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009852:	d0ed      	beq.n	8009830 <_dtoa_r+0xa58>
 8009854:	9a00      	ldr	r2, [sp, #0]
 8009856:	f108 0301 	add.w	r3, r8, #1
 800985a:	7013      	strb	r3, [r2, #0]
 800985c:	e608      	b.n	8009470 <_dtoa_r+0x698>
 800985e:	9b07      	ldr	r3, [sp, #28]
 8009860:	9a07      	ldr	r2, [sp, #28]
 8009862:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009868:	4293      	cmp	r3, r2
 800986a:	d028      	beq.n	80098be <_dtoa_r+0xae6>
 800986c:	4649      	mov	r1, r9
 800986e:	2300      	movs	r3, #0
 8009870:	220a      	movs	r2, #10
 8009872:	4658      	mov	r0, fp
 8009874:	f001 fbba 	bl	800afec <__multadd>
 8009878:	42af      	cmp	r7, r5
 800987a:	4681      	mov	r9, r0
 800987c:	f04f 0300 	mov.w	r3, #0
 8009880:	f04f 020a 	mov.w	r2, #10
 8009884:	4639      	mov	r1, r7
 8009886:	4658      	mov	r0, fp
 8009888:	d107      	bne.n	800989a <_dtoa_r+0xac2>
 800988a:	f001 fbaf 	bl	800afec <__multadd>
 800988e:	4607      	mov	r7, r0
 8009890:	4605      	mov	r5, r0
 8009892:	9b07      	ldr	r3, [sp, #28]
 8009894:	3301      	adds	r3, #1
 8009896:	9307      	str	r3, [sp, #28]
 8009898:	e774      	b.n	8009784 <_dtoa_r+0x9ac>
 800989a:	f001 fba7 	bl	800afec <__multadd>
 800989e:	4629      	mov	r1, r5
 80098a0:	4607      	mov	r7, r0
 80098a2:	2300      	movs	r3, #0
 80098a4:	220a      	movs	r2, #10
 80098a6:	4658      	mov	r0, fp
 80098a8:	f001 fba0 	bl	800afec <__multadd>
 80098ac:	4605      	mov	r5, r0
 80098ae:	e7f0      	b.n	8009892 <_dtoa_r+0xaba>
 80098b0:	9b00      	ldr	r3, [sp, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	bfcc      	ite	gt
 80098b6:	461e      	movgt	r6, r3
 80098b8:	2601      	movle	r6, #1
 80098ba:	4456      	add	r6, sl
 80098bc:	2700      	movs	r7, #0
 80098be:	4649      	mov	r1, r9
 80098c0:	2201      	movs	r2, #1
 80098c2:	4658      	mov	r0, fp
 80098c4:	f001 fd88 	bl	800b3d8 <__lshift>
 80098c8:	4621      	mov	r1, r4
 80098ca:	4681      	mov	r9, r0
 80098cc:	f001 fdf0 	bl	800b4b0 <__mcmp>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	dcb0      	bgt.n	8009836 <_dtoa_r+0xa5e>
 80098d4:	d102      	bne.n	80098dc <_dtoa_r+0xb04>
 80098d6:	f018 0f01 	tst.w	r8, #1
 80098da:	d1ac      	bne.n	8009836 <_dtoa_r+0xa5e>
 80098dc:	4633      	mov	r3, r6
 80098de:	461e      	mov	r6, r3
 80098e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098e4:	2a30      	cmp	r2, #48	@ 0x30
 80098e6:	d0fa      	beq.n	80098de <_dtoa_r+0xb06>
 80098e8:	e5c2      	b.n	8009470 <_dtoa_r+0x698>
 80098ea:	459a      	cmp	sl, r3
 80098ec:	d1a4      	bne.n	8009838 <_dtoa_r+0xa60>
 80098ee:	9b04      	ldr	r3, [sp, #16]
 80098f0:	3301      	adds	r3, #1
 80098f2:	9304      	str	r3, [sp, #16]
 80098f4:	2331      	movs	r3, #49	@ 0x31
 80098f6:	f88a 3000 	strb.w	r3, [sl]
 80098fa:	e5b9      	b.n	8009470 <_dtoa_r+0x698>
 80098fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80098fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800995c <_dtoa_r+0xb84>
 8009902:	b11b      	cbz	r3, 800990c <_dtoa_r+0xb34>
 8009904:	f10a 0308 	add.w	r3, sl, #8
 8009908:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800990a:	6013      	str	r3, [r2, #0]
 800990c:	4650      	mov	r0, sl
 800990e:	b019      	add	sp, #100	@ 0x64
 8009910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009916:	2b01      	cmp	r3, #1
 8009918:	f77f ae37 	ble.w	800958a <_dtoa_r+0x7b2>
 800991c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800991e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009920:	2001      	movs	r0, #1
 8009922:	e655      	b.n	80095d0 <_dtoa_r+0x7f8>
 8009924:	9b00      	ldr	r3, [sp, #0]
 8009926:	2b00      	cmp	r3, #0
 8009928:	f77f aed6 	ble.w	80096d8 <_dtoa_r+0x900>
 800992c:	4656      	mov	r6, sl
 800992e:	4621      	mov	r1, r4
 8009930:	4648      	mov	r0, r9
 8009932:	f7ff f9c7 	bl	8008cc4 <quorem>
 8009936:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800993a:	f806 8b01 	strb.w	r8, [r6], #1
 800993e:	9b00      	ldr	r3, [sp, #0]
 8009940:	eba6 020a 	sub.w	r2, r6, sl
 8009944:	4293      	cmp	r3, r2
 8009946:	ddb3      	ble.n	80098b0 <_dtoa_r+0xad8>
 8009948:	4649      	mov	r1, r9
 800994a:	2300      	movs	r3, #0
 800994c:	220a      	movs	r2, #10
 800994e:	4658      	mov	r0, fp
 8009950:	f001 fb4c 	bl	800afec <__multadd>
 8009954:	4681      	mov	r9, r0
 8009956:	e7ea      	b.n	800992e <_dtoa_r+0xb56>
 8009958:	0800c455 	.word	0x0800c455
 800995c:	0800c3d9 	.word	0x0800c3d9

08009960 <_free_r>:
 8009960:	b538      	push	{r3, r4, r5, lr}
 8009962:	4605      	mov	r5, r0
 8009964:	2900      	cmp	r1, #0
 8009966:	d041      	beq.n	80099ec <_free_r+0x8c>
 8009968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800996c:	1f0c      	subs	r4, r1, #4
 800996e:	2b00      	cmp	r3, #0
 8009970:	bfb8      	it	lt
 8009972:	18e4      	addlt	r4, r4, r3
 8009974:	f001 facc 	bl	800af10 <__malloc_lock>
 8009978:	4a1d      	ldr	r2, [pc, #116]	@ (80099f0 <_free_r+0x90>)
 800997a:	6813      	ldr	r3, [r2, #0]
 800997c:	b933      	cbnz	r3, 800998c <_free_r+0x2c>
 800997e:	6063      	str	r3, [r4, #4]
 8009980:	6014      	str	r4, [r2, #0]
 8009982:	4628      	mov	r0, r5
 8009984:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009988:	f001 bac8 	b.w	800af1c <__malloc_unlock>
 800998c:	42a3      	cmp	r3, r4
 800998e:	d908      	bls.n	80099a2 <_free_r+0x42>
 8009990:	6820      	ldr	r0, [r4, #0]
 8009992:	1821      	adds	r1, r4, r0
 8009994:	428b      	cmp	r3, r1
 8009996:	bf01      	itttt	eq
 8009998:	6819      	ldreq	r1, [r3, #0]
 800999a:	685b      	ldreq	r3, [r3, #4]
 800999c:	1809      	addeq	r1, r1, r0
 800999e:	6021      	streq	r1, [r4, #0]
 80099a0:	e7ed      	b.n	800997e <_free_r+0x1e>
 80099a2:	461a      	mov	r2, r3
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	b10b      	cbz	r3, 80099ac <_free_r+0x4c>
 80099a8:	42a3      	cmp	r3, r4
 80099aa:	d9fa      	bls.n	80099a2 <_free_r+0x42>
 80099ac:	6811      	ldr	r1, [r2, #0]
 80099ae:	1850      	adds	r0, r2, r1
 80099b0:	42a0      	cmp	r0, r4
 80099b2:	d10b      	bne.n	80099cc <_free_r+0x6c>
 80099b4:	6820      	ldr	r0, [r4, #0]
 80099b6:	4401      	add	r1, r0
 80099b8:	1850      	adds	r0, r2, r1
 80099ba:	4283      	cmp	r3, r0
 80099bc:	6011      	str	r1, [r2, #0]
 80099be:	d1e0      	bne.n	8009982 <_free_r+0x22>
 80099c0:	6818      	ldr	r0, [r3, #0]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	6053      	str	r3, [r2, #4]
 80099c6:	4408      	add	r0, r1
 80099c8:	6010      	str	r0, [r2, #0]
 80099ca:	e7da      	b.n	8009982 <_free_r+0x22>
 80099cc:	d902      	bls.n	80099d4 <_free_r+0x74>
 80099ce:	230c      	movs	r3, #12
 80099d0:	602b      	str	r3, [r5, #0]
 80099d2:	e7d6      	b.n	8009982 <_free_r+0x22>
 80099d4:	6820      	ldr	r0, [r4, #0]
 80099d6:	1821      	adds	r1, r4, r0
 80099d8:	428b      	cmp	r3, r1
 80099da:	bf04      	itt	eq
 80099dc:	6819      	ldreq	r1, [r3, #0]
 80099de:	685b      	ldreq	r3, [r3, #4]
 80099e0:	6063      	str	r3, [r4, #4]
 80099e2:	bf04      	itt	eq
 80099e4:	1809      	addeq	r1, r1, r0
 80099e6:	6021      	streq	r1, [r4, #0]
 80099e8:	6054      	str	r4, [r2, #4]
 80099ea:	e7ca      	b.n	8009982 <_free_r+0x22>
 80099ec:	bd38      	pop	{r3, r4, r5, pc}
 80099ee:	bf00      	nop
 80099f0:	20000794 	.word	0x20000794

080099f4 <rshift>:
 80099f4:	6903      	ldr	r3, [r0, #16]
 80099f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80099fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80099fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009a02:	f100 0414 	add.w	r4, r0, #20
 8009a06:	dd45      	ble.n	8009a94 <rshift+0xa0>
 8009a08:	f011 011f 	ands.w	r1, r1, #31
 8009a0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009a10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009a14:	d10c      	bne.n	8009a30 <rshift+0x3c>
 8009a16:	f100 0710 	add.w	r7, r0, #16
 8009a1a:	4629      	mov	r1, r5
 8009a1c:	42b1      	cmp	r1, r6
 8009a1e:	d334      	bcc.n	8009a8a <rshift+0x96>
 8009a20:	1a9b      	subs	r3, r3, r2
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	1eea      	subs	r2, r5, #3
 8009a26:	4296      	cmp	r6, r2
 8009a28:	bf38      	it	cc
 8009a2a:	2300      	movcc	r3, #0
 8009a2c:	4423      	add	r3, r4
 8009a2e:	e015      	b.n	8009a5c <rshift+0x68>
 8009a30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009a34:	f1c1 0820 	rsb	r8, r1, #32
 8009a38:	40cf      	lsrs	r7, r1
 8009a3a:	f105 0e04 	add.w	lr, r5, #4
 8009a3e:	46a1      	mov	r9, r4
 8009a40:	4576      	cmp	r6, lr
 8009a42:	46f4      	mov	ip, lr
 8009a44:	d815      	bhi.n	8009a72 <rshift+0x7e>
 8009a46:	1a9a      	subs	r2, r3, r2
 8009a48:	0092      	lsls	r2, r2, #2
 8009a4a:	3a04      	subs	r2, #4
 8009a4c:	3501      	adds	r5, #1
 8009a4e:	42ae      	cmp	r6, r5
 8009a50:	bf38      	it	cc
 8009a52:	2200      	movcc	r2, #0
 8009a54:	18a3      	adds	r3, r4, r2
 8009a56:	50a7      	str	r7, [r4, r2]
 8009a58:	b107      	cbz	r7, 8009a5c <rshift+0x68>
 8009a5a:	3304      	adds	r3, #4
 8009a5c:	1b1a      	subs	r2, r3, r4
 8009a5e:	42a3      	cmp	r3, r4
 8009a60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009a64:	bf08      	it	eq
 8009a66:	2300      	moveq	r3, #0
 8009a68:	6102      	str	r2, [r0, #16]
 8009a6a:	bf08      	it	eq
 8009a6c:	6143      	streq	r3, [r0, #20]
 8009a6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a72:	f8dc c000 	ldr.w	ip, [ip]
 8009a76:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a7a:	ea4c 0707 	orr.w	r7, ip, r7
 8009a7e:	f849 7b04 	str.w	r7, [r9], #4
 8009a82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a86:	40cf      	lsrs	r7, r1
 8009a88:	e7da      	b.n	8009a40 <rshift+0x4c>
 8009a8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a92:	e7c3      	b.n	8009a1c <rshift+0x28>
 8009a94:	4623      	mov	r3, r4
 8009a96:	e7e1      	b.n	8009a5c <rshift+0x68>

08009a98 <__hexdig_fun>:
 8009a98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009a9c:	2b09      	cmp	r3, #9
 8009a9e:	d802      	bhi.n	8009aa6 <__hexdig_fun+0xe>
 8009aa0:	3820      	subs	r0, #32
 8009aa2:	b2c0      	uxtb	r0, r0
 8009aa4:	4770      	bx	lr
 8009aa6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009aaa:	2b05      	cmp	r3, #5
 8009aac:	d801      	bhi.n	8009ab2 <__hexdig_fun+0x1a>
 8009aae:	3847      	subs	r0, #71	@ 0x47
 8009ab0:	e7f7      	b.n	8009aa2 <__hexdig_fun+0xa>
 8009ab2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009ab6:	2b05      	cmp	r3, #5
 8009ab8:	d801      	bhi.n	8009abe <__hexdig_fun+0x26>
 8009aba:	3827      	subs	r0, #39	@ 0x27
 8009abc:	e7f1      	b.n	8009aa2 <__hexdig_fun+0xa>
 8009abe:	2000      	movs	r0, #0
 8009ac0:	4770      	bx	lr
	...

08009ac4 <__gethex>:
 8009ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac8:	b085      	sub	sp, #20
 8009aca:	468a      	mov	sl, r1
 8009acc:	9302      	str	r3, [sp, #8]
 8009ace:	680b      	ldr	r3, [r1, #0]
 8009ad0:	9001      	str	r0, [sp, #4]
 8009ad2:	4690      	mov	r8, r2
 8009ad4:	1c9c      	adds	r4, r3, #2
 8009ad6:	46a1      	mov	r9, r4
 8009ad8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009adc:	2830      	cmp	r0, #48	@ 0x30
 8009ade:	d0fa      	beq.n	8009ad6 <__gethex+0x12>
 8009ae0:	eba9 0303 	sub.w	r3, r9, r3
 8009ae4:	f1a3 0b02 	sub.w	fp, r3, #2
 8009ae8:	f7ff ffd6 	bl	8009a98 <__hexdig_fun>
 8009aec:	4605      	mov	r5, r0
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d168      	bne.n	8009bc4 <__gethex+0x100>
 8009af2:	49a0      	ldr	r1, [pc, #640]	@ (8009d74 <__gethex+0x2b0>)
 8009af4:	2201      	movs	r2, #1
 8009af6:	4648      	mov	r0, r9
 8009af8:	f7ff f836 	bl	8008b68 <strncmp>
 8009afc:	4607      	mov	r7, r0
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d167      	bne.n	8009bd2 <__gethex+0x10e>
 8009b02:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009b06:	4626      	mov	r6, r4
 8009b08:	f7ff ffc6 	bl	8009a98 <__hexdig_fun>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	d062      	beq.n	8009bd6 <__gethex+0x112>
 8009b10:	4623      	mov	r3, r4
 8009b12:	7818      	ldrb	r0, [r3, #0]
 8009b14:	2830      	cmp	r0, #48	@ 0x30
 8009b16:	4699      	mov	r9, r3
 8009b18:	f103 0301 	add.w	r3, r3, #1
 8009b1c:	d0f9      	beq.n	8009b12 <__gethex+0x4e>
 8009b1e:	f7ff ffbb 	bl	8009a98 <__hexdig_fun>
 8009b22:	fab0 f580 	clz	r5, r0
 8009b26:	096d      	lsrs	r5, r5, #5
 8009b28:	f04f 0b01 	mov.w	fp, #1
 8009b2c:	464a      	mov	r2, r9
 8009b2e:	4616      	mov	r6, r2
 8009b30:	3201      	adds	r2, #1
 8009b32:	7830      	ldrb	r0, [r6, #0]
 8009b34:	f7ff ffb0 	bl	8009a98 <__hexdig_fun>
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	d1f8      	bne.n	8009b2e <__gethex+0x6a>
 8009b3c:	498d      	ldr	r1, [pc, #564]	@ (8009d74 <__gethex+0x2b0>)
 8009b3e:	2201      	movs	r2, #1
 8009b40:	4630      	mov	r0, r6
 8009b42:	f7ff f811 	bl	8008b68 <strncmp>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	d13f      	bne.n	8009bca <__gethex+0x106>
 8009b4a:	b944      	cbnz	r4, 8009b5e <__gethex+0x9a>
 8009b4c:	1c74      	adds	r4, r6, #1
 8009b4e:	4622      	mov	r2, r4
 8009b50:	4616      	mov	r6, r2
 8009b52:	3201      	adds	r2, #1
 8009b54:	7830      	ldrb	r0, [r6, #0]
 8009b56:	f7ff ff9f 	bl	8009a98 <__hexdig_fun>
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	d1f8      	bne.n	8009b50 <__gethex+0x8c>
 8009b5e:	1ba4      	subs	r4, r4, r6
 8009b60:	00a7      	lsls	r7, r4, #2
 8009b62:	7833      	ldrb	r3, [r6, #0]
 8009b64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009b68:	2b50      	cmp	r3, #80	@ 0x50
 8009b6a:	d13e      	bne.n	8009bea <__gethex+0x126>
 8009b6c:	7873      	ldrb	r3, [r6, #1]
 8009b6e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009b70:	d033      	beq.n	8009bda <__gethex+0x116>
 8009b72:	2b2d      	cmp	r3, #45	@ 0x2d
 8009b74:	d034      	beq.n	8009be0 <__gethex+0x11c>
 8009b76:	1c71      	adds	r1, r6, #1
 8009b78:	2400      	movs	r4, #0
 8009b7a:	7808      	ldrb	r0, [r1, #0]
 8009b7c:	f7ff ff8c 	bl	8009a98 <__hexdig_fun>
 8009b80:	1e43      	subs	r3, r0, #1
 8009b82:	b2db      	uxtb	r3, r3
 8009b84:	2b18      	cmp	r3, #24
 8009b86:	d830      	bhi.n	8009bea <__gethex+0x126>
 8009b88:	f1a0 0210 	sub.w	r2, r0, #16
 8009b8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b90:	f7ff ff82 	bl	8009a98 <__hexdig_fun>
 8009b94:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009b98:	fa5f fc8c 	uxtb.w	ip, ip
 8009b9c:	f1bc 0f18 	cmp.w	ip, #24
 8009ba0:	f04f 030a 	mov.w	r3, #10
 8009ba4:	d91e      	bls.n	8009be4 <__gethex+0x120>
 8009ba6:	b104      	cbz	r4, 8009baa <__gethex+0xe6>
 8009ba8:	4252      	negs	r2, r2
 8009baa:	4417      	add	r7, r2
 8009bac:	f8ca 1000 	str.w	r1, [sl]
 8009bb0:	b1ed      	cbz	r5, 8009bee <__gethex+0x12a>
 8009bb2:	f1bb 0f00 	cmp.w	fp, #0
 8009bb6:	bf0c      	ite	eq
 8009bb8:	2506      	moveq	r5, #6
 8009bba:	2500      	movne	r5, #0
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	b005      	add	sp, #20
 8009bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc4:	2500      	movs	r5, #0
 8009bc6:	462c      	mov	r4, r5
 8009bc8:	e7b0      	b.n	8009b2c <__gethex+0x68>
 8009bca:	2c00      	cmp	r4, #0
 8009bcc:	d1c7      	bne.n	8009b5e <__gethex+0x9a>
 8009bce:	4627      	mov	r7, r4
 8009bd0:	e7c7      	b.n	8009b62 <__gethex+0x9e>
 8009bd2:	464e      	mov	r6, r9
 8009bd4:	462f      	mov	r7, r5
 8009bd6:	2501      	movs	r5, #1
 8009bd8:	e7c3      	b.n	8009b62 <__gethex+0x9e>
 8009bda:	2400      	movs	r4, #0
 8009bdc:	1cb1      	adds	r1, r6, #2
 8009bde:	e7cc      	b.n	8009b7a <__gethex+0xb6>
 8009be0:	2401      	movs	r4, #1
 8009be2:	e7fb      	b.n	8009bdc <__gethex+0x118>
 8009be4:	fb03 0002 	mla	r0, r3, r2, r0
 8009be8:	e7ce      	b.n	8009b88 <__gethex+0xc4>
 8009bea:	4631      	mov	r1, r6
 8009bec:	e7de      	b.n	8009bac <__gethex+0xe8>
 8009bee:	eba6 0309 	sub.w	r3, r6, r9
 8009bf2:	3b01      	subs	r3, #1
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	2b07      	cmp	r3, #7
 8009bf8:	dc0a      	bgt.n	8009c10 <__gethex+0x14c>
 8009bfa:	9801      	ldr	r0, [sp, #4]
 8009bfc:	f001 f994 	bl	800af28 <_Balloc>
 8009c00:	4604      	mov	r4, r0
 8009c02:	b940      	cbnz	r0, 8009c16 <__gethex+0x152>
 8009c04:	4b5c      	ldr	r3, [pc, #368]	@ (8009d78 <__gethex+0x2b4>)
 8009c06:	4602      	mov	r2, r0
 8009c08:	21e4      	movs	r1, #228	@ 0xe4
 8009c0a:	485c      	ldr	r0, [pc, #368]	@ (8009d7c <__gethex+0x2b8>)
 8009c0c:	f002 f866 	bl	800bcdc <__assert_func>
 8009c10:	3101      	adds	r1, #1
 8009c12:	105b      	asrs	r3, r3, #1
 8009c14:	e7ef      	b.n	8009bf6 <__gethex+0x132>
 8009c16:	f100 0a14 	add.w	sl, r0, #20
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	4655      	mov	r5, sl
 8009c1e:	469b      	mov	fp, r3
 8009c20:	45b1      	cmp	r9, r6
 8009c22:	d337      	bcc.n	8009c94 <__gethex+0x1d0>
 8009c24:	f845 bb04 	str.w	fp, [r5], #4
 8009c28:	eba5 050a 	sub.w	r5, r5, sl
 8009c2c:	10ad      	asrs	r5, r5, #2
 8009c2e:	6125      	str	r5, [r4, #16]
 8009c30:	4658      	mov	r0, fp
 8009c32:	f001 fa6b 	bl	800b10c <__hi0bits>
 8009c36:	016d      	lsls	r5, r5, #5
 8009c38:	f8d8 6000 	ldr.w	r6, [r8]
 8009c3c:	1a2d      	subs	r5, r5, r0
 8009c3e:	42b5      	cmp	r5, r6
 8009c40:	dd54      	ble.n	8009cec <__gethex+0x228>
 8009c42:	1bad      	subs	r5, r5, r6
 8009c44:	4629      	mov	r1, r5
 8009c46:	4620      	mov	r0, r4
 8009c48:	f001 fdff 	bl	800b84a <__any_on>
 8009c4c:	4681      	mov	r9, r0
 8009c4e:	b178      	cbz	r0, 8009c70 <__gethex+0x1ac>
 8009c50:	1e6b      	subs	r3, r5, #1
 8009c52:	1159      	asrs	r1, r3, #5
 8009c54:	f003 021f 	and.w	r2, r3, #31
 8009c58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009c5c:	f04f 0901 	mov.w	r9, #1
 8009c60:	fa09 f202 	lsl.w	r2, r9, r2
 8009c64:	420a      	tst	r2, r1
 8009c66:	d003      	beq.n	8009c70 <__gethex+0x1ac>
 8009c68:	454b      	cmp	r3, r9
 8009c6a:	dc36      	bgt.n	8009cda <__gethex+0x216>
 8009c6c:	f04f 0902 	mov.w	r9, #2
 8009c70:	4629      	mov	r1, r5
 8009c72:	4620      	mov	r0, r4
 8009c74:	f7ff febe 	bl	80099f4 <rshift>
 8009c78:	442f      	add	r7, r5
 8009c7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c7e:	42bb      	cmp	r3, r7
 8009c80:	da42      	bge.n	8009d08 <__gethex+0x244>
 8009c82:	9801      	ldr	r0, [sp, #4]
 8009c84:	4621      	mov	r1, r4
 8009c86:	f001 f98f 	bl	800afa8 <_Bfree>
 8009c8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	25a3      	movs	r5, #163	@ 0xa3
 8009c92:	e793      	b.n	8009bbc <__gethex+0xf8>
 8009c94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009c98:	2a2e      	cmp	r2, #46	@ 0x2e
 8009c9a:	d012      	beq.n	8009cc2 <__gethex+0x1fe>
 8009c9c:	2b20      	cmp	r3, #32
 8009c9e:	d104      	bne.n	8009caa <__gethex+0x1e6>
 8009ca0:	f845 bb04 	str.w	fp, [r5], #4
 8009ca4:	f04f 0b00 	mov.w	fp, #0
 8009ca8:	465b      	mov	r3, fp
 8009caa:	7830      	ldrb	r0, [r6, #0]
 8009cac:	9303      	str	r3, [sp, #12]
 8009cae:	f7ff fef3 	bl	8009a98 <__hexdig_fun>
 8009cb2:	9b03      	ldr	r3, [sp, #12]
 8009cb4:	f000 000f 	and.w	r0, r0, #15
 8009cb8:	4098      	lsls	r0, r3
 8009cba:	ea4b 0b00 	orr.w	fp, fp, r0
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	e7ae      	b.n	8009c20 <__gethex+0x15c>
 8009cc2:	45b1      	cmp	r9, r6
 8009cc4:	d8ea      	bhi.n	8009c9c <__gethex+0x1d8>
 8009cc6:	492b      	ldr	r1, [pc, #172]	@ (8009d74 <__gethex+0x2b0>)
 8009cc8:	9303      	str	r3, [sp, #12]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f7fe ff4b 	bl	8008b68 <strncmp>
 8009cd2:	9b03      	ldr	r3, [sp, #12]
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d1e1      	bne.n	8009c9c <__gethex+0x1d8>
 8009cd8:	e7a2      	b.n	8009c20 <__gethex+0x15c>
 8009cda:	1ea9      	subs	r1, r5, #2
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f001 fdb4 	bl	800b84a <__any_on>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d0c2      	beq.n	8009c6c <__gethex+0x1a8>
 8009ce6:	f04f 0903 	mov.w	r9, #3
 8009cea:	e7c1      	b.n	8009c70 <__gethex+0x1ac>
 8009cec:	da09      	bge.n	8009d02 <__gethex+0x23e>
 8009cee:	1b75      	subs	r5, r6, r5
 8009cf0:	4621      	mov	r1, r4
 8009cf2:	9801      	ldr	r0, [sp, #4]
 8009cf4:	462a      	mov	r2, r5
 8009cf6:	f001 fb6f 	bl	800b3d8 <__lshift>
 8009cfa:	1b7f      	subs	r7, r7, r5
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	f100 0a14 	add.w	sl, r0, #20
 8009d02:	f04f 0900 	mov.w	r9, #0
 8009d06:	e7b8      	b.n	8009c7a <__gethex+0x1b6>
 8009d08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d0c:	42bd      	cmp	r5, r7
 8009d0e:	dd6f      	ble.n	8009df0 <__gethex+0x32c>
 8009d10:	1bed      	subs	r5, r5, r7
 8009d12:	42ae      	cmp	r6, r5
 8009d14:	dc34      	bgt.n	8009d80 <__gethex+0x2bc>
 8009d16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d1a:	2b02      	cmp	r3, #2
 8009d1c:	d022      	beq.n	8009d64 <__gethex+0x2a0>
 8009d1e:	2b03      	cmp	r3, #3
 8009d20:	d024      	beq.n	8009d6c <__gethex+0x2a8>
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d115      	bne.n	8009d52 <__gethex+0x28e>
 8009d26:	42ae      	cmp	r6, r5
 8009d28:	d113      	bne.n	8009d52 <__gethex+0x28e>
 8009d2a:	2e01      	cmp	r6, #1
 8009d2c:	d10b      	bne.n	8009d46 <__gethex+0x282>
 8009d2e:	9a02      	ldr	r2, [sp, #8]
 8009d30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	2301      	movs	r3, #1
 8009d38:	6123      	str	r3, [r4, #16]
 8009d3a:	f8ca 3000 	str.w	r3, [sl]
 8009d3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d40:	2562      	movs	r5, #98	@ 0x62
 8009d42:	601c      	str	r4, [r3, #0]
 8009d44:	e73a      	b.n	8009bbc <__gethex+0xf8>
 8009d46:	1e71      	subs	r1, r6, #1
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f001 fd7e 	bl	800b84a <__any_on>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d1ed      	bne.n	8009d2e <__gethex+0x26a>
 8009d52:	9801      	ldr	r0, [sp, #4]
 8009d54:	4621      	mov	r1, r4
 8009d56:	f001 f927 	bl	800afa8 <_Bfree>
 8009d5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	2550      	movs	r5, #80	@ 0x50
 8009d62:	e72b      	b.n	8009bbc <__gethex+0xf8>
 8009d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1f3      	bne.n	8009d52 <__gethex+0x28e>
 8009d6a:	e7e0      	b.n	8009d2e <__gethex+0x26a>
 8009d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1dd      	bne.n	8009d2e <__gethex+0x26a>
 8009d72:	e7ee      	b.n	8009d52 <__gethex+0x28e>
 8009d74:	0800c27b 	.word	0x0800c27b
 8009d78:	0800c455 	.word	0x0800c455
 8009d7c:	0800c466 	.word	0x0800c466
 8009d80:	1e6f      	subs	r7, r5, #1
 8009d82:	f1b9 0f00 	cmp.w	r9, #0
 8009d86:	d130      	bne.n	8009dea <__gethex+0x326>
 8009d88:	b127      	cbz	r7, 8009d94 <__gethex+0x2d0>
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f001 fd5c 	bl	800b84a <__any_on>
 8009d92:	4681      	mov	r9, r0
 8009d94:	117a      	asrs	r2, r7, #5
 8009d96:	2301      	movs	r3, #1
 8009d98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009d9c:	f007 071f 	and.w	r7, r7, #31
 8009da0:	40bb      	lsls	r3, r7
 8009da2:	4213      	tst	r3, r2
 8009da4:	4629      	mov	r1, r5
 8009da6:	4620      	mov	r0, r4
 8009da8:	bf18      	it	ne
 8009daa:	f049 0902 	orrne.w	r9, r9, #2
 8009dae:	f7ff fe21 	bl	80099f4 <rshift>
 8009db2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009db6:	1b76      	subs	r6, r6, r5
 8009db8:	2502      	movs	r5, #2
 8009dba:	f1b9 0f00 	cmp.w	r9, #0
 8009dbe:	d047      	beq.n	8009e50 <__gethex+0x38c>
 8009dc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d015      	beq.n	8009df4 <__gethex+0x330>
 8009dc8:	2b03      	cmp	r3, #3
 8009dca:	d017      	beq.n	8009dfc <__gethex+0x338>
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d109      	bne.n	8009de4 <__gethex+0x320>
 8009dd0:	f019 0f02 	tst.w	r9, #2
 8009dd4:	d006      	beq.n	8009de4 <__gethex+0x320>
 8009dd6:	f8da 3000 	ldr.w	r3, [sl]
 8009dda:	ea49 0903 	orr.w	r9, r9, r3
 8009dde:	f019 0f01 	tst.w	r9, #1
 8009de2:	d10e      	bne.n	8009e02 <__gethex+0x33e>
 8009de4:	f045 0510 	orr.w	r5, r5, #16
 8009de8:	e032      	b.n	8009e50 <__gethex+0x38c>
 8009dea:	f04f 0901 	mov.w	r9, #1
 8009dee:	e7d1      	b.n	8009d94 <__gethex+0x2d0>
 8009df0:	2501      	movs	r5, #1
 8009df2:	e7e2      	b.n	8009dba <__gethex+0x2f6>
 8009df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009df6:	f1c3 0301 	rsb	r3, r3, #1
 8009dfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d0f0      	beq.n	8009de4 <__gethex+0x320>
 8009e02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009e06:	f104 0314 	add.w	r3, r4, #20
 8009e0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009e0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009e12:	f04f 0c00 	mov.w	ip, #0
 8009e16:	4618      	mov	r0, r3
 8009e18:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e1c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009e20:	d01b      	beq.n	8009e5a <__gethex+0x396>
 8009e22:	3201      	adds	r2, #1
 8009e24:	6002      	str	r2, [r0, #0]
 8009e26:	2d02      	cmp	r5, #2
 8009e28:	f104 0314 	add.w	r3, r4, #20
 8009e2c:	d13c      	bne.n	8009ea8 <__gethex+0x3e4>
 8009e2e:	f8d8 2000 	ldr.w	r2, [r8]
 8009e32:	3a01      	subs	r2, #1
 8009e34:	42b2      	cmp	r2, r6
 8009e36:	d109      	bne.n	8009e4c <__gethex+0x388>
 8009e38:	1171      	asrs	r1, r6, #5
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009e40:	f006 061f 	and.w	r6, r6, #31
 8009e44:	fa02 f606 	lsl.w	r6, r2, r6
 8009e48:	421e      	tst	r6, r3
 8009e4a:	d13a      	bne.n	8009ec2 <__gethex+0x3fe>
 8009e4c:	f045 0520 	orr.w	r5, r5, #32
 8009e50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e52:	601c      	str	r4, [r3, #0]
 8009e54:	9b02      	ldr	r3, [sp, #8]
 8009e56:	601f      	str	r7, [r3, #0]
 8009e58:	e6b0      	b.n	8009bbc <__gethex+0xf8>
 8009e5a:	4299      	cmp	r1, r3
 8009e5c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009e60:	d8d9      	bhi.n	8009e16 <__gethex+0x352>
 8009e62:	68a3      	ldr	r3, [r4, #8]
 8009e64:	459b      	cmp	fp, r3
 8009e66:	db17      	blt.n	8009e98 <__gethex+0x3d4>
 8009e68:	6861      	ldr	r1, [r4, #4]
 8009e6a:	9801      	ldr	r0, [sp, #4]
 8009e6c:	3101      	adds	r1, #1
 8009e6e:	f001 f85b 	bl	800af28 <_Balloc>
 8009e72:	4681      	mov	r9, r0
 8009e74:	b918      	cbnz	r0, 8009e7e <__gethex+0x3ba>
 8009e76:	4b1a      	ldr	r3, [pc, #104]	@ (8009ee0 <__gethex+0x41c>)
 8009e78:	4602      	mov	r2, r0
 8009e7a:	2184      	movs	r1, #132	@ 0x84
 8009e7c:	e6c5      	b.n	8009c0a <__gethex+0x146>
 8009e7e:	6922      	ldr	r2, [r4, #16]
 8009e80:	3202      	adds	r2, #2
 8009e82:	f104 010c 	add.w	r1, r4, #12
 8009e86:	0092      	lsls	r2, r2, #2
 8009e88:	300c      	adds	r0, #12
 8009e8a:	f7fe fefe 	bl	8008c8a <memcpy>
 8009e8e:	4621      	mov	r1, r4
 8009e90:	9801      	ldr	r0, [sp, #4]
 8009e92:	f001 f889 	bl	800afa8 <_Bfree>
 8009e96:	464c      	mov	r4, r9
 8009e98:	6923      	ldr	r3, [r4, #16]
 8009e9a:	1c5a      	adds	r2, r3, #1
 8009e9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009ea0:	6122      	str	r2, [r4, #16]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	615a      	str	r2, [r3, #20]
 8009ea6:	e7be      	b.n	8009e26 <__gethex+0x362>
 8009ea8:	6922      	ldr	r2, [r4, #16]
 8009eaa:	455a      	cmp	r2, fp
 8009eac:	dd0b      	ble.n	8009ec6 <__gethex+0x402>
 8009eae:	2101      	movs	r1, #1
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f7ff fd9f 	bl	80099f4 <rshift>
 8009eb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009eba:	3701      	adds	r7, #1
 8009ebc:	42bb      	cmp	r3, r7
 8009ebe:	f6ff aee0 	blt.w	8009c82 <__gethex+0x1be>
 8009ec2:	2501      	movs	r5, #1
 8009ec4:	e7c2      	b.n	8009e4c <__gethex+0x388>
 8009ec6:	f016 061f 	ands.w	r6, r6, #31
 8009eca:	d0fa      	beq.n	8009ec2 <__gethex+0x3fe>
 8009ecc:	4453      	add	r3, sl
 8009ece:	f1c6 0620 	rsb	r6, r6, #32
 8009ed2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009ed6:	f001 f919 	bl	800b10c <__hi0bits>
 8009eda:	42b0      	cmp	r0, r6
 8009edc:	dbe7      	blt.n	8009eae <__gethex+0x3ea>
 8009ede:	e7f0      	b.n	8009ec2 <__gethex+0x3fe>
 8009ee0:	0800c455 	.word	0x0800c455

08009ee4 <L_shift>:
 8009ee4:	f1c2 0208 	rsb	r2, r2, #8
 8009ee8:	0092      	lsls	r2, r2, #2
 8009eea:	b570      	push	{r4, r5, r6, lr}
 8009eec:	f1c2 0620 	rsb	r6, r2, #32
 8009ef0:	6843      	ldr	r3, [r0, #4]
 8009ef2:	6804      	ldr	r4, [r0, #0]
 8009ef4:	fa03 f506 	lsl.w	r5, r3, r6
 8009ef8:	432c      	orrs	r4, r5
 8009efa:	40d3      	lsrs	r3, r2
 8009efc:	6004      	str	r4, [r0, #0]
 8009efe:	f840 3f04 	str.w	r3, [r0, #4]!
 8009f02:	4288      	cmp	r0, r1
 8009f04:	d3f4      	bcc.n	8009ef0 <L_shift+0xc>
 8009f06:	bd70      	pop	{r4, r5, r6, pc}

08009f08 <__match>:
 8009f08:	b530      	push	{r4, r5, lr}
 8009f0a:	6803      	ldr	r3, [r0, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f12:	b914      	cbnz	r4, 8009f1a <__match+0x12>
 8009f14:	6003      	str	r3, [r0, #0]
 8009f16:	2001      	movs	r0, #1
 8009f18:	bd30      	pop	{r4, r5, pc}
 8009f1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009f22:	2d19      	cmp	r5, #25
 8009f24:	bf98      	it	ls
 8009f26:	3220      	addls	r2, #32
 8009f28:	42a2      	cmp	r2, r4
 8009f2a:	d0f0      	beq.n	8009f0e <__match+0x6>
 8009f2c:	2000      	movs	r0, #0
 8009f2e:	e7f3      	b.n	8009f18 <__match+0x10>

08009f30 <__hexnan>:
 8009f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f34:	680b      	ldr	r3, [r1, #0]
 8009f36:	6801      	ldr	r1, [r0, #0]
 8009f38:	115e      	asrs	r6, r3, #5
 8009f3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009f3e:	f013 031f 	ands.w	r3, r3, #31
 8009f42:	b087      	sub	sp, #28
 8009f44:	bf18      	it	ne
 8009f46:	3604      	addne	r6, #4
 8009f48:	2500      	movs	r5, #0
 8009f4a:	1f37      	subs	r7, r6, #4
 8009f4c:	4682      	mov	sl, r0
 8009f4e:	4690      	mov	r8, r2
 8009f50:	9301      	str	r3, [sp, #4]
 8009f52:	f846 5c04 	str.w	r5, [r6, #-4]
 8009f56:	46b9      	mov	r9, r7
 8009f58:	463c      	mov	r4, r7
 8009f5a:	9502      	str	r5, [sp, #8]
 8009f5c:	46ab      	mov	fp, r5
 8009f5e:	784a      	ldrb	r2, [r1, #1]
 8009f60:	1c4b      	adds	r3, r1, #1
 8009f62:	9303      	str	r3, [sp, #12]
 8009f64:	b342      	cbz	r2, 8009fb8 <__hexnan+0x88>
 8009f66:	4610      	mov	r0, r2
 8009f68:	9105      	str	r1, [sp, #20]
 8009f6a:	9204      	str	r2, [sp, #16]
 8009f6c:	f7ff fd94 	bl	8009a98 <__hexdig_fun>
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d151      	bne.n	800a018 <__hexnan+0xe8>
 8009f74:	9a04      	ldr	r2, [sp, #16]
 8009f76:	9905      	ldr	r1, [sp, #20]
 8009f78:	2a20      	cmp	r2, #32
 8009f7a:	d818      	bhi.n	8009fae <__hexnan+0x7e>
 8009f7c:	9b02      	ldr	r3, [sp, #8]
 8009f7e:	459b      	cmp	fp, r3
 8009f80:	dd13      	ble.n	8009faa <__hexnan+0x7a>
 8009f82:	454c      	cmp	r4, r9
 8009f84:	d206      	bcs.n	8009f94 <__hexnan+0x64>
 8009f86:	2d07      	cmp	r5, #7
 8009f88:	dc04      	bgt.n	8009f94 <__hexnan+0x64>
 8009f8a:	462a      	mov	r2, r5
 8009f8c:	4649      	mov	r1, r9
 8009f8e:	4620      	mov	r0, r4
 8009f90:	f7ff ffa8 	bl	8009ee4 <L_shift>
 8009f94:	4544      	cmp	r4, r8
 8009f96:	d952      	bls.n	800a03e <__hexnan+0x10e>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	f1a4 0904 	sub.w	r9, r4, #4
 8009f9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fa2:	f8cd b008 	str.w	fp, [sp, #8]
 8009fa6:	464c      	mov	r4, r9
 8009fa8:	461d      	mov	r5, r3
 8009faa:	9903      	ldr	r1, [sp, #12]
 8009fac:	e7d7      	b.n	8009f5e <__hexnan+0x2e>
 8009fae:	2a29      	cmp	r2, #41	@ 0x29
 8009fb0:	d157      	bne.n	800a062 <__hexnan+0x132>
 8009fb2:	3102      	adds	r1, #2
 8009fb4:	f8ca 1000 	str.w	r1, [sl]
 8009fb8:	f1bb 0f00 	cmp.w	fp, #0
 8009fbc:	d051      	beq.n	800a062 <__hexnan+0x132>
 8009fbe:	454c      	cmp	r4, r9
 8009fc0:	d206      	bcs.n	8009fd0 <__hexnan+0xa0>
 8009fc2:	2d07      	cmp	r5, #7
 8009fc4:	dc04      	bgt.n	8009fd0 <__hexnan+0xa0>
 8009fc6:	462a      	mov	r2, r5
 8009fc8:	4649      	mov	r1, r9
 8009fca:	4620      	mov	r0, r4
 8009fcc:	f7ff ff8a 	bl	8009ee4 <L_shift>
 8009fd0:	4544      	cmp	r4, r8
 8009fd2:	d936      	bls.n	800a042 <__hexnan+0x112>
 8009fd4:	f1a8 0204 	sub.w	r2, r8, #4
 8009fd8:	4623      	mov	r3, r4
 8009fda:	f853 1b04 	ldr.w	r1, [r3], #4
 8009fde:	f842 1f04 	str.w	r1, [r2, #4]!
 8009fe2:	429f      	cmp	r7, r3
 8009fe4:	d2f9      	bcs.n	8009fda <__hexnan+0xaa>
 8009fe6:	1b3b      	subs	r3, r7, r4
 8009fe8:	f023 0303 	bic.w	r3, r3, #3
 8009fec:	3304      	adds	r3, #4
 8009fee:	3401      	adds	r4, #1
 8009ff0:	3e03      	subs	r6, #3
 8009ff2:	42b4      	cmp	r4, r6
 8009ff4:	bf88      	it	hi
 8009ff6:	2304      	movhi	r3, #4
 8009ff8:	4443      	add	r3, r8
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f843 2b04 	str.w	r2, [r3], #4
 800a000:	429f      	cmp	r7, r3
 800a002:	d2fb      	bcs.n	8009ffc <__hexnan+0xcc>
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	b91b      	cbnz	r3, 800a010 <__hexnan+0xe0>
 800a008:	4547      	cmp	r7, r8
 800a00a:	d128      	bne.n	800a05e <__hexnan+0x12e>
 800a00c:	2301      	movs	r3, #1
 800a00e:	603b      	str	r3, [r7, #0]
 800a010:	2005      	movs	r0, #5
 800a012:	b007      	add	sp, #28
 800a014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a018:	3501      	adds	r5, #1
 800a01a:	2d08      	cmp	r5, #8
 800a01c:	f10b 0b01 	add.w	fp, fp, #1
 800a020:	dd06      	ble.n	800a030 <__hexnan+0x100>
 800a022:	4544      	cmp	r4, r8
 800a024:	d9c1      	bls.n	8009faa <__hexnan+0x7a>
 800a026:	2300      	movs	r3, #0
 800a028:	f844 3c04 	str.w	r3, [r4, #-4]
 800a02c:	2501      	movs	r5, #1
 800a02e:	3c04      	subs	r4, #4
 800a030:	6822      	ldr	r2, [r4, #0]
 800a032:	f000 000f 	and.w	r0, r0, #15
 800a036:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a03a:	6020      	str	r0, [r4, #0]
 800a03c:	e7b5      	b.n	8009faa <__hexnan+0x7a>
 800a03e:	2508      	movs	r5, #8
 800a040:	e7b3      	b.n	8009faa <__hexnan+0x7a>
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0dd      	beq.n	800a004 <__hexnan+0xd4>
 800a048:	f1c3 0320 	rsb	r3, r3, #32
 800a04c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a050:	40da      	lsrs	r2, r3
 800a052:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a056:	4013      	ands	r3, r2
 800a058:	f846 3c04 	str.w	r3, [r6, #-4]
 800a05c:	e7d2      	b.n	800a004 <__hexnan+0xd4>
 800a05e:	3f04      	subs	r7, #4
 800a060:	e7d0      	b.n	800a004 <__hexnan+0xd4>
 800a062:	2004      	movs	r0, #4
 800a064:	e7d5      	b.n	800a012 <__hexnan+0xe2>

0800a066 <__ssputs_r>:
 800a066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a06a:	688e      	ldr	r6, [r1, #8]
 800a06c:	461f      	mov	r7, r3
 800a06e:	42be      	cmp	r6, r7
 800a070:	680b      	ldr	r3, [r1, #0]
 800a072:	4682      	mov	sl, r0
 800a074:	460c      	mov	r4, r1
 800a076:	4690      	mov	r8, r2
 800a078:	d82d      	bhi.n	800a0d6 <__ssputs_r+0x70>
 800a07a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a07e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a082:	d026      	beq.n	800a0d2 <__ssputs_r+0x6c>
 800a084:	6965      	ldr	r5, [r4, #20]
 800a086:	6909      	ldr	r1, [r1, #16]
 800a088:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a08c:	eba3 0901 	sub.w	r9, r3, r1
 800a090:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a094:	1c7b      	adds	r3, r7, #1
 800a096:	444b      	add	r3, r9
 800a098:	106d      	asrs	r5, r5, #1
 800a09a:	429d      	cmp	r5, r3
 800a09c:	bf38      	it	cc
 800a09e:	461d      	movcc	r5, r3
 800a0a0:	0553      	lsls	r3, r2, #21
 800a0a2:	d527      	bpl.n	800a0f4 <__ssputs_r+0x8e>
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	f000 fc6d 	bl	800a984 <_malloc_r>
 800a0aa:	4606      	mov	r6, r0
 800a0ac:	b360      	cbz	r0, 800a108 <__ssputs_r+0xa2>
 800a0ae:	6921      	ldr	r1, [r4, #16]
 800a0b0:	464a      	mov	r2, r9
 800a0b2:	f7fe fdea 	bl	8008c8a <memcpy>
 800a0b6:	89a3      	ldrh	r3, [r4, #12]
 800a0b8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0c0:	81a3      	strh	r3, [r4, #12]
 800a0c2:	6126      	str	r6, [r4, #16]
 800a0c4:	6165      	str	r5, [r4, #20]
 800a0c6:	444e      	add	r6, r9
 800a0c8:	eba5 0509 	sub.w	r5, r5, r9
 800a0cc:	6026      	str	r6, [r4, #0]
 800a0ce:	60a5      	str	r5, [r4, #8]
 800a0d0:	463e      	mov	r6, r7
 800a0d2:	42be      	cmp	r6, r7
 800a0d4:	d900      	bls.n	800a0d8 <__ssputs_r+0x72>
 800a0d6:	463e      	mov	r6, r7
 800a0d8:	6820      	ldr	r0, [r4, #0]
 800a0da:	4632      	mov	r2, r6
 800a0dc:	4641      	mov	r1, r8
 800a0de:	f001 fdb0 	bl	800bc42 <memmove>
 800a0e2:	68a3      	ldr	r3, [r4, #8]
 800a0e4:	1b9b      	subs	r3, r3, r6
 800a0e6:	60a3      	str	r3, [r4, #8]
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	4433      	add	r3, r6
 800a0ec:	6023      	str	r3, [r4, #0]
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f4:	462a      	mov	r2, r5
 800a0f6:	f001 fc03 	bl	800b900 <_realloc_r>
 800a0fa:	4606      	mov	r6, r0
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	d1e0      	bne.n	800a0c2 <__ssputs_r+0x5c>
 800a100:	6921      	ldr	r1, [r4, #16]
 800a102:	4650      	mov	r0, sl
 800a104:	f7ff fc2c 	bl	8009960 <_free_r>
 800a108:	230c      	movs	r3, #12
 800a10a:	f8ca 3000 	str.w	r3, [sl]
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a114:	81a3      	strh	r3, [r4, #12]
 800a116:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a11a:	e7e9      	b.n	800a0f0 <__ssputs_r+0x8a>

0800a11c <_svfiprintf_r>:
 800a11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a120:	4698      	mov	r8, r3
 800a122:	898b      	ldrh	r3, [r1, #12]
 800a124:	061b      	lsls	r3, r3, #24
 800a126:	b09d      	sub	sp, #116	@ 0x74
 800a128:	4607      	mov	r7, r0
 800a12a:	460d      	mov	r5, r1
 800a12c:	4614      	mov	r4, r2
 800a12e:	d510      	bpl.n	800a152 <_svfiprintf_r+0x36>
 800a130:	690b      	ldr	r3, [r1, #16]
 800a132:	b973      	cbnz	r3, 800a152 <_svfiprintf_r+0x36>
 800a134:	2140      	movs	r1, #64	@ 0x40
 800a136:	f000 fc25 	bl	800a984 <_malloc_r>
 800a13a:	6028      	str	r0, [r5, #0]
 800a13c:	6128      	str	r0, [r5, #16]
 800a13e:	b930      	cbnz	r0, 800a14e <_svfiprintf_r+0x32>
 800a140:	230c      	movs	r3, #12
 800a142:	603b      	str	r3, [r7, #0]
 800a144:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a148:	b01d      	add	sp, #116	@ 0x74
 800a14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a14e:	2340      	movs	r3, #64	@ 0x40
 800a150:	616b      	str	r3, [r5, #20]
 800a152:	2300      	movs	r3, #0
 800a154:	9309      	str	r3, [sp, #36]	@ 0x24
 800a156:	2320      	movs	r3, #32
 800a158:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a15c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a160:	2330      	movs	r3, #48	@ 0x30
 800a162:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a300 <_svfiprintf_r+0x1e4>
 800a166:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a16a:	f04f 0901 	mov.w	r9, #1
 800a16e:	4623      	mov	r3, r4
 800a170:	469a      	mov	sl, r3
 800a172:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a176:	b10a      	cbz	r2, 800a17c <_svfiprintf_r+0x60>
 800a178:	2a25      	cmp	r2, #37	@ 0x25
 800a17a:	d1f9      	bne.n	800a170 <_svfiprintf_r+0x54>
 800a17c:	ebba 0b04 	subs.w	fp, sl, r4
 800a180:	d00b      	beq.n	800a19a <_svfiprintf_r+0x7e>
 800a182:	465b      	mov	r3, fp
 800a184:	4622      	mov	r2, r4
 800a186:	4629      	mov	r1, r5
 800a188:	4638      	mov	r0, r7
 800a18a:	f7ff ff6c 	bl	800a066 <__ssputs_r>
 800a18e:	3001      	adds	r0, #1
 800a190:	f000 80a7 	beq.w	800a2e2 <_svfiprintf_r+0x1c6>
 800a194:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a196:	445a      	add	r2, fp
 800a198:	9209      	str	r2, [sp, #36]	@ 0x24
 800a19a:	f89a 3000 	ldrb.w	r3, [sl]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	f000 809f 	beq.w	800a2e2 <_svfiprintf_r+0x1c6>
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a1aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1ae:	f10a 0a01 	add.w	sl, sl, #1
 800a1b2:	9304      	str	r3, [sp, #16]
 800a1b4:	9307      	str	r3, [sp, #28]
 800a1b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1bc:	4654      	mov	r4, sl
 800a1be:	2205      	movs	r2, #5
 800a1c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1c4:	484e      	ldr	r0, [pc, #312]	@ (800a300 <_svfiprintf_r+0x1e4>)
 800a1c6:	f7f6 f82b 	bl	8000220 <memchr>
 800a1ca:	9a04      	ldr	r2, [sp, #16]
 800a1cc:	b9d8      	cbnz	r0, 800a206 <_svfiprintf_r+0xea>
 800a1ce:	06d0      	lsls	r0, r2, #27
 800a1d0:	bf44      	itt	mi
 800a1d2:	2320      	movmi	r3, #32
 800a1d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1d8:	0711      	lsls	r1, r2, #28
 800a1da:	bf44      	itt	mi
 800a1dc:	232b      	movmi	r3, #43	@ 0x2b
 800a1de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a1e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1e8:	d015      	beq.n	800a216 <_svfiprintf_r+0xfa>
 800a1ea:	9a07      	ldr	r2, [sp, #28]
 800a1ec:	4654      	mov	r4, sl
 800a1ee:	2000      	movs	r0, #0
 800a1f0:	f04f 0c0a 	mov.w	ip, #10
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1fa:	3b30      	subs	r3, #48	@ 0x30
 800a1fc:	2b09      	cmp	r3, #9
 800a1fe:	d94b      	bls.n	800a298 <_svfiprintf_r+0x17c>
 800a200:	b1b0      	cbz	r0, 800a230 <_svfiprintf_r+0x114>
 800a202:	9207      	str	r2, [sp, #28]
 800a204:	e014      	b.n	800a230 <_svfiprintf_r+0x114>
 800a206:	eba0 0308 	sub.w	r3, r0, r8
 800a20a:	fa09 f303 	lsl.w	r3, r9, r3
 800a20e:	4313      	orrs	r3, r2
 800a210:	9304      	str	r3, [sp, #16]
 800a212:	46a2      	mov	sl, r4
 800a214:	e7d2      	b.n	800a1bc <_svfiprintf_r+0xa0>
 800a216:	9b03      	ldr	r3, [sp, #12]
 800a218:	1d19      	adds	r1, r3, #4
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	9103      	str	r1, [sp, #12]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	bfbb      	ittet	lt
 800a222:	425b      	neglt	r3, r3
 800a224:	f042 0202 	orrlt.w	r2, r2, #2
 800a228:	9307      	strge	r3, [sp, #28]
 800a22a:	9307      	strlt	r3, [sp, #28]
 800a22c:	bfb8      	it	lt
 800a22e:	9204      	strlt	r2, [sp, #16]
 800a230:	7823      	ldrb	r3, [r4, #0]
 800a232:	2b2e      	cmp	r3, #46	@ 0x2e
 800a234:	d10a      	bne.n	800a24c <_svfiprintf_r+0x130>
 800a236:	7863      	ldrb	r3, [r4, #1]
 800a238:	2b2a      	cmp	r3, #42	@ 0x2a
 800a23a:	d132      	bne.n	800a2a2 <_svfiprintf_r+0x186>
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	1d1a      	adds	r2, r3, #4
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	9203      	str	r2, [sp, #12]
 800a244:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a248:	3402      	adds	r4, #2
 800a24a:	9305      	str	r3, [sp, #20]
 800a24c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a310 <_svfiprintf_r+0x1f4>
 800a250:	7821      	ldrb	r1, [r4, #0]
 800a252:	2203      	movs	r2, #3
 800a254:	4650      	mov	r0, sl
 800a256:	f7f5 ffe3 	bl	8000220 <memchr>
 800a25a:	b138      	cbz	r0, 800a26c <_svfiprintf_r+0x150>
 800a25c:	9b04      	ldr	r3, [sp, #16]
 800a25e:	eba0 000a 	sub.w	r0, r0, sl
 800a262:	2240      	movs	r2, #64	@ 0x40
 800a264:	4082      	lsls	r2, r0
 800a266:	4313      	orrs	r3, r2
 800a268:	3401      	adds	r4, #1
 800a26a:	9304      	str	r3, [sp, #16]
 800a26c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a270:	4824      	ldr	r0, [pc, #144]	@ (800a304 <_svfiprintf_r+0x1e8>)
 800a272:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a276:	2206      	movs	r2, #6
 800a278:	f7f5 ffd2 	bl	8000220 <memchr>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	d036      	beq.n	800a2ee <_svfiprintf_r+0x1d2>
 800a280:	4b21      	ldr	r3, [pc, #132]	@ (800a308 <_svfiprintf_r+0x1ec>)
 800a282:	bb1b      	cbnz	r3, 800a2cc <_svfiprintf_r+0x1b0>
 800a284:	9b03      	ldr	r3, [sp, #12]
 800a286:	3307      	adds	r3, #7
 800a288:	f023 0307 	bic.w	r3, r3, #7
 800a28c:	3308      	adds	r3, #8
 800a28e:	9303      	str	r3, [sp, #12]
 800a290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a292:	4433      	add	r3, r6
 800a294:	9309      	str	r3, [sp, #36]	@ 0x24
 800a296:	e76a      	b.n	800a16e <_svfiprintf_r+0x52>
 800a298:	fb0c 3202 	mla	r2, ip, r2, r3
 800a29c:	460c      	mov	r4, r1
 800a29e:	2001      	movs	r0, #1
 800a2a0:	e7a8      	b.n	800a1f4 <_svfiprintf_r+0xd8>
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	3401      	adds	r4, #1
 800a2a6:	9305      	str	r3, [sp, #20]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	f04f 0c0a 	mov.w	ip, #10
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2b4:	3a30      	subs	r2, #48	@ 0x30
 800a2b6:	2a09      	cmp	r2, #9
 800a2b8:	d903      	bls.n	800a2c2 <_svfiprintf_r+0x1a6>
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d0c6      	beq.n	800a24c <_svfiprintf_r+0x130>
 800a2be:	9105      	str	r1, [sp, #20]
 800a2c0:	e7c4      	b.n	800a24c <_svfiprintf_r+0x130>
 800a2c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	e7f0      	b.n	800a2ae <_svfiprintf_r+0x192>
 800a2cc:	ab03      	add	r3, sp, #12
 800a2ce:	9300      	str	r3, [sp, #0]
 800a2d0:	462a      	mov	r2, r5
 800a2d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a30c <_svfiprintf_r+0x1f0>)
 800a2d4:	a904      	add	r1, sp, #16
 800a2d6:	4638      	mov	r0, r7
 800a2d8:	f7fc fe32 	bl	8006f40 <_printf_float>
 800a2dc:	1c42      	adds	r2, r0, #1
 800a2de:	4606      	mov	r6, r0
 800a2e0:	d1d6      	bne.n	800a290 <_svfiprintf_r+0x174>
 800a2e2:	89ab      	ldrh	r3, [r5, #12]
 800a2e4:	065b      	lsls	r3, r3, #25
 800a2e6:	f53f af2d 	bmi.w	800a144 <_svfiprintf_r+0x28>
 800a2ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2ec:	e72c      	b.n	800a148 <_svfiprintf_r+0x2c>
 800a2ee:	ab03      	add	r3, sp, #12
 800a2f0:	9300      	str	r3, [sp, #0]
 800a2f2:	462a      	mov	r2, r5
 800a2f4:	4b05      	ldr	r3, [pc, #20]	@ (800a30c <_svfiprintf_r+0x1f0>)
 800a2f6:	a904      	add	r1, sp, #16
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f7fd f8b9 	bl	8007470 <_printf_i>
 800a2fe:	e7ed      	b.n	800a2dc <_svfiprintf_r+0x1c0>
 800a300:	0800c4c6 	.word	0x0800c4c6
 800a304:	0800c4d0 	.word	0x0800c4d0
 800a308:	08006f41 	.word	0x08006f41
 800a30c:	0800a067 	.word	0x0800a067
 800a310:	0800c4cc 	.word	0x0800c4cc

0800a314 <_sungetc_r>:
 800a314:	b538      	push	{r3, r4, r5, lr}
 800a316:	1c4b      	adds	r3, r1, #1
 800a318:	4614      	mov	r4, r2
 800a31a:	d103      	bne.n	800a324 <_sungetc_r+0x10>
 800a31c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a320:	4628      	mov	r0, r5
 800a322:	bd38      	pop	{r3, r4, r5, pc}
 800a324:	8993      	ldrh	r3, [r2, #12]
 800a326:	f023 0320 	bic.w	r3, r3, #32
 800a32a:	8193      	strh	r3, [r2, #12]
 800a32c:	6853      	ldr	r3, [r2, #4]
 800a32e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a330:	b2cd      	uxtb	r5, r1
 800a332:	b18a      	cbz	r2, 800a358 <_sungetc_r+0x44>
 800a334:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a336:	429a      	cmp	r2, r3
 800a338:	dd08      	ble.n	800a34c <_sungetc_r+0x38>
 800a33a:	6823      	ldr	r3, [r4, #0]
 800a33c:	1e5a      	subs	r2, r3, #1
 800a33e:	6022      	str	r2, [r4, #0]
 800a340:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a344:	6863      	ldr	r3, [r4, #4]
 800a346:	3301      	adds	r3, #1
 800a348:	6063      	str	r3, [r4, #4]
 800a34a:	e7e9      	b.n	800a320 <_sungetc_r+0xc>
 800a34c:	4621      	mov	r1, r4
 800a34e:	f001 fa9d 	bl	800b88c <__submore>
 800a352:	2800      	cmp	r0, #0
 800a354:	d0f1      	beq.n	800a33a <_sungetc_r+0x26>
 800a356:	e7e1      	b.n	800a31c <_sungetc_r+0x8>
 800a358:	6921      	ldr	r1, [r4, #16]
 800a35a:	6822      	ldr	r2, [r4, #0]
 800a35c:	b141      	cbz	r1, 800a370 <_sungetc_r+0x5c>
 800a35e:	4291      	cmp	r1, r2
 800a360:	d206      	bcs.n	800a370 <_sungetc_r+0x5c>
 800a362:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800a366:	42a9      	cmp	r1, r5
 800a368:	d102      	bne.n	800a370 <_sungetc_r+0x5c>
 800a36a:	3a01      	subs	r2, #1
 800a36c:	6022      	str	r2, [r4, #0]
 800a36e:	e7ea      	b.n	800a346 <_sungetc_r+0x32>
 800a370:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800a374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a378:	6363      	str	r3, [r4, #52]	@ 0x34
 800a37a:	2303      	movs	r3, #3
 800a37c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a37e:	4623      	mov	r3, r4
 800a380:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a384:	6023      	str	r3, [r4, #0]
 800a386:	2301      	movs	r3, #1
 800a388:	e7de      	b.n	800a348 <_sungetc_r+0x34>

0800a38a <__ssrefill_r>:
 800a38a:	b510      	push	{r4, lr}
 800a38c:	460c      	mov	r4, r1
 800a38e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a390:	b169      	cbz	r1, 800a3ae <__ssrefill_r+0x24>
 800a392:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a396:	4299      	cmp	r1, r3
 800a398:	d001      	beq.n	800a39e <__ssrefill_r+0x14>
 800a39a:	f7ff fae1 	bl	8009960 <_free_r>
 800a39e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3a0:	6063      	str	r3, [r4, #4]
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	6360      	str	r0, [r4, #52]	@ 0x34
 800a3a6:	b113      	cbz	r3, 800a3ae <__ssrefill_r+0x24>
 800a3a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a3aa:	6023      	str	r3, [r4, #0]
 800a3ac:	bd10      	pop	{r4, pc}
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	6023      	str	r3, [r4, #0]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	6063      	str	r3, [r4, #4]
 800a3b6:	89a3      	ldrh	r3, [r4, #12]
 800a3b8:	f043 0320 	orr.w	r3, r3, #32
 800a3bc:	81a3      	strh	r3, [r4, #12]
 800a3be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3c2:	e7f3      	b.n	800a3ac <__ssrefill_r+0x22>

0800a3c4 <__ssvfiscanf_r>:
 800a3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c8:	460c      	mov	r4, r1
 800a3ca:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800a3ce:	2100      	movs	r1, #0
 800a3d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a3d4:	49a5      	ldr	r1, [pc, #660]	@ (800a66c <__ssvfiscanf_r+0x2a8>)
 800a3d6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a3d8:	f10d 0804 	add.w	r8, sp, #4
 800a3dc:	49a4      	ldr	r1, [pc, #656]	@ (800a670 <__ssvfiscanf_r+0x2ac>)
 800a3de:	4fa5      	ldr	r7, [pc, #660]	@ (800a674 <__ssvfiscanf_r+0x2b0>)
 800a3e0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a3e4:	4606      	mov	r6, r0
 800a3e6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	7813      	ldrb	r3, [r2, #0]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f000 8158 	beq.w	800a6a2 <__ssvfiscanf_r+0x2de>
 800a3f2:	5cf9      	ldrb	r1, [r7, r3]
 800a3f4:	f011 0108 	ands.w	r1, r1, #8
 800a3f8:	f102 0501 	add.w	r5, r2, #1
 800a3fc:	d019      	beq.n	800a432 <__ssvfiscanf_r+0x6e>
 800a3fe:	6863      	ldr	r3, [r4, #4]
 800a400:	2b00      	cmp	r3, #0
 800a402:	dd0f      	ble.n	800a424 <__ssvfiscanf_r+0x60>
 800a404:	6823      	ldr	r3, [r4, #0]
 800a406:	781a      	ldrb	r2, [r3, #0]
 800a408:	5cba      	ldrb	r2, [r7, r2]
 800a40a:	0712      	lsls	r2, r2, #28
 800a40c:	d401      	bmi.n	800a412 <__ssvfiscanf_r+0x4e>
 800a40e:	462a      	mov	r2, r5
 800a410:	e7eb      	b.n	800a3ea <__ssvfiscanf_r+0x26>
 800a412:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a414:	3201      	adds	r2, #1
 800a416:	9245      	str	r2, [sp, #276]	@ 0x114
 800a418:	6862      	ldr	r2, [r4, #4]
 800a41a:	3301      	adds	r3, #1
 800a41c:	3a01      	subs	r2, #1
 800a41e:	6062      	str	r2, [r4, #4]
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	e7ec      	b.n	800a3fe <__ssvfiscanf_r+0x3a>
 800a424:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a426:	4621      	mov	r1, r4
 800a428:	4630      	mov	r0, r6
 800a42a:	4798      	blx	r3
 800a42c:	2800      	cmp	r0, #0
 800a42e:	d0e9      	beq.n	800a404 <__ssvfiscanf_r+0x40>
 800a430:	e7ed      	b.n	800a40e <__ssvfiscanf_r+0x4a>
 800a432:	2b25      	cmp	r3, #37	@ 0x25
 800a434:	d012      	beq.n	800a45c <__ssvfiscanf_r+0x98>
 800a436:	4699      	mov	r9, r3
 800a438:	6863      	ldr	r3, [r4, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	f340 8093 	ble.w	800a566 <__ssvfiscanf_r+0x1a2>
 800a440:	6822      	ldr	r2, [r4, #0]
 800a442:	7813      	ldrb	r3, [r2, #0]
 800a444:	454b      	cmp	r3, r9
 800a446:	f040 812c 	bne.w	800a6a2 <__ssvfiscanf_r+0x2de>
 800a44a:	6863      	ldr	r3, [r4, #4]
 800a44c:	3b01      	subs	r3, #1
 800a44e:	6063      	str	r3, [r4, #4]
 800a450:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a452:	3201      	adds	r2, #1
 800a454:	3301      	adds	r3, #1
 800a456:	6022      	str	r2, [r4, #0]
 800a458:	9345      	str	r3, [sp, #276]	@ 0x114
 800a45a:	e7d8      	b.n	800a40e <__ssvfiscanf_r+0x4a>
 800a45c:	9141      	str	r1, [sp, #260]	@ 0x104
 800a45e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a460:	7853      	ldrb	r3, [r2, #1]
 800a462:	2b2a      	cmp	r3, #42	@ 0x2a
 800a464:	bf02      	ittt	eq
 800a466:	2310      	moveq	r3, #16
 800a468:	1c95      	addeq	r5, r2, #2
 800a46a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a46c:	220a      	movs	r2, #10
 800a46e:	46a9      	mov	r9, r5
 800a470:	f819 1b01 	ldrb.w	r1, [r9], #1
 800a474:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a478:	2b09      	cmp	r3, #9
 800a47a:	d91e      	bls.n	800a4ba <__ssvfiscanf_r+0xf6>
 800a47c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800a678 <__ssvfiscanf_r+0x2b4>
 800a480:	2203      	movs	r2, #3
 800a482:	4650      	mov	r0, sl
 800a484:	f7f5 fecc 	bl	8000220 <memchr>
 800a488:	b138      	cbz	r0, 800a49a <__ssvfiscanf_r+0xd6>
 800a48a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a48c:	eba0 000a 	sub.w	r0, r0, sl
 800a490:	2301      	movs	r3, #1
 800a492:	4083      	lsls	r3, r0
 800a494:	4313      	orrs	r3, r2
 800a496:	9341      	str	r3, [sp, #260]	@ 0x104
 800a498:	464d      	mov	r5, r9
 800a49a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a49e:	2b78      	cmp	r3, #120	@ 0x78
 800a4a0:	d806      	bhi.n	800a4b0 <__ssvfiscanf_r+0xec>
 800a4a2:	2b57      	cmp	r3, #87	@ 0x57
 800a4a4:	d810      	bhi.n	800a4c8 <__ssvfiscanf_r+0x104>
 800a4a6:	2b25      	cmp	r3, #37	@ 0x25
 800a4a8:	d0c5      	beq.n	800a436 <__ssvfiscanf_r+0x72>
 800a4aa:	d857      	bhi.n	800a55c <__ssvfiscanf_r+0x198>
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d065      	beq.n	800a57c <__ssvfiscanf_r+0x1b8>
 800a4b0:	2303      	movs	r3, #3
 800a4b2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a4b4:	230a      	movs	r3, #10
 800a4b6:	9342      	str	r3, [sp, #264]	@ 0x108
 800a4b8:	e078      	b.n	800a5ac <__ssvfiscanf_r+0x1e8>
 800a4ba:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a4bc:	fb02 1103 	mla	r1, r2, r3, r1
 800a4c0:	3930      	subs	r1, #48	@ 0x30
 800a4c2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a4c4:	464d      	mov	r5, r9
 800a4c6:	e7d2      	b.n	800a46e <__ssvfiscanf_r+0xaa>
 800a4c8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a4cc:	2a20      	cmp	r2, #32
 800a4ce:	d8ef      	bhi.n	800a4b0 <__ssvfiscanf_r+0xec>
 800a4d0:	a101      	add	r1, pc, #4	@ (adr r1, 800a4d8 <__ssvfiscanf_r+0x114>)
 800a4d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a4d6:	bf00      	nop
 800a4d8:	0800a58b 	.word	0x0800a58b
 800a4dc:	0800a4b1 	.word	0x0800a4b1
 800a4e0:	0800a4b1 	.word	0x0800a4b1
 800a4e4:	0800a5e5 	.word	0x0800a5e5
 800a4e8:	0800a4b1 	.word	0x0800a4b1
 800a4ec:	0800a4b1 	.word	0x0800a4b1
 800a4f0:	0800a4b1 	.word	0x0800a4b1
 800a4f4:	0800a4b1 	.word	0x0800a4b1
 800a4f8:	0800a4b1 	.word	0x0800a4b1
 800a4fc:	0800a4b1 	.word	0x0800a4b1
 800a500:	0800a4b1 	.word	0x0800a4b1
 800a504:	0800a5fb 	.word	0x0800a5fb
 800a508:	0800a5e1 	.word	0x0800a5e1
 800a50c:	0800a563 	.word	0x0800a563
 800a510:	0800a563 	.word	0x0800a563
 800a514:	0800a563 	.word	0x0800a563
 800a518:	0800a4b1 	.word	0x0800a4b1
 800a51c:	0800a59d 	.word	0x0800a59d
 800a520:	0800a4b1 	.word	0x0800a4b1
 800a524:	0800a4b1 	.word	0x0800a4b1
 800a528:	0800a4b1 	.word	0x0800a4b1
 800a52c:	0800a4b1 	.word	0x0800a4b1
 800a530:	0800a60b 	.word	0x0800a60b
 800a534:	0800a5a5 	.word	0x0800a5a5
 800a538:	0800a583 	.word	0x0800a583
 800a53c:	0800a4b1 	.word	0x0800a4b1
 800a540:	0800a4b1 	.word	0x0800a4b1
 800a544:	0800a607 	.word	0x0800a607
 800a548:	0800a4b1 	.word	0x0800a4b1
 800a54c:	0800a5e1 	.word	0x0800a5e1
 800a550:	0800a4b1 	.word	0x0800a4b1
 800a554:	0800a4b1 	.word	0x0800a4b1
 800a558:	0800a58b 	.word	0x0800a58b
 800a55c:	3b45      	subs	r3, #69	@ 0x45
 800a55e:	2b02      	cmp	r3, #2
 800a560:	d8a6      	bhi.n	800a4b0 <__ssvfiscanf_r+0xec>
 800a562:	2305      	movs	r3, #5
 800a564:	e021      	b.n	800a5aa <__ssvfiscanf_r+0x1e6>
 800a566:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a568:	4621      	mov	r1, r4
 800a56a:	4630      	mov	r0, r6
 800a56c:	4798      	blx	r3
 800a56e:	2800      	cmp	r0, #0
 800a570:	f43f af66 	beq.w	800a440 <__ssvfiscanf_r+0x7c>
 800a574:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a576:	2800      	cmp	r0, #0
 800a578:	f040 808b 	bne.w	800a692 <__ssvfiscanf_r+0x2ce>
 800a57c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a580:	e08b      	b.n	800a69a <__ssvfiscanf_r+0x2d6>
 800a582:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a584:	f042 0220 	orr.w	r2, r2, #32
 800a588:	9241      	str	r2, [sp, #260]	@ 0x104
 800a58a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a58c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a590:	9241      	str	r2, [sp, #260]	@ 0x104
 800a592:	2210      	movs	r2, #16
 800a594:	2b6e      	cmp	r3, #110	@ 0x6e
 800a596:	9242      	str	r2, [sp, #264]	@ 0x108
 800a598:	d902      	bls.n	800a5a0 <__ssvfiscanf_r+0x1dc>
 800a59a:	e005      	b.n	800a5a8 <__ssvfiscanf_r+0x1e4>
 800a59c:	2300      	movs	r3, #0
 800a59e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a5a0:	2303      	movs	r3, #3
 800a5a2:	e002      	b.n	800a5aa <__ssvfiscanf_r+0x1e6>
 800a5a4:	2308      	movs	r3, #8
 800a5a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800a5a8:	2304      	movs	r3, #4
 800a5aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a5ac:	6863      	ldr	r3, [r4, #4]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	dd39      	ble.n	800a626 <__ssvfiscanf_r+0x262>
 800a5b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5b4:	0659      	lsls	r1, r3, #25
 800a5b6:	d404      	bmi.n	800a5c2 <__ssvfiscanf_r+0x1fe>
 800a5b8:	6823      	ldr	r3, [r4, #0]
 800a5ba:	781a      	ldrb	r2, [r3, #0]
 800a5bc:	5cba      	ldrb	r2, [r7, r2]
 800a5be:	0712      	lsls	r2, r2, #28
 800a5c0:	d438      	bmi.n	800a634 <__ssvfiscanf_r+0x270>
 800a5c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a5c4:	2b02      	cmp	r3, #2
 800a5c6:	dc47      	bgt.n	800a658 <__ssvfiscanf_r+0x294>
 800a5c8:	466b      	mov	r3, sp
 800a5ca:	4622      	mov	r2, r4
 800a5cc:	a941      	add	r1, sp, #260	@ 0x104
 800a5ce:	4630      	mov	r0, r6
 800a5d0:	f000 fa6a 	bl	800aaa8 <_scanf_chars>
 800a5d4:	2801      	cmp	r0, #1
 800a5d6:	d064      	beq.n	800a6a2 <__ssvfiscanf_r+0x2de>
 800a5d8:	2802      	cmp	r0, #2
 800a5da:	f47f af18 	bne.w	800a40e <__ssvfiscanf_r+0x4a>
 800a5de:	e7c9      	b.n	800a574 <__ssvfiscanf_r+0x1b0>
 800a5e0:	220a      	movs	r2, #10
 800a5e2:	e7d7      	b.n	800a594 <__ssvfiscanf_r+0x1d0>
 800a5e4:	4629      	mov	r1, r5
 800a5e6:	4640      	mov	r0, r8
 800a5e8:	f000 fbac 	bl	800ad44 <__sccl>
 800a5ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5f2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5f4:	4605      	mov	r5, r0
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e7d7      	b.n	800a5aa <__ssvfiscanf_r+0x1e6>
 800a5fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a5fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a600:	9341      	str	r3, [sp, #260]	@ 0x104
 800a602:	2300      	movs	r3, #0
 800a604:	e7d1      	b.n	800a5aa <__ssvfiscanf_r+0x1e6>
 800a606:	2302      	movs	r3, #2
 800a608:	e7cf      	b.n	800a5aa <__ssvfiscanf_r+0x1e6>
 800a60a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a60c:	06c3      	lsls	r3, r0, #27
 800a60e:	f53f aefe 	bmi.w	800a40e <__ssvfiscanf_r+0x4a>
 800a612:	9b00      	ldr	r3, [sp, #0]
 800a614:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a616:	1d19      	adds	r1, r3, #4
 800a618:	9100      	str	r1, [sp, #0]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	07c0      	lsls	r0, r0, #31
 800a61e:	bf4c      	ite	mi
 800a620:	801a      	strhmi	r2, [r3, #0]
 800a622:	601a      	strpl	r2, [r3, #0]
 800a624:	e6f3      	b.n	800a40e <__ssvfiscanf_r+0x4a>
 800a626:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a628:	4621      	mov	r1, r4
 800a62a:	4630      	mov	r0, r6
 800a62c:	4798      	blx	r3
 800a62e:	2800      	cmp	r0, #0
 800a630:	d0bf      	beq.n	800a5b2 <__ssvfiscanf_r+0x1ee>
 800a632:	e79f      	b.n	800a574 <__ssvfiscanf_r+0x1b0>
 800a634:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a636:	3201      	adds	r2, #1
 800a638:	9245      	str	r2, [sp, #276]	@ 0x114
 800a63a:	6862      	ldr	r2, [r4, #4]
 800a63c:	3a01      	subs	r2, #1
 800a63e:	2a00      	cmp	r2, #0
 800a640:	6062      	str	r2, [r4, #4]
 800a642:	dd02      	ble.n	800a64a <__ssvfiscanf_r+0x286>
 800a644:	3301      	adds	r3, #1
 800a646:	6023      	str	r3, [r4, #0]
 800a648:	e7b6      	b.n	800a5b8 <__ssvfiscanf_r+0x1f4>
 800a64a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a64c:	4621      	mov	r1, r4
 800a64e:	4630      	mov	r0, r6
 800a650:	4798      	blx	r3
 800a652:	2800      	cmp	r0, #0
 800a654:	d0b0      	beq.n	800a5b8 <__ssvfiscanf_r+0x1f4>
 800a656:	e78d      	b.n	800a574 <__ssvfiscanf_r+0x1b0>
 800a658:	2b04      	cmp	r3, #4
 800a65a:	dc0f      	bgt.n	800a67c <__ssvfiscanf_r+0x2b8>
 800a65c:	466b      	mov	r3, sp
 800a65e:	4622      	mov	r2, r4
 800a660:	a941      	add	r1, sp, #260	@ 0x104
 800a662:	4630      	mov	r0, r6
 800a664:	f000 fa7a 	bl	800ab5c <_scanf_i>
 800a668:	e7b4      	b.n	800a5d4 <__ssvfiscanf_r+0x210>
 800a66a:	bf00      	nop
 800a66c:	0800a315 	.word	0x0800a315
 800a670:	0800a38b 	.word	0x0800a38b
 800a674:	0800c2d9 	.word	0x0800c2d9
 800a678:	0800c4cc 	.word	0x0800c4cc
 800a67c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6a8 <__ssvfiscanf_r+0x2e4>)
 800a67e:	2b00      	cmp	r3, #0
 800a680:	f43f aec5 	beq.w	800a40e <__ssvfiscanf_r+0x4a>
 800a684:	466b      	mov	r3, sp
 800a686:	4622      	mov	r2, r4
 800a688:	a941      	add	r1, sp, #260	@ 0x104
 800a68a:	4630      	mov	r0, r6
 800a68c:	f7fd f810 	bl	80076b0 <_scanf_float>
 800a690:	e7a0      	b.n	800a5d4 <__ssvfiscanf_r+0x210>
 800a692:	89a3      	ldrh	r3, [r4, #12]
 800a694:	065b      	lsls	r3, r3, #25
 800a696:	f53f af71 	bmi.w	800a57c <__ssvfiscanf_r+0x1b8>
 800a69a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800a69e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a6a4:	e7f9      	b.n	800a69a <__ssvfiscanf_r+0x2d6>
 800a6a6:	bf00      	nop
 800a6a8:	080076b1 	.word	0x080076b1

0800a6ac <__sfputc_r>:
 800a6ac:	6893      	ldr	r3, [r2, #8]
 800a6ae:	3b01      	subs	r3, #1
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	b410      	push	{r4}
 800a6b4:	6093      	str	r3, [r2, #8]
 800a6b6:	da08      	bge.n	800a6ca <__sfputc_r+0x1e>
 800a6b8:	6994      	ldr	r4, [r2, #24]
 800a6ba:	42a3      	cmp	r3, r4
 800a6bc:	db01      	blt.n	800a6c2 <__sfputc_r+0x16>
 800a6be:	290a      	cmp	r1, #10
 800a6c0:	d103      	bne.n	800a6ca <__sfputc_r+0x1e>
 800a6c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6c6:	f001 b9b9 	b.w	800ba3c <__swbuf_r>
 800a6ca:	6813      	ldr	r3, [r2, #0]
 800a6cc:	1c58      	adds	r0, r3, #1
 800a6ce:	6010      	str	r0, [r2, #0]
 800a6d0:	7019      	strb	r1, [r3, #0]
 800a6d2:	4608      	mov	r0, r1
 800a6d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6d8:	4770      	bx	lr

0800a6da <__sfputs_r>:
 800a6da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6dc:	4606      	mov	r6, r0
 800a6de:	460f      	mov	r7, r1
 800a6e0:	4614      	mov	r4, r2
 800a6e2:	18d5      	adds	r5, r2, r3
 800a6e4:	42ac      	cmp	r4, r5
 800a6e6:	d101      	bne.n	800a6ec <__sfputs_r+0x12>
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	e007      	b.n	800a6fc <__sfputs_r+0x22>
 800a6ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6f0:	463a      	mov	r2, r7
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	f7ff ffda 	bl	800a6ac <__sfputc_r>
 800a6f8:	1c43      	adds	r3, r0, #1
 800a6fa:	d1f3      	bne.n	800a6e4 <__sfputs_r+0xa>
 800a6fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a700 <_vfiprintf_r>:
 800a700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a704:	460d      	mov	r5, r1
 800a706:	b09d      	sub	sp, #116	@ 0x74
 800a708:	4614      	mov	r4, r2
 800a70a:	4698      	mov	r8, r3
 800a70c:	4606      	mov	r6, r0
 800a70e:	b118      	cbz	r0, 800a718 <_vfiprintf_r+0x18>
 800a710:	6a03      	ldr	r3, [r0, #32]
 800a712:	b90b      	cbnz	r3, 800a718 <_vfiprintf_r+0x18>
 800a714:	f7fd fafc 	bl	8007d10 <__sinit>
 800a718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a71a:	07d9      	lsls	r1, r3, #31
 800a71c:	d405      	bmi.n	800a72a <_vfiprintf_r+0x2a>
 800a71e:	89ab      	ldrh	r3, [r5, #12]
 800a720:	059a      	lsls	r2, r3, #22
 800a722:	d402      	bmi.n	800a72a <_vfiprintf_r+0x2a>
 800a724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a726:	f7fe faae 	bl	8008c86 <__retarget_lock_acquire_recursive>
 800a72a:	89ab      	ldrh	r3, [r5, #12]
 800a72c:	071b      	lsls	r3, r3, #28
 800a72e:	d501      	bpl.n	800a734 <_vfiprintf_r+0x34>
 800a730:	692b      	ldr	r3, [r5, #16]
 800a732:	b99b      	cbnz	r3, 800a75c <_vfiprintf_r+0x5c>
 800a734:	4629      	mov	r1, r5
 800a736:	4630      	mov	r0, r6
 800a738:	f001 f9be 	bl	800bab8 <__swsetup_r>
 800a73c:	b170      	cbz	r0, 800a75c <_vfiprintf_r+0x5c>
 800a73e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a740:	07dc      	lsls	r4, r3, #31
 800a742:	d504      	bpl.n	800a74e <_vfiprintf_r+0x4e>
 800a744:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a748:	b01d      	add	sp, #116	@ 0x74
 800a74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a74e:	89ab      	ldrh	r3, [r5, #12]
 800a750:	0598      	lsls	r0, r3, #22
 800a752:	d4f7      	bmi.n	800a744 <_vfiprintf_r+0x44>
 800a754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a756:	f7fe fa97 	bl	8008c88 <__retarget_lock_release_recursive>
 800a75a:	e7f3      	b.n	800a744 <_vfiprintf_r+0x44>
 800a75c:	2300      	movs	r3, #0
 800a75e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a760:	2320      	movs	r3, #32
 800a762:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a766:	f8cd 800c 	str.w	r8, [sp, #12]
 800a76a:	2330      	movs	r3, #48	@ 0x30
 800a76c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a91c <_vfiprintf_r+0x21c>
 800a770:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a774:	f04f 0901 	mov.w	r9, #1
 800a778:	4623      	mov	r3, r4
 800a77a:	469a      	mov	sl, r3
 800a77c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a780:	b10a      	cbz	r2, 800a786 <_vfiprintf_r+0x86>
 800a782:	2a25      	cmp	r2, #37	@ 0x25
 800a784:	d1f9      	bne.n	800a77a <_vfiprintf_r+0x7a>
 800a786:	ebba 0b04 	subs.w	fp, sl, r4
 800a78a:	d00b      	beq.n	800a7a4 <_vfiprintf_r+0xa4>
 800a78c:	465b      	mov	r3, fp
 800a78e:	4622      	mov	r2, r4
 800a790:	4629      	mov	r1, r5
 800a792:	4630      	mov	r0, r6
 800a794:	f7ff ffa1 	bl	800a6da <__sfputs_r>
 800a798:	3001      	adds	r0, #1
 800a79a:	f000 80a7 	beq.w	800a8ec <_vfiprintf_r+0x1ec>
 800a79e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7a0:	445a      	add	r2, fp
 800a7a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f000 809f 	beq.w	800a8ec <_vfiprintf_r+0x1ec>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7b8:	f10a 0a01 	add.w	sl, sl, #1
 800a7bc:	9304      	str	r3, [sp, #16]
 800a7be:	9307      	str	r3, [sp, #28]
 800a7c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7c6:	4654      	mov	r4, sl
 800a7c8:	2205      	movs	r2, #5
 800a7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7ce:	4853      	ldr	r0, [pc, #332]	@ (800a91c <_vfiprintf_r+0x21c>)
 800a7d0:	f7f5 fd26 	bl	8000220 <memchr>
 800a7d4:	9a04      	ldr	r2, [sp, #16]
 800a7d6:	b9d8      	cbnz	r0, 800a810 <_vfiprintf_r+0x110>
 800a7d8:	06d1      	lsls	r1, r2, #27
 800a7da:	bf44      	itt	mi
 800a7dc:	2320      	movmi	r3, #32
 800a7de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7e2:	0713      	lsls	r3, r2, #28
 800a7e4:	bf44      	itt	mi
 800a7e6:	232b      	movmi	r3, #43	@ 0x2b
 800a7e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a7f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7f2:	d015      	beq.n	800a820 <_vfiprintf_r+0x120>
 800a7f4:	9a07      	ldr	r2, [sp, #28]
 800a7f6:	4654      	mov	r4, sl
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	f04f 0c0a 	mov.w	ip, #10
 800a7fe:	4621      	mov	r1, r4
 800a800:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a804:	3b30      	subs	r3, #48	@ 0x30
 800a806:	2b09      	cmp	r3, #9
 800a808:	d94b      	bls.n	800a8a2 <_vfiprintf_r+0x1a2>
 800a80a:	b1b0      	cbz	r0, 800a83a <_vfiprintf_r+0x13a>
 800a80c:	9207      	str	r2, [sp, #28]
 800a80e:	e014      	b.n	800a83a <_vfiprintf_r+0x13a>
 800a810:	eba0 0308 	sub.w	r3, r0, r8
 800a814:	fa09 f303 	lsl.w	r3, r9, r3
 800a818:	4313      	orrs	r3, r2
 800a81a:	9304      	str	r3, [sp, #16]
 800a81c:	46a2      	mov	sl, r4
 800a81e:	e7d2      	b.n	800a7c6 <_vfiprintf_r+0xc6>
 800a820:	9b03      	ldr	r3, [sp, #12]
 800a822:	1d19      	adds	r1, r3, #4
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	9103      	str	r1, [sp, #12]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	bfbb      	ittet	lt
 800a82c:	425b      	neglt	r3, r3
 800a82e:	f042 0202 	orrlt.w	r2, r2, #2
 800a832:	9307      	strge	r3, [sp, #28]
 800a834:	9307      	strlt	r3, [sp, #28]
 800a836:	bfb8      	it	lt
 800a838:	9204      	strlt	r2, [sp, #16]
 800a83a:	7823      	ldrb	r3, [r4, #0]
 800a83c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a83e:	d10a      	bne.n	800a856 <_vfiprintf_r+0x156>
 800a840:	7863      	ldrb	r3, [r4, #1]
 800a842:	2b2a      	cmp	r3, #42	@ 0x2a
 800a844:	d132      	bne.n	800a8ac <_vfiprintf_r+0x1ac>
 800a846:	9b03      	ldr	r3, [sp, #12]
 800a848:	1d1a      	adds	r2, r3, #4
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	9203      	str	r2, [sp, #12]
 800a84e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a852:	3402      	adds	r4, #2
 800a854:	9305      	str	r3, [sp, #20]
 800a856:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a92c <_vfiprintf_r+0x22c>
 800a85a:	7821      	ldrb	r1, [r4, #0]
 800a85c:	2203      	movs	r2, #3
 800a85e:	4650      	mov	r0, sl
 800a860:	f7f5 fcde 	bl	8000220 <memchr>
 800a864:	b138      	cbz	r0, 800a876 <_vfiprintf_r+0x176>
 800a866:	9b04      	ldr	r3, [sp, #16]
 800a868:	eba0 000a 	sub.w	r0, r0, sl
 800a86c:	2240      	movs	r2, #64	@ 0x40
 800a86e:	4082      	lsls	r2, r0
 800a870:	4313      	orrs	r3, r2
 800a872:	3401      	adds	r4, #1
 800a874:	9304      	str	r3, [sp, #16]
 800a876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a87a:	4829      	ldr	r0, [pc, #164]	@ (800a920 <_vfiprintf_r+0x220>)
 800a87c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a880:	2206      	movs	r2, #6
 800a882:	f7f5 fccd 	bl	8000220 <memchr>
 800a886:	2800      	cmp	r0, #0
 800a888:	d03f      	beq.n	800a90a <_vfiprintf_r+0x20a>
 800a88a:	4b26      	ldr	r3, [pc, #152]	@ (800a924 <_vfiprintf_r+0x224>)
 800a88c:	bb1b      	cbnz	r3, 800a8d6 <_vfiprintf_r+0x1d6>
 800a88e:	9b03      	ldr	r3, [sp, #12]
 800a890:	3307      	adds	r3, #7
 800a892:	f023 0307 	bic.w	r3, r3, #7
 800a896:	3308      	adds	r3, #8
 800a898:	9303      	str	r3, [sp, #12]
 800a89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a89c:	443b      	add	r3, r7
 800a89e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8a0:	e76a      	b.n	800a778 <_vfiprintf_r+0x78>
 800a8a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	2001      	movs	r0, #1
 800a8aa:	e7a8      	b.n	800a7fe <_vfiprintf_r+0xfe>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	3401      	adds	r4, #1
 800a8b0:	9305      	str	r3, [sp, #20]
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	f04f 0c0a 	mov.w	ip, #10
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8be:	3a30      	subs	r2, #48	@ 0x30
 800a8c0:	2a09      	cmp	r2, #9
 800a8c2:	d903      	bls.n	800a8cc <_vfiprintf_r+0x1cc>
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d0c6      	beq.n	800a856 <_vfiprintf_r+0x156>
 800a8c8:	9105      	str	r1, [sp, #20]
 800a8ca:	e7c4      	b.n	800a856 <_vfiprintf_r+0x156>
 800a8cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	e7f0      	b.n	800a8b8 <_vfiprintf_r+0x1b8>
 800a8d6:	ab03      	add	r3, sp, #12
 800a8d8:	9300      	str	r3, [sp, #0]
 800a8da:	462a      	mov	r2, r5
 800a8dc:	4b12      	ldr	r3, [pc, #72]	@ (800a928 <_vfiprintf_r+0x228>)
 800a8de:	a904      	add	r1, sp, #16
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	f7fc fb2d 	bl	8006f40 <_printf_float>
 800a8e6:	4607      	mov	r7, r0
 800a8e8:	1c78      	adds	r0, r7, #1
 800a8ea:	d1d6      	bne.n	800a89a <_vfiprintf_r+0x19a>
 800a8ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8ee:	07d9      	lsls	r1, r3, #31
 800a8f0:	d405      	bmi.n	800a8fe <_vfiprintf_r+0x1fe>
 800a8f2:	89ab      	ldrh	r3, [r5, #12]
 800a8f4:	059a      	lsls	r2, r3, #22
 800a8f6:	d402      	bmi.n	800a8fe <_vfiprintf_r+0x1fe>
 800a8f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8fa:	f7fe f9c5 	bl	8008c88 <__retarget_lock_release_recursive>
 800a8fe:	89ab      	ldrh	r3, [r5, #12]
 800a900:	065b      	lsls	r3, r3, #25
 800a902:	f53f af1f 	bmi.w	800a744 <_vfiprintf_r+0x44>
 800a906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a908:	e71e      	b.n	800a748 <_vfiprintf_r+0x48>
 800a90a:	ab03      	add	r3, sp, #12
 800a90c:	9300      	str	r3, [sp, #0]
 800a90e:	462a      	mov	r2, r5
 800a910:	4b05      	ldr	r3, [pc, #20]	@ (800a928 <_vfiprintf_r+0x228>)
 800a912:	a904      	add	r1, sp, #16
 800a914:	4630      	mov	r0, r6
 800a916:	f7fc fdab 	bl	8007470 <_printf_i>
 800a91a:	e7e4      	b.n	800a8e6 <_vfiprintf_r+0x1e6>
 800a91c:	0800c4c6 	.word	0x0800c4c6
 800a920:	0800c4d0 	.word	0x0800c4d0
 800a924:	08006f41 	.word	0x08006f41
 800a928:	0800a6db 	.word	0x0800a6db
 800a92c:	0800c4cc 	.word	0x0800c4cc

0800a930 <malloc>:
 800a930:	4b02      	ldr	r3, [pc, #8]	@ (800a93c <malloc+0xc>)
 800a932:	4601      	mov	r1, r0
 800a934:	6818      	ldr	r0, [r3, #0]
 800a936:	f000 b825 	b.w	800a984 <_malloc_r>
 800a93a:	bf00      	nop
 800a93c:	2000019c 	.word	0x2000019c

0800a940 <sbrk_aligned>:
 800a940:	b570      	push	{r4, r5, r6, lr}
 800a942:	4e0f      	ldr	r6, [pc, #60]	@ (800a980 <sbrk_aligned+0x40>)
 800a944:	460c      	mov	r4, r1
 800a946:	6831      	ldr	r1, [r6, #0]
 800a948:	4605      	mov	r5, r0
 800a94a:	b911      	cbnz	r1, 800a952 <sbrk_aligned+0x12>
 800a94c:	f001 f9b6 	bl	800bcbc <_sbrk_r>
 800a950:	6030      	str	r0, [r6, #0]
 800a952:	4621      	mov	r1, r4
 800a954:	4628      	mov	r0, r5
 800a956:	f001 f9b1 	bl	800bcbc <_sbrk_r>
 800a95a:	1c43      	adds	r3, r0, #1
 800a95c:	d103      	bne.n	800a966 <sbrk_aligned+0x26>
 800a95e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a962:	4620      	mov	r0, r4
 800a964:	bd70      	pop	{r4, r5, r6, pc}
 800a966:	1cc4      	adds	r4, r0, #3
 800a968:	f024 0403 	bic.w	r4, r4, #3
 800a96c:	42a0      	cmp	r0, r4
 800a96e:	d0f8      	beq.n	800a962 <sbrk_aligned+0x22>
 800a970:	1a21      	subs	r1, r4, r0
 800a972:	4628      	mov	r0, r5
 800a974:	f001 f9a2 	bl	800bcbc <_sbrk_r>
 800a978:	3001      	adds	r0, #1
 800a97a:	d1f2      	bne.n	800a962 <sbrk_aligned+0x22>
 800a97c:	e7ef      	b.n	800a95e <sbrk_aligned+0x1e>
 800a97e:	bf00      	nop
 800a980:	20000790 	.word	0x20000790

0800a984 <_malloc_r>:
 800a984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a988:	1ccd      	adds	r5, r1, #3
 800a98a:	f025 0503 	bic.w	r5, r5, #3
 800a98e:	3508      	adds	r5, #8
 800a990:	2d0c      	cmp	r5, #12
 800a992:	bf38      	it	cc
 800a994:	250c      	movcc	r5, #12
 800a996:	2d00      	cmp	r5, #0
 800a998:	4606      	mov	r6, r0
 800a99a:	db01      	blt.n	800a9a0 <_malloc_r+0x1c>
 800a99c:	42a9      	cmp	r1, r5
 800a99e:	d904      	bls.n	800a9aa <_malloc_r+0x26>
 800a9a0:	230c      	movs	r3, #12
 800a9a2:	6033      	str	r3, [r6, #0]
 800a9a4:	2000      	movs	r0, #0
 800a9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa80 <_malloc_r+0xfc>
 800a9ae:	f000 faaf 	bl	800af10 <__malloc_lock>
 800a9b2:	f8d8 3000 	ldr.w	r3, [r8]
 800a9b6:	461c      	mov	r4, r3
 800a9b8:	bb44      	cbnz	r4, 800aa0c <_malloc_r+0x88>
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	4630      	mov	r0, r6
 800a9be:	f7ff ffbf 	bl	800a940 <sbrk_aligned>
 800a9c2:	1c43      	adds	r3, r0, #1
 800a9c4:	4604      	mov	r4, r0
 800a9c6:	d158      	bne.n	800aa7a <_malloc_r+0xf6>
 800a9c8:	f8d8 4000 	ldr.w	r4, [r8]
 800a9cc:	4627      	mov	r7, r4
 800a9ce:	2f00      	cmp	r7, #0
 800a9d0:	d143      	bne.n	800aa5a <_malloc_r+0xd6>
 800a9d2:	2c00      	cmp	r4, #0
 800a9d4:	d04b      	beq.n	800aa6e <_malloc_r+0xea>
 800a9d6:	6823      	ldr	r3, [r4, #0]
 800a9d8:	4639      	mov	r1, r7
 800a9da:	4630      	mov	r0, r6
 800a9dc:	eb04 0903 	add.w	r9, r4, r3
 800a9e0:	f001 f96c 	bl	800bcbc <_sbrk_r>
 800a9e4:	4581      	cmp	r9, r0
 800a9e6:	d142      	bne.n	800aa6e <_malloc_r+0xea>
 800a9e8:	6821      	ldr	r1, [r4, #0]
 800a9ea:	1a6d      	subs	r5, r5, r1
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f7ff ffa6 	bl	800a940 <sbrk_aligned>
 800a9f4:	3001      	adds	r0, #1
 800a9f6:	d03a      	beq.n	800aa6e <_malloc_r+0xea>
 800a9f8:	6823      	ldr	r3, [r4, #0]
 800a9fa:	442b      	add	r3, r5
 800a9fc:	6023      	str	r3, [r4, #0]
 800a9fe:	f8d8 3000 	ldr.w	r3, [r8]
 800aa02:	685a      	ldr	r2, [r3, #4]
 800aa04:	bb62      	cbnz	r2, 800aa60 <_malloc_r+0xdc>
 800aa06:	f8c8 7000 	str.w	r7, [r8]
 800aa0a:	e00f      	b.n	800aa2c <_malloc_r+0xa8>
 800aa0c:	6822      	ldr	r2, [r4, #0]
 800aa0e:	1b52      	subs	r2, r2, r5
 800aa10:	d420      	bmi.n	800aa54 <_malloc_r+0xd0>
 800aa12:	2a0b      	cmp	r2, #11
 800aa14:	d917      	bls.n	800aa46 <_malloc_r+0xc2>
 800aa16:	1961      	adds	r1, r4, r5
 800aa18:	42a3      	cmp	r3, r4
 800aa1a:	6025      	str	r5, [r4, #0]
 800aa1c:	bf18      	it	ne
 800aa1e:	6059      	strne	r1, [r3, #4]
 800aa20:	6863      	ldr	r3, [r4, #4]
 800aa22:	bf08      	it	eq
 800aa24:	f8c8 1000 	streq.w	r1, [r8]
 800aa28:	5162      	str	r2, [r4, r5]
 800aa2a:	604b      	str	r3, [r1, #4]
 800aa2c:	4630      	mov	r0, r6
 800aa2e:	f000 fa75 	bl	800af1c <__malloc_unlock>
 800aa32:	f104 000b 	add.w	r0, r4, #11
 800aa36:	1d23      	adds	r3, r4, #4
 800aa38:	f020 0007 	bic.w	r0, r0, #7
 800aa3c:	1ac2      	subs	r2, r0, r3
 800aa3e:	bf1c      	itt	ne
 800aa40:	1a1b      	subne	r3, r3, r0
 800aa42:	50a3      	strne	r3, [r4, r2]
 800aa44:	e7af      	b.n	800a9a6 <_malloc_r+0x22>
 800aa46:	6862      	ldr	r2, [r4, #4]
 800aa48:	42a3      	cmp	r3, r4
 800aa4a:	bf0c      	ite	eq
 800aa4c:	f8c8 2000 	streq.w	r2, [r8]
 800aa50:	605a      	strne	r2, [r3, #4]
 800aa52:	e7eb      	b.n	800aa2c <_malloc_r+0xa8>
 800aa54:	4623      	mov	r3, r4
 800aa56:	6864      	ldr	r4, [r4, #4]
 800aa58:	e7ae      	b.n	800a9b8 <_malloc_r+0x34>
 800aa5a:	463c      	mov	r4, r7
 800aa5c:	687f      	ldr	r7, [r7, #4]
 800aa5e:	e7b6      	b.n	800a9ce <_malloc_r+0x4a>
 800aa60:	461a      	mov	r2, r3
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	42a3      	cmp	r3, r4
 800aa66:	d1fb      	bne.n	800aa60 <_malloc_r+0xdc>
 800aa68:	2300      	movs	r3, #0
 800aa6a:	6053      	str	r3, [r2, #4]
 800aa6c:	e7de      	b.n	800aa2c <_malloc_r+0xa8>
 800aa6e:	230c      	movs	r3, #12
 800aa70:	6033      	str	r3, [r6, #0]
 800aa72:	4630      	mov	r0, r6
 800aa74:	f000 fa52 	bl	800af1c <__malloc_unlock>
 800aa78:	e794      	b.n	800a9a4 <_malloc_r+0x20>
 800aa7a:	6005      	str	r5, [r0, #0]
 800aa7c:	e7d6      	b.n	800aa2c <_malloc_r+0xa8>
 800aa7e:	bf00      	nop
 800aa80:	20000794 	.word	0x20000794

0800aa84 <__ascii_mbtowc>:
 800aa84:	b082      	sub	sp, #8
 800aa86:	b901      	cbnz	r1, 800aa8a <__ascii_mbtowc+0x6>
 800aa88:	a901      	add	r1, sp, #4
 800aa8a:	b142      	cbz	r2, 800aa9e <__ascii_mbtowc+0x1a>
 800aa8c:	b14b      	cbz	r3, 800aaa2 <__ascii_mbtowc+0x1e>
 800aa8e:	7813      	ldrb	r3, [r2, #0]
 800aa90:	600b      	str	r3, [r1, #0]
 800aa92:	7812      	ldrb	r2, [r2, #0]
 800aa94:	1e10      	subs	r0, r2, #0
 800aa96:	bf18      	it	ne
 800aa98:	2001      	movne	r0, #1
 800aa9a:	b002      	add	sp, #8
 800aa9c:	4770      	bx	lr
 800aa9e:	4610      	mov	r0, r2
 800aaa0:	e7fb      	b.n	800aa9a <__ascii_mbtowc+0x16>
 800aaa2:	f06f 0001 	mvn.w	r0, #1
 800aaa6:	e7f8      	b.n	800aa9a <__ascii_mbtowc+0x16>

0800aaa8 <_scanf_chars>:
 800aaa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaac:	4615      	mov	r5, r2
 800aaae:	688a      	ldr	r2, [r1, #8]
 800aab0:	4680      	mov	r8, r0
 800aab2:	460c      	mov	r4, r1
 800aab4:	b932      	cbnz	r2, 800aac4 <_scanf_chars+0x1c>
 800aab6:	698a      	ldr	r2, [r1, #24]
 800aab8:	2a00      	cmp	r2, #0
 800aaba:	bf14      	ite	ne
 800aabc:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800aac0:	2201      	moveq	r2, #1
 800aac2:	608a      	str	r2, [r1, #8]
 800aac4:	6822      	ldr	r2, [r4, #0]
 800aac6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ab58 <_scanf_chars+0xb0>
 800aaca:	06d1      	lsls	r1, r2, #27
 800aacc:	bf5f      	itttt	pl
 800aace:	681a      	ldrpl	r2, [r3, #0]
 800aad0:	1d11      	addpl	r1, r2, #4
 800aad2:	6019      	strpl	r1, [r3, #0]
 800aad4:	6816      	ldrpl	r6, [r2, #0]
 800aad6:	2700      	movs	r7, #0
 800aad8:	69a0      	ldr	r0, [r4, #24]
 800aada:	b188      	cbz	r0, 800ab00 <_scanf_chars+0x58>
 800aadc:	2801      	cmp	r0, #1
 800aade:	d107      	bne.n	800aaf0 <_scanf_chars+0x48>
 800aae0:	682b      	ldr	r3, [r5, #0]
 800aae2:	781a      	ldrb	r2, [r3, #0]
 800aae4:	6963      	ldr	r3, [r4, #20]
 800aae6:	5c9b      	ldrb	r3, [r3, r2]
 800aae8:	b953      	cbnz	r3, 800ab00 <_scanf_chars+0x58>
 800aaea:	2f00      	cmp	r7, #0
 800aaec:	d031      	beq.n	800ab52 <_scanf_chars+0xaa>
 800aaee:	e022      	b.n	800ab36 <_scanf_chars+0x8e>
 800aaf0:	2802      	cmp	r0, #2
 800aaf2:	d120      	bne.n	800ab36 <_scanf_chars+0x8e>
 800aaf4:	682b      	ldr	r3, [r5, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	f819 3003 	ldrb.w	r3, [r9, r3]
 800aafc:	071b      	lsls	r3, r3, #28
 800aafe:	d41a      	bmi.n	800ab36 <_scanf_chars+0x8e>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	06da      	lsls	r2, r3, #27
 800ab04:	bf5e      	ittt	pl
 800ab06:	682b      	ldrpl	r3, [r5, #0]
 800ab08:	781b      	ldrbpl	r3, [r3, #0]
 800ab0a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ab0e:	682a      	ldr	r2, [r5, #0]
 800ab10:	686b      	ldr	r3, [r5, #4]
 800ab12:	3201      	adds	r2, #1
 800ab14:	602a      	str	r2, [r5, #0]
 800ab16:	68a2      	ldr	r2, [r4, #8]
 800ab18:	3b01      	subs	r3, #1
 800ab1a:	3a01      	subs	r2, #1
 800ab1c:	606b      	str	r3, [r5, #4]
 800ab1e:	3701      	adds	r7, #1
 800ab20:	60a2      	str	r2, [r4, #8]
 800ab22:	b142      	cbz	r2, 800ab36 <_scanf_chars+0x8e>
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	dcd7      	bgt.n	800aad8 <_scanf_chars+0x30>
 800ab28:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ab2c:	4629      	mov	r1, r5
 800ab2e:	4640      	mov	r0, r8
 800ab30:	4798      	blx	r3
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d0d0      	beq.n	800aad8 <_scanf_chars+0x30>
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	f013 0310 	ands.w	r3, r3, #16
 800ab3c:	d105      	bne.n	800ab4a <_scanf_chars+0xa2>
 800ab3e:	68e2      	ldr	r2, [r4, #12]
 800ab40:	3201      	adds	r2, #1
 800ab42:	60e2      	str	r2, [r4, #12]
 800ab44:	69a2      	ldr	r2, [r4, #24]
 800ab46:	b102      	cbz	r2, 800ab4a <_scanf_chars+0xa2>
 800ab48:	7033      	strb	r3, [r6, #0]
 800ab4a:	6923      	ldr	r3, [r4, #16]
 800ab4c:	443b      	add	r3, r7
 800ab4e:	6123      	str	r3, [r4, #16]
 800ab50:	2000      	movs	r0, #0
 800ab52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab56:	bf00      	nop
 800ab58:	0800c2d9 	.word	0x0800c2d9

0800ab5c <_scanf_i>:
 800ab5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab60:	4698      	mov	r8, r3
 800ab62:	4b74      	ldr	r3, [pc, #464]	@ (800ad34 <_scanf_i+0x1d8>)
 800ab64:	460c      	mov	r4, r1
 800ab66:	4682      	mov	sl, r0
 800ab68:	4616      	mov	r6, r2
 800ab6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	ab03      	add	r3, sp, #12
 800ab72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ab76:	4b70      	ldr	r3, [pc, #448]	@ (800ad38 <_scanf_i+0x1dc>)
 800ab78:	69a1      	ldr	r1, [r4, #24]
 800ab7a:	4a70      	ldr	r2, [pc, #448]	@ (800ad3c <_scanf_i+0x1e0>)
 800ab7c:	2903      	cmp	r1, #3
 800ab7e:	bf08      	it	eq
 800ab80:	461a      	moveq	r2, r3
 800ab82:	68a3      	ldr	r3, [r4, #8]
 800ab84:	9201      	str	r2, [sp, #4]
 800ab86:	1e5a      	subs	r2, r3, #1
 800ab88:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ab8c:	bf88      	it	hi
 800ab8e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ab92:	4627      	mov	r7, r4
 800ab94:	bf82      	ittt	hi
 800ab96:	eb03 0905 	addhi.w	r9, r3, r5
 800ab9a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ab9e:	60a3      	strhi	r3, [r4, #8]
 800aba0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800aba4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800aba8:	bf98      	it	ls
 800abaa:	f04f 0900 	movls.w	r9, #0
 800abae:	6023      	str	r3, [r4, #0]
 800abb0:	463d      	mov	r5, r7
 800abb2:	f04f 0b00 	mov.w	fp, #0
 800abb6:	6831      	ldr	r1, [r6, #0]
 800abb8:	ab03      	add	r3, sp, #12
 800abba:	7809      	ldrb	r1, [r1, #0]
 800abbc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800abc0:	2202      	movs	r2, #2
 800abc2:	f7f5 fb2d 	bl	8000220 <memchr>
 800abc6:	b328      	cbz	r0, 800ac14 <_scanf_i+0xb8>
 800abc8:	f1bb 0f01 	cmp.w	fp, #1
 800abcc:	d159      	bne.n	800ac82 <_scanf_i+0x126>
 800abce:	6862      	ldr	r2, [r4, #4]
 800abd0:	b92a      	cbnz	r2, 800abde <_scanf_i+0x82>
 800abd2:	6822      	ldr	r2, [r4, #0]
 800abd4:	2108      	movs	r1, #8
 800abd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800abda:	6061      	str	r1, [r4, #4]
 800abdc:	6022      	str	r2, [r4, #0]
 800abde:	6822      	ldr	r2, [r4, #0]
 800abe0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800abe4:	6022      	str	r2, [r4, #0]
 800abe6:	68a2      	ldr	r2, [r4, #8]
 800abe8:	1e51      	subs	r1, r2, #1
 800abea:	60a1      	str	r1, [r4, #8]
 800abec:	b192      	cbz	r2, 800ac14 <_scanf_i+0xb8>
 800abee:	6832      	ldr	r2, [r6, #0]
 800abf0:	1c51      	adds	r1, r2, #1
 800abf2:	6031      	str	r1, [r6, #0]
 800abf4:	7812      	ldrb	r2, [r2, #0]
 800abf6:	f805 2b01 	strb.w	r2, [r5], #1
 800abfa:	6872      	ldr	r2, [r6, #4]
 800abfc:	3a01      	subs	r2, #1
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	6072      	str	r2, [r6, #4]
 800ac02:	dc07      	bgt.n	800ac14 <_scanf_i+0xb8>
 800ac04:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ac08:	4631      	mov	r1, r6
 800ac0a:	4650      	mov	r0, sl
 800ac0c:	4790      	blx	r2
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f040 8085 	bne.w	800ad1e <_scanf_i+0x1c2>
 800ac14:	f10b 0b01 	add.w	fp, fp, #1
 800ac18:	f1bb 0f03 	cmp.w	fp, #3
 800ac1c:	d1cb      	bne.n	800abb6 <_scanf_i+0x5a>
 800ac1e:	6863      	ldr	r3, [r4, #4]
 800ac20:	b90b      	cbnz	r3, 800ac26 <_scanf_i+0xca>
 800ac22:	230a      	movs	r3, #10
 800ac24:	6063      	str	r3, [r4, #4]
 800ac26:	6863      	ldr	r3, [r4, #4]
 800ac28:	4945      	ldr	r1, [pc, #276]	@ (800ad40 <_scanf_i+0x1e4>)
 800ac2a:	6960      	ldr	r0, [r4, #20]
 800ac2c:	1ac9      	subs	r1, r1, r3
 800ac2e:	f000 f889 	bl	800ad44 <__sccl>
 800ac32:	f04f 0b00 	mov.w	fp, #0
 800ac36:	68a3      	ldr	r3, [r4, #8]
 800ac38:	6822      	ldr	r2, [r4, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d03d      	beq.n	800acba <_scanf_i+0x15e>
 800ac3e:	6831      	ldr	r1, [r6, #0]
 800ac40:	6960      	ldr	r0, [r4, #20]
 800ac42:	f891 c000 	ldrb.w	ip, [r1]
 800ac46:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d035      	beq.n	800acba <_scanf_i+0x15e>
 800ac4e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ac52:	d124      	bne.n	800ac9e <_scanf_i+0x142>
 800ac54:	0510      	lsls	r0, r2, #20
 800ac56:	d522      	bpl.n	800ac9e <_scanf_i+0x142>
 800ac58:	f10b 0b01 	add.w	fp, fp, #1
 800ac5c:	f1b9 0f00 	cmp.w	r9, #0
 800ac60:	d003      	beq.n	800ac6a <_scanf_i+0x10e>
 800ac62:	3301      	adds	r3, #1
 800ac64:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800ac68:	60a3      	str	r3, [r4, #8]
 800ac6a:	6873      	ldr	r3, [r6, #4]
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	6073      	str	r3, [r6, #4]
 800ac72:	dd1b      	ble.n	800acac <_scanf_i+0x150>
 800ac74:	6833      	ldr	r3, [r6, #0]
 800ac76:	3301      	adds	r3, #1
 800ac78:	6033      	str	r3, [r6, #0]
 800ac7a:	68a3      	ldr	r3, [r4, #8]
 800ac7c:	3b01      	subs	r3, #1
 800ac7e:	60a3      	str	r3, [r4, #8]
 800ac80:	e7d9      	b.n	800ac36 <_scanf_i+0xda>
 800ac82:	f1bb 0f02 	cmp.w	fp, #2
 800ac86:	d1ae      	bne.n	800abe6 <_scanf_i+0x8a>
 800ac88:	6822      	ldr	r2, [r4, #0]
 800ac8a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ac8e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ac92:	d1bf      	bne.n	800ac14 <_scanf_i+0xb8>
 800ac94:	2110      	movs	r1, #16
 800ac96:	6061      	str	r1, [r4, #4]
 800ac98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac9c:	e7a2      	b.n	800abe4 <_scanf_i+0x88>
 800ac9e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800aca2:	6022      	str	r2, [r4, #0]
 800aca4:	780b      	ldrb	r3, [r1, #0]
 800aca6:	f805 3b01 	strb.w	r3, [r5], #1
 800acaa:	e7de      	b.n	800ac6a <_scanf_i+0x10e>
 800acac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800acb0:	4631      	mov	r1, r6
 800acb2:	4650      	mov	r0, sl
 800acb4:	4798      	blx	r3
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d0df      	beq.n	800ac7a <_scanf_i+0x11e>
 800acba:	6823      	ldr	r3, [r4, #0]
 800acbc:	05d9      	lsls	r1, r3, #23
 800acbe:	d50d      	bpl.n	800acdc <_scanf_i+0x180>
 800acc0:	42bd      	cmp	r5, r7
 800acc2:	d909      	bls.n	800acd8 <_scanf_i+0x17c>
 800acc4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800acc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800accc:	4632      	mov	r2, r6
 800acce:	4650      	mov	r0, sl
 800acd0:	4798      	blx	r3
 800acd2:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800acd6:	464d      	mov	r5, r9
 800acd8:	42bd      	cmp	r5, r7
 800acda:	d028      	beq.n	800ad2e <_scanf_i+0x1d2>
 800acdc:	6822      	ldr	r2, [r4, #0]
 800acde:	f012 0210 	ands.w	r2, r2, #16
 800ace2:	d113      	bne.n	800ad0c <_scanf_i+0x1b0>
 800ace4:	702a      	strb	r2, [r5, #0]
 800ace6:	6863      	ldr	r3, [r4, #4]
 800ace8:	9e01      	ldr	r6, [sp, #4]
 800acea:	4639      	mov	r1, r7
 800acec:	4650      	mov	r0, sl
 800acee:	47b0      	blx	r6
 800acf0:	f8d8 3000 	ldr.w	r3, [r8]
 800acf4:	6821      	ldr	r1, [r4, #0]
 800acf6:	1d1a      	adds	r2, r3, #4
 800acf8:	f8c8 2000 	str.w	r2, [r8]
 800acfc:	f011 0f20 	tst.w	r1, #32
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	d00f      	beq.n	800ad24 <_scanf_i+0x1c8>
 800ad04:	6018      	str	r0, [r3, #0]
 800ad06:	68e3      	ldr	r3, [r4, #12]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	60e3      	str	r3, [r4, #12]
 800ad0c:	6923      	ldr	r3, [r4, #16]
 800ad0e:	1bed      	subs	r5, r5, r7
 800ad10:	445d      	add	r5, fp
 800ad12:	442b      	add	r3, r5
 800ad14:	6123      	str	r3, [r4, #16]
 800ad16:	2000      	movs	r0, #0
 800ad18:	b007      	add	sp, #28
 800ad1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1e:	f04f 0b00 	mov.w	fp, #0
 800ad22:	e7ca      	b.n	800acba <_scanf_i+0x15e>
 800ad24:	07ca      	lsls	r2, r1, #31
 800ad26:	bf4c      	ite	mi
 800ad28:	8018      	strhmi	r0, [r3, #0]
 800ad2a:	6018      	strpl	r0, [r3, #0]
 800ad2c:	e7eb      	b.n	800ad06 <_scanf_i+0x1aa>
 800ad2e:	2001      	movs	r0, #1
 800ad30:	e7f2      	b.n	800ad18 <_scanf_i+0x1bc>
 800ad32:	bf00      	nop
 800ad34:	0800c1f4 	.word	0x0800c1f4
 800ad38:	08008a49 	.word	0x08008a49
 800ad3c:	0800ba39 	.word	0x0800ba39
 800ad40:	0800c4e7 	.word	0x0800c4e7

0800ad44 <__sccl>:
 800ad44:	b570      	push	{r4, r5, r6, lr}
 800ad46:	780b      	ldrb	r3, [r1, #0]
 800ad48:	4604      	mov	r4, r0
 800ad4a:	2b5e      	cmp	r3, #94	@ 0x5e
 800ad4c:	bf0b      	itete	eq
 800ad4e:	784b      	ldrbeq	r3, [r1, #1]
 800ad50:	1c4a      	addne	r2, r1, #1
 800ad52:	1c8a      	addeq	r2, r1, #2
 800ad54:	2100      	movne	r1, #0
 800ad56:	bf08      	it	eq
 800ad58:	2101      	moveq	r1, #1
 800ad5a:	3801      	subs	r0, #1
 800ad5c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ad60:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ad64:	42a8      	cmp	r0, r5
 800ad66:	d1fb      	bne.n	800ad60 <__sccl+0x1c>
 800ad68:	b90b      	cbnz	r3, 800ad6e <__sccl+0x2a>
 800ad6a:	1e50      	subs	r0, r2, #1
 800ad6c:	bd70      	pop	{r4, r5, r6, pc}
 800ad6e:	f081 0101 	eor.w	r1, r1, #1
 800ad72:	54e1      	strb	r1, [r4, r3]
 800ad74:	4610      	mov	r0, r2
 800ad76:	4602      	mov	r2, r0
 800ad78:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ad7c:	2d2d      	cmp	r5, #45	@ 0x2d
 800ad7e:	d005      	beq.n	800ad8c <__sccl+0x48>
 800ad80:	2d5d      	cmp	r5, #93	@ 0x5d
 800ad82:	d016      	beq.n	800adb2 <__sccl+0x6e>
 800ad84:	2d00      	cmp	r5, #0
 800ad86:	d0f1      	beq.n	800ad6c <__sccl+0x28>
 800ad88:	462b      	mov	r3, r5
 800ad8a:	e7f2      	b.n	800ad72 <__sccl+0x2e>
 800ad8c:	7846      	ldrb	r6, [r0, #1]
 800ad8e:	2e5d      	cmp	r6, #93	@ 0x5d
 800ad90:	d0fa      	beq.n	800ad88 <__sccl+0x44>
 800ad92:	42b3      	cmp	r3, r6
 800ad94:	dcf8      	bgt.n	800ad88 <__sccl+0x44>
 800ad96:	3002      	adds	r0, #2
 800ad98:	461a      	mov	r2, r3
 800ad9a:	3201      	adds	r2, #1
 800ad9c:	4296      	cmp	r6, r2
 800ad9e:	54a1      	strb	r1, [r4, r2]
 800ada0:	dcfb      	bgt.n	800ad9a <__sccl+0x56>
 800ada2:	1af2      	subs	r2, r6, r3
 800ada4:	3a01      	subs	r2, #1
 800ada6:	1c5d      	adds	r5, r3, #1
 800ada8:	42b3      	cmp	r3, r6
 800adaa:	bfa8      	it	ge
 800adac:	2200      	movge	r2, #0
 800adae:	18ab      	adds	r3, r5, r2
 800adb0:	e7e1      	b.n	800ad76 <__sccl+0x32>
 800adb2:	4610      	mov	r0, r2
 800adb4:	e7da      	b.n	800ad6c <__sccl+0x28>
	...

0800adb8 <__sflush_r>:
 800adb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc0:	0716      	lsls	r6, r2, #28
 800adc2:	4605      	mov	r5, r0
 800adc4:	460c      	mov	r4, r1
 800adc6:	d454      	bmi.n	800ae72 <__sflush_r+0xba>
 800adc8:	684b      	ldr	r3, [r1, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	dc02      	bgt.n	800add4 <__sflush_r+0x1c>
 800adce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800add0:	2b00      	cmp	r3, #0
 800add2:	dd48      	ble.n	800ae66 <__sflush_r+0xae>
 800add4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800add6:	2e00      	cmp	r6, #0
 800add8:	d045      	beq.n	800ae66 <__sflush_r+0xae>
 800adda:	2300      	movs	r3, #0
 800addc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ade0:	682f      	ldr	r7, [r5, #0]
 800ade2:	6a21      	ldr	r1, [r4, #32]
 800ade4:	602b      	str	r3, [r5, #0]
 800ade6:	d030      	beq.n	800ae4a <__sflush_r+0x92>
 800ade8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adea:	89a3      	ldrh	r3, [r4, #12]
 800adec:	0759      	lsls	r1, r3, #29
 800adee:	d505      	bpl.n	800adfc <__sflush_r+0x44>
 800adf0:	6863      	ldr	r3, [r4, #4]
 800adf2:	1ad2      	subs	r2, r2, r3
 800adf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adf6:	b10b      	cbz	r3, 800adfc <__sflush_r+0x44>
 800adf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adfa:	1ad2      	subs	r2, r2, r3
 800adfc:	2300      	movs	r3, #0
 800adfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae00:	6a21      	ldr	r1, [r4, #32]
 800ae02:	4628      	mov	r0, r5
 800ae04:	47b0      	blx	r6
 800ae06:	1c43      	adds	r3, r0, #1
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	d106      	bne.n	800ae1a <__sflush_r+0x62>
 800ae0c:	6829      	ldr	r1, [r5, #0]
 800ae0e:	291d      	cmp	r1, #29
 800ae10:	d82b      	bhi.n	800ae6a <__sflush_r+0xb2>
 800ae12:	4a2a      	ldr	r2, [pc, #168]	@ (800aebc <__sflush_r+0x104>)
 800ae14:	410a      	asrs	r2, r1
 800ae16:	07d6      	lsls	r6, r2, #31
 800ae18:	d427      	bmi.n	800ae6a <__sflush_r+0xb2>
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	6062      	str	r2, [r4, #4]
 800ae1e:	04d9      	lsls	r1, r3, #19
 800ae20:	6922      	ldr	r2, [r4, #16]
 800ae22:	6022      	str	r2, [r4, #0]
 800ae24:	d504      	bpl.n	800ae30 <__sflush_r+0x78>
 800ae26:	1c42      	adds	r2, r0, #1
 800ae28:	d101      	bne.n	800ae2e <__sflush_r+0x76>
 800ae2a:	682b      	ldr	r3, [r5, #0]
 800ae2c:	b903      	cbnz	r3, 800ae30 <__sflush_r+0x78>
 800ae2e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae32:	602f      	str	r7, [r5, #0]
 800ae34:	b1b9      	cbz	r1, 800ae66 <__sflush_r+0xae>
 800ae36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae3a:	4299      	cmp	r1, r3
 800ae3c:	d002      	beq.n	800ae44 <__sflush_r+0x8c>
 800ae3e:	4628      	mov	r0, r5
 800ae40:	f7fe fd8e 	bl	8009960 <_free_r>
 800ae44:	2300      	movs	r3, #0
 800ae46:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae48:	e00d      	b.n	800ae66 <__sflush_r+0xae>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	47b0      	blx	r6
 800ae50:	4602      	mov	r2, r0
 800ae52:	1c50      	adds	r0, r2, #1
 800ae54:	d1c9      	bne.n	800adea <__sflush_r+0x32>
 800ae56:	682b      	ldr	r3, [r5, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d0c6      	beq.n	800adea <__sflush_r+0x32>
 800ae5c:	2b1d      	cmp	r3, #29
 800ae5e:	d001      	beq.n	800ae64 <__sflush_r+0xac>
 800ae60:	2b16      	cmp	r3, #22
 800ae62:	d11e      	bne.n	800aea2 <__sflush_r+0xea>
 800ae64:	602f      	str	r7, [r5, #0]
 800ae66:	2000      	movs	r0, #0
 800ae68:	e022      	b.n	800aeb0 <__sflush_r+0xf8>
 800ae6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae6e:	b21b      	sxth	r3, r3
 800ae70:	e01b      	b.n	800aeaa <__sflush_r+0xf2>
 800ae72:	690f      	ldr	r7, [r1, #16]
 800ae74:	2f00      	cmp	r7, #0
 800ae76:	d0f6      	beq.n	800ae66 <__sflush_r+0xae>
 800ae78:	0793      	lsls	r3, r2, #30
 800ae7a:	680e      	ldr	r6, [r1, #0]
 800ae7c:	bf08      	it	eq
 800ae7e:	694b      	ldreq	r3, [r1, #20]
 800ae80:	600f      	str	r7, [r1, #0]
 800ae82:	bf18      	it	ne
 800ae84:	2300      	movne	r3, #0
 800ae86:	eba6 0807 	sub.w	r8, r6, r7
 800ae8a:	608b      	str	r3, [r1, #8]
 800ae8c:	f1b8 0f00 	cmp.w	r8, #0
 800ae90:	dde9      	ble.n	800ae66 <__sflush_r+0xae>
 800ae92:	6a21      	ldr	r1, [r4, #32]
 800ae94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae96:	4643      	mov	r3, r8
 800ae98:	463a      	mov	r2, r7
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	47b0      	blx	r6
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	dc08      	bgt.n	800aeb4 <__sflush_r+0xfc>
 800aea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeaa:	81a3      	strh	r3, [r4, #12]
 800aeac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aeb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aeb4:	4407      	add	r7, r0
 800aeb6:	eba8 0800 	sub.w	r8, r8, r0
 800aeba:	e7e7      	b.n	800ae8c <__sflush_r+0xd4>
 800aebc:	dfbffffe 	.word	0xdfbffffe

0800aec0 <_fflush_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	690b      	ldr	r3, [r1, #16]
 800aec4:	4605      	mov	r5, r0
 800aec6:	460c      	mov	r4, r1
 800aec8:	b913      	cbnz	r3, 800aed0 <_fflush_r+0x10>
 800aeca:	2500      	movs	r5, #0
 800aecc:	4628      	mov	r0, r5
 800aece:	bd38      	pop	{r3, r4, r5, pc}
 800aed0:	b118      	cbz	r0, 800aeda <_fflush_r+0x1a>
 800aed2:	6a03      	ldr	r3, [r0, #32]
 800aed4:	b90b      	cbnz	r3, 800aeda <_fflush_r+0x1a>
 800aed6:	f7fc ff1b 	bl	8007d10 <__sinit>
 800aeda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d0f3      	beq.n	800aeca <_fflush_r+0xa>
 800aee2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aee4:	07d0      	lsls	r0, r2, #31
 800aee6:	d404      	bmi.n	800aef2 <_fflush_r+0x32>
 800aee8:	0599      	lsls	r1, r3, #22
 800aeea:	d402      	bmi.n	800aef2 <_fflush_r+0x32>
 800aeec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeee:	f7fd feca 	bl	8008c86 <__retarget_lock_acquire_recursive>
 800aef2:	4628      	mov	r0, r5
 800aef4:	4621      	mov	r1, r4
 800aef6:	f7ff ff5f 	bl	800adb8 <__sflush_r>
 800aefa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aefc:	07da      	lsls	r2, r3, #31
 800aefe:	4605      	mov	r5, r0
 800af00:	d4e4      	bmi.n	800aecc <_fflush_r+0xc>
 800af02:	89a3      	ldrh	r3, [r4, #12]
 800af04:	059b      	lsls	r3, r3, #22
 800af06:	d4e1      	bmi.n	800aecc <_fflush_r+0xc>
 800af08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af0a:	f7fd febd 	bl	8008c88 <__retarget_lock_release_recursive>
 800af0e:	e7dd      	b.n	800aecc <_fflush_r+0xc>

0800af10 <__malloc_lock>:
 800af10:	4801      	ldr	r0, [pc, #4]	@ (800af18 <__malloc_lock+0x8>)
 800af12:	f7fd beb8 	b.w	8008c86 <__retarget_lock_acquire_recursive>
 800af16:	bf00      	nop
 800af18:	2000078c 	.word	0x2000078c

0800af1c <__malloc_unlock>:
 800af1c:	4801      	ldr	r0, [pc, #4]	@ (800af24 <__malloc_unlock+0x8>)
 800af1e:	f7fd beb3 	b.w	8008c88 <__retarget_lock_release_recursive>
 800af22:	bf00      	nop
 800af24:	2000078c 	.word	0x2000078c

0800af28 <_Balloc>:
 800af28:	b570      	push	{r4, r5, r6, lr}
 800af2a:	69c6      	ldr	r6, [r0, #28]
 800af2c:	4604      	mov	r4, r0
 800af2e:	460d      	mov	r5, r1
 800af30:	b976      	cbnz	r6, 800af50 <_Balloc+0x28>
 800af32:	2010      	movs	r0, #16
 800af34:	f7ff fcfc 	bl	800a930 <malloc>
 800af38:	4602      	mov	r2, r0
 800af3a:	61e0      	str	r0, [r4, #28]
 800af3c:	b920      	cbnz	r0, 800af48 <_Balloc+0x20>
 800af3e:	4b18      	ldr	r3, [pc, #96]	@ (800afa0 <_Balloc+0x78>)
 800af40:	4818      	ldr	r0, [pc, #96]	@ (800afa4 <_Balloc+0x7c>)
 800af42:	216b      	movs	r1, #107	@ 0x6b
 800af44:	f000 feca 	bl	800bcdc <__assert_func>
 800af48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af4c:	6006      	str	r6, [r0, #0]
 800af4e:	60c6      	str	r6, [r0, #12]
 800af50:	69e6      	ldr	r6, [r4, #28]
 800af52:	68f3      	ldr	r3, [r6, #12]
 800af54:	b183      	cbz	r3, 800af78 <_Balloc+0x50>
 800af56:	69e3      	ldr	r3, [r4, #28]
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af5e:	b9b8      	cbnz	r0, 800af90 <_Balloc+0x68>
 800af60:	2101      	movs	r1, #1
 800af62:	fa01 f605 	lsl.w	r6, r1, r5
 800af66:	1d72      	adds	r2, r6, #5
 800af68:	0092      	lsls	r2, r2, #2
 800af6a:	4620      	mov	r0, r4
 800af6c:	f000 fed4 	bl	800bd18 <_calloc_r>
 800af70:	b160      	cbz	r0, 800af8c <_Balloc+0x64>
 800af72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af76:	e00e      	b.n	800af96 <_Balloc+0x6e>
 800af78:	2221      	movs	r2, #33	@ 0x21
 800af7a:	2104      	movs	r1, #4
 800af7c:	4620      	mov	r0, r4
 800af7e:	f000 fecb 	bl	800bd18 <_calloc_r>
 800af82:	69e3      	ldr	r3, [r4, #28]
 800af84:	60f0      	str	r0, [r6, #12]
 800af86:	68db      	ldr	r3, [r3, #12]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d1e4      	bne.n	800af56 <_Balloc+0x2e>
 800af8c:	2000      	movs	r0, #0
 800af8e:	bd70      	pop	{r4, r5, r6, pc}
 800af90:	6802      	ldr	r2, [r0, #0]
 800af92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af96:	2300      	movs	r3, #0
 800af98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af9c:	e7f7      	b.n	800af8e <_Balloc+0x66>
 800af9e:	bf00      	nop
 800afa0:	0800c3e6 	.word	0x0800c3e6
 800afa4:	0800c4f2 	.word	0x0800c4f2

0800afa8 <_Bfree>:
 800afa8:	b570      	push	{r4, r5, r6, lr}
 800afaa:	69c6      	ldr	r6, [r0, #28]
 800afac:	4605      	mov	r5, r0
 800afae:	460c      	mov	r4, r1
 800afb0:	b976      	cbnz	r6, 800afd0 <_Bfree+0x28>
 800afb2:	2010      	movs	r0, #16
 800afb4:	f7ff fcbc 	bl	800a930 <malloc>
 800afb8:	4602      	mov	r2, r0
 800afba:	61e8      	str	r0, [r5, #28]
 800afbc:	b920      	cbnz	r0, 800afc8 <_Bfree+0x20>
 800afbe:	4b09      	ldr	r3, [pc, #36]	@ (800afe4 <_Bfree+0x3c>)
 800afc0:	4809      	ldr	r0, [pc, #36]	@ (800afe8 <_Bfree+0x40>)
 800afc2:	218f      	movs	r1, #143	@ 0x8f
 800afc4:	f000 fe8a 	bl	800bcdc <__assert_func>
 800afc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afcc:	6006      	str	r6, [r0, #0]
 800afce:	60c6      	str	r6, [r0, #12]
 800afd0:	b13c      	cbz	r4, 800afe2 <_Bfree+0x3a>
 800afd2:	69eb      	ldr	r3, [r5, #28]
 800afd4:	6862      	ldr	r2, [r4, #4]
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800afdc:	6021      	str	r1, [r4, #0]
 800afde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800afe2:	bd70      	pop	{r4, r5, r6, pc}
 800afe4:	0800c3e6 	.word	0x0800c3e6
 800afe8:	0800c4f2 	.word	0x0800c4f2

0800afec <__multadd>:
 800afec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aff0:	690d      	ldr	r5, [r1, #16]
 800aff2:	4607      	mov	r7, r0
 800aff4:	460c      	mov	r4, r1
 800aff6:	461e      	mov	r6, r3
 800aff8:	f101 0c14 	add.w	ip, r1, #20
 800affc:	2000      	movs	r0, #0
 800affe:	f8dc 3000 	ldr.w	r3, [ip]
 800b002:	b299      	uxth	r1, r3
 800b004:	fb02 6101 	mla	r1, r2, r1, r6
 800b008:	0c1e      	lsrs	r6, r3, #16
 800b00a:	0c0b      	lsrs	r3, r1, #16
 800b00c:	fb02 3306 	mla	r3, r2, r6, r3
 800b010:	b289      	uxth	r1, r1
 800b012:	3001      	adds	r0, #1
 800b014:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b018:	4285      	cmp	r5, r0
 800b01a:	f84c 1b04 	str.w	r1, [ip], #4
 800b01e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b022:	dcec      	bgt.n	800affe <__multadd+0x12>
 800b024:	b30e      	cbz	r6, 800b06a <__multadd+0x7e>
 800b026:	68a3      	ldr	r3, [r4, #8]
 800b028:	42ab      	cmp	r3, r5
 800b02a:	dc19      	bgt.n	800b060 <__multadd+0x74>
 800b02c:	6861      	ldr	r1, [r4, #4]
 800b02e:	4638      	mov	r0, r7
 800b030:	3101      	adds	r1, #1
 800b032:	f7ff ff79 	bl	800af28 <_Balloc>
 800b036:	4680      	mov	r8, r0
 800b038:	b928      	cbnz	r0, 800b046 <__multadd+0x5a>
 800b03a:	4602      	mov	r2, r0
 800b03c:	4b0c      	ldr	r3, [pc, #48]	@ (800b070 <__multadd+0x84>)
 800b03e:	480d      	ldr	r0, [pc, #52]	@ (800b074 <__multadd+0x88>)
 800b040:	21ba      	movs	r1, #186	@ 0xba
 800b042:	f000 fe4b 	bl	800bcdc <__assert_func>
 800b046:	6922      	ldr	r2, [r4, #16]
 800b048:	3202      	adds	r2, #2
 800b04a:	f104 010c 	add.w	r1, r4, #12
 800b04e:	0092      	lsls	r2, r2, #2
 800b050:	300c      	adds	r0, #12
 800b052:	f7fd fe1a 	bl	8008c8a <memcpy>
 800b056:	4621      	mov	r1, r4
 800b058:	4638      	mov	r0, r7
 800b05a:	f7ff ffa5 	bl	800afa8 <_Bfree>
 800b05e:	4644      	mov	r4, r8
 800b060:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b064:	3501      	adds	r5, #1
 800b066:	615e      	str	r6, [r3, #20]
 800b068:	6125      	str	r5, [r4, #16]
 800b06a:	4620      	mov	r0, r4
 800b06c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b070:	0800c455 	.word	0x0800c455
 800b074:	0800c4f2 	.word	0x0800c4f2

0800b078 <__s2b>:
 800b078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b07c:	460c      	mov	r4, r1
 800b07e:	4615      	mov	r5, r2
 800b080:	461f      	mov	r7, r3
 800b082:	2209      	movs	r2, #9
 800b084:	3308      	adds	r3, #8
 800b086:	4606      	mov	r6, r0
 800b088:	fb93 f3f2 	sdiv	r3, r3, r2
 800b08c:	2100      	movs	r1, #0
 800b08e:	2201      	movs	r2, #1
 800b090:	429a      	cmp	r2, r3
 800b092:	db09      	blt.n	800b0a8 <__s2b+0x30>
 800b094:	4630      	mov	r0, r6
 800b096:	f7ff ff47 	bl	800af28 <_Balloc>
 800b09a:	b940      	cbnz	r0, 800b0ae <__s2b+0x36>
 800b09c:	4602      	mov	r2, r0
 800b09e:	4b19      	ldr	r3, [pc, #100]	@ (800b104 <__s2b+0x8c>)
 800b0a0:	4819      	ldr	r0, [pc, #100]	@ (800b108 <__s2b+0x90>)
 800b0a2:	21d3      	movs	r1, #211	@ 0xd3
 800b0a4:	f000 fe1a 	bl	800bcdc <__assert_func>
 800b0a8:	0052      	lsls	r2, r2, #1
 800b0aa:	3101      	adds	r1, #1
 800b0ac:	e7f0      	b.n	800b090 <__s2b+0x18>
 800b0ae:	9b08      	ldr	r3, [sp, #32]
 800b0b0:	6143      	str	r3, [r0, #20]
 800b0b2:	2d09      	cmp	r5, #9
 800b0b4:	f04f 0301 	mov.w	r3, #1
 800b0b8:	6103      	str	r3, [r0, #16]
 800b0ba:	dd16      	ble.n	800b0ea <__s2b+0x72>
 800b0bc:	f104 0909 	add.w	r9, r4, #9
 800b0c0:	46c8      	mov	r8, r9
 800b0c2:	442c      	add	r4, r5
 800b0c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b0c8:	4601      	mov	r1, r0
 800b0ca:	3b30      	subs	r3, #48	@ 0x30
 800b0cc:	220a      	movs	r2, #10
 800b0ce:	4630      	mov	r0, r6
 800b0d0:	f7ff ff8c 	bl	800afec <__multadd>
 800b0d4:	45a0      	cmp	r8, r4
 800b0d6:	d1f5      	bne.n	800b0c4 <__s2b+0x4c>
 800b0d8:	f1a5 0408 	sub.w	r4, r5, #8
 800b0dc:	444c      	add	r4, r9
 800b0de:	1b2d      	subs	r5, r5, r4
 800b0e0:	1963      	adds	r3, r4, r5
 800b0e2:	42bb      	cmp	r3, r7
 800b0e4:	db04      	blt.n	800b0f0 <__s2b+0x78>
 800b0e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0ea:	340a      	adds	r4, #10
 800b0ec:	2509      	movs	r5, #9
 800b0ee:	e7f6      	b.n	800b0de <__s2b+0x66>
 800b0f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b0f4:	4601      	mov	r1, r0
 800b0f6:	3b30      	subs	r3, #48	@ 0x30
 800b0f8:	220a      	movs	r2, #10
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	f7ff ff76 	bl	800afec <__multadd>
 800b100:	e7ee      	b.n	800b0e0 <__s2b+0x68>
 800b102:	bf00      	nop
 800b104:	0800c455 	.word	0x0800c455
 800b108:	0800c4f2 	.word	0x0800c4f2

0800b10c <__hi0bits>:
 800b10c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b110:	4603      	mov	r3, r0
 800b112:	bf36      	itet	cc
 800b114:	0403      	lslcc	r3, r0, #16
 800b116:	2000      	movcs	r0, #0
 800b118:	2010      	movcc	r0, #16
 800b11a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b11e:	bf3c      	itt	cc
 800b120:	021b      	lslcc	r3, r3, #8
 800b122:	3008      	addcc	r0, #8
 800b124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b128:	bf3c      	itt	cc
 800b12a:	011b      	lslcc	r3, r3, #4
 800b12c:	3004      	addcc	r0, #4
 800b12e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b132:	bf3c      	itt	cc
 800b134:	009b      	lslcc	r3, r3, #2
 800b136:	3002      	addcc	r0, #2
 800b138:	2b00      	cmp	r3, #0
 800b13a:	db05      	blt.n	800b148 <__hi0bits+0x3c>
 800b13c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b140:	f100 0001 	add.w	r0, r0, #1
 800b144:	bf08      	it	eq
 800b146:	2020      	moveq	r0, #32
 800b148:	4770      	bx	lr

0800b14a <__lo0bits>:
 800b14a:	6803      	ldr	r3, [r0, #0]
 800b14c:	4602      	mov	r2, r0
 800b14e:	f013 0007 	ands.w	r0, r3, #7
 800b152:	d00b      	beq.n	800b16c <__lo0bits+0x22>
 800b154:	07d9      	lsls	r1, r3, #31
 800b156:	d421      	bmi.n	800b19c <__lo0bits+0x52>
 800b158:	0798      	lsls	r0, r3, #30
 800b15a:	bf49      	itett	mi
 800b15c:	085b      	lsrmi	r3, r3, #1
 800b15e:	089b      	lsrpl	r3, r3, #2
 800b160:	2001      	movmi	r0, #1
 800b162:	6013      	strmi	r3, [r2, #0]
 800b164:	bf5c      	itt	pl
 800b166:	6013      	strpl	r3, [r2, #0]
 800b168:	2002      	movpl	r0, #2
 800b16a:	4770      	bx	lr
 800b16c:	b299      	uxth	r1, r3
 800b16e:	b909      	cbnz	r1, 800b174 <__lo0bits+0x2a>
 800b170:	0c1b      	lsrs	r3, r3, #16
 800b172:	2010      	movs	r0, #16
 800b174:	b2d9      	uxtb	r1, r3
 800b176:	b909      	cbnz	r1, 800b17c <__lo0bits+0x32>
 800b178:	3008      	adds	r0, #8
 800b17a:	0a1b      	lsrs	r3, r3, #8
 800b17c:	0719      	lsls	r1, r3, #28
 800b17e:	bf04      	itt	eq
 800b180:	091b      	lsreq	r3, r3, #4
 800b182:	3004      	addeq	r0, #4
 800b184:	0799      	lsls	r1, r3, #30
 800b186:	bf04      	itt	eq
 800b188:	089b      	lsreq	r3, r3, #2
 800b18a:	3002      	addeq	r0, #2
 800b18c:	07d9      	lsls	r1, r3, #31
 800b18e:	d403      	bmi.n	800b198 <__lo0bits+0x4e>
 800b190:	085b      	lsrs	r3, r3, #1
 800b192:	f100 0001 	add.w	r0, r0, #1
 800b196:	d003      	beq.n	800b1a0 <__lo0bits+0x56>
 800b198:	6013      	str	r3, [r2, #0]
 800b19a:	4770      	bx	lr
 800b19c:	2000      	movs	r0, #0
 800b19e:	4770      	bx	lr
 800b1a0:	2020      	movs	r0, #32
 800b1a2:	4770      	bx	lr

0800b1a4 <__i2b>:
 800b1a4:	b510      	push	{r4, lr}
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	2101      	movs	r1, #1
 800b1aa:	f7ff febd 	bl	800af28 <_Balloc>
 800b1ae:	4602      	mov	r2, r0
 800b1b0:	b928      	cbnz	r0, 800b1be <__i2b+0x1a>
 800b1b2:	4b05      	ldr	r3, [pc, #20]	@ (800b1c8 <__i2b+0x24>)
 800b1b4:	4805      	ldr	r0, [pc, #20]	@ (800b1cc <__i2b+0x28>)
 800b1b6:	f240 1145 	movw	r1, #325	@ 0x145
 800b1ba:	f000 fd8f 	bl	800bcdc <__assert_func>
 800b1be:	2301      	movs	r3, #1
 800b1c0:	6144      	str	r4, [r0, #20]
 800b1c2:	6103      	str	r3, [r0, #16]
 800b1c4:	bd10      	pop	{r4, pc}
 800b1c6:	bf00      	nop
 800b1c8:	0800c455 	.word	0x0800c455
 800b1cc:	0800c4f2 	.word	0x0800c4f2

0800b1d0 <__multiply>:
 800b1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d4:	4614      	mov	r4, r2
 800b1d6:	690a      	ldr	r2, [r1, #16]
 800b1d8:	6923      	ldr	r3, [r4, #16]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	bfa8      	it	ge
 800b1de:	4623      	movge	r3, r4
 800b1e0:	460f      	mov	r7, r1
 800b1e2:	bfa4      	itt	ge
 800b1e4:	460c      	movge	r4, r1
 800b1e6:	461f      	movge	r7, r3
 800b1e8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b1ec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b1f0:	68a3      	ldr	r3, [r4, #8]
 800b1f2:	6861      	ldr	r1, [r4, #4]
 800b1f4:	eb0a 0609 	add.w	r6, sl, r9
 800b1f8:	42b3      	cmp	r3, r6
 800b1fa:	b085      	sub	sp, #20
 800b1fc:	bfb8      	it	lt
 800b1fe:	3101      	addlt	r1, #1
 800b200:	f7ff fe92 	bl	800af28 <_Balloc>
 800b204:	b930      	cbnz	r0, 800b214 <__multiply+0x44>
 800b206:	4602      	mov	r2, r0
 800b208:	4b44      	ldr	r3, [pc, #272]	@ (800b31c <__multiply+0x14c>)
 800b20a:	4845      	ldr	r0, [pc, #276]	@ (800b320 <__multiply+0x150>)
 800b20c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b210:	f000 fd64 	bl	800bcdc <__assert_func>
 800b214:	f100 0514 	add.w	r5, r0, #20
 800b218:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b21c:	462b      	mov	r3, r5
 800b21e:	2200      	movs	r2, #0
 800b220:	4543      	cmp	r3, r8
 800b222:	d321      	bcc.n	800b268 <__multiply+0x98>
 800b224:	f107 0114 	add.w	r1, r7, #20
 800b228:	f104 0214 	add.w	r2, r4, #20
 800b22c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b230:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b234:	9302      	str	r3, [sp, #8]
 800b236:	1b13      	subs	r3, r2, r4
 800b238:	3b15      	subs	r3, #21
 800b23a:	f023 0303 	bic.w	r3, r3, #3
 800b23e:	3304      	adds	r3, #4
 800b240:	f104 0715 	add.w	r7, r4, #21
 800b244:	42ba      	cmp	r2, r7
 800b246:	bf38      	it	cc
 800b248:	2304      	movcc	r3, #4
 800b24a:	9301      	str	r3, [sp, #4]
 800b24c:	9b02      	ldr	r3, [sp, #8]
 800b24e:	9103      	str	r1, [sp, #12]
 800b250:	428b      	cmp	r3, r1
 800b252:	d80c      	bhi.n	800b26e <__multiply+0x9e>
 800b254:	2e00      	cmp	r6, #0
 800b256:	dd03      	ble.n	800b260 <__multiply+0x90>
 800b258:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d05b      	beq.n	800b318 <__multiply+0x148>
 800b260:	6106      	str	r6, [r0, #16]
 800b262:	b005      	add	sp, #20
 800b264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b268:	f843 2b04 	str.w	r2, [r3], #4
 800b26c:	e7d8      	b.n	800b220 <__multiply+0x50>
 800b26e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b272:	f1ba 0f00 	cmp.w	sl, #0
 800b276:	d024      	beq.n	800b2c2 <__multiply+0xf2>
 800b278:	f104 0e14 	add.w	lr, r4, #20
 800b27c:	46a9      	mov	r9, r5
 800b27e:	f04f 0c00 	mov.w	ip, #0
 800b282:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b286:	f8d9 3000 	ldr.w	r3, [r9]
 800b28a:	fa1f fb87 	uxth.w	fp, r7
 800b28e:	b29b      	uxth	r3, r3
 800b290:	fb0a 330b 	mla	r3, sl, fp, r3
 800b294:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b298:	f8d9 7000 	ldr.w	r7, [r9]
 800b29c:	4463      	add	r3, ip
 800b29e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b2a2:	fb0a c70b 	mla	r7, sl, fp, ip
 800b2a6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b2b0:	4572      	cmp	r2, lr
 800b2b2:	f849 3b04 	str.w	r3, [r9], #4
 800b2b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b2ba:	d8e2      	bhi.n	800b282 <__multiply+0xb2>
 800b2bc:	9b01      	ldr	r3, [sp, #4]
 800b2be:	f845 c003 	str.w	ip, [r5, r3]
 800b2c2:	9b03      	ldr	r3, [sp, #12]
 800b2c4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b2c8:	3104      	adds	r1, #4
 800b2ca:	f1b9 0f00 	cmp.w	r9, #0
 800b2ce:	d021      	beq.n	800b314 <__multiply+0x144>
 800b2d0:	682b      	ldr	r3, [r5, #0]
 800b2d2:	f104 0c14 	add.w	ip, r4, #20
 800b2d6:	46ae      	mov	lr, r5
 800b2d8:	f04f 0a00 	mov.w	sl, #0
 800b2dc:	f8bc b000 	ldrh.w	fp, [ip]
 800b2e0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b2e4:	fb09 770b 	mla	r7, r9, fp, r7
 800b2e8:	4457      	add	r7, sl
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b2f0:	f84e 3b04 	str.w	r3, [lr], #4
 800b2f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2fc:	f8be 3000 	ldrh.w	r3, [lr]
 800b300:	fb09 330a 	mla	r3, r9, sl, r3
 800b304:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b308:	4562      	cmp	r2, ip
 800b30a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b30e:	d8e5      	bhi.n	800b2dc <__multiply+0x10c>
 800b310:	9f01      	ldr	r7, [sp, #4]
 800b312:	51eb      	str	r3, [r5, r7]
 800b314:	3504      	adds	r5, #4
 800b316:	e799      	b.n	800b24c <__multiply+0x7c>
 800b318:	3e01      	subs	r6, #1
 800b31a:	e79b      	b.n	800b254 <__multiply+0x84>
 800b31c:	0800c455 	.word	0x0800c455
 800b320:	0800c4f2 	.word	0x0800c4f2

0800b324 <__pow5mult>:
 800b324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b328:	4615      	mov	r5, r2
 800b32a:	f012 0203 	ands.w	r2, r2, #3
 800b32e:	4607      	mov	r7, r0
 800b330:	460e      	mov	r6, r1
 800b332:	d007      	beq.n	800b344 <__pow5mult+0x20>
 800b334:	4c25      	ldr	r4, [pc, #148]	@ (800b3cc <__pow5mult+0xa8>)
 800b336:	3a01      	subs	r2, #1
 800b338:	2300      	movs	r3, #0
 800b33a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b33e:	f7ff fe55 	bl	800afec <__multadd>
 800b342:	4606      	mov	r6, r0
 800b344:	10ad      	asrs	r5, r5, #2
 800b346:	d03d      	beq.n	800b3c4 <__pow5mult+0xa0>
 800b348:	69fc      	ldr	r4, [r7, #28]
 800b34a:	b97c      	cbnz	r4, 800b36c <__pow5mult+0x48>
 800b34c:	2010      	movs	r0, #16
 800b34e:	f7ff faef 	bl	800a930 <malloc>
 800b352:	4602      	mov	r2, r0
 800b354:	61f8      	str	r0, [r7, #28]
 800b356:	b928      	cbnz	r0, 800b364 <__pow5mult+0x40>
 800b358:	4b1d      	ldr	r3, [pc, #116]	@ (800b3d0 <__pow5mult+0xac>)
 800b35a:	481e      	ldr	r0, [pc, #120]	@ (800b3d4 <__pow5mult+0xb0>)
 800b35c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b360:	f000 fcbc 	bl	800bcdc <__assert_func>
 800b364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b368:	6004      	str	r4, [r0, #0]
 800b36a:	60c4      	str	r4, [r0, #12]
 800b36c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b370:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b374:	b94c      	cbnz	r4, 800b38a <__pow5mult+0x66>
 800b376:	f240 2171 	movw	r1, #625	@ 0x271
 800b37a:	4638      	mov	r0, r7
 800b37c:	f7ff ff12 	bl	800b1a4 <__i2b>
 800b380:	2300      	movs	r3, #0
 800b382:	f8c8 0008 	str.w	r0, [r8, #8]
 800b386:	4604      	mov	r4, r0
 800b388:	6003      	str	r3, [r0, #0]
 800b38a:	f04f 0900 	mov.w	r9, #0
 800b38e:	07eb      	lsls	r3, r5, #31
 800b390:	d50a      	bpl.n	800b3a8 <__pow5mult+0x84>
 800b392:	4631      	mov	r1, r6
 800b394:	4622      	mov	r2, r4
 800b396:	4638      	mov	r0, r7
 800b398:	f7ff ff1a 	bl	800b1d0 <__multiply>
 800b39c:	4631      	mov	r1, r6
 800b39e:	4680      	mov	r8, r0
 800b3a0:	4638      	mov	r0, r7
 800b3a2:	f7ff fe01 	bl	800afa8 <_Bfree>
 800b3a6:	4646      	mov	r6, r8
 800b3a8:	106d      	asrs	r5, r5, #1
 800b3aa:	d00b      	beq.n	800b3c4 <__pow5mult+0xa0>
 800b3ac:	6820      	ldr	r0, [r4, #0]
 800b3ae:	b938      	cbnz	r0, 800b3c0 <__pow5mult+0x9c>
 800b3b0:	4622      	mov	r2, r4
 800b3b2:	4621      	mov	r1, r4
 800b3b4:	4638      	mov	r0, r7
 800b3b6:	f7ff ff0b 	bl	800b1d0 <__multiply>
 800b3ba:	6020      	str	r0, [r4, #0]
 800b3bc:	f8c0 9000 	str.w	r9, [r0]
 800b3c0:	4604      	mov	r4, r0
 800b3c2:	e7e4      	b.n	800b38e <__pow5mult+0x6a>
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3ca:	bf00      	nop
 800b3cc:	0800c54c 	.word	0x0800c54c
 800b3d0:	0800c3e6 	.word	0x0800c3e6
 800b3d4:	0800c4f2 	.word	0x0800c4f2

0800b3d8 <__lshift>:
 800b3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3dc:	460c      	mov	r4, r1
 800b3de:	6849      	ldr	r1, [r1, #4]
 800b3e0:	6923      	ldr	r3, [r4, #16]
 800b3e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b3e6:	68a3      	ldr	r3, [r4, #8]
 800b3e8:	4607      	mov	r7, r0
 800b3ea:	4691      	mov	r9, r2
 800b3ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3f0:	f108 0601 	add.w	r6, r8, #1
 800b3f4:	42b3      	cmp	r3, r6
 800b3f6:	db0b      	blt.n	800b410 <__lshift+0x38>
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f7ff fd95 	bl	800af28 <_Balloc>
 800b3fe:	4605      	mov	r5, r0
 800b400:	b948      	cbnz	r0, 800b416 <__lshift+0x3e>
 800b402:	4602      	mov	r2, r0
 800b404:	4b28      	ldr	r3, [pc, #160]	@ (800b4a8 <__lshift+0xd0>)
 800b406:	4829      	ldr	r0, [pc, #164]	@ (800b4ac <__lshift+0xd4>)
 800b408:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b40c:	f000 fc66 	bl	800bcdc <__assert_func>
 800b410:	3101      	adds	r1, #1
 800b412:	005b      	lsls	r3, r3, #1
 800b414:	e7ee      	b.n	800b3f4 <__lshift+0x1c>
 800b416:	2300      	movs	r3, #0
 800b418:	f100 0114 	add.w	r1, r0, #20
 800b41c:	f100 0210 	add.w	r2, r0, #16
 800b420:	4618      	mov	r0, r3
 800b422:	4553      	cmp	r3, sl
 800b424:	db33      	blt.n	800b48e <__lshift+0xb6>
 800b426:	6920      	ldr	r0, [r4, #16]
 800b428:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b42c:	f104 0314 	add.w	r3, r4, #20
 800b430:	f019 091f 	ands.w	r9, r9, #31
 800b434:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b438:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b43c:	d02b      	beq.n	800b496 <__lshift+0xbe>
 800b43e:	f1c9 0e20 	rsb	lr, r9, #32
 800b442:	468a      	mov	sl, r1
 800b444:	2200      	movs	r2, #0
 800b446:	6818      	ldr	r0, [r3, #0]
 800b448:	fa00 f009 	lsl.w	r0, r0, r9
 800b44c:	4310      	orrs	r0, r2
 800b44e:	f84a 0b04 	str.w	r0, [sl], #4
 800b452:	f853 2b04 	ldr.w	r2, [r3], #4
 800b456:	459c      	cmp	ip, r3
 800b458:	fa22 f20e 	lsr.w	r2, r2, lr
 800b45c:	d8f3      	bhi.n	800b446 <__lshift+0x6e>
 800b45e:	ebac 0304 	sub.w	r3, ip, r4
 800b462:	3b15      	subs	r3, #21
 800b464:	f023 0303 	bic.w	r3, r3, #3
 800b468:	3304      	adds	r3, #4
 800b46a:	f104 0015 	add.w	r0, r4, #21
 800b46e:	4584      	cmp	ip, r0
 800b470:	bf38      	it	cc
 800b472:	2304      	movcc	r3, #4
 800b474:	50ca      	str	r2, [r1, r3]
 800b476:	b10a      	cbz	r2, 800b47c <__lshift+0xa4>
 800b478:	f108 0602 	add.w	r6, r8, #2
 800b47c:	3e01      	subs	r6, #1
 800b47e:	4638      	mov	r0, r7
 800b480:	612e      	str	r6, [r5, #16]
 800b482:	4621      	mov	r1, r4
 800b484:	f7ff fd90 	bl	800afa8 <_Bfree>
 800b488:	4628      	mov	r0, r5
 800b48a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b48e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b492:	3301      	adds	r3, #1
 800b494:	e7c5      	b.n	800b422 <__lshift+0x4a>
 800b496:	3904      	subs	r1, #4
 800b498:	f853 2b04 	ldr.w	r2, [r3], #4
 800b49c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4a0:	459c      	cmp	ip, r3
 800b4a2:	d8f9      	bhi.n	800b498 <__lshift+0xc0>
 800b4a4:	e7ea      	b.n	800b47c <__lshift+0xa4>
 800b4a6:	bf00      	nop
 800b4a8:	0800c455 	.word	0x0800c455
 800b4ac:	0800c4f2 	.word	0x0800c4f2

0800b4b0 <__mcmp>:
 800b4b0:	690a      	ldr	r2, [r1, #16]
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	6900      	ldr	r0, [r0, #16]
 800b4b6:	1a80      	subs	r0, r0, r2
 800b4b8:	b530      	push	{r4, r5, lr}
 800b4ba:	d10e      	bne.n	800b4da <__mcmp+0x2a>
 800b4bc:	3314      	adds	r3, #20
 800b4be:	3114      	adds	r1, #20
 800b4c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b4c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b4c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b4cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b4d0:	4295      	cmp	r5, r2
 800b4d2:	d003      	beq.n	800b4dc <__mcmp+0x2c>
 800b4d4:	d205      	bcs.n	800b4e2 <__mcmp+0x32>
 800b4d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4da:	bd30      	pop	{r4, r5, pc}
 800b4dc:	42a3      	cmp	r3, r4
 800b4de:	d3f3      	bcc.n	800b4c8 <__mcmp+0x18>
 800b4e0:	e7fb      	b.n	800b4da <__mcmp+0x2a>
 800b4e2:	2001      	movs	r0, #1
 800b4e4:	e7f9      	b.n	800b4da <__mcmp+0x2a>
	...

0800b4e8 <__mdiff>:
 800b4e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ec:	4689      	mov	r9, r1
 800b4ee:	4606      	mov	r6, r0
 800b4f0:	4611      	mov	r1, r2
 800b4f2:	4648      	mov	r0, r9
 800b4f4:	4614      	mov	r4, r2
 800b4f6:	f7ff ffdb 	bl	800b4b0 <__mcmp>
 800b4fa:	1e05      	subs	r5, r0, #0
 800b4fc:	d112      	bne.n	800b524 <__mdiff+0x3c>
 800b4fe:	4629      	mov	r1, r5
 800b500:	4630      	mov	r0, r6
 800b502:	f7ff fd11 	bl	800af28 <_Balloc>
 800b506:	4602      	mov	r2, r0
 800b508:	b928      	cbnz	r0, 800b516 <__mdiff+0x2e>
 800b50a:	4b3f      	ldr	r3, [pc, #252]	@ (800b608 <__mdiff+0x120>)
 800b50c:	f240 2137 	movw	r1, #567	@ 0x237
 800b510:	483e      	ldr	r0, [pc, #248]	@ (800b60c <__mdiff+0x124>)
 800b512:	f000 fbe3 	bl	800bcdc <__assert_func>
 800b516:	2301      	movs	r3, #1
 800b518:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b51c:	4610      	mov	r0, r2
 800b51e:	b003      	add	sp, #12
 800b520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b524:	bfbc      	itt	lt
 800b526:	464b      	movlt	r3, r9
 800b528:	46a1      	movlt	r9, r4
 800b52a:	4630      	mov	r0, r6
 800b52c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b530:	bfba      	itte	lt
 800b532:	461c      	movlt	r4, r3
 800b534:	2501      	movlt	r5, #1
 800b536:	2500      	movge	r5, #0
 800b538:	f7ff fcf6 	bl	800af28 <_Balloc>
 800b53c:	4602      	mov	r2, r0
 800b53e:	b918      	cbnz	r0, 800b548 <__mdiff+0x60>
 800b540:	4b31      	ldr	r3, [pc, #196]	@ (800b608 <__mdiff+0x120>)
 800b542:	f240 2145 	movw	r1, #581	@ 0x245
 800b546:	e7e3      	b.n	800b510 <__mdiff+0x28>
 800b548:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b54c:	6926      	ldr	r6, [r4, #16]
 800b54e:	60c5      	str	r5, [r0, #12]
 800b550:	f109 0310 	add.w	r3, r9, #16
 800b554:	f109 0514 	add.w	r5, r9, #20
 800b558:	f104 0e14 	add.w	lr, r4, #20
 800b55c:	f100 0b14 	add.w	fp, r0, #20
 800b560:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b564:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b568:	9301      	str	r3, [sp, #4]
 800b56a:	46d9      	mov	r9, fp
 800b56c:	f04f 0c00 	mov.w	ip, #0
 800b570:	9b01      	ldr	r3, [sp, #4]
 800b572:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b576:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b57a:	9301      	str	r3, [sp, #4]
 800b57c:	fa1f f38a 	uxth.w	r3, sl
 800b580:	4619      	mov	r1, r3
 800b582:	b283      	uxth	r3, r0
 800b584:	1acb      	subs	r3, r1, r3
 800b586:	0c00      	lsrs	r0, r0, #16
 800b588:	4463      	add	r3, ip
 800b58a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b58e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b592:	b29b      	uxth	r3, r3
 800b594:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b598:	4576      	cmp	r6, lr
 800b59a:	f849 3b04 	str.w	r3, [r9], #4
 800b59e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b5a2:	d8e5      	bhi.n	800b570 <__mdiff+0x88>
 800b5a4:	1b33      	subs	r3, r6, r4
 800b5a6:	3b15      	subs	r3, #21
 800b5a8:	f023 0303 	bic.w	r3, r3, #3
 800b5ac:	3415      	adds	r4, #21
 800b5ae:	3304      	adds	r3, #4
 800b5b0:	42a6      	cmp	r6, r4
 800b5b2:	bf38      	it	cc
 800b5b4:	2304      	movcc	r3, #4
 800b5b6:	441d      	add	r5, r3
 800b5b8:	445b      	add	r3, fp
 800b5ba:	461e      	mov	r6, r3
 800b5bc:	462c      	mov	r4, r5
 800b5be:	4544      	cmp	r4, r8
 800b5c0:	d30e      	bcc.n	800b5e0 <__mdiff+0xf8>
 800b5c2:	f108 0103 	add.w	r1, r8, #3
 800b5c6:	1b49      	subs	r1, r1, r5
 800b5c8:	f021 0103 	bic.w	r1, r1, #3
 800b5cc:	3d03      	subs	r5, #3
 800b5ce:	45a8      	cmp	r8, r5
 800b5d0:	bf38      	it	cc
 800b5d2:	2100      	movcc	r1, #0
 800b5d4:	440b      	add	r3, r1
 800b5d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b5da:	b191      	cbz	r1, 800b602 <__mdiff+0x11a>
 800b5dc:	6117      	str	r7, [r2, #16]
 800b5de:	e79d      	b.n	800b51c <__mdiff+0x34>
 800b5e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b5e4:	46e6      	mov	lr, ip
 800b5e6:	0c08      	lsrs	r0, r1, #16
 800b5e8:	fa1c fc81 	uxtah	ip, ip, r1
 800b5ec:	4471      	add	r1, lr
 800b5ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b5f2:	b289      	uxth	r1, r1
 800b5f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b5f8:	f846 1b04 	str.w	r1, [r6], #4
 800b5fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b600:	e7dd      	b.n	800b5be <__mdiff+0xd6>
 800b602:	3f01      	subs	r7, #1
 800b604:	e7e7      	b.n	800b5d6 <__mdiff+0xee>
 800b606:	bf00      	nop
 800b608:	0800c455 	.word	0x0800c455
 800b60c:	0800c4f2 	.word	0x0800c4f2

0800b610 <__ulp>:
 800b610:	b082      	sub	sp, #8
 800b612:	ed8d 0b00 	vstr	d0, [sp]
 800b616:	9a01      	ldr	r2, [sp, #4]
 800b618:	4b0f      	ldr	r3, [pc, #60]	@ (800b658 <__ulp+0x48>)
 800b61a:	4013      	ands	r3, r2
 800b61c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b620:	2b00      	cmp	r3, #0
 800b622:	dc08      	bgt.n	800b636 <__ulp+0x26>
 800b624:	425b      	negs	r3, r3
 800b626:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b62a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b62e:	da04      	bge.n	800b63a <__ulp+0x2a>
 800b630:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b634:	4113      	asrs	r3, r2
 800b636:	2200      	movs	r2, #0
 800b638:	e008      	b.n	800b64c <__ulp+0x3c>
 800b63a:	f1a2 0314 	sub.w	r3, r2, #20
 800b63e:	2b1e      	cmp	r3, #30
 800b640:	bfda      	itte	le
 800b642:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b646:	40da      	lsrle	r2, r3
 800b648:	2201      	movgt	r2, #1
 800b64a:	2300      	movs	r3, #0
 800b64c:	4619      	mov	r1, r3
 800b64e:	4610      	mov	r0, r2
 800b650:	ec41 0b10 	vmov	d0, r0, r1
 800b654:	b002      	add	sp, #8
 800b656:	4770      	bx	lr
 800b658:	7ff00000 	.word	0x7ff00000

0800b65c <__b2d>:
 800b65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b660:	6906      	ldr	r6, [r0, #16]
 800b662:	f100 0814 	add.w	r8, r0, #20
 800b666:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b66a:	1f37      	subs	r7, r6, #4
 800b66c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b670:	4610      	mov	r0, r2
 800b672:	f7ff fd4b 	bl	800b10c <__hi0bits>
 800b676:	f1c0 0320 	rsb	r3, r0, #32
 800b67a:	280a      	cmp	r0, #10
 800b67c:	600b      	str	r3, [r1, #0]
 800b67e:	491b      	ldr	r1, [pc, #108]	@ (800b6ec <__b2d+0x90>)
 800b680:	dc15      	bgt.n	800b6ae <__b2d+0x52>
 800b682:	f1c0 0c0b 	rsb	ip, r0, #11
 800b686:	fa22 f30c 	lsr.w	r3, r2, ip
 800b68a:	45b8      	cmp	r8, r7
 800b68c:	ea43 0501 	orr.w	r5, r3, r1
 800b690:	bf34      	ite	cc
 800b692:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b696:	2300      	movcs	r3, #0
 800b698:	3015      	adds	r0, #21
 800b69a:	fa02 f000 	lsl.w	r0, r2, r0
 800b69e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b6a2:	4303      	orrs	r3, r0
 800b6a4:	461c      	mov	r4, r3
 800b6a6:	ec45 4b10 	vmov	d0, r4, r5
 800b6aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6ae:	45b8      	cmp	r8, r7
 800b6b0:	bf3a      	itte	cc
 800b6b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b6b6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b6ba:	2300      	movcs	r3, #0
 800b6bc:	380b      	subs	r0, #11
 800b6be:	d012      	beq.n	800b6e6 <__b2d+0x8a>
 800b6c0:	f1c0 0120 	rsb	r1, r0, #32
 800b6c4:	fa23 f401 	lsr.w	r4, r3, r1
 800b6c8:	4082      	lsls	r2, r0
 800b6ca:	4322      	orrs	r2, r4
 800b6cc:	4547      	cmp	r7, r8
 800b6ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b6d2:	bf8c      	ite	hi
 800b6d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b6d8:	2200      	movls	r2, #0
 800b6da:	4083      	lsls	r3, r0
 800b6dc:	40ca      	lsrs	r2, r1
 800b6de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	e7de      	b.n	800b6a4 <__b2d+0x48>
 800b6e6:	ea42 0501 	orr.w	r5, r2, r1
 800b6ea:	e7db      	b.n	800b6a4 <__b2d+0x48>
 800b6ec:	3ff00000 	.word	0x3ff00000

0800b6f0 <__d2b>:
 800b6f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6f4:	460f      	mov	r7, r1
 800b6f6:	2101      	movs	r1, #1
 800b6f8:	ec59 8b10 	vmov	r8, r9, d0
 800b6fc:	4616      	mov	r6, r2
 800b6fe:	f7ff fc13 	bl	800af28 <_Balloc>
 800b702:	4604      	mov	r4, r0
 800b704:	b930      	cbnz	r0, 800b714 <__d2b+0x24>
 800b706:	4602      	mov	r2, r0
 800b708:	4b23      	ldr	r3, [pc, #140]	@ (800b798 <__d2b+0xa8>)
 800b70a:	4824      	ldr	r0, [pc, #144]	@ (800b79c <__d2b+0xac>)
 800b70c:	f240 310f 	movw	r1, #783	@ 0x30f
 800b710:	f000 fae4 	bl	800bcdc <__assert_func>
 800b714:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b718:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b71c:	b10d      	cbz	r5, 800b722 <__d2b+0x32>
 800b71e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b722:	9301      	str	r3, [sp, #4]
 800b724:	f1b8 0300 	subs.w	r3, r8, #0
 800b728:	d023      	beq.n	800b772 <__d2b+0x82>
 800b72a:	4668      	mov	r0, sp
 800b72c:	9300      	str	r3, [sp, #0]
 800b72e:	f7ff fd0c 	bl	800b14a <__lo0bits>
 800b732:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b736:	b1d0      	cbz	r0, 800b76e <__d2b+0x7e>
 800b738:	f1c0 0320 	rsb	r3, r0, #32
 800b73c:	fa02 f303 	lsl.w	r3, r2, r3
 800b740:	430b      	orrs	r3, r1
 800b742:	40c2      	lsrs	r2, r0
 800b744:	6163      	str	r3, [r4, #20]
 800b746:	9201      	str	r2, [sp, #4]
 800b748:	9b01      	ldr	r3, [sp, #4]
 800b74a:	61a3      	str	r3, [r4, #24]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	bf0c      	ite	eq
 800b750:	2201      	moveq	r2, #1
 800b752:	2202      	movne	r2, #2
 800b754:	6122      	str	r2, [r4, #16]
 800b756:	b1a5      	cbz	r5, 800b782 <__d2b+0x92>
 800b758:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b75c:	4405      	add	r5, r0
 800b75e:	603d      	str	r5, [r7, #0]
 800b760:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b764:	6030      	str	r0, [r6, #0]
 800b766:	4620      	mov	r0, r4
 800b768:	b003      	add	sp, #12
 800b76a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b76e:	6161      	str	r1, [r4, #20]
 800b770:	e7ea      	b.n	800b748 <__d2b+0x58>
 800b772:	a801      	add	r0, sp, #4
 800b774:	f7ff fce9 	bl	800b14a <__lo0bits>
 800b778:	9b01      	ldr	r3, [sp, #4]
 800b77a:	6163      	str	r3, [r4, #20]
 800b77c:	3020      	adds	r0, #32
 800b77e:	2201      	movs	r2, #1
 800b780:	e7e8      	b.n	800b754 <__d2b+0x64>
 800b782:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b786:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b78a:	6038      	str	r0, [r7, #0]
 800b78c:	6918      	ldr	r0, [r3, #16]
 800b78e:	f7ff fcbd 	bl	800b10c <__hi0bits>
 800b792:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b796:	e7e5      	b.n	800b764 <__d2b+0x74>
 800b798:	0800c455 	.word	0x0800c455
 800b79c:	0800c4f2 	.word	0x0800c4f2

0800b7a0 <__ratio>:
 800b7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7a4:	b085      	sub	sp, #20
 800b7a6:	e9cd 1000 	strd	r1, r0, [sp]
 800b7aa:	a902      	add	r1, sp, #8
 800b7ac:	f7ff ff56 	bl	800b65c <__b2d>
 800b7b0:	9800      	ldr	r0, [sp, #0]
 800b7b2:	a903      	add	r1, sp, #12
 800b7b4:	ec55 4b10 	vmov	r4, r5, d0
 800b7b8:	f7ff ff50 	bl	800b65c <__b2d>
 800b7bc:	9b01      	ldr	r3, [sp, #4]
 800b7be:	6919      	ldr	r1, [r3, #16]
 800b7c0:	9b00      	ldr	r3, [sp, #0]
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	1ac9      	subs	r1, r1, r3
 800b7c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b7ca:	1a9b      	subs	r3, r3, r2
 800b7cc:	ec5b ab10 	vmov	sl, fp, d0
 800b7d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	bfce      	itee	gt
 800b7d8:	462a      	movgt	r2, r5
 800b7da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b7de:	465a      	movle	r2, fp
 800b7e0:	462f      	mov	r7, r5
 800b7e2:	46d9      	mov	r9, fp
 800b7e4:	bfcc      	ite	gt
 800b7e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b7ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b7ee:	464b      	mov	r3, r9
 800b7f0:	4652      	mov	r2, sl
 800b7f2:	4620      	mov	r0, r4
 800b7f4:	4639      	mov	r1, r7
 800b7f6:	f7f5 f851 	bl	800089c <__aeabi_ddiv>
 800b7fa:	ec41 0b10 	vmov	d0, r0, r1
 800b7fe:	b005      	add	sp, #20
 800b800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b804 <__copybits>:
 800b804:	3901      	subs	r1, #1
 800b806:	b570      	push	{r4, r5, r6, lr}
 800b808:	1149      	asrs	r1, r1, #5
 800b80a:	6914      	ldr	r4, [r2, #16]
 800b80c:	3101      	adds	r1, #1
 800b80e:	f102 0314 	add.w	r3, r2, #20
 800b812:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b816:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b81a:	1f05      	subs	r5, r0, #4
 800b81c:	42a3      	cmp	r3, r4
 800b81e:	d30c      	bcc.n	800b83a <__copybits+0x36>
 800b820:	1aa3      	subs	r3, r4, r2
 800b822:	3b11      	subs	r3, #17
 800b824:	f023 0303 	bic.w	r3, r3, #3
 800b828:	3211      	adds	r2, #17
 800b82a:	42a2      	cmp	r2, r4
 800b82c:	bf88      	it	hi
 800b82e:	2300      	movhi	r3, #0
 800b830:	4418      	add	r0, r3
 800b832:	2300      	movs	r3, #0
 800b834:	4288      	cmp	r0, r1
 800b836:	d305      	bcc.n	800b844 <__copybits+0x40>
 800b838:	bd70      	pop	{r4, r5, r6, pc}
 800b83a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b83e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b842:	e7eb      	b.n	800b81c <__copybits+0x18>
 800b844:	f840 3b04 	str.w	r3, [r0], #4
 800b848:	e7f4      	b.n	800b834 <__copybits+0x30>

0800b84a <__any_on>:
 800b84a:	f100 0214 	add.w	r2, r0, #20
 800b84e:	6900      	ldr	r0, [r0, #16]
 800b850:	114b      	asrs	r3, r1, #5
 800b852:	4298      	cmp	r0, r3
 800b854:	b510      	push	{r4, lr}
 800b856:	db11      	blt.n	800b87c <__any_on+0x32>
 800b858:	dd0a      	ble.n	800b870 <__any_on+0x26>
 800b85a:	f011 011f 	ands.w	r1, r1, #31
 800b85e:	d007      	beq.n	800b870 <__any_on+0x26>
 800b860:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b864:	fa24 f001 	lsr.w	r0, r4, r1
 800b868:	fa00 f101 	lsl.w	r1, r0, r1
 800b86c:	428c      	cmp	r4, r1
 800b86e:	d10b      	bne.n	800b888 <__any_on+0x3e>
 800b870:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b874:	4293      	cmp	r3, r2
 800b876:	d803      	bhi.n	800b880 <__any_on+0x36>
 800b878:	2000      	movs	r0, #0
 800b87a:	bd10      	pop	{r4, pc}
 800b87c:	4603      	mov	r3, r0
 800b87e:	e7f7      	b.n	800b870 <__any_on+0x26>
 800b880:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b884:	2900      	cmp	r1, #0
 800b886:	d0f5      	beq.n	800b874 <__any_on+0x2a>
 800b888:	2001      	movs	r0, #1
 800b88a:	e7f6      	b.n	800b87a <__any_on+0x30>

0800b88c <__submore>:
 800b88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b890:	460c      	mov	r4, r1
 800b892:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b894:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b898:	4299      	cmp	r1, r3
 800b89a:	d11d      	bne.n	800b8d8 <__submore+0x4c>
 800b89c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b8a0:	f7ff f870 	bl	800a984 <_malloc_r>
 800b8a4:	b918      	cbnz	r0, 800b8ae <__submore+0x22>
 800b8a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b8b2:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b8b4:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b8b8:	6360      	str	r0, [r4, #52]	@ 0x34
 800b8ba:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b8be:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b8c2:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800b8c6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b8ca:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800b8ce:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b8d2:	6020      	str	r0, [r4, #0]
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	e7e8      	b.n	800b8aa <__submore+0x1e>
 800b8d8:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b8da:	0077      	lsls	r7, r6, #1
 800b8dc:	463a      	mov	r2, r7
 800b8de:	f000 f80f 	bl	800b900 <_realloc_r>
 800b8e2:	4605      	mov	r5, r0
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	d0de      	beq.n	800b8a6 <__submore+0x1a>
 800b8e8:	eb00 0806 	add.w	r8, r0, r6
 800b8ec:	4601      	mov	r1, r0
 800b8ee:	4632      	mov	r2, r6
 800b8f0:	4640      	mov	r0, r8
 800b8f2:	f7fd f9ca 	bl	8008c8a <memcpy>
 800b8f6:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b8fa:	f8c4 8000 	str.w	r8, [r4]
 800b8fe:	e7e9      	b.n	800b8d4 <__submore+0x48>

0800b900 <_realloc_r>:
 800b900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b904:	4680      	mov	r8, r0
 800b906:	4615      	mov	r5, r2
 800b908:	460c      	mov	r4, r1
 800b90a:	b921      	cbnz	r1, 800b916 <_realloc_r+0x16>
 800b90c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b910:	4611      	mov	r1, r2
 800b912:	f7ff b837 	b.w	800a984 <_malloc_r>
 800b916:	b92a      	cbnz	r2, 800b924 <_realloc_r+0x24>
 800b918:	f7fe f822 	bl	8009960 <_free_r>
 800b91c:	2400      	movs	r4, #0
 800b91e:	4620      	mov	r0, r4
 800b920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b924:	f000 fa0c 	bl	800bd40 <_malloc_usable_size_r>
 800b928:	4285      	cmp	r5, r0
 800b92a:	4606      	mov	r6, r0
 800b92c:	d802      	bhi.n	800b934 <_realloc_r+0x34>
 800b92e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b932:	d8f4      	bhi.n	800b91e <_realloc_r+0x1e>
 800b934:	4629      	mov	r1, r5
 800b936:	4640      	mov	r0, r8
 800b938:	f7ff f824 	bl	800a984 <_malloc_r>
 800b93c:	4607      	mov	r7, r0
 800b93e:	2800      	cmp	r0, #0
 800b940:	d0ec      	beq.n	800b91c <_realloc_r+0x1c>
 800b942:	42b5      	cmp	r5, r6
 800b944:	462a      	mov	r2, r5
 800b946:	4621      	mov	r1, r4
 800b948:	bf28      	it	cs
 800b94a:	4632      	movcs	r2, r6
 800b94c:	f7fd f99d 	bl	8008c8a <memcpy>
 800b950:	4621      	mov	r1, r4
 800b952:	4640      	mov	r0, r8
 800b954:	f7fe f804 	bl	8009960 <_free_r>
 800b958:	463c      	mov	r4, r7
 800b95a:	e7e0      	b.n	800b91e <_realloc_r+0x1e>

0800b95c <_strtoul_l.constprop.0>:
 800b95c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b960:	4e34      	ldr	r6, [pc, #208]	@ (800ba34 <_strtoul_l.constprop.0+0xd8>)
 800b962:	4686      	mov	lr, r0
 800b964:	460d      	mov	r5, r1
 800b966:	4628      	mov	r0, r5
 800b968:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b96c:	5d37      	ldrb	r7, [r6, r4]
 800b96e:	f017 0708 	ands.w	r7, r7, #8
 800b972:	d1f8      	bne.n	800b966 <_strtoul_l.constprop.0+0xa>
 800b974:	2c2d      	cmp	r4, #45	@ 0x2d
 800b976:	d12f      	bne.n	800b9d8 <_strtoul_l.constprop.0+0x7c>
 800b978:	782c      	ldrb	r4, [r5, #0]
 800b97a:	2701      	movs	r7, #1
 800b97c:	1c85      	adds	r5, r0, #2
 800b97e:	f033 0010 	bics.w	r0, r3, #16
 800b982:	d109      	bne.n	800b998 <_strtoul_l.constprop.0+0x3c>
 800b984:	2c30      	cmp	r4, #48	@ 0x30
 800b986:	d12c      	bne.n	800b9e2 <_strtoul_l.constprop.0+0x86>
 800b988:	7828      	ldrb	r0, [r5, #0]
 800b98a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b98e:	2858      	cmp	r0, #88	@ 0x58
 800b990:	d127      	bne.n	800b9e2 <_strtoul_l.constprop.0+0x86>
 800b992:	786c      	ldrb	r4, [r5, #1]
 800b994:	2310      	movs	r3, #16
 800b996:	3502      	adds	r5, #2
 800b998:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800b99c:	2600      	movs	r6, #0
 800b99e:	fbb8 f8f3 	udiv	r8, r8, r3
 800b9a2:	fb03 f908 	mul.w	r9, r3, r8
 800b9a6:	ea6f 0909 	mvn.w	r9, r9
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b9b0:	f1bc 0f09 	cmp.w	ip, #9
 800b9b4:	d81c      	bhi.n	800b9f0 <_strtoul_l.constprop.0+0x94>
 800b9b6:	4664      	mov	r4, ip
 800b9b8:	42a3      	cmp	r3, r4
 800b9ba:	dd2a      	ble.n	800ba12 <_strtoul_l.constprop.0+0xb6>
 800b9bc:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800b9c0:	d007      	beq.n	800b9d2 <_strtoul_l.constprop.0+0x76>
 800b9c2:	4580      	cmp	r8, r0
 800b9c4:	d322      	bcc.n	800ba0c <_strtoul_l.constprop.0+0xb0>
 800b9c6:	d101      	bne.n	800b9cc <_strtoul_l.constprop.0+0x70>
 800b9c8:	45a1      	cmp	r9, r4
 800b9ca:	db1f      	blt.n	800ba0c <_strtoul_l.constprop.0+0xb0>
 800b9cc:	fb00 4003 	mla	r0, r0, r3, r4
 800b9d0:	2601      	movs	r6, #1
 800b9d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b9d6:	e7e9      	b.n	800b9ac <_strtoul_l.constprop.0+0x50>
 800b9d8:	2c2b      	cmp	r4, #43	@ 0x2b
 800b9da:	bf04      	itt	eq
 800b9dc:	782c      	ldrbeq	r4, [r5, #0]
 800b9de:	1c85      	addeq	r5, r0, #2
 800b9e0:	e7cd      	b.n	800b97e <_strtoul_l.constprop.0+0x22>
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d1d8      	bne.n	800b998 <_strtoul_l.constprop.0+0x3c>
 800b9e6:	2c30      	cmp	r4, #48	@ 0x30
 800b9e8:	bf0c      	ite	eq
 800b9ea:	2308      	moveq	r3, #8
 800b9ec:	230a      	movne	r3, #10
 800b9ee:	e7d3      	b.n	800b998 <_strtoul_l.constprop.0+0x3c>
 800b9f0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b9f4:	f1bc 0f19 	cmp.w	ip, #25
 800b9f8:	d801      	bhi.n	800b9fe <_strtoul_l.constprop.0+0xa2>
 800b9fa:	3c37      	subs	r4, #55	@ 0x37
 800b9fc:	e7dc      	b.n	800b9b8 <_strtoul_l.constprop.0+0x5c>
 800b9fe:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ba02:	f1bc 0f19 	cmp.w	ip, #25
 800ba06:	d804      	bhi.n	800ba12 <_strtoul_l.constprop.0+0xb6>
 800ba08:	3c57      	subs	r4, #87	@ 0x57
 800ba0a:	e7d5      	b.n	800b9b8 <_strtoul_l.constprop.0+0x5c>
 800ba0c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800ba10:	e7df      	b.n	800b9d2 <_strtoul_l.constprop.0+0x76>
 800ba12:	1c73      	adds	r3, r6, #1
 800ba14:	d106      	bne.n	800ba24 <_strtoul_l.constprop.0+0xc8>
 800ba16:	2322      	movs	r3, #34	@ 0x22
 800ba18:	f8ce 3000 	str.w	r3, [lr]
 800ba1c:	4630      	mov	r0, r6
 800ba1e:	b932      	cbnz	r2, 800ba2e <_strtoul_l.constprop.0+0xd2>
 800ba20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba24:	b107      	cbz	r7, 800ba28 <_strtoul_l.constprop.0+0xcc>
 800ba26:	4240      	negs	r0, r0
 800ba28:	2a00      	cmp	r2, #0
 800ba2a:	d0f9      	beq.n	800ba20 <_strtoul_l.constprop.0+0xc4>
 800ba2c:	b106      	cbz	r6, 800ba30 <_strtoul_l.constprop.0+0xd4>
 800ba2e:	1e69      	subs	r1, r5, #1
 800ba30:	6011      	str	r1, [r2, #0]
 800ba32:	e7f5      	b.n	800ba20 <_strtoul_l.constprop.0+0xc4>
 800ba34:	0800c2d9 	.word	0x0800c2d9

0800ba38 <_strtoul_r>:
 800ba38:	f7ff bf90 	b.w	800b95c <_strtoul_l.constprop.0>

0800ba3c <__swbuf_r>:
 800ba3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3e:	460e      	mov	r6, r1
 800ba40:	4614      	mov	r4, r2
 800ba42:	4605      	mov	r5, r0
 800ba44:	b118      	cbz	r0, 800ba4e <__swbuf_r+0x12>
 800ba46:	6a03      	ldr	r3, [r0, #32]
 800ba48:	b90b      	cbnz	r3, 800ba4e <__swbuf_r+0x12>
 800ba4a:	f7fc f961 	bl	8007d10 <__sinit>
 800ba4e:	69a3      	ldr	r3, [r4, #24]
 800ba50:	60a3      	str	r3, [r4, #8]
 800ba52:	89a3      	ldrh	r3, [r4, #12]
 800ba54:	071a      	lsls	r2, r3, #28
 800ba56:	d501      	bpl.n	800ba5c <__swbuf_r+0x20>
 800ba58:	6923      	ldr	r3, [r4, #16]
 800ba5a:	b943      	cbnz	r3, 800ba6e <__swbuf_r+0x32>
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	4628      	mov	r0, r5
 800ba60:	f000 f82a 	bl	800bab8 <__swsetup_r>
 800ba64:	b118      	cbz	r0, 800ba6e <__swbuf_r+0x32>
 800ba66:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ba6a:	4638      	mov	r0, r7
 800ba6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba6e:	6823      	ldr	r3, [r4, #0]
 800ba70:	6922      	ldr	r2, [r4, #16]
 800ba72:	1a98      	subs	r0, r3, r2
 800ba74:	6963      	ldr	r3, [r4, #20]
 800ba76:	b2f6      	uxtb	r6, r6
 800ba78:	4283      	cmp	r3, r0
 800ba7a:	4637      	mov	r7, r6
 800ba7c:	dc05      	bgt.n	800ba8a <__swbuf_r+0x4e>
 800ba7e:	4621      	mov	r1, r4
 800ba80:	4628      	mov	r0, r5
 800ba82:	f7ff fa1d 	bl	800aec0 <_fflush_r>
 800ba86:	2800      	cmp	r0, #0
 800ba88:	d1ed      	bne.n	800ba66 <__swbuf_r+0x2a>
 800ba8a:	68a3      	ldr	r3, [r4, #8]
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	60a3      	str	r3, [r4, #8]
 800ba90:	6823      	ldr	r3, [r4, #0]
 800ba92:	1c5a      	adds	r2, r3, #1
 800ba94:	6022      	str	r2, [r4, #0]
 800ba96:	701e      	strb	r6, [r3, #0]
 800ba98:	6962      	ldr	r2, [r4, #20]
 800ba9a:	1c43      	adds	r3, r0, #1
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d004      	beq.n	800baaa <__swbuf_r+0x6e>
 800baa0:	89a3      	ldrh	r3, [r4, #12]
 800baa2:	07db      	lsls	r3, r3, #31
 800baa4:	d5e1      	bpl.n	800ba6a <__swbuf_r+0x2e>
 800baa6:	2e0a      	cmp	r6, #10
 800baa8:	d1df      	bne.n	800ba6a <__swbuf_r+0x2e>
 800baaa:	4621      	mov	r1, r4
 800baac:	4628      	mov	r0, r5
 800baae:	f7ff fa07 	bl	800aec0 <_fflush_r>
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d0d9      	beq.n	800ba6a <__swbuf_r+0x2e>
 800bab6:	e7d6      	b.n	800ba66 <__swbuf_r+0x2a>

0800bab8 <__swsetup_r>:
 800bab8:	b538      	push	{r3, r4, r5, lr}
 800baba:	4b29      	ldr	r3, [pc, #164]	@ (800bb60 <__swsetup_r+0xa8>)
 800babc:	4605      	mov	r5, r0
 800babe:	6818      	ldr	r0, [r3, #0]
 800bac0:	460c      	mov	r4, r1
 800bac2:	b118      	cbz	r0, 800bacc <__swsetup_r+0x14>
 800bac4:	6a03      	ldr	r3, [r0, #32]
 800bac6:	b90b      	cbnz	r3, 800bacc <__swsetup_r+0x14>
 800bac8:	f7fc f922 	bl	8007d10 <__sinit>
 800bacc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bad0:	0719      	lsls	r1, r3, #28
 800bad2:	d422      	bmi.n	800bb1a <__swsetup_r+0x62>
 800bad4:	06da      	lsls	r2, r3, #27
 800bad6:	d407      	bmi.n	800bae8 <__swsetup_r+0x30>
 800bad8:	2209      	movs	r2, #9
 800bada:	602a      	str	r2, [r5, #0]
 800badc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bae0:	81a3      	strh	r3, [r4, #12]
 800bae2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bae6:	e033      	b.n	800bb50 <__swsetup_r+0x98>
 800bae8:	0758      	lsls	r0, r3, #29
 800baea:	d512      	bpl.n	800bb12 <__swsetup_r+0x5a>
 800baec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800baee:	b141      	cbz	r1, 800bb02 <__swsetup_r+0x4a>
 800baf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800baf4:	4299      	cmp	r1, r3
 800baf6:	d002      	beq.n	800bafe <__swsetup_r+0x46>
 800baf8:	4628      	mov	r0, r5
 800bafa:	f7fd ff31 	bl	8009960 <_free_r>
 800bafe:	2300      	movs	r3, #0
 800bb00:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb02:	89a3      	ldrh	r3, [r4, #12]
 800bb04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bb08:	81a3      	strh	r3, [r4, #12]
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	6063      	str	r3, [r4, #4]
 800bb0e:	6923      	ldr	r3, [r4, #16]
 800bb10:	6023      	str	r3, [r4, #0]
 800bb12:	89a3      	ldrh	r3, [r4, #12]
 800bb14:	f043 0308 	orr.w	r3, r3, #8
 800bb18:	81a3      	strh	r3, [r4, #12]
 800bb1a:	6923      	ldr	r3, [r4, #16]
 800bb1c:	b94b      	cbnz	r3, 800bb32 <__swsetup_r+0x7a>
 800bb1e:	89a3      	ldrh	r3, [r4, #12]
 800bb20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bb24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb28:	d003      	beq.n	800bb32 <__swsetup_r+0x7a>
 800bb2a:	4621      	mov	r1, r4
 800bb2c:	4628      	mov	r0, r5
 800bb2e:	f000 f84c 	bl	800bbca <__smakebuf_r>
 800bb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb36:	f013 0201 	ands.w	r2, r3, #1
 800bb3a:	d00a      	beq.n	800bb52 <__swsetup_r+0x9a>
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	60a2      	str	r2, [r4, #8]
 800bb40:	6962      	ldr	r2, [r4, #20]
 800bb42:	4252      	negs	r2, r2
 800bb44:	61a2      	str	r2, [r4, #24]
 800bb46:	6922      	ldr	r2, [r4, #16]
 800bb48:	b942      	cbnz	r2, 800bb5c <__swsetup_r+0xa4>
 800bb4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bb4e:	d1c5      	bne.n	800badc <__swsetup_r+0x24>
 800bb50:	bd38      	pop	{r3, r4, r5, pc}
 800bb52:	0799      	lsls	r1, r3, #30
 800bb54:	bf58      	it	pl
 800bb56:	6962      	ldrpl	r2, [r4, #20]
 800bb58:	60a2      	str	r2, [r4, #8]
 800bb5a:	e7f4      	b.n	800bb46 <__swsetup_r+0x8e>
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	e7f7      	b.n	800bb50 <__swsetup_r+0x98>
 800bb60:	2000019c 	.word	0x2000019c

0800bb64 <__ascii_wctomb>:
 800bb64:	4603      	mov	r3, r0
 800bb66:	4608      	mov	r0, r1
 800bb68:	b141      	cbz	r1, 800bb7c <__ascii_wctomb+0x18>
 800bb6a:	2aff      	cmp	r2, #255	@ 0xff
 800bb6c:	d904      	bls.n	800bb78 <__ascii_wctomb+0x14>
 800bb6e:	228a      	movs	r2, #138	@ 0x8a
 800bb70:	601a      	str	r2, [r3, #0]
 800bb72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb76:	4770      	bx	lr
 800bb78:	700a      	strb	r2, [r1, #0]
 800bb7a:	2001      	movs	r0, #1
 800bb7c:	4770      	bx	lr

0800bb7e <__swhatbuf_r>:
 800bb7e:	b570      	push	{r4, r5, r6, lr}
 800bb80:	460c      	mov	r4, r1
 800bb82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb86:	2900      	cmp	r1, #0
 800bb88:	b096      	sub	sp, #88	@ 0x58
 800bb8a:	4615      	mov	r5, r2
 800bb8c:	461e      	mov	r6, r3
 800bb8e:	da0d      	bge.n	800bbac <__swhatbuf_r+0x2e>
 800bb90:	89a3      	ldrh	r3, [r4, #12]
 800bb92:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb96:	f04f 0100 	mov.w	r1, #0
 800bb9a:	bf14      	ite	ne
 800bb9c:	2340      	movne	r3, #64	@ 0x40
 800bb9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bba2:	2000      	movs	r0, #0
 800bba4:	6031      	str	r1, [r6, #0]
 800bba6:	602b      	str	r3, [r5, #0]
 800bba8:	b016      	add	sp, #88	@ 0x58
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	466a      	mov	r2, sp
 800bbae:	f000 f863 	bl	800bc78 <_fstat_r>
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	dbec      	blt.n	800bb90 <__swhatbuf_r+0x12>
 800bbb6:	9901      	ldr	r1, [sp, #4]
 800bbb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bbbc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bbc0:	4259      	negs	r1, r3
 800bbc2:	4159      	adcs	r1, r3
 800bbc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbc8:	e7eb      	b.n	800bba2 <__swhatbuf_r+0x24>

0800bbca <__smakebuf_r>:
 800bbca:	898b      	ldrh	r3, [r1, #12]
 800bbcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbce:	079d      	lsls	r5, r3, #30
 800bbd0:	4606      	mov	r6, r0
 800bbd2:	460c      	mov	r4, r1
 800bbd4:	d507      	bpl.n	800bbe6 <__smakebuf_r+0x1c>
 800bbd6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bbda:	6023      	str	r3, [r4, #0]
 800bbdc:	6123      	str	r3, [r4, #16]
 800bbde:	2301      	movs	r3, #1
 800bbe0:	6163      	str	r3, [r4, #20]
 800bbe2:	b003      	add	sp, #12
 800bbe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbe6:	ab01      	add	r3, sp, #4
 800bbe8:	466a      	mov	r2, sp
 800bbea:	f7ff ffc8 	bl	800bb7e <__swhatbuf_r>
 800bbee:	9f00      	ldr	r7, [sp, #0]
 800bbf0:	4605      	mov	r5, r0
 800bbf2:	4639      	mov	r1, r7
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f7fe fec5 	bl	800a984 <_malloc_r>
 800bbfa:	b948      	cbnz	r0, 800bc10 <__smakebuf_r+0x46>
 800bbfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc00:	059a      	lsls	r2, r3, #22
 800bc02:	d4ee      	bmi.n	800bbe2 <__smakebuf_r+0x18>
 800bc04:	f023 0303 	bic.w	r3, r3, #3
 800bc08:	f043 0302 	orr.w	r3, r3, #2
 800bc0c:	81a3      	strh	r3, [r4, #12]
 800bc0e:	e7e2      	b.n	800bbd6 <__smakebuf_r+0xc>
 800bc10:	89a3      	ldrh	r3, [r4, #12]
 800bc12:	6020      	str	r0, [r4, #0]
 800bc14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc18:	81a3      	strh	r3, [r4, #12]
 800bc1a:	9b01      	ldr	r3, [sp, #4]
 800bc1c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc20:	b15b      	cbz	r3, 800bc3a <__smakebuf_r+0x70>
 800bc22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc26:	4630      	mov	r0, r6
 800bc28:	f000 f838 	bl	800bc9c <_isatty_r>
 800bc2c:	b128      	cbz	r0, 800bc3a <__smakebuf_r+0x70>
 800bc2e:	89a3      	ldrh	r3, [r4, #12]
 800bc30:	f023 0303 	bic.w	r3, r3, #3
 800bc34:	f043 0301 	orr.w	r3, r3, #1
 800bc38:	81a3      	strh	r3, [r4, #12]
 800bc3a:	89a3      	ldrh	r3, [r4, #12]
 800bc3c:	431d      	orrs	r5, r3
 800bc3e:	81a5      	strh	r5, [r4, #12]
 800bc40:	e7cf      	b.n	800bbe2 <__smakebuf_r+0x18>

0800bc42 <memmove>:
 800bc42:	4288      	cmp	r0, r1
 800bc44:	b510      	push	{r4, lr}
 800bc46:	eb01 0402 	add.w	r4, r1, r2
 800bc4a:	d902      	bls.n	800bc52 <memmove+0x10>
 800bc4c:	4284      	cmp	r4, r0
 800bc4e:	4623      	mov	r3, r4
 800bc50:	d807      	bhi.n	800bc62 <memmove+0x20>
 800bc52:	1e43      	subs	r3, r0, #1
 800bc54:	42a1      	cmp	r1, r4
 800bc56:	d008      	beq.n	800bc6a <memmove+0x28>
 800bc58:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc60:	e7f8      	b.n	800bc54 <memmove+0x12>
 800bc62:	4402      	add	r2, r0
 800bc64:	4601      	mov	r1, r0
 800bc66:	428a      	cmp	r2, r1
 800bc68:	d100      	bne.n	800bc6c <memmove+0x2a>
 800bc6a:	bd10      	pop	{r4, pc}
 800bc6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc74:	e7f7      	b.n	800bc66 <memmove+0x24>
	...

0800bc78 <_fstat_r>:
 800bc78:	b538      	push	{r3, r4, r5, lr}
 800bc7a:	4d07      	ldr	r5, [pc, #28]	@ (800bc98 <_fstat_r+0x20>)
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	4604      	mov	r4, r0
 800bc80:	4608      	mov	r0, r1
 800bc82:	4611      	mov	r1, r2
 800bc84:	602b      	str	r3, [r5, #0]
 800bc86:	f7f6 ffd0 	bl	8002c2a <_fstat>
 800bc8a:	1c43      	adds	r3, r0, #1
 800bc8c:	d102      	bne.n	800bc94 <_fstat_r+0x1c>
 800bc8e:	682b      	ldr	r3, [r5, #0]
 800bc90:	b103      	cbz	r3, 800bc94 <_fstat_r+0x1c>
 800bc92:	6023      	str	r3, [r4, #0]
 800bc94:	bd38      	pop	{r3, r4, r5, pc}
 800bc96:	bf00      	nop
 800bc98:	20000788 	.word	0x20000788

0800bc9c <_isatty_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4d06      	ldr	r5, [pc, #24]	@ (800bcb8 <_isatty_r+0x1c>)
 800bca0:	2300      	movs	r3, #0
 800bca2:	4604      	mov	r4, r0
 800bca4:	4608      	mov	r0, r1
 800bca6:	602b      	str	r3, [r5, #0]
 800bca8:	f7f6 ffcf 	bl	8002c4a <_isatty>
 800bcac:	1c43      	adds	r3, r0, #1
 800bcae:	d102      	bne.n	800bcb6 <_isatty_r+0x1a>
 800bcb0:	682b      	ldr	r3, [r5, #0]
 800bcb2:	b103      	cbz	r3, 800bcb6 <_isatty_r+0x1a>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}
 800bcb8:	20000788 	.word	0x20000788

0800bcbc <_sbrk_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d06      	ldr	r5, [pc, #24]	@ (800bcd8 <_sbrk_r+0x1c>)
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	602b      	str	r3, [r5, #0]
 800bcc8:	f7f6 ffd8 	bl	8002c7c <_sbrk>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d102      	bne.n	800bcd6 <_sbrk_r+0x1a>
 800bcd0:	682b      	ldr	r3, [r5, #0]
 800bcd2:	b103      	cbz	r3, 800bcd6 <_sbrk_r+0x1a>
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	bd38      	pop	{r3, r4, r5, pc}
 800bcd8:	20000788 	.word	0x20000788

0800bcdc <__assert_func>:
 800bcdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcde:	4614      	mov	r4, r2
 800bce0:	461a      	mov	r2, r3
 800bce2:	4b09      	ldr	r3, [pc, #36]	@ (800bd08 <__assert_func+0x2c>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	4605      	mov	r5, r0
 800bce8:	68d8      	ldr	r0, [r3, #12]
 800bcea:	b954      	cbnz	r4, 800bd02 <__assert_func+0x26>
 800bcec:	4b07      	ldr	r3, [pc, #28]	@ (800bd0c <__assert_func+0x30>)
 800bcee:	461c      	mov	r4, r3
 800bcf0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcf4:	9100      	str	r1, [sp, #0]
 800bcf6:	462b      	mov	r3, r5
 800bcf8:	4905      	ldr	r1, [pc, #20]	@ (800bd10 <__assert_func+0x34>)
 800bcfa:	f000 f829 	bl	800bd50 <fiprintf>
 800bcfe:	f000 f839 	bl	800bd74 <abort>
 800bd02:	4b04      	ldr	r3, [pc, #16]	@ (800bd14 <__assert_func+0x38>)
 800bd04:	e7f4      	b.n	800bcf0 <__assert_func+0x14>
 800bd06:	bf00      	nop
 800bd08:	2000019c 	.word	0x2000019c
 800bd0c:	0800c683 	.word	0x0800c683
 800bd10:	0800c655 	.word	0x0800c655
 800bd14:	0800c648 	.word	0x0800c648

0800bd18 <_calloc_r>:
 800bd18:	b570      	push	{r4, r5, r6, lr}
 800bd1a:	fba1 5402 	umull	r5, r4, r1, r2
 800bd1e:	b93c      	cbnz	r4, 800bd30 <_calloc_r+0x18>
 800bd20:	4629      	mov	r1, r5
 800bd22:	f7fe fe2f 	bl	800a984 <_malloc_r>
 800bd26:	4606      	mov	r6, r0
 800bd28:	b928      	cbnz	r0, 800bd36 <_calloc_r+0x1e>
 800bd2a:	2600      	movs	r6, #0
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	bd70      	pop	{r4, r5, r6, pc}
 800bd30:	220c      	movs	r2, #12
 800bd32:	6002      	str	r2, [r0, #0]
 800bd34:	e7f9      	b.n	800bd2a <_calloc_r+0x12>
 800bd36:	462a      	mov	r2, r5
 800bd38:	4621      	mov	r1, r4
 800bd3a:	f7fc ff27 	bl	8008b8c <memset>
 800bd3e:	e7f5      	b.n	800bd2c <_calloc_r+0x14>

0800bd40 <_malloc_usable_size_r>:
 800bd40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd44:	1f18      	subs	r0, r3, #4
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	bfbc      	itt	lt
 800bd4a:	580b      	ldrlt	r3, [r1, r0]
 800bd4c:	18c0      	addlt	r0, r0, r3
 800bd4e:	4770      	bx	lr

0800bd50 <fiprintf>:
 800bd50:	b40e      	push	{r1, r2, r3}
 800bd52:	b503      	push	{r0, r1, lr}
 800bd54:	4601      	mov	r1, r0
 800bd56:	ab03      	add	r3, sp, #12
 800bd58:	4805      	ldr	r0, [pc, #20]	@ (800bd70 <fiprintf+0x20>)
 800bd5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd5e:	6800      	ldr	r0, [r0, #0]
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	f7fe fccd 	bl	800a700 <_vfiprintf_r>
 800bd66:	b002      	add	sp, #8
 800bd68:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd6c:	b003      	add	sp, #12
 800bd6e:	4770      	bx	lr
 800bd70:	2000019c 	.word	0x2000019c

0800bd74 <abort>:
 800bd74:	b508      	push	{r3, lr}
 800bd76:	2006      	movs	r0, #6
 800bd78:	f000 f82c 	bl	800bdd4 <raise>
 800bd7c:	2001      	movs	r0, #1
 800bd7e:	f7f6 ff04 	bl	8002b8a <_exit>

0800bd82 <_raise_r>:
 800bd82:	291f      	cmp	r1, #31
 800bd84:	b538      	push	{r3, r4, r5, lr}
 800bd86:	4605      	mov	r5, r0
 800bd88:	460c      	mov	r4, r1
 800bd8a:	d904      	bls.n	800bd96 <_raise_r+0x14>
 800bd8c:	2316      	movs	r3, #22
 800bd8e:	6003      	str	r3, [r0, #0]
 800bd90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd94:	bd38      	pop	{r3, r4, r5, pc}
 800bd96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd98:	b112      	cbz	r2, 800bda0 <_raise_r+0x1e>
 800bd9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd9e:	b94b      	cbnz	r3, 800bdb4 <_raise_r+0x32>
 800bda0:	4628      	mov	r0, r5
 800bda2:	f000 f831 	bl	800be08 <_getpid_r>
 800bda6:	4622      	mov	r2, r4
 800bda8:	4601      	mov	r1, r0
 800bdaa:	4628      	mov	r0, r5
 800bdac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdb0:	f000 b818 	b.w	800bde4 <_kill_r>
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d00a      	beq.n	800bdce <_raise_r+0x4c>
 800bdb8:	1c59      	adds	r1, r3, #1
 800bdba:	d103      	bne.n	800bdc4 <_raise_r+0x42>
 800bdbc:	2316      	movs	r3, #22
 800bdbe:	6003      	str	r3, [r0, #0]
 800bdc0:	2001      	movs	r0, #1
 800bdc2:	e7e7      	b.n	800bd94 <_raise_r+0x12>
 800bdc4:	2100      	movs	r1, #0
 800bdc6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bdca:	4620      	mov	r0, r4
 800bdcc:	4798      	blx	r3
 800bdce:	2000      	movs	r0, #0
 800bdd0:	e7e0      	b.n	800bd94 <_raise_r+0x12>
	...

0800bdd4 <raise>:
 800bdd4:	4b02      	ldr	r3, [pc, #8]	@ (800bde0 <raise+0xc>)
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	6818      	ldr	r0, [r3, #0]
 800bdda:	f7ff bfd2 	b.w	800bd82 <_raise_r>
 800bdde:	bf00      	nop
 800bde0:	2000019c 	.word	0x2000019c

0800bde4 <_kill_r>:
 800bde4:	b538      	push	{r3, r4, r5, lr}
 800bde6:	4d07      	ldr	r5, [pc, #28]	@ (800be04 <_kill_r+0x20>)
 800bde8:	2300      	movs	r3, #0
 800bdea:	4604      	mov	r4, r0
 800bdec:	4608      	mov	r0, r1
 800bdee:	4611      	mov	r1, r2
 800bdf0:	602b      	str	r3, [r5, #0]
 800bdf2:	f7f6 feba 	bl	8002b6a <_kill>
 800bdf6:	1c43      	adds	r3, r0, #1
 800bdf8:	d102      	bne.n	800be00 <_kill_r+0x1c>
 800bdfa:	682b      	ldr	r3, [r5, #0]
 800bdfc:	b103      	cbz	r3, 800be00 <_kill_r+0x1c>
 800bdfe:	6023      	str	r3, [r4, #0]
 800be00:	bd38      	pop	{r3, r4, r5, pc}
 800be02:	bf00      	nop
 800be04:	20000788 	.word	0x20000788

0800be08 <_getpid_r>:
 800be08:	f7f6 bea7 	b.w	8002b5a <_getpid>

0800be0c <fmodf>:
 800be0c:	b508      	push	{r3, lr}
 800be0e:	ed2d 8b02 	vpush	{d8}
 800be12:	eef0 8a40 	vmov.f32	s17, s0
 800be16:	eeb0 8a60 	vmov.f32	s16, s1
 800be1a:	f000 f817 	bl	800be4c <__ieee754_fmodf>
 800be1e:	eef4 8a48 	vcmp.f32	s17, s16
 800be22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be26:	d60c      	bvs.n	800be42 <fmodf+0x36>
 800be28:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800be48 <fmodf+0x3c>
 800be2c:	eeb4 8a68 	vcmp.f32	s16, s17
 800be30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be34:	d105      	bne.n	800be42 <fmodf+0x36>
 800be36:	f7fc fefb 	bl	8008c30 <__errno>
 800be3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800be3e:	2321      	movs	r3, #33	@ 0x21
 800be40:	6003      	str	r3, [r0, #0]
 800be42:	ecbd 8b02 	vpop	{d8}
 800be46:	bd08      	pop	{r3, pc}
 800be48:	00000000 	.word	0x00000000

0800be4c <__ieee754_fmodf>:
 800be4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be4e:	ee10 5a90 	vmov	r5, s1
 800be52:	f025 4000 	bic.w	r0, r5, #2147483648	@ 0x80000000
 800be56:	1e43      	subs	r3, r0, #1
 800be58:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800be5c:	d206      	bcs.n	800be6c <__ieee754_fmodf+0x20>
 800be5e:	ee10 3a10 	vmov	r3, s0
 800be62:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 800be66:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800be6a:	d304      	bcc.n	800be76 <__ieee754_fmodf+0x2a>
 800be6c:	ee60 0a20 	vmul.f32	s1, s0, s1
 800be70:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800be74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be76:	4286      	cmp	r6, r0
 800be78:	dbfc      	blt.n	800be74 <__ieee754_fmodf+0x28>
 800be7a:	f003 4400 	and.w	r4, r3, #2147483648	@ 0x80000000
 800be7e:	d105      	bne.n	800be8c <__ieee754_fmodf+0x40>
 800be80:	4b32      	ldr	r3, [pc, #200]	@ (800bf4c <__ieee754_fmodf+0x100>)
 800be82:	eb03 7354 	add.w	r3, r3, r4, lsr #29
 800be86:	ed93 0a00 	vldr	s0, [r3]
 800be8a:	e7f3      	b.n	800be74 <__ieee754_fmodf+0x28>
 800be8c:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800be90:	d140      	bne.n	800bf14 <__ieee754_fmodf+0xc8>
 800be92:	0232      	lsls	r2, r6, #8
 800be94:	f06f 017d 	mvn.w	r1, #125	@ 0x7d
 800be98:	2a00      	cmp	r2, #0
 800be9a:	dc38      	bgt.n	800bf0e <__ieee754_fmodf+0xc2>
 800be9c:	f015 4fff 	tst.w	r5, #2139095040	@ 0x7f800000
 800bea0:	d13e      	bne.n	800bf20 <__ieee754_fmodf+0xd4>
 800bea2:	0207      	lsls	r7, r0, #8
 800bea4:	f06f 027d 	mvn.w	r2, #125	@ 0x7d
 800bea8:	2f00      	cmp	r7, #0
 800beaa:	da36      	bge.n	800bf1a <__ieee754_fmodf+0xce>
 800beac:	f111 0f7e 	cmn.w	r1, #126	@ 0x7e
 800beb0:	bfb9      	ittee	lt
 800beb2:	f06f 037d 	mvnlt.w	r3, #125	@ 0x7d
 800beb6:	1a5b      	sublt	r3, r3, r1
 800beb8:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 800bebc:	f443 0300 	orrge.w	r3, r3, #8388608	@ 0x800000
 800bec0:	bfb8      	it	lt
 800bec2:	fa06 f303 	lsllt.w	r3, r6, r3
 800bec6:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800beca:	bfb5      	itete	lt
 800becc:	f06f 057d 	mvnlt.w	r5, #125	@ 0x7d
 800bed0:	f3c5 0516 	ubfxge	r5, r5, #0, #23
 800bed4:	1aad      	sublt	r5, r5, r2
 800bed6:	f445 0000 	orrge.w	r0, r5, #8388608	@ 0x800000
 800beda:	bfb8      	it	lt
 800bedc:	40a8      	lsllt	r0, r5
 800bede:	1a89      	subs	r1, r1, r2
 800bee0:	1a1d      	subs	r5, r3, r0
 800bee2:	bb01      	cbnz	r1, 800bf26 <__ieee754_fmodf+0xda>
 800bee4:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 800bee8:	bf38      	it	cc
 800beea:	462b      	movcc	r3, r5
 800beec:	2b00      	cmp	r3, #0
 800beee:	d0c7      	beq.n	800be80 <__ieee754_fmodf+0x34>
 800bef0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bef4:	db1f      	blt.n	800bf36 <__ieee754_fmodf+0xea>
 800bef6:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800befa:	db1f      	blt.n	800bf3c <__ieee754_fmodf+0xf0>
 800befc:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800bf00:	327f      	adds	r2, #127	@ 0x7f
 800bf02:	4323      	orrs	r3, r4
 800bf04:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800bf08:	ee00 3a10 	vmov	s0, r3
 800bf0c:	e7b2      	b.n	800be74 <__ieee754_fmodf+0x28>
 800bf0e:	3901      	subs	r1, #1
 800bf10:	0052      	lsls	r2, r2, #1
 800bf12:	e7c1      	b.n	800be98 <__ieee754_fmodf+0x4c>
 800bf14:	15f1      	asrs	r1, r6, #23
 800bf16:	397f      	subs	r1, #127	@ 0x7f
 800bf18:	e7c0      	b.n	800be9c <__ieee754_fmodf+0x50>
 800bf1a:	3a01      	subs	r2, #1
 800bf1c:	007f      	lsls	r7, r7, #1
 800bf1e:	e7c3      	b.n	800bea8 <__ieee754_fmodf+0x5c>
 800bf20:	15c2      	asrs	r2, r0, #23
 800bf22:	3a7f      	subs	r2, #127	@ 0x7f
 800bf24:	e7c2      	b.n	800beac <__ieee754_fmodf+0x60>
 800bf26:	2d00      	cmp	r5, #0
 800bf28:	da02      	bge.n	800bf30 <__ieee754_fmodf+0xe4>
 800bf2a:	005b      	lsls	r3, r3, #1
 800bf2c:	3901      	subs	r1, #1
 800bf2e:	e7d7      	b.n	800bee0 <__ieee754_fmodf+0x94>
 800bf30:	d0a6      	beq.n	800be80 <__ieee754_fmodf+0x34>
 800bf32:	006b      	lsls	r3, r5, #1
 800bf34:	e7fa      	b.n	800bf2c <__ieee754_fmodf+0xe0>
 800bf36:	005b      	lsls	r3, r3, #1
 800bf38:	3a01      	subs	r2, #1
 800bf3a:	e7d9      	b.n	800bef0 <__ieee754_fmodf+0xa4>
 800bf3c:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800bf40:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800bf44:	3282      	adds	r2, #130	@ 0x82
 800bf46:	4113      	asrs	r3, r2
 800bf48:	4323      	orrs	r3, r4
 800bf4a:	e7dd      	b.n	800bf08 <__ieee754_fmodf+0xbc>
 800bf4c:	0800c684 	.word	0x0800c684

0800bf50 <fmaxf>:
 800bf50:	b508      	push	{r3, lr}
 800bf52:	ed2d 8b02 	vpush	{d8}
 800bf56:	eeb0 8a40 	vmov.f32	s16, s0
 800bf5a:	eef0 8a60 	vmov.f32	s17, s1
 800bf5e:	f000 f831 	bl	800bfc4 <__fpclassifyf>
 800bf62:	b930      	cbnz	r0, 800bf72 <fmaxf+0x22>
 800bf64:	eeb0 8a68 	vmov.f32	s16, s17
 800bf68:	eeb0 0a48 	vmov.f32	s0, s16
 800bf6c:	ecbd 8b02 	vpop	{d8}
 800bf70:	bd08      	pop	{r3, pc}
 800bf72:	eeb0 0a68 	vmov.f32	s0, s17
 800bf76:	f000 f825 	bl	800bfc4 <__fpclassifyf>
 800bf7a:	2800      	cmp	r0, #0
 800bf7c:	d0f4      	beq.n	800bf68 <fmaxf+0x18>
 800bf7e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bf82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf86:	dded      	ble.n	800bf64 <fmaxf+0x14>
 800bf88:	e7ee      	b.n	800bf68 <fmaxf+0x18>

0800bf8a <fminf>:
 800bf8a:	b508      	push	{r3, lr}
 800bf8c:	ed2d 8b02 	vpush	{d8}
 800bf90:	eeb0 8a40 	vmov.f32	s16, s0
 800bf94:	eef0 8a60 	vmov.f32	s17, s1
 800bf98:	f000 f814 	bl	800bfc4 <__fpclassifyf>
 800bf9c:	b930      	cbnz	r0, 800bfac <fminf+0x22>
 800bf9e:	eeb0 8a68 	vmov.f32	s16, s17
 800bfa2:	eeb0 0a48 	vmov.f32	s0, s16
 800bfa6:	ecbd 8b02 	vpop	{d8}
 800bfaa:	bd08      	pop	{r3, pc}
 800bfac:	eeb0 0a68 	vmov.f32	s0, s17
 800bfb0:	f000 f808 	bl	800bfc4 <__fpclassifyf>
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	d0f4      	beq.n	800bfa2 <fminf+0x18>
 800bfb8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bfbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfc0:	d5ed      	bpl.n	800bf9e <fminf+0x14>
 800bfc2:	e7ee      	b.n	800bfa2 <fminf+0x18>

0800bfc4 <__fpclassifyf>:
 800bfc4:	ee10 3a10 	vmov	r3, s0
 800bfc8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800bfcc:	d00d      	beq.n	800bfea <__fpclassifyf+0x26>
 800bfce:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800bfd2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800bfd6:	d30a      	bcc.n	800bfee <__fpclassifyf+0x2a>
 800bfd8:	4b07      	ldr	r3, [pc, #28]	@ (800bff8 <__fpclassifyf+0x34>)
 800bfda:	1e42      	subs	r2, r0, #1
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d908      	bls.n	800bff2 <__fpclassifyf+0x2e>
 800bfe0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800bfe4:	4258      	negs	r0, r3
 800bfe6:	4158      	adcs	r0, r3
 800bfe8:	4770      	bx	lr
 800bfea:	2002      	movs	r0, #2
 800bfec:	4770      	bx	lr
 800bfee:	2004      	movs	r0, #4
 800bff0:	4770      	bx	lr
 800bff2:	2003      	movs	r0, #3
 800bff4:	4770      	bx	lr
 800bff6:	bf00      	nop
 800bff8:	007ffffe 	.word	0x007ffffe

0800bffc <_init>:
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	bf00      	nop
 800c000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c002:	bc08      	pop	{r3}
 800c004:	469e      	mov	lr, r3
 800c006:	4770      	bx	lr

0800c008 <_fini>:
 800c008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c00a:	bf00      	nop
 800c00c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c00e:	bc08      	pop	{r3}
 800c010:	469e      	mov	lr, r3
 800c012:	4770      	bx	lr
