# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_1_1.srcs/sources_1/new/right_most_7segment_display.vhd" \

# Do not sort compile order
nosort
