-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fir2dim_hwa is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fir2dim_input_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_input_EN_A : OUT STD_LOGIC;
    fir2dim_input_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    fir2dim_input_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_input_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_input_Clk_A : OUT STD_LOGIC;
    fir2dim_input_Rst_A : OUT STD_LOGIC;
    fir2dim_output_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_output_EN_A : OUT STD_LOGIC;
    fir2dim_output_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    fir2dim_output_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_output_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    fir2dim_output_Clk_A : OUT STD_LOGIC;
    fir2dim_output_Rst_A : OUT STD_LOGIC );
end;


architecture behav of fir2dim_hwa is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fir2dim_hwa,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.565200,HLS_SYN_LAT=134,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=2014,HLS_SYN_LUT=1482}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (28 downto 0) := "00000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (28 downto 0) := "00000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (28 downto 0) := "00000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (28 downto 0) := "00000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (28 downto 0) := "00000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (28 downto 0) := "00000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (28 downto 0) := "00001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (28 downto 0) := "00010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (28 downto 0) := "00100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (28 downto 0) := "01000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (28 downto 0) := "10000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal k_reg_370 : STD_LOGIC_VECTOR (2 downto 0);
    signal poutput_0_idx_reg_382 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal grp_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_420 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond1_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal exitcond1_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal grp_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_424 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal reg_435 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal reg_445 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_449 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal sum8_0_2_reg_463 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum_1_2_reg_473 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal sum4_1_2_reg_477 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum8_1_2_reg_488 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum4_2_2_reg_497 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum_3_2_reg_508 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum8_3_2_reg_513 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal tmp9_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp9_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_1_reg_536 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_541 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp1_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp1_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal reg_567 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal tmp16_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_579 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal reg_584 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal tmp19_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_592 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal tmp20_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp26_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_897 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_908 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_916 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_929 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_935 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_941 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_948 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_954 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal reg_960 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_998_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_reg_1204 : STD_LOGIC_VECTOR (5 downto 0);
    signal fir2dim_input_load_reg_1216 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_2_reg_1227 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_4_reg_1238 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_6_reg_1248 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_8_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_10_reg_1270 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_14_reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_16_reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_1_1_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_2_reg_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_19_reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_20_reg_1334 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_2_reg_1345 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_22_reg_1355 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_1_reg_1365 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_23_reg_1370 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_24_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_input_load_25_reg_1391 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_2_2_reg_1401 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_reg_1406 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_reg_1411 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_1_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_3_2_reg_1421 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_3_reg_1426 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_3_1_reg_1431 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_3_2_reg_1436 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_5_reg_1441 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_1_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_2_reg_1451 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1116_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_reg_1456 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_phi_fu_374_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal poutput_0_idx_phi_fu_386_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_1006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_0_1_cast_fu_1011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_0_2_cast_fu_1016_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_cast_fu_1031_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_0_1_cast_fu_1046_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_0_2_cast_fu_1051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_cast_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_0_1_cast_fu_1061_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_0_2_cast_fu_1066_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_1_2_cast_fu_1071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_1_2_cast_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_1_2_cast_fu_1081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_2_2_cast_fu_1086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_2_2_cast_fu_1091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_2_2_cast_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_3_2_cast_fu_1101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum4_3_2_cast_fu_1106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum8_3_2_cast_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal poutput_0_idx_cast_fu_1120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal poutput_0_idx1_cast_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal poutput_0_idx1_1_cas_fu_1140_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal poutput_0_idx1_2_cas_fu_1150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fir2dim_input_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal fir2dim_output_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_1_cast_fu_1021_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_2_cast_fu_1026_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_3_cast_fu_1036_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_395_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_395_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_768_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_769_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_972_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl_fu_976_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_988_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl_cast_fu_984_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_cast_fu_994_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_fu_1006_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum_0_2_cast_fu_1016_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_2_cast_fu_1026_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum4_0_1_fu_1041_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum4_0_2_cast_fu_1051_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum8_cast_fu_1056_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum8_0_1_cast_fu_1061_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal poutput_0_idx1_s_fu_1125_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal poutput_0_idx1_1_fu_1135_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal poutput_0_idx1_2_fu_1145_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (28 downto 0);

    component fir2dim_hwa_mul_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    fir2dim_hwa_mul_3bkb_U1 : component fir2dim_hwa_mul_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_768_p0,
        din1 => grp_fu_768_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_768_p2);

    fir2dim_hwa_mul_3bkb_U2 : component fir2dim_hwa_mul_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_769_p0,
        din1 => grp_fu_769_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_769_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and not((ap_const_lv1_0 = exitcond1_reg_1200)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage26) and not((ap_const_lv1_0 = exitcond1_reg_1200))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                k_reg_370 <= k_1_reg_536;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                k_reg_370 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    poutput_0_idx_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then 
                poutput_0_idx_reg_382 <= tmp_2_reg_541;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                poutput_0_idx_reg_382 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then 
                reg_445 <= grp_fu_395_p2;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) then 
                reg_445 <= grp_fu_394_p2;
            end if; 
        end if;
    end process;

    reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
                reg_449 <= grp_fu_394_p2;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)))) then 
                reg_449 <= grp_fu_395_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0))) then
                ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200 <= exitcond1_reg_1200;
                exitcond1_reg_1200 <= exitcond1_fu_966_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16))) then
                ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382 <= poutput_0_idx_reg_382;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then
                ap_pipeline_reg_pp0_iter1_tmp1_reg_552 <= tmp1_reg_552;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                ap_pipeline_reg_pp0_iter1_tmp9_reg_519 <= tmp9_reg_519;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then
                fir2dim_input_load_10_reg_1270 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then
                fir2dim_input_load_14_reg_1286 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then
                fir2dim_input_load_16_reg_1297 <= fir2dim_input_Dout_A;
                tmp1_reg_552 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then
                fir2dim_input_load_19_reg_1323 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then
                fir2dim_input_load_20_reg_1334 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then
                fir2dim_input_load_22_reg_1355 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then
                fir2dim_input_load_23_reg_1370 <= fir2dim_input_Dout_A;
                tmp_1_1_reg_1365 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then
                fir2dim_input_load_24_reg_1381 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then
                fir2dim_input_load_25_reg_1391 <= fir2dim_input_Dout_A;
                tmp16_reg_571 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                fir2dim_input_load_2_reg_1227 <= fir2dim_input_Dout_A;
                sum8_0_2_reg_463 <= grp_fu_395_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                fir2dim_input_load_4_reg_1238 <= fir2dim_input_Dout_A;
                sum8_1_2_reg_488 <= grp_fu_394_p2(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then
                fir2dim_input_load_6_reg_1248 <= fir2dim_input_Dout_A;
                sum_3_2_reg_508 <= grp_fu_394_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then
                fir2dim_input_load_8_reg_1259 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = exitcond1_reg_1200))) then
                fir2dim_input_load_reg_1216 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                k_1_reg_536 <= grp_fu_394_p2(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond1_fu_966_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_420 <= grp_fu_394_p2(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond1_fu_966_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_424 <= grp_fu_395_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_435 <= grp_fu_395_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)))) then
                reg_459 <= grp_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)))) then
                reg_560 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)))) then
                reg_567 <= grp_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then
                reg_579 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)))) then
                reg_584 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)))) then
                reg_592 <= grp_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)))) then
                reg_610 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)))) then
                reg_897 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then
                reg_902 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)))) then
                reg_908 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)))) then
                reg_916 <= grp_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                reg_922 <= grp_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_929 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)))) then
                reg_935 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                reg_941 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then
                reg_948 <= fir2dim_input_Dout_A;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) then
                reg_954 <= grp_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200)))) then
                reg_960 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                sum4_1_2_reg_477 <= grp_fu_395_p2(6 - 1 downto 0);
                sum_1_2_reg_473 <= grp_fu_394_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then
                sum4_2_2_reg_497 <= grp_fu_395_p2(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then
                sum8_3_2_reg_513 <= grp_fu_394_p2(7 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then
                tmp12_reg_575 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then
                tmp19_reg_588 <= grp_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then
                tmp20_reg_600 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then
                tmp26_reg_606 <= grp_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then
                tmp5_reg_556 <= grp_fu_394_p2;
                tmp_8_2_reg_1318 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then
                tmp9_reg_519 <= grp_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then
                tmp_1_2_reg_1345 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                tmp_2_2_reg_1411 <= grp_fu_768_p2;
                tmp_6_3_1_reg_1416 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200))) then
                tmp_2_reg_541 <= grp_fu_395_p2(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then
                tmp_3_1_reg_1446 <= grp_fu_769_p2;
                tmp_3_5_reg_1441 <= grp_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then
                tmp_3_2_reg_1451 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then
                tmp_5_reg_1456 <= tmp_5_fu_1116_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_6_3_2_reg_1421 <= grp_fu_768_p2;
                tmp_8_3_reg_1426 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then
                tmp_6_3_reg_1406 <= grp_fu_769_p2;
                tmp_8_2_2_reg_1401 <= grp_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18))) then
                tmp_8_1_1_reg_1308 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then
                tmp_8_3_1_reg_1431 <= grp_fu_768_p2;
                tmp_8_3_2_reg_1436 <= grp_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond1_fu_966_p2 = ap_const_lv1_0))) then
                    tmp_reg_1204(5 downto 1) <= tmp_fu_998_p2(5 downto 1);
            end if;
        end if;
    end process;
    tmp_reg_1204(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, exitcond1_reg_1200, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage24)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
            when ap_ST_fsm_pp0_stage6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
            when ap_ST_fsm_pp0_stage7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
            when ap_ST_fsm_pp0_stage8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
            when ap_ST_fsm_pp0_stage9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
            when ap_ST_fsm_pp0_stage10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
            when ap_ST_fsm_pp0_stage11 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
            when ap_ST_fsm_pp0_stage12 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
            when ap_ST_fsm_pp0_stage13 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
            when ap_ST_fsm_pp0_stage14 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
            when ap_ST_fsm_pp0_stage15 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
            when ap_ST_fsm_pp0_stage16 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_reg_1200)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
            when ap_ST_fsm_pp0_stage18 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
            when ap_ST_fsm_pp0_stage19 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
            when ap_ST_fsm_pp0_stage20 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
            when ap_ST_fsm_pp0_stage21 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
            when ap_ST_fsm_pp0_stage22 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
            when ap_ST_fsm_pp0_stage23 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
            when ap_ST_fsm_pp0_stage24 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
            when ap_ST_fsm_pp0_stage26 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11 downto 11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12 downto 12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13 downto 13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14 downto 14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15 downto 15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16 downto 16);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(17 downto 17);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(18 downto 18);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(19 downto 19);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(20 downto 20);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(21 downto 21);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(22 downto 22);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(23 downto 23);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(24 downto 24);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(25 downto 25);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(26 downto 26);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(27 downto 27);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10 downto 10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state54 <= ap_CS_fsm(28 downto 28);

    ap_done_assign_proc : process(ap_CS_fsm_state54)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state54))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state54)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state54))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_966_p2 <= "1" when (k_phi_fu_374_p4 = ap_const_lv3_4) else "0";
    fir2dim_input_Addr_A <= std_logic_vector(shift_left(unsigned(fir2dim_input_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    fir2dim_input_Addr_A_orig_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage24, tmp_4_fu_1006_p1, sum_0_1_cast_fu_1011_p1, sum_0_2_cast_fu_1016_p1, sum4_cast_fu_1031_p1, sum4_0_1_cast_fu_1046_p1, sum4_0_2_cast_fu_1051_p1, sum8_cast_fu_1056_p1, sum8_0_1_cast_fu_1061_p1, sum8_0_2_cast_fu_1066_p1, sum_1_2_cast_fu_1071_p1, sum4_1_2_cast_fu_1076_p1, sum8_1_2_cast_fu_1081_p1, sum_2_2_cast_fu_1086_p1, sum4_2_2_cast_fu_1091_p1, sum8_2_2_cast_fu_1096_p1, sum_3_2_cast_fu_1101_p1, sum4_3_2_cast_fu_1106_p1, sum8_3_2_cast_fu_1111_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) then 
                fir2dim_input_Addr_A_orig <= sum8_3_2_cast_fu_1111_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) then 
                fir2dim_input_Addr_A_orig <= sum4_3_2_cast_fu_1106_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) then 
                fir2dim_input_Addr_A_orig <= sum_3_2_cast_fu_1101_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) then 
                fir2dim_input_Addr_A_orig <= sum8_2_2_cast_fu_1096_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) then 
                fir2dim_input_Addr_A_orig <= sum4_2_2_cast_fu_1091_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) then 
                fir2dim_input_Addr_A_orig <= sum_2_2_cast_fu_1086_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) then 
                fir2dim_input_Addr_A_orig <= sum8_1_2_cast_fu_1081_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) then 
                fir2dim_input_Addr_A_orig <= sum4_1_2_cast_fu_1076_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) then 
                fir2dim_input_Addr_A_orig <= sum_1_2_cast_fu_1071_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) then 
                fir2dim_input_Addr_A_orig <= sum8_0_2_cast_fu_1066_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_8(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) then 
                fir2dim_input_Addr_A_orig <= sum8_0_1_cast_fu_1061_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_7(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) then 
                fir2dim_input_Addr_A_orig <= sum8_cast_fu_1056_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_6(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) then 
                fir2dim_input_Addr_A_orig <= sum4_0_2_cast_fu_1051_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_5(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) then 
                fir2dim_input_Addr_A_orig <= sum4_0_1_cast_fu_1046_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_4(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) then 
                fir2dim_input_Addr_A_orig <= sum4_cast_fu_1031_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_3(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                fir2dim_input_Addr_A_orig <= sum_0_2_cast_fu_1016_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_2(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) then 
                fir2dim_input_Addr_A_orig <= sum_0_1_cast_fu_1011_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                fir2dim_input_Addr_A_orig <= tmp_4_fu_1006_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0)) then 
                fir2dim_input_Addr_A_orig <= ap_const_lv64_0(32 - 1 downto 0);
            else 
                fir2dim_input_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fir2dim_input_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    fir2dim_input_Clk_A <= ap_clk;
    fir2dim_input_Din_A <= ap_const_lv32_0;

    fir2dim_input_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage24)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)))) then 
            fir2dim_input_EN_A <= ap_const_logic_1;
        else 
            fir2dim_input_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    fir2dim_input_Rst_A <= ap_rst;
    fir2dim_input_WEN_A <= ap_const_lv4_0;
    fir2dim_output_Addr_A <= std_logic_vector(shift_left(unsigned(fir2dim_output_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));

    fir2dim_output_Addr_A_orig_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage24, poutput_0_idx_cast_fu_1120_p1, poutput_0_idx1_cast_fu_1130_p1, poutput_0_idx1_1_cas_fu_1140_p1, poutput_0_idx1_2_cas_fu_1150_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) then
            if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) then 
                fir2dim_output_Addr_A_orig <= poutput_0_idx1_2_cas_fu_1150_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) then 
                fir2dim_output_Addr_A_orig <= poutput_0_idx1_1_cas_fu_1140_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) then 
                fir2dim_output_Addr_A_orig <= poutput_0_idx1_cast_fu_1130_p1(32 - 1 downto 0);
            elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) then 
                fir2dim_output_Addr_A_orig <= poutput_0_idx_cast_fu_1120_p1(32 - 1 downto 0);
            else 
                fir2dim_output_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fir2dim_output_Addr_A_orig <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    fir2dim_output_Clk_A <= ap_clk;

    fir2dim_output_Din_A_assign_proc : process(grp_fu_394_p2, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage21, reg_459, ap_CS_fsm_pp0_stage23, reg_579, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage24)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24))) then 
            fir2dim_output_Din_A <= reg_459;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            fir2dim_output_Din_A <= reg_579;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then 
            fir2dim_output_Din_A <= grp_fu_394_p2;
        else 
            fir2dim_output_Din_A <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fir2dim_output_EN_A_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage24)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)))) then 
            fir2dim_output_EN_A <= ap_const_logic_1;
        else 
            fir2dim_output_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    fir2dim_output_Rst_A <= ap_rst;

    fir2dim_output_WEN_A_assign_proc : process(ap_enable_reg_pp0_iter1, ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage24)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)))) then 
            fir2dim_output_WEN_A <= ap_const_lv4_F;
        else 
            fir2dim_output_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;


    grp_fu_394_p0_assign_proc : process(k_reg_370, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, reg_445, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_pipeline_reg_pp0_iter1_tmp9_reg_519, ap_pipeline_reg_pp0_iter1_tmp1_reg_552, tmp5_reg_556, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, reg_567, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage10, reg_592, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, reg_922, reg_941, reg_954, tmp_8_2_2_reg_1401, tmp_6_3_reg_1406, tmp_2_2_reg_1411, tmp_8_3_reg_1426, tmp_8_3_2_reg_1436)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_394_p0 <= reg_567;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_394_p0 <= reg_445;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_394_p0 <= ap_pipeline_reg_pp0_iter1_tmp1_reg_552;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_394_p0 <= reg_592;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_394_p0 <= ap_pipeline_reg_pp0_iter1_tmp9_reg_519;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_394_p0 <= tmp5_reg_556;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_394_p0 <= tmp_8_3_2_reg_1436;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_394_p0 <= tmp_8_3_reg_1426;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_394_p0 <= tmp_6_3_reg_1406;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_394_p0 <= tmp_2_2_reg_1411;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_394_p0 <= tmp_8_2_2_reg_1401;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_394_p0 <= reg_941;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_394_p0 <= reg_954;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(k_reg_370),32));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_394_p0 <= reg_922;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1E),32));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv7_E),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1C),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_26),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_21),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1B),32));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_394_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_19),32));
        else 
            grp_fu_394_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_394_p1_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter1, reg_449, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, reg_459, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, reg_560, ap_CS_fsm_pp0_stage25, reg_567, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage14, reg_916, reg_922, reg_929, reg_960, tmp_fu_998_p2, tmp_reg_1204, tmp_1_1_reg_1365, tmp_6_3_1_reg_1416, tmp_6_3_2_reg_1421, tmp_8_3_1_reg_1431, tmp_4_1_cast_fu_1021_p1, tmp_4_2_cast_fu_1026_p1, tmp_4_3_cast_fu_1036_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_394_p1 <= reg_459;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_394_p1 <= reg_449;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_394_p1 <= reg_567;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then 
            grp_fu_394_p1 <= reg_560;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_394_p1 <= tmp_8_3_1_reg_1431;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_394_p1 <= tmp_6_3_2_reg_1421;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_394_p1 <= tmp_6_3_1_reg_1416;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_394_p1 <= reg_960;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_394_p1 <= reg_929;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_394_p1 <= tmp_1_1_reg_1365;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_394_p1 <= reg_922;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(ap_const_lv3_1),32));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)))) then 
            grp_fu_394_p1 <= reg_916;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(tmp_4_3_cast_fu_1036_p1),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(tmp_4_2_cast_fu_1026_p1),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(tmp_4_1_cast_fu_1021_p1),32));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(tmp_reg_1204),32));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_394_p1 <= std_logic_vector(resize(unsigned(tmp_fu_998_p2),32));
        else 
            grp_fu_394_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_394_p2 <= std_logic_vector(unsigned(grp_fu_394_p0) + unsigned(grp_fu_394_p1));

    grp_fu_395_p0_assign_proc : process(ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, reg_445, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, tmp16_reg_571, tmp12_reg_575, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, reg_584, ap_CS_fsm_pp0_stage10, tmp19_reg_588, ap_CS_fsm_pp0_stage12, tmp26_reg_606, ap_CS_fsm_pp0_stage14, reg_916, reg_929, reg_941, tmp_8_2_reg_1318, tmp_1_2_reg_1345, tmp_3_5_reg_1441, tmp_3_2_reg_1451)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_395_p0 <= reg_584;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_395_p0 <= tmp26_reg_606;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_395_p0 <= tmp19_reg_588;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_395_p0 <= tmp16_reg_571;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_395_p0 <= tmp12_reg_575;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_395_p0 <= tmp_3_5_reg_1441;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_395_p0 <= tmp_3_2_reg_1451;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_395_p0 <= reg_941;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_395_p0 <= tmp_8_2_reg_1318;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_395_p0 <= tmp_1_2_reg_1345;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_395_p0 <= reg_445;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv5_4),32));
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)))) then 
            grp_fu_395_p0 <= reg_929;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_395_p0 <= reg_916;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_24),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_23),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1D),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_22),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_27),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_25),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1F),32));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_395_p0 <= std_logic_vector(resize(unsigned(ap_const_lv6_1A),32));
        else 
            grp_fu_395_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_395_p1_assign_proc : process(ap_CS_fsm_pp0_stage16, grp_fu_394_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage18, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, reg_459, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, reg_579, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, reg_584, ap_CS_fsm_pp0_stage10, reg_592, ap_CS_fsm_pp0_stage12, tmp20_reg_600, ap_CS_fsm_pp0_stage14, reg_610, reg_922, reg_941, reg_954, reg_960, tmp_fu_998_p2, tmp_reg_1204, tmp_8_1_1_reg_1308, tmp_3_1_reg_1446, poutput_0_idx_phi_fu_386_p4)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_395_p1 <= tmp20_reg_600;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_395_p1 <= reg_584;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then 
            grp_fu_395_p1 <= reg_579;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)))) then 
            grp_fu_395_p1 <= reg_610;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_395_p1 <= tmp_3_1_reg_1446;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_395_p1 <= reg_592;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_395_p1 <= reg_954;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_395_p1 <= tmp_8_1_1_reg_1308;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_395_p1 <= reg_960;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_395_p1 <= grp_fu_394_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_395_p1 <= reg_459;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_395_p1 <= std_logic_vector(resize(unsigned(poutput_0_idx_phi_fu_386_p4),32));
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_395_p1 <= reg_941;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_395_p1 <= reg_922;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_395_p1 <= std_logic_vector(resize(unsigned(tmp_reg_1204),32));
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            grp_fu_395_p1 <= std_logic_vector(resize(unsigned(tmp_fu_998_p2),32));
        else 
            grp_fu_395_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_395_p2 <= std_logic_vector(unsigned(grp_fu_395_p0) + unsigned(grp_fu_395_p1));

    grp_fu_768_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, reg_908, ap_CS_fsm_pp0_stage24, fir2dim_input_load_reg_1216, fir2dim_input_load_2_reg_1227, fir2dim_input_load_4_reg_1238, fir2dim_input_load_6_reg_1248, fir2dim_input_load_8_reg_1259, fir2dim_input_load_10_reg_1270, fir2dim_input_load_14_reg_1286, fir2dim_input_load_16_reg_1297)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then 
            grp_fu_768_p0 <= fir2dim_input_load_16_reg_1297;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_768_p0 <= fir2dim_input_load_14_reg_1286;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_768_p0 <= reg_908;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)))) then 
            grp_fu_768_p0 <= fir2dim_input_load_10_reg_1270;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_768_p0 <= fir2dim_input_load_8_reg_1259;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_768_p0 <= fir2dim_input_load_6_reg_1248;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)))) then 
            grp_fu_768_p0 <= fir2dim_input_load_4_reg_1238;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_768_p0 <= fir2dim_input_load_2_reg_1227;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_768_p0 <= fir2dim_input_load_reg_1216;
        else 
            grp_fu_768_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_768_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage22, reg_897, reg_902, reg_908, reg_935, reg_948, ap_CS_fsm_pp0_stage24, fir2dim_input_load_19_reg_1323, fir2dim_input_load_20_reg_1334, fir2dim_input_load_22_reg_1355, fir2dim_input_load_23_reg_1370, fir2dim_input_load_24_reg_1381)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26))) then 
            grp_fu_768_p1 <= fir2dim_input_load_24_reg_1381;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_768_p1 <= fir2dim_input_load_23_reg_1370;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)))) then 
            grp_fu_768_p1 <= fir2dim_input_load_22_reg_1355;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_768_p1 <= fir2dim_input_load_20_reg_1334;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_768_p1 <= fir2dim_input_load_19_reg_1323;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_768_p1 <= reg_948;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_768_p1 <= reg_935;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_768_p1 <= reg_908;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)))) then 
            grp_fu_768_p1 <= reg_902;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_768_p1 <= reg_897;
        else 
            grp_fu_768_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_769_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage14, reg_908, ap_CS_fsm_pp0_stage24, fir2dim_input_load_reg_1216, fir2dim_input_load_2_reg_1227, fir2dim_input_load_6_reg_1248, fir2dim_input_load_8_reg_1259, fir2dim_input_load_10_reg_1270, fir2dim_input_load_14_reg_1286, fir2dim_input_load_16_reg_1297)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_769_p0 <= fir2dim_input_load_16_reg_1297;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_769_p0 <= fir2dim_input_load_10_reg_1270;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23)))) then 
            grp_fu_769_p0 <= fir2dim_input_load_14_reg_1286;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)))) then 
            grp_fu_769_p0 <= reg_908;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)))) then 
            grp_fu_769_p0 <= fir2dim_input_load_8_reg_1259;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)))) then 
            grp_fu_769_p0 <= fir2dim_input_load_6_reg_1248;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)))) then 
            grp_fu_769_p0 <= fir2dim_input_load_2_reg_1227;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)))) then 
            grp_fu_769_p0 <= fir2dim_input_load_reg_1216;
        else 
            grp_fu_769_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_769_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage14, reg_902, reg_908, reg_935, reg_948, ap_CS_fsm_pp0_stage24, fir2dim_input_load_19_reg_1323, fir2dim_input_load_20_reg_1334, fir2dim_input_load_23_reg_1370, fir2dim_input_load_25_reg_1391)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_769_p1 <= fir2dim_input_load_23_reg_1370;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_769_p1 <= fir2dim_input_load_25_reg_1391;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_769_p1 <= fir2dim_input_load_20_reg_1334;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage21)))) then 
            grp_fu_769_p1 <= fir2dim_input_load_19_reg_1323;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1)))) then 
            grp_fu_769_p1 <= reg_948;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage24)))) then 
            grp_fu_769_p1 <= reg_935;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage8)))) then 
            grp_fu_769_p1 <= reg_908;
        elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage25)))) then 
            grp_fu_769_p1 <= reg_902;
        else 
            grp_fu_769_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_phi_fu_374_p4_assign_proc : process(k_reg_370, ap_CS_fsm_pp0_stage0, exitcond1_reg_1200, ap_enable_reg_pp0_iter1, k_1_reg_536)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_reg_1200) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            k_phi_fu_374_p4 <= k_1_reg_536;
        else 
            k_phi_fu_374_p4 <= k_reg_370;
        end if; 
    end process;

    p_shl1_cast_fu_994_p1 <= std_logic_vector(resize(unsigned(tmp_9_fu_988_p2),6));
    p_shl_cast_fu_984_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_976_p3),6));
    p_shl_fu_976_p3 <= (tmp_7_fu_972_p1 & ap_const_lv3_0);
    poutput_0_idx1_1_cas_fu_1140_p1 <= std_logic_vector(resize(unsigned(poutput_0_idx1_1_fu_1135_p2),64));
    poutput_0_idx1_1_fu_1135_p2 <= (tmp_5_reg_1456 or ap_const_lv4_2);
    poutput_0_idx1_2_cas_fu_1150_p1 <= std_logic_vector(resize(unsigned(poutput_0_idx1_2_fu_1145_p2),64));
    poutput_0_idx1_2_fu_1145_p2 <= (tmp_5_reg_1456 or ap_const_lv4_3);
    poutput_0_idx1_cast_fu_1130_p1 <= std_logic_vector(resize(unsigned(poutput_0_idx1_s_fu_1125_p2),64));
    poutput_0_idx1_s_fu_1125_p2 <= (tmp_5_reg_1456 or ap_const_lv4_1);
    poutput_0_idx_cast_fu_1120_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382),64));

    poutput_0_idx_phi_fu_386_p4_assign_proc : process(poutput_0_idx_reg_382, ap_CS_fsm_pp0_stage16, ap_enable_reg_pp0_iter1, ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200, tmp_2_reg_541)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200))) then 
            poutput_0_idx_phi_fu_386_p4 <= tmp_2_reg_541;
        else 
            poutput_0_idx_phi_fu_386_p4 <= poutput_0_idx_reg_382;
        end if; 
    end process;

    sum4_0_1_cast_fu_1046_p1 <= std_logic_vector(resize(unsigned(sum4_0_1_fu_1041_p2),64));
    sum4_0_1_fu_1041_p2 <= (tmp_reg_1204 xor ap_const_lv6_20);
    sum4_0_2_cast_fu_1051_p0 <= reg_445(6 - 1 downto 0);
    sum4_0_2_cast_fu_1051_p1 <= std_logic_vector(resize(unsigned(sum4_0_2_cast_fu_1051_p0),64));
    sum4_1_2_cast_fu_1076_p1 <= std_logic_vector(resize(unsigned(sum4_1_2_reg_477),64));
    sum4_2_2_cast_fu_1091_p1 <= std_logic_vector(resize(unsigned(sum4_2_2_reg_497),64));
    sum4_3_2_cast_fu_1106_p1 <= std_logic_vector(resize(unsigned(reg_435),64));
    sum4_cast_fu_1031_p1 <= std_logic_vector(resize(unsigned(reg_435),64));
    sum8_0_1_cast_fu_1061_p0 <= reg_459(6 - 1 downto 0);
    sum8_0_1_cast_fu_1061_p1 <= std_logic_vector(resize(unsigned(sum8_0_1_cast_fu_1061_p0),64));
    sum8_0_2_cast_fu_1066_p1 <= std_logic_vector(resize(unsigned(sum8_0_2_reg_463),64));
        sum8_1_2_cast_fu_1081_p1 <= std_logic_vector(resize(signed(sum8_1_2_reg_488),64));

        sum8_2_2_cast_fu_1096_p1 <= std_logic_vector(resize(signed(reg_420),64));

        sum8_3_2_cast_fu_1111_p1 <= std_logic_vector(resize(signed(sum8_3_2_reg_513),64));

    sum8_cast_fu_1056_p0 <= reg_449(6 - 1 downto 0);
    sum8_cast_fu_1056_p1 <= std_logic_vector(resize(unsigned(sum8_cast_fu_1056_p0),64));
    sum_0_1_cast_fu_1011_p1 <= std_logic_vector(resize(unsigned(reg_424),64));
    sum_0_2_cast_fu_1016_p0 <= reg_420(6 - 1 downto 0);
    sum_0_2_cast_fu_1016_p1 <= std_logic_vector(resize(unsigned(sum_0_2_cast_fu_1016_p0),64));
    sum_1_2_cast_fu_1071_p1 <= std_logic_vector(resize(unsigned(sum_1_2_reg_473),64));
    sum_2_2_cast_fu_1086_p1 <= std_logic_vector(resize(unsigned(reg_424),64));
    sum_3_2_cast_fu_1101_p1 <= std_logic_vector(resize(unsigned(sum_3_2_reg_508),64));
    tmp_4_1_cast_fu_1021_p1 <= std_logic_vector(resize(unsigned(reg_424),7));
    tmp_4_2_cast_fu_1026_p0 <= reg_420(6 - 1 downto 0);
    tmp_4_2_cast_fu_1026_p1 <= std_logic_vector(resize(unsigned(tmp_4_2_cast_fu_1026_p0),7));
    tmp_4_3_cast_fu_1036_p1 <= std_logic_vector(resize(unsigned(sum_1_2_reg_473),7));
    tmp_4_fu_1006_p0 <= reg_420(6 - 1 downto 0);
    tmp_4_fu_1006_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_1006_p0),64));
    tmp_5_fu_1116_p1 <= ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382(4 - 1 downto 0);
    tmp_7_fu_972_p1 <= k_phi_fu_374_p4(2 - 1 downto 0);
    tmp_9_fu_988_p2 <= std_logic_vector(shift_left(unsigned(k_phi_fu_374_p4),to_integer(unsigned('0' & ap_const_lv3_1(3-1 downto 0)))));
    tmp_fu_998_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_984_p1) - unsigned(p_shl1_cast_fu_994_p1));
end behav;
