
Watch_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000532c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  080054bc  080054bc  000064bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056a8  080056a8  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  080056a8  080056a8  000066a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b0  080056b0  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b0  080056b0  000066b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056b4  080056b4  000066b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080056b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007064  2**0
                  CONTENTS
 10 .bss          00000264  20000068  20000068  00007068  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200002cc  200002cc  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009bf8  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ae8  00000000  00000000  00010c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a90  00000000  00000000  00012778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000823  00000000  00000000  00013208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021062  00000000  00000000  00013a2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cd46  00000000  00000000  00034a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c97b2  00000000  00000000  000417d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010af85  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003050  00000000  00000000  0010afc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  0010e018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080054a4 	.word	0x080054a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080054a4 	.word	0x080054a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b6b      	ldr	r3, [pc, #428]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a6a      	ldr	r2, [pc, #424]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b68      	ldr	r3, [pc, #416]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b64      	ldr	r3, [pc, #400]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b56      	ldr	r3, [pc, #344]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	f043 0310 	orr.w	r3, r3, #16
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	484b      	ldr	r0, [pc, #300]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 80005f0:	f003 f940 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80005f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	4847      	ldr	r0, [pc, #284]	@ (8000720 <_7SEG_GPIO_Init+0x1c0>)
 8000602:	f003 f937 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000612:	f003 f92f 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000616:	2320      	movs	r3, #32
 8000618:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	483e      	ldr	r0, [pc, #248]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000622:	f003 f927 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000626:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	483c      	ldr	r0, [pc, #240]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000634:	f003 f91e 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	4837      	ldr	r0, [pc, #220]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000646:	f003 f915 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800064a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800064e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4831      	ldr	r0, [pc, #196]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000658:	f003 f90c 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	482d      	ldr	r0, [pc, #180]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000668:	f003 f904 	bl	8003874 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800067a:	f003 f8fb 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4827      	ldr	r0, [pc, #156]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800068c:	f003 f8f2 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4822      	ldr	r0, [pc, #136]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800069e:	f003 f8e9 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	481e      	ldr	r0, [pc, #120]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006b0:	f003 f8e0 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4819      	ldr	r0, [pc, #100]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006c2:	f003 f8d7 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4815      	ldr	r0, [pc, #84]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006d4:	f003 f8ce 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4810      	ldr	r0, [pc, #64]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006e6:	f003 f8c5 	bl	8003874 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	480c      	ldr	r0, [pc, #48]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006f8:	f003 f8bc 	bl	8003874 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f813 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8000706:	2201      	movs	r2, #1
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80e 	bl	800072c <_7SEG_SetNumber>
}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020800 	.word	0x40020800
 8000728:	40021000 	.word	0x40021000

0800072c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 81dc 	bne.w	8000af8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	4bcb      	ldr	r3, [pc, #812]	@ (8000a70 <_7SEG_SetNumber+0x344>)
 8000744:	fb83 2301 	smull	r2, r3, r3, r1
 8000748:	109a      	asrs	r2, r3, #2
 800074a:	17cb      	asrs	r3, r1, #31
 800074c:	1ad2      	subs	r2, r2, r3
 800074e:	4613      	mov	r3, r2
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	1aca      	subs	r2, r1, r3
 8000758:	2a09      	cmp	r2, #9
 800075a:	f200 81ba 	bhi.w	8000ad2 <_7SEG_SetNumber+0x3a6>
 800075e:	a301      	add	r3, pc, #4	@ (adr r3, 8000764 <_7SEG_SetNumber+0x38>)
 8000760:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000764:	0800078d 	.word	0x0800078d
 8000768:	080007df 	.word	0x080007df
 800076c:	08000831 	.word	0x08000831
 8000770:	08000883 	.word	0x08000883
 8000774:	080008d5 	.word	0x080008d5
 8000778:	08000927 	.word	0x08000927
 800077c:	08000979 	.word	0x08000979
 8000780:	080009cb 	.word	0x080009cb
 8000784:	08000a1d 	.word	0x08000a1d
 8000788:	08000a81 	.word	0x08000a81
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000792:	48b8      	ldr	r0, [pc, #736]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000794:	f003 fa22 	bl	8003bdc <HAL_GPIO_WritePin>
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	48b6      	ldr	r0, [pc, #728]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007a0:	f003 fa1c 	bl	8003bdc <HAL_GPIO_WritePin>
 80007a4:	2200      	movs	r2, #0
 80007a6:	2140      	movs	r1, #64	@ 0x40
 80007a8:	48b2      	ldr	r0, [pc, #712]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007aa:	f003 fa17 	bl	8003bdc <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2120      	movs	r1, #32
 80007b2:	48b0      	ldr	r0, [pc, #704]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007b4:	f003 fa12 	bl	8003bdc <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007be:	48af      	ldr	r0, [pc, #700]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007c0:	f003 fa0c 	bl	8003bdc <HAL_GPIO_WritePin>
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	48ac      	ldr	r0, [pc, #688]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007cc:	f003 fa06 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d6:	48a7      	ldr	r0, [pc, #668]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007d8:	f003 fa00 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 80007dc:	e179      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e4:	48a4      	ldr	r0, [pc, #656]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007e6:	f003 f9f9 	bl	8003bdc <HAL_GPIO_WritePin>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	48a1      	ldr	r0, [pc, #644]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007f0:	f003 f9f4 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007fa:	489e      	ldr	r0, [pc, #632]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007fc:	f003 f9ee 	bl	8003bdc <HAL_GPIO_WritePin>
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	489b      	ldr	r0, [pc, #620]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000806:	f003 f9e9 	bl	8003bdc <HAL_GPIO_WritePin>
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000810:	489a      	ldr	r0, [pc, #616]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000812:	f003 f9e3 	bl	8003bdc <HAL_GPIO_WritePin>
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4897      	ldr	r0, [pc, #604]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800081e:	f003 f9dd 	bl	8003bdc <HAL_GPIO_WritePin>
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000828:	4892      	ldr	r0, [pc, #584]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800082a:	f003 f9d7 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 800082e:	e150      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000836:	488f      	ldr	r0, [pc, #572]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000838:	f003 f9d0 	bl	8003bdc <HAL_GPIO_WritePin>
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000842:	488d      	ldr	r0, [pc, #564]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000844:	f003 f9ca 	bl	8003bdc <HAL_GPIO_WritePin>
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4889      	ldr	r0, [pc, #548]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000850:	f003 f9c4 	bl	8003bdc <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085a:	4888      	ldr	r0, [pc, #544]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800085c:	f003 f9be 	bl	8003bdc <HAL_GPIO_WritePin>
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	4883      	ldr	r0, [pc, #524]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000866:	f003 f9b9 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	@ 0x40
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000870:	f003 f9b4 	bl	8003bdc <HAL_GPIO_WritePin>
 8000874:	2201      	movs	r2, #1
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4880      	ldr	r0, [pc, #512]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800087c:	f003 f9ae 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000880:	e127      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000888:	487a      	ldr	r0, [pc, #488]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800088a:	f003 f9a7 	bl	8003bdc <HAL_GPIO_WritePin>
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000894:	4878      	ldr	r0, [pc, #480]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000896:	f003 f9a1 	bl	8003bdc <HAL_GPIO_WritePin>
 800089a:	2200      	movs	r2, #0
 800089c:	2140      	movs	r1, #64	@ 0x40
 800089e:	4875      	ldr	r0, [pc, #468]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008a0:	f003 f99c 	bl	8003bdc <HAL_GPIO_WritePin>
 80008a4:	2200      	movs	r2, #0
 80008a6:	2120      	movs	r1, #32
 80008a8:	4872      	ldr	r0, [pc, #456]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008aa:	f003 f997 	bl	8003bdc <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b4:	486f      	ldr	r0, [pc, #444]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008b6:	f003 f991 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008c0:	486e      	ldr	r0, [pc, #440]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008c2:	f003 f98b 	bl	8003bdc <HAL_GPIO_WritePin>
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	486b      	ldr	r0, [pc, #428]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008ce:	f003 f985 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 80008d2:	e0fe      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	4868      	ldr	r0, [pc, #416]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008dc:	f003 f97e 	bl	8003bdc <HAL_GPIO_WritePin>
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e6:	4863      	ldr	r0, [pc, #396]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008e8:	f003 f978 	bl	8003bdc <HAL_GPIO_WritePin>
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f2:	4861      	ldr	r0, [pc, #388]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80008f4:	f003 f972 	bl	8003bdc <HAL_GPIO_WritePin>
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	@ 0x40
 80008fc:	485d      	ldr	r0, [pc, #372]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008fe:	f003 f96d 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	485a      	ldr	r0, [pc, #360]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800090a:	f003 f967 	bl	8003bdc <HAL_GPIO_WritePin>
 800090e:	2201      	movs	r2, #1
 8000910:	2120      	movs	r1, #32
 8000912:	4858      	ldr	r0, [pc, #352]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000914:	f003 f962 	bl	8003bdc <HAL_GPIO_WritePin>
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800091e:	4857      	ldr	r0, [pc, #348]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000920:	f003 f95c 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000924:	e0d5      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092c:	4851      	ldr	r0, [pc, #324]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800092e:	f003 f955 	bl	8003bdc <HAL_GPIO_WritePin>
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000938:	4850      	ldr	r0, [pc, #320]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800093a:	f003 f94f 	bl	8003bdc <HAL_GPIO_WritePin>
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000946:	f003 f949 	bl	8003bdc <HAL_GPIO_WritePin>
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000950:	f003 f944 	bl	8003bdc <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	4846      	ldr	r0, [pc, #280]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800095a:	f003 f93f 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000964:	4844      	ldr	r0, [pc, #272]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000966:	f003 f939 	bl	8003bdc <HAL_GPIO_WritePin>
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000970:	4842      	ldr	r0, [pc, #264]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000972:	f003 f933 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000976:	e0ac      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800097e:	483d      	ldr	r0, [pc, #244]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000980:	f003 f92c 	bl	8003bdc <HAL_GPIO_WritePin>
 8000984:	2200      	movs	r2, #0
 8000986:	2140      	movs	r1, #64	@ 0x40
 8000988:	483a      	ldr	r0, [pc, #232]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800098a:	f003 f927 	bl	8003bdc <HAL_GPIO_WritePin>
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4838      	ldr	r0, [pc, #224]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000994:	f003 f922 	bl	8003bdc <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009a0:	f003 f91c 	bl	8003bdc <HAL_GPIO_WritePin>
 80009a4:	2200      	movs	r2, #0
 80009a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009aa:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009ac:	f003 f916 	bl	8003bdc <HAL_GPIO_WritePin>
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009b6:	482f      	ldr	r0, [pc, #188]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009b8:	f003 f910 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009c4:	f003 f90a 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 80009c8:	e083      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009d2:	f003 f903 	bl	8003bdc <HAL_GPIO_WritePin>
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	4825      	ldr	r0, [pc, #148]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009de:	f003 f8fd 	bl	8003bdc <HAL_GPIO_WritePin>
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	4823      	ldr	r0, [pc, #140]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009ea:	f003 f8f7 	bl	8003bdc <HAL_GPIO_WritePin>
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	4820      	ldr	r0, [pc, #128]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009f4:	f003 f8f2 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80009f8:	2201      	movs	r2, #1
 80009fa:	2120      	movs	r1, #32
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009fe:	f003 f8ed 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a0a:	f003 f8e7 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a14:	4817      	ldr	r0, [pc, #92]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a16:	f003 f8e1 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000a1a:	e05a      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a24:	f003 f8da 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000a30:	f003 f8d4 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a3a:	f003 f8cf 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a44:	f003 f8ca 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a50:	f003 f8c4 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a5c:	f003 f8be 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a68:	f003 f8b8 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000a6c:	e031      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
 8000a6e:	bf00      	nop
 8000a70:	66666667 	.word	0x66666667
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	48c8      	ldr	r0, [pc, #800]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a88:	f003 f8a8 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a92:	48c6      	ldr	r0, [pc, #792]	@ (8000dac <_7SEG_SetNumber+0x680>)
 8000a94:	f003 f8a2 	bl	8003bdc <HAL_GPIO_WritePin>
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	@ 0x40
 8000a9c:	48c2      	ldr	r0, [pc, #776]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a9e:	f003 f89d 	bl	8003bdc <HAL_GPIO_WritePin>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	48c0      	ldr	r0, [pc, #768]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000aa8:	f003 f898 	bl	8003bdc <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	48bf      	ldr	r0, [pc, #764]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000ab4:	f003 f892 	bl	8003bdc <HAL_GPIO_WritePin>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abe:	48ba      	ldr	r0, [pc, #744]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ac0:	f003 f88c 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	48b9      	ldr	r0, [pc, #740]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000acc:	f003 f886 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000ad0:	bf00      	nop
		}

		if(dp == ON)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d105      	bne.n	8000ae4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	48b2      	ldr	r0, [pc, #712]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ade:	f003 f87d 	bl	8003bdc <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000ae2:	e1ff      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 81fc 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	48ad      	ldr	r0, [pc, #692]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000af2:	f003 f873 	bl	8003bdc <HAL_GPIO_WritePin>
}
 8000af6:	e1f5      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 81f2 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4bac      	ldr	r3, [pc, #688]	@ (8000db4 <_7SEG_SetNumber+0x688>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	2a09      	cmp	r2, #9
 8000b1a:	f200 81d0 	bhi.w	8000ebe <_7SEG_SetNumber+0x792>
 8000b1e:	a301      	add	r3, pc, #4	@ (adr r3, 8000b24 <_7SEG_SetNumber+0x3f8>)
 8000b20:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b24:	08000b4d 	.word	0x08000b4d
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000bf9 	.word	0x08000bf9
 8000b30:	08000c4f 	.word	0x08000c4f
 8000b34:	08000ca5 	.word	0x08000ca5
 8000b38:	08000cfb 	.word	0x08000cfb
 8000b3c:	08000d51 	.word	0x08000d51
 8000b40:	08000dbd 	.word	0x08000dbd
 8000b44:	08000e13 	.word	0x08000e13
 8000b48:	08000e69 	.word	0x08000e69
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b52:	4899      	ldr	r0, [pc, #612]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b54:	f003 f842 	bl	8003bdc <HAL_GPIO_WritePin>
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b5e:	4896      	ldr	r0, [pc, #600]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b60:	f003 f83c 	bl	8003bdc <HAL_GPIO_WritePin>
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b6a:	4893      	ldr	r0, [pc, #588]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b6c:	f003 f836 	bl	8003bdc <HAL_GPIO_WritePin>
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4890      	ldr	r0, [pc, #576]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b78:	f003 f830 	bl	8003bdc <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b82:	488d      	ldr	r0, [pc, #564]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b84:	f003 f82a 	bl	8003bdc <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b8e:	488a      	ldr	r0, [pc, #552]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b90:	f003 f824 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	4887      	ldr	r0, [pc, #540]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b9c:	f003 f81e 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000ba0:	e18d      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4883      	ldr	r0, [pc, #524]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000baa:	f003 f817 	bl	8003bdc <HAL_GPIO_WritePin>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb4:	4880      	ldr	r0, [pc, #512]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bb6:	f003 f811 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	487d      	ldr	r0, [pc, #500]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bc2:	f003 f80b 	bl	8003bdc <HAL_GPIO_WritePin>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	487a      	ldr	r0, [pc, #488]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bce:	f003 f805 	bl	8003bdc <HAL_GPIO_WritePin>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bd8:	4877      	ldr	r0, [pc, #476]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bda:	f002 ffff 	bl	8003bdc <HAL_GPIO_WritePin>
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be4:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000be6:	f002 fff9 	bl	8003bdc <HAL_GPIO_WritePin>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	4871      	ldr	r0, [pc, #452]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bf2:	f002 fff3 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000bf6:	e162      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	486e      	ldr	r0, [pc, #440]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c00:	f002 ffec 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c0a:	486b      	ldr	r0, [pc, #428]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c0c:	f002 ffe6 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4868      	ldr	r0, [pc, #416]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c18:	f002 ffe0 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	4865      	ldr	r0, [pc, #404]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c24:	f002 ffda 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c2e:	4862      	ldr	r0, [pc, #392]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c30:	f002 ffd4 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f002 ffce 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	485c      	ldr	r0, [pc, #368]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c48:	f002 ffc8 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000c4c:	e137      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	4858      	ldr	r0, [pc, #352]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c56:	f002 ffc1 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c60:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c62:	f002 ffbb 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4852      	ldr	r0, [pc, #328]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c6e:	f002 ffb5 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c78:	484f      	ldr	r0, [pc, #316]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c7a:	f002 ffaf 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	484c      	ldr	r0, [pc, #304]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c86:	f002 ffa9 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4849      	ldr	r0, [pc, #292]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c92:	f002 ffa3 	bl	8003bdc <HAL_GPIO_WritePin>
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9c:	4846      	ldr	r0, [pc, #280]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f002 ff9d 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000ca2:	e10c      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000caa:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cac:	f002 ff96 	bl	8003bdc <HAL_GPIO_WritePin>
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4840      	ldr	r0, [pc, #256]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cb8:	f002 ff90 	bl	8003bdc <HAL_GPIO_WritePin>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc2:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cc4:	f002 ff8a 	bl	8003bdc <HAL_GPIO_WritePin>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	483a      	ldr	r0, [pc, #232]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cd0:	f002 ff84 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	4837      	ldr	r0, [pc, #220]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f002 ff7e 	bl	8003bdc <HAL_GPIO_WritePin>
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4834      	ldr	r0, [pc, #208]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f002 ff78 	bl	8003bdc <HAL_GPIO_WritePin>
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf2:	4831      	ldr	r0, [pc, #196]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f002 ff72 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000cf8:	e0e1      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d02:	f002 ff6b 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d0c:	482a      	ldr	r0, [pc, #168]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d0e:	f002 ff65 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d1a:	f002 ff5f 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d24:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d26:	f002 ff59 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4821      	ldr	r0, [pc, #132]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d32:	f002 ff53 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	481e      	ldr	r0, [pc, #120]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f002 ff4d 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d48:	481b      	ldr	r0, [pc, #108]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f002 ff47 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000d4e:	e0b6      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4818      	ldr	r0, [pc, #96]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d58:	f002 ff40 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d62:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d64:	f002 ff3a 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d70:	f002 ff34 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d7c:	f002 ff2e 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d88:	f002 ff28 	bl	8003bdc <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d94:	f002 ff22 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000da0:	f002 ff1c 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000da4:	e08b      	b.n	8000ebe <_7SEG_SetNumber+0x792>
 8000da6:	bf00      	nop
 8000da8:	40020c00 	.word	0x40020c00
 8000dac:	40020000 	.word	0x40020000
 8000db0:	40020800 	.word	0x40020800
 8000db4:	66666667 	.word	0x66666667
 8000db8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc2:	484a      	ldr	r0, [pc, #296]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dc4:	f002 ff0a 	bl	8003bdc <HAL_GPIO_WritePin>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4847      	ldr	r0, [pc, #284]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dd0:	f002 ff04 	bl	8003bdc <HAL_GPIO_WritePin>
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dda:	4844      	ldr	r0, [pc, #272]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ddc:	f002 fefe 	bl	8003bdc <HAL_GPIO_WritePin>
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000de8:	f002 fef8 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	483e      	ldr	r0, [pc, #248]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000df4:	f002 fef2 	bl	8003bdc <HAL_GPIO_WritePin>
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfe:	483b      	ldr	r0, [pc, #236]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e00:	f002 feec 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	4838      	ldr	r0, [pc, #224]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e0c:	f002 fee6 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000e10:	e055      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4834      	ldr	r0, [pc, #208]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e1a:	f002 fedf 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e24:	4831      	ldr	r0, [pc, #196]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e26:	f002 fed9 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e30:	482e      	ldr	r0, [pc, #184]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e32:	f002 fed3 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	482b      	ldr	r0, [pc, #172]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e3e:	f002 fecd 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e48:	4828      	ldr	r0, [pc, #160]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e4a:	f002 fec7 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e54:	4825      	ldr	r0, [pc, #148]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e56:	f002 fec1 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e60:	4822      	ldr	r0, [pc, #136]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e62:	f002 febb 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000e66:	e02a      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e70:	f002 feb4 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	481c      	ldr	r0, [pc, #112]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e7c:	f002 feae 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e86:	4819      	ldr	r0, [pc, #100]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e88:	f002 fea8 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e94:	f002 fea2 	bl	8003bdc <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	4813      	ldr	r0, [pc, #76]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f002 fe9c 	bl	8003bdc <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eac:	f002 fe96 	bl	8003bdc <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f002 fe90 	bl	8003bdc <HAL_GPIO_WritePin>
				break;
 8000ebc:	bf00      	nop
		if(dp == ON)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f002 fe86 	bl	8003bdc <HAL_GPIO_WritePin>
}
 8000ed0:	e008      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d105      	bne.n	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f002 fe7c 	bl	8003bdc <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f28:	f002 fca4 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f36:	f002 fc9d 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f44:	f002 fc96 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f52:	f002 fc8f 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f56:	2320      	movs	r3, #32
 8000f58:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f60:	f002 fc88 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f6e:	f002 fc81 	bl	8003874 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f7c:	f002 fc7a 	bl	8003874 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da04      	bge.n	8000fac <CLCD_Write_Instruction+0x1c>
 8000fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	e003      	b.n	8000fb4 <CLCD_Write_Instruction+0x24>
 8000fac:	4b5c      	ldr	r3, [pc, #368]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fb6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d004      	beq.n	8000fcc <CLCD_Write_Instruction+0x3c>
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	e003      	b.n	8000fd4 <CLCD_Write_Instruction+0x44>
 8000fcc:	4b54      	ldr	r3, [pc, #336]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d004      	beq.n	8000fec <CLCD_Write_Instruction+0x5c>
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f043 0320 	orr.w	r3, r3, #32
 8000fea:	e003      	b.n	8000ff4 <CLCD_Write_Instruction+0x64>
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f023 0320 	bic.w	r3, r3, #32
 8000ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000ff6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <CLCD_Write_Instruction+0x7c>
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	e003      	b.n	8001014 <CLCD_Write_Instruction+0x84>
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f023 0310 	bic.w	r3, r3, #16
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001016:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a40      	ldr	r2, [pc, #256]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001024:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800102a:	f023 0302 	bic.w	r3, r3, #2
 800102e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001030:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800103c:	4b38      	ldr	r3, [pc, #224]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0xd8>
 800105e:	4b30      	ldr	r3, [pc, #192]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0xe0>
 8001068:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001070:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0xf8>
 800107e:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x100>
 8001088:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001090:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x118>
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x120>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0320 	bic.w	r3, r3, #32
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x138>
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0310 	orr.w	r3, r3, #16
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x140>
 80010c8:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0310 	bic.w	r3, r3, #16
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e6:	f023 0302 	bic.w	r3, r3, #2
 80010ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010f2:	f023 0304 	bic.w	r3, r3, #4
 80010f6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f002 fa79 	bl	8003608 <HAL_Delay>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000

08001124 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da04      	bge.n	8001140 <CLCD_Write_Display+0x1c>
 8001136:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800113e:	e003      	b.n	8001148 <CLCD_Write_Display+0x24>
 8001140:	4b5c      	ldr	r3, [pc, #368]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001148:	4a5a      	ldr	r2, [pc, #360]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800114a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <CLCD_Write_Display+0x3c>
 8001156:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115e:	e003      	b.n	8001168 <CLCD_Write_Display+0x44>
 8001160:	4b54      	ldr	r3, [pc, #336]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0320 	and.w	r3, r3, #32
 8001172:	2b00      	cmp	r3, #0
 8001174:	d004      	beq.n	8001180 <CLCD_Write_Display+0x5c>
 8001176:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	e003      	b.n	8001188 <CLCD_Write_Display+0x64>
 8001180:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f023 0320 	bic.w	r3, r3, #32
 8001188:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800118a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <CLCD_Write_Display+0x7c>
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	e003      	b.n	80011a8 <CLCD_Write_Display+0x84>
 80011a0:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f023 0310 	bic.w	r3, r3, #16
 80011a8:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011aa:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011ac:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a40      	ldr	r2, [pc, #256]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a3d      	ldr	r2, [pc, #244]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011be:	f023 0302 	bic.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d0:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011dc:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	4a34      	ldr	r2, [pc, #208]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011e2:	f023 0304 	bic.w	r3, r3, #4
 80011e6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0xd8>
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0xe0>
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0xf8>
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x100>
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x118>
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x120>
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0320 	bic.w	r3, r3, #32
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x138>
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x140>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800127a:	f023 0302 	bic.w	r3, r3, #2
 800127e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001286:	f023 0304 	bic.w	r3, r3, #4
 800128a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129e:	f023 0304 	bic.w	r3, r3, #4
 80012a2:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f002 f9af 	bl	8003608 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	460a      	mov	r2, r1
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	4613      	mov	r3, r2
 80012c6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <CLCD_Gotoxy+0x1c>
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d007      	beq.n	80012e2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012d2:	e00d      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b80      	subs	r3, #128	@ 0x80
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe58 	bl	8000f90 <CLCD_Write_Instruction>
 80012e0:	e006      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	3b40      	subs	r3, #64	@ 0x40
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe51 	bl	8000f90 <CLCD_Write_Instruction>
 80012ee:	bf00      	nop
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	603a      	str	r2, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	460b      	mov	r3, r1
 8001306:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800130c:	79ba      	ldrb	r2, [r7, #6]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd0 	bl	80012b8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feff 	bl	8001124 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ef      	bne.n	8001318 <CLCD_Puts+0x20>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <CLCD_Init>:

void CLCD_Init(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	@ 0x64
 8001348:	f002 f95e 	bl	8003608 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fe1f 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f002 f958 	bl	8003608 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f7ff fe19 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f002 f952 	bl	8003608 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fe13 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800136a:	2006      	movs	r0, #6
 800136c:	f7ff fe10 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff fe0d 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fe0a 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fe07 	bl	8000f90 <CLCD_Write_Instruction>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe00 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f002 f939 	bl	8003608 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013a0:	f002 f8c0 	bl	8003524 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013a4:	f000 f876 	bl	8001494 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013a8:	f000 f938 	bl	800161c <MX_GPIO_Init>
	MX_TIM7_Init();
 80013ac:	f000 f900 	bl	80015b0 <MX_TIM7_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80013b0:	f000 f8da 	bl	8001568 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */

	//led 
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80013b4:	2201      	movs	r2, #1
 80013b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013ba:	4831      	ldr	r0, [pc, #196]	@ (8001480 <main+0xe4>)
 80013bc:	f002 fc0e 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c6:	482e      	ldr	r0, [pc, #184]	@ (8001480 <main+0xe4>)
 80013c8:	f002 fc08 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d2:	482b      	ldr	r0, [pc, #172]	@ (8001480 <main+0xe4>)
 80013d4:	f002 fc02 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2140      	movs	r1, #64	@ 0x40
 80013dc:	4829      	ldr	r0, [pc, #164]	@ (8001484 <main+0xe8>)
 80013de:	f002 fbfd 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	2120      	movs	r1, #32
 80013e6:	4828      	ldr	r0, [pc, #160]	@ (8001488 <main+0xec>)
 80013e8:	f002 fbf8 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2101      	movs	r1, #1
 80013f0:	4825      	ldr	r0, [pc, #148]	@ (8001488 <main+0xec>)
 80013f2:	f002 fbf3 	bl	8003bdc <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim7); //TIMER7  code
 80013f6:	4825      	ldr	r0, [pc, #148]	@ (800148c <main+0xf0>)
 80013f8:	f003 f8f0 	bl	80045dc <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init(); //LCD GPIO  code
 80013fc:	f7ff fd78 	bl	8000ef0 <CLCD_GPIO_Init>
	CLCD_Init(); //LCD   code
 8001400:	f7ff ff9f 	bl	8001342 <CLCD_Init>
	_7SEG_GPIO_Init(); //7SEG  code
 8001404:	f7ff f8ac 	bl	8000560 <_7SEG_GPIO_Init>
		 minute = (clock_time - hour * 1000 * 3600) / 1000 / 60;
		 second = (clock_time - hour * 1000 * 3600 - minute * 1000 * 60) / 1000;
		 millisecond = (clock_time - hour * 1000 * 3600 - minute * 1000 * 60
		 - second * 1000);*/

		if (mode > 4)
 8001408:	4b21      	ldr	r3, [pc, #132]	@ (8001490 <main+0xf4>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b04      	cmp	r3, #4
 800140e:	d902      	bls.n	8001416 <main+0x7a>
			mode = 1;
 8001410:	4b1f      	ldr	r3, [pc, #124]	@ (8001490 <main+0xf4>)
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]

		switch (mode) {
 8001416:	4b1e      	ldr	r3, [pc, #120]	@ (8001490 <main+0xf4>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	3b01      	subs	r3, #1
 800141c:	2b03      	cmp	r3, #3
 800141e:	d8f3      	bhi.n	8001408 <main+0x6c>
 8001420:	a201      	add	r2, pc, #4	@ (adr r2, 8001428 <main+0x8c>)
 8001422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001426:	bf00      	nop
 8001428:	08001439 	.word	0x08001439
 800142c:	08001447 	.word	0x08001447
 8001430:	08001459 	.word	0x08001459
 8001434:	0800146b 	.word	0x0800146b
		case 1:
			Init_basic_operation();
 8001438:	f000 f9c6 	bl	80017c8 <Init_basic_operation>
			Init_display_operation();
 800143c:	f000 faae 	bl	800199c <Init_display_operation>
			Init_button_operation();
 8001440:	f000 fab4 	bl	80019ac <Init_button_operation>
			break;
 8001444:	e01a      	b.n	800147c <main+0xe0>
		case 2:
			Clock_basic_operation();
 8001446:	f000 fafd 	bl	8001a44 <Clock_basic_operation>
			Clock_display_operation();
 800144a:	f000 fbdd 	bl	8001c08 <Clock_display_operation>
			Clock_button_operation();
 800144e:	f000 fe0b 	bl	8002068 <Clock_button_operation>
			Init_button_operation();
 8001452:	f000 faab 	bl	80019ac <Init_button_operation>
			break;
 8001456:	e011      	b.n	800147c <main+0xe0>
		case 3:
			Stopwatch_basic_operation();
 8001458:	f001 f8f0 	bl	800263c <Stopwatch_basic_operation>
			Stopwatch_display_operation();
 800145c:	f001 f8f6 	bl	800264c <Stopwatch_display_operation>
			Stopwatch_button_operation();
 8001460:	f001 f9c2 	bl	80027e8 <Stopwatch_button_operation>
			Init_button_operation();
 8001464:	f000 faa2 	bl	80019ac <Init_button_operation>
			break;
 8001468:	e008      	b.n	800147c <main+0xe0>
		case 4:
			Timer_basic_operation();
 800146a:	f001 fc25 	bl	8002cb8 <Timer_basic_operation>
			Timer_display_operation();
 800146e:	f001 fc5f 	bl	8002d30 <Timer_display_operation>
			Timer_button_operation();
 8001472:	f001 fb75 	bl	8002b60 <Timer_button_operation>
			Init_button_operation();
 8001476:	f000 fa99 	bl	80019ac <Init_button_operation>
 800147a:	e7c5      	b.n	8001408 <main+0x6c>
		if (mode > 4)
 800147c:	e7c4      	b.n	8001408 <main+0x6c>
 800147e:	bf00      	nop
 8001480:	40020c00 	.word	0x40020c00
 8001484:	40020800 	.word	0x40020800
 8001488:	40020400 	.word	0x40020400
 800148c:	20000084 	.word	0x20000084
 8001490:	20000000 	.word	0x20000000

08001494 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	2230      	movs	r2, #48	@ 0x30
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f003 fb7e 	bl	8004ba4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	4b28      	ldr	r3, [pc, #160]	@ (8001560 <SystemClock_Config+0xcc>)
 80014be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c0:	4a27      	ldr	r2, [pc, #156]	@ (8001560 <SystemClock_Config+0xcc>)
 80014c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80014c8:	4b25      	ldr	r3, [pc, #148]	@ (8001560 <SystemClock_Config+0xcc>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d4:	2300      	movs	r3, #0
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <SystemClock_Config+0xd0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a21      	ldr	r2, [pc, #132]	@ (8001564 <SystemClock_Config+0xd0>)
 80014de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <SystemClock_Config+0xd0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fa:	2302      	movs	r3, #2
 80014fc:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001504:	2304      	movs	r3, #4
 8001506:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001508:	23a8      	movs	r3, #168	@ 0xa8
 800150a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800150c:	2302      	movs	r3, #2
 800150e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001510:	2304      	movs	r3, #4
 8001512:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001514:	f107 0320 	add.w	r3, r7, #32
 8001518:	4618      	mov	r0, r3
 800151a:	f002 fbab 	bl	8003c74 <HAL_RCC_OscConfig>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <SystemClock_Config+0x94>
		Error_Handler();
 8001524:	f001 fee8 	bl	80032f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001528:	230f      	movs	r3, #15
 800152a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800152c:	2302      	movs	r3, #2
 800152e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001534:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001538:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800153a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800153e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001540:	f107 030c 	add.w	r3, r7, #12
 8001544:	2105      	movs	r1, #5
 8001546:	4618      	mov	r0, r3
 8001548:	f002 fe0c 	bl	8004164 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0xc2>
		Error_Handler();
 8001552:	f001 fed1 	bl	80032f8 <Error_Handler>
	}
}
 8001556:	bf00      	nop
 8001558:	3750      	adds	r7, #80	@ 0x50
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40023800 	.word	0x40023800
 8001564:	40007000 	.word	0x40007000

08001568 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800156c:	2200      	movs	r2, #0
 800156e:	2100      	movs	r1, #0
 8001570:	2037      	movs	r0, #55	@ 0x37
 8001572:	f002 f948 	bl	8003806 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001576:	2037      	movs	r0, #55	@ 0x37
 8001578:	f002 f961 	bl	800383e <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2100      	movs	r1, #0
 8001580:	2009      	movs	r0, #9
 8001582:	f002 f940 	bl	8003806 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001586:	2009      	movs	r0, #9
 8001588:	f002 f959 	bl	800383e <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800158c:	2200      	movs	r2, #0
 800158e:	2100      	movs	r1, #0
 8001590:	200a      	movs	r0, #10
 8001592:	f002 f938 	bl	8003806 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001596:	200a      	movs	r0, #10
 8001598:	f002 f951 	bl	800383e <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800159c:	2200      	movs	r2, #0
 800159e:	2100      	movs	r1, #0
 80015a0:	2028      	movs	r0, #40	@ 0x28
 80015a2:	f002 f930 	bl	8003806 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015a6:	2028      	movs	r0, #40	@ 0x28
 80015a8:	f002 f949 	bl	800383e <HAL_NVIC_EnableIRQ>
}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <MX_TIM7_Init>:
/**
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80015b6:	463b      	mov	r3, r7
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015c0:	4a15      	ldr	r2, [pc, #84]	@ (8001618 <MX_TIM7_Init+0x68>)
 80015c2:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 84 - 1;
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015c6:	2253      	movs	r2, #83	@ 0x53
 80015c8:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 1000 - 1;
 80015d0:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015d6:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015da:	2200      	movs	r2, #0
 80015dc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 80015de:	480d      	ldr	r0, [pc, #52]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015e0:	f002 ffac 	bl	800453c <HAL_TIM_Base_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM7_Init+0x3e>
		Error_Handler();
 80015ea:	f001 fe85 	bl	80032f8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 80015f6:	463b      	mov	r3, r7
 80015f8:	4619      	mov	r1, r3
 80015fa:	4806      	ldr	r0, [pc, #24]	@ (8001614 <MX_TIM7_Init+0x64>)
 80015fc:	f003 fa22 	bl	8004a44 <HAL_TIMEx_MasterConfigSynchronization>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM7_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8001606:	f001 fe77 	bl	80032f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000084 	.word	0x20000084
 8001618:	40001400 	.word	0x40001400

0800161c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	@ 0x28
 8001620:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
 8001630:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	4b5f      	ldr	r3, [pc, #380]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	4a5e      	ldr	r2, [pc, #376]	@ (80017b4 <MX_GPIO_Init+0x198>)
 800163c:	f043 0310 	orr.w	r3, r3, #16
 8001640:	6313      	str	r3, [r2, #48]	@ 0x30
 8001642:	4b5c      	ldr	r3, [pc, #368]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	f003 0310 	and.w	r3, r3, #16
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	4b58      	ldr	r3, [pc, #352]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	4a57      	ldr	r2, [pc, #348]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6313      	str	r3, [r2, #48]	@ 0x30
 800165e:	4b55      	ldr	r3, [pc, #340]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	4b51      	ldr	r3, [pc, #324]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a50      	ldr	r2, [pc, #320]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b4e      	ldr	r3, [pc, #312]	@ (80017b4 <MX_GPIO_Init+0x198>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b4a      	ldr	r3, [pc, #296]	@ (80017b4 <MX_GPIO_Init+0x198>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a49      	ldr	r2, [pc, #292]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001690:	f043 0302 	orr.w	r3, r3, #2
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b47      	ldr	r3, [pc, #284]	@ (80017b4 <MX_GPIO_Init+0x198>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	4b43      	ldr	r3, [pc, #268]	@ (80017b4 <MX_GPIO_Init+0x198>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a42      	ldr	r2, [pc, #264]	@ (80017b4 <MX_GPIO_Init+0x198>)
 80016ac:	f043 0308 	orr.w	r3, r3, #8
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b40      	ldr	r3, [pc, #256]	@ (80017b4 <MX_GPIO_Init+0x198>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f003 0308 	and.w	r3, r3, #8
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80016be:	2200      	movs	r2, #0
 80016c0:	21f7      	movs	r1, #247	@ 0xf7
 80016c2:	483d      	ldr	r0, [pc, #244]	@ (80017b8 <MX_GPIO_Init+0x19c>)
 80016c4:	f002 fa8a 	bl	8003bdc <HAL_GPIO_WritePin>
			GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
					| GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_5, GPIO_PIN_RESET);
 80016c8:	2200      	movs	r2, #0
 80016ca:	2121      	movs	r1, #33	@ 0x21
 80016cc:	483b      	ldr	r0, [pc, #236]	@ (80017bc <MX_GPIO_Init+0x1a0>)
 80016ce:	f002 fa85 	bl	8003bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14,
 80016d2:	2200      	movs	r2, #0
 80016d4:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80016d8:	4839      	ldr	r0, [pc, #228]	@ (80017c0 <MX_GPIO_Init+0x1a4>)
 80016da:	f002 fa7f 	bl	8003bdc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	4838      	ldr	r0, [pc, #224]	@ (80017c4 <MX_GPIO_Init+0x1a8>)
 80016e4:	f002 fa7a 	bl	8003bdc <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6
 80016e8:	23f7      	movs	r3, #247	@ 0xf7
 80016ea:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	482e      	ldr	r0, [pc, #184]	@ (80017b8 <MX_GPIO_Init+0x19c>)
 8001700:	f002 f8b8 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001704:	2308      	movs	r3, #8
 8001706:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001708:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800170c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	4827      	ldr	r0, [pc, #156]	@ (80017b8 <MX_GPIO_Init+0x19c>)
 800171a:	f002 f8ab 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800171e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001722:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001724:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001728:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	4619      	mov	r1, r3
 8001734:	4823      	ldr	r0, [pc, #140]	@ (80017c4 <MX_GPIO_Init+0x1a8>)
 8001736:	f002 f89d 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_5;
 800173a:	2321      	movs	r3, #33	@ 0x21
 800173c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800173e:	2301      	movs	r3, #1
 8001740:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	481a      	ldr	r0, [pc, #104]	@ (80017bc <MX_GPIO_Init+0x1a0>)
 8001752:	f002 f88f 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8001756:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 800175a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800175c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001760:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	4814      	ldr	r0, [pc, #80]	@ (80017c0 <MX_GPIO_Init+0x1a4>)
 800176e:	f002 f881 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
 8001772:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001776:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001778:	2301      	movs	r3, #1
 800177a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	4619      	mov	r1, r3
 800178a:	480d      	ldr	r0, [pc, #52]	@ (80017c0 <MX_GPIO_Init+0x1a4>)
 800178c:	f002 f872 	bl	8003874 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001790:	2340      	movs	r3, #64	@ 0x40
 8001792:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_GPIO_Init+0x1a8>)
 80017a8:	f002 f864 	bl	8003874 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80017ac:	bf00      	nop
 80017ae:	3728      	adds	r7, #40	@ 0x28
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40020400 	.word	0x40020400
 80017c0:	40020c00 	.word	0x40020c00
 80017c4:	40020800 	.word	0x40020800

080017c8 <Init_basic_operation>:

/* USER CODE BEGIN 4 */
void Init_basic_operation() {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	sprintf(str, "%8d", time / 1000); //1  LCD 
 80017cc:	4b68      	ldr	r3, [pc, #416]	@ (8001970 <Init_basic_operation+0x1a8>)
 80017ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	f7fe fd49 	bl	8000270 <__aeabi_uldivmod>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4964      	ldr	r1, [pc, #400]	@ (8001974 <Init_basic_operation+0x1ac>)
 80017e4:	4864      	ldr	r0, [pc, #400]	@ (8001978 <Init_basic_operation+0x1b0>)
 80017e6:	f003 f9bd 	bl	8004b64 <siprintf>
	CLCD_Puts(8, 0, str);
 80017ea:	4a63      	ldr	r2, [pc, #396]	@ (8001978 <Init_basic_operation+0x1b0>)
 80017ec:	2100      	movs	r1, #0
 80017ee:	2008      	movs	r0, #8
 80017f0:	f7ff fd82 	bl	80012f8 <CLCD_Puts>

	//0.1, 0.01  7SEG 
	if (time % 1000 / 100 > 5) { // 0.5 7SEG 
 80017f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001970 <Init_basic_operation+0x1a8>)
 80017f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	f7fe fd35 	bl	8000270 <__aeabi_uldivmod>
 8001806:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 800180a:	f173 0300 	sbcs.w	r3, r3, #0
 800180e:	d319      	bcc.n	8001844 <Init_basic_operation+0x7c>
		_7SEG_SetNumber(DGT1, time % 1000 / 100, OFF);
 8001810:	4b57      	ldr	r3, [pc, #348]	@ (8001970 <Init_basic_operation+0x1a8>)
 8001812:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001816:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	f7fe fd27 	bl	8000270 <__aeabi_uldivmod>
 8001822:	4610      	mov	r0, r2
 8001824:	4619      	mov	r1, r3
 8001826:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800182a:	f04f 0300 	mov.w	r3, #0
 800182e:	f7fe fd1f 	bl	8000270 <__aeabi_uldivmod>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4613      	mov	r3, r2
 8001838:	2200      	movs	r2, #0
 800183a:	4619      	mov	r1, r3
 800183c:	2000      	movs	r0, #0
 800183e:	f7fe ff75 	bl	800072c <_7SEG_SetNumber>
 8001842:	e018      	b.n	8001876 <Init_basic_operation+0xae>
	} else {
		_7SEG_SetNumber(DGT1, time % 1000 / 100, ON);
 8001844:	4b4a      	ldr	r3, [pc, #296]	@ (8001970 <Init_basic_operation+0x1a8>)
 8001846:	e9d3 0100 	ldrd	r0, r1, [r3]
 800184a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	f7fe fd0d 	bl	8000270 <__aeabi_uldivmod>
 8001856:	4610      	mov	r0, r2
 8001858:	4619      	mov	r1, r3
 800185a:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	f7fe fd05 	bl	8000270 <__aeabi_uldivmod>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4613      	mov	r3, r2
 800186c:	2201      	movs	r2, #1
 800186e:	4619      	mov	r1, r3
 8001870:	2000      	movs	r0, #0
 8001872:	f7fe ff5b 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, time % 100 / 10, OFF);
 8001876:	4b3e      	ldr	r3, [pc, #248]	@ (8001970 <Init_basic_operation+0x1a8>)
 8001878:	e9d3 0100 	ldrd	r0, r1, [r3]
 800187c:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7fe fcf4 	bl	8000270 <__aeabi_uldivmod>
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 020a 	mov.w	r2, #10
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	f7fe fcec 	bl	8000270 <__aeabi_uldivmod>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4613      	mov	r3, r2
 800189e:	2200      	movs	r2, #0
 80018a0:	4619      	mov	r1, r3
 80018a2:	2001      	movs	r0, #1
 80018a4:	f7fe ff42 	bl	800072c <_7SEG_SetNumber>

	//   LCD 
	sprintf(str, "%4d", Press_Time);
 80018a8:	4b34      	ldr	r3, [pc, #208]	@ (800197c <Init_basic_operation+0x1b4>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	4934      	ldr	r1, [pc, #208]	@ (8001980 <Init_basic_operation+0x1b8>)
 80018b0:	4831      	ldr	r0, [pc, #196]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018b2:	f003 f957 	bl	8004b64 <siprintf>
	CLCD_Puts(0, 1, str);
 80018b6:	4a30      	ldr	r2, [pc, #192]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018b8:	2101      	movs	r1, #1
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fd1c 	bl	80012f8 <CLCD_Puts>

	sprintf(str, "%4d", year);
 80018c0:	4b30      	ldr	r3, [pc, #192]	@ (8001984 <Init_basic_operation+0x1bc>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	461a      	mov	r2, r3
 80018c6:	492e      	ldr	r1, [pc, #184]	@ (8001980 <Init_basic_operation+0x1b8>)
 80018c8:	482b      	ldr	r0, [pc, #172]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018ca:	f003 f94b 	bl	8004b64 <siprintf>
	CLCD_Puts(0, 0, str);
 80018ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018d0:	2100      	movs	r1, #0
 80018d2:	2000      	movs	r0, #0
 80018d4:	f7ff fd10 	bl	80012f8 <CLCD_Puts>

	// PRESS  
	if (Press_Time == 0) {
 80018d8:	4b28      	ldr	r3, [pc, #160]	@ (800197c <Init_basic_operation+0x1b4>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d10a      	bne.n	80018f6 <Init_basic_operation+0x12e>
		sprintf(str, "%5s", "no");
 80018e0:	4a29      	ldr	r2, [pc, #164]	@ (8001988 <Init_basic_operation+0x1c0>)
 80018e2:	492a      	ldr	r1, [pc, #168]	@ (800198c <Init_basic_operation+0x1c4>)
 80018e4:	4824      	ldr	r0, [pc, #144]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018e6:	f003 f93d 	bl	8004b64 <siprintf>
		CLCD_Puts(10, 1, str);
 80018ea:	4a23      	ldr	r2, [pc, #140]	@ (8001978 <Init_basic_operation+0x1b0>)
 80018ec:	2101      	movs	r1, #1
 80018ee:	200a      	movs	r0, #10
 80018f0:	f7ff fd02 	bl	80012f8 <CLCD_Puts>
		CLCD_Puts(10, 1, str);
	} else if (2500 <= Press_Time) {
		sprintf(str, "%5s", "long");
		CLCD_Puts(10, 1, str);
	}
}
 80018f4:	e03a      	b.n	800196c <Init_basic_operation+0x1a4>
	} else if (0 < Press_Time && Press_Time < 700) {
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <Init_basic_operation+0x1b4>)
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00f      	beq.n	800191e <Init_basic_operation+0x156>
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <Init_basic_operation+0x1b4>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001906:	d20a      	bcs.n	800191e <Init_basic_operation+0x156>
		sprintf(str, "%5s", "short");
 8001908:	4a21      	ldr	r2, [pc, #132]	@ (8001990 <Init_basic_operation+0x1c8>)
 800190a:	4920      	ldr	r1, [pc, #128]	@ (800198c <Init_basic_operation+0x1c4>)
 800190c:	481a      	ldr	r0, [pc, #104]	@ (8001978 <Init_basic_operation+0x1b0>)
 800190e:	f003 f929 	bl	8004b64 <siprintf>
		CLCD_Puts(10, 1, str);
 8001912:	4a19      	ldr	r2, [pc, #100]	@ (8001978 <Init_basic_operation+0x1b0>)
 8001914:	2101      	movs	r1, #1
 8001916:	200a      	movs	r0, #10
 8001918:	f7ff fcee 	bl	80012f8 <CLCD_Puts>
 800191c:	e026      	b.n	800196c <Init_basic_operation+0x1a4>
	} else if (700 <= Press_Time && Press_Time < 2500) {
 800191e:	4b17      	ldr	r3, [pc, #92]	@ (800197c <Init_basic_operation+0x1b4>)
 8001920:	881b      	ldrh	r3, [r3, #0]
 8001922:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001926:	d310      	bcc.n	800194a <Init_basic_operation+0x182>
 8001928:	4b14      	ldr	r3, [pc, #80]	@ (800197c <Init_basic_operation+0x1b4>)
 800192a:	881b      	ldrh	r3, [r3, #0]
 800192c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001930:	4293      	cmp	r3, r2
 8001932:	d80a      	bhi.n	800194a <Init_basic_operation+0x182>
		sprintf(str, "%5s", "mid");
 8001934:	4a17      	ldr	r2, [pc, #92]	@ (8001994 <Init_basic_operation+0x1cc>)
 8001936:	4915      	ldr	r1, [pc, #84]	@ (800198c <Init_basic_operation+0x1c4>)
 8001938:	480f      	ldr	r0, [pc, #60]	@ (8001978 <Init_basic_operation+0x1b0>)
 800193a:	f003 f913 	bl	8004b64 <siprintf>
		CLCD_Puts(10, 1, str);
 800193e:	4a0e      	ldr	r2, [pc, #56]	@ (8001978 <Init_basic_operation+0x1b0>)
 8001940:	2101      	movs	r1, #1
 8001942:	200a      	movs	r0, #10
 8001944:	f7ff fcd8 	bl	80012f8 <CLCD_Puts>
 8001948:	e010      	b.n	800196c <Init_basic_operation+0x1a4>
	} else if (2500 <= Press_Time) {
 800194a:	4b0c      	ldr	r3, [pc, #48]	@ (800197c <Init_basic_operation+0x1b4>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001952:	4293      	cmp	r3, r2
 8001954:	d90a      	bls.n	800196c <Init_basic_operation+0x1a4>
		sprintf(str, "%5s", "long");
 8001956:	4a10      	ldr	r2, [pc, #64]	@ (8001998 <Init_basic_operation+0x1d0>)
 8001958:	490c      	ldr	r1, [pc, #48]	@ (800198c <Init_basic_operation+0x1c4>)
 800195a:	4807      	ldr	r0, [pc, #28]	@ (8001978 <Init_basic_operation+0x1b0>)
 800195c:	f003 f902 	bl	8004b64 <siprintf>
		CLCD_Puts(10, 1, str);
 8001960:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <Init_basic_operation+0x1b0>)
 8001962:	2101      	movs	r1, #1
 8001964:	200a      	movs	r0, #10
 8001966:	f7ff fcc7 	bl	80012f8 <CLCD_Puts>
}
 800196a:	e7ff      	b.n	800196c <Init_basic_operation+0x1a4>
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200000d8 	.word	0x200000d8
 8001974:	080054bc 	.word	0x080054bc
 8001978:	200000e0 	.word	0x200000e0
 800197c:	200000f4 	.word	0x200000f4
 8001980:	080054c0 	.word	0x080054c0
 8001984:	20000004 	.word	0x20000004
 8001988:	080054c4 	.word	0x080054c4
 800198c:	080054c8 	.word	0x080054c8
 8001990:	080054cc 	.word	0x080054cc
 8001994:	080054d4 	.word	0x080054d4
 8001998:	080054d8 	.word	0x080054d8

0800199c <Init_display_operation>:
void Init_display_operation() {
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <Init_button_operation>:
void Init_button_operation() {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	if (mode_changed == true) {
 80019b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a30 <Init_button_operation+0x84>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d00a      	beq.n	80019ce <Init_button_operation+0x22>
		CLCD_Clear();
 80019b8:	f7ff fce5 	bl	8001386 <CLCD_Clear>
		item_select = 0;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <Init_button_operation+0x88>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
		lap_time_click = 0;
 80019c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <Init_button_operation+0x8c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
		mode_changed = false;
 80019c8:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <Init_button_operation+0x84>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
	}

	if (Press_Time == 0) { //   
 80019ce:	4b1b      	ldr	r3, [pc, #108]	@ (8001a3c <Init_button_operation+0x90>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d103      	bne.n	80019de <Init_button_operation+0x32>
		Press_Mode = 0;
 80019d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <Init_button_operation+0x94>)
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]

	else if (2500 <= Press_Time) { //   
		Press_Mode = 3;
	}

}
 80019dc:	e025      	b.n	8001a2a <Init_button_operation+0x7e>
	else if (0 < Press_Time && Press_Time < 700) { //   
 80019de:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <Init_button_operation+0x90>)
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d008      	beq.n	80019f8 <Init_button_operation+0x4c>
 80019e6:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <Init_button_operation+0x90>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80019ee:	d203      	bcs.n	80019f8 <Init_button_operation+0x4c>
		Press_Mode = 1;
 80019f0:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <Init_button_operation+0x94>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e018      	b.n	8001a2a <Init_button_operation+0x7e>
	else if (700 <= Press_Time && Press_Time < 2500) { //   
 80019f8:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <Init_button_operation+0x90>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001a00:	d309      	bcc.n	8001a16 <Init_button_operation+0x6a>
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <Init_button_operation+0x90>)
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d803      	bhi.n	8001a16 <Init_button_operation+0x6a>
		Press_Mode = 2;
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <Init_button_operation+0x94>)
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	e009      	b.n	8001a2a <Init_button_operation+0x7e>
	else if (2500 <= Press_Time) { //   
 8001a16:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <Init_button_operation+0x90>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d903      	bls.n	8001a2a <Init_button_operation+0x7e>
		Press_Mode = 3;
 8001a22:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <Init_button_operation+0x94>)
 8001a24:	2203      	movs	r2, #3
 8001a26:	701a      	strb	r2, [r3, #0]
}
 8001a28:	e7ff      	b.n	8001a2a <Init_button_operation+0x7e>
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200000f7 	.word	0x200000f7
 8001a34:	20000103 	.word	0x20000103
 8001a38:	20000161 	.word	0x20000161
 8001a3c:	200000f4 	.word	0x200000f4
 8001a40:	200000f6 	.word	0x200000f6

08001a44 <Clock_basic_operation>:

void Clock_basic_operation() {
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0

	if (second == 60) {
 8001a48:	4b68      	ldr	r3, [pc, #416]	@ (8001bec <Clock_basic_operation+0x1a8>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b3c      	cmp	r3, #60	@ 0x3c
 8001a4e:	d108      	bne.n	8001a62 <Clock_basic_operation+0x1e>
		second = 0;
 8001a50:	4b66      	ldr	r3, [pc, #408]	@ (8001bec <Clock_basic_operation+0x1a8>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
		minute++;
 8001a56:	4b66      	ldr	r3, [pc, #408]	@ (8001bf0 <Clock_basic_operation+0x1ac>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b64      	ldr	r3, [pc, #400]	@ (8001bf0 <Clock_basic_operation+0x1ac>)
 8001a60:	701a      	strb	r2, [r3, #0]
	}

	if (minute == 60) {
 8001a62:	4b63      	ldr	r3, [pc, #396]	@ (8001bf0 <Clock_basic_operation+0x1ac>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b3c      	cmp	r3, #60	@ 0x3c
 8001a68:	d108      	bne.n	8001a7c <Clock_basic_operation+0x38>
		minute = 0;
 8001a6a:	4b61      	ldr	r3, [pc, #388]	@ (8001bf0 <Clock_basic_operation+0x1ac>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
		hour++;
 8001a70:	4b60      	ldr	r3, [pc, #384]	@ (8001bf4 <Clock_basic_operation+0x1b0>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	3301      	adds	r3, #1
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	4b5e      	ldr	r3, [pc, #376]	@ (8001bf4 <Clock_basic_operation+0x1b0>)
 8001a7a:	701a      	strb	r2, [r3, #0]
	}

	if (hour == 24) {
 8001a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8001bf4 <Clock_basic_operation+0x1b0>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b18      	cmp	r3, #24
 8001a82:	d108      	bne.n	8001a96 <Clock_basic_operation+0x52>
		hour = 0;
 8001a84:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf4 <Clock_basic_operation+0x1b0>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
		day++;
 8001a8a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4b59      	ldr	r3, [pc, #356]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001a94:	701a      	strb	r2, [r3, #0]
	}

	if (month == 13) {
 8001a96:	4b59      	ldr	r3, [pc, #356]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b0d      	cmp	r3, #13
 8001a9c:	d108      	bne.n	8001ab0 <Clock_basic_operation+0x6c>
		month = 1;
 8001a9e:	4b57      	ldr	r3, [pc, #348]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	701a      	strb	r2, [r3, #0]
		year++;
 8001aa4:	4b56      	ldr	r3, [pc, #344]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	4b54      	ldr	r3, [pc, #336]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001aae:	801a      	strh	r2, [r3, #0]
	}

	if ((month == 4 || month == 6 || month == 9 || month == 11) && day == 31) {
 8001ab0:	4b52      	ldr	r3, [pc, #328]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d00b      	beq.n	8001ad0 <Clock_basic_operation+0x8c>
 8001ab8:	4b50      	ldr	r3, [pc, #320]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b06      	cmp	r3, #6
 8001abe:	d007      	beq.n	8001ad0 <Clock_basic_operation+0x8c>
 8001ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b09      	cmp	r3, #9
 8001ac6:	d003      	beq.n	8001ad0 <Clock_basic_operation+0x8c>
 8001ac8:	4b4c      	ldr	r3, [pc, #304]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b0b      	cmp	r3, #11
 8001ace:	d10d      	bne.n	8001aec <Clock_basic_operation+0xa8>
 8001ad0:	4b49      	ldr	r3, [pc, #292]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b1f      	cmp	r3, #31
 8001ad6:	d109      	bne.n	8001aec <Clock_basic_operation+0xa8>
		month++;
 8001ad8:	4b48      	ldr	r3, [pc, #288]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b46      	ldr	r3, [pc, #280]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001ae2:	701a      	strb	r2, [r3, #0]
		day = 1;
 8001ae4:	4b44      	ldr	r3, [pc, #272]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	701a      	strb	r2, [r3, #0]
 8001aea:	e079      	b.n	8001be0 <Clock_basic_operation+0x19c>
	} else if ((month == 1 || month == 3 || month == 5 || month == 7
 8001aec:	4b43      	ldr	r3, [pc, #268]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d017      	beq.n	8001b24 <Clock_basic_operation+0xe0>
 8001af4:	4b41      	ldr	r3, [pc, #260]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d013      	beq.n	8001b24 <Clock_basic_operation+0xe0>
 8001afc:	4b3f      	ldr	r3, [pc, #252]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b05      	cmp	r3, #5
 8001b02:	d00f      	beq.n	8001b24 <Clock_basic_operation+0xe0>
 8001b04:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b07      	cmp	r3, #7
 8001b0a:	d00b      	beq.n	8001b24 <Clock_basic_operation+0xe0>
			|| month == 8 || month == 10 || month == 12) && day == 32) {
 8001b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d007      	beq.n	8001b24 <Clock_basic_operation+0xe0>
 8001b14:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b0a      	cmp	r3, #10
 8001b1a:	d003      	beq.n	8001b24 <Clock_basic_operation+0xe0>
 8001b1c:	4b37      	ldr	r3, [pc, #220]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b0c      	cmp	r3, #12
 8001b22:	d11b      	bne.n	8001b5c <Clock_basic_operation+0x118>
 8001b24:	4b34      	ldr	r3, [pc, #208]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b20      	cmp	r3, #32
 8001b2a:	d117      	bne.n	8001b5c <Clock_basic_operation+0x118>
		if (month == 12) {
 8001b2c:	4b33      	ldr	r3, [pc, #204]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b0c      	cmp	r3, #12
 8001b32:	d109      	bne.n	8001b48 <Clock_basic_operation+0x104>
			year++;
 8001b34:	4b32      	ldr	r3, [pc, #200]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001b36:	881b      	ldrh	r3, [r3, #0]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	4b30      	ldr	r3, [pc, #192]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001b3e:	801a      	strh	r2, [r3, #0]
			month = 1;
 8001b40:	4b2e      	ldr	r3, [pc, #184]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	701a      	strb	r2, [r3, #0]
 8001b46:	e005      	b.n	8001b54 <Clock_basic_operation+0x110>
		} else {
			month++;
 8001b48:	4b2c      	ldr	r3, [pc, #176]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	4b2a      	ldr	r3, [pc, #168]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b52:	701a      	strb	r2, [r3, #0]
		}
		day = 1;
 8001b54:	4b28      	ldr	r3, [pc, #160]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	701a      	strb	r2, [r3, #0]
 8001b5a:	e041      	b.n	8001be0 <Clock_basic_operation+0x19c>
	} else if (month == 2) {
 8001b5c:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d13d      	bne.n	8001be0 <Clock_basic_operation+0x19c>
		if (year % 4 == 0 && (year % 100 != 0 || year % 400 == 0)) { // 
 8001b64:	4b26      	ldr	r3, [pc, #152]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	f003 0303 	and.w	r3, r3, #3
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d128      	bne.n	8001bc4 <Clock_basic_operation+0x180>
 8001b72:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	4a23      	ldr	r2, [pc, #140]	@ (8001c04 <Clock_basic_operation+0x1c0>)
 8001b78:	fba2 1203 	umull	r1, r2, r2, r3
 8001b7c:	0952      	lsrs	r2, r2, #5
 8001b7e:	2164      	movs	r1, #100	@ 0x64
 8001b80:	fb01 f202 	mul.w	r2, r1, r2
 8001b84:	1a9b      	subs	r3, r3, r2
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10d      	bne.n	8001ba8 <Clock_basic_operation+0x164>
 8001b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001c00 <Clock_basic_operation+0x1bc>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	4a1c      	ldr	r2, [pc, #112]	@ (8001c04 <Clock_basic_operation+0x1c0>)
 8001b92:	fba2 1203 	umull	r1, r2, r2, r3
 8001b96:	09d2      	lsrs	r2, r2, #7
 8001b98:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001b9c:	fb01 f202 	mul.w	r2, r1, r2
 8001ba0:	1a9b      	subs	r3, r3, r2
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10d      	bne.n	8001bc4 <Clock_basic_operation+0x180>
			if (day == 30) {
 8001ba8:	4b13      	ldr	r3, [pc, #76]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b1e      	cmp	r3, #30
 8001bae:	d117      	bne.n	8001be0 <Clock_basic_operation+0x19c>
				month++;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001bba:	701a      	strb	r2, [r3, #0]
				day = 1;
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
			if (day == 30) {
 8001bc2:	e00d      	b.n	8001be0 <Clock_basic_operation+0x19c>
			}
		} else { // 
			if (day == 29) {
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b1d      	cmp	r3, #29
 8001bca:	d109      	bne.n	8001be0 <Clock_basic_operation+0x19c>
				month++;
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <Clock_basic_operation+0x1b8>)
 8001bd6:	701a      	strb	r2, [r3, #0]
				day = 1;
 8001bd8:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <Clock_basic_operation+0x1b4>)
 8001bda:	2201      	movs	r2, #1
 8001bdc:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8001bde:	e7ff      	b.n	8001be0 <Clock_basic_operation+0x19c>
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000003 	.word	0x20000003
 8001bf0:	20000002 	.word	0x20000002
 8001bf4:	20000001 	.word	0x20000001
 8001bf8:	20000007 	.word	0x20000007
 8001bfc:	20000006 	.word	0x20000006
 8001c00:	20000004 	.word	0x20000004
 8001c04:	51eb851f 	.word	0x51eb851f

08001c08 <Clock_display_operation>:

void Clock_display_operation() {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af02      	add	r7, sp, #8
	const char *period;
	uint8_t displayHour = (int) hour % 12;
 8001c0e:	4ba9      	ldr	r3, [pc, #676]	@ (8001eb4 <Clock_display_operation+0x2ac>)
 8001c10:	781a      	ldrb	r2, [r3, #0]
 8001c12:	4ba9      	ldr	r3, [pc, #676]	@ (8001eb8 <Clock_display_operation+0x2b0>)
 8001c14:	fba3 1302 	umull	r1, r3, r3, r2
 8001c18:	08d9      	lsrs	r1, r3, #3
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	440b      	add	r3, r1
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	71fb      	strb	r3, [r7, #7]
	if (displayHour == 0) {
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d101      	bne.n	8001c30 <Clock_display_operation+0x28>
		displayHour = 12; // 0 12 
 8001c2c:	230c      	movs	r3, #12
 8001c2e:	71fb      	strb	r3, [r7, #7]
	}

	if (!clock_setmode) {
 8001c30:	4ba2      	ldr	r3, [pc, #648]	@ (8001ebc <Clock_display_operation+0x2b4>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	f083 0301 	eor.w	r3, r3, #1
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 80b0 	beq.w	8001da0 <Clock_display_operation+0x198>
		if (changed == false) { // NOT AM/PM
 8001c40:	4b9f      	ldr	r3, [pc, #636]	@ (8001ec0 <Clock_display_operation+0x2b8>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	f083 0301 	eor.w	r3, r3, #1
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00e      	beq.n	8001c6c <Clock_display_operation+0x64>
			sprintf(str, "   %02d %02d", (int) hour, (int) minute);
 8001c4e:	4b99      	ldr	r3, [pc, #612]	@ (8001eb4 <Clock_display_operation+0x2ac>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b9b      	ldr	r3, [pc, #620]	@ (8001ec4 <Clock_display_operation+0x2bc>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	499b      	ldr	r1, [pc, #620]	@ (8001ec8 <Clock_display_operation+0x2c0>)
 8001c5a:	489c      	ldr	r0, [pc, #624]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001c5c:	f002 ff82 	bl	8004b64 <siprintf>
			CLCD_Puts(8, 1, str);
 8001c60:	4a9a      	ldr	r2, [pc, #616]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001c62:	2101      	movs	r1, #1
 8001c64:	2008      	movs	r0, #8
 8001c66:	f7ff fb47 	bl	80012f8 <CLCD_Puts>
 8001c6a:	e015      	b.n	8001c98 <Clock_display_operation+0x90>
		} else { // AM/PM
			period = (hour < 12) ? "AM" : "PM";
 8001c6c:	4b91      	ldr	r3, [pc, #580]	@ (8001eb4 <Clock_display_operation+0x2ac>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b0b      	cmp	r3, #11
 8001c72:	d801      	bhi.n	8001c78 <Clock_display_operation+0x70>
 8001c74:	4b96      	ldr	r3, [pc, #600]	@ (8001ed0 <Clock_display_operation+0x2c8>)
 8001c76:	e000      	b.n	8001c7a <Clock_display_operation+0x72>
 8001c78:	4b96      	ldr	r3, [pc, #600]	@ (8001ed4 <Clock_display_operation+0x2cc>)
 8001c7a:	603b      	str	r3, [r7, #0]
			sprintf(str, "%s %02d %02d", period, displayHour, (int) minute);
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	4a91      	ldr	r2, [pc, #580]	@ (8001ec4 <Clock_display_operation+0x2bc>)
 8001c80:	7812      	ldrb	r2, [r2, #0]
 8001c82:	9200      	str	r2, [sp, #0]
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	4994      	ldr	r1, [pc, #592]	@ (8001ed8 <Clock_display_operation+0x2d0>)
 8001c88:	4890      	ldr	r0, [pc, #576]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001c8a:	f002 ff6b 	bl	8004b64 <siprintf>
			CLCD_Puts(8, 1, str);
 8001c8e:	4a8f      	ldr	r2, [pc, #572]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001c90:	2101      	movs	r1, #1
 8001c92:	2008      	movs	r0, #8
 8001c94:	f7ff fb30 	bl	80012f8 <CLCD_Puts>
		}

		if (clock_time / 100 > 5) {
 8001c98:	4b90      	ldr	r3, [pc, #576]	@ (8001edc <Clock_display_operation+0x2d4>)
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001ca2:	f173 0300 	sbcs.w	r3, r3, #0
 8001ca6:	d309      	bcc.n	8001cbc <Clock_display_operation+0xb4>
			sprintf(str, " ");
 8001ca8:	498d      	ldr	r1, [pc, #564]	@ (8001ee0 <Clock_display_operation+0x2d8>)
 8001caa:	4888      	ldr	r0, [pc, #544]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cac:	f002 ff5a 	bl	8004b64 <siprintf>
			CLCD_Puts(13, 1, str);
 8001cb0:	4a86      	ldr	r2, [pc, #536]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	200d      	movs	r0, #13
 8001cb6:	f7ff fb1f 	bl	80012f8 <CLCD_Puts>
 8001cba:	e008      	b.n	8001cce <Clock_display_operation+0xc6>
		} else {
			sprintf(str, ":");
 8001cbc:	4989      	ldr	r1, [pc, #548]	@ (8001ee4 <Clock_display_operation+0x2dc>)
 8001cbe:	4883      	ldr	r0, [pc, #524]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cc0:	f002 ff50 	bl	8004b64 <siprintf>
			CLCD_Puts(13, 1, str);
 8001cc4:	4a81      	ldr	r2, [pc, #516]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	200d      	movs	r0, #13
 8001cca:	f7ff fb15 	bl	80012f8 <CLCD_Puts>
		}

		if (buzzer == false) {
 8001cce:	4b86      	ldr	r3, [pc, #536]	@ (8001ee8 <Clock_display_operation+0x2e0>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	f083 0301 	eor.w	r3, r3, #1
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d004      	beq.n	8001ce6 <Clock_display_operation+0xde>
			sprintf(str, "BZ OFF ");
 8001cdc:	4983      	ldr	r1, [pc, #524]	@ (8001eec <Clock_display_operation+0x2e4>)
 8001cde:	487b      	ldr	r0, [pc, #492]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001ce0:	f002 ff40 	bl	8004b64 <siprintf>
 8001ce4:	e003      	b.n	8001cee <Clock_display_operation+0xe6>
		} else {
			sprintf(str, "BZ ON  ");
 8001ce6:	4982      	ldr	r1, [pc, #520]	@ (8001ef0 <Clock_display_operation+0x2e8>)
 8001ce8:	4878      	ldr	r0, [pc, #480]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cea:	f002 ff3b 	bl	8004b64 <siprintf>
		}
		CLCD_Puts(0, 1, str);
 8001cee:	4a77      	ldr	r2, [pc, #476]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f7ff fb00 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8001cf8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ef4 <Clock_display_operation+0x2ec>)
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4b7e      	ldr	r3, [pc, #504]	@ (8001ef8 <Clock_display_operation+0x2f0>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	4619      	mov	r1, r3
 8001d04:	4b7d      	ldr	r3, [pc, #500]	@ (8001efc <Clock_display_operation+0x2f4>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	497c      	ldr	r1, [pc, #496]	@ (8001f00 <Clock_display_operation+0x2f8>)
 8001d0e:	486f      	ldr	r0, [pc, #444]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001d10:	f002 ff28 	bl	8004b64 <siprintf>
		CLCD_Puts(6, 0, str);
 8001d14:	4a6d      	ldr	r2, [pc, #436]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001d16:	2100      	movs	r1, #0
 8001d18:	2006      	movs	r0, #6
 8001d1a:	f7ff faed 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "TIME");
 8001d1e:	4979      	ldr	r1, [pc, #484]	@ (8001f04 <Clock_display_operation+0x2fc>)
 8001d20:	486a      	ldr	r0, [pc, #424]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001d22:	f002 ff1f 	bl	8004b64 <siprintf>
		CLCD_Puts(0, 0, str);
 8001d26:	4a69      	ldr	r2, [pc, #420]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7ff fae4 	bl	80012f8 <CLCD_Puts>

		if (clock_time / 100 > 5) {
 8001d30:	4b6a      	ldr	r3, [pc, #424]	@ (8001edc <Clock_display_operation+0x2d4>)
 8001d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d36:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001d3a:	f173 0300 	sbcs.w	r3, r3, #0
 8001d3e:	d311      	bcc.n	8001d64 <Clock_display_operation+0x15c>
			_7SEG_SetNumber(DGT2, second % 10, ON);
 8001d40:	4b71      	ldr	r3, [pc, #452]	@ (8001f08 <Clock_display_operation+0x300>)
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	4b71      	ldr	r3, [pc, #452]	@ (8001f0c <Clock_display_operation+0x304>)
 8001d46:	fba3 1302 	umull	r1, r3, r3, r2
 8001d4a:	08d9      	lsrs	r1, r3, #3
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f7fe fce5 	bl	800072c <_7SEG_SetNumber>
 8001d62:	e010      	b.n	8001d86 <Clock_display_operation+0x17e>
		} else {
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 8001d64:	4b68      	ldr	r3, [pc, #416]	@ (8001f08 <Clock_display_operation+0x300>)
 8001d66:	781a      	ldrb	r2, [r3, #0]
 8001d68:	4b68      	ldr	r3, [pc, #416]	@ (8001f0c <Clock_display_operation+0x304>)
 8001d6a:	fba3 1302 	umull	r1, r3, r3, r2
 8001d6e:	08d9      	lsrs	r1, r3, #3
 8001d70:	460b      	mov	r3, r1
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	4619      	mov	r1, r3
 8001d80:	2001      	movs	r0, #1
 8001d82:	f7fe fcd3 	bl	800072c <_7SEG_SetNumber>
		}
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 8001d86:	4b60      	ldr	r3, [pc, #384]	@ (8001f08 <Clock_display_operation+0x300>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	4a60      	ldr	r2, [pc, #384]	@ (8001f0c <Clock_display_operation+0x304>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	08db      	lsrs	r3, r3, #3
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2200      	movs	r2, #0
 8001d96:	4619      	mov	r1, r3
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7fe fcc7 	bl	800072c <_7SEG_SetNumber>
		}
		_7SEG_SetNumber(DGT1, second / 10, OFF);

	}

}
 8001d9e:	e13f      	b.n	8002020 <Clock_display_operation+0x418>
		if (clock_time / 100 > 5) {
 8001da0:	4b4e      	ldr	r3, [pc, #312]	@ (8001edc <Clock_display_operation+0x2d4>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001daa:	f173 0300 	sbcs.w	r3, r3, #0
 8001dae:	f0c0 80e4 	bcc.w	8001f7a <Clock_display_operation+0x372>
			if (item_select == 0) {
 8001db2:	4b57      	ldr	r3, [pc, #348]	@ (8001f10 <Clock_display_operation+0x308>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d115      	bne.n	8001de6 <Clock_display_operation+0x1de>
				sprintf(str, "%02d", (int) second);
 8001dba:	4b53      	ldr	r3, [pc, #332]	@ (8001f08 <Clock_display_operation+0x300>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4954      	ldr	r1, [pc, #336]	@ (8001f14 <Clock_display_operation+0x30c>)
 8001dc2:	4842      	ldr	r0, [pc, #264]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001dc4:	f002 fece 	bl	8004b64 <siprintf>
				CLCD_Puts(14, 1, str);
 8001dc8:	4a40      	ldr	r2, [pc, #256]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001dca:	2101      	movs	r1, #1
 8001dcc:	200e      	movs	r0, #14
 8001dce:	f7ff fa93 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "    ");
 8001dd2:	4951      	ldr	r1, [pc, #324]	@ (8001f18 <Clock_display_operation+0x310>)
 8001dd4:	483d      	ldr	r0, [pc, #244]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001dd6:	f002 fec5 	bl	8004b64 <siprintf>
				CLCD_Puts(6, 0, str);
 8001dda:	4a3c      	ldr	r2, [pc, #240]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001ddc:	2100      	movs	r1, #0
 8001dde:	2006      	movs	r0, #6
 8001de0:	f7ff fa8a 	bl	80012f8 <CLCD_Puts>
 8001de4:	e0b7      	b.n	8001f56 <Clock_display_operation+0x34e>
			else if (item_select == 1) {
 8001de6:	4b4a      	ldr	r3, [pc, #296]	@ (8001f10 <Clock_display_operation+0x308>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d115      	bne.n	8001e1a <Clock_display_operation+0x212>
				sprintf(str, "%04d", (int) year);
 8001dee:	4b41      	ldr	r3, [pc, #260]	@ (8001ef4 <Clock_display_operation+0x2ec>)
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	4949      	ldr	r1, [pc, #292]	@ (8001f1c <Clock_display_operation+0x314>)
 8001df6:	4835      	ldr	r0, [pc, #212]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001df8:	f002 feb4 	bl	8004b64 <siprintf>
				CLCD_Puts(6, 0, str);
 8001dfc:	4a33      	ldr	r2, [pc, #204]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001dfe:	2100      	movs	r1, #0
 8001e00:	2006      	movs	r0, #6
 8001e02:	f7ff fa79 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001e06:	4946      	ldr	r1, [pc, #280]	@ (8001f20 <Clock_display_operation+0x318>)
 8001e08:	4830      	ldr	r0, [pc, #192]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e0a:	f002 feab 	bl	8004b64 <siprintf>
				CLCD_Puts(11, 0, str);
 8001e0e:	4a2f      	ldr	r2, [pc, #188]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e10:	2100      	movs	r1, #0
 8001e12:	200b      	movs	r0, #11
 8001e14:	f7ff fa70 	bl	80012f8 <CLCD_Puts>
 8001e18:	e09d      	b.n	8001f56 <Clock_display_operation+0x34e>
			else if (item_select == 2) {
 8001e1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f10 <Clock_display_operation+0x308>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d115      	bne.n	8001e4e <Clock_display_operation+0x246>
				sprintf(str, "%02d", (int) month);
 8001e22:	4b35      	ldr	r3, [pc, #212]	@ (8001ef8 <Clock_display_operation+0x2f0>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	461a      	mov	r2, r3
 8001e28:	493a      	ldr	r1, [pc, #232]	@ (8001f14 <Clock_display_operation+0x30c>)
 8001e2a:	4828      	ldr	r0, [pc, #160]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e2c:	f002 fe9a 	bl	8004b64 <siprintf>
				CLCD_Puts(11, 0, str);
 8001e30:	4a26      	ldr	r2, [pc, #152]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e32:	2100      	movs	r1, #0
 8001e34:	200b      	movs	r0, #11
 8001e36:	f7ff fa5f 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001e3a:	4939      	ldr	r1, [pc, #228]	@ (8001f20 <Clock_display_operation+0x318>)
 8001e3c:	4823      	ldr	r0, [pc, #140]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e3e:	f002 fe91 	bl	8004b64 <siprintf>
				CLCD_Puts(14, 0, str);
 8001e42:	4a22      	ldr	r2, [pc, #136]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e44:	2100      	movs	r1, #0
 8001e46:	200e      	movs	r0, #14
 8001e48:	f7ff fa56 	bl	80012f8 <CLCD_Puts>
 8001e4c:	e083      	b.n	8001f56 <Clock_display_operation+0x34e>
			else if (item_select == 3) {
 8001e4e:	4b30      	ldr	r3, [pc, #192]	@ (8001f10 <Clock_display_operation+0x308>)
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b03      	cmp	r3, #3
 8001e54:	d115      	bne.n	8001e82 <Clock_display_operation+0x27a>
				sprintf(str, "%02d", (int) day);
 8001e56:	4b29      	ldr	r3, [pc, #164]	@ (8001efc <Clock_display_operation+0x2f4>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	492d      	ldr	r1, [pc, #180]	@ (8001f14 <Clock_display_operation+0x30c>)
 8001e5e:	481b      	ldr	r0, [pc, #108]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e60:	f002 fe80 	bl	8004b64 <siprintf>
				CLCD_Puts(14, 0, str);
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e66:	2100      	movs	r1, #0
 8001e68:	200e      	movs	r0, #14
 8001e6a:	f7ff fa45 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001e6e:	492c      	ldr	r1, [pc, #176]	@ (8001f20 <Clock_display_operation+0x318>)
 8001e70:	4816      	ldr	r0, [pc, #88]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e72:	f002 fe77 	bl	8004b64 <siprintf>
				CLCD_Puts(8, 1, str);
 8001e76:	4a15      	ldr	r2, [pc, #84]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e78:	2101      	movs	r1, #1
 8001e7a:	2008      	movs	r0, #8
 8001e7c:	f7ff fa3c 	bl	80012f8 <CLCD_Puts>
 8001e80:	e069      	b.n	8001f56 <Clock_display_operation+0x34e>
			else if (item_select == 4) {
 8001e82:	4b23      	ldr	r3, [pc, #140]	@ (8001f10 <Clock_display_operation+0x308>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d14c      	bne.n	8001f24 <Clock_display_operation+0x31c>
				sprintf(str, "%02d", displayHour);
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4921      	ldr	r1, [pc, #132]	@ (8001f14 <Clock_display_operation+0x30c>)
 8001e90:	480e      	ldr	r0, [pc, #56]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e92:	f002 fe67 	bl	8004b64 <siprintf>
				CLCD_Puts(8, 1, str);
 8001e96:	4a0d      	ldr	r2, [pc, #52]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001e98:	2101      	movs	r1, #1
 8001e9a:	2008      	movs	r0, #8
 8001e9c:	f7ff fa2c 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001ea0:	491f      	ldr	r1, [pc, #124]	@ (8001f20 <Clock_display_operation+0x318>)
 8001ea2:	480a      	ldr	r0, [pc, #40]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001ea4:	f002 fe5e 	bl	8004b64 <siprintf>
				CLCD_Puts(11, 1, str);
 8001ea8:	4a08      	ldr	r2, [pc, #32]	@ (8001ecc <Clock_display_operation+0x2c4>)
 8001eaa:	2101      	movs	r1, #1
 8001eac:	200b      	movs	r0, #11
 8001eae:	f7ff fa23 	bl	80012f8 <CLCD_Puts>
 8001eb2:	e050      	b.n	8001f56 <Clock_display_operation+0x34e>
 8001eb4:	20000001 	.word	0x20000001
 8001eb8:	aaaaaaab 	.word	0xaaaaaaab
 8001ebc:	20000102 	.word	0x20000102
 8001ec0:	20000100 	.word	0x20000100
 8001ec4:	20000002 	.word	0x20000002
 8001ec8:	080054e0 	.word	0x080054e0
 8001ecc:	200000e0 	.word	0x200000e0
 8001ed0:	080054f0 	.word	0x080054f0
 8001ed4:	080054f4 	.word	0x080054f4
 8001ed8:	080054f8 	.word	0x080054f8
 8001edc:	200000f8 	.word	0x200000f8
 8001ee0:	08005508 	.word	0x08005508
 8001ee4:	0800550c 	.word	0x0800550c
 8001ee8:	20000101 	.word	0x20000101
 8001eec:	08005510 	.word	0x08005510
 8001ef0:	08005518 	.word	0x08005518
 8001ef4:	20000004 	.word	0x20000004
 8001ef8:	20000006 	.word	0x20000006
 8001efc:	20000007 	.word	0x20000007
 8001f00:	08005520 	.word	0x08005520
 8001f04:	08005530 	.word	0x08005530
 8001f08:	20000003 	.word	0x20000003
 8001f0c:	cccccccd 	.word	0xcccccccd
 8001f10:	20000103 	.word	0x20000103
 8001f14:	08005538 	.word	0x08005538
 8001f18:	08005540 	.word	0x08005540
 8001f1c:	08005548 	.word	0x08005548
 8001f20:	08005550 	.word	0x08005550
			else if (item_select == 5) {
 8001f24:	4b40      	ldr	r3, [pc, #256]	@ (8002028 <Clock_display_operation+0x420>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b05      	cmp	r3, #5
 8001f2a:	d114      	bne.n	8001f56 <Clock_display_operation+0x34e>
				sprintf(str, "%02d", (int) minute);
 8001f2c:	4b3f      	ldr	r3, [pc, #252]	@ (800202c <Clock_display_operation+0x424>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	461a      	mov	r2, r3
 8001f32:	493f      	ldr	r1, [pc, #252]	@ (8002030 <Clock_display_operation+0x428>)
 8001f34:	483f      	ldr	r0, [pc, #252]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f36:	f002 fe15 	bl	8004b64 <siprintf>
				CLCD_Puts(11, 1, str);
 8001f3a:	4a3e      	ldr	r2, [pc, #248]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f3c:	2101      	movs	r1, #1
 8001f3e:	200b      	movs	r0, #11
 8001f40:	f7ff f9da 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001f44:	493c      	ldr	r1, [pc, #240]	@ (8002038 <Clock_display_operation+0x430>)
 8001f46:	483b      	ldr	r0, [pc, #236]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f48:	f002 fe0c 	bl	8004b64 <siprintf>
				CLCD_Puts(14, 1, str);
 8001f4c:	4a39      	ldr	r2, [pc, #228]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f4e:	2101      	movs	r1, #1
 8001f50:	200e      	movs	r0, #14
 8001f52:	f7ff f9d1 	bl	80012f8 <CLCD_Puts>
			_7SEG_SetNumber(DGT2, second % 10, ON);
 8001f56:	4b39      	ldr	r3, [pc, #228]	@ (800203c <Clock_display_operation+0x434>)
 8001f58:	781a      	ldrb	r2, [r3, #0]
 8001f5a:	4b39      	ldr	r3, [pc, #228]	@ (8002040 <Clock_display_operation+0x438>)
 8001f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f60:	08d9      	lsrs	r1, r3, #3
 8001f62:	460b      	mov	r3, r1
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2201      	movs	r2, #1
 8001f70:	4619      	mov	r1, r3
 8001f72:	2001      	movs	r0, #1
 8001f74:	f7fe fbda 	bl	800072c <_7SEG_SetNumber>
 8001f78:	e046      	b.n	8002008 <Clock_display_operation+0x400>
			sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8001f7a:	4b32      	ldr	r3, [pc, #200]	@ (8002044 <Clock_display_operation+0x43c>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <Clock_display_operation+0x440>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	4b31      	ldr	r3, [pc, #196]	@ (800204c <Clock_display_operation+0x444>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4930      	ldr	r1, [pc, #192]	@ (8002050 <Clock_display_operation+0x448>)
 8001f90:	4828      	ldr	r0, [pc, #160]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f92:	f002 fde7 	bl	8004b64 <siprintf>
			CLCD_Puts(6, 0, str);
 8001f96:	4a27      	ldr	r2, [pc, #156]	@ (8002034 <Clock_display_operation+0x42c>)
 8001f98:	2100      	movs	r1, #0
 8001f9a:	2006      	movs	r0, #6
 8001f9c:	f7ff f9ac 	bl	80012f8 <CLCD_Puts>
			period = (hour < 12) ? "AM" : "PM";
 8001fa0:	4b2c      	ldr	r3, [pc, #176]	@ (8002054 <Clock_display_operation+0x44c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b0b      	cmp	r3, #11
 8001fa6:	d801      	bhi.n	8001fac <Clock_display_operation+0x3a4>
 8001fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8002058 <Clock_display_operation+0x450>)
 8001faa:	e000      	b.n	8001fae <Clock_display_operation+0x3a6>
 8001fac:	4b2b      	ldr	r3, [pc, #172]	@ (800205c <Clock_display_operation+0x454>)
 8001fae:	603b      	str	r3, [r7, #0]
			sprintf(str, "SET  %s", period);
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	492b      	ldr	r1, [pc, #172]	@ (8002060 <Clock_display_operation+0x458>)
 8001fb4:	481f      	ldr	r0, [pc, #124]	@ (8002034 <Clock_display_operation+0x42c>)
 8001fb6:	f002 fdd5 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 1, str);
 8001fba:	4a1e      	ldr	r2, [pc, #120]	@ (8002034 <Clock_display_operation+0x42c>)
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7ff f99a 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%02d:%02d:%02d", displayHour, (int) minute,
 8001fc4:	79fa      	ldrb	r2, [r7, #7]
 8001fc6:	4b19      	ldr	r3, [pc, #100]	@ (800202c <Clock_display_operation+0x424>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <Clock_display_operation+0x434>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4923      	ldr	r1, [pc, #140]	@ (8002064 <Clock_display_operation+0x45c>)
 8001fd6:	4817      	ldr	r0, [pc, #92]	@ (8002034 <Clock_display_operation+0x42c>)
 8001fd8:	f002 fdc4 	bl	8004b64 <siprintf>
			CLCD_Puts(8, 1, str);
 8001fdc:	4a15      	ldr	r2, [pc, #84]	@ (8002034 <Clock_display_operation+0x42c>)
 8001fde:	2101      	movs	r1, #1
 8001fe0:	2008      	movs	r0, #8
 8001fe2:	f7ff f989 	bl	80012f8 <CLCD_Puts>
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 8001fe6:	4b15      	ldr	r3, [pc, #84]	@ (800203c <Clock_display_operation+0x434>)
 8001fe8:	781a      	ldrb	r2, [r3, #0]
 8001fea:	4b15      	ldr	r3, [pc, #84]	@ (8002040 <Clock_display_operation+0x438>)
 8001fec:	fba3 1302 	umull	r1, r3, r3, r2
 8001ff0:	08d9      	lsrs	r1, r3, #3
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2200      	movs	r2, #0
 8002000:	4619      	mov	r1, r3
 8002002:	2001      	movs	r0, #1
 8002004:	f7fe fb92 	bl	800072c <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 8002008:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <Clock_display_operation+0x434>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	4a0c      	ldr	r2, [pc, #48]	@ (8002040 <Clock_display_operation+0x438>)
 800200e:	fba2 2303 	umull	r2, r3, r2, r3
 8002012:	08db      	lsrs	r3, r3, #3
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2200      	movs	r2, #0
 8002018:	4619      	mov	r1, r3
 800201a:	2000      	movs	r0, #0
 800201c:	f7fe fb86 	bl	800072c <_7SEG_SetNumber>
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000103 	.word	0x20000103
 800202c:	20000002 	.word	0x20000002
 8002030:	08005538 	.word	0x08005538
 8002034:	200000e0 	.word	0x200000e0
 8002038:	08005550 	.word	0x08005550
 800203c:	20000003 	.word	0x20000003
 8002040:	cccccccd 	.word	0xcccccccd
 8002044:	20000004 	.word	0x20000004
 8002048:	20000006 	.word	0x20000006
 800204c:	20000007 	.word	0x20000007
 8002050:	08005520 	.word	0x08005520
 8002054:	20000001 	.word	0x20000001
 8002058:	080054f0 	.word	0x080054f0
 800205c:	080054f4 	.word	0x080054f4
 8002060:	08005554 	.word	0x08005554
 8002064:	0800555c 	.word	0x0800555c

08002068 <Clock_button_operation>:
void Clock_button_operation() {
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	if (sw4_debounced == true) {
 800206c:	4b6d      	ldr	r3, [pc, #436]	@ (8002224 <Clock_button_operation+0x1bc>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d011      	beq.n	8002098 <Clock_button_operation+0x30>
		changed = !changed;
 8002074:	4b6c      	ldr	r3, [pc, #432]	@ (8002228 <Clock_button_operation+0x1c0>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	bf14      	ite	ne
 800207c:	2301      	movne	r3, #1
 800207e:	2300      	moveq	r3, #0
 8002080:	b2db      	uxtb	r3, r3
 8002082:	f083 0301 	eor.w	r3, r3, #1
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	b2da      	uxtb	r2, r3
 800208e:	4b66      	ldr	r3, [pc, #408]	@ (8002228 <Clock_button_operation+0x1c0>)
 8002090:	701a      	strb	r2, [r3, #0]
		sw4_debounced = false;
 8002092:	4b64      	ldr	r3, [pc, #400]	@ (8002224 <Clock_button_operation+0x1bc>)
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]
	}

	if (sw2_debounced == true && !clock_setmode) {
 8002098:	4b64      	ldr	r3, [pc, #400]	@ (800222c <Clock_button_operation+0x1c4>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d018      	beq.n	80020d2 <Clock_button_operation+0x6a>
 80020a0:	4b63      	ldr	r3, [pc, #396]	@ (8002230 <Clock_button_operation+0x1c8>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	f083 0301 	eor.w	r3, r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d011      	beq.n	80020d2 <Clock_button_operation+0x6a>
		buzzer = !buzzer;
 80020ae:	4b61      	ldr	r3, [pc, #388]	@ (8002234 <Clock_button_operation+0x1cc>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	bf14      	ite	ne
 80020b6:	2301      	movne	r3, #1
 80020b8:	2300      	moveq	r3, #0
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	f083 0301 	eor.w	r3, r3, #1
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b5a      	ldr	r3, [pc, #360]	@ (8002234 <Clock_button_operation+0x1cc>)
 80020ca:	701a      	strb	r2, [r3, #0]
		sw2_debounced = false;
 80020cc:	4b57      	ldr	r3, [pc, #348]	@ (800222c <Clock_button_operation+0x1c4>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
	}

	if (sw1_debounced) {
 80020d2:	4b59      	ldr	r3, [pc, #356]	@ (8002238 <Clock_button_operation+0x1d0>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d01b      	beq.n	8002112 <Clock_button_operation+0xaa>
		if (Press_Mode >= 2) {
 80020da:	4b58      	ldr	r3, [pc, #352]	@ (800223c <Clock_button_operation+0x1d4>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d914      	bls.n	800210c <Clock_button_operation+0xa4>
			clock_setmode = !clock_setmode; // Toggle timer setting mode
 80020e2:	4b53      	ldr	r3, [pc, #332]	@ (8002230 <Clock_button_operation+0x1c8>)
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bf14      	ite	ne
 80020ea:	2301      	movne	r3, #1
 80020ec:	2300      	moveq	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	f083 0301 	eor.w	r3, r3, #1
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002230 <Clock_button_operation+0x1c8>)
 80020fe:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 8002100:	4b4e      	ldr	r3, [pc, #312]	@ (800223c <Clock_button_operation+0x1d4>)
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
			Press_Time = 0;
 8002106:	4b4e      	ldr	r3, [pc, #312]	@ (8002240 <Clock_button_operation+0x1d8>)
 8002108:	2200      	movs	r2, #0
 800210a:	801a      	strh	r2, [r3, #0]
		}
		sw1_debounced = false;
 800210c:	4b4a      	ldr	r3, [pc, #296]	@ (8002238 <Clock_button_operation+0x1d0>)
 800210e:	2200      	movs	r2, #0
 8002110:	701a      	strb	r2, [r3, #0]
	}

	if (Press_Mode == 1 && sw2_debounced == true && clock_setmode) {
 8002112:	4b4a      	ldr	r3, [pc, #296]	@ (800223c <Clock_button_operation+0x1d4>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d10c      	bne.n	8002134 <Clock_button_operation+0xcc>
 800211a:	4b44      	ldr	r3, [pc, #272]	@ (800222c <Clock_button_operation+0x1c4>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d008      	beq.n	8002134 <Clock_button_operation+0xcc>
 8002122:	4b43      	ldr	r3, [pc, #268]	@ (8002230 <Clock_button_operation+0x1c8>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d004      	beq.n	8002134 <Clock_button_operation+0xcc>
		updateTime();
 800212a:	f000 f8c5 	bl	80022b8 <updateTime>
		sw2_debounced = false;
 800212e:	4b3f      	ldr	r3, [pc, #252]	@ (800222c <Clock_button_operation+0x1c4>)
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
	}
	if (Press_Mode == 1 && sw3_debounced == true && clock_setmode) {
 8002134:	4b41      	ldr	r3, [pc, #260]	@ (800223c <Clock_button_operation+0x1d4>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d10c      	bne.n	8002156 <Clock_button_operation+0xee>
 800213c:	4b41      	ldr	r3, [pc, #260]	@ (8002244 <Clock_button_operation+0x1dc>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <Clock_button_operation+0xee>
 8002144:	4b3a      	ldr	r3, [pc, #232]	@ (8002230 <Clock_button_operation+0x1c8>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d004      	beq.n	8002156 <Clock_button_operation+0xee>
		updateTime2();
 800214c:	f000 f996 	bl	800247c <updateTime2>
		sw3_debounced = false;
 8002150:	4b3c      	ldr	r3, [pc, #240]	@ (8002244 <Clock_button_operation+0x1dc>)
 8002152:	2200      	movs	r2, #0
 8002154:	701a      	strb	r2, [r3, #0]
	}

	if (sw2 == true && clock_setmode) {
 8002156:	4b3c      	ldr	r3, [pc, #240]	@ (8002248 <Clock_button_operation+0x1e0>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d02d      	beq.n	80021ba <Clock_button_operation+0x152>
 800215e:	4b34      	ldr	r3, [pc, #208]	@ (8002230 <Clock_button_operation+0x1c8>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d029      	beq.n	80021ba <Clock_button_operation+0x152>
		if (Press_Mode == 2) {
 8002166:	4b35      	ldr	r3, [pc, #212]	@ (800223c <Clock_button_operation+0x1d4>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d111      	bne.n	8002192 <Clock_button_operation+0x12a>
			if (time >= 500) {
 800216e:	4b37      	ldr	r3, [pc, #220]	@ (800224c <Clock_button_operation+0x1e4>)
 8002170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002174:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002178:	f173 0300 	sbcs.w	r3, r3, #0
 800217c:	d31d      	bcc.n	80021ba <Clock_button_operation+0x152>
				updateTime();
 800217e:	f000 f89b 	bl	80022b8 <updateTime>
				time = 0;
 8002182:	4932      	ldr	r1, [pc, #200]	@ (800224c <Clock_button_operation+0x1e4>)
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	e9c1 2300 	strd	r2, r3, [r1]
 8002190:	e013      	b.n	80021ba <Clock_button_operation+0x152>
			}
		} else if (Press_Mode == 3) {
 8002192:	4b2a      	ldr	r3, [pc, #168]	@ (800223c <Clock_button_operation+0x1d4>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b03      	cmp	r3, #3
 8002198:	d10f      	bne.n	80021ba <Clock_button_operation+0x152>
			if (time >= 200) {
 800219a:	4b2c      	ldr	r3, [pc, #176]	@ (800224c <Clock_button_operation+0x1e4>)
 800219c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a0:	2ac8      	cmp	r2, #200	@ 0xc8
 80021a2:	f173 0300 	sbcs.w	r3, r3, #0
 80021a6:	d308      	bcc.n	80021ba <Clock_button_operation+0x152>
				updateTime();
 80021a8:	f000 f886 	bl	80022b8 <updateTime>
				time = 0;
 80021ac:	4927      	ldr	r1, [pc, #156]	@ (800224c <Clock_button_operation+0x1e4>)
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	e9c1 2300 	strd	r2, r3, [r1]
			}
		}
	}

	if (sw3 == true && clock_setmode) {
 80021ba:	4b25      	ldr	r3, [pc, #148]	@ (8002250 <Clock_button_operation+0x1e8>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d02d      	beq.n	800221e <Clock_button_operation+0x1b6>
 80021c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <Clock_button_operation+0x1c8>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d029      	beq.n	800221e <Clock_button_operation+0x1b6>
		if (Press_Mode == 2) {
 80021ca:	4b1c      	ldr	r3, [pc, #112]	@ (800223c <Clock_button_operation+0x1d4>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d111      	bne.n	80021f6 <Clock_button_operation+0x18e>
			if (time >= 500) {
 80021d2:	4b1e      	ldr	r3, [pc, #120]	@ (800224c <Clock_button_operation+0x1e4>)
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 80021dc:	f173 0300 	sbcs.w	r3, r3, #0
 80021e0:	d31d      	bcc.n	800221e <Clock_button_operation+0x1b6>
				updateTime2();
 80021e2:	f000 f94b 	bl	800247c <updateTime2>
				time = 0;
 80021e6:	4919      	ldr	r1, [pc, #100]	@ (800224c <Clock_button_operation+0x1e4>)
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	f04f 0300 	mov.w	r3, #0
 80021f0:	e9c1 2300 	strd	r2, r3, [r1]
				time = 0;
			}
		}
	}

}
 80021f4:	e013      	b.n	800221e <Clock_button_operation+0x1b6>
		} else if (Press_Mode == 3) {
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <Clock_button_operation+0x1d4>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b03      	cmp	r3, #3
 80021fc:	d10f      	bne.n	800221e <Clock_button_operation+0x1b6>
			if (time >= 200) {
 80021fe:	4b13      	ldr	r3, [pc, #76]	@ (800224c <Clock_button_operation+0x1e4>)
 8002200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002204:	2ac8      	cmp	r2, #200	@ 0xc8
 8002206:	f173 0300 	sbcs.w	r3, r3, #0
 800220a:	d308      	bcc.n	800221e <Clock_button_operation+0x1b6>
				updateTime2();
 800220c:	f000 f936 	bl	800247c <updateTime2>
				time = 0;
 8002210:	490e      	ldr	r1, [pc, #56]	@ (800224c <Clock_button_operation+0x1e4>)
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	200000d4 	.word	0x200000d4
 8002228:	20000100 	.word	0x20000100
 800222c:	200000d1 	.word	0x200000d1
 8002230:	20000102 	.word	0x20000102
 8002234:	20000101 	.word	0x20000101
 8002238:	200000d0 	.word	0x200000d0
 800223c:	200000f6 	.word	0x200000f6
 8002240:	200000f4 	.word	0x200000f4
 8002244:	200000d3 	.word	0x200000d3
 8002248:	200000cd 	.word	0x200000cd
 800224c:	200000d8 	.word	0x200000d8
 8002250:	200000ce 	.word	0x200000ce

08002254 <isLeapYear>:

bool isLeapYear(uint16_t year) {
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	80fb      	strh	r3, [r7, #6]
	return (year % 4 == 0 && year % 100 != 0) || (year % 400 == 0);
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	b29b      	uxth	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10b      	bne.n	8002282 <isLeapYear+0x2e>
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	4a11      	ldr	r2, [pc, #68]	@ (80022b4 <isLeapYear+0x60>)
 800226e:	fba2 1203 	umull	r1, r2, r2, r3
 8002272:	0952      	lsrs	r2, r2, #5
 8002274:	2164      	movs	r1, #100	@ 0x64
 8002276:	fb01 f202 	mul.w	r2, r1, r2
 800227a:	1a9b      	subs	r3, r3, r2
 800227c:	b29b      	uxth	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10c      	bne.n	800229c <isLeapYear+0x48>
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	4a0b      	ldr	r2, [pc, #44]	@ (80022b4 <isLeapYear+0x60>)
 8002286:	fba2 1203 	umull	r1, r2, r2, r3
 800228a:	09d2      	lsrs	r2, r2, #7
 800228c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002290:	fb01 f202 	mul.w	r2, r1, r2
 8002294:	1a9b      	subs	r3, r3, r2
 8002296:	b29b      	uxth	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <isLeapYear+0x4c>
 800229c:	2301      	movs	r3, #1
 800229e:	e000      	b.n	80022a2 <isLeapYear+0x4e>
 80022a0:	2300      	movs	r3, #0
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	b2db      	uxtb	r3, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	51eb851f 	.word	0x51eb851f

080022b8 <updateTime>:

void updateTime() {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

	switch (item_select) {
 80022bc:	4b68      	ldr	r3, [pc, #416]	@ (8002460 <updateTime+0x1a8>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b05      	cmp	r3, #5
 80022c2:	f200 80cb 	bhi.w	800245c <updateTime+0x1a4>
 80022c6:	a201      	add	r2, pc, #4	@ (adr r2, 80022cc <updateTime+0x14>)
 80022c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022cc:	080022e5 	.word	0x080022e5
 80022d0:	08002307 	.word	0x08002307
 80022d4:	08002325 	.word	0x08002325
 80022d8:	08002403 	.word	0x08002403
 80022dc:	08002421 	.word	0x08002421
 80022e0:	0800243f 	.word	0x0800243f
	case 0:
		if (year == 9999) {
 80022e4:	4b5f      	ldr	r3, [pc, #380]	@ (8002464 <updateTime+0x1ac>)
 80022e6:	881b      	ldrh	r3, [r3, #0]
 80022e8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d103      	bne.n	80022f8 <updateTime+0x40>
			year = 0;
 80022f0:	4b5c      	ldr	r3, [pc, #368]	@ (8002464 <updateTime+0x1ac>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	801a      	strh	r2, [r3, #0]
		} else {
			year++;
		}
		break;
 80022f6:	e0b1      	b.n	800245c <updateTime+0x1a4>
			year++;
 80022f8:	4b5a      	ldr	r3, [pc, #360]	@ (8002464 <updateTime+0x1ac>)
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	4b58      	ldr	r3, [pc, #352]	@ (8002464 <updateTime+0x1ac>)
 8002302:	801a      	strh	r2, [r3, #0]
		break;
 8002304:	e0aa      	b.n	800245c <updateTime+0x1a4>
	case 1:
		if (month == 12) {
 8002306:	4b58      	ldr	r3, [pc, #352]	@ (8002468 <updateTime+0x1b0>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	2b0c      	cmp	r3, #12
 800230c:	d103      	bne.n	8002316 <updateTime+0x5e>
			month = 1;
 800230e:	4b56      	ldr	r3, [pc, #344]	@ (8002468 <updateTime+0x1b0>)
 8002310:	2201      	movs	r2, #1
 8002312:	701a      	strb	r2, [r3, #0]
		} else {
			month++;
		}
		break;
 8002314:	e0a2      	b.n	800245c <updateTime+0x1a4>
			month++;
 8002316:	4b54      	ldr	r3, [pc, #336]	@ (8002468 <updateTime+0x1b0>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4b52      	ldr	r3, [pc, #328]	@ (8002468 <updateTime+0x1b0>)
 8002320:	701a      	strb	r2, [r3, #0]
		break;
 8002322:	e09b      	b.n	800245c <updateTime+0x1a4>
	case 2:
		if (isLeapYear(year) && day == 29 && month == 2) {
 8002324:	4b4f      	ldr	r3, [pc, #316]	@ (8002464 <updateTime+0x1ac>)
 8002326:	881b      	ldrh	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff ff93 	bl	8002254 <isLeapYear>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00b      	beq.n	800234c <updateTime+0x94>
 8002334:	4b4d      	ldr	r3, [pc, #308]	@ (800246c <updateTime+0x1b4>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b1d      	cmp	r3, #29
 800233a:	d107      	bne.n	800234c <updateTime+0x94>
 800233c:	4b4a      	ldr	r3, [pc, #296]	@ (8002468 <updateTime+0x1b0>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b02      	cmp	r3, #2
 8002342:	d103      	bne.n	800234c <updateTime+0x94>
			day = 1;
 8002344:	4b49      	ldr	r3, [pc, #292]	@ (800246c <updateTime+0x1b4>)
 8002346:	2201      	movs	r2, #1
 8002348:	701a      	strb	r2, [r3, #0]
 800234a:	e059      	b.n	8002400 <updateTime+0x148>
		}

		else if (!isLeapYear(year) && day == 28 && month == 2) {
 800234c:	4b45      	ldr	r3, [pc, #276]	@ (8002464 <updateTime+0x1ac>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ff7f 	bl	8002254 <isLeapYear>
 8002356:	4603      	mov	r3, r0
 8002358:	f083 0301 	eor.w	r3, r3, #1
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <updateTime+0xc2>
 8002362:	4b42      	ldr	r3, [pc, #264]	@ (800246c <updateTime+0x1b4>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b1c      	cmp	r3, #28
 8002368:	d107      	bne.n	800237a <updateTime+0xc2>
 800236a:	4b3f      	ldr	r3, [pc, #252]	@ (8002468 <updateTime+0x1b0>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b02      	cmp	r3, #2
 8002370:	d103      	bne.n	800237a <updateTime+0xc2>
			day = 1;
 8002372:	4b3e      	ldr	r3, [pc, #248]	@ (800246c <updateTime+0x1b4>)
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
 8002378:	e042      	b.n	8002400 <updateTime+0x148>
		}

		else if (day == 31
 800237a:	4b3c      	ldr	r3, [pc, #240]	@ (800246c <updateTime+0x1b4>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b1f      	cmp	r3, #31
 8002380:	d11f      	bne.n	80023c2 <updateTime+0x10a>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002382:	4b39      	ldr	r3, [pc, #228]	@ (8002468 <updateTime+0x1b0>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d017      	beq.n	80023ba <updateTime+0x102>
 800238a:	4b37      	ldr	r3, [pc, #220]	@ (8002468 <updateTime+0x1b0>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b03      	cmp	r3, #3
 8002390:	d013      	beq.n	80023ba <updateTime+0x102>
 8002392:	4b35      	ldr	r3, [pc, #212]	@ (8002468 <updateTime+0x1b0>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b05      	cmp	r3, #5
 8002398:	d00f      	beq.n	80023ba <updateTime+0x102>
 800239a:	4b33      	ldr	r3, [pc, #204]	@ (8002468 <updateTime+0x1b0>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b07      	cmp	r3, #7
 80023a0:	d00b      	beq.n	80023ba <updateTime+0x102>
						|| month == 8 || month == 10 || month == 12)) {
 80023a2:	4b31      	ldr	r3, [pc, #196]	@ (8002468 <updateTime+0x1b0>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d007      	beq.n	80023ba <updateTime+0x102>
 80023aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002468 <updateTime+0x1b0>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b0a      	cmp	r3, #10
 80023b0:	d003      	beq.n	80023ba <updateTime+0x102>
 80023b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002468 <updateTime+0x1b0>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b0c      	cmp	r3, #12
 80023b8:	d103      	bne.n	80023c2 <updateTime+0x10a>
			day = 1;
 80023ba:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <updateTime+0x1b4>)
 80023bc:	2201      	movs	r2, #1
 80023be:	701a      	strb	r2, [r3, #0]
 80023c0:	e01e      	b.n	8002400 <updateTime+0x148>
		}

		else if (day == 30
 80023c2:	4b2a      	ldr	r3, [pc, #168]	@ (800246c <updateTime+0x1b4>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b1e      	cmp	r3, #30
 80023c8:	d113      	bne.n	80023f2 <updateTime+0x13a>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 80023ca:	4b27      	ldr	r3, [pc, #156]	@ (8002468 <updateTime+0x1b0>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d00b      	beq.n	80023ea <updateTime+0x132>
 80023d2:	4b25      	ldr	r3, [pc, #148]	@ (8002468 <updateTime+0x1b0>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b06      	cmp	r3, #6
 80023d8:	d007      	beq.n	80023ea <updateTime+0x132>
 80023da:	4b23      	ldr	r3, [pc, #140]	@ (8002468 <updateTime+0x1b0>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b09      	cmp	r3, #9
 80023e0:	d003      	beq.n	80023ea <updateTime+0x132>
 80023e2:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <updateTime+0x1b0>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b0b      	cmp	r3, #11
 80023e8:	d103      	bne.n	80023f2 <updateTime+0x13a>
			day = 1;
 80023ea:	4b20      	ldr	r3, [pc, #128]	@ (800246c <updateTime+0x1b4>)
 80023ec:	2201      	movs	r2, #1
 80023ee:	701a      	strb	r2, [r3, #0]
 80023f0:	e006      	b.n	8002400 <updateTime+0x148>
		}

		else {
			day++;
 80023f2:	4b1e      	ldr	r3, [pc, #120]	@ (800246c <updateTime+0x1b4>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	3301      	adds	r3, #1
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4b1c      	ldr	r3, [pc, #112]	@ (800246c <updateTime+0x1b4>)
 80023fc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80023fe:	e02d      	b.n	800245c <updateTime+0x1a4>
 8002400:	e02c      	b.n	800245c <updateTime+0x1a4>
	case 3:
		if (hour == 23) {
 8002402:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <updateTime+0x1b8>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b17      	cmp	r3, #23
 8002408:	d103      	bne.n	8002412 <updateTime+0x15a>
			hour = 0;
 800240a:	4b19      	ldr	r3, [pc, #100]	@ (8002470 <updateTime+0x1b8>)
 800240c:	2200      	movs	r2, #0
 800240e:	701a      	strb	r2, [r3, #0]
		} else {
			hour++;
		}
		break;
 8002410:	e024      	b.n	800245c <updateTime+0x1a4>
			hour++;
 8002412:	4b17      	ldr	r3, [pc, #92]	@ (8002470 <updateTime+0x1b8>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	3301      	adds	r3, #1
 8002418:	b2da      	uxtb	r2, r3
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <updateTime+0x1b8>)
 800241c:	701a      	strb	r2, [r3, #0]
		break;
 800241e:	e01d      	b.n	800245c <updateTime+0x1a4>
	case 4:
		if (minute == 59) {
 8002420:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <updateTime+0x1bc>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b3b      	cmp	r3, #59	@ 0x3b
 8002426:	d103      	bne.n	8002430 <updateTime+0x178>
			minute = 0;
 8002428:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <updateTime+0x1bc>)
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
		} else {
			minute++;
		}
		break;
 800242e:	e015      	b.n	800245c <updateTime+0x1a4>
			minute++;
 8002430:	4b10      	ldr	r3, [pc, #64]	@ (8002474 <updateTime+0x1bc>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	b2da      	uxtb	r2, r3
 8002438:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <updateTime+0x1bc>)
 800243a:	701a      	strb	r2, [r3, #0]
		break;
 800243c:	e00e      	b.n	800245c <updateTime+0x1a4>
	case 5:
		if (second == 59) {
 800243e:	4b0e      	ldr	r3, [pc, #56]	@ (8002478 <updateTime+0x1c0>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b3b      	cmp	r3, #59	@ 0x3b
 8002444:	d103      	bne.n	800244e <updateTime+0x196>
			second = 0;
 8002446:	4b0c      	ldr	r3, [pc, #48]	@ (8002478 <updateTime+0x1c0>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
		} else {
			second++;
		}
		break;
 800244c:	e005      	b.n	800245a <updateTime+0x1a2>
			second++;
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <updateTime+0x1c0>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	3301      	adds	r3, #1
 8002454:	b2da      	uxtb	r2, r3
 8002456:	4b08      	ldr	r3, [pc, #32]	@ (8002478 <updateTime+0x1c0>)
 8002458:	701a      	strb	r2, [r3, #0]
		break;
 800245a:	bf00      	nop
	}

}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000103 	.word	0x20000103
 8002464:	20000004 	.word	0x20000004
 8002468:	20000006 	.word	0x20000006
 800246c:	20000007 	.word	0x20000007
 8002470:	20000001 	.word	0x20000001
 8002474:	20000002 	.word	0x20000002
 8002478:	20000003 	.word	0x20000003

0800247c <updateTime2>:

void updateTime2() {
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0

	switch (item_select) {
 8002480:	4b67      	ldr	r3, [pc, #412]	@ (8002620 <updateTime2+0x1a4>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b05      	cmp	r3, #5
 8002486:	f200 80c9 	bhi.w	800261c <updateTime2+0x1a0>
 800248a:	a201      	add	r2, pc, #4	@ (adr r2, 8002490 <updateTime2+0x14>)
 800248c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002490:	080024a9 	.word	0x080024a9
 8002494:	080024c7 	.word	0x080024c7
 8002498:	080024e5 	.word	0x080024e5
 800249c:	080025c3 	.word	0x080025c3
 80024a0:	080025e1 	.word	0x080025e1
 80024a4:	080025ff 	.word	0x080025ff
	case 0:
		if (year == 0) {
 80024a8:	4b5e      	ldr	r3, [pc, #376]	@ (8002624 <updateTime2+0x1a8>)
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d103      	bne.n	80024b8 <updateTime2+0x3c>
			year = 0;
 80024b0:	4b5c      	ldr	r3, [pc, #368]	@ (8002624 <updateTime2+0x1a8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	801a      	strh	r2, [r3, #0]
		} else {
			year--;
		}
		break;
 80024b6:	e0b1      	b.n	800261c <updateTime2+0x1a0>
			year--;
 80024b8:	4b5a      	ldr	r3, [pc, #360]	@ (8002624 <updateTime2+0x1a8>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	3b01      	subs	r3, #1
 80024be:	b29a      	uxth	r2, r3
 80024c0:	4b58      	ldr	r3, [pc, #352]	@ (8002624 <updateTime2+0x1a8>)
 80024c2:	801a      	strh	r2, [r3, #0]
		break;
 80024c4:	e0aa      	b.n	800261c <updateTime2+0x1a0>
	case 1:
		if (month == 1) {
 80024c6:	4b58      	ldr	r3, [pc, #352]	@ (8002628 <updateTime2+0x1ac>)
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d103      	bne.n	80024d6 <updateTime2+0x5a>
			month = 12;
 80024ce:	4b56      	ldr	r3, [pc, #344]	@ (8002628 <updateTime2+0x1ac>)
 80024d0:	220c      	movs	r2, #12
 80024d2:	701a      	strb	r2, [r3, #0]
		} else {
			month--;
		}
		break;
 80024d4:	e0a2      	b.n	800261c <updateTime2+0x1a0>
			month--;
 80024d6:	4b54      	ldr	r3, [pc, #336]	@ (8002628 <updateTime2+0x1ac>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	3b01      	subs	r3, #1
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4b52      	ldr	r3, [pc, #328]	@ (8002628 <updateTime2+0x1ac>)
 80024e0:	701a      	strb	r2, [r3, #0]
		break;
 80024e2:	e09b      	b.n	800261c <updateTime2+0x1a0>
	case 2:
		if (isLeapYear(year) && day == 1 && month == 2) {
 80024e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002624 <updateTime2+0x1a8>)
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff feb3 	bl	8002254 <isLeapYear>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00b      	beq.n	800250c <updateTime2+0x90>
 80024f4:	4b4d      	ldr	r3, [pc, #308]	@ (800262c <updateTime2+0x1b0>)
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d107      	bne.n	800250c <updateTime2+0x90>
 80024fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002628 <updateTime2+0x1ac>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b02      	cmp	r3, #2
 8002502:	d103      	bne.n	800250c <updateTime2+0x90>
			day = 29;
 8002504:	4b49      	ldr	r3, [pc, #292]	@ (800262c <updateTime2+0x1b0>)
 8002506:	221d      	movs	r2, #29
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	e059      	b.n	80025c0 <updateTime2+0x144>
		}

		else if (!isLeapYear(year) && day == 1 && month == 2) {
 800250c:	4b45      	ldr	r3, [pc, #276]	@ (8002624 <updateTime2+0x1a8>)
 800250e:	881b      	ldrh	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fe9f 	bl	8002254 <isLeapYear>
 8002516:	4603      	mov	r3, r0
 8002518:	f083 0301 	eor.w	r3, r3, #1
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <updateTime2+0xbe>
 8002522:	4b42      	ldr	r3, [pc, #264]	@ (800262c <updateTime2+0x1b0>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d107      	bne.n	800253a <updateTime2+0xbe>
 800252a:	4b3f      	ldr	r3, [pc, #252]	@ (8002628 <updateTime2+0x1ac>)
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d103      	bne.n	800253a <updateTime2+0xbe>
			day = 28;
 8002532:	4b3e      	ldr	r3, [pc, #248]	@ (800262c <updateTime2+0x1b0>)
 8002534:	221c      	movs	r2, #28
 8002536:	701a      	strb	r2, [r3, #0]
 8002538:	e042      	b.n	80025c0 <updateTime2+0x144>
		}

		else if (day == 1
 800253a:	4b3c      	ldr	r3, [pc, #240]	@ (800262c <updateTime2+0x1b0>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d11f      	bne.n	8002582 <updateTime2+0x106>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002542:	4b39      	ldr	r3, [pc, #228]	@ (8002628 <updateTime2+0x1ac>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d017      	beq.n	800257a <updateTime2+0xfe>
 800254a:	4b37      	ldr	r3, [pc, #220]	@ (8002628 <updateTime2+0x1ac>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b03      	cmp	r3, #3
 8002550:	d013      	beq.n	800257a <updateTime2+0xfe>
 8002552:	4b35      	ldr	r3, [pc, #212]	@ (8002628 <updateTime2+0x1ac>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b05      	cmp	r3, #5
 8002558:	d00f      	beq.n	800257a <updateTime2+0xfe>
 800255a:	4b33      	ldr	r3, [pc, #204]	@ (8002628 <updateTime2+0x1ac>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b07      	cmp	r3, #7
 8002560:	d00b      	beq.n	800257a <updateTime2+0xfe>
						|| month == 8 || month == 10 || month == 12)) {
 8002562:	4b31      	ldr	r3, [pc, #196]	@ (8002628 <updateTime2+0x1ac>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b08      	cmp	r3, #8
 8002568:	d007      	beq.n	800257a <updateTime2+0xfe>
 800256a:	4b2f      	ldr	r3, [pc, #188]	@ (8002628 <updateTime2+0x1ac>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	2b0a      	cmp	r3, #10
 8002570:	d003      	beq.n	800257a <updateTime2+0xfe>
 8002572:	4b2d      	ldr	r3, [pc, #180]	@ (8002628 <updateTime2+0x1ac>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d103      	bne.n	8002582 <updateTime2+0x106>
			day = 31;
 800257a:	4b2c      	ldr	r3, [pc, #176]	@ (800262c <updateTime2+0x1b0>)
 800257c:	221f      	movs	r2, #31
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e01e      	b.n	80025c0 <updateTime2+0x144>
		}

		else if (day == 1
 8002582:	4b2a      	ldr	r3, [pc, #168]	@ (800262c <updateTime2+0x1b0>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d113      	bne.n	80025b2 <updateTime2+0x136>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 800258a:	4b27      	ldr	r3, [pc, #156]	@ (8002628 <updateTime2+0x1ac>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b04      	cmp	r3, #4
 8002590:	d00b      	beq.n	80025aa <updateTime2+0x12e>
 8002592:	4b25      	ldr	r3, [pc, #148]	@ (8002628 <updateTime2+0x1ac>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b06      	cmp	r3, #6
 8002598:	d007      	beq.n	80025aa <updateTime2+0x12e>
 800259a:	4b23      	ldr	r3, [pc, #140]	@ (8002628 <updateTime2+0x1ac>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b09      	cmp	r3, #9
 80025a0:	d003      	beq.n	80025aa <updateTime2+0x12e>
 80025a2:	4b21      	ldr	r3, [pc, #132]	@ (8002628 <updateTime2+0x1ac>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b0b      	cmp	r3, #11
 80025a8:	d103      	bne.n	80025b2 <updateTime2+0x136>
			day = 30;
 80025aa:	4b20      	ldr	r3, [pc, #128]	@ (800262c <updateTime2+0x1b0>)
 80025ac:	221e      	movs	r2, #30
 80025ae:	701a      	strb	r2, [r3, #0]
 80025b0:	e006      	b.n	80025c0 <updateTime2+0x144>
		}

		else {
			day--;
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <updateTime2+0x1b0>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	4b1c      	ldr	r3, [pc, #112]	@ (800262c <updateTime2+0x1b0>)
 80025bc:	701a      	strb	r2, [r3, #0]
		}
		break;
 80025be:	e02d      	b.n	800261c <updateTime2+0x1a0>
 80025c0:	e02c      	b.n	800261c <updateTime2+0x1a0>
	case 3:
		if (hour == 0) {
 80025c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <updateTime2+0x1b4>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d103      	bne.n	80025d2 <updateTime2+0x156>
			hour = 23;
 80025ca:	4b19      	ldr	r3, [pc, #100]	@ (8002630 <updateTime2+0x1b4>)
 80025cc:	2217      	movs	r2, #23
 80025ce:	701a      	strb	r2, [r3, #0]
		} else {
			hour--;
		}
		break;
 80025d0:	e024      	b.n	800261c <updateTime2+0x1a0>
			hour--;
 80025d2:	4b17      	ldr	r3, [pc, #92]	@ (8002630 <updateTime2+0x1b4>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <updateTime2+0x1b4>)
 80025dc:	701a      	strb	r2, [r3, #0]
		break;
 80025de:	e01d      	b.n	800261c <updateTime2+0x1a0>
	case 4:
		if (minute == 0) {
 80025e0:	4b14      	ldr	r3, [pc, #80]	@ (8002634 <updateTime2+0x1b8>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d103      	bne.n	80025f0 <updateTime2+0x174>
			minute = 59;
 80025e8:	4b12      	ldr	r3, [pc, #72]	@ (8002634 <updateTime2+0x1b8>)
 80025ea:	223b      	movs	r2, #59	@ 0x3b
 80025ec:	701a      	strb	r2, [r3, #0]
		} else {
			minute--;
		}
		break;
 80025ee:	e015      	b.n	800261c <updateTime2+0x1a0>
			minute--;
 80025f0:	4b10      	ldr	r3, [pc, #64]	@ (8002634 <updateTime2+0x1b8>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002634 <updateTime2+0x1b8>)
 80025fa:	701a      	strb	r2, [r3, #0]
		break;
 80025fc:	e00e      	b.n	800261c <updateTime2+0x1a0>
	case 5:
		if (second == 0) {
 80025fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <updateTime2+0x1bc>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d103      	bne.n	800260e <updateTime2+0x192>
			second = 59;
 8002606:	4b0c      	ldr	r3, [pc, #48]	@ (8002638 <updateTime2+0x1bc>)
 8002608:	223b      	movs	r2, #59	@ 0x3b
 800260a:	701a      	strb	r2, [r3, #0]
		} else {
			second--;
		}
		break;
 800260c:	e005      	b.n	800261a <updateTime2+0x19e>
			second--;
 800260e:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <updateTime2+0x1bc>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	3b01      	subs	r3, #1
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <updateTime2+0x1bc>)
 8002618:	701a      	strb	r2, [r3, #0]
		break;
 800261a:	bf00      	nop
	}

}
 800261c:	bf00      	nop
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000103 	.word	0x20000103
 8002624:	20000004 	.word	0x20000004
 8002628:	20000006 	.word	0x20000006
 800262c:	20000007 	.word	0x20000007
 8002630:	20000001 	.word	0x20000001
 8002634:	20000002 	.word	0x20000002
 8002638:	20000003 	.word	0x20000003

0800263c <Stopwatch_basic_operation>:

void Stopwatch_basic_operation() {
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0

}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <Stopwatch_display_operation>:
void Stopwatch_display_operation() {
 800264c:	b5b0      	push	{r4, r5, r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af04      	add	r7, sp, #16
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
			(int) (stopwatch_time / 1000) / 3600,
 8002652:	4b5e      	ldr	r3, [pc, #376]	@ (80027cc <Stopwatch_display_operation+0x180>)
 8002654:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002658:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	f7fd fe06 	bl	8000270 <__aeabi_uldivmod>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	4613      	mov	r3, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 800266a:	4a59      	ldr	r2, [pc, #356]	@ (80027d0 <Stopwatch_display_operation+0x184>)
 800266c:	fb82 1203 	smull	r1, r2, r2, r3
 8002670:	441a      	add	r2, r3
 8002672:	12d2      	asrs	r2, r2, #11
 8002674:	17db      	asrs	r3, r3, #31
 8002676:	1ad5      	subs	r5, r2, r3
			(int) ((stopwatch_time / 1000) / 60) % 60,
 8002678:	4b54      	ldr	r3, [pc, #336]	@ (80027cc <Stopwatch_display_operation+0x180>)
 800267a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800267e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	f7fd fdf3 	bl	8000270 <__aeabi_uldivmod>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 800268e:	4b51      	ldr	r3, [pc, #324]	@ (80027d4 <Stopwatch_display_operation+0x188>)
 8002690:	fb83 1302 	smull	r1, r3, r3, r2
 8002694:	4413      	add	r3, r2
 8002696:	1159      	asrs	r1, r3, #5
 8002698:	17d3      	asrs	r3, r2, #31
 800269a:	1acc      	subs	r4, r1, r3
 800269c:	4623      	mov	r3, r4
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	1b1b      	subs	r3, r3, r4
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	1ad4      	subs	r4, r2, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 80026a6:	4b49      	ldr	r3, [pc, #292]	@ (80027cc <Stopwatch_display_operation+0x180>)
 80026a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	f7fd fddc 	bl	8000270 <__aeabi_uldivmod>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4611      	mov	r1, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 80026be:	4b45      	ldr	r3, [pc, #276]	@ (80027d4 <Stopwatch_display_operation+0x188>)
 80026c0:	fb83 2301 	smull	r2, r3, r3, r1
 80026c4:	440b      	add	r3, r1
 80026c6:	115a      	asrs	r2, r3, #5
 80026c8:	17cb      	asrs	r3, r1, #31
 80026ca:	1ad2      	subs	r2, r2, r3
 80026cc:	4613      	mov	r3, r2
 80026ce:	011b      	lsls	r3, r3, #4
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	1aca      	subs	r2, r1, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 80026d6:	4b3d      	ldr	r3, [pc, #244]	@ (80027cc <Stopwatch_display_operation+0x180>)
 80026d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026dc:	4601      	mov	r1, r0
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 80026de:	4b3e      	ldr	r3, [pc, #248]	@ (80027d8 <Stopwatch_display_operation+0x18c>)
 80026e0:	fb83 0301 	smull	r0, r3, r3, r1
 80026e4:	1198      	asrs	r0, r3, #6
 80026e6:	17cb      	asrs	r3, r1, #31
 80026e8:	1ac3      	subs	r3, r0, r3
 80026ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026ee:	fb00 f303 	mul.w	r3, r0, r3
 80026f2:	1acb      	subs	r3, r1, r3
 80026f4:	9302      	str	r3, [sp, #8]
 80026f6:	9201      	str	r2, [sp, #4]
 80026f8:	9400      	str	r4, [sp, #0]
 80026fa:	462b      	mov	r3, r5
 80026fc:	4a37      	ldr	r2, [pc, #220]	@ (80027dc <Stopwatch_display_operation+0x190>)
 80026fe:	4938      	ldr	r1, [pc, #224]	@ (80027e0 <Stopwatch_display_operation+0x194>)
 8002700:	4838      	ldr	r0, [pc, #224]	@ (80027e4 <Stopwatch_display_operation+0x198>)
 8002702:	f002 fa2f 	bl	8004b64 <siprintf>
	CLCD_Puts(0, 0, str);
 8002706:	4a37      	ldr	r2, [pc, #220]	@ (80027e4 <Stopwatch_display_operation+0x198>)
 8002708:	2100      	movs	r1, #0
 800270a:	2000      	movs	r0, #0
 800270c:	f7fe fdf4 	bl	80012f8 <CLCD_Puts>

//0.1, 0.01  7SEG 
	if (stopwatch_time % 1000 / 100 > 4) { // 0.5 7SEG 
 8002710:	4b2e      	ldr	r3, [pc, #184]	@ (80027cc <Stopwatch_display_operation+0x180>)
 8002712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002716:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	f7fd fda7 	bl	8000270 <__aeabi_uldivmod>
 8002722:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002726:	f173 0300 	sbcs.w	r3, r3, #0
 800272a:	d319      	bcc.n	8002760 <Stopwatch_display_operation+0x114>
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, OFF);
 800272c:	4b27      	ldr	r3, [pc, #156]	@ (80027cc <Stopwatch_display_operation+0x180>)
 800272e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002732:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002736:	f04f 0300 	mov.w	r3, #0
 800273a:	f7fd fd99 	bl	8000270 <__aeabi_uldivmod>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	4610      	mov	r0, r2
 8002744:	4619      	mov	r1, r3
 8002746:	f04f 020a 	mov.w	r2, #10
 800274a:	f04f 0300 	mov.w	r3, #0
 800274e:	f7fd fd8f 	bl	8000270 <__aeabi_uldivmod>
 8002752:	4613      	mov	r3, r2
 8002754:	2200      	movs	r2, #0
 8002756:	4619      	mov	r1, r3
 8002758:	2000      	movs	r0, #0
 800275a:	f7fd ffe7 	bl	800072c <_7SEG_SetNumber>
 800275e:	e018      	b.n	8002792 <Stopwatch_display_operation+0x146>
	} else {
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, ON);
 8002760:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <Stopwatch_display_operation+0x180>)
 8002762:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002766:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	f7fd fd7f 	bl	8000270 <__aeabi_uldivmod>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f04f 020a 	mov.w	r2, #10
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	f7fd fd75 	bl	8000270 <__aeabi_uldivmod>
 8002786:	4613      	mov	r3, r2
 8002788:	2201      	movs	r2, #1
 800278a:	4619      	mov	r1, r3
 800278c:	2000      	movs	r0, #0
 800278e:	f7fd ffcd 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, stopwatch_time % 1000 / 100, OFF);
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <Stopwatch_display_operation+0x180>)
 8002794:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002798:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	f7fd fd66 	bl	8000270 <__aeabi_uldivmod>
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80027ac:	f04f 0300 	mov.w	r3, #0
 80027b0:	f7fd fd5e 	bl	8000270 <__aeabi_uldivmod>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4613      	mov	r3, r2
 80027ba:	2200      	movs	r2, #0
 80027bc:	4619      	mov	r1, r3
 80027be:	2001      	movs	r0, #1
 80027c0:	f7fd ffb4 	bl	800072c <_7SEG_SetNumber>
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bdb0      	pop	{r4, r5, r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000108 	.word	0x20000108
 80027d0:	91a2b3c5 	.word	0x91a2b3c5
 80027d4:	88888889 	.word	0x88888889
 80027d8:	10624dd3 	.word	0x10624dd3
 80027dc:	0800556c 	.word	0x0800556c
 80027e0:	08005574 	.word	0x08005574
 80027e4:	200000e0 	.word	0x200000e0

080027e8 <Stopwatch_button_operation>:
void Stopwatch_button_operation() {
 80027e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af04      	add	r7, sp, #16
	if (sw2_debounced == true) {
 80027f0:	4bb8      	ldr	r3, [pc, #736]	@ (8002ad4 <Stopwatch_button_operation+0x2ec>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d01f      	beq.n	8002838 <Stopwatch_button_operation+0x50>
		if (lap_time_index == 0) {
 80027f8:	4bb7      	ldr	r3, [pc, #732]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d109      	bne.n	8002814 <Stopwatch_button_operation+0x2c>
			sprintf(str, "%16s", ""); //   1ms  LCD 
 8002800:	4ab6      	ldr	r2, [pc, #728]	@ (8002adc <Stopwatch_button_operation+0x2f4>)
 8002802:	49b7      	ldr	r1, [pc, #732]	@ (8002ae0 <Stopwatch_button_operation+0x2f8>)
 8002804:	48b7      	ldr	r0, [pc, #732]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002806:	f002 f9ad 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 1, str);
 800280a:	4ab6      	ldr	r2, [pc, #728]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 800280c:	2101      	movs	r1, #1
 800280e:	2000      	movs	r0, #0
 8002810:	f7fe fd72 	bl	80012f8 <CLCD_Puts>
		}
		stopwatch_running = !stopwatch_running;
 8002814:	4bb4      	ldr	r3, [pc, #720]	@ (8002ae8 <Stopwatch_button_operation+0x300>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	bf14      	ite	ne
 800281c:	2301      	movne	r3, #1
 800281e:	2300      	moveq	r3, #0
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f083 0301 	eor.w	r3, r3, #1
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	b2da      	uxtb	r2, r3
 800282e:	4bae      	ldr	r3, [pc, #696]	@ (8002ae8 <Stopwatch_button_operation+0x300>)
 8002830:	701a      	strb	r2, [r3, #0]
		sw2_debounced = false;
 8002832:	4ba8      	ldr	r3, [pc, #672]	@ (8002ad4 <Stopwatch_button_operation+0x2ec>)
 8002834:	2200      	movs	r2, #0
 8002836:	701a      	strb	r2, [r3, #0]
	}

	if (stopwatch_running == false && sw3_debounced2 == true) {
 8002838:	4bab      	ldr	r3, [pc, #684]	@ (8002ae8 <Stopwatch_button_operation+0x300>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	f083 0301 	eor.w	r3, r3, #1
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d01b      	beq.n	800287e <Stopwatch_button_operation+0x96>
 8002846:	4ba9      	ldr	r3, [pc, #676]	@ (8002aec <Stopwatch_button_operation+0x304>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d017      	beq.n	800287e <Stopwatch_button_operation+0x96>
		stopwatch_time = 0;
 800284e:	49a8      	ldr	r1, [pc, #672]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 8002850:	f04f 0200 	mov.w	r2, #0
 8002854:	f04f 0300 	mov.w	r3, #0
 8002858:	e9c1 2300 	strd	r2, r3, [r1]
		lap_time_index = 0;
 800285c:	4b9e      	ldr	r3, [pc, #632]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", ""); //   1ms  LCD 
 8002862:	4a9e      	ldr	r2, [pc, #632]	@ (8002adc <Stopwatch_button_operation+0x2f4>)
 8002864:	499e      	ldr	r1, [pc, #632]	@ (8002ae0 <Stopwatch_button_operation+0x2f8>)
 8002866:	489f      	ldr	r0, [pc, #636]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002868:	f002 f97c 	bl	8004b64 <siprintf>
		CLCD_Puts(0, 1, str);
 800286c:	4a9d      	ldr	r2, [pc, #628]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 800286e:	2101      	movs	r1, #1
 8002870:	2000      	movs	r0, #0
 8002872:	f7fe fd41 	bl	80012f8 <CLCD_Puts>
		sw3_debounced2 = false;
 8002876:	4b9d      	ldr	r3, [pc, #628]	@ (8002aec <Stopwatch_button_operation+0x304>)
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
 800287c:	e091      	b.n	80029a2 <Stopwatch_button_operation+0x1ba>
	}

	else if (stopwatch_running == true && sw3_debounced2 == true) {
 800287e:	4b9a      	ldr	r3, [pc, #616]	@ (8002ae8 <Stopwatch_button_operation+0x300>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 808d 	beq.w	80029a2 <Stopwatch_button_operation+0x1ba>
 8002888:	4b98      	ldr	r3, [pc, #608]	@ (8002aec <Stopwatch_button_operation+0x304>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 8088 	beq.w	80029a2 <Stopwatch_button_operation+0x1ba>
		lap_time_click = 0;
 8002892:	4b98      	ldr	r3, [pc, #608]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002894:	2200      	movs	r2, #0
 8002896:	701a      	strb	r2, [r3, #0]

		if (lap_time_index < 9) {
 8002898:	4b8f      	ldr	r3, [pc, #572]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b08      	cmp	r3, #8
 800289e:	d873      	bhi.n	8002988 <Stopwatch_button_operation+0x1a0>
			lap_time_index++;
 80028a0:	4b8d      	ldr	r3, [pc, #564]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	3301      	adds	r3, #1
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	4b8b      	ldr	r3, [pc, #556]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80028aa:	701a      	strb	r2, [r3, #0]
			lap_time[lap_time_index] = stopwatch_time;
 80028ac:	4b8a      	ldr	r3, [pc, #552]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4b8f      	ldr	r3, [pc, #572]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 80028b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b8:	488f      	ldr	r0, [pc, #572]	@ (8002af8 <Stopwatch_button_operation+0x310>)
 80028ba:	00c9      	lsls	r1, r1, #3
 80028bc:	4401      	add	r1, r0
 80028be:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80028c2:	4b85      	ldr	r3, [pc, #532]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	461e      	mov	r6, r3
					(int) (stopwatch_time / 1000) / 3600,
 80028c8:	4b89      	ldr	r3, [pc, #548]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 80028ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	f7fd fccb 	bl	8000270 <__aeabi_uldivmod>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	4613      	mov	r3, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80028e0:	4a86      	ldr	r2, [pc, #536]	@ (8002afc <Stopwatch_button_operation+0x314>)
 80028e2:	fb82 1203 	smull	r1, r2, r2, r3
 80028e6:	441a      	add	r2, r3
 80028e8:	12d2      	asrs	r2, r2, #11
 80028ea:	17db      	asrs	r3, r3, #31
 80028ec:	1ad5      	subs	r5, r2, r3
					(int) ((stopwatch_time / 1000) / 60) % 60,
 80028ee:	4b80      	ldr	r3, [pc, #512]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 80028f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028f4:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	f7fd fcb8 	bl	8000270 <__aeabi_uldivmod>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8002904:	4b7e      	ldr	r3, [pc, #504]	@ (8002b00 <Stopwatch_button_operation+0x318>)
 8002906:	fb83 1302 	smull	r1, r3, r3, r2
 800290a:	4413      	add	r3, r2
 800290c:	1159      	asrs	r1, r3, #5
 800290e:	17d3      	asrs	r3, r2, #31
 8002910:	1acc      	subs	r4, r1, r3
 8002912:	4623      	mov	r3, r4
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	1b1b      	subs	r3, r3, r4
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	1ad4      	subs	r4, r2, r3
					(int) (stopwatch_time / 1000) % 60,
 800291c:	4b74      	ldr	r3, [pc, #464]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 800291e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002922:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	f7fd fca1 	bl	8000270 <__aeabi_uldivmod>
 800292e:	4602      	mov	r2, r0
 8002930:	460b      	mov	r3, r1
 8002932:	4611      	mov	r1, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8002934:	4b72      	ldr	r3, [pc, #456]	@ (8002b00 <Stopwatch_button_operation+0x318>)
 8002936:	fb83 2301 	smull	r2, r3, r3, r1
 800293a:	440b      	add	r3, r1
 800293c:	115a      	asrs	r2, r3, #5
 800293e:	17cb      	asrs	r3, r1, #31
 8002940:	1ad2      	subs	r2, r2, r3
 8002942:	4613      	mov	r3, r2
 8002944:	011b      	lsls	r3, r3, #4
 8002946:	1a9b      	subs	r3, r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	1aca      	subs	r2, r1, r3
					(int) stopwatch_time % 1000);
 800294c:	4b68      	ldr	r3, [pc, #416]	@ (8002af0 <Stopwatch_button_operation+0x308>)
 800294e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002952:	4601      	mov	r1, r0
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8002954:	4b6b      	ldr	r3, [pc, #428]	@ (8002b04 <Stopwatch_button_operation+0x31c>)
 8002956:	fb83 0301 	smull	r0, r3, r3, r1
 800295a:	1198      	asrs	r0, r3, #6
 800295c:	17cb      	asrs	r3, r1, #31
 800295e:	1ac3      	subs	r3, r0, r3
 8002960:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002964:	fb00 f303 	mul.w	r3, r0, r3
 8002968:	1acb      	subs	r3, r1, r3
 800296a:	9302      	str	r3, [sp, #8]
 800296c:	9201      	str	r2, [sp, #4]
 800296e:	9400      	str	r4, [sp, #0]
 8002970:	462b      	mov	r3, r5
 8002972:	4632      	mov	r2, r6
 8002974:	4964      	ldr	r1, [pc, #400]	@ (8002b08 <Stopwatch_button_operation+0x320>)
 8002976:	485b      	ldr	r0, [pc, #364]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002978:	f002 f8f4 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 1, str);
 800297c:	4a59      	ldr	r2, [pc, #356]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 800297e:	2101      	movs	r1, #1
 8002980:	2000      	movs	r0, #0
 8002982:	f7fe fcb9 	bl	80012f8 <CLCD_Puts>
 8002986:	e009      	b.n	800299c <Stopwatch_button_operation+0x1b4>

		}

		else {
			sprintf(str, "%16s", "LAP FULL(9/9)   "); //   1ms  LCD 
 8002988:	4a60      	ldr	r2, [pc, #384]	@ (8002b0c <Stopwatch_button_operation+0x324>)
 800298a:	4955      	ldr	r1, [pc, #340]	@ (8002ae0 <Stopwatch_button_operation+0x2f8>)
 800298c:	4855      	ldr	r0, [pc, #340]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 800298e:	f002 f8e9 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 1, str);
 8002992:	4a54      	ldr	r2, [pc, #336]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002994:	2101      	movs	r1, #1
 8002996:	2000      	movs	r0, #0
 8002998:	f7fe fcae 	bl	80012f8 <CLCD_Puts>
		}
		sw3_debounced2 = false;
 800299c:	4b53      	ldr	r3, [pc, #332]	@ (8002aec <Stopwatch_button_operation+0x304>)
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
	}

	if (lap_time_index != 0 && sw4_debounced == true) {
 80029a2:	4b4d      	ldr	r3, [pc, #308]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 80b6 	beq.w	8002b18 <Stopwatch_button_operation+0x330>
 80029ac:	4b58      	ldr	r3, [pc, #352]	@ (8002b10 <Stopwatch_button_operation+0x328>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f000 80b1 	beq.w	8002b18 <Stopwatch_button_operation+0x330>
		lap_time_click++;
 80029b6:	4b4f      	ldr	r3, [pc, #316]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	3301      	adds	r3, #1
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4b4d      	ldr	r3, [pc, #308]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 80029c0:	701a      	strb	r2, [r3, #0]
		if (lap_time_click <= lap_time_index) {
 80029c2:	4b4c      	ldr	r3, [pc, #304]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 80029c4:	781a      	ldrb	r2, [r3, #0]
 80029c6:	4b44      	ldr	r3, [pc, #272]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d87e      	bhi.n	8002acc <Stopwatch_button_operation+0x2e4>
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80029ce:	4b49      	ldr	r3, [pc, #292]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	461e      	mov	r6, r3
 80029d4:	4b40      	ldr	r3, [pc, #256]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4698      	mov	r8, r3
					lap_time_index,
					(int) (lap_time[lap_time_click] / 1000) / 3600,
 80029da:	4b46      	ldr	r3, [pc, #280]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	4a46      	ldr	r2, [pc, #280]	@ (8002af8 <Stopwatch_button_operation+0x310>)
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4413      	add	r3, r2
 80029e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	f7fd fc3e 	bl	8000270 <__aeabi_uldivmod>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	4613      	mov	r3, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80029fa:	4a40      	ldr	r2, [pc, #256]	@ (8002afc <Stopwatch_button_operation+0x314>)
 80029fc:	fb82 1203 	smull	r1, r2, r2, r3
 8002a00:	441a      	add	r2, r3
 8002a02:	12d2      	asrs	r2, r2, #11
 8002a04:	17db      	asrs	r3, r3, #31
 8002a06:	1ad5      	subs	r5, r2, r3
					(int) ((lap_time[lap_time_click] / 1000) / 60) % 60,
 8002a08:	4b3a      	ldr	r3, [pc, #232]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002af8 <Stopwatch_button_operation+0x310>)
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	4413      	add	r3, r2
 8002a12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a16:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	f7fd fc27 	bl	8000270 <__aeabi_uldivmod>
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 8002a26:	4b36      	ldr	r3, [pc, #216]	@ (8002b00 <Stopwatch_button_operation+0x318>)
 8002a28:	fb83 1302 	smull	r1, r3, r3, r2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	1159      	asrs	r1, r3, #5
 8002a30:	17d3      	asrs	r3, r2, #31
 8002a32:	1acc      	subs	r4, r1, r3
 8002a34:	4623      	mov	r3, r4
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	1b1b      	subs	r3, r3, r4
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	1ad4      	subs	r4, r2, r3
					(int) (lap_time[lap_time_click] / 1000) % 60,
 8002a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	4a2d      	ldr	r2, [pc, #180]	@ (8002af8 <Stopwatch_button_operation+0x310>)
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4413      	add	r3, r2
 8002a48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	f7fd fc0c 	bl	8000270 <__aeabi_uldivmod>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4611      	mov	r1, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 8002a5e:	4b28      	ldr	r3, [pc, #160]	@ (8002b00 <Stopwatch_button_operation+0x318>)
 8002a60:	fb83 2301 	smull	r2, r3, r3, r1
 8002a64:	440b      	add	r3, r1
 8002a66:	115a      	asrs	r2, r3, #5
 8002a68:	17cb      	asrs	r3, r1, #31
 8002a6a:	1ad2      	subs	r2, r2, r3
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	1aca      	subs	r2, r1, r3
					(int) lap_time[lap_time_click] % 1000);
 8002a76:	4b1f      	ldr	r3, [pc, #124]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	491f      	ldr	r1, [pc, #124]	@ (8002af8 <Stopwatch_button_operation+0x310>)
 8002a7c:	00db      	lsls	r3, r3, #3
 8002a7e:	440b      	add	r3, r1
 8002a80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a84:	4601      	mov	r1, r0
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 8002a86:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <Stopwatch_button_operation+0x31c>)
 8002a88:	fb83 0301 	smull	r0, r3, r3, r1
 8002a8c:	1198      	asrs	r0, r3, #6
 8002a8e:	17cb      	asrs	r3, r1, #31
 8002a90:	1ac3      	subs	r3, r0, r3
 8002a92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a96:	fb00 f303 	mul.w	r3, r0, r3
 8002a9a:	1acb      	subs	r3, r1, r3
 8002a9c:	9303      	str	r3, [sp, #12]
 8002a9e:	9202      	str	r2, [sp, #8]
 8002aa0:	9401      	str	r4, [sp, #4]
 8002aa2:	9500      	str	r5, [sp, #0]
 8002aa4:	4643      	mov	r3, r8
 8002aa6:	4632      	mov	r2, r6
 8002aa8:	491a      	ldr	r1, [pc, #104]	@ (8002b14 <Stopwatch_button_operation+0x32c>)
 8002aaa:	480e      	ldr	r0, [pc, #56]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002aac:	f002 f85a 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 1, str);
 8002ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae4 <Stopwatch_button_operation+0x2fc>)
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	f7fe fc1f 	bl	80012f8 <CLCD_Puts>
			if (lap_time_click == lap_time_index) {
 8002aba:	4b0e      	ldr	r3, [pc, #56]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002abc:	781a      	ldrb	r2, [r3, #0]
 8002abe:	4b06      	ldr	r3, [pc, #24]	@ (8002ad8 <Stopwatch_button_operation+0x2f0>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d102      	bne.n	8002acc <Stopwatch_button_operation+0x2e4>
				lap_time_click = 0;
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <Stopwatch_button_operation+0x30c>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	701a      	strb	r2, [r3, #0]
			}
		}

		sw4_debounced = false;
 8002acc:	4b10      	ldr	r3, [pc, #64]	@ (8002b10 <Stopwatch_button_operation+0x328>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
		CLCD_Puts(0, 1, str);
		sw4_debounced = false;
	}

}
 8002ad2:	e036      	b.n	8002b42 <Stopwatch_button_operation+0x35a>
 8002ad4:	200000d1 	.word	0x200000d1
 8002ad8:	20000160 	.word	0x20000160
 8002adc:	0800558c 	.word	0x0800558c
 8002ae0:	08005590 	.word	0x08005590
 8002ae4:	200000e0 	.word	0x200000e0
 8002ae8:	20000162 	.word	0x20000162
 8002aec:	200000d2 	.word	0x200000d2
 8002af0:	20000108 	.word	0x20000108
 8002af4:	20000161 	.word	0x20000161
 8002af8:	20000110 	.word	0x20000110
 8002afc:	91a2b3c5 	.word	0x91a2b3c5
 8002b00:	88888889 	.word	0x88888889
 8002b04:	10624dd3 	.word	0x10624dd3
 8002b08:	08005598 	.word	0x08005598
 8002b0c:	080055b4 	.word	0x080055b4
 8002b10:	200000d4 	.word	0x200000d4
 8002b14:	080055c8 	.word	0x080055c8
	else if (lap_time_index == 0 && sw4_debounced == true) {
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <Stopwatch_button_operation+0x364>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d110      	bne.n	8002b42 <Stopwatch_button_operation+0x35a>
 8002b20:	4b0b      	ldr	r3, [pc, #44]	@ (8002b50 <Stopwatch_button_operation+0x368>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00c      	beq.n	8002b42 <Stopwatch_button_operation+0x35a>
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
 8002b28:	4a0a      	ldr	r2, [pc, #40]	@ (8002b54 <Stopwatch_button_operation+0x36c>)
 8002b2a:	490b      	ldr	r1, [pc, #44]	@ (8002b58 <Stopwatch_button_operation+0x370>)
 8002b2c:	480b      	ldr	r0, [pc, #44]	@ (8002b5c <Stopwatch_button_operation+0x374>)
 8002b2e:	f002 f819 	bl	8004b64 <siprintf>
		CLCD_Puts(0, 1, str);
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <Stopwatch_button_operation+0x374>)
 8002b34:	2101      	movs	r1, #1
 8002b36:	2000      	movs	r0, #0
 8002b38:	f7fe fbde 	bl	80012f8 <CLCD_Puts>
		sw4_debounced = false;
 8002b3c:	4b04      	ldr	r3, [pc, #16]	@ (8002b50 <Stopwatch_button_operation+0x368>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]
}
 8002b42:	bf00      	nop
 8002b44:	46bd      	mov	sp, r7
 8002b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000160 	.word	0x20000160
 8002b50:	200000d4 	.word	0x200000d4
 8002b54:	080055e4 	.word	0x080055e4
 8002b58:	08005590 	.word	0x08005590
 8002b5c:	200000e0 	.word	0x200000e0

08002b60 <Timer_button_operation>:

void Timer_button_operation() {
 8002b60:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8002b64:	af00      	add	r7, sp, #0
// Enter timer setting mode on long press of button 1 (sw1)
	if (sw1_debounced) {
 8002b66:	4b4b      	ldr	r3, [pc, #300]	@ (8002c94 <Timer_button_operation+0x134>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01f      	beq.n	8002bae <Timer_button_operation+0x4e>
		if (Press_Mode >= 2) {
 8002b6e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c98 <Timer_button_operation+0x138>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d918      	bls.n	8002ba8 <Timer_button_operation+0x48>
			timer_setmode = !timer_setmode; // Toggle timer setting mode
 8002b76:	4b49      	ldr	r3, [pc, #292]	@ (8002c9c <Timer_button_operation+0x13c>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	bf14      	ite	ne
 8002b7e:	2301      	movne	r3, #1
 8002b80:	2300      	moveq	r3, #0
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	f083 0301 	eor.w	r3, r3, #1
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	4b42      	ldr	r3, [pc, #264]	@ (8002c9c <Timer_button_operation+0x13c>)
 8002b92:	701a      	strb	r2, [r3, #0]
			timer_time = 0;
 8002b94:	4e42      	ldr	r6, [pc, #264]	@ (8002ca0 <Timer_button_operation+0x140>)
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	e9c6 2300 	strd	r2, r3, [r6]
			Press_Mode = 0;
 8002ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8002c98 <Timer_button_operation+0x138>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 8002ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8002c94 <Timer_button_operation+0x134>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]
	}

// Setting mode adjustments
	if (timer_setmode) {
 8002bae:	4b3b      	ldr	r3, [pc, #236]	@ (8002c9c <Timer_button_operation+0x13c>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d035      	beq.n	8002c22 <Timer_button_operation+0xc2>
		// Adjusting the timer settings using buttons (assuming sw2 to increase hours, sw3 to increase minutes, sw4 to increase seconds)
		if (sw2_debounced) {
 8002bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca4 <Timer_button_operation+0x144>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00d      	beq.n	8002bda <Timer_button_operation+0x7a>
			timer_time_tmp += 3600000; // Increase hours
 8002bbe:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc4:	4e39      	ldr	r6, [pc, #228]	@ (8002cac <Timer_button_operation+0x14c>)
 8002bc6:	eb12 0806 	adds.w	r8, r2, r6
 8002bca:	f143 0900 	adc.w	r9, r3, #0
 8002bce:	4b36      	ldr	r3, [pc, #216]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002bd0:	e9c3 8900 	strd	r8, r9, [r3]
			sw2_debounced = false;
 8002bd4:	4b33      	ldr	r3, [pc, #204]	@ (8002ca4 <Timer_button_operation+0x144>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
		}
		if (sw3_debounced) {
 8002bda:	4b35      	ldr	r3, [pc, #212]	@ (8002cb0 <Timer_button_operation+0x150>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00d      	beq.n	8002bfe <Timer_button_operation+0x9e>
			timer_time_tmp += 60000; // Increase minutes
 8002be2:	4b31      	ldr	r3, [pc, #196]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be8:	f64e 2660 	movw	r6, #60000	@ 0xea60
 8002bec:	1994      	adds	r4, r2, r6
 8002bee:	f143 0500 	adc.w	r5, r3, #0
 8002bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002bf4:	e9c3 4500 	strd	r4, r5, [r3]
			sw3_debounced = false;
 8002bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb0 <Timer_button_operation+0x150>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	701a      	strb	r2, [r3, #0]
		}
		if (sw4_debounced) {
 8002bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb4 <Timer_button_operation+0x154>)
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d035      	beq.n	8002c72 <Timer_button_operation+0x112>
			timer_time_tmp += 1000; // Increase seconds
 8002c06:	4b28      	ldr	r3, [pc, #160]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0c:	f512 707a 	adds.w	r0, r2, #1000	@ 0x3e8
 8002c10:	f143 0100 	adc.w	r1, r3, #0
 8002c14:	4b24      	ldr	r3, [pc, #144]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002c16:	e9c3 0100 	strd	r0, r1, [r3]
			sw4_debounced = false;
 8002c1a:	4b26      	ldr	r3, [pc, #152]	@ (8002cb4 <Timer_button_operation+0x154>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
 8002c20:	e027      	b.n	8002c72 <Timer_button_operation+0x112>
		}
	} else {
		// Starting/Stopping the timer using button 2 (sw2)
		if (sw2_debounced) {
 8002c22:	4b20      	ldr	r3, [pc, #128]	@ (8002ca4 <Timer_button_operation+0x144>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d015      	beq.n	8002c56 <Timer_button_operation+0xf6>
			if (timer_time == 0) { // Start the timer
 8002c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca0 <Timer_button_operation+0x140>)
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	d106      	bne.n	8002c42 <Timer_button_operation+0xe2>
				timer_time = timer_time_tmp;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3a:	4919      	ldr	r1, [pc, #100]	@ (8002ca0 <Timer_button_operation+0x140>)
 8002c3c:	e9c1 2300 	strd	r2, r3, [r1]
 8002c40:	e006      	b.n	8002c50 <Timer_button_operation+0xf0>
			} else { // Stop the timer
				timer_time = 0;
 8002c42:	4917      	ldr	r1, [pc, #92]	@ (8002ca0 <Timer_button_operation+0x140>)
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	e9c1 2300 	strd	r2, r3, [r1]
			}
			sw2_debounced = false;
 8002c50:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <Timer_button_operation+0x144>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
		}

		if (sw3_debounced) {
 8002c56:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <Timer_button_operation+0x150>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <Timer_button_operation+0x104>
			sw3_debounced = false;
 8002c5e:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <Timer_button_operation+0x150>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	701a      	strb	r2, [r3, #0]
		}
		if (sw4_debounced) {
 8002c64:	4b13      	ldr	r3, [pc, #76]	@ (8002cb4 <Timer_button_operation+0x154>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <Timer_button_operation+0x112>
			sw4_debounced = false;
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <Timer_button_operation+0x154>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
		}
	}

	if (timer_time_tmp <= 0) {
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <Timer_button_operation+0x148>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	d106      	bne.n	8002c8a <Timer_button_operation+0x12a>
		timer_time = 0;
 8002c7c:	4908      	ldr	r1, [pc, #32]	@ (8002ca0 <Timer_button_operation+0x140>)
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	f04f 0300 	mov.w	r3, #0
 8002c86:	e9c1 2300 	strd	r2, r3, [r1]
	}
}
 8002c8a:	bf00      	nop
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8002c92:	4770      	bx	lr
 8002c94:	200000d0 	.word	0x200000d0
 8002c98:	200000f6 	.word	0x200000f6
 8002c9c:	20000178 	.word	0x20000178
 8002ca0:	20000168 	.word	0x20000168
 8002ca4:	200000d1 	.word	0x200000d1
 8002ca8:	20000170 	.word	0x20000170
 8002cac:	0036ee80 	.word	0x0036ee80
 8002cb0:	200000d3 	.word	0x200000d3
 8002cb4:	200000d4 	.word	0x200000d4

08002cb8 <Timer_basic_operation>:

void Timer_basic_operation() {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
// If the timer is running, decrement the timer

	if (timer_time == 0) {
 8002cbc:	4b15      	ldr	r3, [pc, #84]	@ (8002d14 <Timer_basic_operation+0x5c>)
 8002cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	d119      	bne.n	8002cfa <Timer_basic_operation+0x42>
		if (timer_setmode) {
 8002cc6:	4b14      	ldr	r3, [pc, #80]	@ (8002d18 <Timer_basic_operation+0x60>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00a      	beq.n	8002ce4 <Timer_basic_operation+0x2c>
			sprintf(str, "%16s", "TIMER           ");
 8002cce:	4a13      	ldr	r2, [pc, #76]	@ (8002d1c <Timer_basic_operation+0x64>)
 8002cd0:	4913      	ldr	r1, [pc, #76]	@ (8002d20 <Timer_basic_operation+0x68>)
 8002cd2:	4814      	ldr	r0, [pc, #80]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002cd4:	f001 ff46 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 0, str);
 8002cd8:	4a12      	ldr	r2, [pc, #72]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002cda:	2100      	movs	r1, #0
 8002cdc:	2000      	movs	r0, #0
 8002cde:	f7fe fb0b 	bl	80012f8 <CLCD_Puts>
	} else {
		sprintf(str, "%16s", "TIMER    RUNNING");
		CLCD_Puts(0, 0, str);
	}

}
 8002ce2:	e014      	b.n	8002d0e <Timer_basic_operation+0x56>
			sprintf(str, "%16s", "TIMER      START");
 8002ce4:	4a10      	ldr	r2, [pc, #64]	@ (8002d28 <Timer_basic_operation+0x70>)
 8002ce6:	490e      	ldr	r1, [pc, #56]	@ (8002d20 <Timer_basic_operation+0x68>)
 8002ce8:	480e      	ldr	r0, [pc, #56]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002cea:	f001 ff3b 	bl	8004b64 <siprintf>
			CLCD_Puts(0, 0, str);
 8002cee:	4a0d      	ldr	r2, [pc, #52]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7fe fb00 	bl	80012f8 <CLCD_Puts>
}
 8002cf8:	e009      	b.n	8002d0e <Timer_basic_operation+0x56>
		sprintf(str, "%16s", "TIMER    RUNNING");
 8002cfa:	4a0c      	ldr	r2, [pc, #48]	@ (8002d2c <Timer_basic_operation+0x74>)
 8002cfc:	4908      	ldr	r1, [pc, #32]	@ (8002d20 <Timer_basic_operation+0x68>)
 8002cfe:	4809      	ldr	r0, [pc, #36]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002d00:	f001 ff30 	bl	8004b64 <siprintf>
		CLCD_Puts(0, 0, str);
 8002d04:	4a07      	ldr	r2, [pc, #28]	@ (8002d24 <Timer_basic_operation+0x6c>)
 8002d06:	2100      	movs	r1, #0
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f7fe faf5 	bl	80012f8 <CLCD_Puts>
}
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000168 	.word	0x20000168
 8002d18:	20000178 	.word	0x20000178
 8002d1c:	080055f8 	.word	0x080055f8
 8002d20:	08005590 	.word	0x08005590
 8002d24:	200000e0 	.word	0x200000e0
 8002d28:	0800560c 	.word	0x0800560c
 8002d2c:	08005620 	.word	0x08005620

08002d30 <Timer_display_operation>:

void Timer_display_operation() {
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af02      	add	r7, sp, #8
// Display the timer settings or countdown based on mode
	if (timer_setmode) {
 8002d36:	4b84      	ldr	r3, [pc, #528]	@ (8002f48 <Timer_display_operation+0x218>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d049      	beq.n	8002dd2 <Timer_display_operation+0xa2>
		sprintf(str, "SET     %02d:%02d:%02d",
				(int) (timer_time_tmp / 1000) / 3600,
 8002d3e:	4b83      	ldr	r3, [pc, #524]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002d40:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	f7fd fa90 	bl	8000270 <__aeabi_uldivmod>
 8002d50:	4602      	mov	r2, r0
 8002d52:	460b      	mov	r3, r1
 8002d54:	4613      	mov	r3, r2
		sprintf(str, "SET     %02d:%02d:%02d",
 8002d56:	4a7e      	ldr	r2, [pc, #504]	@ (8002f50 <Timer_display_operation+0x220>)
 8002d58:	fb82 1203 	smull	r1, r2, r2, r3
 8002d5c:	441a      	add	r2, r3
 8002d5e:	12d2      	asrs	r2, r2, #11
 8002d60:	17db      	asrs	r3, r3, #31
 8002d62:	1ad5      	subs	r5, r2, r3
				(int) ((timer_time_tmp / 1000) / 60) % 60,
 8002d64:	4b79      	ldr	r3, [pc, #484]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d6a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	f7fd fa7d 	bl	8000270 <__aeabi_uldivmod>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
		sprintf(str, "SET     %02d:%02d:%02d",
 8002d7a:	4b76      	ldr	r3, [pc, #472]	@ (8002f54 <Timer_display_operation+0x224>)
 8002d7c:	fb83 1302 	smull	r1, r3, r3, r2
 8002d80:	4413      	add	r3, r2
 8002d82:	1159      	asrs	r1, r3, #5
 8002d84:	17d3      	asrs	r3, r2, #31
 8002d86:	1acc      	subs	r4, r1, r3
 8002d88:	4623      	mov	r3, r4
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	1b1b      	subs	r3, r3, r4
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	1ad4      	subs	r4, r2, r3
				(int) (timer_time_tmp / 1000) % 60);
 8002d92:	4b6e      	ldr	r3, [pc, #440]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002d94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	f7fd fa66 	bl	8000270 <__aeabi_uldivmod>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4611      	mov	r1, r2
		sprintf(str, "SET     %02d:%02d:%02d",
 8002daa:	4b6a      	ldr	r3, [pc, #424]	@ (8002f54 <Timer_display_operation+0x224>)
 8002dac:	fb83 2301 	smull	r2, r3, r3, r1
 8002db0:	440b      	add	r3, r1
 8002db2:	115a      	asrs	r2, r3, #5
 8002db4:	17cb      	asrs	r3, r1, #31
 8002db6:	1ad2      	subs	r2, r2, r3
 8002db8:	4613      	mov	r3, r2
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	1a9b      	subs	r3, r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	1aca      	subs	r2, r1, r3
 8002dc2:	9200      	str	r2, [sp, #0]
 8002dc4:	4623      	mov	r3, r4
 8002dc6:	462a      	mov	r2, r5
 8002dc8:	4963      	ldr	r1, [pc, #396]	@ (8002f58 <Timer_display_operation+0x228>)
 8002dca:	4864      	ldr	r0, [pc, #400]	@ (8002f5c <Timer_display_operation+0x22c>)
 8002dcc:	f001 feca 	bl	8004b64 <siprintf>
 8002dd0:	e058      	b.n	8002e84 <Timer_display_operation+0x154>
	} else {
		sprintf(str, "    %02d:%02d:%02d.%03d",
				(int) (timer_time_tmp / 1000) / 3600,
 8002dd2:	4b5e      	ldr	r3, [pc, #376]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002dd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dd8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ddc:	f04f 0300 	mov.w	r3, #0
 8002de0:	f7fd fa46 	bl	8000270 <__aeabi_uldivmod>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4613      	mov	r3, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8002dea:	4a59      	ldr	r2, [pc, #356]	@ (8002f50 <Timer_display_operation+0x220>)
 8002dec:	fb82 1203 	smull	r1, r2, r2, r3
 8002df0:	441a      	add	r2, r3
 8002df2:	12d2      	asrs	r2, r2, #11
 8002df4:	17db      	asrs	r3, r3, #31
 8002df6:	1ad5      	subs	r5, r2, r3
				(int) ((timer_time_tmp / 1000) / 60) % 60,
 8002df8:	4b54      	ldr	r3, [pc, #336]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002dfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dfe:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	f7fd fa33 	bl	8000270 <__aeabi_uldivmod>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	460b      	mov	r3, r1
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8002e0e:	4b51      	ldr	r3, [pc, #324]	@ (8002f54 <Timer_display_operation+0x224>)
 8002e10:	fb83 1302 	smull	r1, r3, r3, r2
 8002e14:	4413      	add	r3, r2
 8002e16:	1159      	asrs	r1, r3, #5
 8002e18:	17d3      	asrs	r3, r2, #31
 8002e1a:	1acc      	subs	r4, r1, r3
 8002e1c:	4623      	mov	r3, r4
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1b1b      	subs	r3, r3, r4
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	1ad4      	subs	r4, r2, r3
				(int) (timer_time_tmp / 1000) % 60,
 8002e26:	4b49      	ldr	r3, [pc, #292]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002e28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e30:	f04f 0300 	mov.w	r3, #0
 8002e34:	f7fd fa1c 	bl	8000270 <__aeabi_uldivmod>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	4611      	mov	r1, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8002e3e:	4b45      	ldr	r3, [pc, #276]	@ (8002f54 <Timer_display_operation+0x224>)
 8002e40:	fb83 2301 	smull	r2, r3, r3, r1
 8002e44:	440b      	add	r3, r1
 8002e46:	115a      	asrs	r2, r3, #5
 8002e48:	17cb      	asrs	r3, r1, #31
 8002e4a:	1ad2      	subs	r2, r2, r3
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	1a9b      	subs	r3, r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	1aca      	subs	r2, r1, r3
				(int) timer_time_tmp % 1000);
 8002e56:	4b3d      	ldr	r3, [pc, #244]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002e58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e5c:	4601      	mov	r1, r0
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8002e5e:	4b40      	ldr	r3, [pc, #256]	@ (8002f60 <Timer_display_operation+0x230>)
 8002e60:	fb83 0301 	smull	r0, r3, r3, r1
 8002e64:	1198      	asrs	r0, r3, #6
 8002e66:	17cb      	asrs	r3, r1, #31
 8002e68:	1ac3      	subs	r3, r0, r3
 8002e6a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e6e:	fb00 f303 	mul.w	r3, r0, r3
 8002e72:	1acb      	subs	r3, r1, r3
 8002e74:	9301      	str	r3, [sp, #4]
 8002e76:	9200      	str	r2, [sp, #0]
 8002e78:	4623      	mov	r3, r4
 8002e7a:	462a      	mov	r2, r5
 8002e7c:	4939      	ldr	r1, [pc, #228]	@ (8002f64 <Timer_display_operation+0x234>)
 8002e7e:	4837      	ldr	r0, [pc, #220]	@ (8002f5c <Timer_display_operation+0x22c>)
 8002e80:	f001 fe70 	bl	8004b64 <siprintf>
	}
	CLCD_Puts(0, 1, str);
 8002e84:	4a35      	ldr	r2, [pc, #212]	@ (8002f5c <Timer_display_operation+0x22c>)
 8002e86:	2101      	movs	r1, #1
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f7fe fa35 	bl	80012f8 <CLCD_Puts>

//0.1, 0.01  7SEG 

	if (timer_time_tmp % 1000 / 100 > 5) { // 0.5 7SEG 
 8002e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002e90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	f7fd f9e8 	bl	8000270 <__aeabi_uldivmod>
 8002ea0:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002ea4:	f173 0300 	sbcs.w	r3, r3, #0
 8002ea8:	d319      	bcc.n	8002ede <Timer_display_operation+0x1ae>
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, OFF);
 8002eaa:	4b28      	ldr	r3, [pc, #160]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002eac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002eb0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	f7fd f9da 	bl	8000270 <__aeabi_uldivmod>
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002ec4:	f04f 0300 	mov.w	r3, #0
 8002ec8:	f7fd f9d2 	bl	8000270 <__aeabi_uldivmod>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	f7fd fc28 	bl	800072c <_7SEG_SetNumber>
 8002edc:	e018      	b.n	8002f10 <Timer_display_operation+0x1e0>
	} else {
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, ON);
 8002ede:	4b1b      	ldr	r3, [pc, #108]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002ee0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ee4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	f7fd f9c0 	bl	8000270 <__aeabi_uldivmod>
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	f7fd f9b8 	bl	8000270 <__aeabi_uldivmod>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4613      	mov	r3, r2
 8002f06:	2201      	movs	r2, #1
 8002f08:	4619      	mov	r1, r3
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	f7fd fc0e 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, timer_time_tmp % 100 / 10, OFF);
 8002f10:	4b0e      	ldr	r3, [pc, #56]	@ (8002f4c <Timer_display_operation+0x21c>)
 8002f12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f16:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	f7fd f9a7 	bl	8000270 <__aeabi_uldivmod>
 8002f22:	4610      	mov	r0, r2
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 020a 	mov.w	r2, #10
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	f7fd f99f 	bl	8000270 <__aeabi_uldivmod>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4613      	mov	r3, r2
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	f7fd fbf5 	bl	800072c <_7SEG_SetNumber>
}
 8002f42:	bf00      	nop
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bdb0      	pop	{r4, r5, r7, pc}
 8002f48:	20000178 	.word	0x20000178
 8002f4c:	20000170 	.word	0x20000170
 8002f50:	91a2b3c5 	.word	0x91a2b3c5
 8002f54:	88888889 	.word	0x88888889
 8002f58:	08005634 	.word	0x08005634
 8002f5c:	200000e0 	.word	0x200000e0
 8002f60:	10624dd3 	.word	0x10624dd3
 8002f64:	0800564c 	.word	0x0800564c

08002f68 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { //  
 8002f68:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002f6c:	b085      	sub	sp, #20
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	60f8      	str	r0, [r7, #12]
	if (htim->Instance == TIM7) { //1ms   
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a42      	ldr	r2, [pc, #264]	@ (8003080 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d17b      	bne.n	8003074 <HAL_TIM_PeriodElapsedCallback+0x10c>
		time++; //  
 8002f7c:	4b41      	ldr	r3, [pc, #260]	@ (8003084 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f82:	1c51      	adds	r1, r2, #1
 8002f84:	6039      	str	r1, [r7, #0]
 8002f86:	f143 0300 	adc.w	r3, r3, #0
 8002f8a:	607b      	str	r3, [r7, #4]
 8002f8c:	4b3d      	ldr	r3, [pc, #244]	@ (8003084 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002f8e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002f92:	e9c3 1200 	strd	r1, r2, [r3]
		clock_time++; //   
 8002f96:	4b3c      	ldr	r3, [pc, #240]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9c:	f112 0a01 	adds.w	sl, r2, #1
 8002fa0:	f143 0b00 	adc.w	fp, r3, #0
 8002fa4:	4b38      	ldr	r3, [pc, #224]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002fa6:	e9c3 ab00 	strd	sl, fp, [r3]

		if (clock_time == 1000) {
 8002faa:	4b37      	ldr	r3, [pc, #220]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f5a2 717a 	sub.w	r1, r2, #1000	@ 0x3e8
 8002fb4:	430b      	orrs	r3, r1
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_TIM_PeriodElapsedCallback+0x6a>
			second++;
 8002fb8:	4b34      	ldr	r3, [pc, #208]	@ (800308c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	4b32      	ldr	r3, [pc, #200]	@ (800308c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002fc2:	701a      	strb	r2, [r3, #0]
			clock_time = 0;
 8002fc4:	4930      	ldr	r1, [pc, #192]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if (sw1 == true && Press_Time <= 2510) { //  press  
 8002fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8003090 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00b      	beq.n	8002ff2 <HAL_TIM_PeriodElapsedCallback+0x8a>
 8002fda:	4b2e      	ldr	r3, [pc, #184]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	f640 12ce 	movw	r2, #2510	@ 0x9ce
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d805      	bhi.n	8002ff2 <HAL_TIM_PeriodElapsedCallback+0x8a>
			Press_Time++;
 8002fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	3301      	adds	r3, #1
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	4b29      	ldr	r3, [pc, #164]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ff0:	801a      	strh	r2, [r3, #0]
		}
		if (sw2 == true && Press_Time <= 2510) { //  press  
 8002ff2:	4b29      	ldr	r3, [pc, #164]	@ (8003098 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00b      	beq.n	8003012 <HAL_TIM_PeriodElapsedCallback+0xaa>
 8002ffa:	4b26      	ldr	r3, [pc, #152]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	f640 12ce 	movw	r2, #2510	@ 0x9ce
 8003002:	4293      	cmp	r3, r2
 8003004:	d805      	bhi.n	8003012 <HAL_TIM_PeriodElapsedCallback+0xaa>
			Press_Time++;
 8003006:	4b23      	ldr	r3, [pc, #140]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	3301      	adds	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	4b21      	ldr	r3, [pc, #132]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003010:	801a      	strh	r2, [r3, #0]
		}
		if (sw3 == true && Press_Time <= 2510) { //  press  
 8003012:	4b22      	ldr	r3, [pc, #136]	@ (800309c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00b      	beq.n	8003032 <HAL_TIM_PeriodElapsedCallback+0xca>
 800301a:	4b1e      	ldr	r3, [pc, #120]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800301c:	881b      	ldrh	r3, [r3, #0]
 800301e:	f640 12ce 	movw	r2, #2510	@ 0x9ce
 8003022:	4293      	cmp	r3, r2
 8003024:	d805      	bhi.n	8003032 <HAL_TIM_PeriodElapsedCallback+0xca>
			Press_Time++;
 8003026:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003028:	881b      	ldrh	r3, [r3, #0]
 800302a:	3301      	adds	r3, #1
 800302c:	b29a      	uxth	r2, r3
 800302e:	4b19      	ldr	r3, [pc, #100]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003030:	801a      	strh	r2, [r3, #0]
		}

		if (stopwatch_running == true) {
 8003032:	4b1b      	ldr	r3, [pc, #108]	@ (80030a0 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d009      	beq.n	800304e <HAL_TIM_PeriodElapsedCallback+0xe6>
			stopwatch_time++;
 800303a:	4b1a      	ldr	r3, [pc, #104]	@ (80030a4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800303c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003040:	f112 0801 	adds.w	r8, r2, #1
 8003044:	f143 0900 	adc.w	r9, r3, #0
 8003048:	4b16      	ldr	r3, [pc, #88]	@ (80030a4 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800304a:	e9c3 8900 	strd	r8, r9, [r3]
		}
		if (timer_time > 0 && timer_time_tmp > 0) {
 800304e:	4b16      	ldr	r3, [pc, #88]	@ (80030a8 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8003050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003054:	4313      	orrs	r3, r2
 8003056:	d00d      	beq.n	8003074 <HAL_TIM_PeriodElapsedCallback+0x10c>
 8003058:	4b14      	ldr	r3, [pc, #80]	@ (80030ac <HAL_TIM_PeriodElapsedCallback+0x144>)
 800305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305e:	4313      	orrs	r3, r2
 8003060:	d008      	beq.n	8003074 <HAL_TIM_PeriodElapsedCallback+0x10c>
			timer_time_tmp--;
 8003062:	4b12      	ldr	r3, [pc, #72]	@ (80030ac <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003068:	1e54      	subs	r4, r2, #1
 800306a:	f143 35ff 	adc.w	r5, r3, #4294967295
 800306e:	4b0f      	ldr	r3, [pc, #60]	@ (80030ac <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003070:	e9c3 4500 	strd	r4, r5, [r3]
		}
	}
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800307e:	4770      	bx	lr
 8003080:	40001400 	.word	0x40001400
 8003084:	200000d8 	.word	0x200000d8
 8003088:	200000f8 	.word	0x200000f8
 800308c:	20000003 	.word	0x20000003
 8003090:	200000cc 	.word	0x200000cc
 8003094:	200000f4 	.word	0x200000f4
 8003098:	200000cd 	.word	0x200000cd
 800309c:	200000ce 	.word	0x200000ce
 80030a0:	20000162 	.word	0x20000162
 80030a4:	20000108 	.word	0x20000108
 80030a8:	20000168 	.word	0x20000168
 80030ac:	20000170 	.word	0x20000170

080030b0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //  
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	2b08      	cmp	r3, #8
 80030be:	d160      	bne.n	8003182 <HAL_GPIO_EXTI_Callback+0xd2>
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_SET) { // GPIOE  GPIO_PIN_3    (  ) 
 80030c0:	2108      	movs	r1, #8
 80030c2:	487a      	ldr	r0, [pc, #488]	@ (80032ac <HAL_GPIO_EXTI_Callback+0x1fc>)
 80030c4:	f000 fd72 	bl	8003bac <HAL_GPIO_ReadPin>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d113      	bne.n	80030f6 <HAL_GPIO_EXTI_Callback+0x46>
			if (sw1 == false) { //     
 80030ce:	4b78      	ldr	r3, [pc, #480]	@ (80032b0 <HAL_GPIO_EXTI_Callback+0x200>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	f083 0301 	eor.w	r3, r3, #1
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80e2 	beq.w	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw1 = true; //     (  )
 80030de:	4b74      	ldr	r3, [pc, #464]	@ (80032b0 <HAL_GPIO_EXTI_Callback+0x200>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80030e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030e8:	4872      	ldr	r0, [pc, #456]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 80030ea:	f000 fd90 	bl	8003c0e <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 80030ee:	4b72      	ldr	r3, [pc, #456]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
				sw4_debounced = true;
			}
		}
	}
}
 80030f4:	e0d5      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
			if (sw1 == true) {	//    
 80030f6:	4b6e      	ldr	r3, [pc, #440]	@ (80032b0 <HAL_GPIO_EXTI_Callback+0x200>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 80d1 	beq.w	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw1 = false; //     (  )
 8003100:	4b6b      	ldr	r3, [pc, #428]	@ (80032b0 <HAL_GPIO_EXTI_Callback+0x200>)
 8003102:	2200      	movs	r2, #0
 8003104:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003106:	2140      	movs	r1, #64	@ 0x40
 8003108:	486c      	ldr	r0, [pc, #432]	@ (80032bc <HAL_GPIO_EXTI_Callback+0x20c>)
 800310a:	f000 fd80 	bl	8003c0e <HAL_GPIO_TogglePin>
				sw1_debounced = true; // sw1_debounced  true     
 800310e:	4b6c      	ldr	r3, [pc, #432]	@ (80032c0 <HAL_GPIO_EXTI_Callback+0x210>)
 8003110:	2201      	movs	r2, #1
 8003112:	701a      	strb	r2, [r3, #0]
				Press_Time = 0;	// sw1   Press_Time 
 8003114:	4b68      	ldr	r3, [pc, #416]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 8003116:	2200      	movs	r2, #0
 8003118:	801a      	strh	r2, [r3, #0]
				if (Press_Mode == 1 && !clock_setmode && !timer_setmode) { //     
 800311a:	4b6a      	ldr	r3, [pc, #424]	@ (80032c4 <HAL_GPIO_EXTI_Callback+0x214>)
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d116      	bne.n	8003150 <HAL_GPIO_EXTI_Callback+0xa0>
 8003122:	4b69      	ldr	r3, [pc, #420]	@ (80032c8 <HAL_GPIO_EXTI_Callback+0x218>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	f083 0301 	eor.w	r3, r3, #1
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00f      	beq.n	8003150 <HAL_GPIO_EXTI_Callback+0xa0>
 8003130:	4b66      	ldr	r3, [pc, #408]	@ (80032cc <HAL_GPIO_EXTI_Callback+0x21c>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	f083 0301 	eor.w	r3, r3, #1
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d008      	beq.n	8003150 <HAL_GPIO_EXTI_Callback+0xa0>
					mode++;
 800313e:	4b64      	ldr	r3, [pc, #400]	@ (80032d0 <HAL_GPIO_EXTI_Callback+0x220>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	3301      	adds	r3, #1
 8003144:	b2da      	uxtb	r2, r3
 8003146:	4b62      	ldr	r3, [pc, #392]	@ (80032d0 <HAL_GPIO_EXTI_Callback+0x220>)
 8003148:	701a      	strb	r2, [r3, #0]
					mode_changed = true;
 800314a:	4b62      	ldr	r3, [pc, #392]	@ (80032d4 <HAL_GPIO_EXTI_Callback+0x224>)
 800314c:	2201      	movs	r2, #1
 800314e:	701a      	strb	r2, [r3, #0]
				if (Press_Mode == 1 && clock_setmode) { //    
 8003150:	4b5c      	ldr	r3, [pc, #368]	@ (80032c4 <HAL_GPIO_EXTI_Callback+0x214>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	f040 80a4 	bne.w	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
 800315a:	4b5b      	ldr	r3, [pc, #364]	@ (80032c8 <HAL_GPIO_EXTI_Callback+0x218>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f000 809f 	beq.w	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
					item_select++;
 8003164:	4b5c      	ldr	r3, [pc, #368]	@ (80032d8 <HAL_GPIO_EXTI_Callback+0x228>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	3301      	adds	r3, #1
 800316a:	b2da      	uxtb	r2, r3
 800316c:	4b5a      	ldr	r3, [pc, #360]	@ (80032d8 <HAL_GPIO_EXTI_Callback+0x228>)
 800316e:	701a      	strb	r2, [r3, #0]
					if (item_select == 6) {
 8003170:	4b59      	ldr	r3, [pc, #356]	@ (80032d8 <HAL_GPIO_EXTI_Callback+0x228>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b06      	cmp	r3, #6
 8003176:	f040 8094 	bne.w	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
						item_select = 0;
 800317a:	4b57      	ldr	r3, [pc, #348]	@ (80032d8 <HAL_GPIO_EXTI_Callback+0x228>)
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]
}
 8003180:	e08f      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
	else if (GPIO_Pin == GPIO_PIN_15) {
 8003182:	88fb      	ldrh	r3, [r7, #6]
 8003184:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003188:	d12c      	bne.n	80031e4 <HAL_GPIO_EXTI_Callback+0x134>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_SET) { // GPIOC  GPIO_PIN_15    (  ) 
 800318a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800318e:	484b      	ldr	r0, [pc, #300]	@ (80032bc <HAL_GPIO_EXTI_Callback+0x20c>)
 8003190:	f000 fd0c 	bl	8003bac <HAL_GPIO_ReadPin>
 8003194:	4603      	mov	r3, r0
 8003196:	2b01      	cmp	r3, #1
 8003198:	d112      	bne.n	80031c0 <HAL_GPIO_EXTI_Callback+0x110>
			if (sw2 == false) { 	//     
 800319a:	4b50      	ldr	r3, [pc, #320]	@ (80032dc <HAL_GPIO_EXTI_Callback+0x22c>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	f083 0301 	eor.w	r3, r3, #1
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d07c      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw2 = true; 	//     (  )
 80031a8:	4b4c      	ldr	r3, [pc, #304]	@ (80032dc <HAL_GPIO_EXTI_Callback+0x22c>)
 80031aa:	2201      	movs	r2, #1
 80031ac:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80031ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80031b2:	4840      	ldr	r0, [pc, #256]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 80031b4:	f000 fd2b 	bl	8003c0e <HAL_GPIO_TogglePin>
				Press_Time = 0; 	// sw2   Press_Time 
 80031b8:	4b3f      	ldr	r3, [pc, #252]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	801a      	strh	r2, [r3, #0]
}
 80031be:	e070      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
			if (sw2 == true) { 	//    
 80031c0:	4b46      	ldr	r3, [pc, #280]	@ (80032dc <HAL_GPIO_EXTI_Callback+0x22c>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d06c      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw2 = false; 	//     (  )
 80031c8:	4b44      	ldr	r3, [pc, #272]	@ (80032dc <HAL_GPIO_EXTI_Callback+0x22c>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80031ce:	2140      	movs	r1, #64	@ 0x40
 80031d0:	483a      	ldr	r0, [pc, #232]	@ (80032bc <HAL_GPIO_EXTI_Callback+0x20c>)
 80031d2:	f000 fd1c 	bl	8003c0e <HAL_GPIO_TogglePin>
				sw2_debounced = true; // sw2_debounced  true     
 80031d6:	4b42      	ldr	r3, [pc, #264]	@ (80032e0 <HAL_GPIO_EXTI_Callback+0x230>)
 80031d8:	2201      	movs	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; 	// sw1   Press_Time 
 80031dc:	4b36      	ldr	r3, [pc, #216]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 80031de:	2200      	movs	r2, #0
 80031e0:	801a      	strh	r2, [r3, #0]
}
 80031e2:	e05e      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
	else if (GPIO_Pin == GPIO_PIN_4) {
 80031e4:	88fb      	ldrh	r3, [r7, #6]
 80031e6:	2b10      	cmp	r3, #16
 80031e8:	d12e      	bne.n	8003248 <HAL_GPIO_EXTI_Callback+0x198>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_SET) {
 80031ea:	2110      	movs	r1, #16
 80031ec:	4831      	ldr	r0, [pc, #196]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 80031ee:	f000 fcdd 	bl	8003bac <HAL_GPIO_ReadPin>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d115      	bne.n	8003224 <HAL_GPIO_EXTI_Callback+0x174>
			if (sw3 == false) {
 80031f8:	4b3a      	ldr	r3, [pc, #232]	@ (80032e4 <HAL_GPIO_EXTI_Callback+0x234>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	f083 0301 	eor.w	r3, r3, #1
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d04d      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw3 = true;
 8003206:	4b37      	ldr	r3, [pc, #220]	@ (80032e4 <HAL_GPIO_EXTI_Callback+0x234>)
 8003208:	2201      	movs	r2, #1
 800320a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800320c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003210:	4828      	ldr	r0, [pc, #160]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 8003212:	f000 fcfc 	bl	8003c0e <HAL_GPIO_TogglePin>
				sw3_debounced2 = true;
 8003216:	4b34      	ldr	r3, [pc, #208]	@ (80032e8 <HAL_GPIO_EXTI_Callback+0x238>)
 8003218:	2201      	movs	r2, #1
 800321a:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; // sw1   Press_Time 
 800321c:	4b26      	ldr	r3, [pc, #152]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 800321e:	2200      	movs	r2, #0
 8003220:	801a      	strh	r2, [r3, #0]
}
 8003222:	e03e      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
			if (sw3 == true) {
 8003224:	4b2f      	ldr	r3, [pc, #188]	@ (80032e4 <HAL_GPIO_EXTI_Callback+0x234>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d03a      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw3 = false;
 800322c:	4b2d      	ldr	r3, [pc, #180]	@ (80032e4 <HAL_GPIO_EXTI_Callback+0x234>)
 800322e:	2200      	movs	r2, #0
 8003230:	701a      	strb	r2, [r3, #0]
				sw3_debounced = true;
 8003232:	4b2e      	ldr	r3, [pc, #184]	@ (80032ec <HAL_GPIO_EXTI_Callback+0x23c>)
 8003234:	2201      	movs	r2, #1
 8003236:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003238:	2140      	movs	r1, #64	@ 0x40
 800323a:	4820      	ldr	r0, [pc, #128]	@ (80032bc <HAL_GPIO_EXTI_Callback+0x20c>)
 800323c:	f000 fce7 	bl	8003c0e <HAL_GPIO_TogglePin>
				Press_Time = 0;
 8003240:	4b1d      	ldr	r3, [pc, #116]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 8003242:	2200      	movs	r2, #0
 8003244:	801a      	strh	r2, [r3, #0]
}
 8003246:	e02c      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
	else if (GPIO_Pin == GPIO_PIN_10) {
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324e:	d128      	bne.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10) == GPIO_PIN_SET) {
 8003250:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003254:	4817      	ldr	r0, [pc, #92]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 8003256:	f000 fca9 	bl	8003bac <HAL_GPIO_ReadPin>
 800325a:	4603      	mov	r3, r0
 800325c:	2b01      	cmp	r3, #1
 800325e:	d112      	bne.n	8003286 <HAL_GPIO_EXTI_Callback+0x1d6>
			if (sw4 == false) {
 8003260:	4b23      	ldr	r3, [pc, #140]	@ (80032f0 <HAL_GPIO_EXTI_Callback+0x240>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	f083 0301 	eor.w	r3, r3, #1
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d019      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw4 = true;
 800326e:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <HAL_GPIO_EXTI_Callback+0x240>)
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003274:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003278:	480e      	ldr	r0, [pc, #56]	@ (80032b4 <HAL_GPIO_EXTI_Callback+0x204>)
 800327a:	f000 fcc8 	bl	8003c0e <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 800327e:	4b0e      	ldr	r3, [pc, #56]	@ (80032b8 <HAL_GPIO_EXTI_Callback+0x208>)
 8003280:	2200      	movs	r2, #0
 8003282:	801a      	strh	r2, [r3, #0]
}
 8003284:	e00d      	b.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
			if (sw4 == true) {
 8003286:	4b1a      	ldr	r3, [pc, #104]	@ (80032f0 <HAL_GPIO_EXTI_Callback+0x240>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d009      	beq.n	80032a2 <HAL_GPIO_EXTI_Callback+0x1f2>
				sw4 = false;
 800328e:	4b18      	ldr	r3, [pc, #96]	@ (80032f0 <HAL_GPIO_EXTI_Callback+0x240>)
 8003290:	2200      	movs	r2, #0
 8003292:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003294:	2140      	movs	r1, #64	@ 0x40
 8003296:	4809      	ldr	r0, [pc, #36]	@ (80032bc <HAL_GPIO_EXTI_Callback+0x20c>)
 8003298:	f000 fcb9 	bl	8003c0e <HAL_GPIO_TogglePin>
				sw4_debounced = true;
 800329c:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <HAL_GPIO_EXTI_Callback+0x244>)
 800329e:	2201      	movs	r2, #1
 80032a0:	701a      	strb	r2, [r3, #0]
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	200000cc 	.word	0x200000cc
 80032b4:	40020c00 	.word	0x40020c00
 80032b8:	200000f4 	.word	0x200000f4
 80032bc:	40020800 	.word	0x40020800
 80032c0:	200000d0 	.word	0x200000d0
 80032c4:	200000f6 	.word	0x200000f6
 80032c8:	20000102 	.word	0x20000102
 80032cc:	20000178 	.word	0x20000178
 80032d0:	20000000 	.word	0x20000000
 80032d4:	200000f7 	.word	0x200000f7
 80032d8:	20000103 	.word	0x20000103
 80032dc:	200000cd 	.word	0x200000cd
 80032e0:	200000d1 	.word	0x200000d1
 80032e4:	200000ce 	.word	0x200000ce
 80032e8:	200000d2 	.word	0x200000d2
 80032ec:	200000d3 	.word	0x200000d3
 80032f0:	200000cf 	.word	0x200000cf
 80032f4:	200000d4 	.word	0x200000d4

080032f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032fc:	b672      	cpsid	i
}
 80032fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003300:	bf00      	nop
 8003302:	e7fd      	b.n	8003300 <Error_Handler+0x8>

08003304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <HAL_MspInit+0x4c>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003312:	4a0f      	ldr	r2, [pc, #60]	@ (8003350 <HAL_MspInit+0x4c>)
 8003314:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003318:	6453      	str	r3, [r2, #68]	@ 0x44
 800331a:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <HAL_MspInit+0x4c>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <HAL_MspInit+0x4c>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	4a08      	ldr	r2, [pc, #32]	@ (8003350 <HAL_MspInit+0x4c>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6413      	str	r3, [r2, #64]	@ 0x40
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <HAL_MspInit+0x4c>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40023800 	.word	0x40023800

08003354 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a0b      	ldr	r2, [pc, #44]	@ (8003390 <HAL_TIM_Base_MspInit+0x3c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d10d      	bne.n	8003382 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	4b0a      	ldr	r3, [pc, #40]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 8003370:	f043 0320 	orr.w	r3, r3, #32
 8003374:	6413      	str	r3, [r2, #64]	@ 0x40
 8003376:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40001400 	.word	0x40001400
 8003394:	40023800 	.word	0x40023800

08003398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <NMI_Handler+0x4>

080033a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <HardFault_Handler+0x4>

080033a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <MemManage_Handler+0x4>

080033b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <BusFault_Handler+0x4>

080033b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033bc:	bf00      	nop
 80033be:	e7fd      	b.n	80033bc <UsageFault_Handler+0x4>

080033c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr

080033ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033ce:	b480      	push	{r7}
 80033d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033d2:	bf00      	nop
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033e0:	bf00      	nop
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033ee:	f000 f8eb 	bl	80035c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80033fa:	2008      	movs	r0, #8
 80033fc:	f000 fc22 	bl	8003c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003400:	bf00      	nop
 8003402:	bd80      	pop	{r7, pc}

08003404 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003408:	2010      	movs	r0, #16
 800340a:	f000 fc1b 	bl	8003c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800340e:	bf00      	nop
 8003410:	bd80      	pop	{r7, pc}

08003412 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003416:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800341a:	f000 fc13 	bl	8003c44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800341e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003422:	f000 fc0f 	bl	8003c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003430:	4802      	ldr	r0, [pc, #8]	@ (800343c <TIM7_IRQHandler+0x10>)
 8003432:	f001 f943 	bl	80046bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000084 	.word	0x20000084

08003440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003448:	4a14      	ldr	r2, [pc, #80]	@ (800349c <_sbrk+0x5c>)
 800344a:	4b15      	ldr	r3, [pc, #84]	@ (80034a0 <_sbrk+0x60>)
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003454:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <_sbrk+0x64>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d102      	bne.n	8003462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800345c:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <_sbrk+0x64>)
 800345e:	4a12      	ldr	r2, [pc, #72]	@ (80034a8 <_sbrk+0x68>)
 8003460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003462:	4b10      	ldr	r3, [pc, #64]	@ (80034a4 <_sbrk+0x64>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	429a      	cmp	r2, r3
 800346e:	d207      	bcs.n	8003480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003470:	f001 fba0 	bl	8004bb4 <__errno>
 8003474:	4603      	mov	r3, r0
 8003476:	220c      	movs	r2, #12
 8003478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800347a:	f04f 33ff 	mov.w	r3, #4294967295
 800347e:	e009      	b.n	8003494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003480:	4b08      	ldr	r3, [pc, #32]	@ (80034a4 <_sbrk+0x64>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003486:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <_sbrk+0x64>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	4a05      	ldr	r2, [pc, #20]	@ (80034a4 <_sbrk+0x64>)
 8003490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20020000 	.word	0x20020000
 80034a0:	00000400 	.word	0x00000400
 80034a4:	2000017c 	.word	0x2000017c
 80034a8:	200002d0 	.word	0x200002d0

080034ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034b0:	4b06      	ldr	r3, [pc, #24]	@ (80034cc <SystemInit+0x20>)
 80034b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b6:	4a05      	ldr	r2, [pc, #20]	@ (80034cc <SystemInit+0x20>)
 80034b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80034bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034c0:	bf00      	nop
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	e000ed00 	.word	0xe000ed00

080034d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80034d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003508 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80034d4:	f7ff ffea 	bl	80034ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034d8:	480c      	ldr	r0, [pc, #48]	@ (800350c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034da:	490d      	ldr	r1, [pc, #52]	@ (8003510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034e0:	e002      	b.n	80034e8 <LoopCopyDataInit>

080034e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034e6:	3304      	adds	r3, #4

080034e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034ec:	d3f9      	bcc.n	80034e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034f0:	4c0a      	ldr	r4, [pc, #40]	@ (800351c <LoopFillZerobss+0x22>)
  movs r3, #0
 80034f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034f4:	e001      	b.n	80034fa <LoopFillZerobss>

080034f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034f8:	3204      	adds	r2, #4

080034fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034fc:	d3fb      	bcc.n	80034f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034fe:	f001 fb5f 	bl	8004bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003502:	f7fd ff4b 	bl	800139c <main>
  bx  lr    
 8003506:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003508:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800350c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003510:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003514:	080056b8 	.word	0x080056b8
  ldr r2, =_sbss
 8003518:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800351c:	200002cc 	.word	0x200002cc

08003520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003520:	e7fe      	b.n	8003520 <ADC_IRQHandler>
	...

08003524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003528:	4b0e      	ldr	r3, [pc, #56]	@ (8003564 <HAL_Init+0x40>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <HAL_Init+0x40>)
 800352e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003534:	4b0b      	ldr	r3, [pc, #44]	@ (8003564 <HAL_Init+0x40>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a0a      	ldr	r2, [pc, #40]	@ (8003564 <HAL_Init+0x40>)
 800353a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800353e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003540:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <HAL_Init+0x40>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a07      	ldr	r2, [pc, #28]	@ (8003564 <HAL_Init+0x40>)
 8003546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800354a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800354c:	2003      	movs	r0, #3
 800354e:	f000 f94f 	bl	80037f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003552:	200f      	movs	r0, #15
 8003554:	f000 f808 	bl	8003568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003558:	f7ff fed4 	bl	8003304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40023c00 	.word	0x40023c00

08003568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003570:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <HAL_InitTick+0x54>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4b12      	ldr	r3, [pc, #72]	@ (80035c0 <HAL_InitTick+0x58>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	4619      	mov	r1, r3
 800357a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800357e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003582:	fbb2 f3f3 	udiv	r3, r2, r3
 8003586:	4618      	mov	r0, r3
 8003588:	f000 f967 	bl	800385a <HAL_SYSTICK_Config>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e00e      	b.n	80035b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b0f      	cmp	r3, #15
 800359a:	d80a      	bhi.n	80035b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800359c:	2200      	movs	r2, #0
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	f04f 30ff 	mov.w	r0, #4294967295
 80035a4:	f000 f92f 	bl	8003806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035a8:	4a06      	ldr	r2, [pc, #24]	@ (80035c4 <HAL_InitTick+0x5c>)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3708      	adds	r7, #8
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000008 	.word	0x20000008
 80035c0:	20000010 	.word	0x20000010
 80035c4:	2000000c 	.word	0x2000000c

080035c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035cc:	4b06      	ldr	r3, [pc, #24]	@ (80035e8 <HAL_IncTick+0x20>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	4b06      	ldr	r3, [pc, #24]	@ (80035ec <HAL_IncTick+0x24>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4413      	add	r3, r2
 80035d8:	4a04      	ldr	r2, [pc, #16]	@ (80035ec <HAL_IncTick+0x24>)
 80035da:	6013      	str	r3, [r2, #0]
}
 80035dc:	bf00      	nop
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	20000010 	.word	0x20000010
 80035ec:	20000180 	.word	0x20000180

080035f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  return uwTick;
 80035f4:	4b03      	ldr	r3, [pc, #12]	@ (8003604 <HAL_GetTick+0x14>)
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20000180 	.word	0x20000180

08003608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003610:	f7ff ffee 	bl	80035f0 <HAL_GetTick>
 8003614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003620:	d005      	beq.n	800362e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003622:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <HAL_Delay+0x44>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4413      	add	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800362e:	bf00      	nop
 8003630:	f7ff ffde 	bl	80035f0 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	429a      	cmp	r2, r3
 800363e:	d8f7      	bhi.n	8003630 <HAL_Delay+0x28>
  {
  }
}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	20000010 	.word	0x20000010

08003650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003660:	4b0c      	ldr	r3, [pc, #48]	@ (8003694 <__NVIC_SetPriorityGrouping+0x44>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800366c:	4013      	ands	r3, r2
 800366e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003678:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800367c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003682:	4a04      	ldr	r2, [pc, #16]	@ (8003694 <__NVIC_SetPriorityGrouping+0x44>)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	60d3      	str	r3, [r2, #12]
}
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	e000ed00 	.word	0xe000ed00

08003698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800369c:	4b04      	ldr	r3, [pc, #16]	@ (80036b0 <__NVIC_GetPriorityGrouping+0x18>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	0a1b      	lsrs	r3, r3, #8
 80036a2:	f003 0307 	and.w	r3, r3, #7
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	e000ed00 	.word	0xe000ed00

080036b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	db0b      	blt.n	80036de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	4907      	ldr	r1, [pc, #28]	@ (80036ec <__NVIC_EnableIRQ+0x38>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	2001      	movs	r0, #1
 80036d6:	fa00 f202 	lsl.w	r2, r0, r2
 80036da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000e100 	.word	0xe000e100

080036f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	6039      	str	r1, [r7, #0]
 80036fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003700:	2b00      	cmp	r3, #0
 8003702:	db0a      	blt.n	800371a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	b2da      	uxtb	r2, r3
 8003708:	490c      	ldr	r1, [pc, #48]	@ (800373c <__NVIC_SetPriority+0x4c>)
 800370a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370e:	0112      	lsls	r2, r2, #4
 8003710:	b2d2      	uxtb	r2, r2
 8003712:	440b      	add	r3, r1
 8003714:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003718:	e00a      	b.n	8003730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	b2da      	uxtb	r2, r3
 800371e:	4908      	ldr	r1, [pc, #32]	@ (8003740 <__NVIC_SetPriority+0x50>)
 8003720:	79fb      	ldrb	r3, [r7, #7]
 8003722:	f003 030f 	and.w	r3, r3, #15
 8003726:	3b04      	subs	r3, #4
 8003728:	0112      	lsls	r2, r2, #4
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	440b      	add	r3, r1
 800372e:	761a      	strb	r2, [r3, #24]
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	e000e100 	.word	0xe000e100
 8003740:	e000ed00 	.word	0xe000ed00

08003744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003744:	b480      	push	{r7}
 8003746:	b089      	sub	sp, #36	@ 0x24
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f1c3 0307 	rsb	r3, r3, #7
 800375e:	2b04      	cmp	r3, #4
 8003760:	bf28      	it	cs
 8003762:	2304      	movcs	r3, #4
 8003764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	3304      	adds	r3, #4
 800376a:	2b06      	cmp	r3, #6
 800376c:	d902      	bls.n	8003774 <NVIC_EncodePriority+0x30>
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	3b03      	subs	r3, #3
 8003772:	e000      	b.n	8003776 <NVIC_EncodePriority+0x32>
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003778:	f04f 32ff 	mov.w	r2, #4294967295
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43da      	mvns	r2, r3
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	401a      	ands	r2, r3
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800378c:	f04f 31ff 	mov.w	r1, #4294967295
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	fa01 f303 	lsl.w	r3, r1, r3
 8003796:	43d9      	mvns	r1, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800379c:	4313      	orrs	r3, r2
         );
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3724      	adds	r7, #36	@ 0x24
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037bc:	d301      	bcc.n	80037c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037be:	2301      	movs	r3, #1
 80037c0:	e00f      	b.n	80037e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037c2:	4a0a      	ldr	r2, [pc, #40]	@ (80037ec <SysTick_Config+0x40>)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037ca:	210f      	movs	r1, #15
 80037cc:	f04f 30ff 	mov.w	r0, #4294967295
 80037d0:	f7ff ff8e 	bl	80036f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <SysTick_Config+0x40>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037da:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <SysTick_Config+0x40>)
 80037dc:	2207      	movs	r2, #7
 80037de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	e000e010 	.word	0xe000e010

080037f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff ff29 	bl	8003650 <__NVIC_SetPriorityGrouping>
}
 80037fe:	bf00      	nop
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003806:	b580      	push	{r7, lr}
 8003808:	b086      	sub	sp, #24
 800380a:	af00      	add	r7, sp, #0
 800380c:	4603      	mov	r3, r0
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
 8003812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003818:	f7ff ff3e 	bl	8003698 <__NVIC_GetPriorityGrouping>
 800381c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	6978      	ldr	r0, [r7, #20]
 8003824:	f7ff ff8e 	bl	8003744 <NVIC_EncodePriority>
 8003828:	4602      	mov	r2, r0
 800382a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800382e:	4611      	mov	r1, r2
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff ff5d 	bl	80036f0 <__NVIC_SetPriority>
}
 8003836:	bf00      	nop
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b082      	sub	sp, #8
 8003842:	af00      	add	r7, sp, #0
 8003844:	4603      	mov	r3, r0
 8003846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff ff31 	bl	80036b4 <__NVIC_EnableIRQ>
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b082      	sub	sp, #8
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ffa2 	bl	80037ac <SysTick_Config>
 8003868:	4603      	mov	r3, r0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003874:	b480      	push	{r7}
 8003876:	b089      	sub	sp, #36	@ 0x24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003882:	2300      	movs	r3, #0
 8003884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003886:	2300      	movs	r3, #0
 8003888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800388a:	2300      	movs	r3, #0
 800388c:	61fb      	str	r3, [r7, #28]
 800388e:	e16b      	b.n	8003b68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003890:	2201      	movs	r2, #1
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4013      	ands	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	f040 815a 	bne.w	8003b62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f003 0303 	and.w	r3, r3, #3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d005      	beq.n	80038c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d130      	bne.n	8003928 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	2203      	movs	r2, #3
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68da      	ldr	r2, [r3, #12]
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038fc:	2201      	movs	r2, #1
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	091b      	lsrs	r3, r3, #4
 8003912:	f003 0201 	and.w	r2, r3, #1
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	2b03      	cmp	r3, #3
 8003932:	d017      	beq.n	8003964 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	2203      	movs	r2, #3
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	4013      	ands	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	689a      	ldr	r2, [r3, #8]
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 0303 	and.w	r3, r3, #3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d123      	bne.n	80039b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	08da      	lsrs	r2, r3, #3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3208      	adds	r2, #8
 8003978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800397c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	220f      	movs	r2, #15
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	43db      	mvns	r3, r3
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4013      	ands	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	691a      	ldr	r2, [r3, #16]
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	08da      	lsrs	r2, r3, #3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	3208      	adds	r2, #8
 80039b2:	69b9      	ldr	r1, [r7, #24]
 80039b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	2203      	movs	r2, #3
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	43db      	mvns	r3, r3
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	4013      	ands	r3, r2
 80039ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 0203 	and.w	r2, r3, #3
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 80b4 	beq.w	8003b62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]
 80039fe:	4b60      	ldr	r3, [pc, #384]	@ (8003b80 <HAL_GPIO_Init+0x30c>)
 8003a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a02:	4a5f      	ldr	r2, [pc, #380]	@ (8003b80 <HAL_GPIO_Init+0x30c>)
 8003a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8003b80 <HAL_GPIO_Init+0x30c>)
 8003a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a16:	4a5b      	ldr	r2, [pc, #364]	@ (8003b84 <HAL_GPIO_Init+0x310>)
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	089b      	lsrs	r3, r3, #2
 8003a1c:	3302      	adds	r3, #2
 8003a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f003 0303 	and.w	r3, r3, #3
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	220f      	movs	r2, #15
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	43db      	mvns	r3, r3
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	4013      	ands	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a52      	ldr	r2, [pc, #328]	@ (8003b88 <HAL_GPIO_Init+0x314>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d02b      	beq.n	8003a9a <HAL_GPIO_Init+0x226>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a51      	ldr	r2, [pc, #324]	@ (8003b8c <HAL_GPIO_Init+0x318>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d025      	beq.n	8003a96 <HAL_GPIO_Init+0x222>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a50      	ldr	r2, [pc, #320]	@ (8003b90 <HAL_GPIO_Init+0x31c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01f      	beq.n	8003a92 <HAL_GPIO_Init+0x21e>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a4f      	ldr	r2, [pc, #316]	@ (8003b94 <HAL_GPIO_Init+0x320>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d019      	beq.n	8003a8e <HAL_GPIO_Init+0x21a>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a4e      	ldr	r2, [pc, #312]	@ (8003b98 <HAL_GPIO_Init+0x324>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d013      	beq.n	8003a8a <HAL_GPIO_Init+0x216>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a4d      	ldr	r2, [pc, #308]	@ (8003b9c <HAL_GPIO_Init+0x328>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d00d      	beq.n	8003a86 <HAL_GPIO_Init+0x212>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a4c      	ldr	r2, [pc, #304]	@ (8003ba0 <HAL_GPIO_Init+0x32c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d007      	beq.n	8003a82 <HAL_GPIO_Init+0x20e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a4b      	ldr	r2, [pc, #300]	@ (8003ba4 <HAL_GPIO_Init+0x330>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d101      	bne.n	8003a7e <HAL_GPIO_Init+0x20a>
 8003a7a:	2307      	movs	r3, #7
 8003a7c:	e00e      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a7e:	2308      	movs	r3, #8
 8003a80:	e00c      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a82:	2306      	movs	r3, #6
 8003a84:	e00a      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a86:	2305      	movs	r3, #5
 8003a88:	e008      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a8a:	2304      	movs	r3, #4
 8003a8c:	e006      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e004      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e002      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a96:	2301      	movs	r3, #1
 8003a98:	e000      	b.n	8003a9c <HAL_GPIO_Init+0x228>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	69fa      	ldr	r2, [r7, #28]
 8003a9e:	f002 0203 	and.w	r2, r2, #3
 8003aa2:	0092      	lsls	r2, r2, #2
 8003aa4:	4093      	lsls	r3, r2
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003aac:	4935      	ldr	r1, [pc, #212]	@ (8003b84 <HAL_GPIO_Init+0x310>)
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	089b      	lsrs	r3, r3, #2
 8003ab2:	3302      	adds	r3, #2
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aba:	4b3b      	ldr	r3, [pc, #236]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ade:	4a32      	ldr	r2, [pc, #200]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ae4:	4b30      	ldr	r3, [pc, #192]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	43db      	mvns	r3, r3
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	4013      	ands	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b08:	4a27      	ldr	r2, [pc, #156]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b0e:	4b26      	ldr	r3, [pc, #152]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	43db      	mvns	r3, r3
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b32:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b38:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	43db      	mvns	r3, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4013      	ands	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <HAL_GPIO_Init+0x334>)
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	3301      	adds	r3, #1
 8003b66:	61fb      	str	r3, [r7, #28]
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	2b0f      	cmp	r3, #15
 8003b6c:	f67f ae90 	bls.w	8003890 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	3724      	adds	r7, #36	@ 0x24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800
 8003b84:	40013800 	.word	0x40013800
 8003b88:	40020000 	.word	0x40020000
 8003b8c:	40020400 	.word	0x40020400
 8003b90:	40020800 	.word	0x40020800
 8003b94:	40020c00 	.word	0x40020c00
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40021400 	.word	0x40021400
 8003ba0:	40021800 	.word	0x40021800
 8003ba4:	40021c00 	.word	0x40021c00
 8003ba8:	40013c00 	.word	0x40013c00

08003bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691a      	ldr	r2, [r3, #16]
 8003bbc:	887b      	ldrh	r3, [r7, #2]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
 8003bc8:	e001      	b.n	8003bce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	807b      	strh	r3, [r7, #2]
 8003be8:	4613      	mov	r3, r2
 8003bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bec:	787b      	ldrb	r3, [r7, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bf8:	e003      	b.n	8003c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bfa:	887b      	ldrh	r3, [r7, #2]
 8003bfc:	041a      	lsls	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	619a      	str	r2, [r3, #24]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b085      	sub	sp, #20
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	460b      	mov	r3, r1
 8003c18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c20:	887a      	ldrh	r2, [r7, #2]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4013      	ands	r3, r2
 8003c26:	041a      	lsls	r2, r3, #16
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43d9      	mvns	r1, r3
 8003c2c:	887b      	ldrh	r3, [r7, #2]
 8003c2e:	400b      	ands	r3, r1
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	619a      	str	r2, [r3, #24]
}
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c4e:	4b08      	ldr	r3, [pc, #32]	@ (8003c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c50:	695a      	ldr	r2, [r3, #20]
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	4013      	ands	r3, r2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d006      	beq.n	8003c68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c5a:	4a05      	ldr	r2, [pc, #20]	@ (8003c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c60:	88fb      	ldrh	r3, [r7, #6]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7ff fa24 	bl	80030b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40013c00 	.word	0x40013c00

08003c74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e267      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d075      	beq.n	8003d7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c92:	4b88      	ldr	r3, [pc, #544]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 030c 	and.w	r3, r3, #12
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d00c      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c9e:	4b85      	ldr	r3, [pc, #532]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d112      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003caa:	4b82      	ldr	r3, [pc, #520]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cb6:	d10b      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb8:	4b7e      	ldr	r3, [pc, #504]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d05b      	beq.n	8003d7c <HAL_RCC_OscConfig+0x108>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d157      	bne.n	8003d7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e242      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd8:	d106      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x74>
 8003cda:	4b76      	ldr	r3, [pc, #472]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a75      	ldr	r2, [pc, #468]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce4:	6013      	str	r3, [r2, #0]
 8003ce6:	e01d      	b.n	8003d24 <HAL_RCC_OscConfig+0xb0>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cf0:	d10c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x98>
 8003cf2:	4b70      	ldr	r3, [pc, #448]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a6f      	ldr	r2, [pc, #444]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	4b6d      	ldr	r3, [pc, #436]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a6c      	ldr	r2, [pc, #432]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	e00b      	b.n	8003d24 <HAL_RCC_OscConfig+0xb0>
 8003d0c:	4b69      	ldr	r3, [pc, #420]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a68      	ldr	r2, [pc, #416]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d16:	6013      	str	r3, [r2, #0]
 8003d18:	4b66      	ldr	r3, [pc, #408]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a65      	ldr	r2, [pc, #404]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d013      	beq.n	8003d54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7ff fc60 	bl	80035f0 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d34:	f7ff fc5c 	bl	80035f0 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b64      	cmp	r3, #100	@ 0x64
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e207      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d46:	4b5b      	ldr	r3, [pc, #364]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0f0      	beq.n	8003d34 <HAL_RCC_OscConfig+0xc0>
 8003d52:	e014      	b.n	8003d7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d54:	f7ff fc4c 	bl	80035f0 <HAL_GetTick>
 8003d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d5a:	e008      	b.n	8003d6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d5c:	f7ff fc48 	bl	80035f0 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b64      	cmp	r3, #100	@ 0x64
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e1f3      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d6e:	4b51      	ldr	r3, [pc, #324]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1f0      	bne.n	8003d5c <HAL_RCC_OscConfig+0xe8>
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d063      	beq.n	8003e52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d8a:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 030c 	and.w	r3, r3, #12
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d96:	4b47      	ldr	r3, [pc, #284]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d11c      	bne.n	8003ddc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003da2:	4b44      	ldr	r3, [pc, #272]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d116      	bne.n	8003ddc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dae:	4b41      	ldr	r3, [pc, #260]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d005      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x152>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d001      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e1c7      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	4937      	ldr	r1, [pc, #220]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dda:	e03a      	b.n	8003e52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d020      	beq.n	8003e26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003de4:	4b34      	ldr	r3, [pc, #208]	@ (8003eb8 <HAL_RCC_OscConfig+0x244>)
 8003de6:	2201      	movs	r2, #1
 8003de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dea:	f7ff fc01 	bl	80035f0 <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003df0:	e008      	b.n	8003e04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003df2:	f7ff fbfd 	bl	80035f0 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e1a8      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e04:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0f0      	beq.n	8003df2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e10:	4b28      	ldr	r3, [pc, #160]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	4925      	ldr	r1, [pc, #148]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	600b      	str	r3, [r1, #0]
 8003e24:	e015      	b.n	8003e52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e26:	4b24      	ldr	r3, [pc, #144]	@ (8003eb8 <HAL_RCC_OscConfig+0x244>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2c:	f7ff fbe0 	bl	80035f0 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e34:	f7ff fbdc 	bl	80035f0 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e187      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e46:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f0      	bne.n	8003e34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d036      	beq.n	8003ecc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d016      	beq.n	8003e94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e66:	4b15      	ldr	r3, [pc, #84]	@ (8003ebc <HAL_RCC_OscConfig+0x248>)
 8003e68:	2201      	movs	r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6c:	f7ff fbc0 	bl	80035f0 <HAL_GetTick>
 8003e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e74:	f7ff fbbc 	bl	80035f0 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e167      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e86:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_RCC_OscConfig+0x240>)
 8003e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d0f0      	beq.n	8003e74 <HAL_RCC_OscConfig+0x200>
 8003e92:	e01b      	b.n	8003ecc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e94:	4b09      	ldr	r3, [pc, #36]	@ (8003ebc <HAL_RCC_OscConfig+0x248>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e9a:	f7ff fba9 	bl	80035f0 <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ea0:	e00e      	b.n	8003ec0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ea2:	f7ff fba5 	bl	80035f0 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d907      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e150      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	42470000 	.word	0x42470000
 8003ebc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ec0:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1ea      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0304 	and.w	r3, r3, #4
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8097 	beq.w	8004008 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eda:	2300      	movs	r3, #0
 8003edc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ede:	4b81      	ldr	r3, [pc, #516]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10f      	bne.n	8003f0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]
 8003eee:	4b7d      	ldr	r3, [pc, #500]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef2:	4a7c      	ldr	r2, [pc, #496]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003efa:	4b7a      	ldr	r3, [pc, #488]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f02:	60bb      	str	r3, [r7, #8]
 8003f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f06:	2301      	movs	r3, #1
 8003f08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0a:	4b77      	ldr	r3, [pc, #476]	@ (80040e8 <HAL_RCC_OscConfig+0x474>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d118      	bne.n	8003f48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f16:	4b74      	ldr	r3, [pc, #464]	@ (80040e8 <HAL_RCC_OscConfig+0x474>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a73      	ldr	r2, [pc, #460]	@ (80040e8 <HAL_RCC_OscConfig+0x474>)
 8003f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f22:	f7ff fb65 	bl	80035f0 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f2a:	f7ff fb61 	bl	80035f0 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e10c      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3c:	4b6a      	ldr	r3, [pc, #424]	@ (80040e8 <HAL_RCC_OscConfig+0x474>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0f0      	beq.n	8003f2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d106      	bne.n	8003f5e <HAL_RCC_OscConfig+0x2ea>
 8003f50:	4b64      	ldr	r3, [pc, #400]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f54:	4a63      	ldr	r2, [pc, #396]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f5c:	e01c      	b.n	8003f98 <HAL_RCC_OscConfig+0x324>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	2b05      	cmp	r3, #5
 8003f64:	d10c      	bne.n	8003f80 <HAL_RCC_OscConfig+0x30c>
 8003f66:	4b5f      	ldr	r3, [pc, #380]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6a:	4a5e      	ldr	r2, [pc, #376]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f6c:	f043 0304 	orr.w	r3, r3, #4
 8003f70:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f72:	4b5c      	ldr	r3, [pc, #368]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f76:	4a5b      	ldr	r2, [pc, #364]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f7e:	e00b      	b.n	8003f98 <HAL_RCC_OscConfig+0x324>
 8003f80:	4b58      	ldr	r3, [pc, #352]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f84:	4a57      	ldr	r2, [pc, #348]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f8c:	4b55      	ldr	r3, [pc, #340]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f90:	4a54      	ldr	r2, [pc, #336]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003f92:	f023 0304 	bic.w	r3, r3, #4
 8003f96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d015      	beq.n	8003fcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7ff fb26 	bl	80035f0 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa6:	e00a      	b.n	8003fbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa8:	f7ff fb22 	bl	80035f0 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e0cb      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fbe:	4b49      	ldr	r3, [pc, #292]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0ee      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x334>
 8003fca:	e014      	b.n	8003ff6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fcc:	f7ff fb10 	bl	80035f0 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fd2:	e00a      	b.n	8003fea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fd4:	f7ff fb0c 	bl	80035f0 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e0b5      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fea:	4b3e      	ldr	r3, [pc, #248]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1ee      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ff6:	7dfb      	ldrb	r3, [r7, #23]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d105      	bne.n	8004008 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ffc:	4b39      	ldr	r3, [pc, #228]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004000:	4a38      	ldr	r2, [pc, #224]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8004002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004006:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80a1 	beq.w	8004154 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004012:	4b34      	ldr	r3, [pc, #208]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 030c 	and.w	r3, r3, #12
 800401a:	2b08      	cmp	r3, #8
 800401c:	d05c      	beq.n	80040d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	2b02      	cmp	r3, #2
 8004024:	d141      	bne.n	80040aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004026:	4b31      	ldr	r3, [pc, #196]	@ (80040ec <HAL_RCC_OscConfig+0x478>)
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7ff fae0 	bl	80035f0 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004034:	f7ff fadc 	bl	80035f0 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e087      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004046:	4b27      	ldr	r3, [pc, #156]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69da      	ldr	r2, [r3, #28]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	019b      	lsls	r3, r3, #6
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	3b01      	subs	r3, #1
 800406c:	041b      	lsls	r3, r3, #16
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004074:	061b      	lsls	r3, r3, #24
 8004076:	491b      	ldr	r1, [pc, #108]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 8004078:	4313      	orrs	r3, r2
 800407a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800407c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ec <HAL_RCC_OscConfig+0x478>)
 800407e:	2201      	movs	r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004082:	f7ff fab5 	bl	80035f0 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800408a:	f7ff fab1 	bl	80035f0 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e05c      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x416>
 80040a8:	e054      	b.n	8004154 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040aa:	4b10      	ldr	r3, [pc, #64]	@ (80040ec <HAL_RCC_OscConfig+0x478>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b0:	f7ff fa9e 	bl	80035f0 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040b8:	f7ff fa9a 	bl	80035f0 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e045      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	4b06      	ldr	r3, [pc, #24]	@ (80040e4 <HAL_RCC_OscConfig+0x470>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x444>
 80040d6:	e03d      	b.n	8004154 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e038      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40007000 	.word	0x40007000
 80040ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004160 <HAL_RCC_OscConfig+0x4ec>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d028      	beq.n	8004150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004108:	429a      	cmp	r2, r3
 800410a:	d121      	bne.n	8004150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004116:	429a      	cmp	r2, r3
 8004118:	d11a      	bne.n	8004150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004120:	4013      	ands	r3, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004126:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004128:	4293      	cmp	r3, r2
 800412a:	d111      	bne.n	8004150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	3b01      	subs	r3, #1
 800413a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d107      	bne.n	8004150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800414c:	429a      	cmp	r2, r3
 800414e:	d001      	beq.n	8004154 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e000      	b.n	8004156 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40023800 	.word	0x40023800

08004164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e0cc      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004178:	4b68      	ldr	r3, [pc, #416]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	429a      	cmp	r2, r3
 8004184:	d90c      	bls.n	80041a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004186:	4b65      	ldr	r3, [pc, #404]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800418e:	4b63      	ldr	r3, [pc, #396]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	429a      	cmp	r2, r3
 800419a:	d001      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e0b8      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d020      	beq.n	80041ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d005      	beq.n	80041c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b8:	4b59      	ldr	r3, [pc, #356]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	4a58      	ldr	r2, [pc, #352]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80041c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041d0:	4b53      	ldr	r3, [pc, #332]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	4a52      	ldr	r2, [pc, #328]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041dc:	4b50      	ldr	r3, [pc, #320]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	494d      	ldr	r1, [pc, #308]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d044      	beq.n	8004284 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d107      	bne.n	8004212 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004202:	4b47      	ldr	r3, [pc, #284]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d119      	bne.n	8004242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e07f      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d003      	beq.n	8004222 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800421e:	2b03      	cmp	r3, #3
 8004220:	d107      	bne.n	8004232 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004222:	4b3f      	ldr	r3, [pc, #252]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d109      	bne.n	8004242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e06f      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004232:	4b3b      	ldr	r3, [pc, #236]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e067      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004242:	4b37      	ldr	r3, [pc, #220]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f023 0203 	bic.w	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	4934      	ldr	r1, [pc, #208]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	4313      	orrs	r3, r2
 8004252:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004254:	f7ff f9cc 	bl	80035f0 <HAL_GetTick>
 8004258:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800425a:	e00a      	b.n	8004272 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800425c:	f7ff f9c8 	bl	80035f0 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800426a:	4293      	cmp	r3, r2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e04f      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004272:	4b2b      	ldr	r3, [pc, #172]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 020c 	and.w	r2, r3, #12
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	429a      	cmp	r2, r3
 8004282:	d1eb      	bne.n	800425c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004284:	4b25      	ldr	r3, [pc, #148]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d20c      	bcs.n	80042ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004292:	4b22      	ldr	r3, [pc, #136]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800429a:	4b20      	ldr	r3, [pc, #128]	@ (800431c <HAL_RCC_ClockConfig+0x1b8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d001      	beq.n	80042ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e032      	b.n	8004312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d008      	beq.n	80042ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042b8:	4b19      	ldr	r3, [pc, #100]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4916      	ldr	r1, [pc, #88]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d009      	beq.n	80042ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042d6:	4b12      	ldr	r3, [pc, #72]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	490e      	ldr	r1, [pc, #56]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042ea:	f000 f821 	bl	8004330 <HAL_RCC_GetSysClockFreq>
 80042ee:	4602      	mov	r2, r0
 80042f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004320 <HAL_RCC_ClockConfig+0x1bc>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	490a      	ldr	r1, [pc, #40]	@ (8004324 <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	5ccb      	ldrb	r3, [r1, r3]
 80042fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004302:	4a09      	ldr	r2, [pc, #36]	@ (8004328 <HAL_RCC_ClockConfig+0x1c4>)
 8004304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004306:	4b09      	ldr	r3, [pc, #36]	@ (800432c <HAL_RCC_ClockConfig+0x1c8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f7ff f92c 	bl	8003568 <HAL_InitTick>

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3710      	adds	r7, #16
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	40023c00 	.word	0x40023c00
 8004320:	40023800 	.word	0x40023800
 8004324:	08005664 	.word	0x08005664
 8004328:	20000008 	.word	0x20000008
 800432c:	2000000c 	.word	0x2000000c

08004330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004334:	b094      	sub	sp, #80	@ 0x50
 8004336:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	647b      	str	r3, [r7, #68]	@ 0x44
 800433c:	2300      	movs	r3, #0
 800433e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004340:	2300      	movs	r3, #0
 8004342:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004344:	2300      	movs	r3, #0
 8004346:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004348:	4b79      	ldr	r3, [pc, #484]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b08      	cmp	r3, #8
 8004352:	d00d      	beq.n	8004370 <HAL_RCC_GetSysClockFreq+0x40>
 8004354:	2b08      	cmp	r3, #8
 8004356:	f200 80e1 	bhi.w	800451c <HAL_RCC_GetSysClockFreq+0x1ec>
 800435a:	2b00      	cmp	r3, #0
 800435c:	d002      	beq.n	8004364 <HAL_RCC_GetSysClockFreq+0x34>
 800435e:	2b04      	cmp	r3, #4
 8004360:	d003      	beq.n	800436a <HAL_RCC_GetSysClockFreq+0x3a>
 8004362:	e0db      	b.n	800451c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004364:	4b73      	ldr	r3, [pc, #460]	@ (8004534 <HAL_RCC_GetSysClockFreq+0x204>)
 8004366:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004368:	e0db      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800436a:	4b73      	ldr	r3, [pc, #460]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x208>)
 800436c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800436e:	e0d8      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004370:	4b6f      	ldr	r3, [pc, #444]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004378:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800437a:	4b6d      	ldr	r3, [pc, #436]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d063      	beq.n	800444e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004386:	4b6a      	ldr	r3, [pc, #424]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	099b      	lsrs	r3, r3, #6
 800438c:	2200      	movs	r2, #0
 800438e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004390:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004398:	633b      	str	r3, [r7, #48]	@ 0x30
 800439a:	2300      	movs	r3, #0
 800439c:	637b      	str	r3, [r7, #52]	@ 0x34
 800439e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80043a2:	4622      	mov	r2, r4
 80043a4:	462b      	mov	r3, r5
 80043a6:	f04f 0000 	mov.w	r0, #0
 80043aa:	f04f 0100 	mov.w	r1, #0
 80043ae:	0159      	lsls	r1, r3, #5
 80043b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043b4:	0150      	lsls	r0, r2, #5
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4621      	mov	r1, r4
 80043bc:	1a51      	subs	r1, r2, r1
 80043be:	6139      	str	r1, [r7, #16]
 80043c0:	4629      	mov	r1, r5
 80043c2:	eb63 0301 	sbc.w	r3, r3, r1
 80043c6:	617b      	str	r3, [r7, #20]
 80043c8:	f04f 0200 	mov.w	r2, #0
 80043cc:	f04f 0300 	mov.w	r3, #0
 80043d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043d4:	4659      	mov	r1, fp
 80043d6:	018b      	lsls	r3, r1, #6
 80043d8:	4651      	mov	r1, sl
 80043da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043de:	4651      	mov	r1, sl
 80043e0:	018a      	lsls	r2, r1, #6
 80043e2:	4651      	mov	r1, sl
 80043e4:	ebb2 0801 	subs.w	r8, r2, r1
 80043e8:	4659      	mov	r1, fp
 80043ea:	eb63 0901 	sbc.w	r9, r3, r1
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004402:	4690      	mov	r8, r2
 8004404:	4699      	mov	r9, r3
 8004406:	4623      	mov	r3, r4
 8004408:	eb18 0303 	adds.w	r3, r8, r3
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	462b      	mov	r3, r5
 8004410:	eb49 0303 	adc.w	r3, r9, r3
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	f04f 0200 	mov.w	r2, #0
 800441a:	f04f 0300 	mov.w	r3, #0
 800441e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004422:	4629      	mov	r1, r5
 8004424:	024b      	lsls	r3, r1, #9
 8004426:	4621      	mov	r1, r4
 8004428:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800442c:	4621      	mov	r1, r4
 800442e:	024a      	lsls	r2, r1, #9
 8004430:	4610      	mov	r0, r2
 8004432:	4619      	mov	r1, r3
 8004434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004436:	2200      	movs	r2, #0
 8004438:	62bb      	str	r3, [r7, #40]	@ 0x28
 800443a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800443c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004440:	f7fb ff16 	bl	8000270 <__aeabi_uldivmod>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	4613      	mov	r3, r2
 800444a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800444c:	e058      	b.n	8004500 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800444e:	4b38      	ldr	r3, [pc, #224]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	099b      	lsrs	r3, r3, #6
 8004454:	2200      	movs	r2, #0
 8004456:	4618      	mov	r0, r3
 8004458:	4611      	mov	r1, r2
 800445a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800445e:	623b      	str	r3, [r7, #32]
 8004460:	2300      	movs	r3, #0
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
 8004464:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004468:	4642      	mov	r2, r8
 800446a:	464b      	mov	r3, r9
 800446c:	f04f 0000 	mov.w	r0, #0
 8004470:	f04f 0100 	mov.w	r1, #0
 8004474:	0159      	lsls	r1, r3, #5
 8004476:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800447a:	0150      	lsls	r0, r2, #5
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	4641      	mov	r1, r8
 8004482:	ebb2 0a01 	subs.w	sl, r2, r1
 8004486:	4649      	mov	r1, r9
 8004488:	eb63 0b01 	sbc.w	fp, r3, r1
 800448c:	f04f 0200 	mov.w	r2, #0
 8004490:	f04f 0300 	mov.w	r3, #0
 8004494:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004498:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800449c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044a0:	ebb2 040a 	subs.w	r4, r2, sl
 80044a4:	eb63 050b 	sbc.w	r5, r3, fp
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	f04f 0300 	mov.w	r3, #0
 80044b0:	00eb      	lsls	r3, r5, #3
 80044b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044b6:	00e2      	lsls	r2, r4, #3
 80044b8:	4614      	mov	r4, r2
 80044ba:	461d      	mov	r5, r3
 80044bc:	4643      	mov	r3, r8
 80044be:	18e3      	adds	r3, r4, r3
 80044c0:	603b      	str	r3, [r7, #0]
 80044c2:	464b      	mov	r3, r9
 80044c4:	eb45 0303 	adc.w	r3, r5, r3
 80044c8:	607b      	str	r3, [r7, #4]
 80044ca:	f04f 0200 	mov.w	r2, #0
 80044ce:	f04f 0300 	mov.w	r3, #0
 80044d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044d6:	4629      	mov	r1, r5
 80044d8:	028b      	lsls	r3, r1, #10
 80044da:	4621      	mov	r1, r4
 80044dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044e0:	4621      	mov	r1, r4
 80044e2:	028a      	lsls	r2, r1, #10
 80044e4:	4610      	mov	r0, r2
 80044e6:	4619      	mov	r1, r3
 80044e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ea:	2200      	movs	r2, #0
 80044ec:	61bb      	str	r3, [r7, #24]
 80044ee:	61fa      	str	r2, [r7, #28]
 80044f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044f4:	f7fb febc 	bl	8000270 <__aeabi_uldivmod>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4613      	mov	r3, r2
 80044fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004500:	4b0b      	ldr	r3, [pc, #44]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x200>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	0c1b      	lsrs	r3, r3, #16
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	3301      	adds	r3, #1
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004510:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004514:	fbb2 f3f3 	udiv	r3, r2, r3
 8004518:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800451a:	e002      	b.n	8004522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800451c:	4b05      	ldr	r3, [pc, #20]	@ (8004534 <HAL_RCC_GetSysClockFreq+0x204>)
 800451e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004522:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004524:	4618      	mov	r0, r3
 8004526:	3750      	adds	r7, #80	@ 0x50
 8004528:	46bd      	mov	sp, r7
 800452a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800452e:	bf00      	nop
 8004530:	40023800 	.word	0x40023800
 8004534:	00f42400 	.word	0x00f42400
 8004538:	007a1200 	.word	0x007a1200

0800453c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e041      	b.n	80045d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d106      	bne.n	8004568 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7fe fef6 	bl	8003354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3304      	adds	r3, #4
 8004578:	4619      	mov	r1, r3
 800457a:	4610      	mov	r0, r2
 800457c:	f000 f9b6 	bl	80048ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
	...

080045dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d001      	beq.n	80045f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e04e      	b.n	8004692 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0201 	orr.w	r2, r2, #1
 800460a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a23      	ldr	r2, [pc, #140]	@ (80046a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d022      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800461e:	d01d      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a1f      	ldr	r2, [pc, #124]	@ (80046a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d018      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a1e      	ldr	r2, [pc, #120]	@ (80046a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d013      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a1c      	ldr	r2, [pc, #112]	@ (80046ac <HAL_TIM_Base_Start_IT+0xd0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00e      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a1b      	ldr	r2, [pc, #108]	@ (80046b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d009      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a19      	ldr	r2, [pc, #100]	@ (80046b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d004      	beq.n	800465c <HAL_TIM_Base_Start_IT+0x80>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d111      	bne.n	8004680 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2b06      	cmp	r3, #6
 800466c:	d010      	beq.n	8004690 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f042 0201 	orr.w	r2, r2, #1
 800467c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800467e:	e007      	b.n	8004690 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0201 	orr.w	r2, r2, #1
 800468e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40000800 	.word	0x40000800
 80046ac:	40000c00 	.word	0x40000c00
 80046b0:	40010400 	.word	0x40010400
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40001800 	.word	0x40001800

080046bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d020      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d01b      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0202 	mvn.w	r2, #2
 80046f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 f8d2 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 800470c:	e005      	b.n	800471a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f8c4 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f8d5 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b00      	cmp	r3, #0
 8004728:	d020      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01b      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0204 	mvn.w	r2, #4
 800473c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2202      	movs	r2, #2
 8004742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f8ac 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 8004758:	e005      	b.n	8004766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f89e 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f8af 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d020      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01b      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0208 	mvn.w	r2, #8
 8004788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 f886 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 80047a4:	e005      	b.n	80047b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f878 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f889 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d020      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01b      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0210 	mvn.w	r2, #16
 80047d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2208      	movs	r2, #8
 80047da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f860 	bl	80048b0 <HAL_TIM_IC_CaptureCallback>
 80047f0:	e005      	b.n	80047fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f852 	bl	800489c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f863 	bl	80048c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00c      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d007      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0201 	mvn.w	r2, #1
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fe fba0 	bl	8002f68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00c      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f982 	bl	8004b50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f834 	bl	80048d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f06f 0220 	mvn.w	r2, #32
 800488c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f954 	bl	8004b3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004894:	bf00      	nop
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a46      	ldr	r2, [pc, #280]	@ (8004a18 <TIM_Base_SetConfig+0x12c>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d013      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490a:	d00f      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a43      	ldr	r2, [pc, #268]	@ (8004a1c <TIM_Base_SetConfig+0x130>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d00b      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a42      	ldr	r2, [pc, #264]	@ (8004a20 <TIM_Base_SetConfig+0x134>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d007      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a41      	ldr	r2, [pc, #260]	@ (8004a24 <TIM_Base_SetConfig+0x138>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d003      	beq.n	800492c <TIM_Base_SetConfig+0x40>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a40      	ldr	r2, [pc, #256]	@ (8004a28 <TIM_Base_SetConfig+0x13c>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d108      	bne.n	800493e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a35      	ldr	r2, [pc, #212]	@ (8004a18 <TIM_Base_SetConfig+0x12c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d02b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494c:	d027      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a32      	ldr	r2, [pc, #200]	@ (8004a1c <TIM_Base_SetConfig+0x130>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d023      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a31      	ldr	r2, [pc, #196]	@ (8004a20 <TIM_Base_SetConfig+0x134>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d01f      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a30      	ldr	r2, [pc, #192]	@ (8004a24 <TIM_Base_SetConfig+0x138>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d01b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2f      	ldr	r2, [pc, #188]	@ (8004a28 <TIM_Base_SetConfig+0x13c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d017      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a2e      	ldr	r2, [pc, #184]	@ (8004a2c <TIM_Base_SetConfig+0x140>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a2d      	ldr	r2, [pc, #180]	@ (8004a30 <TIM_Base_SetConfig+0x144>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00f      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a2c      	ldr	r2, [pc, #176]	@ (8004a34 <TIM_Base_SetConfig+0x148>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00b      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a2b      	ldr	r2, [pc, #172]	@ (8004a38 <TIM_Base_SetConfig+0x14c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d007      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a2a      	ldr	r2, [pc, #168]	@ (8004a3c <TIM_Base_SetConfig+0x150>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a29      	ldr	r2, [pc, #164]	@ (8004a40 <TIM_Base_SetConfig+0x154>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a10      	ldr	r2, [pc, #64]	@ (8004a18 <TIM_Base_SetConfig+0x12c>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_Base_SetConfig+0xf8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a12      	ldr	r2, [pc, #72]	@ (8004a28 <TIM_Base_SetConfig+0x13c>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d103      	bne.n	80049ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d105      	bne.n	8004a0a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f023 0201 	bic.w	r2, r3, #1
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	611a      	str	r2, [r3, #16]
  }
}
 8004a0a:	bf00      	nop
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40010400 	.word	0x40010400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40014400 	.word	0x40014400
 8004a34:	40014800 	.word	0x40014800
 8004a38:	40001800 	.word	0x40001800
 8004a3c:	40001c00 	.word	0x40001c00
 8004a40:	40002000 	.word	0x40002000

08004a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e05a      	b.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2202      	movs	r2, #2
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a21      	ldr	r2, [pc, #132]	@ (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d022      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa8:	d01d      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a1d      	ldr	r2, [pc, #116]	@ (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d018      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d013      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d00e      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a18      	ldr	r2, [pc, #96]	@ (8004b30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d009      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a17      	ldr	r2, [pc, #92]	@ (8004b34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d004      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a15      	ldr	r2, [pc, #84]	@ (8004b38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d10c      	bne.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40010000 	.word	0x40010000
 8004b24:	40000400 	.word	0x40000400
 8004b28:	40000800 	.word	0x40000800
 8004b2c:	40000c00 	.word	0x40000c00
 8004b30:	40010400 	.word	0x40010400
 8004b34:	40014000 	.word	0x40014000
 8004b38:	40001800 	.word	0x40001800

08004b3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <siprintf>:
 8004b64:	b40e      	push	{r1, r2, r3}
 8004b66:	b500      	push	{lr}
 8004b68:	b09c      	sub	sp, #112	@ 0x70
 8004b6a:	ab1d      	add	r3, sp, #116	@ 0x74
 8004b6c:	9002      	str	r0, [sp, #8]
 8004b6e:	9006      	str	r0, [sp, #24]
 8004b70:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b74:	4809      	ldr	r0, [pc, #36]	@ (8004b9c <siprintf+0x38>)
 8004b76:	9107      	str	r1, [sp, #28]
 8004b78:	9104      	str	r1, [sp, #16]
 8004b7a:	4909      	ldr	r1, [pc, #36]	@ (8004ba0 <siprintf+0x3c>)
 8004b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	6800      	ldr	r0, [r0, #0]
 8004b84:	9301      	str	r3, [sp, #4]
 8004b86:	a902      	add	r1, sp, #8
 8004b88:	f000 f994 	bl	8004eb4 <_svfiprintf_r>
 8004b8c:	9b02      	ldr	r3, [sp, #8]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	701a      	strb	r2, [r3, #0]
 8004b92:	b01c      	add	sp, #112	@ 0x70
 8004b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b98:	b003      	add	sp, #12
 8004b9a:	4770      	bx	lr
 8004b9c:	20000014 	.word	0x20000014
 8004ba0:	ffff0208 	.word	0xffff0208

08004ba4 <memset>:
 8004ba4:	4402      	add	r2, r0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d100      	bne.n	8004bae <memset+0xa>
 8004bac:	4770      	bx	lr
 8004bae:	f803 1b01 	strb.w	r1, [r3], #1
 8004bb2:	e7f9      	b.n	8004ba8 <memset+0x4>

08004bb4 <__errno>:
 8004bb4:	4b01      	ldr	r3, [pc, #4]	@ (8004bbc <__errno+0x8>)
 8004bb6:	6818      	ldr	r0, [r3, #0]
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	20000014 	.word	0x20000014

08004bc0 <__libc_init_array>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8004bf8 <__libc_init_array+0x38>)
 8004bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8004bfc <__libc_init_array+0x3c>)
 8004bc6:	1b64      	subs	r4, r4, r5
 8004bc8:	10a4      	asrs	r4, r4, #2
 8004bca:	2600      	movs	r6, #0
 8004bcc:	42a6      	cmp	r6, r4
 8004bce:	d109      	bne.n	8004be4 <__libc_init_array+0x24>
 8004bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8004c00 <__libc_init_array+0x40>)
 8004bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8004c04 <__libc_init_array+0x44>)
 8004bd4:	f000 fc66 	bl	80054a4 <_init>
 8004bd8:	1b64      	subs	r4, r4, r5
 8004bda:	10a4      	asrs	r4, r4, #2
 8004bdc:	2600      	movs	r6, #0
 8004bde:	42a6      	cmp	r6, r4
 8004be0:	d105      	bne.n	8004bee <__libc_init_array+0x2e>
 8004be2:	bd70      	pop	{r4, r5, r6, pc}
 8004be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004be8:	4798      	blx	r3
 8004bea:	3601      	adds	r6, #1
 8004bec:	e7ee      	b.n	8004bcc <__libc_init_array+0xc>
 8004bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf2:	4798      	blx	r3
 8004bf4:	3601      	adds	r6, #1
 8004bf6:	e7f2      	b.n	8004bde <__libc_init_array+0x1e>
 8004bf8:	080056b0 	.word	0x080056b0
 8004bfc:	080056b0 	.word	0x080056b0
 8004c00:	080056b0 	.word	0x080056b0
 8004c04:	080056b4 	.word	0x080056b4

08004c08 <__retarget_lock_acquire_recursive>:
 8004c08:	4770      	bx	lr

08004c0a <__retarget_lock_release_recursive>:
 8004c0a:	4770      	bx	lr

08004c0c <_free_r>:
 8004c0c:	b538      	push	{r3, r4, r5, lr}
 8004c0e:	4605      	mov	r5, r0
 8004c10:	2900      	cmp	r1, #0
 8004c12:	d041      	beq.n	8004c98 <_free_r+0x8c>
 8004c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c18:	1f0c      	subs	r4, r1, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bfb8      	it	lt
 8004c1e:	18e4      	addlt	r4, r4, r3
 8004c20:	f000 f8e0 	bl	8004de4 <__malloc_lock>
 8004c24:	4a1d      	ldr	r2, [pc, #116]	@ (8004c9c <_free_r+0x90>)
 8004c26:	6813      	ldr	r3, [r2, #0]
 8004c28:	b933      	cbnz	r3, 8004c38 <_free_r+0x2c>
 8004c2a:	6063      	str	r3, [r4, #4]
 8004c2c:	6014      	str	r4, [r2, #0]
 8004c2e:	4628      	mov	r0, r5
 8004c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c34:	f000 b8dc 	b.w	8004df0 <__malloc_unlock>
 8004c38:	42a3      	cmp	r3, r4
 8004c3a:	d908      	bls.n	8004c4e <_free_r+0x42>
 8004c3c:	6820      	ldr	r0, [r4, #0]
 8004c3e:	1821      	adds	r1, r4, r0
 8004c40:	428b      	cmp	r3, r1
 8004c42:	bf01      	itttt	eq
 8004c44:	6819      	ldreq	r1, [r3, #0]
 8004c46:	685b      	ldreq	r3, [r3, #4]
 8004c48:	1809      	addeq	r1, r1, r0
 8004c4a:	6021      	streq	r1, [r4, #0]
 8004c4c:	e7ed      	b.n	8004c2a <_free_r+0x1e>
 8004c4e:	461a      	mov	r2, r3
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	b10b      	cbz	r3, 8004c58 <_free_r+0x4c>
 8004c54:	42a3      	cmp	r3, r4
 8004c56:	d9fa      	bls.n	8004c4e <_free_r+0x42>
 8004c58:	6811      	ldr	r1, [r2, #0]
 8004c5a:	1850      	adds	r0, r2, r1
 8004c5c:	42a0      	cmp	r0, r4
 8004c5e:	d10b      	bne.n	8004c78 <_free_r+0x6c>
 8004c60:	6820      	ldr	r0, [r4, #0]
 8004c62:	4401      	add	r1, r0
 8004c64:	1850      	adds	r0, r2, r1
 8004c66:	4283      	cmp	r3, r0
 8004c68:	6011      	str	r1, [r2, #0]
 8004c6a:	d1e0      	bne.n	8004c2e <_free_r+0x22>
 8004c6c:	6818      	ldr	r0, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	6053      	str	r3, [r2, #4]
 8004c72:	4408      	add	r0, r1
 8004c74:	6010      	str	r0, [r2, #0]
 8004c76:	e7da      	b.n	8004c2e <_free_r+0x22>
 8004c78:	d902      	bls.n	8004c80 <_free_r+0x74>
 8004c7a:	230c      	movs	r3, #12
 8004c7c:	602b      	str	r3, [r5, #0]
 8004c7e:	e7d6      	b.n	8004c2e <_free_r+0x22>
 8004c80:	6820      	ldr	r0, [r4, #0]
 8004c82:	1821      	adds	r1, r4, r0
 8004c84:	428b      	cmp	r3, r1
 8004c86:	bf04      	itt	eq
 8004c88:	6819      	ldreq	r1, [r3, #0]
 8004c8a:	685b      	ldreq	r3, [r3, #4]
 8004c8c:	6063      	str	r3, [r4, #4]
 8004c8e:	bf04      	itt	eq
 8004c90:	1809      	addeq	r1, r1, r0
 8004c92:	6021      	streq	r1, [r4, #0]
 8004c94:	6054      	str	r4, [r2, #4]
 8004c96:	e7ca      	b.n	8004c2e <_free_r+0x22>
 8004c98:	bd38      	pop	{r3, r4, r5, pc}
 8004c9a:	bf00      	nop
 8004c9c:	200002c8 	.word	0x200002c8

08004ca0 <sbrk_aligned>:
 8004ca0:	b570      	push	{r4, r5, r6, lr}
 8004ca2:	4e0f      	ldr	r6, [pc, #60]	@ (8004ce0 <sbrk_aligned+0x40>)
 8004ca4:	460c      	mov	r4, r1
 8004ca6:	6831      	ldr	r1, [r6, #0]
 8004ca8:	4605      	mov	r5, r0
 8004caa:	b911      	cbnz	r1, 8004cb2 <sbrk_aligned+0x12>
 8004cac:	f000 fba6 	bl	80053fc <_sbrk_r>
 8004cb0:	6030      	str	r0, [r6, #0]
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	f000 fba1 	bl	80053fc <_sbrk_r>
 8004cba:	1c43      	adds	r3, r0, #1
 8004cbc:	d103      	bne.n	8004cc6 <sbrk_aligned+0x26>
 8004cbe:	f04f 34ff 	mov.w	r4, #4294967295
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	bd70      	pop	{r4, r5, r6, pc}
 8004cc6:	1cc4      	adds	r4, r0, #3
 8004cc8:	f024 0403 	bic.w	r4, r4, #3
 8004ccc:	42a0      	cmp	r0, r4
 8004cce:	d0f8      	beq.n	8004cc2 <sbrk_aligned+0x22>
 8004cd0:	1a21      	subs	r1, r4, r0
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	f000 fb92 	bl	80053fc <_sbrk_r>
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d1f2      	bne.n	8004cc2 <sbrk_aligned+0x22>
 8004cdc:	e7ef      	b.n	8004cbe <sbrk_aligned+0x1e>
 8004cde:	bf00      	nop
 8004ce0:	200002c4 	.word	0x200002c4

08004ce4 <_malloc_r>:
 8004ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ce8:	1ccd      	adds	r5, r1, #3
 8004cea:	f025 0503 	bic.w	r5, r5, #3
 8004cee:	3508      	adds	r5, #8
 8004cf0:	2d0c      	cmp	r5, #12
 8004cf2:	bf38      	it	cc
 8004cf4:	250c      	movcc	r5, #12
 8004cf6:	2d00      	cmp	r5, #0
 8004cf8:	4606      	mov	r6, r0
 8004cfa:	db01      	blt.n	8004d00 <_malloc_r+0x1c>
 8004cfc:	42a9      	cmp	r1, r5
 8004cfe:	d904      	bls.n	8004d0a <_malloc_r+0x26>
 8004d00:	230c      	movs	r3, #12
 8004d02:	6033      	str	r3, [r6, #0]
 8004d04:	2000      	movs	r0, #0
 8004d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004de0 <_malloc_r+0xfc>
 8004d0e:	f000 f869 	bl	8004de4 <__malloc_lock>
 8004d12:	f8d8 3000 	ldr.w	r3, [r8]
 8004d16:	461c      	mov	r4, r3
 8004d18:	bb44      	cbnz	r4, 8004d6c <_malloc_r+0x88>
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	4630      	mov	r0, r6
 8004d1e:	f7ff ffbf 	bl	8004ca0 <sbrk_aligned>
 8004d22:	1c43      	adds	r3, r0, #1
 8004d24:	4604      	mov	r4, r0
 8004d26:	d158      	bne.n	8004dda <_malloc_r+0xf6>
 8004d28:	f8d8 4000 	ldr.w	r4, [r8]
 8004d2c:	4627      	mov	r7, r4
 8004d2e:	2f00      	cmp	r7, #0
 8004d30:	d143      	bne.n	8004dba <_malloc_r+0xd6>
 8004d32:	2c00      	cmp	r4, #0
 8004d34:	d04b      	beq.n	8004dce <_malloc_r+0xea>
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	4639      	mov	r1, r7
 8004d3a:	4630      	mov	r0, r6
 8004d3c:	eb04 0903 	add.w	r9, r4, r3
 8004d40:	f000 fb5c 	bl	80053fc <_sbrk_r>
 8004d44:	4581      	cmp	r9, r0
 8004d46:	d142      	bne.n	8004dce <_malloc_r+0xea>
 8004d48:	6821      	ldr	r1, [r4, #0]
 8004d4a:	1a6d      	subs	r5, r5, r1
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f7ff ffa6 	bl	8004ca0 <sbrk_aligned>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d03a      	beq.n	8004dce <_malloc_r+0xea>
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	442b      	add	r3, r5
 8004d5c:	6023      	str	r3, [r4, #0]
 8004d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	bb62      	cbnz	r2, 8004dc0 <_malloc_r+0xdc>
 8004d66:	f8c8 7000 	str.w	r7, [r8]
 8004d6a:	e00f      	b.n	8004d8c <_malloc_r+0xa8>
 8004d6c:	6822      	ldr	r2, [r4, #0]
 8004d6e:	1b52      	subs	r2, r2, r5
 8004d70:	d420      	bmi.n	8004db4 <_malloc_r+0xd0>
 8004d72:	2a0b      	cmp	r2, #11
 8004d74:	d917      	bls.n	8004da6 <_malloc_r+0xc2>
 8004d76:	1961      	adds	r1, r4, r5
 8004d78:	42a3      	cmp	r3, r4
 8004d7a:	6025      	str	r5, [r4, #0]
 8004d7c:	bf18      	it	ne
 8004d7e:	6059      	strne	r1, [r3, #4]
 8004d80:	6863      	ldr	r3, [r4, #4]
 8004d82:	bf08      	it	eq
 8004d84:	f8c8 1000 	streq.w	r1, [r8]
 8004d88:	5162      	str	r2, [r4, r5]
 8004d8a:	604b      	str	r3, [r1, #4]
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f000 f82f 	bl	8004df0 <__malloc_unlock>
 8004d92:	f104 000b 	add.w	r0, r4, #11
 8004d96:	1d23      	adds	r3, r4, #4
 8004d98:	f020 0007 	bic.w	r0, r0, #7
 8004d9c:	1ac2      	subs	r2, r0, r3
 8004d9e:	bf1c      	itt	ne
 8004da0:	1a1b      	subne	r3, r3, r0
 8004da2:	50a3      	strne	r3, [r4, r2]
 8004da4:	e7af      	b.n	8004d06 <_malloc_r+0x22>
 8004da6:	6862      	ldr	r2, [r4, #4]
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	bf0c      	ite	eq
 8004dac:	f8c8 2000 	streq.w	r2, [r8]
 8004db0:	605a      	strne	r2, [r3, #4]
 8004db2:	e7eb      	b.n	8004d8c <_malloc_r+0xa8>
 8004db4:	4623      	mov	r3, r4
 8004db6:	6864      	ldr	r4, [r4, #4]
 8004db8:	e7ae      	b.n	8004d18 <_malloc_r+0x34>
 8004dba:	463c      	mov	r4, r7
 8004dbc:	687f      	ldr	r7, [r7, #4]
 8004dbe:	e7b6      	b.n	8004d2e <_malloc_r+0x4a>
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	42a3      	cmp	r3, r4
 8004dc6:	d1fb      	bne.n	8004dc0 <_malloc_r+0xdc>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6053      	str	r3, [r2, #4]
 8004dcc:	e7de      	b.n	8004d8c <_malloc_r+0xa8>
 8004dce:	230c      	movs	r3, #12
 8004dd0:	6033      	str	r3, [r6, #0]
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f000 f80c 	bl	8004df0 <__malloc_unlock>
 8004dd8:	e794      	b.n	8004d04 <_malloc_r+0x20>
 8004dda:	6005      	str	r5, [r0, #0]
 8004ddc:	e7d6      	b.n	8004d8c <_malloc_r+0xa8>
 8004dde:	bf00      	nop
 8004de0:	200002c8 	.word	0x200002c8

08004de4 <__malloc_lock>:
 8004de4:	4801      	ldr	r0, [pc, #4]	@ (8004dec <__malloc_lock+0x8>)
 8004de6:	f7ff bf0f 	b.w	8004c08 <__retarget_lock_acquire_recursive>
 8004dea:	bf00      	nop
 8004dec:	200002c0 	.word	0x200002c0

08004df0 <__malloc_unlock>:
 8004df0:	4801      	ldr	r0, [pc, #4]	@ (8004df8 <__malloc_unlock+0x8>)
 8004df2:	f7ff bf0a 	b.w	8004c0a <__retarget_lock_release_recursive>
 8004df6:	bf00      	nop
 8004df8:	200002c0 	.word	0x200002c0

08004dfc <__ssputs_r>:
 8004dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e00:	688e      	ldr	r6, [r1, #8]
 8004e02:	461f      	mov	r7, r3
 8004e04:	42be      	cmp	r6, r7
 8004e06:	680b      	ldr	r3, [r1, #0]
 8004e08:	4682      	mov	sl, r0
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	4690      	mov	r8, r2
 8004e0e:	d82d      	bhi.n	8004e6c <__ssputs_r+0x70>
 8004e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004e18:	d026      	beq.n	8004e68 <__ssputs_r+0x6c>
 8004e1a:	6965      	ldr	r5, [r4, #20]
 8004e1c:	6909      	ldr	r1, [r1, #16]
 8004e1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e22:	eba3 0901 	sub.w	r9, r3, r1
 8004e26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e2a:	1c7b      	adds	r3, r7, #1
 8004e2c:	444b      	add	r3, r9
 8004e2e:	106d      	asrs	r5, r5, #1
 8004e30:	429d      	cmp	r5, r3
 8004e32:	bf38      	it	cc
 8004e34:	461d      	movcc	r5, r3
 8004e36:	0553      	lsls	r3, r2, #21
 8004e38:	d527      	bpl.n	8004e8a <__ssputs_r+0x8e>
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	f7ff ff52 	bl	8004ce4 <_malloc_r>
 8004e40:	4606      	mov	r6, r0
 8004e42:	b360      	cbz	r0, 8004e9e <__ssputs_r+0xa2>
 8004e44:	6921      	ldr	r1, [r4, #16]
 8004e46:	464a      	mov	r2, r9
 8004e48:	f000 fae8 	bl	800541c <memcpy>
 8004e4c:	89a3      	ldrh	r3, [r4, #12]
 8004e4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e56:	81a3      	strh	r3, [r4, #12]
 8004e58:	6126      	str	r6, [r4, #16]
 8004e5a:	6165      	str	r5, [r4, #20]
 8004e5c:	444e      	add	r6, r9
 8004e5e:	eba5 0509 	sub.w	r5, r5, r9
 8004e62:	6026      	str	r6, [r4, #0]
 8004e64:	60a5      	str	r5, [r4, #8]
 8004e66:	463e      	mov	r6, r7
 8004e68:	42be      	cmp	r6, r7
 8004e6a:	d900      	bls.n	8004e6e <__ssputs_r+0x72>
 8004e6c:	463e      	mov	r6, r7
 8004e6e:	6820      	ldr	r0, [r4, #0]
 8004e70:	4632      	mov	r2, r6
 8004e72:	4641      	mov	r1, r8
 8004e74:	f000 faa8 	bl	80053c8 <memmove>
 8004e78:	68a3      	ldr	r3, [r4, #8]
 8004e7a:	1b9b      	subs	r3, r3, r6
 8004e7c:	60a3      	str	r3, [r4, #8]
 8004e7e:	6823      	ldr	r3, [r4, #0]
 8004e80:	4433      	add	r3, r6
 8004e82:	6023      	str	r3, [r4, #0]
 8004e84:	2000      	movs	r0, #0
 8004e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e8a:	462a      	mov	r2, r5
 8004e8c:	f000 fad4 	bl	8005438 <_realloc_r>
 8004e90:	4606      	mov	r6, r0
 8004e92:	2800      	cmp	r0, #0
 8004e94:	d1e0      	bne.n	8004e58 <__ssputs_r+0x5c>
 8004e96:	6921      	ldr	r1, [r4, #16]
 8004e98:	4650      	mov	r0, sl
 8004e9a:	f7ff feb7 	bl	8004c0c <_free_r>
 8004e9e:	230c      	movs	r3, #12
 8004ea0:	f8ca 3000 	str.w	r3, [sl]
 8004ea4:	89a3      	ldrh	r3, [r4, #12]
 8004ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eaa:	81a3      	strh	r3, [r4, #12]
 8004eac:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb0:	e7e9      	b.n	8004e86 <__ssputs_r+0x8a>
	...

08004eb4 <_svfiprintf_r>:
 8004eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb8:	4698      	mov	r8, r3
 8004eba:	898b      	ldrh	r3, [r1, #12]
 8004ebc:	061b      	lsls	r3, r3, #24
 8004ebe:	b09d      	sub	sp, #116	@ 0x74
 8004ec0:	4607      	mov	r7, r0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	4614      	mov	r4, r2
 8004ec6:	d510      	bpl.n	8004eea <_svfiprintf_r+0x36>
 8004ec8:	690b      	ldr	r3, [r1, #16]
 8004eca:	b973      	cbnz	r3, 8004eea <_svfiprintf_r+0x36>
 8004ecc:	2140      	movs	r1, #64	@ 0x40
 8004ece:	f7ff ff09 	bl	8004ce4 <_malloc_r>
 8004ed2:	6028      	str	r0, [r5, #0]
 8004ed4:	6128      	str	r0, [r5, #16]
 8004ed6:	b930      	cbnz	r0, 8004ee6 <_svfiprintf_r+0x32>
 8004ed8:	230c      	movs	r3, #12
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee0:	b01d      	add	sp, #116	@ 0x74
 8004ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee6:	2340      	movs	r3, #64	@ 0x40
 8004ee8:	616b      	str	r3, [r5, #20]
 8004eea:	2300      	movs	r3, #0
 8004eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eee:	2320      	movs	r3, #32
 8004ef0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ef4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ef8:	2330      	movs	r3, #48	@ 0x30
 8004efa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005098 <_svfiprintf_r+0x1e4>
 8004efe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f02:	f04f 0901 	mov.w	r9, #1
 8004f06:	4623      	mov	r3, r4
 8004f08:	469a      	mov	sl, r3
 8004f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f0e:	b10a      	cbz	r2, 8004f14 <_svfiprintf_r+0x60>
 8004f10:	2a25      	cmp	r2, #37	@ 0x25
 8004f12:	d1f9      	bne.n	8004f08 <_svfiprintf_r+0x54>
 8004f14:	ebba 0b04 	subs.w	fp, sl, r4
 8004f18:	d00b      	beq.n	8004f32 <_svfiprintf_r+0x7e>
 8004f1a:	465b      	mov	r3, fp
 8004f1c:	4622      	mov	r2, r4
 8004f1e:	4629      	mov	r1, r5
 8004f20:	4638      	mov	r0, r7
 8004f22:	f7ff ff6b 	bl	8004dfc <__ssputs_r>
 8004f26:	3001      	adds	r0, #1
 8004f28:	f000 80a7 	beq.w	800507a <_svfiprintf_r+0x1c6>
 8004f2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f2e:	445a      	add	r2, fp
 8004f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f32:	f89a 3000 	ldrb.w	r3, [sl]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 809f 	beq.w	800507a <_svfiprintf_r+0x1c6>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f46:	f10a 0a01 	add.w	sl, sl, #1
 8004f4a:	9304      	str	r3, [sp, #16]
 8004f4c:	9307      	str	r3, [sp, #28]
 8004f4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f52:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f54:	4654      	mov	r4, sl
 8004f56:	2205      	movs	r2, #5
 8004f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f5c:	484e      	ldr	r0, [pc, #312]	@ (8005098 <_svfiprintf_r+0x1e4>)
 8004f5e:	f7fb f937 	bl	80001d0 <memchr>
 8004f62:	9a04      	ldr	r2, [sp, #16]
 8004f64:	b9d8      	cbnz	r0, 8004f9e <_svfiprintf_r+0xea>
 8004f66:	06d0      	lsls	r0, r2, #27
 8004f68:	bf44      	itt	mi
 8004f6a:	2320      	movmi	r3, #32
 8004f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f70:	0711      	lsls	r1, r2, #28
 8004f72:	bf44      	itt	mi
 8004f74:	232b      	movmi	r3, #43	@ 0x2b
 8004f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8004f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f80:	d015      	beq.n	8004fae <_svfiprintf_r+0xfa>
 8004f82:	9a07      	ldr	r2, [sp, #28]
 8004f84:	4654      	mov	r4, sl
 8004f86:	2000      	movs	r0, #0
 8004f88:	f04f 0c0a 	mov.w	ip, #10
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f92:	3b30      	subs	r3, #48	@ 0x30
 8004f94:	2b09      	cmp	r3, #9
 8004f96:	d94b      	bls.n	8005030 <_svfiprintf_r+0x17c>
 8004f98:	b1b0      	cbz	r0, 8004fc8 <_svfiprintf_r+0x114>
 8004f9a:	9207      	str	r2, [sp, #28]
 8004f9c:	e014      	b.n	8004fc8 <_svfiprintf_r+0x114>
 8004f9e:	eba0 0308 	sub.w	r3, r0, r8
 8004fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	9304      	str	r3, [sp, #16]
 8004faa:	46a2      	mov	sl, r4
 8004fac:	e7d2      	b.n	8004f54 <_svfiprintf_r+0xa0>
 8004fae:	9b03      	ldr	r3, [sp, #12]
 8004fb0:	1d19      	adds	r1, r3, #4
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	9103      	str	r1, [sp, #12]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	bfbb      	ittet	lt
 8004fba:	425b      	neglt	r3, r3
 8004fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8004fc0:	9307      	strge	r3, [sp, #28]
 8004fc2:	9307      	strlt	r3, [sp, #28]
 8004fc4:	bfb8      	it	lt
 8004fc6:	9204      	strlt	r2, [sp, #16]
 8004fc8:	7823      	ldrb	r3, [r4, #0]
 8004fca:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fcc:	d10a      	bne.n	8004fe4 <_svfiprintf_r+0x130>
 8004fce:	7863      	ldrb	r3, [r4, #1]
 8004fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fd2:	d132      	bne.n	800503a <_svfiprintf_r+0x186>
 8004fd4:	9b03      	ldr	r3, [sp, #12]
 8004fd6:	1d1a      	adds	r2, r3, #4
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	9203      	str	r2, [sp, #12]
 8004fdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fe0:	3402      	adds	r4, #2
 8004fe2:	9305      	str	r3, [sp, #20]
 8004fe4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80050a8 <_svfiprintf_r+0x1f4>
 8004fe8:	7821      	ldrb	r1, [r4, #0]
 8004fea:	2203      	movs	r2, #3
 8004fec:	4650      	mov	r0, sl
 8004fee:	f7fb f8ef 	bl	80001d0 <memchr>
 8004ff2:	b138      	cbz	r0, 8005004 <_svfiprintf_r+0x150>
 8004ff4:	9b04      	ldr	r3, [sp, #16]
 8004ff6:	eba0 000a 	sub.w	r0, r0, sl
 8004ffa:	2240      	movs	r2, #64	@ 0x40
 8004ffc:	4082      	lsls	r2, r0
 8004ffe:	4313      	orrs	r3, r2
 8005000:	3401      	adds	r4, #1
 8005002:	9304      	str	r3, [sp, #16]
 8005004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005008:	4824      	ldr	r0, [pc, #144]	@ (800509c <_svfiprintf_r+0x1e8>)
 800500a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800500e:	2206      	movs	r2, #6
 8005010:	f7fb f8de 	bl	80001d0 <memchr>
 8005014:	2800      	cmp	r0, #0
 8005016:	d036      	beq.n	8005086 <_svfiprintf_r+0x1d2>
 8005018:	4b21      	ldr	r3, [pc, #132]	@ (80050a0 <_svfiprintf_r+0x1ec>)
 800501a:	bb1b      	cbnz	r3, 8005064 <_svfiprintf_r+0x1b0>
 800501c:	9b03      	ldr	r3, [sp, #12]
 800501e:	3307      	adds	r3, #7
 8005020:	f023 0307 	bic.w	r3, r3, #7
 8005024:	3308      	adds	r3, #8
 8005026:	9303      	str	r3, [sp, #12]
 8005028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800502a:	4433      	add	r3, r6
 800502c:	9309      	str	r3, [sp, #36]	@ 0x24
 800502e:	e76a      	b.n	8004f06 <_svfiprintf_r+0x52>
 8005030:	fb0c 3202 	mla	r2, ip, r2, r3
 8005034:	460c      	mov	r4, r1
 8005036:	2001      	movs	r0, #1
 8005038:	e7a8      	b.n	8004f8c <_svfiprintf_r+0xd8>
 800503a:	2300      	movs	r3, #0
 800503c:	3401      	adds	r4, #1
 800503e:	9305      	str	r3, [sp, #20]
 8005040:	4619      	mov	r1, r3
 8005042:	f04f 0c0a 	mov.w	ip, #10
 8005046:	4620      	mov	r0, r4
 8005048:	f810 2b01 	ldrb.w	r2, [r0], #1
 800504c:	3a30      	subs	r2, #48	@ 0x30
 800504e:	2a09      	cmp	r2, #9
 8005050:	d903      	bls.n	800505a <_svfiprintf_r+0x1a6>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d0c6      	beq.n	8004fe4 <_svfiprintf_r+0x130>
 8005056:	9105      	str	r1, [sp, #20]
 8005058:	e7c4      	b.n	8004fe4 <_svfiprintf_r+0x130>
 800505a:	fb0c 2101 	mla	r1, ip, r1, r2
 800505e:	4604      	mov	r4, r0
 8005060:	2301      	movs	r3, #1
 8005062:	e7f0      	b.n	8005046 <_svfiprintf_r+0x192>
 8005064:	ab03      	add	r3, sp, #12
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	462a      	mov	r2, r5
 800506a:	4b0e      	ldr	r3, [pc, #56]	@ (80050a4 <_svfiprintf_r+0x1f0>)
 800506c:	a904      	add	r1, sp, #16
 800506e:	4638      	mov	r0, r7
 8005070:	f3af 8000 	nop.w
 8005074:	1c42      	adds	r2, r0, #1
 8005076:	4606      	mov	r6, r0
 8005078:	d1d6      	bne.n	8005028 <_svfiprintf_r+0x174>
 800507a:	89ab      	ldrh	r3, [r5, #12]
 800507c:	065b      	lsls	r3, r3, #25
 800507e:	f53f af2d 	bmi.w	8004edc <_svfiprintf_r+0x28>
 8005082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005084:	e72c      	b.n	8004ee0 <_svfiprintf_r+0x2c>
 8005086:	ab03      	add	r3, sp, #12
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	462a      	mov	r2, r5
 800508c:	4b05      	ldr	r3, [pc, #20]	@ (80050a4 <_svfiprintf_r+0x1f0>)
 800508e:	a904      	add	r1, sp, #16
 8005090:	4638      	mov	r0, r7
 8005092:	f000 f879 	bl	8005188 <_printf_i>
 8005096:	e7ed      	b.n	8005074 <_svfiprintf_r+0x1c0>
 8005098:	08005674 	.word	0x08005674
 800509c:	0800567e 	.word	0x0800567e
 80050a0:	00000000 	.word	0x00000000
 80050a4:	08004dfd 	.word	0x08004dfd
 80050a8:	0800567a 	.word	0x0800567a

080050ac <_printf_common>:
 80050ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b0:	4616      	mov	r6, r2
 80050b2:	4698      	mov	r8, r3
 80050b4:	688a      	ldr	r2, [r1, #8]
 80050b6:	690b      	ldr	r3, [r1, #16]
 80050b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050bc:	4293      	cmp	r3, r2
 80050be:	bfb8      	it	lt
 80050c0:	4613      	movlt	r3, r2
 80050c2:	6033      	str	r3, [r6, #0]
 80050c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050c8:	4607      	mov	r7, r0
 80050ca:	460c      	mov	r4, r1
 80050cc:	b10a      	cbz	r2, 80050d2 <_printf_common+0x26>
 80050ce:	3301      	adds	r3, #1
 80050d0:	6033      	str	r3, [r6, #0]
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	0699      	lsls	r1, r3, #26
 80050d6:	bf42      	ittt	mi
 80050d8:	6833      	ldrmi	r3, [r6, #0]
 80050da:	3302      	addmi	r3, #2
 80050dc:	6033      	strmi	r3, [r6, #0]
 80050de:	6825      	ldr	r5, [r4, #0]
 80050e0:	f015 0506 	ands.w	r5, r5, #6
 80050e4:	d106      	bne.n	80050f4 <_printf_common+0x48>
 80050e6:	f104 0a19 	add.w	sl, r4, #25
 80050ea:	68e3      	ldr	r3, [r4, #12]
 80050ec:	6832      	ldr	r2, [r6, #0]
 80050ee:	1a9b      	subs	r3, r3, r2
 80050f0:	42ab      	cmp	r3, r5
 80050f2:	dc26      	bgt.n	8005142 <_printf_common+0x96>
 80050f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	3b00      	subs	r3, #0
 80050fc:	bf18      	it	ne
 80050fe:	2301      	movne	r3, #1
 8005100:	0692      	lsls	r2, r2, #26
 8005102:	d42b      	bmi.n	800515c <_printf_common+0xb0>
 8005104:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005108:	4641      	mov	r1, r8
 800510a:	4638      	mov	r0, r7
 800510c:	47c8      	blx	r9
 800510e:	3001      	adds	r0, #1
 8005110:	d01e      	beq.n	8005150 <_printf_common+0xa4>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	6922      	ldr	r2, [r4, #16]
 8005116:	f003 0306 	and.w	r3, r3, #6
 800511a:	2b04      	cmp	r3, #4
 800511c:	bf02      	ittt	eq
 800511e:	68e5      	ldreq	r5, [r4, #12]
 8005120:	6833      	ldreq	r3, [r6, #0]
 8005122:	1aed      	subeq	r5, r5, r3
 8005124:	68a3      	ldr	r3, [r4, #8]
 8005126:	bf0c      	ite	eq
 8005128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800512c:	2500      	movne	r5, #0
 800512e:	4293      	cmp	r3, r2
 8005130:	bfc4      	itt	gt
 8005132:	1a9b      	subgt	r3, r3, r2
 8005134:	18ed      	addgt	r5, r5, r3
 8005136:	2600      	movs	r6, #0
 8005138:	341a      	adds	r4, #26
 800513a:	42b5      	cmp	r5, r6
 800513c:	d11a      	bne.n	8005174 <_printf_common+0xc8>
 800513e:	2000      	movs	r0, #0
 8005140:	e008      	b.n	8005154 <_printf_common+0xa8>
 8005142:	2301      	movs	r3, #1
 8005144:	4652      	mov	r2, sl
 8005146:	4641      	mov	r1, r8
 8005148:	4638      	mov	r0, r7
 800514a:	47c8      	blx	r9
 800514c:	3001      	adds	r0, #1
 800514e:	d103      	bne.n	8005158 <_printf_common+0xac>
 8005150:	f04f 30ff 	mov.w	r0, #4294967295
 8005154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005158:	3501      	adds	r5, #1
 800515a:	e7c6      	b.n	80050ea <_printf_common+0x3e>
 800515c:	18e1      	adds	r1, r4, r3
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	2030      	movs	r0, #48	@ 0x30
 8005162:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005166:	4422      	add	r2, r4
 8005168:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800516c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005170:	3302      	adds	r3, #2
 8005172:	e7c7      	b.n	8005104 <_printf_common+0x58>
 8005174:	2301      	movs	r3, #1
 8005176:	4622      	mov	r2, r4
 8005178:	4641      	mov	r1, r8
 800517a:	4638      	mov	r0, r7
 800517c:	47c8      	blx	r9
 800517e:	3001      	adds	r0, #1
 8005180:	d0e6      	beq.n	8005150 <_printf_common+0xa4>
 8005182:	3601      	adds	r6, #1
 8005184:	e7d9      	b.n	800513a <_printf_common+0x8e>
	...

08005188 <_printf_i>:
 8005188:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800518c:	7e0f      	ldrb	r7, [r1, #24]
 800518e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005190:	2f78      	cmp	r7, #120	@ 0x78
 8005192:	4691      	mov	r9, r2
 8005194:	4680      	mov	r8, r0
 8005196:	460c      	mov	r4, r1
 8005198:	469a      	mov	sl, r3
 800519a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800519e:	d807      	bhi.n	80051b0 <_printf_i+0x28>
 80051a0:	2f62      	cmp	r7, #98	@ 0x62
 80051a2:	d80a      	bhi.n	80051ba <_printf_i+0x32>
 80051a4:	2f00      	cmp	r7, #0
 80051a6:	f000 80d2 	beq.w	800534e <_printf_i+0x1c6>
 80051aa:	2f58      	cmp	r7, #88	@ 0x58
 80051ac:	f000 80b9 	beq.w	8005322 <_printf_i+0x19a>
 80051b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051b8:	e03a      	b.n	8005230 <_printf_i+0xa8>
 80051ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051be:	2b15      	cmp	r3, #21
 80051c0:	d8f6      	bhi.n	80051b0 <_printf_i+0x28>
 80051c2:	a101      	add	r1, pc, #4	@ (adr r1, 80051c8 <_printf_i+0x40>)
 80051c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051c8:	08005221 	.word	0x08005221
 80051cc:	08005235 	.word	0x08005235
 80051d0:	080051b1 	.word	0x080051b1
 80051d4:	080051b1 	.word	0x080051b1
 80051d8:	080051b1 	.word	0x080051b1
 80051dc:	080051b1 	.word	0x080051b1
 80051e0:	08005235 	.word	0x08005235
 80051e4:	080051b1 	.word	0x080051b1
 80051e8:	080051b1 	.word	0x080051b1
 80051ec:	080051b1 	.word	0x080051b1
 80051f0:	080051b1 	.word	0x080051b1
 80051f4:	08005335 	.word	0x08005335
 80051f8:	0800525f 	.word	0x0800525f
 80051fc:	080052ef 	.word	0x080052ef
 8005200:	080051b1 	.word	0x080051b1
 8005204:	080051b1 	.word	0x080051b1
 8005208:	08005357 	.word	0x08005357
 800520c:	080051b1 	.word	0x080051b1
 8005210:	0800525f 	.word	0x0800525f
 8005214:	080051b1 	.word	0x080051b1
 8005218:	080051b1 	.word	0x080051b1
 800521c:	080052f7 	.word	0x080052f7
 8005220:	6833      	ldr	r3, [r6, #0]
 8005222:	1d1a      	adds	r2, r3, #4
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6032      	str	r2, [r6, #0]
 8005228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800522c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005230:	2301      	movs	r3, #1
 8005232:	e09d      	b.n	8005370 <_printf_i+0x1e8>
 8005234:	6833      	ldr	r3, [r6, #0]
 8005236:	6820      	ldr	r0, [r4, #0]
 8005238:	1d19      	adds	r1, r3, #4
 800523a:	6031      	str	r1, [r6, #0]
 800523c:	0606      	lsls	r6, r0, #24
 800523e:	d501      	bpl.n	8005244 <_printf_i+0xbc>
 8005240:	681d      	ldr	r5, [r3, #0]
 8005242:	e003      	b.n	800524c <_printf_i+0xc4>
 8005244:	0645      	lsls	r5, r0, #25
 8005246:	d5fb      	bpl.n	8005240 <_printf_i+0xb8>
 8005248:	f9b3 5000 	ldrsh.w	r5, [r3]
 800524c:	2d00      	cmp	r5, #0
 800524e:	da03      	bge.n	8005258 <_printf_i+0xd0>
 8005250:	232d      	movs	r3, #45	@ 0x2d
 8005252:	426d      	negs	r5, r5
 8005254:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005258:	4859      	ldr	r0, [pc, #356]	@ (80053c0 <_printf_i+0x238>)
 800525a:	230a      	movs	r3, #10
 800525c:	e011      	b.n	8005282 <_printf_i+0xfa>
 800525e:	6821      	ldr	r1, [r4, #0]
 8005260:	6833      	ldr	r3, [r6, #0]
 8005262:	0608      	lsls	r0, r1, #24
 8005264:	f853 5b04 	ldr.w	r5, [r3], #4
 8005268:	d402      	bmi.n	8005270 <_printf_i+0xe8>
 800526a:	0649      	lsls	r1, r1, #25
 800526c:	bf48      	it	mi
 800526e:	b2ad      	uxthmi	r5, r5
 8005270:	2f6f      	cmp	r7, #111	@ 0x6f
 8005272:	4853      	ldr	r0, [pc, #332]	@ (80053c0 <_printf_i+0x238>)
 8005274:	6033      	str	r3, [r6, #0]
 8005276:	bf14      	ite	ne
 8005278:	230a      	movne	r3, #10
 800527a:	2308      	moveq	r3, #8
 800527c:	2100      	movs	r1, #0
 800527e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005282:	6866      	ldr	r6, [r4, #4]
 8005284:	60a6      	str	r6, [r4, #8]
 8005286:	2e00      	cmp	r6, #0
 8005288:	bfa2      	ittt	ge
 800528a:	6821      	ldrge	r1, [r4, #0]
 800528c:	f021 0104 	bicge.w	r1, r1, #4
 8005290:	6021      	strge	r1, [r4, #0]
 8005292:	b90d      	cbnz	r5, 8005298 <_printf_i+0x110>
 8005294:	2e00      	cmp	r6, #0
 8005296:	d04b      	beq.n	8005330 <_printf_i+0x1a8>
 8005298:	4616      	mov	r6, r2
 800529a:	fbb5 f1f3 	udiv	r1, r5, r3
 800529e:	fb03 5711 	mls	r7, r3, r1, r5
 80052a2:	5dc7      	ldrb	r7, [r0, r7]
 80052a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052a8:	462f      	mov	r7, r5
 80052aa:	42bb      	cmp	r3, r7
 80052ac:	460d      	mov	r5, r1
 80052ae:	d9f4      	bls.n	800529a <_printf_i+0x112>
 80052b0:	2b08      	cmp	r3, #8
 80052b2:	d10b      	bne.n	80052cc <_printf_i+0x144>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	07df      	lsls	r7, r3, #31
 80052b8:	d508      	bpl.n	80052cc <_printf_i+0x144>
 80052ba:	6923      	ldr	r3, [r4, #16]
 80052bc:	6861      	ldr	r1, [r4, #4]
 80052be:	4299      	cmp	r1, r3
 80052c0:	bfde      	ittt	le
 80052c2:	2330      	movle	r3, #48	@ 0x30
 80052c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052cc:	1b92      	subs	r2, r2, r6
 80052ce:	6122      	str	r2, [r4, #16]
 80052d0:	f8cd a000 	str.w	sl, [sp]
 80052d4:	464b      	mov	r3, r9
 80052d6:	aa03      	add	r2, sp, #12
 80052d8:	4621      	mov	r1, r4
 80052da:	4640      	mov	r0, r8
 80052dc:	f7ff fee6 	bl	80050ac <_printf_common>
 80052e0:	3001      	adds	r0, #1
 80052e2:	d14a      	bne.n	800537a <_printf_i+0x1f2>
 80052e4:	f04f 30ff 	mov.w	r0, #4294967295
 80052e8:	b004      	add	sp, #16
 80052ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ee:	6823      	ldr	r3, [r4, #0]
 80052f0:	f043 0320 	orr.w	r3, r3, #32
 80052f4:	6023      	str	r3, [r4, #0]
 80052f6:	4833      	ldr	r0, [pc, #204]	@ (80053c4 <_printf_i+0x23c>)
 80052f8:	2778      	movs	r7, #120	@ 0x78
 80052fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	6831      	ldr	r1, [r6, #0]
 8005302:	061f      	lsls	r7, r3, #24
 8005304:	f851 5b04 	ldr.w	r5, [r1], #4
 8005308:	d402      	bmi.n	8005310 <_printf_i+0x188>
 800530a:	065f      	lsls	r7, r3, #25
 800530c:	bf48      	it	mi
 800530e:	b2ad      	uxthmi	r5, r5
 8005310:	6031      	str	r1, [r6, #0]
 8005312:	07d9      	lsls	r1, r3, #31
 8005314:	bf44      	itt	mi
 8005316:	f043 0320 	orrmi.w	r3, r3, #32
 800531a:	6023      	strmi	r3, [r4, #0]
 800531c:	b11d      	cbz	r5, 8005326 <_printf_i+0x19e>
 800531e:	2310      	movs	r3, #16
 8005320:	e7ac      	b.n	800527c <_printf_i+0xf4>
 8005322:	4827      	ldr	r0, [pc, #156]	@ (80053c0 <_printf_i+0x238>)
 8005324:	e7e9      	b.n	80052fa <_printf_i+0x172>
 8005326:	6823      	ldr	r3, [r4, #0]
 8005328:	f023 0320 	bic.w	r3, r3, #32
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	e7f6      	b.n	800531e <_printf_i+0x196>
 8005330:	4616      	mov	r6, r2
 8005332:	e7bd      	b.n	80052b0 <_printf_i+0x128>
 8005334:	6833      	ldr	r3, [r6, #0]
 8005336:	6825      	ldr	r5, [r4, #0]
 8005338:	6961      	ldr	r1, [r4, #20]
 800533a:	1d18      	adds	r0, r3, #4
 800533c:	6030      	str	r0, [r6, #0]
 800533e:	062e      	lsls	r6, r5, #24
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	d501      	bpl.n	8005348 <_printf_i+0x1c0>
 8005344:	6019      	str	r1, [r3, #0]
 8005346:	e002      	b.n	800534e <_printf_i+0x1c6>
 8005348:	0668      	lsls	r0, r5, #25
 800534a:	d5fb      	bpl.n	8005344 <_printf_i+0x1bc>
 800534c:	8019      	strh	r1, [r3, #0]
 800534e:	2300      	movs	r3, #0
 8005350:	6123      	str	r3, [r4, #16]
 8005352:	4616      	mov	r6, r2
 8005354:	e7bc      	b.n	80052d0 <_printf_i+0x148>
 8005356:	6833      	ldr	r3, [r6, #0]
 8005358:	1d1a      	adds	r2, r3, #4
 800535a:	6032      	str	r2, [r6, #0]
 800535c:	681e      	ldr	r6, [r3, #0]
 800535e:	6862      	ldr	r2, [r4, #4]
 8005360:	2100      	movs	r1, #0
 8005362:	4630      	mov	r0, r6
 8005364:	f7fa ff34 	bl	80001d0 <memchr>
 8005368:	b108      	cbz	r0, 800536e <_printf_i+0x1e6>
 800536a:	1b80      	subs	r0, r0, r6
 800536c:	6060      	str	r0, [r4, #4]
 800536e:	6863      	ldr	r3, [r4, #4]
 8005370:	6123      	str	r3, [r4, #16]
 8005372:	2300      	movs	r3, #0
 8005374:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005378:	e7aa      	b.n	80052d0 <_printf_i+0x148>
 800537a:	6923      	ldr	r3, [r4, #16]
 800537c:	4632      	mov	r2, r6
 800537e:	4649      	mov	r1, r9
 8005380:	4640      	mov	r0, r8
 8005382:	47d0      	blx	sl
 8005384:	3001      	adds	r0, #1
 8005386:	d0ad      	beq.n	80052e4 <_printf_i+0x15c>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	079b      	lsls	r3, r3, #30
 800538c:	d413      	bmi.n	80053b6 <_printf_i+0x22e>
 800538e:	68e0      	ldr	r0, [r4, #12]
 8005390:	9b03      	ldr	r3, [sp, #12]
 8005392:	4298      	cmp	r0, r3
 8005394:	bfb8      	it	lt
 8005396:	4618      	movlt	r0, r3
 8005398:	e7a6      	b.n	80052e8 <_printf_i+0x160>
 800539a:	2301      	movs	r3, #1
 800539c:	4632      	mov	r2, r6
 800539e:	4649      	mov	r1, r9
 80053a0:	4640      	mov	r0, r8
 80053a2:	47d0      	blx	sl
 80053a4:	3001      	adds	r0, #1
 80053a6:	d09d      	beq.n	80052e4 <_printf_i+0x15c>
 80053a8:	3501      	adds	r5, #1
 80053aa:	68e3      	ldr	r3, [r4, #12]
 80053ac:	9903      	ldr	r1, [sp, #12]
 80053ae:	1a5b      	subs	r3, r3, r1
 80053b0:	42ab      	cmp	r3, r5
 80053b2:	dcf2      	bgt.n	800539a <_printf_i+0x212>
 80053b4:	e7eb      	b.n	800538e <_printf_i+0x206>
 80053b6:	2500      	movs	r5, #0
 80053b8:	f104 0619 	add.w	r6, r4, #25
 80053bc:	e7f5      	b.n	80053aa <_printf_i+0x222>
 80053be:	bf00      	nop
 80053c0:	08005685 	.word	0x08005685
 80053c4:	08005696 	.word	0x08005696

080053c8 <memmove>:
 80053c8:	4288      	cmp	r0, r1
 80053ca:	b510      	push	{r4, lr}
 80053cc:	eb01 0402 	add.w	r4, r1, r2
 80053d0:	d902      	bls.n	80053d8 <memmove+0x10>
 80053d2:	4284      	cmp	r4, r0
 80053d4:	4623      	mov	r3, r4
 80053d6:	d807      	bhi.n	80053e8 <memmove+0x20>
 80053d8:	1e43      	subs	r3, r0, #1
 80053da:	42a1      	cmp	r1, r4
 80053dc:	d008      	beq.n	80053f0 <memmove+0x28>
 80053de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053e6:	e7f8      	b.n	80053da <memmove+0x12>
 80053e8:	4402      	add	r2, r0
 80053ea:	4601      	mov	r1, r0
 80053ec:	428a      	cmp	r2, r1
 80053ee:	d100      	bne.n	80053f2 <memmove+0x2a>
 80053f0:	bd10      	pop	{r4, pc}
 80053f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053fa:	e7f7      	b.n	80053ec <memmove+0x24>

080053fc <_sbrk_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4d06      	ldr	r5, [pc, #24]	@ (8005418 <_sbrk_r+0x1c>)
 8005400:	2300      	movs	r3, #0
 8005402:	4604      	mov	r4, r0
 8005404:	4608      	mov	r0, r1
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	f7fe f81a 	bl	8003440 <_sbrk>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_sbrk_r+0x1a>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_sbrk_r+0x1a>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	200002bc 	.word	0x200002bc

0800541c <memcpy>:
 800541c:	440a      	add	r2, r1
 800541e:	4291      	cmp	r1, r2
 8005420:	f100 33ff 	add.w	r3, r0, #4294967295
 8005424:	d100      	bne.n	8005428 <memcpy+0xc>
 8005426:	4770      	bx	lr
 8005428:	b510      	push	{r4, lr}
 800542a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800542e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005432:	4291      	cmp	r1, r2
 8005434:	d1f9      	bne.n	800542a <memcpy+0xe>
 8005436:	bd10      	pop	{r4, pc}

08005438 <_realloc_r>:
 8005438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543c:	4680      	mov	r8, r0
 800543e:	4615      	mov	r5, r2
 8005440:	460c      	mov	r4, r1
 8005442:	b921      	cbnz	r1, 800544e <_realloc_r+0x16>
 8005444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005448:	4611      	mov	r1, r2
 800544a:	f7ff bc4b 	b.w	8004ce4 <_malloc_r>
 800544e:	b92a      	cbnz	r2, 800545c <_realloc_r+0x24>
 8005450:	f7ff fbdc 	bl	8004c0c <_free_r>
 8005454:	2400      	movs	r4, #0
 8005456:	4620      	mov	r0, r4
 8005458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545c:	f000 f81a 	bl	8005494 <_malloc_usable_size_r>
 8005460:	4285      	cmp	r5, r0
 8005462:	4606      	mov	r6, r0
 8005464:	d802      	bhi.n	800546c <_realloc_r+0x34>
 8005466:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800546a:	d8f4      	bhi.n	8005456 <_realloc_r+0x1e>
 800546c:	4629      	mov	r1, r5
 800546e:	4640      	mov	r0, r8
 8005470:	f7ff fc38 	bl	8004ce4 <_malloc_r>
 8005474:	4607      	mov	r7, r0
 8005476:	2800      	cmp	r0, #0
 8005478:	d0ec      	beq.n	8005454 <_realloc_r+0x1c>
 800547a:	42b5      	cmp	r5, r6
 800547c:	462a      	mov	r2, r5
 800547e:	4621      	mov	r1, r4
 8005480:	bf28      	it	cs
 8005482:	4632      	movcs	r2, r6
 8005484:	f7ff ffca 	bl	800541c <memcpy>
 8005488:	4621      	mov	r1, r4
 800548a:	4640      	mov	r0, r8
 800548c:	f7ff fbbe 	bl	8004c0c <_free_r>
 8005490:	463c      	mov	r4, r7
 8005492:	e7e0      	b.n	8005456 <_realloc_r+0x1e>

08005494 <_malloc_usable_size_r>:
 8005494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005498:	1f18      	subs	r0, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	bfbc      	itt	lt
 800549e:	580b      	ldrlt	r3, [r1, r0]
 80054a0:	18c0      	addlt	r0, r0, r3
 80054a2:	4770      	bx	lr

080054a4 <_init>:
 80054a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a6:	bf00      	nop
 80054a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054aa:	bc08      	pop	{r3}
 80054ac:	469e      	mov	lr, r3
 80054ae:	4770      	bx	lr

080054b0 <_fini>:
 80054b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b2:	bf00      	nop
 80054b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b6:	bc08      	pop	{r3}
 80054b8:	469e      	mov	lr, r3
 80054ba:	4770      	bx	lr
