

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_30_3'
================================================================
* Date:           Wed Nov 30 10:23:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.848 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_3  |       79|       79|        73|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 76 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 77 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%countingSort_counter3 = alloca i32 1"   --->   Operation 78 'alloca' 'countingSort_counter3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%place_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %place_1"   --->   Operation 79 'read' 'place_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %countingSort_counter3"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%countingSort_counter3_1 = load i4 %countingSort_counter3" [../../Code/radix/radix.c:30]   --->   Operation 84 'load' 'countingSort_counter3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.72ns)   --->   "%icmp_ln30 = icmp_eq  i4 %countingSort_counter3_1, i4 8" [../../Code/radix/radix.c:30]   --->   Operation 86 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.80ns)   --->   "%add_ln30 = add i4 %countingSort_counter3_1, i4 1" [../../Code/radix/radix.c:30]   --->   Operation 88 'add' 'add_ln30' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc27.i.i.split, void %VITIS_LOOP_34_4.i.i.exitStub" [../../Code/radix/radix.c:30]   --->   Operation 89 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%countingSort_counter3_cast = zext i4 %countingSort_counter3_1" [../../Code/radix/radix.c:30]   --->   Operation 90 'zext' 'countingSort_counter3_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%vla13_addr = getelementptr i32 %vla13, i64 0, i64 %countingSort_counter3_cast" [../../Code/radix/radix.c:31]   --->   Operation 91 'getelementptr' 'vla13_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:31]   --->   Operation 92 'load' 'vla13_load' <Predicate = (!icmp_ln30)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [1/1] (0.46ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %countingSort_counter3" [../../Code/radix/radix.c:30]   --->   Operation 93 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 94 [1/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:31]   --->   Operation 94 'load' 'vla13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [36/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 95 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 96 [35/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 96 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 97 [34/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 97 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 98 [33/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 98 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 99 [32/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 99 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 100 [31/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 100 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 101 [30/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 101 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 102 [29/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 102 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 103 [28/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 103 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 104 [27/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 104 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 105 [26/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 105 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 106 [25/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 106 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.42>
ST_14 : Operation 107 [24/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 107 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 108 [23/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 108 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 109 [22/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 109 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 110 [21/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 110 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.42>
ST_18 : Operation 111 [20/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 111 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.42>
ST_19 : Operation 112 [19/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 112 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 113 [18/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 113 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 114 [17/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 114 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.42>
ST_22 : Operation 115 [16/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 115 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.42>
ST_23 : Operation 116 [15/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 116 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.42>
ST_24 : Operation 117 [14/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 117 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.42>
ST_25 : Operation 118 [13/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 118 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.42>
ST_26 : Operation 119 [12/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 119 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.42>
ST_27 : Operation 120 [11/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 120 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.42>
ST_28 : Operation 121 [10/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 121 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 122 [9/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 122 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.42>
ST_30 : Operation 123 [8/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 123 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.42>
ST_31 : Operation 124 [7/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 124 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.42>
ST_32 : Operation 125 [6/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 125 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.42>
ST_33 : Operation 126 [5/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 126 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.42>
ST_34 : Operation 127 [4/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 127 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.42>
ST_35 : Operation 128 [3/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 128 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.42>
ST_36 : Operation 129 [2/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 129 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.84>
ST_37 : Operation 130 [1/36] (1.42ns)   --->   "%sdiv_ln31 = sdiv i32 %vla13_load, i32 %place_1_read" [../../Code/radix/radix.c:31]   --->   Operation 130 'sdiv' 'sdiv_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 131 [36/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 131 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.42>
ST_38 : Operation 132 [35/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 132 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.42>
ST_39 : Operation 133 [34/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 133 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.42>
ST_40 : Operation 134 [33/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 134 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.42>
ST_41 : Operation 135 [32/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 135 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.42>
ST_42 : Operation 136 [31/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 136 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.42>
ST_43 : Operation 137 [30/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 137 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.42>
ST_44 : Operation 138 [29/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 138 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.42>
ST_45 : Operation 139 [28/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 139 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.42>
ST_46 : Operation 140 [27/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 140 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.42>
ST_47 : Operation 141 [26/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 141 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.42>
ST_48 : Operation 142 [25/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 142 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.42>
ST_49 : Operation 143 [24/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 143 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.42>
ST_50 : Operation 144 [23/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 144 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.42>
ST_51 : Operation 145 [22/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 145 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.42>
ST_52 : Operation 146 [21/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 146 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.42>
ST_53 : Operation 147 [20/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 147 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.42>
ST_54 : Operation 148 [19/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 148 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.42>
ST_55 : Operation 149 [18/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 149 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.42>
ST_56 : Operation 150 [17/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 150 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.42>
ST_57 : Operation 151 [16/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 151 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.42>
ST_58 : Operation 152 [15/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 152 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.42>
ST_59 : Operation 153 [14/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 153 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.42>
ST_60 : Operation 154 [13/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 154 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.42>
ST_61 : Operation 155 [12/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 155 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.42>
ST_62 : Operation 156 [11/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 156 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.42>
ST_63 : Operation 157 [10/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 157 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.42>
ST_64 : Operation 158 [9/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 158 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.42>
ST_65 : Operation 159 [8/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 159 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.42>
ST_66 : Operation 160 [7/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 160 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.42>
ST_67 : Operation 161 [6/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 161 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.42>
ST_68 : Operation 162 [5/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 162 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.42>
ST_69 : Operation 163 [4/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 163 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.42>
ST_70 : Operation 164 [3/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 164 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.42>
ST_71 : Operation 165 [2/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 165 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.56>
ST_72 : Operation 166 [1/36] (1.42ns)   --->   "%srem_ln31 = srem i32 %sdiv_ln31, i32 10" [../../Code/radix/radix.c:31]   --->   Operation 166 'srem' 'srem_ln31' <Predicate = true> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i3 %srem_ln31" [../../Code/radix/radix.c:31]   --->   Operation 167 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %trunc_ln31" [../../Code/radix/radix.c:31]   --->   Operation 168 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln31" [../../Code/radix/radix.c:31]   --->   Operation 169 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 170 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 170 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 171 [2/2] (0.73ns)   --->   "%count_load_1 = load i3 %count_addr" [../../Code/radix/radix.c:31]   --->   Operation 171 'load' 'count_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_72 : Operation 172 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln31" [../../Code/radix/radix.c:31]   --->   Operation 172 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 173 [1/1] (0.46ns)   --->   "%store_ln31 = store i64 %zext_ln31, i64 %reuse_addr_reg" [../../Code/radix/radix.c:31]   --->   Operation 173 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.60>
ST_73 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../../Code/radix/radix.c:30]   --->   Operation 174 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 175 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_73 : Operation 176 [1/2] (0.73ns)   --->   "%count_load_1 = load i3 %count_addr" [../../Code/radix/radix.c:31]   --->   Operation 176 'load' 'count_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_73 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %count_load_1" [../../Code/radix/radix.c:31]   --->   Operation 177 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 178 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln31 = add i32 %reuse_select, i32 1" [../../Code/radix/radix.c:31]   --->   Operation 178 'add' 'add_ln31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 179 [1/1] (0.73ns)   --->   "%store_ln31 = store i32 %add_ln31, i3 %count_addr" [../../Code/radix/radix.c:31]   --->   Operation 179 'store' 'store_ln31' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_73 : Operation 180 [1/1] (0.46ns)   --->   "%store_ln31 = store i32 %add_ln31, i32 %reuse_reg" [../../Code/radix/radix.c:31]   --->   Operation 180 'store' 'store_ln31' <Predicate = true> <Delay = 0.46>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc27.i.i" [../../Code/radix/radix.c:30]   --->   Operation 181 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('countingSort_counter3') [6]  (0 ns)
	'load' operation ('countingSort_counter3', ../../Code/radix/radix.c:30) on local variable 'countingSort_counter3' [13]  (0 ns)
	'add' operation ('add_ln30', ../../Code/radix/radix.c:30) [17]  (0.809 ns)
	'store' operation ('store_ln30', ../../Code/radix/radix.c:30) of variable 'add_ln30', ../../Code/radix/radix.c:30 on local variable 'countingSort_counter3' [38]  (0.46 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('vla13_load', ../../Code/radix/radix.c:31) on array 'vla13' [23]  (0.73 ns)
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 3>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 4>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 5>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 6>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 7>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 8>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 9>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 10>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 11>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 12>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 13>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 14>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 15>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 16>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 17>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 18>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 19>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 20>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 21>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 22>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 23>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 24>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 25>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 26>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 27>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 28>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 29>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 30>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 31>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 32>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 33>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 34>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 35>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 36>: 1.42ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)

 <State 37>: 2.85ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln31', ../../Code/radix/radix.c:31) [24]  (1.42 ns)
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 38>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 39>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 40>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 41>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 42>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 43>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 44>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 45>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 46>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 47>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 48>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 49>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 50>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 51>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 52>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 53>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 54>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 55>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 56>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 57>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 58>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 59>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 60>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 61>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 62>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 63>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 64>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 65>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 66>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 67>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 68>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 69>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 70>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 71>: 1.42ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)

 <State 72>: 2.57ns
The critical path consists of the following:
	'srem' operation ('srem_ln31', ../../Code/radix/radix.c:31) [25]  (1.42 ns)
	'icmp' operation ('addr_cmp', ../../Code/radix/radix.c:31) [32]  (1.14 ns)

 <State 73>: 2.6ns
The critical path consists of the following:
	'load' operation ('count_load_1', ../../Code/radix/radix.c:31) on array 'count' [31]  (0.73 ns)
	'select' operation ('reuse_select', ../../Code/radix/radix.c:31) [33]  (0 ns)
	'add' operation ('add_ln31', ../../Code/radix/radix.c:31) [34]  (1.14 ns)
	'store' operation ('store_ln31', ../../Code/radix/radix.c:31) of variable 'add_ln31', ../../Code/radix/radix.c:31 on array 'count' [35]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
