// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Wed Aug  6 20:43:13 2025
// Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu50-fsvh2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,Gsm_LPC_Analysis,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Gsm_LPC_Analysis,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (indata_ce0,
    indata_we0,
    indata_ce1,
    indata_we1,
    LARc_ce0,
    LARc_we0,
    LARc_ce1,
    LARc_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_d1,
    LARc_q1);
  output indata_ce0;
  output indata_we0;
  output indata_ce1;
  output indata_we1;
  output LARc_ce0;
  output LARc_we0;
  output LARc_ce1;
  output LARc_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address0, LAYERED_METADATA undef" *) output [7:0]indata_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d0, LAYERED_METADATA undef" *) output [15:0]indata_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q0, LAYERED_METADATA undef" *) input [15:0]indata_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address1, LAYERED_METADATA undef" *) output [7:0]indata_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d1, LAYERED_METADATA undef" *) output [15:0]indata_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q1, LAYERED_METADATA undef" *) input [15:0]indata_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address0, LAYERED_METADATA undef" *) output [2:0]LARc_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d0, LAYERED_METADATA undef" *) output [15:0]LARc_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q0, LAYERED_METADATA undef" *) input [15:0]LARc_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address1, LAYERED_METADATA undef" *) output [2:0]LARc_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d1, LAYERED_METADATA undef" *) output [15:0]LARc_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q1, LAYERED_METADATA undef" *) input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire [15:7]NLW_inst_LARc_d1_UNCONNECTED;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) 
  (* ap_ST_fsm_state1 = "1" *) 
  (* ap_ST_fsm_state2 = "2" *) 
  (* ap_ST_fsm_state3 = "4" *) 
  (* ap_ST_fsm_state4 = "8" *) 
  (* ap_ST_fsm_state7 = "32" *) 
  (* ap_ST_fsm_state8 = "64" *) 
  bd_0_hls_inst_0_Gsm_LPC_Analysis inst
       (.LARc_address0(LARc_address0),
        .LARc_address1(LARc_address1),
        .LARc_ce0(LARc_ce0),
        .LARc_ce1(LARc_ce1),
        .LARc_d0(LARc_d0),
        .LARc_d1({NLW_inst_LARc_d1_UNCONNECTED[15:7],\^LARc_d1 }),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .indata_we1(indata_we1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis" *) (* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) (* ap_ST_fsm_state1 = "7'b0000001" *) 
(* ap_ST_fsm_state2 = "7'b0000010" *) (* ap_ST_fsm_state3 = "7'b0000100" *) (* ap_ST_fsm_state4 = "7'b0001000" *) 
(* ap_ST_fsm_state7 = "7'b0100000" *) (* ap_ST_fsm_state8 = "7'b1000000" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_ce0,
    indata_we0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_ce1,
    indata_we1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_ce0,
    LARc_we0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_ce1,
    LARc_we1,
    LARc_d1,
    LARc_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [7:0]indata_address0;
  output indata_ce0;
  output indata_we0;
  output [15:0]indata_d0;
  input [15:0]indata_q0;
  output [7:0]indata_address1;
  output indata_ce1;
  output indata_we1;
  output [15:0]indata_d1;
  input [15:0]indata_q1;
  output [2:0]LARc_address0;
  output LARc_ce0;
  output LARc_we0;
  output [15:0]LARc_d0;
  input [15:0]LARc_q0;
  output [2:0]LARc_address1;
  output LARc_ce1;
  output LARc_we1;
  output [15:0]LARc_d1;
  input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_addr_reg_317;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire L_ACF_U_n_12;
  wire L_ACF_U_n_13;
  wire L_ACF_U_n_14;
  wire L_ACF_U_n_15;
  wire L_ACF_U_n_16;
  wire L_ACF_U_n_17;
  wire L_ACF_U_n_18;
  wire L_ACF_U_n_19;
  wire L_ACF_U_n_20;
  wire L_ACF_U_n_205;
  wire L_ACF_U_n_206;
  wire L_ACF_U_n_207;
  wire L_ACF_U_n_208;
  wire L_ACF_U_n_209;
  wire L_ACF_U_n_21;
  wire L_ACF_U_n_210;
  wire L_ACF_U_n_211;
  wire L_ACF_U_n_212;
  wire L_ACF_U_n_213;
  wire L_ACF_U_n_214;
  wire L_ACF_U_n_215;
  wire L_ACF_U_n_216;
  wire L_ACF_U_n_217;
  wire L_ACF_U_n_218;
  wire L_ACF_U_n_219;
  wire L_ACF_U_n_22;
  wire L_ACF_U_n_220;
  wire L_ACF_U_n_221;
  wire L_ACF_U_n_225;
  wire L_ACF_U_n_226;
  wire L_ACF_U_n_227;
  wire L_ACF_U_n_228;
  wire L_ACF_U_n_229;
  wire L_ACF_U_n_23;
  wire L_ACF_U_n_230;
  wire L_ACF_U_n_231;
  wire L_ACF_U_n_232;
  wire L_ACF_U_n_233;
  wire L_ACF_U_n_234;
  wire L_ACF_U_n_235;
  wire L_ACF_U_n_236;
  wire L_ACF_U_n_237;
  wire L_ACF_U_n_238;
  wire L_ACF_U_n_239;
  wire L_ACF_U_n_24;
  wire L_ACF_U_n_240;
  wire L_ACF_U_n_241;
  wire L_ACF_U_n_242;
  wire L_ACF_U_n_243;
  wire L_ACF_U_n_244;
  wire L_ACF_U_n_245;
  wire L_ACF_U_n_246;
  wire L_ACF_U_n_247;
  wire L_ACF_U_n_248;
  wire L_ACF_U_n_249;
  wire L_ACF_U_n_25;
  wire L_ACF_U_n_250;
  wire L_ACF_U_n_251;
  wire L_ACF_U_n_252;
  wire L_ACF_U_n_253;
  wire L_ACF_U_n_254;
  wire L_ACF_U_n_255;
  wire L_ACF_U_n_256;
  wire L_ACF_U_n_257;
  wire L_ACF_U_n_26;
  wire L_ACF_U_n_27;
  wire L_ACF_U_n_274;
  wire L_ACF_U_n_275;
  wire L_ACF_U_n_276;
  wire L_ACF_U_n_277;
  wire L_ACF_U_n_278;
  wire L_ACF_U_n_279;
  wire L_ACF_U_n_28;
  wire L_ACF_U_n_280;
  wire L_ACF_U_n_281;
  wire L_ACF_U_n_282;
  wire L_ACF_U_n_283;
  wire L_ACF_U_n_284;
  wire L_ACF_U_n_285;
  wire L_ACF_U_n_286;
  wire L_ACF_U_n_287;
  wire L_ACF_U_n_288;
  wire L_ACF_U_n_289;
  wire L_ACF_U_n_29;
  wire L_ACF_U_n_30;
  wire L_ACF_U_n_31;
  wire L_ACF_U_n_32;
  wire L_ACF_U_n_33;
  wire L_ACF_U_n_34;
  wire L_ACF_U_n_35;
  wire L_ACF_U_n_36;
  wire L_ACF_U_n_37;
  wire L_ACF_U_n_38;
  wire L_ACF_U_n_39;
  wire L_ACF_U_n_40;
  wire L_ACF_U_n_41;
  wire L_ACF_U_n_42;
  wire L_ACF_U_n_43;
  wire L_ACF_U_n_44;
  wire L_ACF_U_n_45;
  wire L_ACF_U_n_46;
  wire L_ACF_U_n_47;
  wire L_ACF_U_n_48;
  wire L_ACF_U_n_49;
  wire L_ACF_U_n_50;
  wire L_ACF_U_n_51;
  wire L_ACF_U_n_52;
  wire L_ACF_U_n_53;
  wire L_ACF_U_n_54;
  wire L_ACF_U_n_55;
  wire L_ACF_U_n_56;
  wire L_ACF_U_n_57;
  wire L_ACF_U_n_58;
  wire L_ACF_U_n_59;
  wire L_ACF_U_n_60;
  wire L_ACF_U_n_61;
  wire L_ACF_U_n_62;
  wire L_ACF_U_n_63;
  wire L_ACF_U_n_64;
  wire L_ACF_U_n_65;
  wire L_ACF_U_n_66;
  wire L_ACF_U_n_67;
  wire L_ACF_U_n_68;
  wire L_ACF_U_n_69;
  wire L_ACF_U_n_70;
  wire L_ACF_U_n_71;
  wire L_ACF_U_n_72;
  wire L_ACF_U_n_73;
  wire L_ACF_U_n_74;
  wire L_ACF_U_n_75;
  wire [3:0]L_ACF_address0;
  wire L_ACF_ce0;
  wire L_ACF_ce1;
  wire [63:0]L_ACF_q0;
  wire [63:0]L_ACF_q1;
  wire L_ACF_we0;
  wire L_ACF_we1;
  wire [2:0]add_ln248_fu_150_p2;
  wire and_ln107_4_fu_631_p2;
  wire and_ln107_4_reg_1426;
  wire and_ln107_fu_595_p2;
  wire and_ln107_reg_1420;
  wire and_ln107_reg_2086;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_1;
  wire ap_CS_fsm_state4_2;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire [21:2]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_12;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire [14:13]b_assign_fu_1019_p2;
  wire bitoff_U_n_17;
  wire bitoff_U_n_18;
  wire bitoff_U_n_27;
  wire bitoff_U_n_28;
  wire bitoff_ce2;
  wire bitoff_ce3;
  wire [0:0]bitoff_q0;
  wire [0:0]bitoff_q1;
  wire [0:0]bitoff_q2;
  wire [0:0]bitoff_q3;
  wire [15:0]d0;
  wire [2:2]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire [3:0]grp_Autocorrelation_fu_103_L_ACF_address1;
  wire [63:0]grp_Autocorrelation_fu_103_L_ACF_d0;
  wire [63:0]grp_Autocorrelation_fu_103_L_ACF_d1;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [6:0]grp_Autocorrelation_fu_103_bitoff_address0;
  wire grp_Autocorrelation_fu_103_bitoff_ce0;
  wire grp_Autocorrelation_fu_103_n_186;
  wire grp_Autocorrelation_fu_103_n_229;
  wire grp_Autocorrelation_fu_103_n_36;
  wire grp_Autocorrelation_fu_103_n_52;
  wire grp_Quantization_and_coding_fu_122_ap_ready;
  wire grp_Quantization_and_coding_fu_122_ap_start_reg;
  wire grp_Quantization_and_coding_fu_122_n_22;
  wire grp_Quantization_and_coding_fu_122_n_23;
  wire grp_Quantization_and_coding_fu_122_n_24;
  wire grp_Quantization_and_coding_fu_122_n_33;
  wire grp_Quantization_and_coding_fu_122_n_34;
  wire grp_Quantization_and_coding_fu_122_n_35;
  wire grp_Quantization_and_coding_fu_122_n_36;
  wire grp_Quantization_and_coding_fu_122_n_37;
  wire grp_Quantization_and_coding_fu_122_n_38;
  wire grp_Quantization_and_coding_fu_122_n_39;
  wire grp_Quantization_and_coding_fu_122_n_40;
  wire grp_Quantization_and_coding_fu_122_n_41;
  wire grp_Quantization_and_coding_fu_122_n_42;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg;
  wire grp_Reflection_coefficients_fu_113_bitoff_ce3;
  wire grp_Reflection_coefficients_fu_113_n_22;
  wire grp_Reflection_coefficients_fu_113_n_43;
  wire grp_Reflection_coefficients_fu_113_n_44;
  wire grp_Reflection_coefficients_fu_113_n_45;
  wire grp_Reflection_coefficients_fu_113_n_47;
  wire grp_Reflection_coefficients_fu_113_n_51;
  wire grp_Reflection_coefficients_fu_113_n_52;
  wire grp_Reflection_coefficients_fu_113_n_53;
  wire grp_Reflection_coefficients_fu_113_n_55;
  wire grp_Reflection_coefficients_fu_113_n_56;
  wire grp_Reflection_coefficients_fu_113_n_59;
  wire grp_Reflection_coefficients_fu_113_n_60;
  wire grp_Reflection_coefficients_fu_113_n_61;
  wire grp_Reflection_coefficients_fu_113_n_62;
  wire grp_Reflection_coefficients_fu_113_n_63;
  wire grp_Reflection_coefficients_fu_113_n_64;
  wire grp_Reflection_coefficients_fu_113_n_65;
  wire grp_Reflection_coefficients_fu_113_n_66;
  wire grp_Reflection_coefficients_fu_113_n_68;
  wire grp_Reflection_coefficients_fu_113_n_69;
  wire grp_Reflection_coefficients_fu_113_n_71;
  wire grp_Reflection_coefficients_fu_113_n_72;
  wire grp_Reflection_coefficients_fu_113_n_73;
  wire grp_Reflection_coefficients_fu_113_n_74;
  wire grp_Reflection_coefficients_fu_113_n_75;
  wire [3:0]i_9_fu_161_p2;
  wire [3:0]i_fu_148_reg;
  wire i_fu_780;
  wire [3:0]i_fu_78_reg;
  wire icmp_ln107_fu_419_p2;
  wire icmp_ln107_reg_1395;
  wire icmp_ln172_fu_413_p2;
  wire icmp_ln255_fu_233_p2;
  wire icmp_ln62_1_fu_1005_p2;
  wire icmp_ln62_fu_983_p2;
  wire [2:0]idx_fu_74_reg;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire k_2_fu_1700;
  wire or_ln107_2_fu_722_p2__1;
  wire or_ln107_fu_637_p2;
  wire or_ln107_reg_1431;
  wire or_ln107_reg_2097;
  wire p_0_in;
  wire [6:3]sel0;
  wire sh_prom_cast_cast_cast_cast_reg_14370;
  wire [5:1]sh_prom_cast_cast_cast_fu_735_p1;
  wire [23:16]trunc_ln105_4_fu_692_p3;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  assign ap_ready = ap_done;
  GND GND
       (.G(\<const0> ));
  FDRE \LARc_addr_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[0]),
        .Q(LARc_addr_reg_317[0]),
        .R(1'b0));
  FDRE \LARc_addr_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[1]),
        .Q(LARc_addr_reg_317[1]),
        .R(1'b0));
  FDRE \LARc_addr_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_74_reg[2]),
        .Q(LARc_addr_reg_317[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LARc_address1[0]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(idx_fu_74_reg[0]),
        .O(LARc_address1[0]));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W L_ACF_U
       (.CO(icmp_ln107_fu_419_p2),
        .D({L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74,L_ACF_U_n_75}),
        .DI(L_ACF_U_n_221),
        .Q(ap_CS_fsm_state17),
        .S({L_ACF_U_n_205,L_ACF_U_n_206,L_ACF_U_n_207,L_ACF_U_n_208,L_ACF_U_n_209,L_ACF_U_n_210,L_ACF_U_n_211,L_ACF_U_n_212}),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0(L_ACF_address0),
        .address1(grp_Autocorrelation_fu_103_L_ACF_address1),
        .and_ln107_4_fu_631_p2(and_ln107_4_fu_631_p2),
        .and_ln107_fu_595_p2(and_ln107_fu_595_p2),
        .\ap_CS_fsm_reg[1] ({ap_NS_fsm_0[21],ap_NS_fsm_0[2]}),
        .\ap_CS_fsm_reg[21] (grp_Reflection_coefficients_fu_113_n_47),
        .\ap_CS_fsm_reg[2] (grp_Reflection_coefficients_fu_113_bitoff_ce3),
        .ap_clk(ap_clk),
        .ce0(L_ACF_ce0),
        .ce1(L_ACF_ce1),
        .d0(d0),
        .d1(grp_Autocorrelation_fu_103_L_ACF_d1),
        .icmp_ln172_fu_413_p2(icmp_ln172_fu_413_p2),
        .or_ln107_fu_637_p2(or_ln107_fu_637_p2),
        .q0(L_ACF_q0),
        .\q0_reg[15] ({sh_prom_cast_cast_cast_cast_reg_14370,grp_Reflection_coefficients_fu_113_n_71,grp_Reflection_coefficients_fu_113_n_72,grp_Reflection_coefficients_fu_113_n_73,grp_Reflection_coefficients_fu_113_n_74,grp_Reflection_coefficients_fu_113_n_75}),
        .\q0_reg[3] ({grp_Autocorrelation_fu_103_bitoff_address0,trunc_ln105_4_fu_692_p3}),
        .q1(L_ACF_q1),
        .\q2_reg[3] (ap_CS_fsm_state4),
        .ram_reg_bram_0_0({L_ACF_U_n_213,L_ACF_U_n_214,L_ACF_U_n_215,L_ACF_U_n_216,L_ACF_U_n_217,L_ACF_U_n_218,L_ACF_U_n_219,L_ACF_U_n_220}),
        .ram_reg_bram_0_1(L_ACF_U_n_225),
        .ram_reg_bram_0_2({L_ACF_U_n_278,L_ACF_U_n_279,L_ACF_U_n_280,L_ACF_U_n_281}),
        .ram_reg_bram_0_3({L_ACF_U_n_282,L_ACF_U_n_283,L_ACF_U_n_284,L_ACF_U_n_285}),
        .ram_reg_bram_1_0({L_ACF_U_n_226,L_ACF_U_n_227,L_ACF_U_n_228,L_ACF_U_n_229,L_ACF_U_n_230,L_ACF_U_n_231,L_ACF_U_n_232,L_ACF_U_n_233}),
        .ram_reg_bram_1_1({L_ACF_U_n_234,L_ACF_U_n_235,L_ACF_U_n_236,L_ACF_U_n_237,L_ACF_U_n_238,L_ACF_U_n_239,L_ACF_U_n_240,L_ACF_U_n_241}),
        .ram_reg_bram_1_2({L_ACF_U_n_242,L_ACF_U_n_243,L_ACF_U_n_244,L_ACF_U_n_245,L_ACF_U_n_246,L_ACF_U_n_247,L_ACF_U_n_248,L_ACF_U_n_249}),
        .ram_reg_bram_1_3({L_ACF_U_n_250,L_ACF_U_n_251,L_ACF_U_n_252,L_ACF_U_n_253,L_ACF_U_n_254,L_ACF_U_n_255,L_ACF_U_n_256,L_ACF_U_n_257}),
        .ram_reg_bram_1_4(grp_Autocorrelation_fu_103_L_ACF_d0),
        .\smax_fu_162_reg[11] ({L_ACF_U_n_286,L_ACF_U_n_287,L_ACF_U_n_288,L_ACF_U_n_289}),
        .\smax_fu_162_reg[5] ({L_ACF_U_n_274,L_ACF_U_n_275,L_ACF_U_n_276,L_ACF_U_n_277}));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_Reflection_coefficients_fu_113_n_51),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_113_n_52),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_fu_78_reg[2]),
        .I2(i_fu_78_reg[3]),
        .I3(i_fu_78_reg[0]),
        .I4(i_fu_78_reg[1]),
        .O(ap_enable_reg_pp0_iter1_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R bitoff_U
       (.A(b_assign_fu_1019_p2),
        .D(grp_Autocorrelation_fu_103_n_52),
        .E(bitoff_ce2),
        .Q(bitoff_q2),
        .SR(k_2_fu_1700),
        .and_ln107_4_reg_1426(and_ln107_4_reg_1426),
        .and_ln107_reg_1420(and_ln107_reg_1420),
        .and_ln107_reg_2086(and_ln107_reg_2086),
        .\and_ln107_reg_2086_reg[0] (bitoff_U_n_17),
        .ap_clk(ap_clk),
        .icmp_ln107_reg_1395(icmp_ln107_reg_1395),
        .\icmp_ln57_reg_2061_reg[0] ({bitoff_U_n_27,bitoff_U_n_28}),
        .icmp_ln62_1_fu_1005_p2(icmp_ln62_1_fu_1005_p2),
        .icmp_ln62_fu_983_p2(icmp_ln62_fu_983_p2),
        .\k_2_fu_170_reg[7] (ap_CS_fsm_state4_1),
        .or_ln107_2_fu_722_p2__1(or_ln107_2_fu_722_p2__1),
        .or_ln107_reg_1431(or_ln107_reg_1431),
        .or_ln107_reg_2097(or_ln107_reg_2097),
        .\or_ln107_reg_2097_reg[0] (bitoff_U_n_18),
        .\q0_reg[0]_0 (bitoff_q0),
        .\q0_reg[3]_0 (sh_prom_cast_cast_cast_fu_735_p1),
        .\q0_reg[3]_1 ({L_ACF_U_n_286,L_ACF_U_n_287,L_ACF_U_n_288,L_ACF_U_n_289}),
        .\q1_reg[0]_0 (bitoff_q1),
        .\q1_reg[3]_0 ({L_ACF_U_n_274,L_ACF_U_n_275,L_ACF_U_n_276,L_ACF_U_n_277}),
        .\q2_reg[3]_0 ({L_ACF_U_n_278,L_ACF_U_n_279,L_ACF_U_n_280,L_ACF_U_n_281}),
        .\q3_reg[0]_0 (bitoff_q3),
        .\q3_reg[3]_0 (bitoff_ce3),
        .\q3_reg[3]_1 ({L_ACF_U_n_282,L_ACF_U_n_283,L_ACF_U_n_284,L_ACF_U_n_285}),
        .\scalauto_2_reg_2108_reg[2] (grp_Autocorrelation_fu_103_n_36),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[3] (grp_Reflection_coefficients_fu_113_n_68));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation grp_Autocorrelation_fu_103
       (.A(b_assign_fu_1019_p2),
        .D(grp_Autocorrelation_fu_103_n_52),
        .DSP_A_B_DATA_INST(bitoff_U_n_17),
        .DSP_A_B_DATA_INST_0(bitoff_U_n_18),
        .\L_ACF_load_2_reg_2379_reg[63]_0 (L_ACF_q0),
        .\L_ACF_load_4_reg_2418_reg[63]_0 (L_ACF_q1),
        .Q({indata_we1,ap_CS_fsm_state17,ap_CS_fsm_state11,indata_we0,ap_CS_fsm_state4_1,grp_Autocorrelation_fu_103_bitoff_ce0}),
        .SR(k_2_fu_1700),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0({L_ACF_address0[3],L_ACF_address0[1:0]}),
        .address1(grp_Autocorrelation_fu_103_L_ACF_address1),
        .and_ln107_reg_2086(and_ln107_reg_2086),
        .\ap_CS_fsm_reg[15]_0 (grp_Autocorrelation_fu_103_n_186),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[26]_rep__0_0 (grp_Autocorrelation_fu_103_L_ACF_d0),
        .\ap_CS_fsm_reg[30]_0 (grp_Autocorrelation_fu_103_n_229),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .ce1(L_ACF_ce1),
        .d1(grp_Autocorrelation_fu_103_L_ACF_d1),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .grp_Autocorrelation_fu_103_ap_start_reg(grp_Autocorrelation_fu_103_ap_start_reg),
        .\icmp_ln57_reg_2061_reg[0]_0 (grp_Autocorrelation_fu_103_n_36),
        .icmp_ln62_1_fu_1005_p2(icmp_ln62_1_fu_1005_p2),
        .icmp_ln62_fu_983_p2(icmp_ln62_fu_983_p2),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .or_ln107_reg_2097(or_ln107_reg_2097),
        .ram_reg_bram_1({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_12_[0] }),
        .ram_reg_bram_1_0({i_fu_148_reg[3],i_fu_148_reg[1:0]}),
        .ram_reg_bram_1_1(ap_CS_fsm_state4_2),
        .\reg_604_reg[63]_0 ({L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74,L_ACF_U_n_75}),
        .\scalauto_2_reg_2108_reg[0]_0 (bitoff_q0),
        .\scalauto_2_reg_2108_reg[0]_1 (bitoff_q1),
        .\scalauto_2_reg_2108_reg[0]_2 (bitoff_q2),
        .\scalauto_2_reg_2108_reg[2]_0 ({bitoff_U_n_27,bitoff_U_n_28}),
        .\smax_fu_162_reg[14]_0 ({grp_Autocorrelation_fu_103_bitoff_address0,trunc_ln105_4_fu_692_p3}));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_fu_103_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_103_n_229),
        .Q(grp_Autocorrelation_fu_103_ap_start_reg),
        .R(ap_rst));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding grp_Quantization_and_coding_fu_122
       (.B({sel0[6],sel0[3]}),
        .CO(p_0_in),
        .D({ap_NS_fsm[6],ap_NS_fsm[0]}),
        .LARc_address0(LARc_address0[2:1]),
        .\LARc_address0[2] (LARc_addr_reg_317[2:1]),
        .\LARc_address0[2]_0 (grp_Reflection_coefficients_fu_113_n_56),
        .LARc_address0_1_sp_1(grp_Reflection_coefficients_fu_113_n_55),
        .LARc_address1(LARc_address1[2:1]),
        .\LARc_address1[2] (idx_fu_74_reg[2:1]),
        .LARc_ce1(LARc_ce1),
        .LARc_d0({LARc_d0[6],LARc_d0[3]}),
        .\LARc_d0[0] (icmp_ln255_fu_233_p2),
        .\LARc_d0[0]_0 (grp_Reflection_coefficients_fu_113_n_60),
        .\LARc_d0[3] (grp_Reflection_coefficients_fu_113_n_53),
        .\LARc_d0[3]_0 (grp_Reflection_coefficients_fu_113_n_22),
        .\LARc_d0[3]_1 (grp_Reflection_coefficients_fu_113_n_66),
        .\LARc_d0[4]_INST_0_i_2 (grp_Reflection_coefficients_fu_113_n_61),
        .\LARc_d0[6] (grp_Reflection_coefficients_fu_113_n_59),
        .\LARc_d0[6]_0 (grp_Reflection_coefficients_fu_113_n_45),
        .\LARc_d0[6]_1 (grp_Reflection_coefficients_fu_113_n_44),
        .\LARc_d0[6]_2 (grp_Reflection_coefficients_fu_113_n_43),
        .\LARc_d0[8]_INST_0_i_5 (grp_Reflection_coefficients_fu_113_n_62),
        .\LARc_d0[8]_INST_0_i_5_0 (grp_Reflection_coefficients_fu_113_n_63),
        .\LARc_d0[8]_INST_0_i_5_1 (grp_Reflection_coefficients_fu_113_n_64),
        .\LARc_d0[8]_INST_0_i_5_2 (grp_Reflection_coefficients_fu_113_n_65),
        .LARc_d1(\^LARc_d1 ),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .\LARc_q1[0]_0 (grp_Quantization_and_coding_fu_122_n_35),
        .\LARc_q1[0]_1 (grp_Quantization_and_coding_fu_122_n_36),
        .LARc_q1_0_sp_1(grp_Quantization_and_coding_fu_122_n_34),
        .LARc_q1_10_sp_1(grp_Quantization_and_coding_fu_122_n_37),
        .LARc_q1_15_sp_1(grp_Quantization_and_coding_fu_122_n_33),
        .LARc_q1_2_sp_1(grp_Quantization_and_coding_fu_122_n_39),
        .LARc_q1_3_sp_1(grp_Quantization_and_coding_fu_122_n_38),
        .LARc_we1(LARc_we1),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_12_[0] }),
        .\ap_CS_fsm_reg[6]_0 (grp_Quantization_and_coding_fu_122_n_22),
        .\ap_CS_fsm_reg[7]_0 (grp_Quantization_and_coding_fu_122_ap_ready),
        .\ap_CS_fsm_reg[7]_1 (grp_Quantization_and_coding_fu_122_n_23),
        .\ap_CS_fsm_reg[7]_2 (grp_Quantization_and_coding_fu_122_n_24),
        .\ap_CS_fsm_reg[7]_3 (grp_Quantization_and_coding_fu_122_n_40),
        .\ap_CS_fsm_reg[7]_4 (grp_Quantization_and_coding_fu_122_n_42),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Quantization_and_coding_fu_122_ap_start_reg(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .\select_ln295_1_reg_1499_reg[4]_0 (grp_Quantization_and_coding_fu_122_n_41));
  FDRE #(
    .INIT(1'b0)) 
    grp_Quantization_and_coding_fu_122_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Quantization_and_coding_fu_122_n_42),
        .Q(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .R(ap_rst));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients grp_Reflection_coefficients_fu_113
       (.B({sel0[6],sel0[3]}),
        .CO(icmp_ln107_fu_419_p2),
        .D(ap_NS_fsm[4:3]),
        .DI(L_ACF_U_n_221),
        .E(bitoff_ce2),
        .LARc_address0(LARc_address0[0]),
        .\LARc_address0[0] (LARc_addr_reg_317[0]),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0({ap_CS_fsm_state8,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .LARc_ce0_1(grp_Quantization_and_coding_fu_122_n_22),
        .LARc_d0({LARc_d0[15:7],LARc_d0[5:4],LARc_d0[2:0]}),
        .\LARc_d0[0]_0 (grp_Quantization_and_coding_fu_122_n_23),
        .\LARc_d0[1]_0 (grp_Quantization_and_coding_fu_122_n_24),
        .\LARc_d0[4] (grp_Quantization_and_coding_fu_122_ap_ready),
        .\LARc_d0[4]_0 (grp_Quantization_and_coding_fu_122_n_41),
        .\LARc_d0[4]_1 (grp_Quantization_and_coding_fu_122_n_38),
        .\LARc_d0[4]_2 (grp_Quantization_and_coding_fu_122_n_34),
        .\LARc_d0[4]_3 (grp_Quantization_and_coding_fu_122_n_37),
        .\LARc_d0[5]_INST_0_i_1 (grp_Quantization_and_coding_fu_122_n_39),
        .LARc_d0_0_sp_1(grp_Quantization_and_coding_fu_122_n_35),
        .LARc_d0_1_sp_1(grp_Quantization_and_coding_fu_122_n_36),
        .LARc_d0_2_sp_1(grp_Quantization_and_coding_fu_122_n_33),
        .LARc_d0_5_sp_1(grp_Quantization_and_coding_fu_122_n_40),
        .LARc_q1(LARc_q1),
        .\LARc_q1[10]_0 (grp_Reflection_coefficients_fu_113_n_61),
        .\LARc_q1[10]_1 (grp_Reflection_coefficients_fu_113_n_62),
        .\LARc_q1[14] (p_0_in),
        .\LARc_q1[14]_0 (icmp_ln255_fu_233_p2),
        .\LARc_q1[15]_0 (grp_Reflection_coefficients_fu_113_n_63),
        .\LARc_q1[15]_1 (grp_Reflection_coefficients_fu_113_n_66),
        .\LARc_q1[3]_0 (grp_Reflection_coefficients_fu_113_n_64),
        .\LARc_q1[5]_0 (grp_Reflection_coefficients_fu_113_n_59),
        .\LARc_q1[5]_1 (grp_Reflection_coefficients_fu_113_n_65),
        .LARc_q1_10_sp_1(grp_Reflection_coefficients_fu_113_n_22),
        .LARc_q1_15_sp_1(grp_Reflection_coefficients_fu_113_n_45),
        .LARc_q1_3_sp_1(grp_Reflection_coefficients_fu_113_n_44),
        .LARc_q1_4_sp_1(grp_Reflection_coefficients_fu_113_n_60),
        .LARc_q1_5_sp_1(grp_Reflection_coefficients_fu_113_n_43),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .Q({ap_CS_fsm_state4_2,grp_Reflection_coefficients_fu_113_bitoff_ce3}),
        .S({L_ACF_U_n_205,L_ACF_U_n_206,L_ACF_U_n_207,L_ACF_U_n_208,L_ACF_U_n_209,L_ACF_U_n_210,L_ACF_U_n_211,L_ACF_U_n_212}),
        .address0(L_ACF_address0[2]),
        .and_ln107_4_fu_631_p2(and_ln107_4_fu_631_p2),
        .and_ln107_4_reg_1426(and_ln107_4_reg_1426),
        .and_ln107_fu_595_p2(and_ln107_fu_595_p2),
        .and_ln107_reg_1420(and_ln107_reg_1420),
        .\and_ln107_reg_1420_reg[0]_0 (grp_Reflection_coefficients_fu_113_n_68),
        .\ap_CS_fsm_reg[21]_0 (grp_Reflection_coefficients_fu_113_n_47),
        .\ap_CS_fsm_reg[21]_1 (grp_Reflection_coefficients_fu_113_n_53),
        .\ap_CS_fsm_reg[21]_2 ({ap_NS_fsm_0[21],ap_NS_fsm_0[2]}),
        .\ap_CS_fsm_reg[2]_0 (grp_Reflection_coefficients_fu_113_n_69),
        .\ap_CS_fsm_reg[3]_0 (bitoff_ce3),
        .\ap_CS_fsm_reg[4]_0 (grp_Reflection_coefficients_fu_113_n_52),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(i_fu_78_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ce0(L_ACF_ce0),
        .d0(d0),
        .grp_Autocorrelation_fu_103_L_ACF_address0(grp_Autocorrelation_fu_103_L_ACF_address0),
        .grp_Reflection_coefficients_fu_113_ap_start_reg(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .\i_fu_148_reg[1]_0 (grp_Reflection_coefficients_fu_113_n_55),
        .\i_fu_148_reg[2]_0 (grp_Reflection_coefficients_fu_113_n_56),
        .\i_fu_148_reg[3]_0 ({i_fu_148_reg[3],i_fu_148_reg[1:0]}),
        .\i_fu_78_reg[1] (grp_Reflection_coefficients_fu_113_n_51),
        .icmp_ln107_fu_419_p2_carry__0_0({L_ACF_U_n_213,L_ACF_U_n_214,L_ACF_U_n_215,L_ACF_U_n_216,L_ACF_U_n_217,L_ACF_U_n_218,L_ACF_U_n_219,L_ACF_U_n_220}),
        .icmp_ln107_fu_419_p2_carry__1_0(L_ACF_U_n_225),
        .icmp_ln107_reg_1395(icmp_ln107_reg_1395),
        .\icmp_ln107_reg_1395_reg[0]_0 ({L_ACF_U_n_226,L_ACF_U_n_227,L_ACF_U_n_228,L_ACF_U_n_229,L_ACF_U_n_230,L_ACF_U_n_231,L_ACF_U_n_232,L_ACF_U_n_233}),
        .\icmp_ln107_reg_1395_reg[0]_1 ({L_ACF_U_n_234,L_ACF_U_n_235,L_ACF_U_n_236,L_ACF_U_n_237,L_ACF_U_n_238,L_ACF_U_n_239,L_ACF_U_n_240,L_ACF_U_n_241}),
        .\icmp_ln107_reg_1395_reg[0]_2 ({L_ACF_U_n_242,L_ACF_U_n_243,L_ACF_U_n_244,L_ACF_U_n_245,L_ACF_U_n_246,L_ACF_U_n_247,L_ACF_U_n_248,L_ACF_U_n_249}),
        .\icmp_ln107_reg_1395_reg[0]_3 ({L_ACF_U_n_250,L_ACF_U_n_251,L_ACF_U_n_252,L_ACF_U_n_253,L_ACF_U_n_254,L_ACF_U_n_255,L_ACF_U_n_256,L_ACF_U_n_257}),
        .icmp_ln172_fu_413_p2(icmp_ln172_fu_413_p2),
        .or_ln107_2_fu_722_p2__1(or_ln107_2_fu_722_p2__1),
        .or_ln107_fu_637_p2(or_ln107_fu_637_p2),
        .or_ln107_reg_1431(or_ln107_reg_1431),
        .ram_reg_bram_1(grp_Autocorrelation_fu_103_n_186),
        .ram_reg_bram_1_0({ap_CS_fsm_state11,grp_Autocorrelation_fu_103_bitoff_ce0}),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_0 (bitoff_q0),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_1 (bitoff_q3),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_2 (bitoff_q2),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_3 (bitoff_q1),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 ({sh_prom_cast_cast_cast_cast_reg_14370,grp_Reflection_coefficients_fu_113_n_71,grp_Reflection_coefficients_fu_113_n_72,grp_Reflection_coefficients_fu_113_n_73,grp_Reflection_coefficients_fu_113_n_74,grp_Reflection_coefficients_fu_113_n_75}),
        .\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 (sh_prom_cast_cast_cast_fu_735_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_Reflection_coefficients_fu_113_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_113_n_69),
        .Q(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_78[0]_i_1 
       (.I0(i_fu_78_reg[0]),
        .O(i_9_fu_161_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_78[1]_i_1 
       (.I0(i_fu_78_reg[1]),
        .I1(i_fu_78_reg[0]),
        .O(i_9_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_78[2]_i_1 
       (.I0(i_fu_78_reg[2]),
        .I1(i_fu_78_reg[0]),
        .I2(i_fu_78_reg[1]),
        .O(i_9_fu_161_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_78[3]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    \i_fu_78[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_fu_78_reg[2]),
        .I3(i_fu_78_reg[3]),
        .I4(i_fu_78_reg[0]),
        .I5(i_fu_78_reg[1]),
        .O(i_fu_780));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_78[3]_i_3 
       (.I0(i_fu_78_reg[3]),
        .I1(i_fu_78_reg[1]),
        .I2(i_fu_78_reg[0]),
        .I3(i_fu_78_reg[2]),
        .O(i_9_fu_161_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[0]),
        .Q(i_fu_78_reg[0]),
        .S(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[1]),
        .Q(i_fu_78_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[2]),
        .Q(i_fu_78_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(i_9_fu_161_p2[3]),
        .Q(i_fu_78_reg[3]),
        .R(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_74[0]_i_1 
       (.I0(idx_fu_74_reg[0]),
        .O(add_ln248_fu_150_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_74[1]_i_1 
       (.I0(idx_fu_74_reg[1]),
        .I1(idx_fu_74_reg[0]),
        .O(add_ln248_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_74[2]_i_1 
       (.I0(idx_fu_74_reg[2]),
        .I1(idx_fu_74_reg[0]),
        .I2(idx_fu_74_reg[1]),
        .O(add_ln248_fu_150_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln248_fu_150_p2[0]),
        .Q(idx_fu_74_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln248_fu_150_p2[1]),
        .Q(idx_fu_74_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_780),
        .D(add_ln248_fu_150_p2[2]),
        .Q(idx_fu_74_reg[2]),
        .R(ap_NS_fsm12_out));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Autocorrelation" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation
   (indata_d0,
    Q,
    and_ln107_reg_2086,
    or_ln107_reg_2097,
    \icmp_ln57_reg_2061_reg[0]_0 ,
    \smax_fu_162_reg[14]_0 ,
    D,
    d1,
    address1,
    \ap_CS_fsm_reg[26]_rep__0_0 ,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    \ap_CS_fsm_reg[15]_0 ,
    indata_address1,
    indata_address0,
    indata_ce0,
    indata_ce1,
    indata_d1,
    WEBWE,
    WEA,
    \ap_CS_fsm_reg[1]_0 ,
    ce1,
    address0,
    \ap_CS_fsm_reg[30]_0 ,
    ap_clk,
    indata_q0,
    A,
    icmp_ln62_1_fu_1005_p2,
    icmp_ln62_fu_983_p2,
    indata_q1,
    grp_Autocorrelation_fu_103_ap_start_reg,
    DSP_A_B_DATA_INST,
    \L_ACF_load_4_reg_2418_reg[63]_0 ,
    \L_ACF_load_2_reg_2379_reg[63]_0 ,
    ram_reg_bram_1,
    ap_start,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    DSP_A_B_DATA_INST_0,
    \scalauto_2_reg_2108_reg[0]_0 ,
    \scalauto_2_reg_2108_reg[0]_1 ,
    \scalauto_2_reg_2108_reg[0]_2 ,
    ap_rst,
    \scalauto_2_reg_2108_reg[2]_0 ,
    \reg_604_reg[63]_0 ,
    SR);
  output [15:0]indata_d0;
  output [5:0]Q;
  output and_ln107_reg_2086;
  output or_ln107_reg_2097;
  output \icmp_ln57_reg_2061_reg[0]_0 ;
  output [14:0]\smax_fu_162_reg[14]_0 ;
  output [0:0]D;
  output [63:0]d1;
  output [3:0]address1;
  output [63:0]\ap_CS_fsm_reg[26]_rep__0_0 ;
  output [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  output \ap_CS_fsm_reg[15]_0 ;
  output [7:0]indata_address1;
  output [7:0]indata_address0;
  output indata_ce0;
  output indata_ce1;
  output [15:0]indata_d1;
  output [0:0]WEBWE;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output ce1;
  output [2:0]address0;
  output \ap_CS_fsm_reg[30]_0 ;
  input ap_clk;
  input [15:0]indata_q0;
  input [1:0]A;
  input icmp_ln62_1_fu_1005_p2;
  input icmp_ln62_fu_983_p2;
  input [15:0]indata_q1;
  input grp_Autocorrelation_fu_103_ap_start_reg;
  input DSP_A_B_DATA_INST;
  input [63:0]\L_ACF_load_4_reg_2418_reg[63]_0 ;
  input [63:0]\L_ACF_load_2_reg_2379_reg[63]_0 ;
  input [2:0]ram_reg_bram_1;
  input ap_start;
  input [2:0]ram_reg_bram_1_0;
  input [0:0]ram_reg_bram_1_1;
  input DSP_A_B_DATA_INST_0;
  input [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_2 ;
  input ap_rst;
  input [1:0]\scalauto_2_reg_2108_reg[2]_0 ;
  input [63:0]\reg_604_reg[63]_0 ;
  input [0:0]SR;

  wire [1:0]A;
  wire [0:0]D;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [3:0]L_ACF_addr_11_reg_2625;
  wire [63:0]L_ACF_load_1_reg_2374;
  wire [63:0]L_ACF_load_2_reg_2379;
  wire [63:0]\L_ACF_load_2_reg_2379_reg[63]_0 ;
  wire [63:0]L_ACF_load_3_reg_2413;
  wire [63:0]L_ACF_load_4_reg_2418;
  wire [63:0]\L_ACF_load_4_reg_2418_reg[63]_0 ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [63:0]add_ln119_1_fu_1291_p2;
  wire [63:0]add_ln119_1_reg_2500;
  wire \add_ln119_1_reg_2500[39]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[47]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[55]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[63]_i_9_n_12 ;
  wire [7:0]add_ln139_fu_1496_p2;
  wire [7:0]add_ln139_reg_2555;
  wire \add_ln139_reg_2555[7]_i_2_n_12 ;
  wire [4:0]add_ln144_fu_1837_p2;
  wire [7:0]add_ln152_fu_1876_p2;
  wire [7:1]add_ln49_fu_628_p2;
  wire [7:0]add_ln65_fu_1043_p2;
  wire [4:2]add_ln79_fu_1094_p2;
  wire [2:0]address0;
  wire [3:0]address1;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U27_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_45;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_46;
  wire am_addmul_16s_16s_16s_33_4_1_U36_n_47;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_44;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_47;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_48;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_49;
  wire and_ln107_fu_795_p2;
  wire and_ln107_reg_2086;
  wire \and_ln107_reg_2086[0]_i_2_n_12 ;
  wire \and_ln107_reg_2086[0]_i_3_n_12 ;
  wire \and_ln107_reg_2086[0]_i_4_n_12 ;
  wire \and_ln107_reg_2086[0]_i_5_n_12 ;
  wire \ap_CS_fsm[19]_i_1_n_12 ;
  wire \ap_CS_fsm[24]_i_2_n_12 ;
  wire \ap_CS_fsm[31]_i_1_n_12 ;
  wire \ap_CS_fsm[31]_i_2_n_12 ;
  wire \ap_CS_fsm[31]_i_3_n_12 ;
  wire \ap_CS_fsm[3]_i_2_n_12 ;
  wire \ap_CS_fsm[9]_i_1__0_n_12 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17]_rep__0_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__1_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__2_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__3_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__4_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__5_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep__6_n_12 ;
  wire \ap_CS_fsm_reg[17]_rep_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [63:0]\ap_CS_fsm_reg[26]_rep__0_0 ;
  wire \ap_CS_fsm_reg[26]_rep__0_n_12 ;
  wire \ap_CS_fsm_reg[26]_rep_n_12 ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg_n_12_[5] ;
  wire \ap_CS_fsm_reg_n_12_[6] ;
  wire \ap_CS_fsm_reg_n_12_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state5;
  wire [30:1]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_rst;
  wire ap_start;
  wire ce1;
  wire [63:0]d1;
  wire [63:0]empty_81_fu_186;
  wire \empty_81_fu_186[15]_i_19_n_12 ;
  wire \empty_81_fu_186[15]_i_20_n_12 ;
  wire \empty_81_fu_186[15]_i_21_n_12 ;
  wire \empty_81_fu_186[15]_i_22_n_12 ;
  wire \empty_81_fu_186[15]_i_23_n_12 ;
  wire \empty_81_fu_186[15]_i_24_n_12 ;
  wire \empty_81_fu_186[15]_i_25_n_12 ;
  wire \empty_81_fu_186[15]_i_26_n_12 ;
  wire \empty_81_fu_186[23]_i_19_n_12 ;
  wire \empty_81_fu_186[23]_i_20_n_12 ;
  wire \empty_81_fu_186[23]_i_21_n_12 ;
  wire \empty_81_fu_186[23]_i_22_n_12 ;
  wire \empty_81_fu_186[23]_i_23_n_12 ;
  wire \empty_81_fu_186[23]_i_24_n_12 ;
  wire \empty_81_fu_186[23]_i_25_n_12 ;
  wire \empty_81_fu_186[23]_i_26_n_12 ;
  wire \empty_81_fu_186[31]_i_19_n_12 ;
  wire \empty_81_fu_186[31]_i_20_n_12 ;
  wire \empty_81_fu_186[31]_i_21_n_12 ;
  wire \empty_81_fu_186[31]_i_22_n_12 ;
  wire \empty_81_fu_186[31]_i_23_n_12 ;
  wire \empty_81_fu_186[31]_i_24_n_12 ;
  wire \empty_81_fu_186[31]_i_25_n_12 ;
  wire \empty_81_fu_186[31]_i_26_n_12 ;
  wire \empty_81_fu_186[39]_i_10_n_12 ;
  wire \empty_81_fu_186[39]_i_11_n_12 ;
  wire \empty_81_fu_186[39]_i_12_n_12 ;
  wire \empty_81_fu_186[39]_i_13_n_12 ;
  wire \empty_81_fu_186[39]_i_19_n_12 ;
  wire \empty_81_fu_186[39]_i_21_n_12 ;
  wire \empty_81_fu_186[39]_i_22_n_12 ;
  wire \empty_81_fu_186[39]_i_2_n_12 ;
  wire \empty_81_fu_186[39]_i_3_n_12 ;
  wire \empty_81_fu_186[39]_i_4_n_12 ;
  wire \empty_81_fu_186[39]_i_5_n_12 ;
  wire \empty_81_fu_186[47]_i_10_n_12 ;
  wire \empty_81_fu_186[47]_i_11_n_12 ;
  wire \empty_81_fu_186[47]_i_12_n_12 ;
  wire \empty_81_fu_186[47]_i_13_n_12 ;
  wire \empty_81_fu_186[47]_i_14_n_12 ;
  wire \empty_81_fu_186[47]_i_15_n_12 ;
  wire \empty_81_fu_186[47]_i_16_n_12 ;
  wire \empty_81_fu_186[47]_i_17_n_12 ;
  wire \empty_81_fu_186[47]_i_2_n_12 ;
  wire \empty_81_fu_186[47]_i_3_n_12 ;
  wire \empty_81_fu_186[47]_i_4_n_12 ;
  wire \empty_81_fu_186[47]_i_5_n_12 ;
  wire \empty_81_fu_186[47]_i_6_n_12 ;
  wire \empty_81_fu_186[47]_i_7_n_12 ;
  wire \empty_81_fu_186[47]_i_8_n_12 ;
  wire \empty_81_fu_186[47]_i_9_n_12 ;
  wire \empty_81_fu_186[55]_i_10_n_12 ;
  wire \empty_81_fu_186[55]_i_11_n_12 ;
  wire \empty_81_fu_186[55]_i_12_n_12 ;
  wire \empty_81_fu_186[55]_i_13_n_12 ;
  wire \empty_81_fu_186[55]_i_14_n_12 ;
  wire \empty_81_fu_186[55]_i_15_n_12 ;
  wire \empty_81_fu_186[55]_i_16_n_12 ;
  wire \empty_81_fu_186[55]_i_17_n_12 ;
  wire \empty_81_fu_186[55]_i_2_n_12 ;
  wire \empty_81_fu_186[55]_i_3_n_12 ;
  wire \empty_81_fu_186[55]_i_4_n_12 ;
  wire \empty_81_fu_186[55]_i_5_n_12 ;
  wire \empty_81_fu_186[55]_i_6_n_12 ;
  wire \empty_81_fu_186[55]_i_7_n_12 ;
  wire \empty_81_fu_186[55]_i_8_n_12 ;
  wire \empty_81_fu_186[55]_i_9_n_12 ;
  wire \empty_81_fu_186[63]_i_10_n_12 ;
  wire \empty_81_fu_186[63]_i_11_n_12 ;
  wire \empty_81_fu_186[63]_i_12_n_12 ;
  wire \empty_81_fu_186[63]_i_13_n_12 ;
  wire \empty_81_fu_186[63]_i_14_n_12 ;
  wire \empty_81_fu_186[63]_i_15_n_12 ;
  wire \empty_81_fu_186[63]_i_16_n_12 ;
  wire \empty_81_fu_186[63]_i_2_n_12 ;
  wire \empty_81_fu_186[63]_i_3_n_12 ;
  wire \empty_81_fu_186[63]_i_4_n_12 ;
  wire \empty_81_fu_186[63]_i_5_n_12 ;
  wire \empty_81_fu_186[63]_i_6_n_12 ;
  wire \empty_81_fu_186[63]_i_7_n_12 ;
  wire \empty_81_fu_186[63]_i_8_n_12 ;
  wire \empty_81_fu_186[63]_i_9_n_12 ;
  wire \empty_81_fu_186[7]_i_17_n_12 ;
  wire \empty_81_fu_186[7]_i_18_n_12 ;
  wire \empty_81_fu_186[7]_i_19_n_12 ;
  wire \empty_81_fu_186[7]_i_20_n_12 ;
  wire \empty_81_fu_186[7]_i_21_n_12 ;
  wire \empty_81_fu_186[7]_i_22_n_12 ;
  wire \empty_81_fu_186[7]_i_23_n_12 ;
  wire \empty_81_fu_186_reg_n_12_[0] ;
  wire \empty_81_fu_186_reg_n_12_[10] ;
  wire \empty_81_fu_186_reg_n_12_[11] ;
  wire \empty_81_fu_186_reg_n_12_[12] ;
  wire \empty_81_fu_186_reg_n_12_[13] ;
  wire \empty_81_fu_186_reg_n_12_[14] ;
  wire \empty_81_fu_186_reg_n_12_[15] ;
  wire \empty_81_fu_186_reg_n_12_[16] ;
  wire \empty_81_fu_186_reg_n_12_[17] ;
  wire \empty_81_fu_186_reg_n_12_[18] ;
  wire \empty_81_fu_186_reg_n_12_[19] ;
  wire \empty_81_fu_186_reg_n_12_[1] ;
  wire \empty_81_fu_186_reg_n_12_[20] ;
  wire \empty_81_fu_186_reg_n_12_[21] ;
  wire \empty_81_fu_186_reg_n_12_[22] ;
  wire \empty_81_fu_186_reg_n_12_[23] ;
  wire \empty_81_fu_186_reg_n_12_[24] ;
  wire \empty_81_fu_186_reg_n_12_[25] ;
  wire \empty_81_fu_186_reg_n_12_[26] ;
  wire \empty_81_fu_186_reg_n_12_[27] ;
  wire \empty_81_fu_186_reg_n_12_[28] ;
  wire \empty_81_fu_186_reg_n_12_[29] ;
  wire \empty_81_fu_186_reg_n_12_[2] ;
  wire \empty_81_fu_186_reg_n_12_[30] ;
  wire \empty_81_fu_186_reg_n_12_[31] ;
  wire \empty_81_fu_186_reg_n_12_[32] ;
  wire \empty_81_fu_186_reg_n_12_[33] ;
  wire \empty_81_fu_186_reg_n_12_[34] ;
  wire \empty_81_fu_186_reg_n_12_[35] ;
  wire \empty_81_fu_186_reg_n_12_[36] ;
  wire \empty_81_fu_186_reg_n_12_[37] ;
  wire \empty_81_fu_186_reg_n_12_[38] ;
  wire \empty_81_fu_186_reg_n_12_[39] ;
  wire \empty_81_fu_186_reg_n_12_[3] ;
  wire \empty_81_fu_186_reg_n_12_[40] ;
  wire \empty_81_fu_186_reg_n_12_[41] ;
  wire \empty_81_fu_186_reg_n_12_[42] ;
  wire \empty_81_fu_186_reg_n_12_[43] ;
  wire \empty_81_fu_186_reg_n_12_[44] ;
  wire \empty_81_fu_186_reg_n_12_[45] ;
  wire \empty_81_fu_186_reg_n_12_[46] ;
  wire \empty_81_fu_186_reg_n_12_[47] ;
  wire \empty_81_fu_186_reg_n_12_[48] ;
  wire \empty_81_fu_186_reg_n_12_[49] ;
  wire \empty_81_fu_186_reg_n_12_[4] ;
  wire \empty_81_fu_186_reg_n_12_[50] ;
  wire \empty_81_fu_186_reg_n_12_[51] ;
  wire \empty_81_fu_186_reg_n_12_[52] ;
  wire \empty_81_fu_186_reg_n_12_[53] ;
  wire \empty_81_fu_186_reg_n_12_[54] ;
  wire \empty_81_fu_186_reg_n_12_[55] ;
  wire \empty_81_fu_186_reg_n_12_[56] ;
  wire \empty_81_fu_186_reg_n_12_[57] ;
  wire \empty_81_fu_186_reg_n_12_[58] ;
  wire \empty_81_fu_186_reg_n_12_[59] ;
  wire \empty_81_fu_186_reg_n_12_[5] ;
  wire \empty_81_fu_186_reg_n_12_[60] ;
  wire \empty_81_fu_186_reg_n_12_[61] ;
  wire \empty_81_fu_186_reg_n_12_[62] ;
  wire \empty_81_fu_186_reg_n_12_[63] ;
  wire \empty_81_fu_186_reg_n_12_[6] ;
  wire \empty_81_fu_186_reg_n_12_[7] ;
  wire \empty_81_fu_186_reg_n_12_[8] ;
  wire \empty_81_fu_186_reg_n_12_[9] ;
  wire [63:0]empty_82_fu_190;
  wire \empty_82_fu_190[39]_i_10_n_12 ;
  wire \empty_82_fu_190[39]_i_11_n_12 ;
  wire \empty_82_fu_190[39]_i_12_n_12 ;
  wire \empty_82_fu_190[39]_i_13_n_12 ;
  wire \empty_82_fu_190[39]_i_18_n_12 ;
  wire \empty_82_fu_190[39]_i_2_n_12 ;
  wire \empty_82_fu_190[39]_i_3_n_12 ;
  wire \empty_82_fu_190[39]_i_4_n_12 ;
  wire \empty_82_fu_190[39]_i_5_n_12 ;
  wire \empty_82_fu_190[47]_i_10_n_12 ;
  wire \empty_82_fu_190[47]_i_11_n_12 ;
  wire \empty_82_fu_190[47]_i_12_n_12 ;
  wire \empty_82_fu_190[47]_i_13_n_12 ;
  wire \empty_82_fu_190[47]_i_14_n_12 ;
  wire \empty_82_fu_190[47]_i_15_n_12 ;
  wire \empty_82_fu_190[47]_i_16_n_12 ;
  wire \empty_82_fu_190[47]_i_17_n_12 ;
  wire \empty_82_fu_190[47]_i_2_n_12 ;
  wire \empty_82_fu_190[47]_i_3_n_12 ;
  wire \empty_82_fu_190[47]_i_4_n_12 ;
  wire \empty_82_fu_190[47]_i_5_n_12 ;
  wire \empty_82_fu_190[47]_i_6_n_12 ;
  wire \empty_82_fu_190[47]_i_7_n_12 ;
  wire \empty_82_fu_190[47]_i_8_n_12 ;
  wire \empty_82_fu_190[47]_i_9_n_12 ;
  wire \empty_82_fu_190[55]_i_10_n_12 ;
  wire \empty_82_fu_190[55]_i_11_n_12 ;
  wire \empty_82_fu_190[55]_i_12_n_12 ;
  wire \empty_82_fu_190[55]_i_13_n_12 ;
  wire \empty_82_fu_190[55]_i_14_n_12 ;
  wire \empty_82_fu_190[55]_i_15_n_12 ;
  wire \empty_82_fu_190[55]_i_16_n_12 ;
  wire \empty_82_fu_190[55]_i_17_n_12 ;
  wire \empty_82_fu_190[55]_i_2_n_12 ;
  wire \empty_82_fu_190[55]_i_3_n_12 ;
  wire \empty_82_fu_190[55]_i_4_n_12 ;
  wire \empty_82_fu_190[55]_i_5_n_12 ;
  wire \empty_82_fu_190[55]_i_6_n_12 ;
  wire \empty_82_fu_190[55]_i_7_n_12 ;
  wire \empty_82_fu_190[55]_i_8_n_12 ;
  wire \empty_82_fu_190[55]_i_9_n_12 ;
  wire \empty_82_fu_190[63]_i_10_n_12 ;
  wire \empty_82_fu_190[63]_i_11_n_12 ;
  wire \empty_82_fu_190[63]_i_12_n_12 ;
  wire \empty_82_fu_190[63]_i_13_n_12 ;
  wire \empty_82_fu_190[63]_i_14_n_12 ;
  wire \empty_82_fu_190[63]_i_15_n_12 ;
  wire \empty_82_fu_190[63]_i_16_n_12 ;
  wire \empty_82_fu_190[63]_i_2_n_12 ;
  wire \empty_82_fu_190[63]_i_3_n_12 ;
  wire \empty_82_fu_190[63]_i_4_n_12 ;
  wire \empty_82_fu_190[63]_i_5_n_12 ;
  wire \empty_82_fu_190[63]_i_6_n_12 ;
  wire \empty_82_fu_190[63]_i_7_n_12 ;
  wire \empty_82_fu_190[63]_i_8_n_12 ;
  wire \empty_82_fu_190[63]_i_9_n_12 ;
  wire \empty_82_fu_190_reg_n_12_[0] ;
  wire \empty_82_fu_190_reg_n_12_[10] ;
  wire \empty_82_fu_190_reg_n_12_[11] ;
  wire \empty_82_fu_190_reg_n_12_[12] ;
  wire \empty_82_fu_190_reg_n_12_[13] ;
  wire \empty_82_fu_190_reg_n_12_[14] ;
  wire \empty_82_fu_190_reg_n_12_[15] ;
  wire \empty_82_fu_190_reg_n_12_[16] ;
  wire \empty_82_fu_190_reg_n_12_[17] ;
  wire \empty_82_fu_190_reg_n_12_[18] ;
  wire \empty_82_fu_190_reg_n_12_[19] ;
  wire \empty_82_fu_190_reg_n_12_[1] ;
  wire \empty_82_fu_190_reg_n_12_[20] ;
  wire \empty_82_fu_190_reg_n_12_[21] ;
  wire \empty_82_fu_190_reg_n_12_[22] ;
  wire \empty_82_fu_190_reg_n_12_[23] ;
  wire \empty_82_fu_190_reg_n_12_[24] ;
  wire \empty_82_fu_190_reg_n_12_[25] ;
  wire \empty_82_fu_190_reg_n_12_[26] ;
  wire \empty_82_fu_190_reg_n_12_[27] ;
  wire \empty_82_fu_190_reg_n_12_[28] ;
  wire \empty_82_fu_190_reg_n_12_[29] ;
  wire \empty_82_fu_190_reg_n_12_[2] ;
  wire \empty_82_fu_190_reg_n_12_[30] ;
  wire \empty_82_fu_190_reg_n_12_[31] ;
  wire \empty_82_fu_190_reg_n_12_[32] ;
  wire \empty_82_fu_190_reg_n_12_[33] ;
  wire \empty_82_fu_190_reg_n_12_[34] ;
  wire \empty_82_fu_190_reg_n_12_[35] ;
  wire \empty_82_fu_190_reg_n_12_[36] ;
  wire \empty_82_fu_190_reg_n_12_[37] ;
  wire \empty_82_fu_190_reg_n_12_[38] ;
  wire \empty_82_fu_190_reg_n_12_[39] ;
  wire \empty_82_fu_190_reg_n_12_[3] ;
  wire \empty_82_fu_190_reg_n_12_[40] ;
  wire \empty_82_fu_190_reg_n_12_[41] ;
  wire \empty_82_fu_190_reg_n_12_[42] ;
  wire \empty_82_fu_190_reg_n_12_[43] ;
  wire \empty_82_fu_190_reg_n_12_[44] ;
  wire \empty_82_fu_190_reg_n_12_[45] ;
  wire \empty_82_fu_190_reg_n_12_[46] ;
  wire \empty_82_fu_190_reg_n_12_[47] ;
  wire \empty_82_fu_190_reg_n_12_[48] ;
  wire \empty_82_fu_190_reg_n_12_[49] ;
  wire \empty_82_fu_190_reg_n_12_[4] ;
  wire \empty_82_fu_190_reg_n_12_[50] ;
  wire \empty_82_fu_190_reg_n_12_[51] ;
  wire \empty_82_fu_190_reg_n_12_[52] ;
  wire \empty_82_fu_190_reg_n_12_[53] ;
  wire \empty_82_fu_190_reg_n_12_[54] ;
  wire \empty_82_fu_190_reg_n_12_[55] ;
  wire \empty_82_fu_190_reg_n_12_[56] ;
  wire \empty_82_fu_190_reg_n_12_[57] ;
  wire \empty_82_fu_190_reg_n_12_[58] ;
  wire \empty_82_fu_190_reg_n_12_[59] ;
  wire \empty_82_fu_190_reg_n_12_[5] ;
  wire \empty_82_fu_190_reg_n_12_[60] ;
  wire \empty_82_fu_190_reg_n_12_[61] ;
  wire \empty_82_fu_190_reg_n_12_[62] ;
  wire \empty_82_fu_190_reg_n_12_[63] ;
  wire \empty_82_fu_190_reg_n_12_[6] ;
  wire \empty_82_fu_190_reg_n_12_[7] ;
  wire \empty_82_fu_190_reg_n_12_[8] ;
  wire \empty_82_fu_190_reg_n_12_[9] ;
  wire empty_83_fu_194;
  wire [63:0]empty_83_fu_1940_in;
  wire \empty_83_fu_194[39]_i_10_n_12 ;
  wire \empty_83_fu_194[39]_i_11_n_12 ;
  wire \empty_83_fu_194[39]_i_12_n_12 ;
  wire \empty_83_fu_194[39]_i_13_n_12 ;
  wire \empty_83_fu_194[39]_i_18_n_12 ;
  wire \empty_83_fu_194[39]_i_2_n_12 ;
  wire \empty_83_fu_194[39]_i_3_n_12 ;
  wire \empty_83_fu_194[39]_i_4_n_12 ;
  wire \empty_83_fu_194[39]_i_5_n_12 ;
  wire \empty_83_fu_194[47]_i_10_n_12 ;
  wire \empty_83_fu_194[47]_i_11_n_12 ;
  wire \empty_83_fu_194[47]_i_12_n_12 ;
  wire \empty_83_fu_194[47]_i_13_n_12 ;
  wire \empty_83_fu_194[47]_i_14_n_12 ;
  wire \empty_83_fu_194[47]_i_15_n_12 ;
  wire \empty_83_fu_194[47]_i_16_n_12 ;
  wire \empty_83_fu_194[47]_i_17_n_12 ;
  wire \empty_83_fu_194[47]_i_2_n_12 ;
  wire \empty_83_fu_194[47]_i_3_n_12 ;
  wire \empty_83_fu_194[47]_i_4_n_12 ;
  wire \empty_83_fu_194[47]_i_5_n_12 ;
  wire \empty_83_fu_194[47]_i_6_n_12 ;
  wire \empty_83_fu_194[47]_i_7_n_12 ;
  wire \empty_83_fu_194[47]_i_8_n_12 ;
  wire \empty_83_fu_194[47]_i_9_n_12 ;
  wire \empty_83_fu_194[55]_i_10_n_12 ;
  wire \empty_83_fu_194[55]_i_11_n_12 ;
  wire \empty_83_fu_194[55]_i_12_n_12 ;
  wire \empty_83_fu_194[55]_i_13_n_12 ;
  wire \empty_83_fu_194[55]_i_14_n_12 ;
  wire \empty_83_fu_194[55]_i_15_n_12 ;
  wire \empty_83_fu_194[55]_i_16_n_12 ;
  wire \empty_83_fu_194[55]_i_17_n_12 ;
  wire \empty_83_fu_194[55]_i_2_n_12 ;
  wire \empty_83_fu_194[55]_i_3_n_12 ;
  wire \empty_83_fu_194[55]_i_4_n_12 ;
  wire \empty_83_fu_194[55]_i_5_n_12 ;
  wire \empty_83_fu_194[55]_i_6_n_12 ;
  wire \empty_83_fu_194[55]_i_7_n_12 ;
  wire \empty_83_fu_194[55]_i_8_n_12 ;
  wire \empty_83_fu_194[55]_i_9_n_12 ;
  wire \empty_83_fu_194[63]_i_10_n_12 ;
  wire \empty_83_fu_194[63]_i_11_n_12 ;
  wire \empty_83_fu_194[63]_i_12_n_12 ;
  wire \empty_83_fu_194[63]_i_13_n_12 ;
  wire \empty_83_fu_194[63]_i_14_n_12 ;
  wire \empty_83_fu_194[63]_i_15_n_12 ;
  wire \empty_83_fu_194[63]_i_16_n_12 ;
  wire \empty_83_fu_194[63]_i_17_n_12 ;
  wire \empty_83_fu_194[63]_i_3_n_12 ;
  wire \empty_83_fu_194[63]_i_4_n_12 ;
  wire \empty_83_fu_194[63]_i_5_n_12 ;
  wire \empty_83_fu_194[63]_i_6_n_12 ;
  wire \empty_83_fu_194[63]_i_7_n_12 ;
  wire \empty_83_fu_194[63]_i_8_n_12 ;
  wire \empty_83_fu_194[63]_i_9_n_12 ;
  wire \empty_83_fu_194_reg_n_12_[0] ;
  wire \empty_83_fu_194_reg_n_12_[10] ;
  wire \empty_83_fu_194_reg_n_12_[11] ;
  wire \empty_83_fu_194_reg_n_12_[12] ;
  wire \empty_83_fu_194_reg_n_12_[13] ;
  wire \empty_83_fu_194_reg_n_12_[14] ;
  wire \empty_83_fu_194_reg_n_12_[15] ;
  wire \empty_83_fu_194_reg_n_12_[16] ;
  wire \empty_83_fu_194_reg_n_12_[17] ;
  wire \empty_83_fu_194_reg_n_12_[18] ;
  wire \empty_83_fu_194_reg_n_12_[19] ;
  wire \empty_83_fu_194_reg_n_12_[1] ;
  wire \empty_83_fu_194_reg_n_12_[20] ;
  wire \empty_83_fu_194_reg_n_12_[21] ;
  wire \empty_83_fu_194_reg_n_12_[22] ;
  wire \empty_83_fu_194_reg_n_12_[23] ;
  wire \empty_83_fu_194_reg_n_12_[24] ;
  wire \empty_83_fu_194_reg_n_12_[25] ;
  wire \empty_83_fu_194_reg_n_12_[26] ;
  wire \empty_83_fu_194_reg_n_12_[27] ;
  wire \empty_83_fu_194_reg_n_12_[28] ;
  wire \empty_83_fu_194_reg_n_12_[29] ;
  wire \empty_83_fu_194_reg_n_12_[2] ;
  wire \empty_83_fu_194_reg_n_12_[30] ;
  wire \empty_83_fu_194_reg_n_12_[31] ;
  wire \empty_83_fu_194_reg_n_12_[32] ;
  wire \empty_83_fu_194_reg_n_12_[33] ;
  wire \empty_83_fu_194_reg_n_12_[34] ;
  wire \empty_83_fu_194_reg_n_12_[35] ;
  wire \empty_83_fu_194_reg_n_12_[36] ;
  wire \empty_83_fu_194_reg_n_12_[37] ;
  wire \empty_83_fu_194_reg_n_12_[38] ;
  wire \empty_83_fu_194_reg_n_12_[39] ;
  wire \empty_83_fu_194_reg_n_12_[3] ;
  wire \empty_83_fu_194_reg_n_12_[40] ;
  wire \empty_83_fu_194_reg_n_12_[41] ;
  wire \empty_83_fu_194_reg_n_12_[42] ;
  wire \empty_83_fu_194_reg_n_12_[43] ;
  wire \empty_83_fu_194_reg_n_12_[44] ;
  wire \empty_83_fu_194_reg_n_12_[45] ;
  wire \empty_83_fu_194_reg_n_12_[46] ;
  wire \empty_83_fu_194_reg_n_12_[47] ;
  wire \empty_83_fu_194_reg_n_12_[48] ;
  wire \empty_83_fu_194_reg_n_12_[49] ;
  wire \empty_83_fu_194_reg_n_12_[4] ;
  wire \empty_83_fu_194_reg_n_12_[50] ;
  wire \empty_83_fu_194_reg_n_12_[51] ;
  wire \empty_83_fu_194_reg_n_12_[52] ;
  wire \empty_83_fu_194_reg_n_12_[53] ;
  wire \empty_83_fu_194_reg_n_12_[54] ;
  wire \empty_83_fu_194_reg_n_12_[55] ;
  wire \empty_83_fu_194_reg_n_12_[56] ;
  wire \empty_83_fu_194_reg_n_12_[57] ;
  wire \empty_83_fu_194_reg_n_12_[58] ;
  wire \empty_83_fu_194_reg_n_12_[59] ;
  wire \empty_83_fu_194_reg_n_12_[5] ;
  wire \empty_83_fu_194_reg_n_12_[60] ;
  wire \empty_83_fu_194_reg_n_12_[61] ;
  wire \empty_83_fu_194_reg_n_12_[62] ;
  wire \empty_83_fu_194_reg_n_12_[63] ;
  wire \empty_83_fu_194_reg_n_12_[6] ;
  wire \empty_83_fu_194_reg_n_12_[7] ;
  wire \empty_83_fu_194_reg_n_12_[8] ;
  wire \empty_83_fu_194_reg_n_12_[9] ;
  wire [63:0]empty_84_fu_198;
  wire \empty_84_fu_198[15]_i_18_n_12 ;
  wire \empty_84_fu_198[15]_i_19_n_12 ;
  wire \empty_84_fu_198[15]_i_20_n_12 ;
  wire \empty_84_fu_198[15]_i_21_n_12 ;
  wire \empty_84_fu_198[15]_i_22_n_12 ;
  wire \empty_84_fu_198[15]_i_23_n_12 ;
  wire \empty_84_fu_198[15]_i_24_n_12 ;
  wire \empty_84_fu_198[15]_i_25_n_12 ;
  wire \empty_84_fu_198[23]_i_18_n_12 ;
  wire \empty_84_fu_198[23]_i_19_n_12 ;
  wire \empty_84_fu_198[23]_i_20_n_12 ;
  wire \empty_84_fu_198[23]_i_21_n_12 ;
  wire \empty_84_fu_198[23]_i_22_n_12 ;
  wire \empty_84_fu_198[23]_i_23_n_12 ;
  wire \empty_84_fu_198[23]_i_24_n_12 ;
  wire \empty_84_fu_198[23]_i_25_n_12 ;
  wire \empty_84_fu_198[31]_i_18_n_12 ;
  wire \empty_84_fu_198[31]_i_19_n_12 ;
  wire \empty_84_fu_198[31]_i_20_n_12 ;
  wire \empty_84_fu_198[31]_i_21_n_12 ;
  wire \empty_84_fu_198[31]_i_22_n_12 ;
  wire \empty_84_fu_198[31]_i_23_n_12 ;
  wire \empty_84_fu_198[31]_i_24_n_12 ;
  wire \empty_84_fu_198[39]_i_10_n_12 ;
  wire \empty_84_fu_198[39]_i_11_n_12 ;
  wire \empty_84_fu_198[39]_i_12_n_12 ;
  wire \empty_84_fu_198[39]_i_13_n_12 ;
  wire \empty_84_fu_198[39]_i_21_n_12 ;
  wire \empty_84_fu_198[39]_i_2_n_12 ;
  wire \empty_84_fu_198[39]_i_3_n_12 ;
  wire \empty_84_fu_198[39]_i_4_n_12 ;
  wire \empty_84_fu_198[39]_i_5_n_12 ;
  wire \empty_84_fu_198[47]_i_10_n_12 ;
  wire \empty_84_fu_198[47]_i_11_n_12 ;
  wire \empty_84_fu_198[47]_i_12_n_12 ;
  wire \empty_84_fu_198[47]_i_13_n_12 ;
  wire \empty_84_fu_198[47]_i_14_n_12 ;
  wire \empty_84_fu_198[47]_i_15_n_12 ;
  wire \empty_84_fu_198[47]_i_16_n_12 ;
  wire \empty_84_fu_198[47]_i_17_n_12 ;
  wire \empty_84_fu_198[47]_i_2_n_12 ;
  wire \empty_84_fu_198[47]_i_3_n_12 ;
  wire \empty_84_fu_198[47]_i_4_n_12 ;
  wire \empty_84_fu_198[47]_i_5_n_12 ;
  wire \empty_84_fu_198[47]_i_6_n_12 ;
  wire \empty_84_fu_198[47]_i_7_n_12 ;
  wire \empty_84_fu_198[47]_i_8_n_12 ;
  wire \empty_84_fu_198[47]_i_9_n_12 ;
  wire \empty_84_fu_198[55]_i_10_n_12 ;
  wire \empty_84_fu_198[55]_i_11_n_12 ;
  wire \empty_84_fu_198[55]_i_12_n_12 ;
  wire \empty_84_fu_198[55]_i_13_n_12 ;
  wire \empty_84_fu_198[55]_i_14_n_12 ;
  wire \empty_84_fu_198[55]_i_15_n_12 ;
  wire \empty_84_fu_198[55]_i_16_n_12 ;
  wire \empty_84_fu_198[55]_i_17_n_12 ;
  wire \empty_84_fu_198[55]_i_2_n_12 ;
  wire \empty_84_fu_198[55]_i_3_n_12 ;
  wire \empty_84_fu_198[55]_i_4_n_12 ;
  wire \empty_84_fu_198[55]_i_5_n_12 ;
  wire \empty_84_fu_198[55]_i_6_n_12 ;
  wire \empty_84_fu_198[55]_i_7_n_12 ;
  wire \empty_84_fu_198[55]_i_8_n_12 ;
  wire \empty_84_fu_198[55]_i_9_n_12 ;
  wire \empty_84_fu_198[63]_i_10_n_12 ;
  wire \empty_84_fu_198[63]_i_11_n_12 ;
  wire \empty_84_fu_198[63]_i_12_n_12 ;
  wire \empty_84_fu_198[63]_i_13_n_12 ;
  wire \empty_84_fu_198[63]_i_14_n_12 ;
  wire \empty_84_fu_198[63]_i_15_n_12 ;
  wire \empty_84_fu_198[63]_i_16_n_12 ;
  wire \empty_84_fu_198[63]_i_2_n_12 ;
  wire \empty_84_fu_198[63]_i_3_n_12 ;
  wire \empty_84_fu_198[63]_i_4_n_12 ;
  wire \empty_84_fu_198[63]_i_5_n_12 ;
  wire \empty_84_fu_198[63]_i_6_n_12 ;
  wire \empty_84_fu_198[63]_i_7_n_12 ;
  wire \empty_84_fu_198[63]_i_8_n_12 ;
  wire \empty_84_fu_198[63]_i_9_n_12 ;
  wire \empty_84_fu_198[7]_i_17_n_12 ;
  wire \empty_84_fu_198[7]_i_18_n_12 ;
  wire \empty_84_fu_198[7]_i_19_n_12 ;
  wire \empty_84_fu_198[7]_i_20_n_12 ;
  wire \empty_84_fu_198[7]_i_21_n_12 ;
  wire \empty_84_fu_198[7]_i_22_n_12 ;
  wire \empty_84_fu_198[7]_i_23_n_12 ;
  wire \empty_84_fu_198_reg_n_12_[0] ;
  wire \empty_84_fu_198_reg_n_12_[10] ;
  wire \empty_84_fu_198_reg_n_12_[11] ;
  wire \empty_84_fu_198_reg_n_12_[12] ;
  wire \empty_84_fu_198_reg_n_12_[13] ;
  wire \empty_84_fu_198_reg_n_12_[14] ;
  wire \empty_84_fu_198_reg_n_12_[15] ;
  wire \empty_84_fu_198_reg_n_12_[16] ;
  wire \empty_84_fu_198_reg_n_12_[17] ;
  wire \empty_84_fu_198_reg_n_12_[18] ;
  wire \empty_84_fu_198_reg_n_12_[19] ;
  wire \empty_84_fu_198_reg_n_12_[1] ;
  wire \empty_84_fu_198_reg_n_12_[20] ;
  wire \empty_84_fu_198_reg_n_12_[21] ;
  wire \empty_84_fu_198_reg_n_12_[22] ;
  wire \empty_84_fu_198_reg_n_12_[23] ;
  wire \empty_84_fu_198_reg_n_12_[24] ;
  wire \empty_84_fu_198_reg_n_12_[25] ;
  wire \empty_84_fu_198_reg_n_12_[26] ;
  wire \empty_84_fu_198_reg_n_12_[27] ;
  wire \empty_84_fu_198_reg_n_12_[28] ;
  wire \empty_84_fu_198_reg_n_12_[29] ;
  wire \empty_84_fu_198_reg_n_12_[2] ;
  wire \empty_84_fu_198_reg_n_12_[30] ;
  wire \empty_84_fu_198_reg_n_12_[31] ;
  wire \empty_84_fu_198_reg_n_12_[32] ;
  wire \empty_84_fu_198_reg_n_12_[33] ;
  wire \empty_84_fu_198_reg_n_12_[34] ;
  wire \empty_84_fu_198_reg_n_12_[35] ;
  wire \empty_84_fu_198_reg_n_12_[36] ;
  wire \empty_84_fu_198_reg_n_12_[37] ;
  wire \empty_84_fu_198_reg_n_12_[38] ;
  wire \empty_84_fu_198_reg_n_12_[39] ;
  wire \empty_84_fu_198_reg_n_12_[3] ;
  wire \empty_84_fu_198_reg_n_12_[40] ;
  wire \empty_84_fu_198_reg_n_12_[41] ;
  wire \empty_84_fu_198_reg_n_12_[42] ;
  wire \empty_84_fu_198_reg_n_12_[43] ;
  wire \empty_84_fu_198_reg_n_12_[44] ;
  wire \empty_84_fu_198_reg_n_12_[45] ;
  wire \empty_84_fu_198_reg_n_12_[46] ;
  wire \empty_84_fu_198_reg_n_12_[47] ;
  wire \empty_84_fu_198_reg_n_12_[48] ;
  wire \empty_84_fu_198_reg_n_12_[49] ;
  wire \empty_84_fu_198_reg_n_12_[4] ;
  wire \empty_84_fu_198_reg_n_12_[50] ;
  wire \empty_84_fu_198_reg_n_12_[51] ;
  wire \empty_84_fu_198_reg_n_12_[52] ;
  wire \empty_84_fu_198_reg_n_12_[53] ;
  wire \empty_84_fu_198_reg_n_12_[54] ;
  wire \empty_84_fu_198_reg_n_12_[55] ;
  wire \empty_84_fu_198_reg_n_12_[56] ;
  wire \empty_84_fu_198_reg_n_12_[57] ;
  wire \empty_84_fu_198_reg_n_12_[58] ;
  wire \empty_84_fu_198_reg_n_12_[59] ;
  wire \empty_84_fu_198_reg_n_12_[5] ;
  wire \empty_84_fu_198_reg_n_12_[60] ;
  wire \empty_84_fu_198_reg_n_12_[61] ;
  wire \empty_84_fu_198_reg_n_12_[62] ;
  wire \empty_84_fu_198_reg_n_12_[63] ;
  wire \empty_84_fu_198_reg_n_12_[6] ;
  wire \empty_84_fu_198_reg_n_12_[7] ;
  wire \empty_84_fu_198_reg_n_12_[8] ;
  wire \empty_84_fu_198_reg_n_12_[9] ;
  wire empty_85_fu_202;
  wire [63:0]empty_85_fu_2020_in;
  wire \empty_85_fu_202[15]_i_18_n_12 ;
  wire \empty_85_fu_202[15]_i_19_n_12 ;
  wire \empty_85_fu_202[15]_i_20_n_12 ;
  wire \empty_85_fu_202[15]_i_21_n_12 ;
  wire \empty_85_fu_202[15]_i_22_n_12 ;
  wire \empty_85_fu_202[15]_i_23_n_12 ;
  wire \empty_85_fu_202[15]_i_24_n_12 ;
  wire \empty_85_fu_202[15]_i_25_n_12 ;
  wire \empty_85_fu_202[23]_i_18_n_12 ;
  wire \empty_85_fu_202[23]_i_19_n_12 ;
  wire \empty_85_fu_202[23]_i_20_n_12 ;
  wire \empty_85_fu_202[23]_i_21_n_12 ;
  wire \empty_85_fu_202[23]_i_22_n_12 ;
  wire \empty_85_fu_202[23]_i_23_n_12 ;
  wire \empty_85_fu_202[23]_i_24_n_12 ;
  wire \empty_85_fu_202[23]_i_25_n_12 ;
  wire \empty_85_fu_202[31]_i_18_n_12 ;
  wire \empty_85_fu_202[31]_i_19_n_12 ;
  wire \empty_85_fu_202[31]_i_20_n_12 ;
  wire \empty_85_fu_202[31]_i_21_n_12 ;
  wire \empty_85_fu_202[31]_i_22_n_12 ;
  wire \empty_85_fu_202[31]_i_23_n_12 ;
  wire \empty_85_fu_202[31]_i_24_n_12 ;
  wire \empty_85_fu_202[39]_i_10_n_12 ;
  wire \empty_85_fu_202[39]_i_11_n_12 ;
  wire \empty_85_fu_202[39]_i_12_n_12 ;
  wire \empty_85_fu_202[39]_i_13_n_12 ;
  wire \empty_85_fu_202[39]_i_14_n_12 ;
  wire \empty_85_fu_202[39]_i_19_n_12 ;
  wire \empty_85_fu_202[39]_i_2_n_12 ;
  wire \empty_85_fu_202[39]_i_3_n_12 ;
  wire \empty_85_fu_202[39]_i_4_n_12 ;
  wire \empty_85_fu_202[39]_i_5_n_12 ;
  wire \empty_85_fu_202[39]_i_6_n_12 ;
  wire \empty_85_fu_202[47]_i_10_n_12 ;
  wire \empty_85_fu_202[47]_i_11_n_12 ;
  wire \empty_85_fu_202[47]_i_12_n_12 ;
  wire \empty_85_fu_202[47]_i_13_n_12 ;
  wire \empty_85_fu_202[47]_i_14_n_12 ;
  wire \empty_85_fu_202[47]_i_15_n_12 ;
  wire \empty_85_fu_202[47]_i_16_n_12 ;
  wire \empty_85_fu_202[47]_i_17_n_12 ;
  wire \empty_85_fu_202[47]_i_2_n_12 ;
  wire \empty_85_fu_202[47]_i_3_n_12 ;
  wire \empty_85_fu_202[47]_i_4_n_12 ;
  wire \empty_85_fu_202[47]_i_5_n_12 ;
  wire \empty_85_fu_202[47]_i_6_n_12 ;
  wire \empty_85_fu_202[47]_i_7_n_12 ;
  wire \empty_85_fu_202[47]_i_8_n_12 ;
  wire \empty_85_fu_202[47]_i_9_n_12 ;
  wire \empty_85_fu_202[55]_i_10_n_12 ;
  wire \empty_85_fu_202[55]_i_11_n_12 ;
  wire \empty_85_fu_202[55]_i_12_n_12 ;
  wire \empty_85_fu_202[55]_i_13_n_12 ;
  wire \empty_85_fu_202[55]_i_14_n_12 ;
  wire \empty_85_fu_202[55]_i_15_n_12 ;
  wire \empty_85_fu_202[55]_i_16_n_12 ;
  wire \empty_85_fu_202[55]_i_17_n_12 ;
  wire \empty_85_fu_202[55]_i_2_n_12 ;
  wire \empty_85_fu_202[55]_i_3_n_12 ;
  wire \empty_85_fu_202[55]_i_4_n_12 ;
  wire \empty_85_fu_202[55]_i_5_n_12 ;
  wire \empty_85_fu_202[55]_i_6_n_12 ;
  wire \empty_85_fu_202[55]_i_7_n_12 ;
  wire \empty_85_fu_202[55]_i_8_n_12 ;
  wire \empty_85_fu_202[55]_i_9_n_12 ;
  wire \empty_85_fu_202[63]_i_10_n_12 ;
  wire \empty_85_fu_202[63]_i_11_n_12 ;
  wire \empty_85_fu_202[63]_i_12_n_12 ;
  wire \empty_85_fu_202[63]_i_13_n_12 ;
  wire \empty_85_fu_202[63]_i_14_n_12 ;
  wire \empty_85_fu_202[63]_i_15_n_12 ;
  wire \empty_85_fu_202[63]_i_16_n_12 ;
  wire \empty_85_fu_202[63]_i_17_n_12 ;
  wire \empty_85_fu_202[63]_i_3_n_12 ;
  wire \empty_85_fu_202[63]_i_4_n_12 ;
  wire \empty_85_fu_202[63]_i_5_n_12 ;
  wire \empty_85_fu_202[63]_i_6_n_12 ;
  wire \empty_85_fu_202[63]_i_7_n_12 ;
  wire \empty_85_fu_202[63]_i_8_n_12 ;
  wire \empty_85_fu_202[63]_i_9_n_12 ;
  wire \empty_85_fu_202[7]_i_17_n_12 ;
  wire \empty_85_fu_202[7]_i_18_n_12 ;
  wire \empty_85_fu_202[7]_i_19_n_12 ;
  wire \empty_85_fu_202[7]_i_20_n_12 ;
  wire \empty_85_fu_202[7]_i_21_n_12 ;
  wire \empty_85_fu_202[7]_i_22_n_12 ;
  wire \empty_85_fu_202[7]_i_23_n_12 ;
  wire \empty_85_fu_202_reg_n_12_[0] ;
  wire \empty_85_fu_202_reg_n_12_[10] ;
  wire \empty_85_fu_202_reg_n_12_[11] ;
  wire \empty_85_fu_202_reg_n_12_[12] ;
  wire \empty_85_fu_202_reg_n_12_[13] ;
  wire \empty_85_fu_202_reg_n_12_[14] ;
  wire \empty_85_fu_202_reg_n_12_[15] ;
  wire \empty_85_fu_202_reg_n_12_[16] ;
  wire \empty_85_fu_202_reg_n_12_[17] ;
  wire \empty_85_fu_202_reg_n_12_[18] ;
  wire \empty_85_fu_202_reg_n_12_[19] ;
  wire \empty_85_fu_202_reg_n_12_[1] ;
  wire \empty_85_fu_202_reg_n_12_[20] ;
  wire \empty_85_fu_202_reg_n_12_[21] ;
  wire \empty_85_fu_202_reg_n_12_[22] ;
  wire \empty_85_fu_202_reg_n_12_[23] ;
  wire \empty_85_fu_202_reg_n_12_[24] ;
  wire \empty_85_fu_202_reg_n_12_[25] ;
  wire \empty_85_fu_202_reg_n_12_[26] ;
  wire \empty_85_fu_202_reg_n_12_[27] ;
  wire \empty_85_fu_202_reg_n_12_[28] ;
  wire \empty_85_fu_202_reg_n_12_[29] ;
  wire \empty_85_fu_202_reg_n_12_[2] ;
  wire \empty_85_fu_202_reg_n_12_[30] ;
  wire \empty_85_fu_202_reg_n_12_[31] ;
  wire \empty_85_fu_202_reg_n_12_[32] ;
  wire \empty_85_fu_202_reg_n_12_[33] ;
  wire \empty_85_fu_202_reg_n_12_[34] ;
  wire \empty_85_fu_202_reg_n_12_[35] ;
  wire \empty_85_fu_202_reg_n_12_[36] ;
  wire \empty_85_fu_202_reg_n_12_[37] ;
  wire \empty_85_fu_202_reg_n_12_[38] ;
  wire \empty_85_fu_202_reg_n_12_[39] ;
  wire \empty_85_fu_202_reg_n_12_[3] ;
  wire \empty_85_fu_202_reg_n_12_[40] ;
  wire \empty_85_fu_202_reg_n_12_[41] ;
  wire \empty_85_fu_202_reg_n_12_[42] ;
  wire \empty_85_fu_202_reg_n_12_[43] ;
  wire \empty_85_fu_202_reg_n_12_[44] ;
  wire \empty_85_fu_202_reg_n_12_[45] ;
  wire \empty_85_fu_202_reg_n_12_[46] ;
  wire \empty_85_fu_202_reg_n_12_[47] ;
  wire \empty_85_fu_202_reg_n_12_[48] ;
  wire \empty_85_fu_202_reg_n_12_[49] ;
  wire \empty_85_fu_202_reg_n_12_[4] ;
  wire \empty_85_fu_202_reg_n_12_[50] ;
  wire \empty_85_fu_202_reg_n_12_[51] ;
  wire \empty_85_fu_202_reg_n_12_[52] ;
  wire \empty_85_fu_202_reg_n_12_[53] ;
  wire \empty_85_fu_202_reg_n_12_[54] ;
  wire \empty_85_fu_202_reg_n_12_[55] ;
  wire \empty_85_fu_202_reg_n_12_[56] ;
  wire \empty_85_fu_202_reg_n_12_[57] ;
  wire \empty_85_fu_202_reg_n_12_[58] ;
  wire \empty_85_fu_202_reg_n_12_[59] ;
  wire \empty_85_fu_202_reg_n_12_[5] ;
  wire \empty_85_fu_202_reg_n_12_[60] ;
  wire \empty_85_fu_202_reg_n_12_[61] ;
  wire \empty_85_fu_202_reg_n_12_[62] ;
  wire \empty_85_fu_202_reg_n_12_[63] ;
  wire \empty_85_fu_202_reg_n_12_[6] ;
  wire \empty_85_fu_202_reg_n_12_[7] ;
  wire \empty_85_fu_202_reg_n_12_[8] ;
  wire \empty_85_fu_202_reg_n_12_[9] ;
  wire [63:0]empty_86_fu_206;
  wire \empty_86_fu_206[39]_i_10_n_12 ;
  wire \empty_86_fu_206[39]_i_11_n_12 ;
  wire \empty_86_fu_206[39]_i_12_n_12 ;
  wire \empty_86_fu_206[39]_i_13_n_12 ;
  wire \empty_86_fu_206[39]_i_14_n_12 ;
  wire \empty_86_fu_206[39]_i_20_n_12 ;
  wire \empty_86_fu_206[39]_i_2_n_12 ;
  wire \empty_86_fu_206[39]_i_3_n_12 ;
  wire \empty_86_fu_206[39]_i_4_n_12 ;
  wire \empty_86_fu_206[39]_i_5_n_12 ;
  wire \empty_86_fu_206[39]_i_6_n_12 ;
  wire \empty_86_fu_206[47]_i_10_n_12 ;
  wire \empty_86_fu_206[47]_i_11_n_12 ;
  wire \empty_86_fu_206[47]_i_12_n_12 ;
  wire \empty_86_fu_206[47]_i_13_n_12 ;
  wire \empty_86_fu_206[47]_i_14_n_12 ;
  wire \empty_86_fu_206[47]_i_15_n_12 ;
  wire \empty_86_fu_206[47]_i_16_n_12 ;
  wire \empty_86_fu_206[47]_i_17_n_12 ;
  wire \empty_86_fu_206[47]_i_2_n_12 ;
  wire \empty_86_fu_206[47]_i_3_n_12 ;
  wire \empty_86_fu_206[47]_i_4_n_12 ;
  wire \empty_86_fu_206[47]_i_5_n_12 ;
  wire \empty_86_fu_206[47]_i_6_n_12 ;
  wire \empty_86_fu_206[47]_i_7_n_12 ;
  wire \empty_86_fu_206[47]_i_8_n_12 ;
  wire \empty_86_fu_206[47]_i_9_n_12 ;
  wire \empty_86_fu_206[55]_i_10_n_12 ;
  wire \empty_86_fu_206[55]_i_11_n_12 ;
  wire \empty_86_fu_206[55]_i_12_n_12 ;
  wire \empty_86_fu_206[55]_i_13_n_12 ;
  wire \empty_86_fu_206[55]_i_14_n_12 ;
  wire \empty_86_fu_206[55]_i_15_n_12 ;
  wire \empty_86_fu_206[55]_i_16_n_12 ;
  wire \empty_86_fu_206[55]_i_17_n_12 ;
  wire \empty_86_fu_206[55]_i_2_n_12 ;
  wire \empty_86_fu_206[55]_i_3_n_12 ;
  wire \empty_86_fu_206[55]_i_4_n_12 ;
  wire \empty_86_fu_206[55]_i_5_n_12 ;
  wire \empty_86_fu_206[55]_i_6_n_12 ;
  wire \empty_86_fu_206[55]_i_7_n_12 ;
  wire \empty_86_fu_206[55]_i_8_n_12 ;
  wire \empty_86_fu_206[55]_i_9_n_12 ;
  wire \empty_86_fu_206[63]_i_10_n_12 ;
  wire \empty_86_fu_206[63]_i_11_n_12 ;
  wire \empty_86_fu_206[63]_i_12_n_12 ;
  wire \empty_86_fu_206[63]_i_13_n_12 ;
  wire \empty_86_fu_206[63]_i_14_n_12 ;
  wire \empty_86_fu_206[63]_i_15_n_12 ;
  wire \empty_86_fu_206[63]_i_16_n_12 ;
  wire \empty_86_fu_206[63]_i_17_n_12 ;
  wire \empty_86_fu_206[63]_i_1_n_12 ;
  wire \empty_86_fu_206[63]_i_3_n_12 ;
  wire \empty_86_fu_206[63]_i_4_n_12 ;
  wire \empty_86_fu_206[63]_i_5_n_12 ;
  wire \empty_86_fu_206[63]_i_6_n_12 ;
  wire \empty_86_fu_206[63]_i_7_n_12 ;
  wire \empty_86_fu_206[63]_i_8_n_12 ;
  wire \empty_86_fu_206[63]_i_9_n_12 ;
  wire \empty_86_fu_206_reg_n_12_[0] ;
  wire \empty_86_fu_206_reg_n_12_[10] ;
  wire \empty_86_fu_206_reg_n_12_[11] ;
  wire \empty_86_fu_206_reg_n_12_[12] ;
  wire \empty_86_fu_206_reg_n_12_[13] ;
  wire \empty_86_fu_206_reg_n_12_[14] ;
  wire \empty_86_fu_206_reg_n_12_[15] ;
  wire \empty_86_fu_206_reg_n_12_[16] ;
  wire \empty_86_fu_206_reg_n_12_[17] ;
  wire \empty_86_fu_206_reg_n_12_[18] ;
  wire \empty_86_fu_206_reg_n_12_[19] ;
  wire \empty_86_fu_206_reg_n_12_[1] ;
  wire \empty_86_fu_206_reg_n_12_[20] ;
  wire \empty_86_fu_206_reg_n_12_[21] ;
  wire \empty_86_fu_206_reg_n_12_[22] ;
  wire \empty_86_fu_206_reg_n_12_[23] ;
  wire \empty_86_fu_206_reg_n_12_[24] ;
  wire \empty_86_fu_206_reg_n_12_[25] ;
  wire \empty_86_fu_206_reg_n_12_[26] ;
  wire \empty_86_fu_206_reg_n_12_[27] ;
  wire \empty_86_fu_206_reg_n_12_[28] ;
  wire \empty_86_fu_206_reg_n_12_[29] ;
  wire \empty_86_fu_206_reg_n_12_[2] ;
  wire \empty_86_fu_206_reg_n_12_[30] ;
  wire \empty_86_fu_206_reg_n_12_[31] ;
  wire \empty_86_fu_206_reg_n_12_[32] ;
  wire \empty_86_fu_206_reg_n_12_[33] ;
  wire \empty_86_fu_206_reg_n_12_[34] ;
  wire \empty_86_fu_206_reg_n_12_[35] ;
  wire \empty_86_fu_206_reg_n_12_[36] ;
  wire \empty_86_fu_206_reg_n_12_[37] ;
  wire \empty_86_fu_206_reg_n_12_[38] ;
  wire \empty_86_fu_206_reg_n_12_[39] ;
  wire \empty_86_fu_206_reg_n_12_[3] ;
  wire \empty_86_fu_206_reg_n_12_[40] ;
  wire \empty_86_fu_206_reg_n_12_[41] ;
  wire \empty_86_fu_206_reg_n_12_[42] ;
  wire \empty_86_fu_206_reg_n_12_[43] ;
  wire \empty_86_fu_206_reg_n_12_[44] ;
  wire \empty_86_fu_206_reg_n_12_[45] ;
  wire \empty_86_fu_206_reg_n_12_[46] ;
  wire \empty_86_fu_206_reg_n_12_[47] ;
  wire \empty_86_fu_206_reg_n_12_[48] ;
  wire \empty_86_fu_206_reg_n_12_[49] ;
  wire \empty_86_fu_206_reg_n_12_[4] ;
  wire \empty_86_fu_206_reg_n_12_[50] ;
  wire \empty_86_fu_206_reg_n_12_[51] ;
  wire \empty_86_fu_206_reg_n_12_[52] ;
  wire \empty_86_fu_206_reg_n_12_[53] ;
  wire \empty_86_fu_206_reg_n_12_[54] ;
  wire \empty_86_fu_206_reg_n_12_[55] ;
  wire \empty_86_fu_206_reg_n_12_[56] ;
  wire \empty_86_fu_206_reg_n_12_[57] ;
  wire \empty_86_fu_206_reg_n_12_[58] ;
  wire \empty_86_fu_206_reg_n_12_[59] ;
  wire \empty_86_fu_206_reg_n_12_[5] ;
  wire \empty_86_fu_206_reg_n_12_[60] ;
  wire \empty_86_fu_206_reg_n_12_[61] ;
  wire \empty_86_fu_206_reg_n_12_[62] ;
  wire \empty_86_fu_206_reg_n_12_[63] ;
  wire \empty_86_fu_206_reg_n_12_[6] ;
  wire \empty_86_fu_206_reg_n_12_[7] ;
  wire \empty_86_fu_206_reg_n_12_[8] ;
  wire \empty_86_fu_206_reg_n_12_[9] ;
  wire \empty_87_fu_210[0]_i_1_n_12 ;
  wire [63:0]empty_87_fu_210_reg;
  wire \empty_88_fu_214[0]_i_2_n_12 ;
  wire \empty_88_fu_214[0]_i_3_n_12 ;
  wire \empty_88_fu_214[0]_i_4_n_12 ;
  wire \empty_88_fu_214[0]_i_5_n_12 ;
  wire \empty_88_fu_214[0]_i_6_n_12 ;
  wire \empty_88_fu_214[0]_i_7_n_12 ;
  wire \empty_88_fu_214[0]_i_8_n_12 ;
  wire \empty_88_fu_214[0]_i_9_n_12 ;
  wire \empty_88_fu_214[16]_i_2_n_12 ;
  wire \empty_88_fu_214[16]_i_3_n_12 ;
  wire \empty_88_fu_214[16]_i_4_n_12 ;
  wire \empty_88_fu_214[16]_i_5_n_12 ;
  wire \empty_88_fu_214[16]_i_6_n_12 ;
  wire \empty_88_fu_214[16]_i_7_n_12 ;
  wire \empty_88_fu_214[16]_i_8_n_12 ;
  wire \empty_88_fu_214[16]_i_9_n_12 ;
  wire \empty_88_fu_214[24]_i_2_n_12 ;
  wire \empty_88_fu_214[24]_i_3_n_12 ;
  wire \empty_88_fu_214[24]_i_4_n_12 ;
  wire \empty_88_fu_214[24]_i_5_n_12 ;
  wire \empty_88_fu_214[24]_i_6_n_12 ;
  wire \empty_88_fu_214[24]_i_7_n_12 ;
  wire \empty_88_fu_214[24]_i_8_n_12 ;
  wire \empty_88_fu_214[24]_i_9_n_12 ;
  wire \empty_88_fu_214[32]_i_2_n_12 ;
  wire \empty_88_fu_214[32]_i_3_n_12 ;
  wire \empty_88_fu_214[32]_i_4_n_12 ;
  wire \empty_88_fu_214[32]_i_5_n_12 ;
  wire \empty_88_fu_214[32]_i_6_n_12 ;
  wire \empty_88_fu_214[32]_i_7_n_12 ;
  wire \empty_88_fu_214[32]_i_8_n_12 ;
  wire \empty_88_fu_214[32]_i_9_n_12 ;
  wire \empty_88_fu_214[40]_i_2_n_12 ;
  wire \empty_88_fu_214[40]_i_3_n_12 ;
  wire \empty_88_fu_214[40]_i_4_n_12 ;
  wire \empty_88_fu_214[40]_i_5_n_12 ;
  wire \empty_88_fu_214[40]_i_6_n_12 ;
  wire \empty_88_fu_214[40]_i_7_n_12 ;
  wire \empty_88_fu_214[40]_i_8_n_12 ;
  wire \empty_88_fu_214[40]_i_9_n_12 ;
  wire \empty_88_fu_214[48]_i_2_n_12 ;
  wire \empty_88_fu_214[48]_i_3_n_12 ;
  wire \empty_88_fu_214[48]_i_4_n_12 ;
  wire \empty_88_fu_214[48]_i_5_n_12 ;
  wire \empty_88_fu_214[48]_i_6_n_12 ;
  wire \empty_88_fu_214[48]_i_7_n_12 ;
  wire \empty_88_fu_214[48]_i_8_n_12 ;
  wire \empty_88_fu_214[48]_i_9_n_12 ;
  wire \empty_88_fu_214[56]_i_2_n_12 ;
  wire \empty_88_fu_214[56]_i_3_n_12 ;
  wire \empty_88_fu_214[56]_i_4_n_12 ;
  wire \empty_88_fu_214[56]_i_5_n_12 ;
  wire \empty_88_fu_214[56]_i_6_n_12 ;
  wire \empty_88_fu_214[56]_i_7_n_12 ;
  wire \empty_88_fu_214[56]_i_8_n_12 ;
  wire \empty_88_fu_214[56]_i_9_n_12 ;
  wire \empty_88_fu_214[8]_i_2_n_12 ;
  wire \empty_88_fu_214[8]_i_3_n_12 ;
  wire \empty_88_fu_214[8]_i_4_n_12 ;
  wire \empty_88_fu_214[8]_i_5_n_12 ;
  wire \empty_88_fu_214[8]_i_6_n_12 ;
  wire \empty_88_fu_214[8]_i_7_n_12 ;
  wire \empty_88_fu_214[8]_i_8_n_12 ;
  wire \empty_88_fu_214[8]_i_9_n_12 ;
  wire [63:0]empty_88_fu_214_reg;
  wire \empty_88_fu_214_reg[0]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[0]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[16]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[24]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[32]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[40]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[48]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[56]_i_1_n_27 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_12 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_13 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_14 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_15 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_16 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_17 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_18 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_19 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_20 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_21 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_22 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_23 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_24 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_25 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_26 ;
  wire \empty_88_fu_214_reg[8]_i_1_n_27 ;
  wire [63:0]empty_89_fu_218_reg;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire grp_Autocorrelation_fu_103_ap_done;
  wire grp_Autocorrelation_fu_103_ap_start_reg;
  wire [7:0]i_11_fu_1513_p2;
  wire \i_fu_182[7]_i_2_n_12 ;
  wire [7:0]i_fu_182_reg;
  wire \icmp_ln57_reg_2061[0]_i_1_n_12 ;
  wire \icmp_ln57_reg_2061_reg[0]_0 ;
  wire icmp_ln62_1_fu_1005_p2;
  wire \icmp_ln62_1_reg_2117_reg_n_12_[0] ;
  wire icmp_ln62_fu_983_p2;
  wire icmp_ln62_reg_2113;
  wire \idx77_fu_226[7]_i_1_n_12 ;
  wire \idx77_fu_226[7]_i_3_n_12 ;
  wire [7:0]idx77_fu_226_reg;
  wire [7:0]idx_fu_178_reg;
  wire [7:0]idx_load_reg_2541;
  wire [7:0]indata_addr_19_reg_2646;
  wire [7:0]indata_addr_1_reg_2136;
  wire [7:0]indata_address0;
  wire \indata_address0[0]_INST_0_i_1_n_12 ;
  wire \indata_address0[0]_INST_0_i_2_n_12 ;
  wire \indata_address0[0]_INST_0_i_3_n_12 ;
  wire \indata_address0[1]_INST_0_i_1_n_12 ;
  wire \indata_address0[1]_INST_0_i_2_n_12 ;
  wire \indata_address0[1]_INST_0_i_3_n_12 ;
  wire \indata_address0[2]_INST_0_i_1_n_12 ;
  wire \indata_address0[2]_INST_0_i_2_n_12 ;
  wire \indata_address0[2]_INST_0_i_3_n_12 ;
  wire \indata_address0[2]_INST_0_i_4_n_12 ;
  wire \indata_address0[3]_INST_0_i_1_n_12 ;
  wire \indata_address0[3]_INST_0_i_2_n_12 ;
  wire \indata_address0[3]_INST_0_i_3_n_12 ;
  wire \indata_address0[3]_INST_0_i_4_n_12 ;
  wire \indata_address0[3]_INST_0_i_5_n_12 ;
  wire \indata_address0[3]_INST_0_i_6_n_12 ;
  wire \indata_address0[4]_INST_0_i_1_n_12 ;
  wire \indata_address0[4]_INST_0_i_2_n_12 ;
  wire \indata_address0[4]_INST_0_i_3_n_12 ;
  wire \indata_address0[4]_INST_0_i_4_n_12 ;
  wire \indata_address0[4]_INST_0_i_5_n_12 ;
  wire \indata_address0[4]_INST_0_i_6_n_12 ;
  wire \indata_address0[5]_INST_0_i_1_n_12 ;
  wire \indata_address0[5]_INST_0_i_2_n_12 ;
  wire \indata_address0[5]_INST_0_i_3_n_12 ;
  wire \indata_address0[5]_INST_0_i_4_n_12 ;
  wire \indata_address0[5]_INST_0_i_5_n_12 ;
  wire \indata_address0[5]_INST_0_i_6_n_12 ;
  wire \indata_address0[6]_INST_0_i_1_n_12 ;
  wire \indata_address0[6]_INST_0_i_2_n_12 ;
  wire \indata_address0[6]_INST_0_i_3_n_12 ;
  wire \indata_address0[6]_INST_0_i_4_n_12 ;
  wire \indata_address0[6]_INST_0_i_5_n_12 ;
  wire \indata_address0[7]_INST_0_i_1_n_12 ;
  wire \indata_address0[7]_INST_0_i_2_n_12 ;
  wire \indata_address0[7]_INST_0_i_3_n_12 ;
  wire \indata_address0[7]_INST_0_i_4_n_12 ;
  wire \indata_address0[7]_INST_0_i_5_n_12 ;
  wire \indata_address0[7]_INST_0_i_6_n_12 ;
  wire \indata_address0[7]_INST_0_i_7_n_12 ;
  wire \indata_address0[7]_INST_0_i_8_n_12 ;
  wire [7:0]indata_address1;
  wire \indata_address1[0]_INST_0_i_1_n_12 ;
  wire \indata_address1[0]_INST_0_i_3_n_12 ;
  wire \indata_address1[0]_INST_0_i_4_n_12 ;
  wire \indata_address1[1]_INST_0_i_1_n_12 ;
  wire \indata_address1[1]_INST_0_i_2_n_12 ;
  wire \indata_address1[1]_INST_0_i_3_n_12 ;
  wire \indata_address1[2]_INST_0_i_1_n_12 ;
  wire \indata_address1[2]_INST_0_i_2_n_12 ;
  wire \indata_address1[2]_INST_0_i_3_n_12 ;
  wire \indata_address1[3]_INST_0_i_1_n_12 ;
  wire \indata_address1[3]_INST_0_i_2_n_12 ;
  wire \indata_address1[3]_INST_0_i_3_n_12 ;
  wire \indata_address1[3]_INST_0_i_4_n_12 ;
  wire \indata_address1[4]_INST_0_i_1_n_12 ;
  wire \indata_address1[4]_INST_0_i_2_n_12 ;
  wire \indata_address1[4]_INST_0_i_3_n_12 ;
  wire \indata_address1[4]_INST_0_i_4_n_12 ;
  wire \indata_address1[4]_INST_0_i_5_n_12 ;
  wire \indata_address1[4]_INST_0_i_6_n_12 ;
  wire \indata_address1[4]_INST_0_i_7_n_12 ;
  wire \indata_address1[5]_INST_0_i_1_n_12 ;
  wire \indata_address1[5]_INST_0_i_2_n_12 ;
  wire \indata_address1[5]_INST_0_i_3_n_12 ;
  wire \indata_address1[5]_INST_0_i_4_n_12 ;
  wire \indata_address1[5]_INST_0_i_5_n_12 ;
  wire \indata_address1[5]_INST_0_i_6_n_12 ;
  wire \indata_address1[6]_INST_0_i_1_n_12 ;
  wire \indata_address1[6]_INST_0_i_2_n_12 ;
  wire \indata_address1[6]_INST_0_i_3_n_12 ;
  wire \indata_address1[6]_INST_0_i_4_n_12 ;
  wire \indata_address1[6]_INST_0_i_5_n_12 ;
  wire \indata_address1[6]_INST_0_i_6_n_12 ;
  wire \indata_address1[7]_INST_0_i_1_n_12 ;
  wire \indata_address1[7]_INST_0_i_2_n_12 ;
  wire \indata_address1[7]_INST_0_i_3_n_12 ;
  wire \indata_address1[7]_INST_0_i_4_n_12 ;
  wire \indata_address1[7]_INST_0_i_5_n_12 ;
  wire \indata_address1[7]_INST_0_i_6_n_12 ;
  wire indata_ce0;
  wire indata_ce0_INST_0_i_1_n_12;
  wire indata_ce0_INST_0_i_2_n_12;
  wire indata_ce1;
  wire indata_ce1_INST_0_i_1_n_12;
  wire indata_ce1_INST_0_i_2_n_12;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire \indata_d1[10]_INST_0_i_1_n_12 ;
  wire \indata_d1[11]_INST_0_i_1_n_12 ;
  wire \indata_d1[12]_INST_0_i_1_n_12 ;
  wire \indata_d1[13]_INST_0_i_1_n_12 ;
  wire \indata_d1[14]_INST_0_i_1_n_12 ;
  wire \indata_d1[15]_INST_0_i_1_n_12 ;
  wire \indata_d1[15]_INST_0_i_2_n_12 ;
  wire \indata_d1[3]_INST_0_i_1_n_12 ;
  wire \indata_d1[5]_INST_0_i_1_n_12 ;
  wire \indata_d1[6]_INST_0_i_1_n_12 ;
  wire \indata_d1[7]_INST_0_i_1_n_12 ;
  wire \indata_d1[8]_INST_0_i_1_n_12 ;
  wire \indata_d1[9]_INST_0_i_1_n_12 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire \k_2_fu_170[7]_i_3_n_12 ;
  wire [7:0]k_2_fu_170_reg;
  wire \k_3_fu_174[0]_i_1_n_12 ;
  wire \k_3_fu_174[1]_i_1_n_12 ;
  wire [3:0]k_3_fu_174_reg;
  wire \k_4_fu_222[1]_i_1_n_12 ;
  wire [3:0]k_4_fu_222_reg;
  wire \k_fu_166[0]_i_1_n_12 ;
  wire \k_fu_166[7]_i_2_n_12 ;
  wire [7:0]k_fu_166_reg;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U28_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U29_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_92;
  wire mac_muladd_16s_16s_32s_33_4_1_U30_n_93;
  wire mac_muladd_16s_16s_32s_33_4_1_U31_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U32_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_100;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_101;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_102;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_103;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_104;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_105;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_106;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_107;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_108;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_92;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_93;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_94;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_95;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_96;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_97;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_98;
  wire mac_muladd_16s_16s_32s_33_4_1_U39_n_99;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_45;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_46;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_47;
  wire mac_muladd_16s_16s_33s_33_4_1_U33_n_48;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U34_n_77;
  wire mul_16s_16s_32_1_1_U12_n_12;
  wire mul_16s_16s_32_1_1_U12_n_13;
  wire mul_16s_16s_32_1_1_U12_n_14;
  wire mul_16s_16s_32_1_1_U12_n_15;
  wire mul_16s_16s_32_1_1_U12_n_16;
  wire mul_16s_16s_32_1_1_U12_n_17;
  wire mul_16s_16s_32_1_1_U12_n_18;
  wire mul_16s_16s_32_1_1_U12_n_19;
  wire mul_16s_16s_32_1_1_U12_n_20;
  wire mul_16s_16s_32_1_1_U12_n_21;
  wire mul_16s_16s_32_1_1_U12_n_22;
  wire mul_16s_16s_32_1_1_U12_n_23;
  wire mul_16s_16s_32_1_1_U12_n_24;
  wire mul_16s_16s_32_1_1_U12_n_25;
  wire mul_16s_16s_32_1_1_U12_n_26;
  wire mul_16s_16s_32_1_1_U12_n_27;
  wire mul_16s_16s_32_1_1_U12_n_28;
  wire mul_16s_16s_32_1_1_U12_n_29;
  wire mul_16s_16s_32_1_1_U12_n_30;
  wire mul_16s_16s_32_1_1_U12_n_31;
  wire mul_16s_16s_32_1_1_U12_n_32;
  wire mul_16s_16s_32_1_1_U12_n_33;
  wire mul_16s_16s_32_1_1_U12_n_34;
  wire mul_16s_16s_32_1_1_U12_n_35;
  wire mul_16s_16s_32_1_1_U12_n_36;
  wire mul_16s_16s_32_1_1_U12_n_37;
  wire mul_16s_16s_32_1_1_U12_n_38;
  wire mul_16s_16s_32_1_1_U12_n_39;
  wire mul_16s_16s_32_1_1_U12_n_40;
  wire mul_16s_16s_32_1_1_U12_n_41;
  wire mul_16s_16s_32_1_1_U12_n_42;
  wire mul_16s_16s_32_1_1_U12_n_43;
  wire mul_16s_16s_32_1_1_U12_n_76;
  wire mul_16s_16s_32_1_1_U16_n_12;
  wire mul_16s_16s_32_1_1_U16_n_13;
  wire mul_16s_16s_32_1_1_U17_n_12;
  wire mul_16s_16s_32_1_1_U18_n_12;
  wire mul_16s_16s_32_1_1_U18_n_13;
  wire mul_16s_16s_32_1_1_U18_n_14;
  wire mul_16s_16s_32_1_1_U18_n_15;
  wire mul_16s_16s_32_1_1_U18_n_16;
  wire mul_16s_16s_32_1_1_U18_n_17;
  wire mul_16s_16s_32_1_1_U18_n_18;
  wire mul_16s_16s_32_1_1_U18_n_19;
  wire mul_16s_16s_32_1_1_U18_n_20;
  wire mul_16s_16s_32_1_1_U18_n_21;
  wire mul_16s_16s_32_1_1_U18_n_22;
  wire mul_16s_16s_32_1_1_U18_n_23;
  wire mul_16s_16s_32_1_1_U18_n_24;
  wire mul_16s_16s_32_1_1_U18_n_25;
  wire mul_16s_16s_32_1_1_U18_n_26;
  wire mul_16s_16s_32_1_1_U18_n_27;
  wire mul_16s_16s_32_1_1_U18_n_28;
  wire mul_16s_16s_32_1_1_U18_n_29;
  wire mul_16s_16s_32_1_1_U18_n_30;
  wire mul_16s_16s_32_1_1_U18_n_31;
  wire mul_16s_16s_32_1_1_U18_n_32;
  wire mul_16s_16s_32_1_1_U18_n_33;
  wire mul_16s_16s_32_1_1_U18_n_34;
  wire mul_16s_16s_32_1_1_U18_n_35;
  wire mul_16s_16s_32_1_1_U18_n_36;
  wire mul_16s_16s_32_1_1_U18_n_37;
  wire mul_16s_16s_32_1_1_U18_n_38;
  wire mul_16s_16s_32_1_1_U18_n_39;
  wire mul_16s_16s_32_1_1_U18_n_40;
  wire mul_16s_16s_32_1_1_U18_n_41;
  wire mul_16s_16s_32_1_1_U18_n_42;
  wire mul_16s_16s_32_1_1_U18_n_43;
  wire mul_16s_16s_32_1_1_U18_n_44;
  wire mul_16s_16s_32_1_1_U18_n_77;
  wire mul_16s_16s_32_1_1_U19_n_100;
  wire mul_16s_16s_32_1_1_U19_n_101;
  wire mul_16s_16s_32_1_1_U19_n_102;
  wire mul_16s_16s_32_1_1_U19_n_103;
  wire mul_16s_16s_32_1_1_U19_n_104;
  wire mul_16s_16s_32_1_1_U19_n_105;
  wire mul_16s_16s_32_1_1_U19_n_106;
  wire mul_16s_16s_32_1_1_U19_n_107;
  wire mul_16s_16s_32_1_1_U19_n_108;
  wire mul_16s_16s_32_1_1_U19_n_109;
  wire mul_16s_16s_32_1_1_U19_n_110;
  wire mul_16s_16s_32_1_1_U19_n_111;
  wire mul_16s_16s_32_1_1_U19_n_112;
  wire mul_16s_16s_32_1_1_U19_n_113;
  wire mul_16s_16s_32_1_1_U19_n_114;
  wire mul_16s_16s_32_1_1_U19_n_115;
  wire mul_16s_16s_32_1_1_U19_n_116;
  wire mul_16s_16s_32_1_1_U19_n_117;
  wire mul_16s_16s_32_1_1_U19_n_118;
  wire mul_16s_16s_32_1_1_U19_n_119;
  wire mul_16s_16s_32_1_1_U19_n_12;
  wire mul_16s_16s_32_1_1_U19_n_120;
  wire mul_16s_16s_32_1_1_U19_n_121;
  wire mul_16s_16s_32_1_1_U19_n_122;
  wire mul_16s_16s_32_1_1_U19_n_123;
  wire mul_16s_16s_32_1_1_U19_n_124;
  wire mul_16s_16s_32_1_1_U19_n_125;
  wire mul_16s_16s_32_1_1_U19_n_126;
  wire mul_16s_16s_32_1_1_U19_n_127;
  wire mul_16s_16s_32_1_1_U19_n_128;
  wire mul_16s_16s_32_1_1_U19_n_129;
  wire mul_16s_16s_32_1_1_U19_n_13;
  wire mul_16s_16s_32_1_1_U19_n_130;
  wire mul_16s_16s_32_1_1_U19_n_131;
  wire mul_16s_16s_32_1_1_U19_n_132;
  wire mul_16s_16s_32_1_1_U19_n_133;
  wire mul_16s_16s_32_1_1_U19_n_134;
  wire mul_16s_16s_32_1_1_U19_n_135;
  wire mul_16s_16s_32_1_1_U19_n_136;
  wire mul_16s_16s_32_1_1_U19_n_137;
  wire mul_16s_16s_32_1_1_U19_n_138;
  wire mul_16s_16s_32_1_1_U19_n_139;
  wire mul_16s_16s_32_1_1_U19_n_14;
  wire mul_16s_16s_32_1_1_U19_n_140;
  wire mul_16s_16s_32_1_1_U19_n_141;
  wire mul_16s_16s_32_1_1_U19_n_142;
  wire mul_16s_16s_32_1_1_U19_n_143;
  wire mul_16s_16s_32_1_1_U19_n_144;
  wire mul_16s_16s_32_1_1_U19_n_145;
  wire mul_16s_16s_32_1_1_U19_n_146;
  wire mul_16s_16s_32_1_1_U19_n_147;
  wire mul_16s_16s_32_1_1_U19_n_148;
  wire mul_16s_16s_32_1_1_U19_n_149;
  wire mul_16s_16s_32_1_1_U19_n_15;
  wire mul_16s_16s_32_1_1_U19_n_150;
  wire mul_16s_16s_32_1_1_U19_n_151;
  wire mul_16s_16s_32_1_1_U19_n_152;
  wire mul_16s_16s_32_1_1_U19_n_153;
  wire mul_16s_16s_32_1_1_U19_n_154;
  wire mul_16s_16s_32_1_1_U19_n_155;
  wire mul_16s_16s_32_1_1_U19_n_156;
  wire mul_16s_16s_32_1_1_U19_n_157;
  wire mul_16s_16s_32_1_1_U19_n_158;
  wire mul_16s_16s_32_1_1_U19_n_159;
  wire mul_16s_16s_32_1_1_U19_n_16;
  wire mul_16s_16s_32_1_1_U19_n_160;
  wire mul_16s_16s_32_1_1_U19_n_161;
  wire mul_16s_16s_32_1_1_U19_n_162;
  wire mul_16s_16s_32_1_1_U19_n_163;
  wire mul_16s_16s_32_1_1_U19_n_164;
  wire mul_16s_16s_32_1_1_U19_n_165;
  wire mul_16s_16s_32_1_1_U19_n_166;
  wire mul_16s_16s_32_1_1_U19_n_167;
  wire mul_16s_16s_32_1_1_U19_n_168;
  wire mul_16s_16s_32_1_1_U19_n_169;
  wire mul_16s_16s_32_1_1_U19_n_17;
  wire mul_16s_16s_32_1_1_U19_n_170;
  wire mul_16s_16s_32_1_1_U19_n_171;
  wire mul_16s_16s_32_1_1_U19_n_172;
  wire mul_16s_16s_32_1_1_U19_n_173;
  wire mul_16s_16s_32_1_1_U19_n_174;
  wire mul_16s_16s_32_1_1_U19_n_175;
  wire mul_16s_16s_32_1_1_U19_n_176;
  wire mul_16s_16s_32_1_1_U19_n_177;
  wire mul_16s_16s_32_1_1_U19_n_178;
  wire mul_16s_16s_32_1_1_U19_n_179;
  wire mul_16s_16s_32_1_1_U19_n_18;
  wire mul_16s_16s_32_1_1_U19_n_180;
  wire mul_16s_16s_32_1_1_U19_n_181;
  wire mul_16s_16s_32_1_1_U19_n_182;
  wire mul_16s_16s_32_1_1_U19_n_183;
  wire mul_16s_16s_32_1_1_U19_n_184;
  wire mul_16s_16s_32_1_1_U19_n_185;
  wire mul_16s_16s_32_1_1_U19_n_186;
  wire mul_16s_16s_32_1_1_U19_n_187;
  wire mul_16s_16s_32_1_1_U19_n_188;
  wire mul_16s_16s_32_1_1_U19_n_189;
  wire mul_16s_16s_32_1_1_U19_n_19;
  wire mul_16s_16s_32_1_1_U19_n_190;
  wire mul_16s_16s_32_1_1_U19_n_191;
  wire mul_16s_16s_32_1_1_U19_n_192;
  wire mul_16s_16s_32_1_1_U19_n_193;
  wire mul_16s_16s_32_1_1_U19_n_194;
  wire mul_16s_16s_32_1_1_U19_n_195;
  wire mul_16s_16s_32_1_1_U19_n_196;
  wire mul_16s_16s_32_1_1_U19_n_197;
  wire mul_16s_16s_32_1_1_U19_n_198;
  wire mul_16s_16s_32_1_1_U19_n_199;
  wire mul_16s_16s_32_1_1_U19_n_20;
  wire mul_16s_16s_32_1_1_U19_n_200;
  wire mul_16s_16s_32_1_1_U19_n_201;
  wire mul_16s_16s_32_1_1_U19_n_202;
  wire mul_16s_16s_32_1_1_U19_n_203;
  wire mul_16s_16s_32_1_1_U19_n_204;
  wire mul_16s_16s_32_1_1_U19_n_205;
  wire mul_16s_16s_32_1_1_U19_n_206;
  wire mul_16s_16s_32_1_1_U19_n_207;
  wire mul_16s_16s_32_1_1_U19_n_21;
  wire mul_16s_16s_32_1_1_U19_n_22;
  wire mul_16s_16s_32_1_1_U19_n_23;
  wire mul_16s_16s_32_1_1_U19_n_24;
  wire mul_16s_16s_32_1_1_U19_n_25;
  wire mul_16s_16s_32_1_1_U19_n_26;
  wire mul_16s_16s_32_1_1_U19_n_27;
  wire mul_16s_16s_32_1_1_U19_n_28;
  wire mul_16s_16s_32_1_1_U19_n_29;
  wire mul_16s_16s_32_1_1_U19_n_30;
  wire mul_16s_16s_32_1_1_U19_n_31;
  wire mul_16s_16s_32_1_1_U19_n_32;
  wire mul_16s_16s_32_1_1_U19_n_33;
  wire mul_16s_16s_32_1_1_U19_n_34;
  wire mul_16s_16s_32_1_1_U19_n_35;
  wire mul_16s_16s_32_1_1_U19_n_36;
  wire mul_16s_16s_32_1_1_U19_n_37;
  wire mul_16s_16s_32_1_1_U19_n_38;
  wire mul_16s_16s_32_1_1_U19_n_39;
  wire mul_16s_16s_32_1_1_U19_n_40;
  wire mul_16s_16s_32_1_1_U19_n_41;
  wire mul_16s_16s_32_1_1_U19_n_42;
  wire mul_16s_16s_32_1_1_U19_n_43;
  wire mul_16s_16s_32_1_1_U19_n_44;
  wire mul_16s_16s_32_1_1_U19_n_45;
  wire mul_16s_16s_32_1_1_U19_n_46;
  wire mul_16s_16s_32_1_1_U19_n_47;
  wire mul_16s_16s_32_1_1_U19_n_48;
  wire mul_16s_16s_32_1_1_U19_n_49;
  wire mul_16s_16s_32_1_1_U19_n_50;
  wire mul_16s_16s_32_1_1_U19_n_51;
  wire mul_16s_16s_32_1_1_U19_n_52;
  wire mul_16s_16s_32_1_1_U19_n_53;
  wire mul_16s_16s_32_1_1_U19_n_86;
  wire mul_16s_16s_32_1_1_U19_n_87;
  wire mul_16s_16s_32_1_1_U19_n_88;
  wire mul_16s_16s_32_1_1_U19_n_89;
  wire mul_16s_16s_32_1_1_U19_n_90;
  wire mul_16s_16s_32_1_1_U19_n_91;
  wire mul_16s_16s_32_1_1_U19_n_92;
  wire mul_16s_16s_32_1_1_U19_n_93;
  wire mul_16s_16s_32_1_1_U19_n_94;
  wire mul_16s_16s_32_1_1_U19_n_95;
  wire mul_16s_16s_32_1_1_U19_n_96;
  wire mul_16s_16s_32_1_1_U19_n_97;
  wire mul_16s_16s_32_1_1_U19_n_98;
  wire mul_16s_16s_32_1_1_U19_n_99;
  wire mul_16s_16s_32_1_1_U6_n_12;
  wire mul_16s_16s_32_1_1_U6_n_13;
  wire mul_16s_16s_32_1_1_U6_n_14;
  wire mul_16s_16s_32_1_1_U6_n_15;
  wire mul_16s_16s_32_1_1_U6_n_16;
  wire mul_16s_16s_32_1_1_U6_n_17;
  wire mul_16s_16s_32_1_1_U6_n_18;
  wire mul_16s_16s_32_1_1_U6_n_19;
  wire mul_16s_16s_32_1_1_U6_n_20;
  wire mul_16s_16s_32_1_1_U6_n_21;
  wire mul_16s_16s_32_1_1_U6_n_22;
  wire mul_16s_16s_32_1_1_U6_n_23;
  wire mul_16s_16s_32_1_1_U6_n_24;
  wire mul_16s_16s_32_1_1_U6_n_25;
  wire mul_16s_16s_32_1_1_U6_n_26;
  wire mul_16s_16s_32_1_1_U6_n_27;
  wire mul_16s_16s_32_1_1_U6_n_28;
  wire mul_16s_16s_32_1_1_U6_n_29;
  wire mul_16s_16s_32_1_1_U6_n_30;
  wire mul_16s_16s_32_1_1_U6_n_31;
  wire mul_16s_16s_32_1_1_U6_n_32;
  wire mul_16s_16s_32_1_1_U6_n_33;
  wire mul_16s_16s_32_1_1_U6_n_34;
  wire mul_16s_16s_32_1_1_U6_n_35;
  wire mul_16s_16s_32_1_1_U6_n_36;
  wire mul_16s_16s_32_1_1_U6_n_37;
  wire mul_16s_16s_32_1_1_U6_n_38;
  wire mul_16s_16s_32_1_1_U6_n_39;
  wire mul_16s_16s_32_1_1_U6_n_40;
  wire mul_16s_16s_32_1_1_U6_n_41;
  wire mul_16s_16s_32_1_1_U6_n_42;
  wire mul_16s_16s_32_1_1_U6_n_43;
  wire mul_16s_16s_32_1_1_U6_n_44;
  wire mul_ln102_reg_2480_reg_n_100;
  wire mul_ln102_reg_2480_reg_n_101;
  wire mul_ln102_reg_2480_reg_n_102;
  wire mul_ln102_reg_2480_reg_n_103;
  wire mul_ln102_reg_2480_reg_n_104;
  wire mul_ln102_reg_2480_reg_n_105;
  wire mul_ln102_reg_2480_reg_n_106;
  wire mul_ln102_reg_2480_reg_n_107;
  wire mul_ln102_reg_2480_reg_n_108;
  wire mul_ln102_reg_2480_reg_n_109;
  wire mul_ln102_reg_2480_reg_n_110;
  wire mul_ln102_reg_2480_reg_n_111;
  wire mul_ln102_reg_2480_reg_n_112;
  wire mul_ln102_reg_2480_reg_n_113;
  wire mul_ln102_reg_2480_reg_n_114;
  wire mul_ln102_reg_2480_reg_n_115;
  wire mul_ln102_reg_2480_reg_n_116;
  wire mul_ln102_reg_2480_reg_n_117;
  wire mul_ln102_reg_2480_reg_n_86;
  wire mul_ln102_reg_2480_reg_n_87;
  wire mul_ln102_reg_2480_reg_n_88;
  wire mul_ln102_reg_2480_reg_n_89;
  wire mul_ln102_reg_2480_reg_n_90;
  wire mul_ln102_reg_2480_reg_n_91;
  wire mul_ln102_reg_2480_reg_n_92;
  wire mul_ln102_reg_2480_reg_n_93;
  wire mul_ln102_reg_2480_reg_n_94;
  wire mul_ln102_reg_2480_reg_n_95;
  wire mul_ln102_reg_2480_reg_n_96;
  wire mul_ln102_reg_2480_reg_n_97;
  wire mul_ln102_reg_2480_reg_n_98;
  wire mul_ln102_reg_2480_reg_n_99;
  wire mul_ln107_reg_2485_reg_n_100;
  wire mul_ln107_reg_2485_reg_n_101;
  wire mul_ln107_reg_2485_reg_n_102;
  wire mul_ln107_reg_2485_reg_n_103;
  wire mul_ln107_reg_2485_reg_n_104;
  wire mul_ln107_reg_2485_reg_n_105;
  wire mul_ln107_reg_2485_reg_n_106;
  wire mul_ln107_reg_2485_reg_n_107;
  wire mul_ln107_reg_2485_reg_n_108;
  wire mul_ln107_reg_2485_reg_n_109;
  wire mul_ln107_reg_2485_reg_n_110;
  wire mul_ln107_reg_2485_reg_n_111;
  wire mul_ln107_reg_2485_reg_n_112;
  wire mul_ln107_reg_2485_reg_n_113;
  wire mul_ln107_reg_2485_reg_n_114;
  wire mul_ln107_reg_2485_reg_n_115;
  wire mul_ln107_reg_2485_reg_n_116;
  wire mul_ln107_reg_2485_reg_n_117;
  wire mul_ln107_reg_2485_reg_n_86;
  wire mul_ln107_reg_2485_reg_n_87;
  wire mul_ln107_reg_2485_reg_n_88;
  wire mul_ln107_reg_2485_reg_n_89;
  wire mul_ln107_reg_2485_reg_n_90;
  wire mul_ln107_reg_2485_reg_n_91;
  wire mul_ln107_reg_2485_reg_n_92;
  wire mul_ln107_reg_2485_reg_n_93;
  wire mul_ln107_reg_2485_reg_n_94;
  wire mul_ln107_reg_2485_reg_n_95;
  wire mul_ln107_reg_2485_reg_n_96;
  wire mul_ln107_reg_2485_reg_n_97;
  wire mul_ln107_reg_2485_reg_n_98;
  wire mul_ln107_reg_2485_reg_n_99;
  wire mul_ln126_reg_2525_reg_n_100;
  wire mul_ln126_reg_2525_reg_n_101;
  wire mul_ln126_reg_2525_reg_n_102;
  wire mul_ln126_reg_2525_reg_n_103;
  wire mul_ln126_reg_2525_reg_n_104;
  wire mul_ln126_reg_2525_reg_n_105;
  wire mul_ln126_reg_2525_reg_n_106;
  wire mul_ln126_reg_2525_reg_n_107;
  wire mul_ln126_reg_2525_reg_n_108;
  wire mul_ln126_reg_2525_reg_n_109;
  wire mul_ln126_reg_2525_reg_n_110;
  wire mul_ln126_reg_2525_reg_n_111;
  wire mul_ln126_reg_2525_reg_n_112;
  wire mul_ln126_reg_2525_reg_n_113;
  wire mul_ln126_reg_2525_reg_n_114;
  wire mul_ln126_reg_2525_reg_n_115;
  wire mul_ln126_reg_2525_reg_n_116;
  wire mul_ln126_reg_2525_reg_n_117;
  wire mul_ln126_reg_2525_reg_n_85;
  wire mul_ln126_reg_2525_reg_n_86;
  wire mul_ln126_reg_2525_reg_n_87;
  wire mul_ln126_reg_2525_reg_n_88;
  wire mul_ln126_reg_2525_reg_n_89;
  wire mul_ln126_reg_2525_reg_n_90;
  wire mul_ln126_reg_2525_reg_n_91;
  wire mul_ln126_reg_2525_reg_n_92;
  wire mul_ln126_reg_2525_reg_n_93;
  wire mul_ln126_reg_2525_reg_n_94;
  wire mul_ln126_reg_2525_reg_n_95;
  wire mul_ln126_reg_2525_reg_n_96;
  wire mul_ln126_reg_2525_reg_n_97;
  wire mul_ln126_reg_2525_reg_n_98;
  wire mul_ln126_reg_2525_reg_n_99;
  wire mul_ln91_reg_2470_reg_n_100;
  wire mul_ln91_reg_2470_reg_n_101;
  wire mul_ln91_reg_2470_reg_n_102;
  wire mul_ln91_reg_2470_reg_n_103;
  wire mul_ln91_reg_2470_reg_n_104;
  wire mul_ln91_reg_2470_reg_n_105;
  wire mul_ln91_reg_2470_reg_n_106;
  wire mul_ln91_reg_2470_reg_n_107;
  wire mul_ln91_reg_2470_reg_n_108;
  wire mul_ln91_reg_2470_reg_n_109;
  wire mul_ln91_reg_2470_reg_n_110;
  wire mul_ln91_reg_2470_reg_n_111;
  wire mul_ln91_reg_2470_reg_n_112;
  wire mul_ln91_reg_2470_reg_n_113;
  wire mul_ln91_reg_2470_reg_n_114;
  wire mul_ln91_reg_2470_reg_n_115;
  wire mul_ln91_reg_2470_reg_n_116;
  wire mul_ln91_reg_2470_reg_n_117;
  wire mul_ln91_reg_2470_reg_n_86;
  wire mul_ln91_reg_2470_reg_n_87;
  wire mul_ln91_reg_2470_reg_n_88;
  wire mul_ln91_reg_2470_reg_n_89;
  wire mul_ln91_reg_2470_reg_n_90;
  wire mul_ln91_reg_2470_reg_n_91;
  wire mul_ln91_reg_2470_reg_n_92;
  wire mul_ln91_reg_2470_reg_n_93;
  wire mul_ln91_reg_2470_reg_n_94;
  wire mul_ln91_reg_2470_reg_n_95;
  wire mul_ln91_reg_2470_reg_n_96;
  wire mul_ln91_reg_2470_reg_n_97;
  wire mul_ln91_reg_2470_reg_n_98;
  wire mul_ln91_reg_2470_reg_n_99;
  wire or_ln107_fu_831_p2;
  wire or_ln107_reg_2097;
  wire \or_ln107_reg_2097[0]_i_2_n_12 ;
  wire \or_ln107_reg_2097[0]_i_3_n_12 ;
  wire \or_ln107_reg_2097[0]_i_4_n_12 ;
  wire \or_ln107_reg_2097[0]_i_5_n_12 ;
  wire p_0_in;
  wire [15:0]p_1_in__0;
  wire ram_reg_bram_0_i_100_n_12;
  wire ram_reg_bram_0_i_101_n_12;
  wire ram_reg_bram_0_i_102_n_12;
  wire ram_reg_bram_0_i_103_n_12;
  wire ram_reg_bram_0_i_104_n_12;
  wire ram_reg_bram_0_i_105_n_12;
  wire ram_reg_bram_0_i_106_n_12;
  wire ram_reg_bram_0_i_107_n_12;
  wire ram_reg_bram_0_i_108_n_12;
  wire ram_reg_bram_0_i_109_n_12;
  wire ram_reg_bram_0_i_110_n_12;
  wire ram_reg_bram_0_i_111_n_12;
  wire ram_reg_bram_0_i_112_n_12;
  wire ram_reg_bram_0_i_113_n_12;
  wire ram_reg_bram_0_i_114_n_12;
  wire ram_reg_bram_0_i_115_n_12;
  wire ram_reg_bram_0_i_116_n_12;
  wire ram_reg_bram_0_i_117_n_12;
  wire ram_reg_bram_0_i_118_n_12;
  wire ram_reg_bram_0_i_119_n_12;
  wire ram_reg_bram_0_i_120_n_12;
  wire ram_reg_bram_0_i_121_n_12;
  wire ram_reg_bram_0_i_122_n_12;
  wire ram_reg_bram_0_i_123_n_12;
  wire ram_reg_bram_0_i_124_n_12;
  wire ram_reg_bram_0_i_125_n_12;
  wire ram_reg_bram_0_i_126_n_12;
  wire ram_reg_bram_0_i_127_n_12;
  wire ram_reg_bram_0_i_128_n_12;
  wire ram_reg_bram_0_i_129_n_12;
  wire ram_reg_bram_0_i_130_n_12;
  wire ram_reg_bram_0_i_131_n_12;
  wire ram_reg_bram_0_i_132_n_12;
  wire ram_reg_bram_0_i_133_n_12;
  wire ram_reg_bram_0_i_134_n_12;
  wire ram_reg_bram_0_i_135_n_12;
  wire ram_reg_bram_0_i_136_n_12;
  wire ram_reg_bram_0_i_137_n_12;
  wire ram_reg_bram_0_i_138_n_12;
  wire ram_reg_bram_0_i_139_n_12;
  wire ram_reg_bram_0_i_140_n_12;
  wire ram_reg_bram_0_i_141_n_12;
  wire ram_reg_bram_0_i_142_n_12;
  wire ram_reg_bram_0_i_143_n_12;
  wire ram_reg_bram_0_i_144_n_12;
  wire ram_reg_bram_0_i_145_n_12;
  wire ram_reg_bram_0_i_146_n_12;
  wire ram_reg_bram_0_i_147_n_12;
  wire ram_reg_bram_0_i_148_n_12;
  wire ram_reg_bram_0_i_149_n_12;
  wire ram_reg_bram_0_i_150_n_12;
  wire ram_reg_bram_0_i_151_n_12;
  wire ram_reg_bram_0_i_152_n_12;
  wire ram_reg_bram_0_i_153_n_12;
  wire ram_reg_bram_0_i_154_n_12;
  wire ram_reg_bram_0_i_155_n_12;
  wire ram_reg_bram_0_i_156_n_12;
  wire ram_reg_bram_0_i_157_n_12;
  wire ram_reg_bram_0_i_158_n_12;
  wire ram_reg_bram_0_i_159_n_12;
  wire ram_reg_bram_0_i_160_n_12;
  wire ram_reg_bram_0_i_161_n_12;
  wire ram_reg_bram_0_i_162_n_12;
  wire ram_reg_bram_0_i_163_n_12;
  wire ram_reg_bram_0_i_164_n_12;
  wire ram_reg_bram_0_i_165_n_12;
  wire ram_reg_bram_0_i_166_n_12;
  wire ram_reg_bram_0_i_167_n_12;
  wire ram_reg_bram_0_i_168_n_12;
  wire ram_reg_bram_0_i_169_n_12;
  wire ram_reg_bram_0_i_170_n_12;
  wire ram_reg_bram_0_i_171_n_12;
  wire ram_reg_bram_0_i_172_n_12;
  wire ram_reg_bram_0_i_173_n_12;
  wire ram_reg_bram_0_i_174_n_12;
  wire ram_reg_bram_0_i_175_n_12;
  wire ram_reg_bram_0_i_176_n_12;
  wire ram_reg_bram_0_i_177_n_12;
  wire ram_reg_bram_0_i_178_n_12;
  wire ram_reg_bram_0_i_179_n_12;
  wire ram_reg_bram_0_i_180_n_12;
  wire ram_reg_bram_0_i_181_n_12;
  wire ram_reg_bram_0_i_182_n_12;
  wire ram_reg_bram_0_i_183_n_12;
  wire ram_reg_bram_0_i_184_n_12;
  wire ram_reg_bram_0_i_185_n_12;
  wire ram_reg_bram_0_i_186_n_12;
  wire ram_reg_bram_0_i_187_n_12;
  wire ram_reg_bram_0_i_188_n_12;
  wire ram_reg_bram_0_i_189_n_12;
  wire ram_reg_bram_0_i_190_n_12;
  wire ram_reg_bram_0_i_191_n_12;
  wire ram_reg_bram_0_i_192_n_12;
  wire ram_reg_bram_0_i_193_n_12;
  wire ram_reg_bram_0_i_194_n_12;
  wire ram_reg_bram_0_i_195_n_12;
  wire ram_reg_bram_0_i_196_n_12;
  wire ram_reg_bram_0_i_197_n_12;
  wire ram_reg_bram_0_i_198_n_12;
  wire ram_reg_bram_0_i_199_n_12;
  wire ram_reg_bram_0_i_200_n_12;
  wire ram_reg_bram_0_i_201_n_12;
  wire ram_reg_bram_0_i_202_n_12;
  wire ram_reg_bram_0_i_203_n_12;
  wire ram_reg_bram_0_i_204_n_12;
  wire ram_reg_bram_0_i_205_n_12;
  wire ram_reg_bram_0_i_206_n_12;
  wire ram_reg_bram_0_i_207_n_12;
  wire ram_reg_bram_0_i_208_n_12;
  wire ram_reg_bram_0_i_209_n_12;
  wire ram_reg_bram_0_i_210_n_12;
  wire ram_reg_bram_0_i_211_n_12;
  wire ram_reg_bram_0_i_212_n_12;
  wire ram_reg_bram_0_i_213_n_12;
  wire ram_reg_bram_0_i_214_n_12;
  wire ram_reg_bram_0_i_215_n_12;
  wire ram_reg_bram_0_i_216_n_12;
  wire ram_reg_bram_0_i_217_n_12;
  wire ram_reg_bram_0_i_218_n_12;
  wire ram_reg_bram_0_i_219_n_12;
  wire ram_reg_bram_0_i_220_n_12;
  wire ram_reg_bram_0_i_221_n_12;
  wire ram_reg_bram_0_i_222_n_12;
  wire ram_reg_bram_0_i_223_n_12;
  wire ram_reg_bram_0_i_224_n_12;
  wire ram_reg_bram_0_i_225_n_12;
  wire ram_reg_bram_0_i_226_n_12;
  wire ram_reg_bram_0_i_227_n_12;
  wire ram_reg_bram_0_i_228_n_12;
  wire ram_reg_bram_0_i_229_n_12;
  wire ram_reg_bram_0_i_230_n_12;
  wire ram_reg_bram_0_i_231_n_12;
  wire ram_reg_bram_0_i_232_n_12;
  wire ram_reg_bram_0_i_233_n_12;
  wire ram_reg_bram_0_i_234_n_12;
  wire ram_reg_bram_0_i_235_n_12;
  wire ram_reg_bram_0_i_236_n_12;
  wire ram_reg_bram_0_i_237_n_12;
  wire ram_reg_bram_0_i_85_n_12;
  wire ram_reg_bram_0_i_88_n_12;
  wire ram_reg_bram_0_i_89_n_12;
  wire ram_reg_bram_0_i_90_n_12;
  wire ram_reg_bram_0_i_91_n_12;
  wire ram_reg_bram_0_i_92_n_12;
  wire ram_reg_bram_0_i_93_n_12;
  wire ram_reg_bram_0_i_95_n_12;
  wire ram_reg_bram_0_i_96_n_12;
  wire ram_reg_bram_0_i_97_n_12;
  wire ram_reg_bram_0_i_98_n_12;
  wire ram_reg_bram_0_i_99_n_12;
  wire [2:0]ram_reg_bram_1;
  wire [2:0]ram_reg_bram_1_0;
  wire [0:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_i_100_n_12;
  wire ram_reg_bram_1_i_101_n_12;
  wire ram_reg_bram_1_i_102_n_12;
  wire ram_reg_bram_1_i_103_n_12;
  wire ram_reg_bram_1_i_104_n_12;
  wire ram_reg_bram_1_i_105_n_12;
  wire ram_reg_bram_1_i_106_n_12;
  wire ram_reg_bram_1_i_107_n_12;
  wire ram_reg_bram_1_i_108_n_12;
  wire ram_reg_bram_1_i_109_n_12;
  wire ram_reg_bram_1_i_110_n_12;
  wire ram_reg_bram_1_i_111_n_12;
  wire ram_reg_bram_1_i_112_n_12;
  wire ram_reg_bram_1_i_113_n_12;
  wire ram_reg_bram_1_i_114_n_12;
  wire ram_reg_bram_1_i_115_n_12;
  wire ram_reg_bram_1_i_116_n_12;
  wire ram_reg_bram_1_i_117_n_12;
  wire ram_reg_bram_1_i_118_n_12;
  wire ram_reg_bram_1_i_119_n_12;
  wire ram_reg_bram_1_i_120_n_12;
  wire ram_reg_bram_1_i_121_n_12;
  wire ram_reg_bram_1_i_122_n_12;
  wire ram_reg_bram_1_i_123_n_12;
  wire ram_reg_bram_1_i_124_n_12;
  wire ram_reg_bram_1_i_125_n_12;
  wire ram_reg_bram_1_i_126_n_12;
  wire ram_reg_bram_1_i_127_n_12;
  wire ram_reg_bram_1_i_128_n_12;
  wire ram_reg_bram_1_i_129_n_12;
  wire ram_reg_bram_1_i_130_n_12;
  wire ram_reg_bram_1_i_131_n_12;
  wire ram_reg_bram_1_i_132_n_12;
  wire ram_reg_bram_1_i_133_n_12;
  wire ram_reg_bram_1_i_134_n_12;
  wire ram_reg_bram_1_i_135_n_12;
  wire ram_reg_bram_1_i_136_n_12;
  wire ram_reg_bram_1_i_137_n_12;
  wire ram_reg_bram_1_i_138_n_12;
  wire ram_reg_bram_1_i_139_n_12;
  wire ram_reg_bram_1_i_140_n_12;
  wire ram_reg_bram_1_i_141_n_12;
  wire ram_reg_bram_1_i_142_n_12;
  wire ram_reg_bram_1_i_143_n_12;
  wire ram_reg_bram_1_i_144_n_12;
  wire ram_reg_bram_1_i_145_n_12;
  wire ram_reg_bram_1_i_146_n_12;
  wire ram_reg_bram_1_i_147_n_12;
  wire ram_reg_bram_1_i_148_n_12;
  wire ram_reg_bram_1_i_149_n_12;
  wire ram_reg_bram_1_i_150_n_12;
  wire ram_reg_bram_1_i_151_n_12;
  wire ram_reg_bram_1_i_152_n_12;
  wire ram_reg_bram_1_i_153_n_12;
  wire ram_reg_bram_1_i_154_n_12;
  wire ram_reg_bram_1_i_155_n_12;
  wire ram_reg_bram_1_i_156_n_12;
  wire ram_reg_bram_1_i_157_n_12;
  wire ram_reg_bram_1_i_158_n_12;
  wire ram_reg_bram_1_i_159_n_12;
  wire ram_reg_bram_1_i_57_n_12;
  wire ram_reg_bram_1_i_58_n_12;
  wire ram_reg_bram_1_i_59_n_12;
  wire ram_reg_bram_1_i_60_n_12;
  wire ram_reg_bram_1_i_61_n_12;
  wire ram_reg_bram_1_i_62_n_12;
  wire ram_reg_bram_1_i_63_n_12;
  wire ram_reg_bram_1_i_64_n_12;
  wire ram_reg_bram_1_i_65_n_12;
  wire ram_reg_bram_1_i_66_n_12;
  wire ram_reg_bram_1_i_67_n_12;
  wire ram_reg_bram_1_i_68_n_12;
  wire ram_reg_bram_1_i_69_n_12;
  wire ram_reg_bram_1_i_70_n_12;
  wire ram_reg_bram_1_i_71_n_12;
  wire ram_reg_bram_1_i_72_n_12;
  wire ram_reg_bram_1_i_73_n_12;
  wire ram_reg_bram_1_i_74_n_12;
  wire ram_reg_bram_1_i_75_n_12;
  wire ram_reg_bram_1_i_76_n_12;
  wire ram_reg_bram_1_i_77_n_12;
  wire ram_reg_bram_1_i_78_n_12;
  wire ram_reg_bram_1_i_79_n_12;
  wire ram_reg_bram_1_i_80_n_12;
  wire ram_reg_bram_1_i_81_n_12;
  wire ram_reg_bram_1_i_82_n_12;
  wire ram_reg_bram_1_i_83_n_12;
  wire ram_reg_bram_1_i_84_n_12;
  wire ram_reg_bram_1_i_85_n_12;
  wire ram_reg_bram_1_i_86_n_12;
  wire ram_reg_bram_1_i_87_n_12;
  wire ram_reg_bram_1_i_88_n_12;
  wire ram_reg_bram_1_i_89_n_12;
  wire ram_reg_bram_1_i_90_n_12;
  wire ram_reg_bram_1_i_91_n_12;
  wire ram_reg_bram_1_i_92_n_12;
  wire ram_reg_bram_1_i_93_n_12;
  wire ram_reg_bram_1_i_94_n_12;
  wire ram_reg_bram_1_i_95_n_12;
  wire ram_reg_bram_1_i_96_n_12;
  wire ram_reg_bram_1_i_97_n_12;
  wire ram_reg_bram_1_i_98_n_12;
  wire ram_reg_bram_1_i_99_n_12;
  wire [15:0]reg_589;
  wire [15:0]reg_594;
  wire reg_599;
  wire \reg_599_reg_n_12_[0] ;
  wire \reg_599_reg_n_12_[10] ;
  wire \reg_599_reg_n_12_[11] ;
  wire \reg_599_reg_n_12_[12] ;
  wire \reg_599_reg_n_12_[13] ;
  wire \reg_599_reg_n_12_[14] ;
  wire \reg_599_reg_n_12_[15] ;
  wire \reg_599_reg_n_12_[1] ;
  wire \reg_599_reg_n_12_[2] ;
  wire \reg_599_reg_n_12_[3] ;
  wire \reg_599_reg_n_12_[4] ;
  wire \reg_599_reg_n_12_[5] ;
  wire \reg_599_reg_n_12_[6] ;
  wire \reg_599_reg_n_12_[7] ;
  wire \reg_599_reg_n_12_[8] ;
  wire \reg_599_reg_n_12_[9] ;
  wire [63:0]reg_604;
  wire \reg_604[63]_i_1_n_12 ;
  wire [63:0]\reg_604_reg[63]_0 ;
  wire [2:0]scalauto_2_reg_2108;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_2 ;
  wire [1:0]\scalauto_2_reg_2108_reg[2]_0 ;
  wire [15:0]sl_4_reg_2258;
  wire smax_fu_162;
  wire \smax_fu_162[10]_i_2_n_12 ;
  wire \smax_fu_162[11]_i_2_n_12 ;
  wire \smax_fu_162[12]_i_2_n_12 ;
  wire \smax_fu_162[13]_i_2_n_12 ;
  wire \smax_fu_162[13]_i_3_n_12 ;
  wire \smax_fu_162[14]_i_10_n_12 ;
  wire \smax_fu_162[14]_i_11_n_12 ;
  wire \smax_fu_162[14]_i_12_n_12 ;
  wire \smax_fu_162[14]_i_13_n_12 ;
  wire \smax_fu_162[14]_i_14_n_12 ;
  wire \smax_fu_162[14]_i_15_n_12 ;
  wire \smax_fu_162[14]_i_16_n_12 ;
  wire \smax_fu_162[14]_i_17_n_12 ;
  wire \smax_fu_162[14]_i_18_n_12 ;
  wire \smax_fu_162[14]_i_19_n_12 ;
  wire \smax_fu_162[14]_i_20_n_12 ;
  wire \smax_fu_162[14]_i_21_n_12 ;
  wire \smax_fu_162[14]_i_22_n_12 ;
  wire \smax_fu_162[14]_i_23_n_12 ;
  wire \smax_fu_162[14]_i_24_n_12 ;
  wire \smax_fu_162[14]_i_25_n_12 ;
  wire \smax_fu_162[14]_i_26_n_12 ;
  wire \smax_fu_162[14]_i_5_n_12 ;
  wire \smax_fu_162[14]_i_6_n_12 ;
  wire \smax_fu_162[14]_i_7_n_12 ;
  wire \smax_fu_162[14]_i_8_n_12 ;
  wire \smax_fu_162[14]_i_9_n_12 ;
  wire \smax_fu_162[6]_i_2_n_12 ;
  wire \smax_fu_162[6]_i_3_n_12 ;
  wire \smax_fu_162[7]_i_2_n_12 ;
  wire \smax_fu_162[7]_i_3_n_12 ;
  wire \smax_fu_162[8]_i_2_n_12 ;
  wire \smax_fu_162[9]_i_2_n_12 ;
  wire [14:0]\smax_fu_162_reg[14]_0 ;
  wire \smax_fu_162_reg[14]_i_4_n_13 ;
  wire \smax_fu_162_reg[14]_i_4_n_14 ;
  wire \smax_fu_162_reg[14]_i_4_n_15 ;
  wire \smax_fu_162_reg[14]_i_4_n_16 ;
  wire \smax_fu_162_reg[14]_i_4_n_17 ;
  wire \smax_fu_162_reg[14]_i_4_n_18 ;
  wire \smax_fu_162_reg[14]_i_4_n_19 ;
  wire [14:0]temp_fu_865_p3;
  wire tmp_33_fu_1081_p3;
  wire tmp_34_fu_1824_p3;
  wire [2:0]zext_ln152_reg_2638;
  wire [7:7]\NLW_empty_88_fu_214_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln102_reg_2480_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2480_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2480_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln102_reg_2480_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2480_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2480_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln102_reg_2480_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln102_reg_2480_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln102_reg_2480_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln102_reg_2480_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln102_reg_2480_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln102_reg_2480_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2485_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln107_reg_2485_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln107_reg_2485_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln107_reg_2485_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln107_reg_2485_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln107_reg_2485_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln107_reg_2485_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2525_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln126_reg_2525_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln126_reg_2525_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln126_reg_2525_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_mul_ln126_reg_2525_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln126_reg_2525_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln126_reg_2525_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2470_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln91_reg_2470_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln91_reg_2470_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln91_reg_2470_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln91_reg_2470_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln91_reg_2470_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln91_reg_2470_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_smax_fu_162_reg[14]_i_4_O_UNCONNECTED ;

  FDRE \L_ACF_addr_11_reg_2625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(k_4_fu_222_reg[0]),
        .Q(L_ACF_addr_11_reg_2625[0]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(k_4_fu_222_reg[1]),
        .Q(L_ACF_addr_11_reg_2625[1]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(k_4_fu_222_reg[2]),
        .Q(L_ACF_addr_11_reg_2625[2]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(k_4_fu_222_reg[3]),
        .Q(L_ACF_addr_11_reg_2625[3]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [0]),
        .Q(L_ACF_load_1_reg_2374[0]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [10]),
        .Q(L_ACF_load_1_reg_2374[10]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [11]),
        .Q(L_ACF_load_1_reg_2374[11]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [12]),
        .Q(L_ACF_load_1_reg_2374[12]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [13]),
        .Q(L_ACF_load_1_reg_2374[13]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [14]),
        .Q(L_ACF_load_1_reg_2374[14]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [15]),
        .Q(L_ACF_load_1_reg_2374[15]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [16]),
        .Q(L_ACF_load_1_reg_2374[16]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [17]),
        .Q(L_ACF_load_1_reg_2374[17]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [18]),
        .Q(L_ACF_load_1_reg_2374[18]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [19]),
        .Q(L_ACF_load_1_reg_2374[19]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [1]),
        .Q(L_ACF_load_1_reg_2374[1]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [20]),
        .Q(L_ACF_load_1_reg_2374[20]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [21]),
        .Q(L_ACF_load_1_reg_2374[21]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [22]),
        .Q(L_ACF_load_1_reg_2374[22]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [23]),
        .Q(L_ACF_load_1_reg_2374[23]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [24]),
        .Q(L_ACF_load_1_reg_2374[24]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [25]),
        .Q(L_ACF_load_1_reg_2374[25]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [26]),
        .Q(L_ACF_load_1_reg_2374[26]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [27]),
        .Q(L_ACF_load_1_reg_2374[27]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [28]),
        .Q(L_ACF_load_1_reg_2374[28]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [29]),
        .Q(L_ACF_load_1_reg_2374[29]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [2]),
        .Q(L_ACF_load_1_reg_2374[2]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [30]),
        .Q(L_ACF_load_1_reg_2374[30]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [31]),
        .Q(L_ACF_load_1_reg_2374[31]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [32]),
        .Q(L_ACF_load_1_reg_2374[32]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [33]),
        .Q(L_ACF_load_1_reg_2374[33]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [34]),
        .Q(L_ACF_load_1_reg_2374[34]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [35]),
        .Q(L_ACF_load_1_reg_2374[35]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [36]),
        .Q(L_ACF_load_1_reg_2374[36]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [37]),
        .Q(L_ACF_load_1_reg_2374[37]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [38]),
        .Q(L_ACF_load_1_reg_2374[38]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [39]),
        .Q(L_ACF_load_1_reg_2374[39]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [3]),
        .Q(L_ACF_load_1_reg_2374[3]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [40]),
        .Q(L_ACF_load_1_reg_2374[40]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [41]),
        .Q(L_ACF_load_1_reg_2374[41]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [42]),
        .Q(L_ACF_load_1_reg_2374[42]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [43]),
        .Q(L_ACF_load_1_reg_2374[43]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [44]),
        .Q(L_ACF_load_1_reg_2374[44]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [45]),
        .Q(L_ACF_load_1_reg_2374[45]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [46]),
        .Q(L_ACF_load_1_reg_2374[46]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [47]),
        .Q(L_ACF_load_1_reg_2374[47]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [48]),
        .Q(L_ACF_load_1_reg_2374[48]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [49]),
        .Q(L_ACF_load_1_reg_2374[49]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [4]),
        .Q(L_ACF_load_1_reg_2374[4]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [50]),
        .Q(L_ACF_load_1_reg_2374[50]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [51]),
        .Q(L_ACF_load_1_reg_2374[51]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [52]),
        .Q(L_ACF_load_1_reg_2374[52]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [53]),
        .Q(L_ACF_load_1_reg_2374[53]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [54]),
        .Q(L_ACF_load_1_reg_2374[54]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [55]),
        .Q(L_ACF_load_1_reg_2374[55]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [56]),
        .Q(L_ACF_load_1_reg_2374[56]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [57]),
        .Q(L_ACF_load_1_reg_2374[57]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [58]),
        .Q(L_ACF_load_1_reg_2374[58]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [59]),
        .Q(L_ACF_load_1_reg_2374[59]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [5]),
        .Q(L_ACF_load_1_reg_2374[5]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [60]),
        .Q(L_ACF_load_1_reg_2374[60]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [61]),
        .Q(L_ACF_load_1_reg_2374[61]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [62]),
        .Q(L_ACF_load_1_reg_2374[62]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [63]),
        .Q(L_ACF_load_1_reg_2374[63]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [6]),
        .Q(L_ACF_load_1_reg_2374[6]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [7]),
        .Q(L_ACF_load_1_reg_2374[7]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [8]),
        .Q(L_ACF_load_1_reg_2374[8]),
        .R(1'b0));
  FDRE \L_ACF_load_1_reg_2374_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [9]),
        .Q(L_ACF_load_1_reg_2374[9]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [0]),
        .Q(L_ACF_load_2_reg_2379[0]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [10]),
        .Q(L_ACF_load_2_reg_2379[10]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [11]),
        .Q(L_ACF_load_2_reg_2379[11]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [12]),
        .Q(L_ACF_load_2_reg_2379[12]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [13]),
        .Q(L_ACF_load_2_reg_2379[13]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [14]),
        .Q(L_ACF_load_2_reg_2379[14]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [15]),
        .Q(L_ACF_load_2_reg_2379[15]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [16]),
        .Q(L_ACF_load_2_reg_2379[16]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [17]),
        .Q(L_ACF_load_2_reg_2379[17]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [18]),
        .Q(L_ACF_load_2_reg_2379[18]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [19]),
        .Q(L_ACF_load_2_reg_2379[19]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [1]),
        .Q(L_ACF_load_2_reg_2379[1]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [20]),
        .Q(L_ACF_load_2_reg_2379[20]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [21]),
        .Q(L_ACF_load_2_reg_2379[21]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [22]),
        .Q(L_ACF_load_2_reg_2379[22]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [23]),
        .Q(L_ACF_load_2_reg_2379[23]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [24]),
        .Q(L_ACF_load_2_reg_2379[24]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [25]),
        .Q(L_ACF_load_2_reg_2379[25]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [26]),
        .Q(L_ACF_load_2_reg_2379[26]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [27]),
        .Q(L_ACF_load_2_reg_2379[27]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [28]),
        .Q(L_ACF_load_2_reg_2379[28]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [29]),
        .Q(L_ACF_load_2_reg_2379[29]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [2]),
        .Q(L_ACF_load_2_reg_2379[2]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [30]),
        .Q(L_ACF_load_2_reg_2379[30]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [31]),
        .Q(L_ACF_load_2_reg_2379[31]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [32]),
        .Q(L_ACF_load_2_reg_2379[32]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [33]),
        .Q(L_ACF_load_2_reg_2379[33]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [34]),
        .Q(L_ACF_load_2_reg_2379[34]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .Q(L_ACF_load_2_reg_2379[35]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .Q(L_ACF_load_2_reg_2379[36]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .Q(L_ACF_load_2_reg_2379[37]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .Q(L_ACF_load_2_reg_2379[38]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .Q(L_ACF_load_2_reg_2379[39]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [3]),
        .Q(L_ACF_load_2_reg_2379[3]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .Q(L_ACF_load_2_reg_2379[40]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .Q(L_ACF_load_2_reg_2379[41]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .Q(L_ACF_load_2_reg_2379[42]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .Q(L_ACF_load_2_reg_2379[43]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .Q(L_ACF_load_2_reg_2379[44]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .Q(L_ACF_load_2_reg_2379[45]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .Q(L_ACF_load_2_reg_2379[46]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .Q(L_ACF_load_2_reg_2379[47]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .Q(L_ACF_load_2_reg_2379[48]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .Q(L_ACF_load_2_reg_2379[49]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [4]),
        .Q(L_ACF_load_2_reg_2379[4]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .Q(L_ACF_load_2_reg_2379[50]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .Q(L_ACF_load_2_reg_2379[51]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .Q(L_ACF_load_2_reg_2379[52]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .Q(L_ACF_load_2_reg_2379[53]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .Q(L_ACF_load_2_reg_2379[54]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .Q(L_ACF_load_2_reg_2379[55]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .Q(L_ACF_load_2_reg_2379[56]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .Q(L_ACF_load_2_reg_2379[57]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .Q(L_ACF_load_2_reg_2379[58]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .Q(L_ACF_load_2_reg_2379[59]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [5]),
        .Q(L_ACF_load_2_reg_2379[5]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .Q(L_ACF_load_2_reg_2379[60]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .Q(L_ACF_load_2_reg_2379[61]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [62]),
        .Q(L_ACF_load_2_reg_2379[62]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [63]),
        .Q(L_ACF_load_2_reg_2379[63]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [6]),
        .Q(L_ACF_load_2_reg_2379[6]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [7]),
        .Q(L_ACF_load_2_reg_2379[7]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [8]),
        .Q(L_ACF_load_2_reg_2379[8]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_2379_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [9]),
        .Q(L_ACF_load_2_reg_2379[9]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [0]),
        .Q(L_ACF_load_3_reg_2413[0]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [10]),
        .Q(L_ACF_load_3_reg_2413[10]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [11]),
        .Q(L_ACF_load_3_reg_2413[11]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [12]),
        .Q(L_ACF_load_3_reg_2413[12]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [13]),
        .Q(L_ACF_load_3_reg_2413[13]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [14]),
        .Q(L_ACF_load_3_reg_2413[14]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [15]),
        .Q(L_ACF_load_3_reg_2413[15]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [16]),
        .Q(L_ACF_load_3_reg_2413[16]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [17]),
        .Q(L_ACF_load_3_reg_2413[17]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [18]),
        .Q(L_ACF_load_3_reg_2413[18]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [19]),
        .Q(L_ACF_load_3_reg_2413[19]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [1]),
        .Q(L_ACF_load_3_reg_2413[1]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [20]),
        .Q(L_ACF_load_3_reg_2413[20]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [21]),
        .Q(L_ACF_load_3_reg_2413[21]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [22]),
        .Q(L_ACF_load_3_reg_2413[22]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [23]),
        .Q(L_ACF_load_3_reg_2413[23]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [24]),
        .Q(L_ACF_load_3_reg_2413[24]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [25]),
        .Q(L_ACF_load_3_reg_2413[25]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [26]),
        .Q(L_ACF_load_3_reg_2413[26]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [27]),
        .Q(L_ACF_load_3_reg_2413[27]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [28]),
        .Q(L_ACF_load_3_reg_2413[28]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [29]),
        .Q(L_ACF_load_3_reg_2413[29]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [2]),
        .Q(L_ACF_load_3_reg_2413[2]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [30]),
        .Q(L_ACF_load_3_reg_2413[30]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [31]),
        .Q(L_ACF_load_3_reg_2413[31]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [32]),
        .Q(L_ACF_load_3_reg_2413[32]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [33]),
        .Q(L_ACF_load_3_reg_2413[33]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [34]),
        .Q(L_ACF_load_3_reg_2413[34]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .Q(L_ACF_load_3_reg_2413[35]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .Q(L_ACF_load_3_reg_2413[36]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .Q(L_ACF_load_3_reg_2413[37]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .Q(L_ACF_load_3_reg_2413[38]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .Q(L_ACF_load_3_reg_2413[39]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [3]),
        .Q(L_ACF_load_3_reg_2413[3]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .Q(L_ACF_load_3_reg_2413[40]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .Q(L_ACF_load_3_reg_2413[41]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .Q(L_ACF_load_3_reg_2413[42]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .Q(L_ACF_load_3_reg_2413[43]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .Q(L_ACF_load_3_reg_2413[44]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .Q(L_ACF_load_3_reg_2413[45]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .Q(L_ACF_load_3_reg_2413[46]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .Q(L_ACF_load_3_reg_2413[47]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .Q(L_ACF_load_3_reg_2413[48]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .Q(L_ACF_load_3_reg_2413[49]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [4]),
        .Q(L_ACF_load_3_reg_2413[4]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .Q(L_ACF_load_3_reg_2413[50]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .Q(L_ACF_load_3_reg_2413[51]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .Q(L_ACF_load_3_reg_2413[52]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .Q(L_ACF_load_3_reg_2413[53]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .Q(L_ACF_load_3_reg_2413[54]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .Q(L_ACF_load_3_reg_2413[55]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .Q(L_ACF_load_3_reg_2413[56]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .Q(L_ACF_load_3_reg_2413[57]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .Q(L_ACF_load_3_reg_2413[58]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .Q(L_ACF_load_3_reg_2413[59]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [5]),
        .Q(L_ACF_load_3_reg_2413[5]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .Q(L_ACF_load_3_reg_2413[60]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .Q(L_ACF_load_3_reg_2413[61]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [62]),
        .Q(L_ACF_load_3_reg_2413[62]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [63]),
        .Q(L_ACF_load_3_reg_2413[63]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [6]),
        .Q(L_ACF_load_3_reg_2413[6]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [7]),
        .Q(L_ACF_load_3_reg_2413[7]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [8]),
        .Q(L_ACF_load_3_reg_2413[8]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_2413_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_2_reg_2379_reg[63]_0 [9]),
        .Q(L_ACF_load_3_reg_2413[9]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [0]),
        .Q(L_ACF_load_4_reg_2418[0]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [10]),
        .Q(L_ACF_load_4_reg_2418[10]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [11]),
        .Q(L_ACF_load_4_reg_2418[11]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [12]),
        .Q(L_ACF_load_4_reg_2418[12]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [13]),
        .Q(L_ACF_load_4_reg_2418[13]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [14]),
        .Q(L_ACF_load_4_reg_2418[14]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [15]),
        .Q(L_ACF_load_4_reg_2418[15]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [16]),
        .Q(L_ACF_load_4_reg_2418[16]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [17]),
        .Q(L_ACF_load_4_reg_2418[17]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [18]),
        .Q(L_ACF_load_4_reg_2418[18]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [19]),
        .Q(L_ACF_load_4_reg_2418[19]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [1]),
        .Q(L_ACF_load_4_reg_2418[1]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [20]),
        .Q(L_ACF_load_4_reg_2418[20]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [21]),
        .Q(L_ACF_load_4_reg_2418[21]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [22]),
        .Q(L_ACF_load_4_reg_2418[22]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [23]),
        .Q(L_ACF_load_4_reg_2418[23]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [24]),
        .Q(L_ACF_load_4_reg_2418[24]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [25]),
        .Q(L_ACF_load_4_reg_2418[25]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [26]),
        .Q(L_ACF_load_4_reg_2418[26]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [27]),
        .Q(L_ACF_load_4_reg_2418[27]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [28]),
        .Q(L_ACF_load_4_reg_2418[28]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [29]),
        .Q(L_ACF_load_4_reg_2418[29]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [2]),
        .Q(L_ACF_load_4_reg_2418[2]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [30]),
        .Q(L_ACF_load_4_reg_2418[30]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [31]),
        .Q(L_ACF_load_4_reg_2418[31]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [32]),
        .Q(L_ACF_load_4_reg_2418[32]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [33]),
        .Q(L_ACF_load_4_reg_2418[33]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [34]),
        .Q(L_ACF_load_4_reg_2418[34]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [35]),
        .Q(L_ACF_load_4_reg_2418[35]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [36]),
        .Q(L_ACF_load_4_reg_2418[36]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [37]),
        .Q(L_ACF_load_4_reg_2418[37]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [38]),
        .Q(L_ACF_load_4_reg_2418[38]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [39]),
        .Q(L_ACF_load_4_reg_2418[39]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [3]),
        .Q(L_ACF_load_4_reg_2418[3]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [40]),
        .Q(L_ACF_load_4_reg_2418[40]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [41]),
        .Q(L_ACF_load_4_reg_2418[41]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [42]),
        .Q(L_ACF_load_4_reg_2418[42]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [43]),
        .Q(L_ACF_load_4_reg_2418[43]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [44]),
        .Q(L_ACF_load_4_reg_2418[44]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [45]),
        .Q(L_ACF_load_4_reg_2418[45]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [46]),
        .Q(L_ACF_load_4_reg_2418[46]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [47]),
        .Q(L_ACF_load_4_reg_2418[47]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [48]),
        .Q(L_ACF_load_4_reg_2418[48]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [49]),
        .Q(L_ACF_load_4_reg_2418[49]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [4]),
        .Q(L_ACF_load_4_reg_2418[4]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [50]),
        .Q(L_ACF_load_4_reg_2418[50]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [51]),
        .Q(L_ACF_load_4_reg_2418[51]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [52]),
        .Q(L_ACF_load_4_reg_2418[52]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [53]),
        .Q(L_ACF_load_4_reg_2418[53]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [54]),
        .Q(L_ACF_load_4_reg_2418[54]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [55]),
        .Q(L_ACF_load_4_reg_2418[55]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [56]),
        .Q(L_ACF_load_4_reg_2418[56]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [57]),
        .Q(L_ACF_load_4_reg_2418[57]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [58]),
        .Q(L_ACF_load_4_reg_2418[58]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [59]),
        .Q(L_ACF_load_4_reg_2418[59]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [5]),
        .Q(L_ACF_load_4_reg_2418[5]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [60]),
        .Q(L_ACF_load_4_reg_2418[60]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [61]),
        .Q(L_ACF_load_4_reg_2418[61]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [62]),
        .Q(L_ACF_load_4_reg_2418[62]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [63]),
        .Q(L_ACF_load_4_reg_2418[63]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [6]),
        .Q(L_ACF_load_4_reg_2418[6]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [7]),
        .Q(L_ACF_load_4_reg_2418[7]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [8]),
        .Q(L_ACF_load_4_reg_2418[8]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2418_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\L_ACF_load_4_reg_2418_reg[63]_0 [9]),
        .Q(L_ACF_load_4_reg_2418[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_3 
       (.I0(reg_604[38]),
        .I1(reg_604[39]),
        .O(\add_ln119_1_reg_2500[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_4 
       (.I0(reg_604[37]),
        .I1(reg_604[38]),
        .O(\add_ln119_1_reg_2500[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_5 
       (.I0(reg_604[36]),
        .I1(reg_604[37]),
        .O(\add_ln119_1_reg_2500[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_6 
       (.I0(reg_604[35]),
        .I1(reg_604[36]),
        .O(\add_ln119_1_reg_2500[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_7 
       (.I0(reg_604[34]),
        .I1(reg_604[35]),
        .O(\add_ln119_1_reg_2500[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_8 
       (.I0(reg_604[33]),
        .I1(reg_604[34]),
        .O(\add_ln119_1_reg_2500[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[39]_i_9 
       (.I0(reg_604[32]),
        .I1(reg_604[33]),
        .O(\add_ln119_1_reg_2500[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_2 
       (.I0(reg_604[46]),
        .I1(reg_604[47]),
        .O(\add_ln119_1_reg_2500[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_3 
       (.I0(reg_604[45]),
        .I1(reg_604[46]),
        .O(\add_ln119_1_reg_2500[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_4 
       (.I0(reg_604[44]),
        .I1(reg_604[45]),
        .O(\add_ln119_1_reg_2500[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_5 
       (.I0(reg_604[43]),
        .I1(reg_604[44]),
        .O(\add_ln119_1_reg_2500[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_6 
       (.I0(reg_604[42]),
        .I1(reg_604[43]),
        .O(\add_ln119_1_reg_2500[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_7 
       (.I0(reg_604[41]),
        .I1(reg_604[42]),
        .O(\add_ln119_1_reg_2500[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_8 
       (.I0(reg_604[40]),
        .I1(reg_604[41]),
        .O(\add_ln119_1_reg_2500[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[47]_i_9 
       (.I0(reg_604[39]),
        .I1(reg_604[40]),
        .O(\add_ln119_1_reg_2500[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_2 
       (.I0(reg_604[54]),
        .I1(reg_604[55]),
        .O(\add_ln119_1_reg_2500[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_3 
       (.I0(reg_604[53]),
        .I1(reg_604[54]),
        .O(\add_ln119_1_reg_2500[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_4 
       (.I0(reg_604[52]),
        .I1(reg_604[53]),
        .O(\add_ln119_1_reg_2500[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_5 
       (.I0(reg_604[51]),
        .I1(reg_604[52]),
        .O(\add_ln119_1_reg_2500[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_6 
       (.I0(reg_604[50]),
        .I1(reg_604[51]),
        .O(\add_ln119_1_reg_2500[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_7 
       (.I0(reg_604[49]),
        .I1(reg_604[50]),
        .O(\add_ln119_1_reg_2500[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_8 
       (.I0(reg_604[48]),
        .I1(reg_604[49]),
        .O(\add_ln119_1_reg_2500[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[55]_i_9 
       (.I0(reg_604[47]),
        .I1(reg_604[48]),
        .O(\add_ln119_1_reg_2500[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_2 
       (.I0(reg_604[62]),
        .I1(reg_604[63]),
        .O(\add_ln119_1_reg_2500[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_3 
       (.I0(reg_604[61]),
        .I1(reg_604[62]),
        .O(\add_ln119_1_reg_2500[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_4 
       (.I0(reg_604[60]),
        .I1(reg_604[61]),
        .O(\add_ln119_1_reg_2500[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_5 
       (.I0(reg_604[59]),
        .I1(reg_604[60]),
        .O(\add_ln119_1_reg_2500[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_6 
       (.I0(reg_604[58]),
        .I1(reg_604[59]),
        .O(\add_ln119_1_reg_2500[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_7 
       (.I0(reg_604[57]),
        .I1(reg_604[58]),
        .O(\add_ln119_1_reg_2500[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_8 
       (.I0(reg_604[56]),
        .I1(reg_604[57]),
        .O(\add_ln119_1_reg_2500[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2500[63]_i_9 
       (.I0(reg_604[55]),
        .I1(reg_604[56]),
        .O(\add_ln119_1_reg_2500[63]_i_9_n_12 ));
  FDRE \add_ln119_1_reg_2500_reg[0] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[0]),
        .Q(add_ln119_1_reg_2500[0]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[10] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[10]),
        .Q(add_ln119_1_reg_2500[10]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[11] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[11]),
        .Q(add_ln119_1_reg_2500[11]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[12] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[12]),
        .Q(add_ln119_1_reg_2500[12]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[13] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[13]),
        .Q(add_ln119_1_reg_2500[13]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[14] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[14]),
        .Q(add_ln119_1_reg_2500[14]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[15] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[15]),
        .Q(add_ln119_1_reg_2500[15]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[16] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[16]),
        .Q(add_ln119_1_reg_2500[16]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[17] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[17]),
        .Q(add_ln119_1_reg_2500[17]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[18] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[18]),
        .Q(add_ln119_1_reg_2500[18]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[19] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[19]),
        .Q(add_ln119_1_reg_2500[19]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[1] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[1]),
        .Q(add_ln119_1_reg_2500[1]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[20] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[20]),
        .Q(add_ln119_1_reg_2500[20]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[21] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[21]),
        .Q(add_ln119_1_reg_2500[21]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[22] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[22]),
        .Q(add_ln119_1_reg_2500[22]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[23] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[23]),
        .Q(add_ln119_1_reg_2500[23]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[24] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[24]),
        .Q(add_ln119_1_reg_2500[24]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[25] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[25]),
        .Q(add_ln119_1_reg_2500[25]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[26] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[26]),
        .Q(add_ln119_1_reg_2500[26]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[27] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[27]),
        .Q(add_ln119_1_reg_2500[27]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[28] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[28]),
        .Q(add_ln119_1_reg_2500[28]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[29] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[29]),
        .Q(add_ln119_1_reg_2500[29]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[2] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[2]),
        .Q(add_ln119_1_reg_2500[2]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[30] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[30]),
        .Q(add_ln119_1_reg_2500[30]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[31] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[31]),
        .Q(add_ln119_1_reg_2500[31]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[32] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[32]),
        .Q(add_ln119_1_reg_2500[32]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[33] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[33]),
        .Q(add_ln119_1_reg_2500[33]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[34] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[34]),
        .Q(add_ln119_1_reg_2500[34]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[35] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[35]),
        .Q(add_ln119_1_reg_2500[35]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[36] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[36]),
        .Q(add_ln119_1_reg_2500[36]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[37] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[37]),
        .Q(add_ln119_1_reg_2500[37]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[38] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[38]),
        .Q(add_ln119_1_reg_2500[38]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[39] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[39]),
        .Q(add_ln119_1_reg_2500[39]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[3] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[3]),
        .Q(add_ln119_1_reg_2500[3]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[40] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[40]),
        .Q(add_ln119_1_reg_2500[40]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[41] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[41]),
        .Q(add_ln119_1_reg_2500[41]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[42] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[42]),
        .Q(add_ln119_1_reg_2500[42]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[43] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[43]),
        .Q(add_ln119_1_reg_2500[43]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[44] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[44]),
        .Q(add_ln119_1_reg_2500[44]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[45] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[45]),
        .Q(add_ln119_1_reg_2500[45]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[46] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[46]),
        .Q(add_ln119_1_reg_2500[46]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[47] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[47]),
        .Q(add_ln119_1_reg_2500[47]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[48] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[48]),
        .Q(add_ln119_1_reg_2500[48]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[49] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[49]),
        .Q(add_ln119_1_reg_2500[49]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[4] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[4]),
        .Q(add_ln119_1_reg_2500[4]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[50] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[50]),
        .Q(add_ln119_1_reg_2500[50]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[51] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[51]),
        .Q(add_ln119_1_reg_2500[51]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[52] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[52]),
        .Q(add_ln119_1_reg_2500[52]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[53] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[53]),
        .Q(add_ln119_1_reg_2500[53]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[54] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[54]),
        .Q(add_ln119_1_reg_2500[54]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[55] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[55]),
        .Q(add_ln119_1_reg_2500[55]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[56] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[56]),
        .Q(add_ln119_1_reg_2500[56]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[57] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[57]),
        .Q(add_ln119_1_reg_2500[57]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[58] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[58]),
        .Q(add_ln119_1_reg_2500[58]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[59] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[59]),
        .Q(add_ln119_1_reg_2500[59]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[5] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[5]),
        .Q(add_ln119_1_reg_2500[5]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[60] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[60]),
        .Q(add_ln119_1_reg_2500[60]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[61] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[61]),
        .Q(add_ln119_1_reg_2500[61]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[62] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[62]),
        .Q(add_ln119_1_reg_2500[62]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[63] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[63]),
        .Q(add_ln119_1_reg_2500[63]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[6] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[6]),
        .Q(add_ln119_1_reg_2500[6]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[7] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[7]),
        .Q(add_ln119_1_reg_2500[7]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[8] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[8]),
        .Q(add_ln119_1_reg_2500[8]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2500_reg[9] 
       (.C(ap_clk),
        .CE(Q[4]),
        .D(add_ln119_1_fu_1291_p2[9]),
        .Q(add_ln119_1_reg_2500[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln139_reg_2555[0]_i_1 
       (.I0(idx_fu_178_reg[0]),
        .O(add_ln139_fu_1496_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln139_reg_2555[1]_i_1 
       (.I0(idx_fu_178_reg[0]),
        .I1(idx_fu_178_reg[1]),
        .O(add_ln139_fu_1496_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln139_reg_2555[2]_i_1 
       (.I0(idx_fu_178_reg[2]),
        .I1(idx_fu_178_reg[1]),
        .I2(idx_fu_178_reg[0]),
        .O(add_ln139_fu_1496_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln139_reg_2555[3]_i_1 
       (.I0(idx_fu_178_reg[3]),
        .I1(idx_fu_178_reg[0]),
        .I2(idx_fu_178_reg[1]),
        .I3(idx_fu_178_reg[2]),
        .O(add_ln139_fu_1496_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln139_reg_2555[4]_i_1 
       (.I0(idx_fu_178_reg[4]),
        .I1(idx_fu_178_reg[3]),
        .I2(idx_fu_178_reg[2]),
        .I3(idx_fu_178_reg[1]),
        .I4(idx_fu_178_reg[0]),
        .O(add_ln139_fu_1496_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln139_reg_2555[5]_i_1 
       (.I0(idx_fu_178_reg[5]),
        .I1(idx_fu_178_reg[3]),
        .I2(idx_fu_178_reg[4]),
        .I3(idx_fu_178_reg[2]),
        .I4(idx_fu_178_reg[1]),
        .I5(idx_fu_178_reg[0]),
        .O(add_ln139_fu_1496_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln139_reg_2555[6]_i_1 
       (.I0(idx_fu_178_reg[6]),
        .I1(idx_fu_178_reg[5]),
        .I2(idx_fu_178_reg[4]),
        .I3(idx_fu_178_reg[3]),
        .I4(\add_ln139_reg_2555[7]_i_2_n_12 ),
        .O(add_ln139_fu_1496_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln139_reg_2555[7]_i_1 
       (.I0(idx_fu_178_reg[7]),
        .I1(idx_fu_178_reg[6]),
        .I2(idx_fu_178_reg[3]),
        .I3(idx_fu_178_reg[4]),
        .I4(idx_fu_178_reg[5]),
        .I5(\add_ln139_reg_2555[7]_i_2_n_12 ),
        .O(add_ln139_fu_1496_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln139_reg_2555[7]_i_2 
       (.I0(idx_fu_178_reg[2]),
        .I1(idx_fu_178_reg[1]),
        .I2(idx_fu_178_reg[0]),
        .O(\add_ln139_reg_2555[7]_i_2_n_12 ));
  FDRE \add_ln139_reg_2555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[0]),
        .Q(add_ln139_reg_2555[0]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[1]),
        .Q(add_ln139_reg_2555[1]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[2]),
        .Q(add_ln139_reg_2555[2]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[3]),
        .Q(add_ln139_reg_2555[3]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[4]),
        .Q(add_ln139_reg_2555[4]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[5]),
        .Q(add_ln139_reg_2555[5]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[6]),
        .Q(add_ln139_reg_2555[6]),
        .R(1'b0));
  FDRE \add_ln139_reg_2555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln139_fu_1496_p2[7]),
        .Q(add_ln139_reg_2555[7]),
        .R(1'b0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 am_addmul_16s_16s_16s_33_4_1_U27
       (.B(p_1_in__0),
        .CEA1(reg_599),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .D({mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59,mac_muladd_16s_16s_32s_33_4_1_U32_n_60}),
        .P({am_addmul_16s_16s_16s_33_4_1_U27_n_12,am_addmul_16s_16s_16s_33_4_1_U27_n_13,am_addmul_16s_16s_16s_33_4_1_U27_n_14,am_addmul_16s_16s_16s_33_4_1_U27_n_15,am_addmul_16s_16s_16s_33_4_1_U27_n_16,am_addmul_16s_16s_16s_33_4_1_U27_n_17,am_addmul_16s_16s_16s_33_4_1_U27_n_18,am_addmul_16s_16s_16s_33_4_1_U27_n_19,am_addmul_16s_16s_16s_33_4_1_U27_n_20,am_addmul_16s_16s_16s_33_4_1_U27_n_21,am_addmul_16s_16s_16s_33_4_1_U27_n_22,am_addmul_16s_16s_16s_33_4_1_U27_n_23,am_addmul_16s_16s_16s_33_4_1_U27_n_24,am_addmul_16s_16s_16s_33_4_1_U27_n_25,am_addmul_16s_16s_16s_33_4_1_U27_n_26,am_addmul_16s_16s_16s_33_4_1_U27_n_27,am_addmul_16s_16s_16s_33_4_1_U27_n_28,am_addmul_16s_16s_16s_33_4_1_U27_n_29,am_addmul_16s_16s_16s_33_4_1_U27_n_30,am_addmul_16s_16s_16s_33_4_1_U27_n_31,am_addmul_16s_16s_16s_33_4_1_U27_n_32,am_addmul_16s_16s_16s_33_4_1_U27_n_33,am_addmul_16s_16s_16s_33_4_1_U27_n_34,am_addmul_16s_16s_16s_33_4_1_U27_n_35,am_addmul_16s_16s_16s_33_4_1_U27_n_36,am_addmul_16s_16s_16s_33_4_1_U27_n_37,am_addmul_16s_16s_16s_33_4_1_U27_n_38,am_addmul_16s_16s_16s_33_4_1_U27_n_39,am_addmul_16s_16s_16s_33_4_1_U27_n_40,am_addmul_16s_16s_16s_33_4_1_U27_n_41,am_addmul_16s_16s_16s_33_4_1_U27_n_42,am_addmul_16s_16s_16s_33_4_1_U27_n_43,am_addmul_16s_16s_16s_33_4_1_U27_n_44}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 am_addmul_16s_16s_16s_33_4_1_U36
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .DI({am_addmul_16s_16s_16s_33_4_1_U36_n_45,am_addmul_16s_16s_16s_33_4_1_U36_n_46}),
        .DSP_PREADD_INST(reg_589),
        .P({am_addmul_16s_16s_16s_33_4_1_U36_n_12,am_addmul_16s_16s_16s_33_4_1_U36_n_13,am_addmul_16s_16s_16s_33_4_1_U36_n_14,am_addmul_16s_16s_16s_33_4_1_U36_n_15,am_addmul_16s_16s_16s_33_4_1_U36_n_16,am_addmul_16s_16s_16s_33_4_1_U36_n_17,am_addmul_16s_16s_16s_33_4_1_U36_n_18,am_addmul_16s_16s_16s_33_4_1_U36_n_19,am_addmul_16s_16s_16s_33_4_1_U36_n_20,am_addmul_16s_16s_16s_33_4_1_U36_n_21,am_addmul_16s_16s_16s_33_4_1_U36_n_22,am_addmul_16s_16s_16s_33_4_1_U36_n_23,am_addmul_16s_16s_16s_33_4_1_U36_n_24,am_addmul_16s_16s_16s_33_4_1_U36_n_25,am_addmul_16s_16s_16s_33_4_1_U36_n_26,am_addmul_16s_16s_16s_33_4_1_U36_n_27,am_addmul_16s_16s_16s_33_4_1_U36_n_28,am_addmul_16s_16s_16s_33_4_1_U36_n_29,am_addmul_16s_16s_16s_33_4_1_U36_n_30,am_addmul_16s_16s_16s_33_4_1_U36_n_31,am_addmul_16s_16s_16s_33_4_1_U36_n_32,am_addmul_16s_16s_16s_33_4_1_U36_n_33,am_addmul_16s_16s_16s_33_4_1_U36_n_34,am_addmul_16s_16s_16s_33_4_1_U36_n_35,am_addmul_16s_16s_16s_33_4_1_U36_n_36,am_addmul_16s_16s_16s_33_4_1_U36_n_37,am_addmul_16s_16s_16s_33_4_1_U36_n_38,am_addmul_16s_16s_16s_33_4_1_U36_n_39,am_addmul_16s_16s_16s_33_4_1_U36_n_40,am_addmul_16s_16s_16s_33_4_1_U36_n_41,am_addmul_16s_16s_16s_33_4_1_U36_n_42,am_addmul_16s_16s_16s_33_4_1_U36_n_43,am_addmul_16s_16s_16s_33_4_1_U36_n_44}),
        .Q(ap_CS_fsm_state14),
        .S(am_addmul_16s_16s_16s_33_4_1_U36_n_47),
        .ap_clk(ap_clk),
        .\empty_82_fu_190_reg[39] (L_ACF_load_1_reg_2374[33:32]),
        .\empty_82_fu_190_reg[39]_0 (\ap_CS_fsm_reg[17]_rep_n_12 ),
        .\empty_82_fu_190_reg[39]_1 ({\empty_82_fu_190_reg_n_12_[33] ,\empty_82_fu_190_reg_n_12_[32] }),
        .\empty_82_fu_190_reg[39]_2 ({mul_16s_16s_32_1_1_U16_n_12,mul_16s_16s_32_1_1_U16_n_13}),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 ama_addmuladd_16s_16s_16s_32s_33_4_1_U25
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_44}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 ama_addmuladd_16s_16s_16s_32s_33_4_1_U26
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_44}),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 ama_addmuladd_16s_16s_16s_33s_34_4_1_U35
       (.DSP_ALU_INST({\reg_599_reg_n_12_[15] ,\reg_599_reg_n_12_[14] ,\reg_599_reg_n_12_[13] ,\reg_599_reg_n_12_[12] ,\reg_599_reg_n_12_[11] ,\reg_599_reg_n_12_[10] ,\reg_599_reg_n_12_[9] ,\reg_599_reg_n_12_[8] ,\reg_599_reg_n_12_[7] ,\reg_599_reg_n_12_[6] ,\reg_599_reg_n_12_[5] ,\reg_599_reg_n_12_[4] ,\reg_599_reg_n_12_[3] ,\reg_599_reg_n_12_[2] ,\reg_599_reg_n_12_[1] ,\reg_599_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U25_n_44}),
        .DSP_PREADD_INST(reg_594),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_45}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 ama_addmuladd_16s_16s_16s_33s_34_4_1_U37
       (.DSP_ALU_INST({\reg_599_reg_n_12_[15] ,\reg_599_reg_n_12_[14] ,\reg_599_reg_n_12_[13] ,\reg_599_reg_n_12_[12] ,\reg_599_reg_n_12_[11] ,\reg_599_reg_n_12_[10] ,\reg_599_reg_n_12_[9] ,\reg_599_reg_n_12_[8] ,\reg_599_reg_n_12_[7] ,\reg_599_reg_n_12_[6] ,\reg_599_reg_n_12_[5] ,\reg_599_reg_n_12_[4] ,\reg_599_reg_n_12_[3] ,\reg_599_reg_n_12_[2] ,\reg_599_reg_n_12_[1] ,\reg_599_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U26_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_45}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 ama_addmuladd_16s_16s_16s_33s_34_4_1_U38
       (.CEA1(reg_599),
        .D({mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59,mac_muladd_16s_16s_32s_33_4_1_U32_n_60}),
        .DI({ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_47}),
        .DSP_ALU_INST(sl_4_reg_2258),
        .DSP_ALU_INST_0({am_addmul_16s_16s_16s_33_4_1_U27_n_12,am_addmul_16s_16s_16s_33_4_1_U27_n_13,am_addmul_16s_16s_16s_33_4_1_U27_n_14,am_addmul_16s_16s_16s_33_4_1_U27_n_15,am_addmul_16s_16s_16s_33_4_1_U27_n_16,am_addmul_16s_16s_16s_33_4_1_U27_n_17,am_addmul_16s_16s_16s_33_4_1_U27_n_18,am_addmul_16s_16s_16s_33_4_1_U27_n_19,am_addmul_16s_16s_16s_33_4_1_U27_n_20,am_addmul_16s_16s_16s_33_4_1_U27_n_21,am_addmul_16s_16s_16s_33_4_1_U27_n_22,am_addmul_16s_16s_16s_33_4_1_U27_n_23,am_addmul_16s_16s_16s_33_4_1_U27_n_24,am_addmul_16s_16s_16s_33_4_1_U27_n_25,am_addmul_16s_16s_16s_33_4_1_U27_n_26,am_addmul_16s_16s_16s_33_4_1_U27_n_27,am_addmul_16s_16s_16s_33_4_1_U27_n_28,am_addmul_16s_16s_16s_33_4_1_U27_n_29,am_addmul_16s_16s_16s_33_4_1_U27_n_30,am_addmul_16s_16s_16s_33_4_1_U27_n_31,am_addmul_16s_16s_16s_33_4_1_U27_n_32,am_addmul_16s_16s_16s_33_4_1_U27_n_33,am_addmul_16s_16s_16s_33_4_1_U27_n_34,am_addmul_16s_16s_16s_33_4_1_U27_n_35,am_addmul_16s_16s_16s_33_4_1_U27_n_36,am_addmul_16s_16s_16s_33_4_1_U27_n_37,am_addmul_16s_16s_16s_33_4_1_U27_n_38,am_addmul_16s_16s_16s_33_4_1_U27_n_39,am_addmul_16s_16s_16s_33_4_1_U27_n_40,am_addmul_16s_16s_16s_33_4_1_U27_n_41,am_addmul_16s_16s_16s_33_4_1_U27_n_42,am_addmul_16s_16s_16s_33_4_1_U27_n_43,am_addmul_16s_16s_16s_33_4_1_U27_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_45}),
        .Q(ap_CS_fsm_state14),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_48),
        .\ap_CS_fsm_reg[17]_rep__6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_49),
        .ap_clk(ap_clk),
        .\empty_84_fu_198_reg[39] ({mul_ln107_reg_2485_reg_n_86,mul_ln107_reg_2485_reg_n_117}),
        .\empty_84_fu_198_reg[39]_0 ({L_ACF_load_3_reg_2413[32],L_ACF_load_3_reg_2413[0]}),
        .\empty_84_fu_198_reg[39]_1 (\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .\empty_84_fu_198_reg[39]_2 ({\empty_84_fu_198_reg_n_12_[32] ,\empty_84_fu_198_reg_n_12_[0] }),
        .\empty_84_fu_198_reg[39]_3 ({mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_43}),
        .\empty_84_fu_198_reg[39]_4 (\empty_84_fu_198[39]_i_21_n_12 ),
        .\empty_84_fu_198_reg[7] (\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .indata_q1(indata_q1));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln107_reg_2086[0]_i_1 
       (.I0(\and_ln107_reg_2086[0]_i_2_n_12 ),
        .O(and_ln107_fu_795_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln107_reg_2086[0]_i_2 
       (.I0(\and_ln107_reg_2086[0]_i_3_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [13]),
        .I2(\smax_fu_162_reg[14]_0 [14]),
        .I3(\smax_fu_162_reg[14]_0 [12]),
        .I4(\smax_fu_162_reg[14]_0 [11]),
        .I5(\and_ln107_reg_2086[0]_i_4_n_12 ),
        .O(\and_ln107_reg_2086[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \and_ln107_reg_2086[0]_i_3 
       (.I0(\smax_fu_162_reg[14]_0 [0]),
        .I1(\smax_fu_162_reg[14]_0 [2]),
        .I2(\smax_fu_162_reg[14]_0 [1]),
        .I3(\and_ln107_reg_2086[0]_i_5_n_12 ),
        .I4(\smax_fu_162_reg[14]_0 [4]),
        .I5(\smax_fu_162_reg[14]_0 [3]),
        .O(\and_ln107_reg_2086[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln107_reg_2086[0]_i_4 
       (.I0(\smax_fu_162_reg[14]_0 [7]),
        .I1(\smax_fu_162_reg[14]_0 [9]),
        .I2(\smax_fu_162_reg[14]_0 [8]),
        .I3(\smax_fu_162_reg[14]_0 [10]),
        .O(\and_ln107_reg_2086[0]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \and_ln107_reg_2086[0]_i_5 
       (.I0(\smax_fu_162_reg[14]_0 [5]),
        .I1(\smax_fu_162_reg[14]_0 [6]),
        .O(\and_ln107_reg_2086[0]_i_5_n_12 ));
  FDRE \and_ln107_reg_2086_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_795_p2),
        .Q(and_ln107_reg_2086),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[31]_i_2_n_12 ),
        .I1(ap_CS_fsm_state31),
        .I2(grp_Autocorrelation_fu_103_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .O(grp_Autocorrelation_fu_103_ap_done));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(tmp_33_fu_1081_p3),
        .I2(Q[3]),
        .O(ap_NS_fsm[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(tmp_33_fu_1081_p3),
        .I1(Q[3]),
        .O(ap_NS_fsm[11]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state24),
        .O(ap_NS_fsm[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm[24]_i_2_n_12 ),
        .I1(i_fu_182_reg[5]),
        .I2(i_fu_182_reg[3]),
        .I3(i_fu_182_reg[6]),
        .I4(i_fu_182_reg[4]),
        .I5(ap_CS_fsm_state19),
        .O(\ap_CS_fsm[19]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Autocorrelation_fu_103_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ram_reg_bram_1[0]),
        .I1(ap_start),
        .I2(grp_Autocorrelation_fu_103_ap_done),
        .I3(ram_reg_bram_1[1]),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(\ap_CS_fsm[24]_i_2_n_12 ),
        .I2(i_fu_182_reg[5]),
        .I3(i_fu_182_reg[3]),
        .I4(i_fu_182_reg[6]),
        .I5(i_fu_182_reg[4]),
        .O(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(i_fu_182_reg[1]),
        .I1(i_fu_182_reg[0]),
        .I2(i_fu_182_reg[7]),
        .I3(i_fu_182_reg[2]),
        .O(\ap_CS_fsm[24]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_CS_fsm_state30),
        .I1(ap_CS_fsm_state28),
        .O(ap_NS_fsm[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_state29),
        .I1(tmp_34_fu_1824_p3),
        .O(ap_NS_fsm[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_12 ),
        .I2(k_fu_166_reg[3]),
        .I3(k_fu_166_reg[5]),
        .I4(k_fu_166_reg[6]),
        .I5(k_fu_166_reg[4]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ram_reg_bram_1[1]),
        .I1(grp_Autocorrelation_fu_103_ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state29),
        .I2(tmp_34_fu_1824_p3),
        .O(ap_NS_fsm[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(\ap_CS_fsm[31]_i_2_n_12 ),
        .I1(ap_CS_fsm_state31),
        .O(\ap_CS_fsm[31]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \ap_CS_fsm[31]_i_2 
       (.I0(icmp_ln62_reg_2113),
        .I1(\ap_CS_fsm[31]_i_3_n_12 ),
        .I2(idx77_fu_226_reg[4]),
        .I3(idx77_fu_226_reg[7]),
        .I4(idx77_fu_226_reg[5]),
        .I5(idx77_fu_226_reg[2]),
        .O(\ap_CS_fsm[31]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[31]_i_3 
       (.I0(idx77_fu_226_reg[1]),
        .I1(idx77_fu_226_reg[0]),
        .I2(idx77_fu_226_reg[6]),
        .I3(idx77_fu_226_reg[3]),
        .O(\ap_CS_fsm[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_12 ),
        .I2(k_fu_166_reg[3]),
        .I3(k_fu_166_reg[5]),
        .I4(k_fu_166_reg[6]),
        .I5(k_fu_166_reg[4]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(k_fu_166_reg[0]),
        .I1(k_fu_166_reg[1]),
        .I2(k_fu_166_reg[7]),
        .I3(k_fu_166_reg[2]),
        .O(\ap_CS_fsm[3]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[9]_i_1__0_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_103_ap_done),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(Q[3]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(Q[4]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__0_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[17]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17]_rep__6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[19]_i_1_n_12 ),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[26]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[26]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[26]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[31]_i_1_n_12 ),
        .Q(Q[5]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_12_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[5] ),
        .Q(\ap_CS_fsm_reg_n_12_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[6] ),
        .Q(\ap_CS_fsm_reg_n_12_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[7] ),
        .Q(Q[2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_12 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_19 
       (.I0(add_ln119_1_reg_2500[15]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[15] ),
        .O(\empty_81_fu_186[15]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_20 
       (.I0(add_ln119_1_reg_2500[14]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[14] ),
        .O(\empty_81_fu_186[15]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_21 
       (.I0(add_ln119_1_reg_2500[13]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[13] ),
        .O(\empty_81_fu_186[15]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_22 
       (.I0(add_ln119_1_reg_2500[12]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[12] ),
        .O(\empty_81_fu_186[15]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_23 
       (.I0(add_ln119_1_reg_2500[11]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[11] ),
        .O(\empty_81_fu_186[15]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_24 
       (.I0(add_ln119_1_reg_2500[10]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[10] ),
        .O(\empty_81_fu_186[15]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_25 
       (.I0(add_ln119_1_reg_2500[9]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[9] ),
        .O(\empty_81_fu_186[15]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[15]_i_26 
       (.I0(add_ln119_1_reg_2500[8]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[8] ),
        .O(\empty_81_fu_186[15]_i_26_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_19 
       (.I0(add_ln119_1_reg_2500[23]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[23] ),
        .O(\empty_81_fu_186[23]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_20 
       (.I0(add_ln119_1_reg_2500[22]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[22] ),
        .O(\empty_81_fu_186[23]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_21 
       (.I0(add_ln119_1_reg_2500[21]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[21] ),
        .O(\empty_81_fu_186[23]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_22 
       (.I0(add_ln119_1_reg_2500[20]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[20] ),
        .O(\empty_81_fu_186[23]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_23 
       (.I0(add_ln119_1_reg_2500[19]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[19] ),
        .O(\empty_81_fu_186[23]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_24 
       (.I0(add_ln119_1_reg_2500[18]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[18] ),
        .O(\empty_81_fu_186[23]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_25 
       (.I0(add_ln119_1_reg_2500[17]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[17] ),
        .O(\empty_81_fu_186[23]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[23]_i_26 
       (.I0(add_ln119_1_reg_2500[16]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[16] ),
        .O(\empty_81_fu_186[23]_i_26_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_19 
       (.I0(add_ln119_1_reg_2500[31]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[31] ),
        .O(\empty_81_fu_186[31]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_20 
       (.I0(add_ln119_1_reg_2500[30]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[30] ),
        .O(\empty_81_fu_186[31]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_21 
       (.I0(add_ln119_1_reg_2500[29]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[29] ),
        .O(\empty_81_fu_186[31]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_22 
       (.I0(add_ln119_1_reg_2500[28]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[28] ),
        .O(\empty_81_fu_186[31]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_23 
       (.I0(add_ln119_1_reg_2500[27]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[27] ),
        .O(\empty_81_fu_186[31]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_24 
       (.I0(add_ln119_1_reg_2500[26]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[26] ),
        .O(\empty_81_fu_186[31]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_25 
       (.I0(add_ln119_1_reg_2500[25]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[25] ),
        .O(\empty_81_fu_186[31]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[31]_i_26 
       (.I0(add_ln119_1_reg_2500[24]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[24] ),
        .O(\empty_81_fu_186[31]_i_26_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[39]_i_10 
       (.I0(\empty_81_fu_186_reg_n_12_[38] ),
        .I1(add_ln119_1_reg_2500[38]),
        .I2(\empty_81_fu_186_reg_n_12_[39] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[39]),
        .O(\empty_81_fu_186[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[39]_i_11 
       (.I0(\empty_81_fu_186_reg_n_12_[37] ),
        .I1(add_ln119_1_reg_2500[37]),
        .I2(\empty_81_fu_186_reg_n_12_[38] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[38]),
        .O(\empty_81_fu_186[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[39]_i_12 
       (.I0(\empty_81_fu_186_reg_n_12_[36] ),
        .I1(add_ln119_1_reg_2500[36]),
        .I2(\empty_81_fu_186_reg_n_12_[37] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[37]),
        .O(\empty_81_fu_186[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[39]_i_13 
       (.I0(\empty_81_fu_186_reg_n_12_[35] ),
        .I1(add_ln119_1_reg_2500[35]),
        .I2(\empty_81_fu_186_reg_n_12_[36] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[36]),
        .O(\empty_81_fu_186[39]_i_13_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_19 
       (.I0(add_ln119_1_reg_2500[34]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[34] ),
        .O(\empty_81_fu_186[39]_i_19_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_2 
       (.I0(add_ln119_1_reg_2500[38]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[38] ),
        .O(\empty_81_fu_186[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_21 
       (.I0(add_ln119_1_reg_2500[33]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[33] ),
        .O(\empty_81_fu_186[39]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_22 
       (.I0(add_ln119_1_reg_2500[32]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[32] ),
        .O(\empty_81_fu_186[39]_i_22_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_3 
       (.I0(add_ln119_1_reg_2500[37]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[37] ),
        .O(\empty_81_fu_186[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_4 
       (.I0(add_ln119_1_reg_2500[36]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[36] ),
        .O(\empty_81_fu_186[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[39]_i_5 
       (.I0(add_ln119_1_reg_2500[35]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[35] ),
        .O(\empty_81_fu_186[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_10 
       (.I0(\empty_81_fu_186_reg_n_12_[46] ),
        .I1(add_ln119_1_reg_2500[46]),
        .I2(\empty_81_fu_186_reg_n_12_[47] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[47]),
        .O(\empty_81_fu_186[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_11 
       (.I0(\empty_81_fu_186_reg_n_12_[45] ),
        .I1(add_ln119_1_reg_2500[45]),
        .I2(\empty_81_fu_186_reg_n_12_[46] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[46]),
        .O(\empty_81_fu_186[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_12 
       (.I0(\empty_81_fu_186_reg_n_12_[44] ),
        .I1(add_ln119_1_reg_2500[44]),
        .I2(\empty_81_fu_186_reg_n_12_[45] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[45]),
        .O(\empty_81_fu_186[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_13 
       (.I0(\empty_81_fu_186_reg_n_12_[43] ),
        .I1(add_ln119_1_reg_2500[43]),
        .I2(\empty_81_fu_186_reg_n_12_[44] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[44]),
        .O(\empty_81_fu_186[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_14 
       (.I0(\empty_81_fu_186_reg_n_12_[42] ),
        .I1(add_ln119_1_reg_2500[42]),
        .I2(\empty_81_fu_186_reg_n_12_[43] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[43]),
        .O(\empty_81_fu_186[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_15 
       (.I0(\empty_81_fu_186_reg_n_12_[41] ),
        .I1(add_ln119_1_reg_2500[41]),
        .I2(\empty_81_fu_186_reg_n_12_[42] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[42]),
        .O(\empty_81_fu_186[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_16 
       (.I0(\empty_81_fu_186_reg_n_12_[40] ),
        .I1(add_ln119_1_reg_2500[40]),
        .I2(\empty_81_fu_186_reg_n_12_[41] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[41]),
        .O(\empty_81_fu_186[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[47]_i_17 
       (.I0(\empty_81_fu_186_reg_n_12_[39] ),
        .I1(add_ln119_1_reg_2500[39]),
        .I2(\empty_81_fu_186_reg_n_12_[40] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[40]),
        .O(\empty_81_fu_186[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_2 
       (.I0(add_ln119_1_reg_2500[46]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[46] ),
        .O(\empty_81_fu_186[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_3 
       (.I0(add_ln119_1_reg_2500[45]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[45] ),
        .O(\empty_81_fu_186[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_4 
       (.I0(add_ln119_1_reg_2500[44]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[44] ),
        .O(\empty_81_fu_186[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_5 
       (.I0(add_ln119_1_reg_2500[43]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[43] ),
        .O(\empty_81_fu_186[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_6 
       (.I0(add_ln119_1_reg_2500[42]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[42] ),
        .O(\empty_81_fu_186[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_7 
       (.I0(add_ln119_1_reg_2500[41]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[41] ),
        .O(\empty_81_fu_186[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_8 
       (.I0(add_ln119_1_reg_2500[40]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[40] ),
        .O(\empty_81_fu_186[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[47]_i_9 
       (.I0(add_ln119_1_reg_2500[39]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[39] ),
        .O(\empty_81_fu_186[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_10 
       (.I0(\empty_81_fu_186_reg_n_12_[54] ),
        .I1(add_ln119_1_reg_2500[54]),
        .I2(\empty_81_fu_186_reg_n_12_[55] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[55]),
        .O(\empty_81_fu_186[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_11 
       (.I0(\empty_81_fu_186_reg_n_12_[53] ),
        .I1(add_ln119_1_reg_2500[53]),
        .I2(\empty_81_fu_186_reg_n_12_[54] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[54]),
        .O(\empty_81_fu_186[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_12 
       (.I0(\empty_81_fu_186_reg_n_12_[52] ),
        .I1(add_ln119_1_reg_2500[52]),
        .I2(\empty_81_fu_186_reg_n_12_[53] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[53]),
        .O(\empty_81_fu_186[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_13 
       (.I0(\empty_81_fu_186_reg_n_12_[51] ),
        .I1(add_ln119_1_reg_2500[51]),
        .I2(\empty_81_fu_186_reg_n_12_[52] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[52]),
        .O(\empty_81_fu_186[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_14 
       (.I0(\empty_81_fu_186_reg_n_12_[50] ),
        .I1(add_ln119_1_reg_2500[50]),
        .I2(\empty_81_fu_186_reg_n_12_[51] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[51]),
        .O(\empty_81_fu_186[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_15 
       (.I0(\empty_81_fu_186_reg_n_12_[49] ),
        .I1(add_ln119_1_reg_2500[49]),
        .I2(\empty_81_fu_186_reg_n_12_[50] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[50]),
        .O(\empty_81_fu_186[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_16 
       (.I0(\empty_81_fu_186_reg_n_12_[48] ),
        .I1(add_ln119_1_reg_2500[48]),
        .I2(\empty_81_fu_186_reg_n_12_[49] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[49]),
        .O(\empty_81_fu_186[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[55]_i_17 
       (.I0(\empty_81_fu_186_reg_n_12_[47] ),
        .I1(add_ln119_1_reg_2500[47]),
        .I2(\empty_81_fu_186_reg_n_12_[48] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[48]),
        .O(\empty_81_fu_186[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_2 
       (.I0(add_ln119_1_reg_2500[54]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[54] ),
        .O(\empty_81_fu_186[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_3 
       (.I0(add_ln119_1_reg_2500[53]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[53] ),
        .O(\empty_81_fu_186[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_4 
       (.I0(add_ln119_1_reg_2500[52]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[52] ),
        .O(\empty_81_fu_186[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_5 
       (.I0(add_ln119_1_reg_2500[51]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[51] ),
        .O(\empty_81_fu_186[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_6 
       (.I0(add_ln119_1_reg_2500[50]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[50] ),
        .O(\empty_81_fu_186[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_7 
       (.I0(add_ln119_1_reg_2500[49]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[49] ),
        .O(\empty_81_fu_186[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_8 
       (.I0(add_ln119_1_reg_2500[48]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[48] ),
        .O(\empty_81_fu_186[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[55]_i_9 
       (.I0(add_ln119_1_reg_2500[47]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[47] ),
        .O(\empty_81_fu_186[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_10 
       (.I0(\empty_81_fu_186_reg_n_12_[61] ),
        .I1(add_ln119_1_reg_2500[61]),
        .I2(\empty_81_fu_186_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[62]),
        .O(\empty_81_fu_186[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_11 
       (.I0(\empty_81_fu_186_reg_n_12_[60] ),
        .I1(add_ln119_1_reg_2500[60]),
        .I2(\empty_81_fu_186_reg_n_12_[61] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[61]),
        .O(\empty_81_fu_186[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_12 
       (.I0(\empty_81_fu_186_reg_n_12_[59] ),
        .I1(add_ln119_1_reg_2500[59]),
        .I2(\empty_81_fu_186_reg_n_12_[60] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[60]),
        .O(\empty_81_fu_186[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_13 
       (.I0(\empty_81_fu_186_reg_n_12_[58] ),
        .I1(add_ln119_1_reg_2500[58]),
        .I2(\empty_81_fu_186_reg_n_12_[59] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[59]),
        .O(\empty_81_fu_186[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_14 
       (.I0(\empty_81_fu_186_reg_n_12_[57] ),
        .I1(add_ln119_1_reg_2500[57]),
        .I2(\empty_81_fu_186_reg_n_12_[58] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[58]),
        .O(\empty_81_fu_186[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_15 
       (.I0(\empty_81_fu_186_reg_n_12_[56] ),
        .I1(add_ln119_1_reg_2500[56]),
        .I2(\empty_81_fu_186_reg_n_12_[57] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[57]),
        .O(\empty_81_fu_186[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_16 
       (.I0(\empty_81_fu_186_reg_n_12_[55] ),
        .I1(add_ln119_1_reg_2500[55]),
        .I2(\empty_81_fu_186_reg_n_12_[56] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[56]),
        .O(\empty_81_fu_186[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_2 
       (.I0(add_ln119_1_reg_2500[61]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[61] ),
        .O(\empty_81_fu_186[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_3 
       (.I0(add_ln119_1_reg_2500[60]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[60] ),
        .O(\empty_81_fu_186[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_4 
       (.I0(add_ln119_1_reg_2500[59]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[59] ),
        .O(\empty_81_fu_186[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_5 
       (.I0(add_ln119_1_reg_2500[58]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[58] ),
        .O(\empty_81_fu_186[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_6 
       (.I0(add_ln119_1_reg_2500[57]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[57] ),
        .O(\empty_81_fu_186[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_7 
       (.I0(add_ln119_1_reg_2500[56]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[56] ),
        .O(\empty_81_fu_186[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[63]_i_8 
       (.I0(add_ln119_1_reg_2500[55]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[55] ),
        .O(\empty_81_fu_186[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_81_fu_186[63]_i_9 
       (.I0(\empty_81_fu_186_reg_n_12_[62] ),
        .I1(add_ln119_1_reg_2500[62]),
        .I2(\empty_81_fu_186_reg_n_12_[63] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(add_ln119_1_reg_2500[63]),
        .O(\empty_81_fu_186[63]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_17 
       (.I0(add_ln119_1_reg_2500[7]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[7] ),
        .O(\empty_81_fu_186[7]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_18 
       (.I0(add_ln119_1_reg_2500[6]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[6] ),
        .O(\empty_81_fu_186[7]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_19 
       (.I0(add_ln119_1_reg_2500[5]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[5] ),
        .O(\empty_81_fu_186[7]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_20 
       (.I0(add_ln119_1_reg_2500[4]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[4] ),
        .O(\empty_81_fu_186[7]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_21 
       (.I0(add_ln119_1_reg_2500[3]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[3] ),
        .O(\empty_81_fu_186[7]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_22 
       (.I0(add_ln119_1_reg_2500[2]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[2] ),
        .O(\empty_81_fu_186[7]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_81_fu_186[7]_i_23 
       (.I0(add_ln119_1_reg_2500[1]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_81_fu_186_reg_n_12_[1] ),
        .O(\empty_81_fu_186[7]_i_23_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[0]),
        .Q(\empty_81_fu_186_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[10]),
        .Q(\empty_81_fu_186_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[11]),
        .Q(\empty_81_fu_186_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[12]),
        .Q(\empty_81_fu_186_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[13]),
        .Q(\empty_81_fu_186_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[14]),
        .Q(\empty_81_fu_186_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[15]),
        .Q(\empty_81_fu_186_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[16]),
        .Q(\empty_81_fu_186_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[17]),
        .Q(\empty_81_fu_186_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[18]),
        .Q(\empty_81_fu_186_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[19]),
        .Q(\empty_81_fu_186_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[1]),
        .Q(\empty_81_fu_186_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[20]),
        .Q(\empty_81_fu_186_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[21]),
        .Q(\empty_81_fu_186_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[22]),
        .Q(\empty_81_fu_186_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[23]),
        .Q(\empty_81_fu_186_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[24]),
        .Q(\empty_81_fu_186_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[25]),
        .Q(\empty_81_fu_186_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[26]),
        .Q(\empty_81_fu_186_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[27]),
        .Q(\empty_81_fu_186_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[28]),
        .Q(\empty_81_fu_186_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[29]),
        .Q(\empty_81_fu_186_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[2]),
        .Q(\empty_81_fu_186_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[30]),
        .Q(\empty_81_fu_186_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[31]),
        .Q(\empty_81_fu_186_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[32]),
        .Q(\empty_81_fu_186_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[33]),
        .Q(\empty_81_fu_186_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[34]),
        .Q(\empty_81_fu_186_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[35]),
        .Q(\empty_81_fu_186_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[36]),
        .Q(\empty_81_fu_186_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[37]),
        .Q(\empty_81_fu_186_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[38]),
        .Q(\empty_81_fu_186_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[39]),
        .Q(\empty_81_fu_186_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[3]),
        .Q(\empty_81_fu_186_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[40]),
        .Q(\empty_81_fu_186_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[41]),
        .Q(\empty_81_fu_186_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[42]),
        .Q(\empty_81_fu_186_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[43]),
        .Q(\empty_81_fu_186_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[44]),
        .Q(\empty_81_fu_186_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[45]),
        .Q(\empty_81_fu_186_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[46]),
        .Q(\empty_81_fu_186_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[47]),
        .Q(\empty_81_fu_186_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[48]),
        .Q(\empty_81_fu_186_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[49]),
        .Q(\empty_81_fu_186_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[4]),
        .Q(\empty_81_fu_186_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[50]),
        .Q(\empty_81_fu_186_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[51]),
        .Q(\empty_81_fu_186_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[52]),
        .Q(\empty_81_fu_186_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[53]),
        .Q(\empty_81_fu_186_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[54]),
        .Q(\empty_81_fu_186_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[55]),
        .Q(\empty_81_fu_186_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[56]),
        .Q(\empty_81_fu_186_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[57]),
        .Q(\empty_81_fu_186_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[58]),
        .Q(\empty_81_fu_186_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[59]),
        .Q(\empty_81_fu_186_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[5]),
        .Q(\empty_81_fu_186_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[60]),
        .Q(\empty_81_fu_186_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[61]),
        .Q(\empty_81_fu_186_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[62]),
        .Q(\empty_81_fu_186_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[63]),
        .Q(\empty_81_fu_186_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[6]),
        .Q(\empty_81_fu_186_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[7]),
        .Q(\empty_81_fu_186_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[8]),
        .Q(\empty_81_fu_186_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_81_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_81_fu_186[9]),
        .Q(\empty_81_fu_186_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[39]_i_10 
       (.I0(\empty_82_fu_190_reg_n_12_[38] ),
        .I1(L_ACF_load_1_reg_2374[38]),
        .I2(\empty_82_fu_190_reg_n_12_[39] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_1_reg_2374[39]),
        .O(\empty_82_fu_190[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[39]_i_11 
       (.I0(\empty_82_fu_190_reg_n_12_[37] ),
        .I1(L_ACF_load_1_reg_2374[37]),
        .I2(\empty_82_fu_190_reg_n_12_[38] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_1_reg_2374[38]),
        .O(\empty_82_fu_190[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[39]_i_12 
       (.I0(\empty_82_fu_190_reg_n_12_[36] ),
        .I1(L_ACF_load_1_reg_2374[36]),
        .I2(\empty_82_fu_190_reg_n_12_[37] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_1_reg_2374[37]),
        .O(\empty_82_fu_190[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[39]_i_13 
       (.I0(\empty_82_fu_190_reg_n_12_[35] ),
        .I1(L_ACF_load_1_reg_2374[35]),
        .I2(\empty_82_fu_190_reg_n_12_[36] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_1_reg_2374[36]),
        .O(\empty_82_fu_190[39]_i_13_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[39]_i_18 
       (.I0(L_ACF_load_1_reg_2374[34]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[34] ),
        .O(\empty_82_fu_190[39]_i_18_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[39]_i_2 
       (.I0(L_ACF_load_1_reg_2374[38]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[38] ),
        .O(\empty_82_fu_190[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[39]_i_3 
       (.I0(L_ACF_load_1_reg_2374[37]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[37] ),
        .O(\empty_82_fu_190[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[39]_i_4 
       (.I0(L_ACF_load_1_reg_2374[36]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[36] ),
        .O(\empty_82_fu_190[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[39]_i_5 
       (.I0(L_ACF_load_1_reg_2374[35]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[35] ),
        .O(\empty_82_fu_190[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_10 
       (.I0(\empty_82_fu_190_reg_n_12_[46] ),
        .I1(L_ACF_load_1_reg_2374[46]),
        .I2(\empty_82_fu_190_reg_n_12_[47] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[47]),
        .O(\empty_82_fu_190[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_11 
       (.I0(\empty_82_fu_190_reg_n_12_[45] ),
        .I1(L_ACF_load_1_reg_2374[45]),
        .I2(\empty_82_fu_190_reg_n_12_[46] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[46]),
        .O(\empty_82_fu_190[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_12 
       (.I0(\empty_82_fu_190_reg_n_12_[44] ),
        .I1(L_ACF_load_1_reg_2374[44]),
        .I2(\empty_82_fu_190_reg_n_12_[45] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[45]),
        .O(\empty_82_fu_190[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_13 
       (.I0(\empty_82_fu_190_reg_n_12_[43] ),
        .I1(L_ACF_load_1_reg_2374[43]),
        .I2(\empty_82_fu_190_reg_n_12_[44] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[44]),
        .O(\empty_82_fu_190[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_14 
       (.I0(\empty_82_fu_190_reg_n_12_[42] ),
        .I1(L_ACF_load_1_reg_2374[42]),
        .I2(\empty_82_fu_190_reg_n_12_[43] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[43]),
        .O(\empty_82_fu_190[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_15 
       (.I0(\empty_82_fu_190_reg_n_12_[41] ),
        .I1(L_ACF_load_1_reg_2374[41]),
        .I2(\empty_82_fu_190_reg_n_12_[42] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[42]),
        .O(\empty_82_fu_190[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_16 
       (.I0(\empty_82_fu_190_reg_n_12_[40] ),
        .I1(L_ACF_load_1_reg_2374[40]),
        .I2(\empty_82_fu_190_reg_n_12_[41] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[41]),
        .O(\empty_82_fu_190[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[47]_i_17 
       (.I0(\empty_82_fu_190_reg_n_12_[39] ),
        .I1(L_ACF_load_1_reg_2374[39]),
        .I2(\empty_82_fu_190_reg_n_12_[40] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[40]),
        .O(\empty_82_fu_190[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_2 
       (.I0(L_ACF_load_1_reg_2374[46]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[46] ),
        .O(\empty_82_fu_190[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_3 
       (.I0(L_ACF_load_1_reg_2374[45]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[45] ),
        .O(\empty_82_fu_190[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_4 
       (.I0(L_ACF_load_1_reg_2374[44]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[44] ),
        .O(\empty_82_fu_190[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_5 
       (.I0(L_ACF_load_1_reg_2374[43]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[43] ),
        .O(\empty_82_fu_190[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_6 
       (.I0(L_ACF_load_1_reg_2374[42]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[42] ),
        .O(\empty_82_fu_190[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_7 
       (.I0(L_ACF_load_1_reg_2374[41]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[41] ),
        .O(\empty_82_fu_190[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_8 
       (.I0(L_ACF_load_1_reg_2374[40]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[40] ),
        .O(\empty_82_fu_190[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[47]_i_9 
       (.I0(L_ACF_load_1_reg_2374[39]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[39] ),
        .O(\empty_82_fu_190[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_10 
       (.I0(\empty_82_fu_190_reg_n_12_[54] ),
        .I1(L_ACF_load_1_reg_2374[54]),
        .I2(\empty_82_fu_190_reg_n_12_[55] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[55]),
        .O(\empty_82_fu_190[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_11 
       (.I0(\empty_82_fu_190_reg_n_12_[53] ),
        .I1(L_ACF_load_1_reg_2374[53]),
        .I2(\empty_82_fu_190_reg_n_12_[54] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[54]),
        .O(\empty_82_fu_190[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_12 
       (.I0(\empty_82_fu_190_reg_n_12_[52] ),
        .I1(L_ACF_load_1_reg_2374[52]),
        .I2(\empty_82_fu_190_reg_n_12_[53] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[53]),
        .O(\empty_82_fu_190[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_13 
       (.I0(\empty_82_fu_190_reg_n_12_[51] ),
        .I1(L_ACF_load_1_reg_2374[51]),
        .I2(\empty_82_fu_190_reg_n_12_[52] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[52]),
        .O(\empty_82_fu_190[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_14 
       (.I0(\empty_82_fu_190_reg_n_12_[50] ),
        .I1(L_ACF_load_1_reg_2374[50]),
        .I2(\empty_82_fu_190_reg_n_12_[51] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[51]),
        .O(\empty_82_fu_190[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_15 
       (.I0(\empty_82_fu_190_reg_n_12_[49] ),
        .I1(L_ACF_load_1_reg_2374[49]),
        .I2(\empty_82_fu_190_reg_n_12_[50] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[50]),
        .O(\empty_82_fu_190[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_16 
       (.I0(\empty_82_fu_190_reg_n_12_[48] ),
        .I1(L_ACF_load_1_reg_2374[48]),
        .I2(\empty_82_fu_190_reg_n_12_[49] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[49]),
        .O(\empty_82_fu_190[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[55]_i_17 
       (.I0(\empty_82_fu_190_reg_n_12_[47] ),
        .I1(L_ACF_load_1_reg_2374[47]),
        .I2(\empty_82_fu_190_reg_n_12_[48] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[48]),
        .O(\empty_82_fu_190[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_2 
       (.I0(L_ACF_load_1_reg_2374[54]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[54] ),
        .O(\empty_82_fu_190[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_3 
       (.I0(L_ACF_load_1_reg_2374[53]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[53] ),
        .O(\empty_82_fu_190[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_4 
       (.I0(L_ACF_load_1_reg_2374[52]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[52] ),
        .O(\empty_82_fu_190[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_5 
       (.I0(L_ACF_load_1_reg_2374[51]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[51] ),
        .O(\empty_82_fu_190[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_6 
       (.I0(L_ACF_load_1_reg_2374[50]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[50] ),
        .O(\empty_82_fu_190[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_7 
       (.I0(L_ACF_load_1_reg_2374[49]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[49] ),
        .O(\empty_82_fu_190[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_8 
       (.I0(L_ACF_load_1_reg_2374[48]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[48] ),
        .O(\empty_82_fu_190[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[55]_i_9 
       (.I0(L_ACF_load_1_reg_2374[47]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[47] ),
        .O(\empty_82_fu_190[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_10 
       (.I0(\empty_82_fu_190_reg_n_12_[61] ),
        .I1(L_ACF_load_1_reg_2374[61]),
        .I2(\empty_82_fu_190_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[62]),
        .O(\empty_82_fu_190[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_11 
       (.I0(\empty_82_fu_190_reg_n_12_[60] ),
        .I1(L_ACF_load_1_reg_2374[60]),
        .I2(\empty_82_fu_190_reg_n_12_[61] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[61]),
        .O(\empty_82_fu_190[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_12 
       (.I0(\empty_82_fu_190_reg_n_12_[59] ),
        .I1(L_ACF_load_1_reg_2374[59]),
        .I2(\empty_82_fu_190_reg_n_12_[60] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[60]),
        .O(\empty_82_fu_190[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_13 
       (.I0(\empty_82_fu_190_reg_n_12_[58] ),
        .I1(L_ACF_load_1_reg_2374[58]),
        .I2(\empty_82_fu_190_reg_n_12_[59] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[59]),
        .O(\empty_82_fu_190[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_14 
       (.I0(\empty_82_fu_190_reg_n_12_[57] ),
        .I1(L_ACF_load_1_reg_2374[57]),
        .I2(\empty_82_fu_190_reg_n_12_[58] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[58]),
        .O(\empty_82_fu_190[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_15 
       (.I0(\empty_82_fu_190_reg_n_12_[56] ),
        .I1(L_ACF_load_1_reg_2374[56]),
        .I2(\empty_82_fu_190_reg_n_12_[57] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[57]),
        .O(\empty_82_fu_190[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_16 
       (.I0(\empty_82_fu_190_reg_n_12_[55] ),
        .I1(L_ACF_load_1_reg_2374[55]),
        .I2(\empty_82_fu_190_reg_n_12_[56] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[56]),
        .O(\empty_82_fu_190[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_2 
       (.I0(L_ACF_load_1_reg_2374[61]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[61] ),
        .O(\empty_82_fu_190[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_3 
       (.I0(L_ACF_load_1_reg_2374[60]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[60] ),
        .O(\empty_82_fu_190[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_4 
       (.I0(L_ACF_load_1_reg_2374[59]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[59] ),
        .O(\empty_82_fu_190[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_5 
       (.I0(L_ACF_load_1_reg_2374[58]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[58] ),
        .O(\empty_82_fu_190[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_6 
       (.I0(L_ACF_load_1_reg_2374[57]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[57] ),
        .O(\empty_82_fu_190[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_7 
       (.I0(L_ACF_load_1_reg_2374[56]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[56] ),
        .O(\empty_82_fu_190[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_82_fu_190[63]_i_8 
       (.I0(L_ACF_load_1_reg_2374[55]),
        .I1(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I2(\empty_82_fu_190_reg_n_12_[55] ),
        .O(\empty_82_fu_190[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_82_fu_190[63]_i_9 
       (.I0(\empty_82_fu_190_reg_n_12_[62] ),
        .I1(L_ACF_load_1_reg_2374[62]),
        .I2(\empty_82_fu_190_reg_n_12_[63] ),
        .I3(\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .I4(L_ACF_load_1_reg_2374[63]),
        .O(\empty_82_fu_190[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[0]),
        .Q(\empty_82_fu_190_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[10]),
        .Q(\empty_82_fu_190_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[11]),
        .Q(\empty_82_fu_190_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[12]),
        .Q(\empty_82_fu_190_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[13]),
        .Q(\empty_82_fu_190_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[14]),
        .Q(\empty_82_fu_190_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[15]),
        .Q(\empty_82_fu_190_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[16]),
        .Q(\empty_82_fu_190_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[17]),
        .Q(\empty_82_fu_190_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[18]),
        .Q(\empty_82_fu_190_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[19]),
        .Q(\empty_82_fu_190_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[1]),
        .Q(\empty_82_fu_190_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[20]),
        .Q(\empty_82_fu_190_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[21]),
        .Q(\empty_82_fu_190_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[22]),
        .Q(\empty_82_fu_190_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[23]),
        .Q(\empty_82_fu_190_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[24]),
        .Q(\empty_82_fu_190_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[25]),
        .Q(\empty_82_fu_190_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[26]),
        .Q(\empty_82_fu_190_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[27]),
        .Q(\empty_82_fu_190_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[28]),
        .Q(\empty_82_fu_190_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[29]),
        .Q(\empty_82_fu_190_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[2]),
        .Q(\empty_82_fu_190_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[30]),
        .Q(\empty_82_fu_190_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[31]),
        .Q(\empty_82_fu_190_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[32]),
        .Q(\empty_82_fu_190_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[33]),
        .Q(\empty_82_fu_190_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[34]),
        .Q(\empty_82_fu_190_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[35]),
        .Q(\empty_82_fu_190_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[36]),
        .Q(\empty_82_fu_190_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[37]),
        .Q(\empty_82_fu_190_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[38]),
        .Q(\empty_82_fu_190_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[39]),
        .Q(\empty_82_fu_190_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[3]),
        .Q(\empty_82_fu_190_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[40]),
        .Q(\empty_82_fu_190_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[41]),
        .Q(\empty_82_fu_190_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[42]),
        .Q(\empty_82_fu_190_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[43]),
        .Q(\empty_82_fu_190_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[44]),
        .Q(\empty_82_fu_190_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[45]),
        .Q(\empty_82_fu_190_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[46]),
        .Q(\empty_82_fu_190_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[47]),
        .Q(\empty_82_fu_190_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[48]),
        .Q(\empty_82_fu_190_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[49]),
        .Q(\empty_82_fu_190_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[4]),
        .Q(\empty_82_fu_190_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[50]),
        .Q(\empty_82_fu_190_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[51]),
        .Q(\empty_82_fu_190_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[52]),
        .Q(\empty_82_fu_190_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[53]),
        .Q(\empty_82_fu_190_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[54]),
        .Q(\empty_82_fu_190_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[55]),
        .Q(\empty_82_fu_190_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[56]),
        .Q(\empty_82_fu_190_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[57]),
        .Q(\empty_82_fu_190_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[58]),
        .Q(\empty_82_fu_190_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[59]),
        .Q(\empty_82_fu_190_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[5]),
        .Q(\empty_82_fu_190_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[60]),
        .Q(\empty_82_fu_190_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[61]),
        .Q(\empty_82_fu_190_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[62]),
        .Q(\empty_82_fu_190_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[63]),
        .Q(\empty_82_fu_190_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[6]),
        .Q(\empty_82_fu_190_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[7]),
        .Q(\empty_82_fu_190_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[8]),
        .Q(\empty_82_fu_190_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_82_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_82_fu_190[9]),
        .Q(\empty_82_fu_190_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[39]_i_10 
       (.I0(\empty_83_fu_194_reg_n_12_[38] ),
        .I1(L_ACF_load_2_reg_2379[38]),
        .I2(\empty_83_fu_194_reg_n_12_[39] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_2_reg_2379[39]),
        .O(\empty_83_fu_194[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[39]_i_11 
       (.I0(\empty_83_fu_194_reg_n_12_[37] ),
        .I1(L_ACF_load_2_reg_2379[37]),
        .I2(\empty_83_fu_194_reg_n_12_[38] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_2_reg_2379[38]),
        .O(\empty_83_fu_194[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[39]_i_12 
       (.I0(\empty_83_fu_194_reg_n_12_[36] ),
        .I1(L_ACF_load_2_reg_2379[36]),
        .I2(\empty_83_fu_194_reg_n_12_[37] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_2_reg_2379[37]),
        .O(\empty_83_fu_194[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[39]_i_13 
       (.I0(\empty_83_fu_194_reg_n_12_[35] ),
        .I1(L_ACF_load_2_reg_2379[35]),
        .I2(\empty_83_fu_194_reg_n_12_[36] ),
        .I3(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I4(L_ACF_load_2_reg_2379[36]),
        .O(\empty_83_fu_194[39]_i_13_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[39]_i_18 
       (.I0(L_ACF_load_2_reg_2379[34]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[34] ),
        .O(\empty_83_fu_194[39]_i_18_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[39]_i_2 
       (.I0(L_ACF_load_2_reg_2379[38]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[38] ),
        .O(\empty_83_fu_194[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[39]_i_3 
       (.I0(L_ACF_load_2_reg_2379[37]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[37] ),
        .O(\empty_83_fu_194[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[39]_i_4 
       (.I0(L_ACF_load_2_reg_2379[36]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[36] ),
        .O(\empty_83_fu_194[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[39]_i_5 
       (.I0(L_ACF_load_2_reg_2379[35]),
        .I1(\ap_CS_fsm_reg[17]_rep_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[35] ),
        .O(\empty_83_fu_194[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_10 
       (.I0(\empty_83_fu_194_reg_n_12_[46] ),
        .I1(L_ACF_load_2_reg_2379[46]),
        .I2(\empty_83_fu_194_reg_n_12_[47] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[47]),
        .O(\empty_83_fu_194[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_11 
       (.I0(\empty_83_fu_194_reg_n_12_[45] ),
        .I1(L_ACF_load_2_reg_2379[45]),
        .I2(\empty_83_fu_194_reg_n_12_[46] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[46]),
        .O(\empty_83_fu_194[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_12 
       (.I0(\empty_83_fu_194_reg_n_12_[44] ),
        .I1(L_ACF_load_2_reg_2379[44]),
        .I2(\empty_83_fu_194_reg_n_12_[45] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[45]),
        .O(\empty_83_fu_194[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_13 
       (.I0(\empty_83_fu_194_reg_n_12_[43] ),
        .I1(L_ACF_load_2_reg_2379[43]),
        .I2(\empty_83_fu_194_reg_n_12_[44] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[44]),
        .O(\empty_83_fu_194[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_14 
       (.I0(\empty_83_fu_194_reg_n_12_[42] ),
        .I1(L_ACF_load_2_reg_2379[42]),
        .I2(\empty_83_fu_194_reg_n_12_[43] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[43]),
        .O(\empty_83_fu_194[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_15 
       (.I0(\empty_83_fu_194_reg_n_12_[41] ),
        .I1(L_ACF_load_2_reg_2379[41]),
        .I2(\empty_83_fu_194_reg_n_12_[42] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[42]),
        .O(\empty_83_fu_194[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_16 
       (.I0(\empty_83_fu_194_reg_n_12_[40] ),
        .I1(L_ACF_load_2_reg_2379[40]),
        .I2(\empty_83_fu_194_reg_n_12_[41] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[41]),
        .O(\empty_83_fu_194[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[47]_i_17 
       (.I0(\empty_83_fu_194_reg_n_12_[39] ),
        .I1(L_ACF_load_2_reg_2379[39]),
        .I2(\empty_83_fu_194_reg_n_12_[40] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[40]),
        .O(\empty_83_fu_194[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_2 
       (.I0(L_ACF_load_2_reg_2379[46]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[46] ),
        .O(\empty_83_fu_194[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_3 
       (.I0(L_ACF_load_2_reg_2379[45]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[45] ),
        .O(\empty_83_fu_194[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_4 
       (.I0(L_ACF_load_2_reg_2379[44]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[44] ),
        .O(\empty_83_fu_194[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_5 
       (.I0(L_ACF_load_2_reg_2379[43]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[43] ),
        .O(\empty_83_fu_194[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_6 
       (.I0(L_ACF_load_2_reg_2379[42]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[42] ),
        .O(\empty_83_fu_194[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_7 
       (.I0(L_ACF_load_2_reg_2379[41]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[41] ),
        .O(\empty_83_fu_194[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_8 
       (.I0(L_ACF_load_2_reg_2379[40]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[40] ),
        .O(\empty_83_fu_194[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[47]_i_9 
       (.I0(L_ACF_load_2_reg_2379[39]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[39] ),
        .O(\empty_83_fu_194[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_10 
       (.I0(\empty_83_fu_194_reg_n_12_[54] ),
        .I1(L_ACF_load_2_reg_2379[54]),
        .I2(\empty_83_fu_194_reg_n_12_[55] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[55]),
        .O(\empty_83_fu_194[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_11 
       (.I0(\empty_83_fu_194_reg_n_12_[53] ),
        .I1(L_ACF_load_2_reg_2379[53]),
        .I2(\empty_83_fu_194_reg_n_12_[54] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[54]),
        .O(\empty_83_fu_194[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_12 
       (.I0(\empty_83_fu_194_reg_n_12_[52] ),
        .I1(L_ACF_load_2_reg_2379[52]),
        .I2(\empty_83_fu_194_reg_n_12_[53] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[53]),
        .O(\empty_83_fu_194[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_13 
       (.I0(\empty_83_fu_194_reg_n_12_[51] ),
        .I1(L_ACF_load_2_reg_2379[51]),
        .I2(\empty_83_fu_194_reg_n_12_[52] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[52]),
        .O(\empty_83_fu_194[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_14 
       (.I0(\empty_83_fu_194_reg_n_12_[50] ),
        .I1(L_ACF_load_2_reg_2379[50]),
        .I2(\empty_83_fu_194_reg_n_12_[51] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[51]),
        .O(\empty_83_fu_194[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_15 
       (.I0(\empty_83_fu_194_reg_n_12_[49] ),
        .I1(L_ACF_load_2_reg_2379[49]),
        .I2(\empty_83_fu_194_reg_n_12_[50] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[50]),
        .O(\empty_83_fu_194[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_16 
       (.I0(\empty_83_fu_194_reg_n_12_[48] ),
        .I1(L_ACF_load_2_reg_2379[48]),
        .I2(\empty_83_fu_194_reg_n_12_[49] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[49]),
        .O(\empty_83_fu_194[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[55]_i_17 
       (.I0(\empty_83_fu_194_reg_n_12_[47] ),
        .I1(L_ACF_load_2_reg_2379[47]),
        .I2(\empty_83_fu_194_reg_n_12_[48] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[48]),
        .O(\empty_83_fu_194[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_2 
       (.I0(L_ACF_load_2_reg_2379[54]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[54] ),
        .O(\empty_83_fu_194[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_3 
       (.I0(L_ACF_load_2_reg_2379[53]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[53] ),
        .O(\empty_83_fu_194[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_4 
       (.I0(L_ACF_load_2_reg_2379[52]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[52] ),
        .O(\empty_83_fu_194[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_5 
       (.I0(L_ACF_load_2_reg_2379[51]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[51] ),
        .O(\empty_83_fu_194[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_6 
       (.I0(L_ACF_load_2_reg_2379[50]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[50] ),
        .O(\empty_83_fu_194[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_7 
       (.I0(L_ACF_load_2_reg_2379[49]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[49] ),
        .O(\empty_83_fu_194[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_8 
       (.I0(L_ACF_load_2_reg_2379[48]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[48] ),
        .O(\empty_83_fu_194[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[55]_i_9 
       (.I0(L_ACF_load_2_reg_2379[47]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[47] ),
        .O(\empty_83_fu_194[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_83_fu_194[63]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I1(ap_CS_fsm_state21),
        .O(empty_83_fu_194));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_10 
       (.I0(\empty_83_fu_194_reg_n_12_[62] ),
        .I1(L_ACF_load_2_reg_2379[62]),
        .I2(\empty_83_fu_194_reg_n_12_[63] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[63]),
        .O(\empty_83_fu_194[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_11 
       (.I0(\empty_83_fu_194_reg_n_12_[61] ),
        .I1(L_ACF_load_2_reg_2379[61]),
        .I2(\empty_83_fu_194_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[62]),
        .O(\empty_83_fu_194[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_12 
       (.I0(\empty_83_fu_194_reg_n_12_[60] ),
        .I1(L_ACF_load_2_reg_2379[60]),
        .I2(\empty_83_fu_194_reg_n_12_[61] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[61]),
        .O(\empty_83_fu_194[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_13 
       (.I0(\empty_83_fu_194_reg_n_12_[59] ),
        .I1(L_ACF_load_2_reg_2379[59]),
        .I2(\empty_83_fu_194_reg_n_12_[60] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[60]),
        .O(\empty_83_fu_194[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_14 
       (.I0(\empty_83_fu_194_reg_n_12_[58] ),
        .I1(L_ACF_load_2_reg_2379[58]),
        .I2(\empty_83_fu_194_reg_n_12_[59] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[59]),
        .O(\empty_83_fu_194[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_15 
       (.I0(\empty_83_fu_194_reg_n_12_[57] ),
        .I1(L_ACF_load_2_reg_2379[57]),
        .I2(\empty_83_fu_194_reg_n_12_[58] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[58]),
        .O(\empty_83_fu_194[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_16 
       (.I0(\empty_83_fu_194_reg_n_12_[56] ),
        .I1(L_ACF_load_2_reg_2379[56]),
        .I2(\empty_83_fu_194_reg_n_12_[57] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[57]),
        .O(\empty_83_fu_194[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_83_fu_194[63]_i_17 
       (.I0(\empty_83_fu_194_reg_n_12_[55] ),
        .I1(L_ACF_load_2_reg_2379[55]),
        .I2(\empty_83_fu_194_reg_n_12_[56] ),
        .I3(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I4(L_ACF_load_2_reg_2379[56]),
        .O(\empty_83_fu_194[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_3 
       (.I0(L_ACF_load_2_reg_2379[61]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[61] ),
        .O(\empty_83_fu_194[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_4 
       (.I0(L_ACF_load_2_reg_2379[60]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[60] ),
        .O(\empty_83_fu_194[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_5 
       (.I0(L_ACF_load_2_reg_2379[59]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[59] ),
        .O(\empty_83_fu_194[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_6 
       (.I0(L_ACF_load_2_reg_2379[58]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[58] ),
        .O(\empty_83_fu_194[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_7 
       (.I0(L_ACF_load_2_reg_2379[57]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[57] ),
        .O(\empty_83_fu_194[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_8 
       (.I0(L_ACF_load_2_reg_2379[56]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[56] ),
        .O(\empty_83_fu_194[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_83_fu_194[63]_i_9 
       (.I0(L_ACF_load_2_reg_2379[55]),
        .I1(\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .I2(\empty_83_fu_194_reg_n_12_[55] ),
        .O(\empty_83_fu_194[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[0]),
        .Q(\empty_83_fu_194_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[10]),
        .Q(\empty_83_fu_194_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[11]),
        .Q(\empty_83_fu_194_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[12]),
        .Q(\empty_83_fu_194_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[13]),
        .Q(\empty_83_fu_194_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[14] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[14]),
        .Q(\empty_83_fu_194_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[15]),
        .Q(\empty_83_fu_194_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[16] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[16]),
        .Q(\empty_83_fu_194_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[17] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[17]),
        .Q(\empty_83_fu_194_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[18] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[18]),
        .Q(\empty_83_fu_194_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[19] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[19]),
        .Q(\empty_83_fu_194_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[1]),
        .Q(\empty_83_fu_194_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[20] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[20]),
        .Q(\empty_83_fu_194_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[21] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[21]),
        .Q(\empty_83_fu_194_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[22] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[22]),
        .Q(\empty_83_fu_194_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[23] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[23]),
        .Q(\empty_83_fu_194_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[24] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[24]),
        .Q(\empty_83_fu_194_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[25] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[25]),
        .Q(\empty_83_fu_194_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[26] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[26]),
        .Q(\empty_83_fu_194_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[27] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[27]),
        .Q(\empty_83_fu_194_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[28] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[28]),
        .Q(\empty_83_fu_194_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[29] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[29]),
        .Q(\empty_83_fu_194_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[2]),
        .Q(\empty_83_fu_194_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[30] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[30]),
        .Q(\empty_83_fu_194_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[31] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[31]),
        .Q(\empty_83_fu_194_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[32] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[32]),
        .Q(\empty_83_fu_194_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[33] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[33]),
        .Q(\empty_83_fu_194_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[34] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[34]),
        .Q(\empty_83_fu_194_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[35] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[35]),
        .Q(\empty_83_fu_194_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[36] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[36]),
        .Q(\empty_83_fu_194_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[37] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[37]),
        .Q(\empty_83_fu_194_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[38] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[38]),
        .Q(\empty_83_fu_194_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[39] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[39]),
        .Q(\empty_83_fu_194_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[3]),
        .Q(\empty_83_fu_194_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[40] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[40]),
        .Q(\empty_83_fu_194_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[41] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[41]),
        .Q(\empty_83_fu_194_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[42] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[42]),
        .Q(\empty_83_fu_194_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[43] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[43]),
        .Q(\empty_83_fu_194_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[44] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[44]),
        .Q(\empty_83_fu_194_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[45] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[45]),
        .Q(\empty_83_fu_194_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[46] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[46]),
        .Q(\empty_83_fu_194_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[47] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[47]),
        .Q(\empty_83_fu_194_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[48] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[48]),
        .Q(\empty_83_fu_194_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[49] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[49]),
        .Q(\empty_83_fu_194_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[4]),
        .Q(\empty_83_fu_194_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[50] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[50]),
        .Q(\empty_83_fu_194_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[51] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[51]),
        .Q(\empty_83_fu_194_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[52] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[52]),
        .Q(\empty_83_fu_194_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[53] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[53]),
        .Q(\empty_83_fu_194_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[54] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[54]),
        .Q(\empty_83_fu_194_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[55] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[55]),
        .Q(\empty_83_fu_194_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[56] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[56]),
        .Q(\empty_83_fu_194_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[57] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[57]),
        .Q(\empty_83_fu_194_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[58] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[58]),
        .Q(\empty_83_fu_194_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[59] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[59]),
        .Q(\empty_83_fu_194_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[5]),
        .Q(\empty_83_fu_194_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[60] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[60]),
        .Q(\empty_83_fu_194_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[61] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[61]),
        .Q(\empty_83_fu_194_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[62] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[62]),
        .Q(\empty_83_fu_194_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[63] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[63]),
        .Q(\empty_83_fu_194_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[6]),
        .Q(\empty_83_fu_194_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[7]),
        .Q(\empty_83_fu_194_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[8]),
        .Q(\empty_83_fu_194_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_83_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(empty_83_fu_194),
        .D(empty_83_fu_1940_in[9]),
        .Q(\empty_83_fu_194_reg_n_12_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_18 
       (.I0(L_ACF_load_3_reg_2413[15]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[15] ),
        .O(\empty_84_fu_198[15]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_19 
       (.I0(L_ACF_load_3_reg_2413[14]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[14] ),
        .O(\empty_84_fu_198[15]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_20 
       (.I0(L_ACF_load_3_reg_2413[13]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[13] ),
        .O(\empty_84_fu_198[15]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_21 
       (.I0(L_ACF_load_3_reg_2413[12]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[12] ),
        .O(\empty_84_fu_198[15]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_22 
       (.I0(L_ACF_load_3_reg_2413[11]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[11] ),
        .O(\empty_84_fu_198[15]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_23 
       (.I0(L_ACF_load_3_reg_2413[10]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[10] ),
        .O(\empty_84_fu_198[15]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_24 
       (.I0(L_ACF_load_3_reg_2413[9]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[9] ),
        .O(\empty_84_fu_198[15]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[15]_i_25 
       (.I0(L_ACF_load_3_reg_2413[8]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[8] ),
        .O(\empty_84_fu_198[15]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_18 
       (.I0(L_ACF_load_3_reg_2413[23]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[23] ),
        .O(\empty_84_fu_198[23]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_19 
       (.I0(L_ACF_load_3_reg_2413[22]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[22] ),
        .O(\empty_84_fu_198[23]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_20 
       (.I0(L_ACF_load_3_reg_2413[21]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[21] ),
        .O(\empty_84_fu_198[23]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_21 
       (.I0(L_ACF_load_3_reg_2413[20]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[20] ),
        .O(\empty_84_fu_198[23]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_22 
       (.I0(L_ACF_load_3_reg_2413[19]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[19] ),
        .O(\empty_84_fu_198[23]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_23 
       (.I0(L_ACF_load_3_reg_2413[18]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[18] ),
        .O(\empty_84_fu_198[23]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_24 
       (.I0(L_ACF_load_3_reg_2413[17]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[17] ),
        .O(\empty_84_fu_198[23]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[23]_i_25 
       (.I0(L_ACF_load_3_reg_2413[16]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[16] ),
        .O(\empty_84_fu_198[23]_i_25_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_18 
       (.I0(L_ACF_load_3_reg_2413[30]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[30] ),
        .O(\empty_84_fu_198[31]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_19 
       (.I0(L_ACF_load_3_reg_2413[29]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[29] ),
        .O(\empty_84_fu_198[31]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_20 
       (.I0(L_ACF_load_3_reg_2413[28]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[28] ),
        .O(\empty_84_fu_198[31]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_21 
       (.I0(L_ACF_load_3_reg_2413[27]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[27] ),
        .O(\empty_84_fu_198[31]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_22 
       (.I0(L_ACF_load_3_reg_2413[26]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[26] ),
        .O(\empty_84_fu_198[31]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_23 
       (.I0(L_ACF_load_3_reg_2413[25]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[25] ),
        .O(\empty_84_fu_198[31]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[31]_i_24 
       (.I0(L_ACF_load_3_reg_2413[24]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[24] ),
        .O(\empty_84_fu_198[31]_i_24_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[39]_i_10 
       (.I0(\empty_84_fu_198_reg_n_12_[38] ),
        .I1(L_ACF_load_3_reg_2413[38]),
        .I2(\empty_84_fu_198_reg_n_12_[39] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[39]),
        .O(\empty_84_fu_198[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[39]_i_11 
       (.I0(\empty_84_fu_198_reg_n_12_[37] ),
        .I1(L_ACF_load_3_reg_2413[37]),
        .I2(\empty_84_fu_198_reg_n_12_[38] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[38]),
        .O(\empty_84_fu_198[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[39]_i_12 
       (.I0(\empty_84_fu_198_reg_n_12_[36] ),
        .I1(L_ACF_load_3_reg_2413[36]),
        .I2(\empty_84_fu_198_reg_n_12_[37] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[37]),
        .O(\empty_84_fu_198[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[39]_i_13 
       (.I0(\empty_84_fu_198_reg_n_12_[35] ),
        .I1(L_ACF_load_3_reg_2413[35]),
        .I2(\empty_84_fu_198_reg_n_12_[36] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[36]),
        .O(\empty_84_fu_198[39]_i_13_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[39]_i_2 
       (.I0(L_ACF_load_3_reg_2413[38]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[38] ),
        .O(\empty_84_fu_198[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[39]_i_21 
       (.I0(L_ACF_load_3_reg_2413[31]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[31] ),
        .O(\empty_84_fu_198[39]_i_21_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[39]_i_3 
       (.I0(L_ACF_load_3_reg_2413[37]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[37] ),
        .O(\empty_84_fu_198[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[39]_i_4 
       (.I0(L_ACF_load_3_reg_2413[36]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[36] ),
        .O(\empty_84_fu_198[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[39]_i_5 
       (.I0(L_ACF_load_3_reg_2413[35]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[35] ),
        .O(\empty_84_fu_198[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_10 
       (.I0(\empty_84_fu_198_reg_n_12_[46] ),
        .I1(L_ACF_load_3_reg_2413[46]),
        .I2(\empty_84_fu_198_reg_n_12_[47] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[47]),
        .O(\empty_84_fu_198[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_11 
       (.I0(\empty_84_fu_198_reg_n_12_[45] ),
        .I1(L_ACF_load_3_reg_2413[45]),
        .I2(\empty_84_fu_198_reg_n_12_[46] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[46]),
        .O(\empty_84_fu_198[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_12 
       (.I0(\empty_84_fu_198_reg_n_12_[44] ),
        .I1(L_ACF_load_3_reg_2413[44]),
        .I2(\empty_84_fu_198_reg_n_12_[45] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[45]),
        .O(\empty_84_fu_198[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_13 
       (.I0(\empty_84_fu_198_reg_n_12_[43] ),
        .I1(L_ACF_load_3_reg_2413[43]),
        .I2(\empty_84_fu_198_reg_n_12_[44] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[44]),
        .O(\empty_84_fu_198[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_14 
       (.I0(\empty_84_fu_198_reg_n_12_[42] ),
        .I1(L_ACF_load_3_reg_2413[42]),
        .I2(\empty_84_fu_198_reg_n_12_[43] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[43]),
        .O(\empty_84_fu_198[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_15 
       (.I0(\empty_84_fu_198_reg_n_12_[41] ),
        .I1(L_ACF_load_3_reg_2413[41]),
        .I2(\empty_84_fu_198_reg_n_12_[42] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[42]),
        .O(\empty_84_fu_198[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_16 
       (.I0(\empty_84_fu_198_reg_n_12_[40] ),
        .I1(L_ACF_load_3_reg_2413[40]),
        .I2(\empty_84_fu_198_reg_n_12_[41] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[41]),
        .O(\empty_84_fu_198[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[47]_i_17 
       (.I0(\empty_84_fu_198_reg_n_12_[39] ),
        .I1(L_ACF_load_3_reg_2413[39]),
        .I2(\empty_84_fu_198_reg_n_12_[40] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[40]),
        .O(\empty_84_fu_198[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_2 
       (.I0(L_ACF_load_3_reg_2413[46]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[46] ),
        .O(\empty_84_fu_198[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_3 
       (.I0(L_ACF_load_3_reg_2413[45]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[45] ),
        .O(\empty_84_fu_198[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_4 
       (.I0(L_ACF_load_3_reg_2413[44]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[44] ),
        .O(\empty_84_fu_198[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_5 
       (.I0(L_ACF_load_3_reg_2413[43]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[43] ),
        .O(\empty_84_fu_198[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_6 
       (.I0(L_ACF_load_3_reg_2413[42]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[42] ),
        .O(\empty_84_fu_198[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_7 
       (.I0(L_ACF_load_3_reg_2413[41]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[41] ),
        .O(\empty_84_fu_198[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_8 
       (.I0(L_ACF_load_3_reg_2413[40]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[40] ),
        .O(\empty_84_fu_198[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[47]_i_9 
       (.I0(L_ACF_load_3_reg_2413[39]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[39] ),
        .O(\empty_84_fu_198[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_10 
       (.I0(\empty_84_fu_198_reg_n_12_[54] ),
        .I1(L_ACF_load_3_reg_2413[54]),
        .I2(\empty_84_fu_198_reg_n_12_[55] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[55]),
        .O(\empty_84_fu_198[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_11 
       (.I0(\empty_84_fu_198_reg_n_12_[53] ),
        .I1(L_ACF_load_3_reg_2413[53]),
        .I2(\empty_84_fu_198_reg_n_12_[54] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[54]),
        .O(\empty_84_fu_198[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_12 
       (.I0(\empty_84_fu_198_reg_n_12_[52] ),
        .I1(L_ACF_load_3_reg_2413[52]),
        .I2(\empty_84_fu_198_reg_n_12_[53] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[53]),
        .O(\empty_84_fu_198[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_13 
       (.I0(\empty_84_fu_198_reg_n_12_[51] ),
        .I1(L_ACF_load_3_reg_2413[51]),
        .I2(\empty_84_fu_198_reg_n_12_[52] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[52]),
        .O(\empty_84_fu_198[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_14 
       (.I0(\empty_84_fu_198_reg_n_12_[50] ),
        .I1(L_ACF_load_3_reg_2413[50]),
        .I2(\empty_84_fu_198_reg_n_12_[51] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[51]),
        .O(\empty_84_fu_198[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_15 
       (.I0(\empty_84_fu_198_reg_n_12_[49] ),
        .I1(L_ACF_load_3_reg_2413[49]),
        .I2(\empty_84_fu_198_reg_n_12_[50] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[50]),
        .O(\empty_84_fu_198[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_16 
       (.I0(\empty_84_fu_198_reg_n_12_[48] ),
        .I1(L_ACF_load_3_reg_2413[48]),
        .I2(\empty_84_fu_198_reg_n_12_[49] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[49]),
        .O(\empty_84_fu_198[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[55]_i_17 
       (.I0(\empty_84_fu_198_reg_n_12_[47] ),
        .I1(L_ACF_load_3_reg_2413[47]),
        .I2(\empty_84_fu_198_reg_n_12_[48] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[48]),
        .O(\empty_84_fu_198[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_2 
       (.I0(L_ACF_load_3_reg_2413[54]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[54] ),
        .O(\empty_84_fu_198[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_3 
       (.I0(L_ACF_load_3_reg_2413[53]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[53] ),
        .O(\empty_84_fu_198[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_4 
       (.I0(L_ACF_load_3_reg_2413[52]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[52] ),
        .O(\empty_84_fu_198[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_5 
       (.I0(L_ACF_load_3_reg_2413[51]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[51] ),
        .O(\empty_84_fu_198[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_6 
       (.I0(L_ACF_load_3_reg_2413[50]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[50] ),
        .O(\empty_84_fu_198[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_7 
       (.I0(L_ACF_load_3_reg_2413[49]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[49] ),
        .O(\empty_84_fu_198[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_8 
       (.I0(L_ACF_load_3_reg_2413[48]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[48] ),
        .O(\empty_84_fu_198[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[55]_i_9 
       (.I0(L_ACF_load_3_reg_2413[47]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[47] ),
        .O(\empty_84_fu_198[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_10 
       (.I0(\empty_84_fu_198_reg_n_12_[61] ),
        .I1(L_ACF_load_3_reg_2413[61]),
        .I2(\empty_84_fu_198_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[62]),
        .O(\empty_84_fu_198[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_11 
       (.I0(\empty_84_fu_198_reg_n_12_[60] ),
        .I1(L_ACF_load_3_reg_2413[60]),
        .I2(\empty_84_fu_198_reg_n_12_[61] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[61]),
        .O(\empty_84_fu_198[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_12 
       (.I0(\empty_84_fu_198_reg_n_12_[59] ),
        .I1(L_ACF_load_3_reg_2413[59]),
        .I2(\empty_84_fu_198_reg_n_12_[60] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[60]),
        .O(\empty_84_fu_198[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_13 
       (.I0(\empty_84_fu_198_reg_n_12_[58] ),
        .I1(L_ACF_load_3_reg_2413[58]),
        .I2(\empty_84_fu_198_reg_n_12_[59] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[59]),
        .O(\empty_84_fu_198[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_14 
       (.I0(\empty_84_fu_198_reg_n_12_[57] ),
        .I1(L_ACF_load_3_reg_2413[57]),
        .I2(\empty_84_fu_198_reg_n_12_[58] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[58]),
        .O(\empty_84_fu_198[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_15 
       (.I0(\empty_84_fu_198_reg_n_12_[56] ),
        .I1(L_ACF_load_3_reg_2413[56]),
        .I2(\empty_84_fu_198_reg_n_12_[57] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[57]),
        .O(\empty_84_fu_198[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_16 
       (.I0(\empty_84_fu_198_reg_n_12_[55] ),
        .I1(L_ACF_load_3_reg_2413[55]),
        .I2(\empty_84_fu_198_reg_n_12_[56] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[56]),
        .O(\empty_84_fu_198[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_2 
       (.I0(L_ACF_load_3_reg_2413[61]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[61] ),
        .O(\empty_84_fu_198[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_3 
       (.I0(L_ACF_load_3_reg_2413[60]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[60] ),
        .O(\empty_84_fu_198[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_4 
       (.I0(L_ACF_load_3_reg_2413[59]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[59] ),
        .O(\empty_84_fu_198[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_5 
       (.I0(L_ACF_load_3_reg_2413[58]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[58] ),
        .O(\empty_84_fu_198[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_6 
       (.I0(L_ACF_load_3_reg_2413[57]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[57] ),
        .O(\empty_84_fu_198[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_7 
       (.I0(L_ACF_load_3_reg_2413[56]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[56] ),
        .O(\empty_84_fu_198[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[63]_i_8 
       (.I0(L_ACF_load_3_reg_2413[55]),
        .I1(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[55] ),
        .O(\empty_84_fu_198[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_84_fu_198[63]_i_9 
       (.I0(\empty_84_fu_198_reg_n_12_[62] ),
        .I1(L_ACF_load_3_reg_2413[62]),
        .I2(\empty_84_fu_198_reg_n_12_[63] ),
        .I3(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I4(L_ACF_load_3_reg_2413[63]),
        .O(\empty_84_fu_198[63]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_17 
       (.I0(L_ACF_load_3_reg_2413[7]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[7] ),
        .O(\empty_84_fu_198[7]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_18 
       (.I0(L_ACF_load_3_reg_2413[6]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[6] ),
        .O(\empty_84_fu_198[7]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_19 
       (.I0(L_ACF_load_3_reg_2413[5]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[5] ),
        .O(\empty_84_fu_198[7]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_20 
       (.I0(L_ACF_load_3_reg_2413[4]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[4] ),
        .O(\empty_84_fu_198[7]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_21 
       (.I0(L_ACF_load_3_reg_2413[3]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[3] ),
        .O(\empty_84_fu_198[7]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_22 
       (.I0(L_ACF_load_3_reg_2413[2]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[2] ),
        .O(\empty_84_fu_198[7]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_84_fu_198[7]_i_23 
       (.I0(L_ACF_load_3_reg_2413[1]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_84_fu_198_reg_n_12_[1] ),
        .O(\empty_84_fu_198[7]_i_23_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[0]),
        .Q(\empty_84_fu_198_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[10]),
        .Q(\empty_84_fu_198_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[11]),
        .Q(\empty_84_fu_198_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[12]),
        .Q(\empty_84_fu_198_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[13]),
        .Q(\empty_84_fu_198_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[14]),
        .Q(\empty_84_fu_198_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[15]),
        .Q(\empty_84_fu_198_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[16]),
        .Q(\empty_84_fu_198_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[17]),
        .Q(\empty_84_fu_198_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[18]),
        .Q(\empty_84_fu_198_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[19]),
        .Q(\empty_84_fu_198_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[1]),
        .Q(\empty_84_fu_198_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[20]),
        .Q(\empty_84_fu_198_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[21]),
        .Q(\empty_84_fu_198_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[22]),
        .Q(\empty_84_fu_198_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[23]),
        .Q(\empty_84_fu_198_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[24]),
        .Q(\empty_84_fu_198_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[25]),
        .Q(\empty_84_fu_198_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[26]),
        .Q(\empty_84_fu_198_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[27]),
        .Q(\empty_84_fu_198_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[28]),
        .Q(\empty_84_fu_198_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[29]),
        .Q(\empty_84_fu_198_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[2]),
        .Q(\empty_84_fu_198_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[30]),
        .Q(\empty_84_fu_198_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[31]),
        .Q(\empty_84_fu_198_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[32]),
        .Q(\empty_84_fu_198_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[33]),
        .Q(\empty_84_fu_198_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[34]),
        .Q(\empty_84_fu_198_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[35]),
        .Q(\empty_84_fu_198_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[36]),
        .Q(\empty_84_fu_198_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[37]),
        .Q(\empty_84_fu_198_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[38]),
        .Q(\empty_84_fu_198_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[39]),
        .Q(\empty_84_fu_198_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[3]),
        .Q(\empty_84_fu_198_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[40]),
        .Q(\empty_84_fu_198_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[41]),
        .Q(\empty_84_fu_198_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[42]),
        .Q(\empty_84_fu_198_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[43]),
        .Q(\empty_84_fu_198_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[44]),
        .Q(\empty_84_fu_198_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[45]),
        .Q(\empty_84_fu_198_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[46]),
        .Q(\empty_84_fu_198_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[47]),
        .Q(\empty_84_fu_198_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[48]),
        .Q(\empty_84_fu_198_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[49]),
        .Q(\empty_84_fu_198_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[4]),
        .Q(\empty_84_fu_198_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[50]),
        .Q(\empty_84_fu_198_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[51]),
        .Q(\empty_84_fu_198_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[52]),
        .Q(\empty_84_fu_198_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[53]),
        .Q(\empty_84_fu_198_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[54]),
        .Q(\empty_84_fu_198_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[55]),
        .Q(\empty_84_fu_198_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[56]),
        .Q(\empty_84_fu_198_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[57]),
        .Q(\empty_84_fu_198_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[58]),
        .Q(\empty_84_fu_198_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[59]),
        .Q(\empty_84_fu_198_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[5]),
        .Q(\empty_84_fu_198_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[60]),
        .Q(\empty_84_fu_198_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[61]),
        .Q(\empty_84_fu_198_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[62]),
        .Q(\empty_84_fu_198_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[63]),
        .Q(\empty_84_fu_198_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[6]),
        .Q(\empty_84_fu_198_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[7]),
        .Q(\empty_84_fu_198_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[8]),
        .Q(\empty_84_fu_198_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_84_fu_198_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_84_fu_198[9]),
        .Q(\empty_84_fu_198_reg_n_12_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_18 
       (.I0(L_ACF_load_4_reg_2418[15]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[15] ),
        .O(\empty_85_fu_202[15]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_19 
       (.I0(L_ACF_load_4_reg_2418[14]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[14] ),
        .O(\empty_85_fu_202[15]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_20 
       (.I0(L_ACF_load_4_reg_2418[13]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[13] ),
        .O(\empty_85_fu_202[15]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_21 
       (.I0(L_ACF_load_4_reg_2418[12]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[12] ),
        .O(\empty_85_fu_202[15]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_22 
       (.I0(L_ACF_load_4_reg_2418[11]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[11] ),
        .O(\empty_85_fu_202[15]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_23 
       (.I0(L_ACF_load_4_reg_2418[10]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[10] ),
        .O(\empty_85_fu_202[15]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_24 
       (.I0(L_ACF_load_4_reg_2418[9]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[9] ),
        .O(\empty_85_fu_202[15]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[15]_i_25 
       (.I0(L_ACF_load_4_reg_2418[8]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[8] ),
        .O(\empty_85_fu_202[15]_i_25_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_18 
       (.I0(L_ACF_load_4_reg_2418[23]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[23] ),
        .O(\empty_85_fu_202[23]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_19 
       (.I0(L_ACF_load_4_reg_2418[22]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[22] ),
        .O(\empty_85_fu_202[23]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_20 
       (.I0(L_ACF_load_4_reg_2418[21]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[21] ),
        .O(\empty_85_fu_202[23]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_21 
       (.I0(L_ACF_load_4_reg_2418[20]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[20] ),
        .O(\empty_85_fu_202[23]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_22 
       (.I0(L_ACF_load_4_reg_2418[19]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[19] ),
        .O(\empty_85_fu_202[23]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_23 
       (.I0(L_ACF_load_4_reg_2418[18]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[18] ),
        .O(\empty_85_fu_202[23]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_24 
       (.I0(L_ACF_load_4_reg_2418[17]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[17] ),
        .O(\empty_85_fu_202[23]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[23]_i_25 
       (.I0(L_ACF_load_4_reg_2418[16]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[16] ),
        .O(\empty_85_fu_202[23]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_18 
       (.I0(L_ACF_load_4_reg_2418[30]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[30] ),
        .O(\empty_85_fu_202[31]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_19 
       (.I0(L_ACF_load_4_reg_2418[29]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[29] ),
        .O(\empty_85_fu_202[31]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_20 
       (.I0(L_ACF_load_4_reg_2418[28]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[28] ),
        .O(\empty_85_fu_202[31]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_21 
       (.I0(L_ACF_load_4_reg_2418[27]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[27] ),
        .O(\empty_85_fu_202[31]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_22 
       (.I0(L_ACF_load_4_reg_2418[26]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[26] ),
        .O(\empty_85_fu_202[31]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_23 
       (.I0(L_ACF_load_4_reg_2418[25]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[25] ),
        .O(\empty_85_fu_202[31]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[31]_i_24 
       (.I0(L_ACF_load_4_reg_2418[24]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[24] ),
        .O(\empty_85_fu_202[31]_i_24_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[39]_i_10 
       (.I0(\empty_85_fu_202_reg_n_12_[38] ),
        .I1(L_ACF_load_4_reg_2418[38]),
        .I2(\empty_85_fu_202_reg_n_12_[39] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[39]),
        .O(\empty_85_fu_202[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[39]_i_11 
       (.I0(\empty_85_fu_202_reg_n_12_[37] ),
        .I1(L_ACF_load_4_reg_2418[37]),
        .I2(\empty_85_fu_202_reg_n_12_[38] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[38]),
        .O(\empty_85_fu_202[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[39]_i_12 
       (.I0(\empty_85_fu_202_reg_n_12_[36] ),
        .I1(L_ACF_load_4_reg_2418[36]),
        .I2(\empty_85_fu_202_reg_n_12_[37] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[37]),
        .O(\empty_85_fu_202[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[39]_i_13 
       (.I0(\empty_85_fu_202_reg_n_12_[35] ),
        .I1(L_ACF_load_4_reg_2418[35]),
        .I2(\empty_85_fu_202_reg_n_12_[36] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[36]),
        .O(\empty_85_fu_202[39]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[39]_i_14 
       (.I0(\empty_85_fu_202_reg_n_12_[34] ),
        .I1(L_ACF_load_4_reg_2418[34]),
        .I2(\empty_85_fu_202_reg_n_12_[35] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[35]),
        .O(\empty_85_fu_202[39]_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_19 
       (.I0(L_ACF_load_4_reg_2418[31]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[31] ),
        .O(\empty_85_fu_202[39]_i_19_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_2 
       (.I0(L_ACF_load_4_reg_2418[38]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[38] ),
        .O(\empty_85_fu_202[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_3 
       (.I0(L_ACF_load_4_reg_2418[37]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[37] ),
        .O(\empty_85_fu_202[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_4 
       (.I0(L_ACF_load_4_reg_2418[36]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[36] ),
        .O(\empty_85_fu_202[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_5 
       (.I0(L_ACF_load_4_reg_2418[35]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[35] ),
        .O(\empty_85_fu_202[39]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[39]_i_6 
       (.I0(L_ACF_load_4_reg_2418[34]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[34] ),
        .O(\empty_85_fu_202[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_10 
       (.I0(\empty_85_fu_202_reg_n_12_[46] ),
        .I1(L_ACF_load_4_reg_2418[46]),
        .I2(\empty_85_fu_202_reg_n_12_[47] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[47]),
        .O(\empty_85_fu_202[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_11 
       (.I0(\empty_85_fu_202_reg_n_12_[45] ),
        .I1(L_ACF_load_4_reg_2418[45]),
        .I2(\empty_85_fu_202_reg_n_12_[46] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[46]),
        .O(\empty_85_fu_202[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_12 
       (.I0(\empty_85_fu_202_reg_n_12_[44] ),
        .I1(L_ACF_load_4_reg_2418[44]),
        .I2(\empty_85_fu_202_reg_n_12_[45] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[45]),
        .O(\empty_85_fu_202[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_13 
       (.I0(\empty_85_fu_202_reg_n_12_[43] ),
        .I1(L_ACF_load_4_reg_2418[43]),
        .I2(\empty_85_fu_202_reg_n_12_[44] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[44]),
        .O(\empty_85_fu_202[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_14 
       (.I0(\empty_85_fu_202_reg_n_12_[42] ),
        .I1(L_ACF_load_4_reg_2418[42]),
        .I2(\empty_85_fu_202_reg_n_12_[43] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[43]),
        .O(\empty_85_fu_202[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_15 
       (.I0(\empty_85_fu_202_reg_n_12_[41] ),
        .I1(L_ACF_load_4_reg_2418[41]),
        .I2(\empty_85_fu_202_reg_n_12_[42] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[42]),
        .O(\empty_85_fu_202[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_16 
       (.I0(\empty_85_fu_202_reg_n_12_[40] ),
        .I1(L_ACF_load_4_reg_2418[40]),
        .I2(\empty_85_fu_202_reg_n_12_[41] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[41]),
        .O(\empty_85_fu_202[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[47]_i_17 
       (.I0(\empty_85_fu_202_reg_n_12_[39] ),
        .I1(L_ACF_load_4_reg_2418[39]),
        .I2(\empty_85_fu_202_reg_n_12_[40] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[40]),
        .O(\empty_85_fu_202[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_2 
       (.I0(L_ACF_load_4_reg_2418[46]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[46] ),
        .O(\empty_85_fu_202[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_3 
       (.I0(L_ACF_load_4_reg_2418[45]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[45] ),
        .O(\empty_85_fu_202[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_4 
       (.I0(L_ACF_load_4_reg_2418[44]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[44] ),
        .O(\empty_85_fu_202[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_5 
       (.I0(L_ACF_load_4_reg_2418[43]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[43] ),
        .O(\empty_85_fu_202[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_6 
       (.I0(L_ACF_load_4_reg_2418[42]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[42] ),
        .O(\empty_85_fu_202[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_7 
       (.I0(L_ACF_load_4_reg_2418[41]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[41] ),
        .O(\empty_85_fu_202[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_8 
       (.I0(L_ACF_load_4_reg_2418[40]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[40] ),
        .O(\empty_85_fu_202[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[47]_i_9 
       (.I0(L_ACF_load_4_reg_2418[39]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[39] ),
        .O(\empty_85_fu_202[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_10 
       (.I0(\empty_85_fu_202_reg_n_12_[54] ),
        .I1(L_ACF_load_4_reg_2418[54]),
        .I2(\empty_85_fu_202_reg_n_12_[55] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[55]),
        .O(\empty_85_fu_202[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_11 
       (.I0(\empty_85_fu_202_reg_n_12_[53] ),
        .I1(L_ACF_load_4_reg_2418[53]),
        .I2(\empty_85_fu_202_reg_n_12_[54] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[54]),
        .O(\empty_85_fu_202[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_12 
       (.I0(\empty_85_fu_202_reg_n_12_[52] ),
        .I1(L_ACF_load_4_reg_2418[52]),
        .I2(\empty_85_fu_202_reg_n_12_[53] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[53]),
        .O(\empty_85_fu_202[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_13 
       (.I0(\empty_85_fu_202_reg_n_12_[51] ),
        .I1(L_ACF_load_4_reg_2418[51]),
        .I2(\empty_85_fu_202_reg_n_12_[52] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[52]),
        .O(\empty_85_fu_202[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_14 
       (.I0(\empty_85_fu_202_reg_n_12_[50] ),
        .I1(L_ACF_load_4_reg_2418[50]),
        .I2(\empty_85_fu_202_reg_n_12_[51] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[51]),
        .O(\empty_85_fu_202[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_15 
       (.I0(\empty_85_fu_202_reg_n_12_[49] ),
        .I1(L_ACF_load_4_reg_2418[49]),
        .I2(\empty_85_fu_202_reg_n_12_[50] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[50]),
        .O(\empty_85_fu_202[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_16 
       (.I0(\empty_85_fu_202_reg_n_12_[48] ),
        .I1(L_ACF_load_4_reg_2418[48]),
        .I2(\empty_85_fu_202_reg_n_12_[49] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[49]),
        .O(\empty_85_fu_202[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[55]_i_17 
       (.I0(\empty_85_fu_202_reg_n_12_[47] ),
        .I1(L_ACF_load_4_reg_2418[47]),
        .I2(\empty_85_fu_202_reg_n_12_[48] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[48]),
        .O(\empty_85_fu_202[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_2 
       (.I0(L_ACF_load_4_reg_2418[54]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[54] ),
        .O(\empty_85_fu_202[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_3 
       (.I0(L_ACF_load_4_reg_2418[53]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[53] ),
        .O(\empty_85_fu_202[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_4 
       (.I0(L_ACF_load_4_reg_2418[52]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[52] ),
        .O(\empty_85_fu_202[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_5 
       (.I0(L_ACF_load_4_reg_2418[51]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[51] ),
        .O(\empty_85_fu_202[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_6 
       (.I0(L_ACF_load_4_reg_2418[50]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[50] ),
        .O(\empty_85_fu_202[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_7 
       (.I0(L_ACF_load_4_reg_2418[49]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[49] ),
        .O(\empty_85_fu_202[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_8 
       (.I0(L_ACF_load_4_reg_2418[48]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[48] ),
        .O(\empty_85_fu_202[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[55]_i_9 
       (.I0(L_ACF_load_4_reg_2418[47]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[47] ),
        .O(\empty_85_fu_202[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_85_fu_202[63]_i_1 
       (.I0(\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .I1(ap_CS_fsm_state22),
        .O(empty_85_fu_202));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_10 
       (.I0(\empty_85_fu_202_reg_n_12_[62] ),
        .I1(L_ACF_load_4_reg_2418[62]),
        .I2(\empty_85_fu_202_reg_n_12_[63] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[63]),
        .O(\empty_85_fu_202[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_11 
       (.I0(\empty_85_fu_202_reg_n_12_[61] ),
        .I1(L_ACF_load_4_reg_2418[61]),
        .I2(\empty_85_fu_202_reg_n_12_[62] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[62]),
        .O(\empty_85_fu_202[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_12 
       (.I0(\empty_85_fu_202_reg_n_12_[60] ),
        .I1(L_ACF_load_4_reg_2418[60]),
        .I2(\empty_85_fu_202_reg_n_12_[61] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[61]),
        .O(\empty_85_fu_202[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_13 
       (.I0(\empty_85_fu_202_reg_n_12_[59] ),
        .I1(L_ACF_load_4_reg_2418[59]),
        .I2(\empty_85_fu_202_reg_n_12_[60] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[60]),
        .O(\empty_85_fu_202[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_14 
       (.I0(\empty_85_fu_202_reg_n_12_[58] ),
        .I1(L_ACF_load_4_reg_2418[58]),
        .I2(\empty_85_fu_202_reg_n_12_[59] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[59]),
        .O(\empty_85_fu_202[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_15 
       (.I0(\empty_85_fu_202_reg_n_12_[57] ),
        .I1(L_ACF_load_4_reg_2418[57]),
        .I2(\empty_85_fu_202_reg_n_12_[58] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[58]),
        .O(\empty_85_fu_202[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_16 
       (.I0(\empty_85_fu_202_reg_n_12_[56] ),
        .I1(L_ACF_load_4_reg_2418[56]),
        .I2(\empty_85_fu_202_reg_n_12_[57] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[57]),
        .O(\empty_85_fu_202[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_85_fu_202[63]_i_17 
       (.I0(\empty_85_fu_202_reg_n_12_[55] ),
        .I1(L_ACF_load_4_reg_2418[55]),
        .I2(\empty_85_fu_202_reg_n_12_[56] ),
        .I3(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I4(L_ACF_load_4_reg_2418[56]),
        .O(\empty_85_fu_202[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_3 
       (.I0(L_ACF_load_4_reg_2418[61]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[61] ),
        .O(\empty_85_fu_202[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_4 
       (.I0(L_ACF_load_4_reg_2418[60]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[60] ),
        .O(\empty_85_fu_202[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_5 
       (.I0(L_ACF_load_4_reg_2418[59]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[59] ),
        .O(\empty_85_fu_202[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_6 
       (.I0(L_ACF_load_4_reg_2418[58]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[58] ),
        .O(\empty_85_fu_202[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_7 
       (.I0(L_ACF_load_4_reg_2418[57]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[57] ),
        .O(\empty_85_fu_202[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_8 
       (.I0(L_ACF_load_4_reg_2418[56]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[56] ),
        .O(\empty_85_fu_202[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[63]_i_9 
       (.I0(L_ACF_load_4_reg_2418[55]),
        .I1(\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[55] ),
        .O(\empty_85_fu_202[63]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_17 
       (.I0(L_ACF_load_4_reg_2418[7]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[7] ),
        .O(\empty_85_fu_202[7]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_18 
       (.I0(L_ACF_load_4_reg_2418[6]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[6] ),
        .O(\empty_85_fu_202[7]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_19 
       (.I0(L_ACF_load_4_reg_2418[5]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[5] ),
        .O(\empty_85_fu_202[7]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_20 
       (.I0(L_ACF_load_4_reg_2418[4]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[4] ),
        .O(\empty_85_fu_202[7]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_21 
       (.I0(L_ACF_load_4_reg_2418[3]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[3] ),
        .O(\empty_85_fu_202[7]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_22 
       (.I0(L_ACF_load_4_reg_2418[2]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[2] ),
        .O(\empty_85_fu_202[7]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_85_fu_202[7]_i_23 
       (.I0(L_ACF_load_4_reg_2418[1]),
        .I1(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I2(\empty_85_fu_202_reg_n_12_[1] ),
        .O(\empty_85_fu_202[7]_i_23_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[0]),
        .Q(\empty_85_fu_202_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[10] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[10]),
        .Q(\empty_85_fu_202_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[11] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[11]),
        .Q(\empty_85_fu_202_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[12] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[12]),
        .Q(\empty_85_fu_202_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[13] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[13]),
        .Q(\empty_85_fu_202_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[14] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[14]),
        .Q(\empty_85_fu_202_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[15] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[15]),
        .Q(\empty_85_fu_202_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[16] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[16]),
        .Q(\empty_85_fu_202_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[17] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[17]),
        .Q(\empty_85_fu_202_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[18] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[18]),
        .Q(\empty_85_fu_202_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[19] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[19]),
        .Q(\empty_85_fu_202_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[1]),
        .Q(\empty_85_fu_202_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[20] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[20]),
        .Q(\empty_85_fu_202_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[21] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[21]),
        .Q(\empty_85_fu_202_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[22] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[22]),
        .Q(\empty_85_fu_202_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[23] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[23]),
        .Q(\empty_85_fu_202_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[24] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[24]),
        .Q(\empty_85_fu_202_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[25] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[25]),
        .Q(\empty_85_fu_202_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[26] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[26]),
        .Q(\empty_85_fu_202_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[27] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[27]),
        .Q(\empty_85_fu_202_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[28] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[28]),
        .Q(\empty_85_fu_202_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[29] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[29]),
        .Q(\empty_85_fu_202_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[2]),
        .Q(\empty_85_fu_202_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[30] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[30]),
        .Q(\empty_85_fu_202_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[31] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[31]),
        .Q(\empty_85_fu_202_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[32] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[32]),
        .Q(\empty_85_fu_202_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[33] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[33]),
        .Q(\empty_85_fu_202_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[34] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[34]),
        .Q(\empty_85_fu_202_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[35] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[35]),
        .Q(\empty_85_fu_202_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[36] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[36]),
        .Q(\empty_85_fu_202_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[37] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[37]),
        .Q(\empty_85_fu_202_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[38] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[38]),
        .Q(\empty_85_fu_202_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[39] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[39]),
        .Q(\empty_85_fu_202_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[3]),
        .Q(\empty_85_fu_202_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[40] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[40]),
        .Q(\empty_85_fu_202_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[41] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[41]),
        .Q(\empty_85_fu_202_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[42] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[42]),
        .Q(\empty_85_fu_202_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[43] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[43]),
        .Q(\empty_85_fu_202_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[44] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[44]),
        .Q(\empty_85_fu_202_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[45] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[45]),
        .Q(\empty_85_fu_202_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[46] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[46]),
        .Q(\empty_85_fu_202_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[47] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[47]),
        .Q(\empty_85_fu_202_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[48] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[48]),
        .Q(\empty_85_fu_202_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[49] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[49]),
        .Q(\empty_85_fu_202_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[4]),
        .Q(\empty_85_fu_202_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[50] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[50]),
        .Q(\empty_85_fu_202_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[51] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[51]),
        .Q(\empty_85_fu_202_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[52] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[52]),
        .Q(\empty_85_fu_202_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[53] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[53]),
        .Q(\empty_85_fu_202_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[54] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[54]),
        .Q(\empty_85_fu_202_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[55] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[55]),
        .Q(\empty_85_fu_202_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[56] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[56]),
        .Q(\empty_85_fu_202_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[57] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[57]),
        .Q(\empty_85_fu_202_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[58] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[58]),
        .Q(\empty_85_fu_202_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[59] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[59]),
        .Q(\empty_85_fu_202_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[5]),
        .Q(\empty_85_fu_202_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[60] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[60]),
        .Q(\empty_85_fu_202_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[61] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[61]),
        .Q(\empty_85_fu_202_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[62] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[62]),
        .Q(\empty_85_fu_202_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[63] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[63]),
        .Q(\empty_85_fu_202_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[6]),
        .Q(\empty_85_fu_202_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[7]),
        .Q(\empty_85_fu_202_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[8] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[8]),
        .Q(\empty_85_fu_202_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_85_fu_202_reg[9] 
       (.C(ap_clk),
        .CE(empty_85_fu_202),
        .D(empty_85_fu_2020_in[9]),
        .Q(\empty_85_fu_202_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[39]_i_10 
       (.I0(\empty_86_fu_206_reg_n_12_[38] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .I2(\empty_86_fu_206_reg_n_12_[39] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .O(\empty_86_fu_206[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[39]_i_11 
       (.I0(\empty_86_fu_206_reg_n_12_[37] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .I2(\empty_86_fu_206_reg_n_12_[38] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .O(\empty_86_fu_206[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[39]_i_12 
       (.I0(\empty_86_fu_206_reg_n_12_[36] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .I2(\empty_86_fu_206_reg_n_12_[37] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .O(\empty_86_fu_206[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[39]_i_13 
       (.I0(\empty_86_fu_206_reg_n_12_[35] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .I2(\empty_86_fu_206_reg_n_12_[36] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .O(\empty_86_fu_206[39]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[39]_i_14 
       (.I0(\empty_86_fu_206_reg_n_12_[34] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [34]),
        .I2(\empty_86_fu_206_reg_n_12_[35] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .O(\empty_86_fu_206[39]_i_14_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_2 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[38] ),
        .O(\empty_86_fu_206[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_20 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [31]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[31] ),
        .O(\empty_86_fu_206[39]_i_20_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_3 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[37] ),
        .O(\empty_86_fu_206[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_4 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[36] ),
        .O(\empty_86_fu_206[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_5 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[35] ),
        .O(\empty_86_fu_206[39]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_6 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [34]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[34] ),
        .O(\empty_86_fu_206[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_10 
       (.I0(\empty_86_fu_206_reg_n_12_[46] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .I2(\empty_86_fu_206_reg_n_12_[47] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .O(\empty_86_fu_206[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_11 
       (.I0(\empty_86_fu_206_reg_n_12_[45] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .I2(\empty_86_fu_206_reg_n_12_[46] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .O(\empty_86_fu_206[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_12 
       (.I0(\empty_86_fu_206_reg_n_12_[44] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .I2(\empty_86_fu_206_reg_n_12_[45] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .O(\empty_86_fu_206[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_13 
       (.I0(\empty_86_fu_206_reg_n_12_[43] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .I2(\empty_86_fu_206_reg_n_12_[44] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .O(\empty_86_fu_206[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_14 
       (.I0(\empty_86_fu_206_reg_n_12_[42] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .I2(\empty_86_fu_206_reg_n_12_[43] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .O(\empty_86_fu_206[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_15 
       (.I0(\empty_86_fu_206_reg_n_12_[41] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .I2(\empty_86_fu_206_reg_n_12_[42] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .O(\empty_86_fu_206[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_16 
       (.I0(\empty_86_fu_206_reg_n_12_[40] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .I2(\empty_86_fu_206_reg_n_12_[41] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .O(\empty_86_fu_206[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[47]_i_17 
       (.I0(\empty_86_fu_206_reg_n_12_[39] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .I2(\empty_86_fu_206_reg_n_12_[40] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .O(\empty_86_fu_206[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_2 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[46] ),
        .O(\empty_86_fu_206[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_3 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[45] ),
        .O(\empty_86_fu_206[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_4 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[44] ),
        .O(\empty_86_fu_206[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_5 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[43] ),
        .O(\empty_86_fu_206[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_6 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[42] ),
        .O(\empty_86_fu_206[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_7 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[41] ),
        .O(\empty_86_fu_206[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_8 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[40] ),
        .O(\empty_86_fu_206[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[47]_i_9 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[39] ),
        .O(\empty_86_fu_206[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_10 
       (.I0(\empty_86_fu_206_reg_n_12_[54] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .I2(\empty_86_fu_206_reg_n_12_[55] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .O(\empty_86_fu_206[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_11 
       (.I0(\empty_86_fu_206_reg_n_12_[53] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .I2(\empty_86_fu_206_reg_n_12_[54] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .O(\empty_86_fu_206[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_12 
       (.I0(\empty_86_fu_206_reg_n_12_[52] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .I2(\empty_86_fu_206_reg_n_12_[53] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .O(\empty_86_fu_206[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_13 
       (.I0(\empty_86_fu_206_reg_n_12_[51] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .I2(\empty_86_fu_206_reg_n_12_[52] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .O(\empty_86_fu_206[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_14 
       (.I0(\empty_86_fu_206_reg_n_12_[50] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .I2(\empty_86_fu_206_reg_n_12_[51] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .O(\empty_86_fu_206[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_15 
       (.I0(\empty_86_fu_206_reg_n_12_[49] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .I2(\empty_86_fu_206_reg_n_12_[50] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .O(\empty_86_fu_206[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_16 
       (.I0(\empty_86_fu_206_reg_n_12_[48] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .I2(\empty_86_fu_206_reg_n_12_[49] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .O(\empty_86_fu_206[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[55]_i_17 
       (.I0(\empty_86_fu_206_reg_n_12_[47] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .I2(\empty_86_fu_206_reg_n_12_[48] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .O(\empty_86_fu_206[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_2 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[54] ),
        .O(\empty_86_fu_206[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_3 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[53] ),
        .O(\empty_86_fu_206[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_4 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[52] ),
        .O(\empty_86_fu_206[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_5 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[51] ),
        .O(\empty_86_fu_206[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_6 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[50] ),
        .O(\empty_86_fu_206[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_7 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[49] ),
        .O(\empty_86_fu_206[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_8 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[48] ),
        .O(\empty_86_fu_206[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[55]_i_9 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[47] ),
        .O(\empty_86_fu_206[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_86_fu_206[63]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(Q[4]),
        .O(\empty_86_fu_206[63]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_10 
       (.I0(\empty_86_fu_206_reg_n_12_[62] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [62]),
        .I2(\empty_86_fu_206_reg_n_12_[63] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [63]),
        .O(\empty_86_fu_206[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_11 
       (.I0(\empty_86_fu_206_reg_n_12_[61] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .I2(\empty_86_fu_206_reg_n_12_[62] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [62]),
        .O(\empty_86_fu_206[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_12 
       (.I0(\empty_86_fu_206_reg_n_12_[60] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .I2(\empty_86_fu_206_reg_n_12_[61] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .O(\empty_86_fu_206[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_13 
       (.I0(\empty_86_fu_206_reg_n_12_[59] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .I2(\empty_86_fu_206_reg_n_12_[60] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .O(\empty_86_fu_206[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_14 
       (.I0(\empty_86_fu_206_reg_n_12_[58] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .I2(\empty_86_fu_206_reg_n_12_[59] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .O(\empty_86_fu_206[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_15 
       (.I0(\empty_86_fu_206_reg_n_12_[57] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .I2(\empty_86_fu_206_reg_n_12_[58] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .O(\empty_86_fu_206[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_16 
       (.I0(\empty_86_fu_206_reg_n_12_[56] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .I2(\empty_86_fu_206_reg_n_12_[57] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .O(\empty_86_fu_206[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \empty_86_fu_206[63]_i_17 
       (.I0(\empty_86_fu_206_reg_n_12_[55] ),
        .I1(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .I2(\empty_86_fu_206_reg_n_12_[56] ),
        .I3(Q[4]),
        .I4(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .O(\empty_86_fu_206[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_3 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[61] ),
        .O(\empty_86_fu_206[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_4 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[60] ),
        .O(\empty_86_fu_206[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_5 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[59] ),
        .O(\empty_86_fu_206[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_6 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[58] ),
        .O(\empty_86_fu_206[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_7 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[57] ),
        .O(\empty_86_fu_206[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_8 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[56] ),
        .O(\empty_86_fu_206[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[63]_i_9 
       (.I0(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .I1(Q[4]),
        .I2(\empty_86_fu_206_reg_n_12_[55] ),
        .O(\empty_86_fu_206[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[0]),
        .Q(\empty_86_fu_206_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[10] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[10]),
        .Q(\empty_86_fu_206_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[11] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[11]),
        .Q(\empty_86_fu_206_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[12] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[12]),
        .Q(\empty_86_fu_206_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[13] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[13]),
        .Q(\empty_86_fu_206_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[14] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[14]),
        .Q(\empty_86_fu_206_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[15] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[15]),
        .Q(\empty_86_fu_206_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[16] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[16]),
        .Q(\empty_86_fu_206_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[17] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[17]),
        .Q(\empty_86_fu_206_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[18] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[18]),
        .Q(\empty_86_fu_206_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[19] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[19]),
        .Q(\empty_86_fu_206_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[1]),
        .Q(\empty_86_fu_206_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[20] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[20]),
        .Q(\empty_86_fu_206_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[21] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[21]),
        .Q(\empty_86_fu_206_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[22] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[22]),
        .Q(\empty_86_fu_206_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[23] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[23]),
        .Q(\empty_86_fu_206_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[24] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[24]),
        .Q(\empty_86_fu_206_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[25] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[25]),
        .Q(\empty_86_fu_206_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[26] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[26]),
        .Q(\empty_86_fu_206_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[27] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[27]),
        .Q(\empty_86_fu_206_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[28] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[28]),
        .Q(\empty_86_fu_206_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[29] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[29]),
        .Q(\empty_86_fu_206_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[2]),
        .Q(\empty_86_fu_206_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[30] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[30]),
        .Q(\empty_86_fu_206_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[31] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[31]),
        .Q(\empty_86_fu_206_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[32] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[32]),
        .Q(\empty_86_fu_206_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[33] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[33]),
        .Q(\empty_86_fu_206_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[34] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[34]),
        .Q(\empty_86_fu_206_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[35] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[35]),
        .Q(\empty_86_fu_206_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[36] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[36]),
        .Q(\empty_86_fu_206_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[37] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[37]),
        .Q(\empty_86_fu_206_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[38] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[38]),
        .Q(\empty_86_fu_206_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[39] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[39]),
        .Q(\empty_86_fu_206_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[3]),
        .Q(\empty_86_fu_206_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[40] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[40]),
        .Q(\empty_86_fu_206_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[41] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[41]),
        .Q(\empty_86_fu_206_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[42] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[42]),
        .Q(\empty_86_fu_206_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[43] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[43]),
        .Q(\empty_86_fu_206_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[44] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[44]),
        .Q(\empty_86_fu_206_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[45] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[45]),
        .Q(\empty_86_fu_206_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[46] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[46]),
        .Q(\empty_86_fu_206_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[47] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[47]),
        .Q(\empty_86_fu_206_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[48] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[48]),
        .Q(\empty_86_fu_206_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[49] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[49]),
        .Q(\empty_86_fu_206_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[4]),
        .Q(\empty_86_fu_206_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[50] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[50]),
        .Q(\empty_86_fu_206_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[51] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[51]),
        .Q(\empty_86_fu_206_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[52] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[52]),
        .Q(\empty_86_fu_206_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[53] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[53]),
        .Q(\empty_86_fu_206_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[54] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[54]),
        .Q(\empty_86_fu_206_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[55] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[55]),
        .Q(\empty_86_fu_206_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[56] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[56]),
        .Q(\empty_86_fu_206_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[57] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[57]),
        .Q(\empty_86_fu_206_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[58] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[58]),
        .Q(\empty_86_fu_206_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[59] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[59]),
        .Q(\empty_86_fu_206_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[5]),
        .Q(\empty_86_fu_206_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[60] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[60]),
        .Q(\empty_86_fu_206_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[61] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[61]),
        .Q(\empty_86_fu_206_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[62] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[62]),
        .Q(\empty_86_fu_206_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[63] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[63]),
        .Q(\empty_86_fu_206_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[6]),
        .Q(\empty_86_fu_206_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[7]),
        .Q(\empty_86_fu_206_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[8] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[8]),
        .Q(\empty_86_fu_206_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_86_fu_206_reg[9] 
       (.C(ap_clk),
        .CE(\empty_86_fu_206[63]_i_1_n_12 ),
        .D(empty_86_fu_206[9]),
        .Q(\empty_86_fu_206_reg_n_12_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_87_fu_210[0]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state18),
        .O(\empty_87_fu_210[0]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_52),
        .Q(empty_87_fu_210_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[10] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_58),
        .Q(empty_87_fu_210_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[11] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_57),
        .Q(empty_87_fu_210_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[12] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_56),
        .Q(empty_87_fu_210_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[13] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_55),
        .Q(empty_87_fu_210_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[14] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_54),
        .Q(empty_87_fu_210_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[15] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_53),
        .Q(empty_87_fu_210_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[16] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_68),
        .Q(empty_87_fu_210_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[17] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_67),
        .Q(empty_87_fu_210_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[18] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_66),
        .Q(empty_87_fu_210_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[19] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_65),
        .Q(empty_87_fu_210_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_51),
        .Q(empty_87_fu_210_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[20] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_64),
        .Q(empty_87_fu_210_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[21] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_63),
        .Q(empty_87_fu_210_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[22] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_62),
        .Q(empty_87_fu_210_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[23] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_61),
        .Q(empty_87_fu_210_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[24] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_76),
        .Q(empty_87_fu_210_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[25] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_75),
        .Q(empty_87_fu_210_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[26] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_74),
        .Q(empty_87_fu_210_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[27] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_73),
        .Q(empty_87_fu_210_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[28] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_72),
        .Q(empty_87_fu_210_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[29] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_71),
        .Q(empty_87_fu_210_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_50),
        .Q(empty_87_fu_210_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[30] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_70),
        .Q(empty_87_fu_210_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[31] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_69),
        .Q(empty_87_fu_210_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[32] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_84),
        .Q(empty_87_fu_210_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[33] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_83),
        .Q(empty_87_fu_210_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[34] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_82),
        .Q(empty_87_fu_210_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[35] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_81),
        .Q(empty_87_fu_210_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[36] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_80),
        .Q(empty_87_fu_210_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[37] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_79),
        .Q(empty_87_fu_210_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[38] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_78),
        .Q(empty_87_fu_210_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[39] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_77),
        .Q(empty_87_fu_210_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_49),
        .Q(empty_87_fu_210_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[40] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_92),
        .Q(empty_87_fu_210_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[41] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_91),
        .Q(empty_87_fu_210_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[42] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_90),
        .Q(empty_87_fu_210_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[43] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_89),
        .Q(empty_87_fu_210_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[44] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_88),
        .Q(empty_87_fu_210_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[45] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_87),
        .Q(empty_87_fu_210_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[46] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_86),
        .Q(empty_87_fu_210_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[47] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_85),
        .Q(empty_87_fu_210_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[48] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_100),
        .Q(empty_87_fu_210_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[49] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_99),
        .Q(empty_87_fu_210_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_48),
        .Q(empty_87_fu_210_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[50] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_98),
        .Q(empty_87_fu_210_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[51] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_97),
        .Q(empty_87_fu_210_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[52] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_96),
        .Q(empty_87_fu_210_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[53] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_95),
        .Q(empty_87_fu_210_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[54] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_94),
        .Q(empty_87_fu_210_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[55] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_93),
        .Q(empty_87_fu_210_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[56] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_108),
        .Q(empty_87_fu_210_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[57] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_107),
        .Q(empty_87_fu_210_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[58] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_106),
        .Q(empty_87_fu_210_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[59] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_105),
        .Q(empty_87_fu_210_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_47),
        .Q(empty_87_fu_210_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[60] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_104),
        .Q(empty_87_fu_210_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[61] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_103),
        .Q(empty_87_fu_210_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[62] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_102),
        .Q(empty_87_fu_210_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[63] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_101),
        .Q(empty_87_fu_210_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_46),
        .Q(empty_87_fu_210_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_45),
        .Q(empty_87_fu_210_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[8] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_60),
        .Q(empty_87_fu_210_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_87_fu_210_reg[9] 
       (.C(ap_clk),
        .CE(\empty_87_fu_210[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U39_n_59),
        .Q(empty_87_fu_210_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_110),
        .I1(empty_88_fu_214_reg[7]),
        .I2(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [7]),
        .O(\empty_88_fu_214[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_111),
        .I1(empty_88_fu_214_reg[6]),
        .I2(\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [6]),
        .O(\empty_88_fu_214[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_112),
        .I1(empty_88_fu_214_reg[5]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [5]),
        .O(\empty_88_fu_214[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_113),
        .I1(empty_88_fu_214_reg[4]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [4]),
        .O(\empty_88_fu_214[0]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_114),
        .I1(empty_88_fu_214_reg[3]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [3]),
        .O(\empty_88_fu_214[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_115),
        .I1(empty_88_fu_214_reg[2]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [2]),
        .O(\empty_88_fu_214[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_116),
        .I1(empty_88_fu_214_reg[1]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [1]),
        .O(\empty_88_fu_214[0]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[0]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_117),
        .I1(empty_88_fu_214_reg[0]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [0]),
        .O(\empty_88_fu_214[0]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_94),
        .I1(empty_88_fu_214_reg[23]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [23]),
        .O(\empty_88_fu_214[16]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_95),
        .I1(empty_88_fu_214_reg[22]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [22]),
        .O(\empty_88_fu_214[16]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_96),
        .I1(empty_88_fu_214_reg[21]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [21]),
        .O(\empty_88_fu_214[16]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_97),
        .I1(empty_88_fu_214_reg[20]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [20]),
        .O(\empty_88_fu_214[16]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_98),
        .I1(empty_88_fu_214_reg[19]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [19]),
        .O(\empty_88_fu_214[16]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_99),
        .I1(empty_88_fu_214_reg[18]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [18]),
        .O(\empty_88_fu_214[16]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_100),
        .I1(empty_88_fu_214_reg[17]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [17]),
        .O(\empty_88_fu_214[16]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[16]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_101),
        .I1(empty_88_fu_214_reg[16]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [16]),
        .O(\empty_88_fu_214[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_86),
        .I1(empty_88_fu_214_reg[31]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [31]),
        .O(\empty_88_fu_214[24]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_87),
        .I1(empty_88_fu_214_reg[30]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [30]),
        .O(\empty_88_fu_214[24]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_88),
        .I1(empty_88_fu_214_reg[29]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [29]),
        .O(\empty_88_fu_214[24]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_89),
        .I1(empty_88_fu_214_reg[28]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [28]),
        .O(\empty_88_fu_214[24]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_90),
        .I1(empty_88_fu_214_reg[27]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [27]),
        .O(\empty_88_fu_214[24]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_91),
        .I1(empty_88_fu_214_reg[26]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [26]),
        .O(\empty_88_fu_214[24]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_92),
        .I1(empty_88_fu_214_reg[25]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [25]),
        .O(\empty_88_fu_214[24]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[24]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_93),
        .I1(empty_88_fu_214_reg[24]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [24]),
        .O(\empty_88_fu_214[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[39]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [39]),
        .O(\empty_88_fu_214[32]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[38]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [38]),
        .O(\empty_88_fu_214[32]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[37]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [37]),
        .O(\empty_88_fu_214[32]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[36]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [36]),
        .O(\empty_88_fu_214[32]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[35]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [35]),
        .O(\empty_88_fu_214[32]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[34]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [34]),
        .O(\empty_88_fu_214[32]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[33]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [33]),
        .O(\empty_88_fu_214[32]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[32]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[32]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [32]),
        .O(\empty_88_fu_214[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[47]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [47]),
        .O(\empty_88_fu_214[40]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[46]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [46]),
        .O(\empty_88_fu_214[40]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[45]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [45]),
        .O(\empty_88_fu_214[40]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[44]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [44]),
        .O(\empty_88_fu_214[40]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[43]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [43]),
        .O(\empty_88_fu_214[40]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[42]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [42]),
        .O(\empty_88_fu_214[40]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[41]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [41]),
        .O(\empty_88_fu_214[40]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[40]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[40]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [40]),
        .O(\empty_88_fu_214[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[55]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [55]),
        .O(\empty_88_fu_214[48]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[54]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [54]),
        .O(\empty_88_fu_214[48]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[53]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [53]),
        .O(\empty_88_fu_214[48]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[52]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [52]),
        .O(\empty_88_fu_214[48]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[51]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [51]),
        .O(\empty_88_fu_214[48]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[50]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [50]),
        .O(\empty_88_fu_214[48]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[49]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [49]),
        .O(\empty_88_fu_214[48]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[48]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[48]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [48]),
        .O(\empty_88_fu_214[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[63]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [63]),
        .O(\empty_88_fu_214[56]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[62]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [62]),
        .O(\empty_88_fu_214[56]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[61]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [61]),
        .O(\empty_88_fu_214[56]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[60]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [60]),
        .O(\empty_88_fu_214[56]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[59]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [59]),
        .O(\empty_88_fu_214[56]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[58]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [58]),
        .O(\empty_88_fu_214[56]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[57]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [57]),
        .O(\empty_88_fu_214[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[56]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_85),
        .I1(empty_88_fu_214_reg[56]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [56]),
        .O(\empty_88_fu_214[56]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_2 
       (.I0(mul_ln126_reg_2525_reg_n_102),
        .I1(empty_88_fu_214_reg[15]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [15]),
        .O(\empty_88_fu_214[8]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_3 
       (.I0(mul_ln126_reg_2525_reg_n_103),
        .I1(empty_88_fu_214_reg[14]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [14]),
        .O(\empty_88_fu_214[8]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_4 
       (.I0(mul_ln126_reg_2525_reg_n_104),
        .I1(empty_88_fu_214_reg[13]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [13]),
        .O(\empty_88_fu_214[8]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_5 
       (.I0(mul_ln126_reg_2525_reg_n_105),
        .I1(empty_88_fu_214_reg[12]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [12]),
        .O(\empty_88_fu_214[8]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_6 
       (.I0(mul_ln126_reg_2525_reg_n_106),
        .I1(empty_88_fu_214_reg[11]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [11]),
        .O(\empty_88_fu_214[8]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_7 
       (.I0(mul_ln126_reg_2525_reg_n_107),
        .I1(empty_88_fu_214_reg[10]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [10]),
        .O(\empty_88_fu_214[8]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_8 
       (.I0(mul_ln126_reg_2525_reg_n_108),
        .I1(empty_88_fu_214_reg[9]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [9]),
        .O(\empty_88_fu_214[8]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_88_fu_214[8]_i_9 
       (.I0(mul_ln126_reg_2525_reg_n_109),
        .I1(empty_88_fu_214_reg[8]),
        .I2(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .I3(\L_ACF_load_2_reg_2379_reg[63]_0 [8]),
        .O(\empty_88_fu_214[8]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[0]_i_1_n_12 ,\empty_88_fu_214_reg[0]_i_1_n_13 ,\empty_88_fu_214_reg[0]_i_1_n_14 ,\empty_88_fu_214_reg[0]_i_1_n_15 ,\empty_88_fu_214_reg[0]_i_1_n_16 ,\empty_88_fu_214_reg[0]_i_1_n_17 ,\empty_88_fu_214_reg[0]_i_1_n_18 ,\empty_88_fu_214_reg[0]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_110,mul_ln126_reg_2525_reg_n_111,mul_ln126_reg_2525_reg_n_112,mul_ln126_reg_2525_reg_n_113,mul_ln126_reg_2525_reg_n_114,mul_ln126_reg_2525_reg_n_115,mul_ln126_reg_2525_reg_n_116,mul_ln126_reg_2525_reg_n_117}),
        .O({\empty_88_fu_214_reg[0]_i_1_n_20 ,\empty_88_fu_214_reg[0]_i_1_n_21 ,\empty_88_fu_214_reg[0]_i_1_n_22 ,\empty_88_fu_214_reg[0]_i_1_n_23 ,\empty_88_fu_214_reg[0]_i_1_n_24 ,\empty_88_fu_214_reg[0]_i_1_n_25 ,\empty_88_fu_214_reg[0]_i_1_n_26 ,\empty_88_fu_214_reg[0]_i_1_n_27 }),
        .S({\empty_88_fu_214[0]_i_2_n_12 ,\empty_88_fu_214[0]_i_3_n_12 ,\empty_88_fu_214[0]_i_4_n_12 ,\empty_88_fu_214[0]_i_5_n_12 ,\empty_88_fu_214[0]_i_6_n_12 ,\empty_88_fu_214[0]_i_7_n_12 ,\empty_88_fu_214[0]_i_8_n_12 ,\empty_88_fu_214[0]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[16]_i_1 
       (.CI(\empty_88_fu_214_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[16]_i_1_n_12 ,\empty_88_fu_214_reg[16]_i_1_n_13 ,\empty_88_fu_214_reg[16]_i_1_n_14 ,\empty_88_fu_214_reg[16]_i_1_n_15 ,\empty_88_fu_214_reg[16]_i_1_n_16 ,\empty_88_fu_214_reg[16]_i_1_n_17 ,\empty_88_fu_214_reg[16]_i_1_n_18 ,\empty_88_fu_214_reg[16]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_94,mul_ln126_reg_2525_reg_n_95,mul_ln126_reg_2525_reg_n_96,mul_ln126_reg_2525_reg_n_97,mul_ln126_reg_2525_reg_n_98,mul_ln126_reg_2525_reg_n_99,mul_ln126_reg_2525_reg_n_100,mul_ln126_reg_2525_reg_n_101}),
        .O({\empty_88_fu_214_reg[16]_i_1_n_20 ,\empty_88_fu_214_reg[16]_i_1_n_21 ,\empty_88_fu_214_reg[16]_i_1_n_22 ,\empty_88_fu_214_reg[16]_i_1_n_23 ,\empty_88_fu_214_reg[16]_i_1_n_24 ,\empty_88_fu_214_reg[16]_i_1_n_25 ,\empty_88_fu_214_reg[16]_i_1_n_26 ,\empty_88_fu_214_reg[16]_i_1_n_27 }),
        .S({\empty_88_fu_214[16]_i_2_n_12 ,\empty_88_fu_214[16]_i_3_n_12 ,\empty_88_fu_214[16]_i_4_n_12 ,\empty_88_fu_214[16]_i_5_n_12 ,\empty_88_fu_214[16]_i_6_n_12 ,\empty_88_fu_214[16]_i_7_n_12 ,\empty_88_fu_214[16]_i_8_n_12 ,\empty_88_fu_214[16]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[16]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[24]_i_1 
       (.CI(\empty_88_fu_214_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[24]_i_1_n_12 ,\empty_88_fu_214_reg[24]_i_1_n_13 ,\empty_88_fu_214_reg[24]_i_1_n_14 ,\empty_88_fu_214_reg[24]_i_1_n_15 ,\empty_88_fu_214_reg[24]_i_1_n_16 ,\empty_88_fu_214_reg[24]_i_1_n_17 ,\empty_88_fu_214_reg[24]_i_1_n_18 ,\empty_88_fu_214_reg[24]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_86,mul_ln126_reg_2525_reg_n_87,mul_ln126_reg_2525_reg_n_88,mul_ln126_reg_2525_reg_n_89,mul_ln126_reg_2525_reg_n_90,mul_ln126_reg_2525_reg_n_91,mul_ln126_reg_2525_reg_n_92,mul_ln126_reg_2525_reg_n_93}),
        .O({\empty_88_fu_214_reg[24]_i_1_n_20 ,\empty_88_fu_214_reg[24]_i_1_n_21 ,\empty_88_fu_214_reg[24]_i_1_n_22 ,\empty_88_fu_214_reg[24]_i_1_n_23 ,\empty_88_fu_214_reg[24]_i_1_n_24 ,\empty_88_fu_214_reg[24]_i_1_n_25 ,\empty_88_fu_214_reg[24]_i_1_n_26 ,\empty_88_fu_214_reg[24]_i_1_n_27 }),
        .S({\empty_88_fu_214[24]_i_2_n_12 ,\empty_88_fu_214[24]_i_3_n_12 ,\empty_88_fu_214[24]_i_4_n_12 ,\empty_88_fu_214[24]_i_5_n_12 ,\empty_88_fu_214[24]_i_6_n_12 ,\empty_88_fu_214[24]_i_7_n_12 ,\empty_88_fu_214[24]_i_8_n_12 ,\empty_88_fu_214[24]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[24]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[32]_i_1 
       (.CI(\empty_88_fu_214_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[32]_i_1_n_12 ,\empty_88_fu_214_reg[32]_i_1_n_13 ,\empty_88_fu_214_reg[32]_i_1_n_14 ,\empty_88_fu_214_reg[32]_i_1_n_15 ,\empty_88_fu_214_reg[32]_i_1_n_16 ,\empty_88_fu_214_reg[32]_i_1_n_17 ,\empty_88_fu_214_reg[32]_i_1_n_18 ,\empty_88_fu_214_reg[32]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85}),
        .O({\empty_88_fu_214_reg[32]_i_1_n_20 ,\empty_88_fu_214_reg[32]_i_1_n_21 ,\empty_88_fu_214_reg[32]_i_1_n_22 ,\empty_88_fu_214_reg[32]_i_1_n_23 ,\empty_88_fu_214_reg[32]_i_1_n_24 ,\empty_88_fu_214_reg[32]_i_1_n_25 ,\empty_88_fu_214_reg[32]_i_1_n_26 ,\empty_88_fu_214_reg[32]_i_1_n_27 }),
        .S({\empty_88_fu_214[32]_i_2_n_12 ,\empty_88_fu_214[32]_i_3_n_12 ,\empty_88_fu_214[32]_i_4_n_12 ,\empty_88_fu_214[32]_i_5_n_12 ,\empty_88_fu_214[32]_i_6_n_12 ,\empty_88_fu_214[32]_i_7_n_12 ,\empty_88_fu_214[32]_i_8_n_12 ,\empty_88_fu_214[32]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[32]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[40]_i_1 
       (.CI(\empty_88_fu_214_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[40]_i_1_n_12 ,\empty_88_fu_214_reg[40]_i_1_n_13 ,\empty_88_fu_214_reg[40]_i_1_n_14 ,\empty_88_fu_214_reg[40]_i_1_n_15 ,\empty_88_fu_214_reg[40]_i_1_n_16 ,\empty_88_fu_214_reg[40]_i_1_n_17 ,\empty_88_fu_214_reg[40]_i_1_n_18 ,\empty_88_fu_214_reg[40]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85}),
        .O({\empty_88_fu_214_reg[40]_i_1_n_20 ,\empty_88_fu_214_reg[40]_i_1_n_21 ,\empty_88_fu_214_reg[40]_i_1_n_22 ,\empty_88_fu_214_reg[40]_i_1_n_23 ,\empty_88_fu_214_reg[40]_i_1_n_24 ,\empty_88_fu_214_reg[40]_i_1_n_25 ,\empty_88_fu_214_reg[40]_i_1_n_26 ,\empty_88_fu_214_reg[40]_i_1_n_27 }),
        .S({\empty_88_fu_214[40]_i_2_n_12 ,\empty_88_fu_214[40]_i_3_n_12 ,\empty_88_fu_214[40]_i_4_n_12 ,\empty_88_fu_214[40]_i_5_n_12 ,\empty_88_fu_214[40]_i_6_n_12 ,\empty_88_fu_214[40]_i_7_n_12 ,\empty_88_fu_214[40]_i_8_n_12 ,\empty_88_fu_214[40]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[40]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[48]_i_1 
       (.CI(\empty_88_fu_214_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[48]_i_1_n_12 ,\empty_88_fu_214_reg[48]_i_1_n_13 ,\empty_88_fu_214_reg[48]_i_1_n_14 ,\empty_88_fu_214_reg[48]_i_1_n_15 ,\empty_88_fu_214_reg[48]_i_1_n_16 ,\empty_88_fu_214_reg[48]_i_1_n_17 ,\empty_88_fu_214_reg[48]_i_1_n_18 ,\empty_88_fu_214_reg[48]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85}),
        .O({\empty_88_fu_214_reg[48]_i_1_n_20 ,\empty_88_fu_214_reg[48]_i_1_n_21 ,\empty_88_fu_214_reg[48]_i_1_n_22 ,\empty_88_fu_214_reg[48]_i_1_n_23 ,\empty_88_fu_214_reg[48]_i_1_n_24 ,\empty_88_fu_214_reg[48]_i_1_n_25 ,\empty_88_fu_214_reg[48]_i_1_n_26 ,\empty_88_fu_214_reg[48]_i_1_n_27 }),
        .S({\empty_88_fu_214[48]_i_2_n_12 ,\empty_88_fu_214[48]_i_3_n_12 ,\empty_88_fu_214[48]_i_4_n_12 ,\empty_88_fu_214[48]_i_5_n_12 ,\empty_88_fu_214[48]_i_6_n_12 ,\empty_88_fu_214[48]_i_7_n_12 ,\empty_88_fu_214[48]_i_8_n_12 ,\empty_88_fu_214[48]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[48]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[56]_i_1 
       (.CI(\empty_88_fu_214_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_88_fu_214_reg[56]_i_1_CO_UNCONNECTED [7],\empty_88_fu_214_reg[56]_i_1_n_13 ,\empty_88_fu_214_reg[56]_i_1_n_14 ,\empty_88_fu_214_reg[56]_i_1_n_15 ,\empty_88_fu_214_reg[56]_i_1_n_16 ,\empty_88_fu_214_reg[56]_i_1_n_17 ,\empty_88_fu_214_reg[56]_i_1_n_18 ,\empty_88_fu_214_reg[56]_i_1_n_19 }),
        .DI({1'b0,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_85}),
        .O({\empty_88_fu_214_reg[56]_i_1_n_20 ,\empty_88_fu_214_reg[56]_i_1_n_21 ,\empty_88_fu_214_reg[56]_i_1_n_22 ,\empty_88_fu_214_reg[56]_i_1_n_23 ,\empty_88_fu_214_reg[56]_i_1_n_24 ,\empty_88_fu_214_reg[56]_i_1_n_25 ,\empty_88_fu_214_reg[56]_i_1_n_26 ,\empty_88_fu_214_reg[56]_i_1_n_27 }),
        .S({\empty_88_fu_214[56]_i_2_n_12 ,\empty_88_fu_214[56]_i_3_n_12 ,\empty_88_fu_214[56]_i_4_n_12 ,\empty_88_fu_214[56]_i_5_n_12 ,\empty_88_fu_214[56]_i_6_n_12 ,\empty_88_fu_214[56]_i_7_n_12 ,\empty_88_fu_214[56]_i_8_n_12 ,\empty_88_fu_214[56]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_25 ),
        .Q(empty_88_fu_214_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_24 ),
        .Q(empty_88_fu_214_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_23 ),
        .Q(empty_88_fu_214_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_22 ),
        .Q(empty_88_fu_214_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[56]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_21 ),
        .Q(empty_88_fu_214_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[0]_i_1_n_20 ),
        .Q(empty_88_fu_214_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_27 ),
        .Q(empty_88_fu_214_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_88_fu_214_reg[8]_i_1 
       (.CI(\empty_88_fu_214_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_88_fu_214_reg[8]_i_1_n_12 ,\empty_88_fu_214_reg[8]_i_1_n_13 ,\empty_88_fu_214_reg[8]_i_1_n_14 ,\empty_88_fu_214_reg[8]_i_1_n_15 ,\empty_88_fu_214_reg[8]_i_1_n_16 ,\empty_88_fu_214_reg[8]_i_1_n_17 ,\empty_88_fu_214_reg[8]_i_1_n_18 ,\empty_88_fu_214_reg[8]_i_1_n_19 }),
        .DI({mul_ln126_reg_2525_reg_n_102,mul_ln126_reg_2525_reg_n_103,mul_ln126_reg_2525_reg_n_104,mul_ln126_reg_2525_reg_n_105,mul_ln126_reg_2525_reg_n_106,mul_ln126_reg_2525_reg_n_107,mul_ln126_reg_2525_reg_n_108,mul_ln126_reg_2525_reg_n_109}),
        .O({\empty_88_fu_214_reg[8]_i_1_n_20 ,\empty_88_fu_214_reg[8]_i_1_n_21 ,\empty_88_fu_214_reg[8]_i_1_n_22 ,\empty_88_fu_214_reg[8]_i_1_n_23 ,\empty_88_fu_214_reg[8]_i_1_n_24 ,\empty_88_fu_214_reg[8]_i_1_n_25 ,\empty_88_fu_214_reg[8]_i_1_n_26 ,\empty_88_fu_214_reg[8]_i_1_n_27 }),
        .S({\empty_88_fu_214[8]_i_2_n_12 ,\empty_88_fu_214[8]_i_3_n_12 ,\empty_88_fu_214[8]_i_4_n_12 ,\empty_88_fu_214[8]_i_5_n_12 ,\empty_88_fu_214[8]_i_6_n_12 ,\empty_88_fu_214[8]_i_7_n_12 ,\empty_88_fu_214[8]_i_8_n_12 ,\empty_88_fu_214[8]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_88_fu_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(\empty_88_fu_214_reg[8]_i_1_n_26 ),
        .Q(empty_88_fu_214_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_94),
        .Q(empty_89_fu_218_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_100),
        .Q(empty_89_fu_218_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_99),
        .Q(empty_89_fu_218_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_98),
        .Q(empty_89_fu_218_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_97),
        .Q(empty_89_fu_218_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_96),
        .Q(empty_89_fu_218_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_95),
        .Q(empty_89_fu_218_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_110),
        .Q(empty_89_fu_218_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_109),
        .Q(empty_89_fu_218_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_108),
        .Q(empty_89_fu_218_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_107),
        .Q(empty_89_fu_218_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_93),
        .Q(empty_89_fu_218_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_106),
        .Q(empty_89_fu_218_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_105),
        .Q(empty_89_fu_218_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_104),
        .Q(empty_89_fu_218_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_103),
        .Q(empty_89_fu_218_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_118),
        .Q(empty_89_fu_218_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_117),
        .Q(empty_89_fu_218_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_116),
        .Q(empty_89_fu_218_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_115),
        .Q(empty_89_fu_218_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_114),
        .Q(empty_89_fu_218_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_113),
        .Q(empty_89_fu_218_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_92),
        .Q(empty_89_fu_218_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_112),
        .Q(empty_89_fu_218_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_111),
        .Q(empty_89_fu_218_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_126),
        .Q(empty_89_fu_218_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_125),
        .Q(empty_89_fu_218_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_124),
        .Q(empty_89_fu_218_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_123),
        .Q(empty_89_fu_218_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_122),
        .Q(empty_89_fu_218_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_121),
        .Q(empty_89_fu_218_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_120),
        .Q(empty_89_fu_218_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_119),
        .Q(empty_89_fu_218_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_91),
        .Q(empty_89_fu_218_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_134),
        .Q(empty_89_fu_218_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_133),
        .Q(empty_89_fu_218_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_132),
        .Q(empty_89_fu_218_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_131),
        .Q(empty_89_fu_218_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_130),
        .Q(empty_89_fu_218_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_129),
        .Q(empty_89_fu_218_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_128),
        .Q(empty_89_fu_218_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_127),
        .Q(empty_89_fu_218_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_142),
        .Q(empty_89_fu_218_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_141),
        .Q(empty_89_fu_218_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_90),
        .Q(empty_89_fu_218_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_140),
        .Q(empty_89_fu_218_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_139),
        .Q(empty_89_fu_218_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_138),
        .Q(empty_89_fu_218_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_137),
        .Q(empty_89_fu_218_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_136),
        .Q(empty_89_fu_218_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_135),
        .Q(empty_89_fu_218_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_150),
        .Q(empty_89_fu_218_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_149),
        .Q(empty_89_fu_218_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_148),
        .Q(empty_89_fu_218_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_147),
        .Q(empty_89_fu_218_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_89),
        .Q(empty_89_fu_218_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_146),
        .Q(empty_89_fu_218_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_145),
        .Q(empty_89_fu_218_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_144),
        .Q(empty_89_fu_218_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_143),
        .Q(empty_89_fu_218_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_88),
        .Q(empty_89_fu_218_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_87),
        .Q(empty_89_fu_218_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_102),
        .Q(empty_89_fu_218_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_89_fu_218_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[18]),
        .D(mul_16s_16s_32_1_1_U19_n_101),
        .Q(empty_89_fu_218_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBBBF000)) 
    grp_Autocorrelation_fu_103_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[31]_i_2_n_12 ),
        .I1(ap_CS_fsm_state31),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_start),
        .I4(grp_Autocorrelation_fu_103_ap_start_reg),
        .O(\ap_CS_fsm_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_182[0]_i_1 
       (.I0(i_fu_182_reg[0]),
        .O(i_11_fu_1513_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_182[1]_i_1 
       (.I0(i_fu_182_reg[0]),
        .I1(i_fu_182_reg[1]),
        .O(i_11_fu_1513_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_182[2]_i_1 
       (.I0(i_fu_182_reg[2]),
        .I1(i_fu_182_reg[1]),
        .I2(i_fu_182_reg[0]),
        .O(i_11_fu_1513_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_182[3]_i_1 
       (.I0(i_fu_182_reg[3]),
        .I1(i_fu_182_reg[0]),
        .I2(i_fu_182_reg[1]),
        .I3(i_fu_182_reg[2]),
        .O(i_11_fu_1513_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_182[4]_i_1 
       (.I0(i_fu_182_reg[4]),
        .I1(i_fu_182_reg[2]),
        .I2(i_fu_182_reg[1]),
        .I3(i_fu_182_reg[0]),
        .I4(i_fu_182_reg[3]),
        .O(i_11_fu_1513_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_182[5]_i_1 
       (.I0(i_fu_182_reg[5]),
        .I1(i_fu_182_reg[3]),
        .I2(i_fu_182_reg[0]),
        .I3(i_fu_182_reg[1]),
        .I4(i_fu_182_reg[2]),
        .I5(i_fu_182_reg[4]),
        .O(i_11_fu_1513_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_182[6]_i_1 
       (.I0(i_fu_182_reg[6]),
        .I1(\i_fu_182[7]_i_2_n_12 ),
        .O(i_11_fu_1513_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_182[7]_i_1 
       (.I0(i_fu_182_reg[7]),
        .I1(\i_fu_182[7]_i_2_n_12 ),
        .I2(i_fu_182_reg[6]),
        .O(i_11_fu_1513_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_182[7]_i_2 
       (.I0(i_fu_182_reg[5]),
        .I1(i_fu_182_reg[3]),
        .I2(i_fu_182_reg[0]),
        .I3(i_fu_182_reg[1]),
        .I4(i_fu_182_reg[2]),
        .I5(i_fu_182_reg[4]),
        .O(\i_fu_182[7]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[0]),
        .Q(i_fu_182_reg[0]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[1]),
        .Q(i_fu_182_reg[1]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[2]),
        .Q(i_fu_182_reg[2]),
        .R(ap_NS_fsm[11]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[3]),
        .Q(i_fu_182_reg[3]),
        .S(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[4]),
        .Q(i_fu_182_reg[4]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[5]),
        .Q(i_fu_182_reg[5]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[6]),
        .Q(i_fu_182_reg[6]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(i_11_fu_1513_p2[7]),
        .Q(i_fu_182_reg[7]),
        .R(ap_NS_fsm[11]));
  LUT3 #(
    .INIT(8'h3A)) 
    \icmp_ln57_reg_2061[0]_i_1 
       (.I0(\icmp_ln57_reg_2061_reg[0]_0 ),
        .I1(\and_ln107_reg_2086[0]_i_2_n_12 ),
        .I2(Q[0]),
        .O(\icmp_ln57_reg_2061[0]_i_1_n_12 ));
  FDRE \icmp_ln57_reg_2061_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln57_reg_2061[0]_i_1_n_12 ),
        .Q(\icmp_ln57_reg_2061_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln62_1_reg_2117_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(icmp_ln62_1_fu_1005_p2),
        .Q(\icmp_ln62_1_reg_2117_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \icmp_ln62_reg_2113_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(icmp_ln62_fu_983_p2),
        .Q(icmp_ln62_reg_2113),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx77_fu_226[0]_i_1 
       (.I0(idx77_fu_226_reg[0]),
        .O(add_ln152_fu_1876_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx77_fu_226[1]_i_1 
       (.I0(idx77_fu_226_reg[0]),
        .I1(idx77_fu_226_reg[1]),
        .O(add_ln152_fu_1876_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx77_fu_226[2]_i_1 
       (.I0(idx77_fu_226_reg[2]),
        .I1(idx77_fu_226_reg[1]),
        .I2(idx77_fu_226_reg[0]),
        .O(add_ln152_fu_1876_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx77_fu_226[3]_i_1 
       (.I0(idx77_fu_226_reg[3]),
        .I1(idx77_fu_226_reg[0]),
        .I2(idx77_fu_226_reg[1]),
        .I3(idx77_fu_226_reg[2]),
        .O(add_ln152_fu_1876_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx77_fu_226[4]_i_1 
       (.I0(idx77_fu_226_reg[4]),
        .I1(idx77_fu_226_reg[3]),
        .I2(idx77_fu_226_reg[2]),
        .I3(idx77_fu_226_reg[1]),
        .I4(idx77_fu_226_reg[0]),
        .O(add_ln152_fu_1876_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idx77_fu_226[5]_i_1 
       (.I0(idx77_fu_226_reg[5]),
        .I1(idx77_fu_226_reg[4]),
        .I2(idx77_fu_226_reg[0]),
        .I3(idx77_fu_226_reg[1]),
        .I4(idx77_fu_226_reg[2]),
        .I5(idx77_fu_226_reg[3]),
        .O(add_ln152_fu_1876_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx77_fu_226[6]_i_1 
       (.I0(idx77_fu_226_reg[6]),
        .I1(\idx77_fu_226[7]_i_3_n_12 ),
        .O(add_ln152_fu_1876_p2[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \idx77_fu_226[7]_i_1 
       (.I0(icmp_ln62_reg_2113),
        .I1(ap_CS_fsm_state29),
        .I2(tmp_34_fu_1824_p3),
        .O(\idx77_fu_226[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx77_fu_226[7]_i_2 
       (.I0(idx77_fu_226_reg[7]),
        .I1(\idx77_fu_226[7]_i_3_n_12 ),
        .I2(idx77_fu_226_reg[6]),
        .O(add_ln152_fu_1876_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \idx77_fu_226[7]_i_3 
       (.I0(idx77_fu_226_reg[4]),
        .I1(idx77_fu_226_reg[0]),
        .I2(idx77_fu_226_reg[1]),
        .I3(idx77_fu_226_reg[2]),
        .I4(idx77_fu_226_reg[3]),
        .I5(idx77_fu_226_reg[5]),
        .O(\idx77_fu_226[7]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[0]),
        .Q(idx77_fu_226_reg[0]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[1]),
        .Q(idx77_fu_226_reg[1]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[2]),
        .Q(idx77_fu_226_reg[2]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[3]),
        .Q(idx77_fu_226_reg[3]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[4]),
        .Q(idx77_fu_226_reg[4]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[5]),
        .Q(idx77_fu_226_reg[5]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[6]),
        .Q(idx77_fu_226_reg[6]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx77_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[31]_i_1_n_12 ),
        .D(add_ln152_fu_1876_p2[7]),
        .Q(idx77_fu_226_reg[7]),
        .R(\idx77_fu_226[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[0]),
        .Q(idx_fu_178_reg[0]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[1]),
        .Q(idx_fu_178_reg[1]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[2]),
        .Q(idx_fu_178_reg[2]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[3]),
        .Q(idx_fu_178_reg[3]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[4]),
        .Q(idx_fu_178_reg[4]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[5]),
        .Q(idx_fu_178_reg[5]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[6]),
        .Q(idx_fu_178_reg[6]),
        .R(ap_NS_fsm[11]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[19]_i_1_n_12 ),
        .D(add_ln139_fu_1496_p2[7]),
        .Q(idx_fu_178_reg[7]),
        .R(ap_NS_fsm[11]));
  FDRE \idx_load_reg_2541_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[0]),
        .Q(idx_load_reg_2541[0]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[1]),
        .Q(idx_load_reg_2541[1]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[2]),
        .Q(idx_load_reg_2541[2]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[3]),
        .Q(idx_load_reg_2541[3]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[4]),
        .Q(idx_load_reg_2541[4]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[5]),
        .Q(idx_load_reg_2541[5]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[6]),
        .Q(idx_load_reg_2541[6]),
        .R(1'b0));
  FDRE \idx_load_reg_2541_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(idx_fu_178_reg[7]),
        .Q(idx_load_reg_2541[7]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[0]),
        .Q(indata_addr_19_reg_2646[0]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[1]),
        .Q(indata_addr_19_reg_2646[1]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[2]),
        .Q(indata_addr_19_reg_2646[2]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[3]),
        .Q(indata_addr_19_reg_2646[3]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[4]),
        .Q(indata_addr_19_reg_2646[4]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[5]),
        .Q(indata_addr_19_reg_2646[5]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[6]),
        .Q(indata_addr_19_reg_2646[6]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2646_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(idx77_fu_226_reg[7]),
        .Q(indata_addr_19_reg_2646[7]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[0]),
        .Q(indata_addr_1_reg_2136[0]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[1]),
        .Q(indata_addr_1_reg_2136[1]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[2]),
        .Q(indata_addr_1_reg_2136[2]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[3]),
        .Q(indata_addr_1_reg_2136[3]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[4]),
        .Q(indata_addr_1_reg_2136[4]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[5]),
        .Q(indata_addr_1_reg_2136[5]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[6]),
        .Q(indata_addr_1_reg_2136[6]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_2136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_170_reg[7]),
        .Q(indata_addr_1_reg_2136[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    \indata_address0[0]_INST_0 
       (.I0(\indata_address0[0]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[0]_INST_0_i_2_n_12 ),
        .I2(idx_load_reg_2541[0]),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(add_ln139_reg_2555[0]),
        .O(indata_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8BCFFFFF)) 
    \indata_address0[0]_INST_0_i_1 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_fu_166_reg[0]),
        .I3(k_2_fu_170_reg[0]),
        .I4(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I5(\indata_address0[0]_INST_0_i_3_n_12 ),
        .O(\indata_address0[0]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h4F4F4F444F444F44)) 
    \indata_address0[0]_INST_0_i_2 
       (.I0(idx_load_reg_2541[0]),
        .I1(indata_ce1_INST_0_i_1_n_12),
        .I2(indata_ce0_INST_0_i_1_n_12),
        .I3(Q[3]),
        .I4(indata_addr_1_reg_2136[0]),
        .I5(Q[2]),
        .O(\indata_address0[0]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address0[0]_INST_0_i_3 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state12),
        .I2(Q[3]),
        .O(\indata_address0[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFBEAEAEAEAEAFBEA)) 
    \indata_address0[1]_INST_0 
       (.I0(\indata_address0[1]_INST_0_i_1_n_12 ),
        .I1(ap_CS_fsm_state23),
        .I2(add_ln139_reg_2555[1]),
        .I3(ap_CS_fsm_state22),
        .I4(idx_load_reg_2541[0]),
        .I5(idx_load_reg_2541[1]),
        .O(indata_address0[1]));
  LUT6 #(
    .INIT(64'h282882AA00000000)) 
    \indata_address0[1]_INST_0_i_1 
       (.I0(\indata_address0[1]_INST_0_i_2_n_12 ),
        .I1(idx_load_reg_2541[1]),
        .I2(idx_load_reg_2541[0]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(indata_ce0_INST_0_i_2_n_12),
        .O(\indata_address0[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h3F3F3F3F3F373337)) 
    \indata_address0[1]_INST_0_i_2 
       (.I0(\indata_address0[1]_INST_0_i_3_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state12),
        .I3(Q[2]),
        .I4(indata_addr_1_reg_2136[1]),
        .I5(Q[3]),
        .O(\indata_address0[1]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8CBF)) 
    \indata_address0[1]_INST_0_i_3 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[1]),
        .I3(k_fu_166_reg[1]),
        .O(\indata_address0[1]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFF0FF404F000F404)) 
    \indata_address0[2]_INST_0 
       (.I0(\indata_address0[2]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[2]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state23),
        .I3(add_ln139_reg_2555[2]),
        .I4(ap_CS_fsm_state22),
        .I5(\indata_address0[2]_INST_0_i_3_n_12 ),
        .O(indata_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h0AAEE440)) 
    \indata_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(idx_load_reg_2541[1]),
        .I3(idx_load_reg_2541[0]),
        .I4(idx_load_reg_2541[2]),
        .O(\indata_address0[2]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF00C5FFFFFFFF)) 
    \indata_address0[2]_INST_0_i_2 
       (.I0(\indata_address0[2]_INST_0_i_4_n_12 ),
        .I1(indata_addr_1_reg_2136[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ap_CS_fsm_state12),
        .I5(\indata_address0[7]_INST_0_i_2_n_12 ),
        .O(\indata_address0[2]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \indata_address0[2]_INST_0_i_3 
       (.I0(idx_load_reg_2541[2]),
        .I1(idx_load_reg_2541[0]),
        .I2(idx_load_reg_2541[1]),
        .O(\indata_address0[2]_INST_0_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h8CBF)) 
    \indata_address0[2]_INST_0_i_4 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[2]),
        .I3(k_fu_166_reg[2]),
        .O(\indata_address0[2]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0001)) 
    \indata_address0[3]_INST_0 
       (.I0(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I1(\indata_address0[3]_INST_0_i_1_n_12 ),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state23),
        .I4(\indata_address0[3]_INST_0_i_2_n_12 ),
        .I5(\indata_address0[3]_INST_0_i_3_n_12 ),
        .O(indata_address0[3]));
  LUT6 #(
    .INIT(64'hFDDC0223FDDD5777)) 
    \indata_address0[3]_INST_0_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(idx_load_reg_2541[2]),
        .I2(idx_load_reg_2541[0]),
        .I3(idx_load_reg_2541[1]),
        .I4(idx_load_reg_2541[3]),
        .I5(ap_CS_fsm_state20),
        .O(\indata_address0[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000F7F4F3F0)) 
    \indata_address0[3]_INST_0_i_2 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(Q[2]),
        .I3(k_fu_166_reg[3]),
        .I4(k_2_fu_170_reg[3]),
        .I5(\indata_address0[3]_INST_0_i_5_n_12 ),
        .O(\indata_address0[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h88B8B8B8B8888888)) 
    \indata_address0[3]_INST_0_i_3 
       (.I0(add_ln139_reg_2555[3]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(\indata_address0[6]_INST_0_i_5_n_12 ),
        .I4(idx_load_reg_2541[2]),
        .I5(idx_load_reg_2541[3]),
        .O(\indata_address0[3]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h55555555555D5555)) 
    \indata_address0[3]_INST_0_i_4 
       (.I0(\icmp_ln62_1_reg_2117_reg_n_12_[0] ),
        .I1(\indata_address0[3]_INST_0_i_6_n_12 ),
        .I2(k_2_fu_170_reg[1]),
        .I3(k_2_fu_170_reg[0]),
        .I4(k_2_fu_170_reg[7]),
        .I5(k_2_fu_170_reg[2]),
        .O(\indata_address0[3]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \indata_address0[3]_INST_0_i_5 
       (.I0(ap_CS_fsm_state12),
        .I1(Q[3]),
        .I2(indata_addr_1_reg_2136[3]),
        .I3(Q[2]),
        .O(\indata_address0[3]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \indata_address0[3]_INST_0_i_6 
       (.I0(k_2_fu_170_reg[6]),
        .I1(k_2_fu_170_reg[4]),
        .I2(k_2_fu_170_reg[5]),
        .I3(k_2_fu_170_reg[3]),
        .O(\indata_address0[3]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFF100000FF10)) 
    \indata_address0[4]_INST_0 
       (.I0(\indata_address0[4]_INST_0_i_1_n_12 ),
        .I1(ap_CS_fsm_state22),
        .I2(\indata_address0[4]_INST_0_i_2_n_12 ),
        .I3(\indata_address0[4]_INST_0_i_3_n_12 ),
        .I4(ap_CS_fsm_state23),
        .I5(add_ln139_reg_2555[4]),
        .O(indata_address0[4]));
  LUT6 #(
    .INIT(64'h5A665AFF5A665A00)) 
    \indata_address0[4]_INST_0_i_1 
       (.I0(idx_load_reg_2541[4]),
        .I1(\indata_address0[4]_INST_0_i_4_n_12 ),
        .I2(\indata_address0[4]_INST_0_i_5_n_12 ),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state13),
        .O(\indata_address0[4]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h10110000FFFFFFFF)) 
    \indata_address0[4]_INST_0_i_2 
       (.I0(ap_CS_fsm_state12),
        .I1(Q[3]),
        .I2(indata_addr_1_reg_2136[4]),
        .I3(Q[2]),
        .I4(\indata_address0[4]_INST_0_i_6_n_12 ),
        .I5(\indata_address0[7]_INST_0_i_2_n_12 ),
        .O(\indata_address0[4]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h2A2A2AAA80808000)) 
    \indata_address0[4]_INST_0_i_3 
       (.I0(ap_CS_fsm_state22),
        .I1(idx_load_reg_2541[3]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[0]),
        .I4(idx_load_reg_2541[1]),
        .I5(idx_load_reg_2541[4]),
        .O(\indata_address0[4]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \indata_address0[4]_INST_0_i_4 
       (.I0(idx_load_reg_2541[1]),
        .I1(idx_load_reg_2541[0]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[3]),
        .O(\indata_address0[4]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \indata_address0[4]_INST_0_i_5 
       (.I0(idx_load_reg_2541[1]),
        .I1(idx_load_reg_2541[0]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[3]),
        .O(\indata_address0[4]_INST_0_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF7340)) 
    \indata_address0[4]_INST_0_i_6 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[4]),
        .I3(k_fu_166_reg[4]),
        .I4(Q[2]),
        .O(\indata_address0[4]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    \indata_address0[5]_INST_0 
       (.I0(\indata_address0[5]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[5]_INST_0_i_2_n_12 ),
        .I2(\indata_address0[5]_INST_0_i_3_n_12 ),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(add_ln139_reg_2555[5]),
        .O(indata_address0[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCC0CCC88)) 
    \indata_address0[5]_INST_0_i_1 
       (.I0(\indata_address0[5]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_2136[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ap_CS_fsm_state12),
        .O(\indata_address0[5]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hF0F0D11D0F0FD11D)) 
    \indata_address0[5]_INST_0_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state20),
        .I2(idx_load_reg_2541[5]),
        .I3(\indata_address0[5]_INST_0_i_5_n_12 ),
        .I4(ap_CS_fsm_state21),
        .I5(\indata_address0[5]_INST_0_i_6_n_12 ),
        .O(\indata_address0[5]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h9555955595555555)) 
    \indata_address0[5]_INST_0_i_3 
       (.I0(idx_load_reg_2541[5]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[3]),
        .I3(idx_load_reg_2541[2]),
        .I4(idx_load_reg_2541[0]),
        .I5(idx_load_reg_2541[1]),
        .O(\indata_address0[5]_INST_0_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h8CBF)) 
    \indata_address0[5]_INST_0_i_4 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[5]),
        .I3(k_fu_166_reg[5]),
        .O(\indata_address0[5]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h5557FFFF)) 
    \indata_address0[5]_INST_0_i_5 
       (.I0(idx_load_reg_2541[3]),
        .I1(idx_load_reg_2541[2]),
        .I2(idx_load_reg_2541[0]),
        .I3(idx_load_reg_2541[1]),
        .I4(idx_load_reg_2541[4]),
        .O(\indata_address0[5]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h5777FFFF)) 
    \indata_address0[5]_INST_0_i_6 
       (.I0(idx_load_reg_2541[3]),
        .I1(idx_load_reg_2541[2]),
        .I2(idx_load_reg_2541[0]),
        .I3(idx_load_reg_2541[1]),
        .I4(idx_load_reg_2541[4]),
        .O(\indata_address0[5]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    \indata_address0[6]_INST_0 
       (.I0(\indata_address0[6]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[6]_INST_0_i_2_n_12 ),
        .I2(\indata_address0[6]_INST_0_i_3_n_12 ),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(add_ln139_reg_2555[6]),
        .O(indata_address0[6]));
  LUT6 #(
    .INIT(64'hA8AAA8A8AAAAAAAA)) 
    \indata_address0[6]_INST_0_i_1 
       (.I0(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I1(ap_CS_fsm_state12),
        .I2(Q[3]),
        .I3(indata_addr_1_reg_2136[6]),
        .I4(Q[2]),
        .I5(\indata_address0[6]_INST_0_i_4_n_12 ),
        .O(\indata_address0[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h33333C55CCCC3C55)) 
    \indata_address0[6]_INST_0_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(idx_load_reg_2541[6]),
        .I2(\indata_address0[7]_INST_0_i_7_n_12 ),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(\indata_address0[7]_INST_0_i_6_n_12 ),
        .O(\indata_address0[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \indata_address0[6]_INST_0_i_3 
       (.I0(idx_load_reg_2541[6]),
        .I1(idx_load_reg_2541[5]),
        .I2(\indata_address0[6]_INST_0_i_5_n_12 ),
        .I3(idx_load_reg_2541[2]),
        .I4(idx_load_reg_2541[3]),
        .I5(idx_load_reg_2541[4]),
        .O(\indata_address0[6]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF7340)) 
    \indata_address0[6]_INST_0_i_4 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[6]),
        .I3(k_fu_166_reg[6]),
        .I4(Q[2]),
        .O(\indata_address0[6]_INST_0_i_4_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \indata_address0[6]_INST_0_i_5 
       (.I0(idx_load_reg_2541[1]),
        .I1(idx_load_reg_2541[0]),
        .O(\indata_address0[6]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \indata_address0[7]_INST_0 
       (.I0(\indata_address0[7]_INST_0_i_1_n_12 ),
        .I1(ap_CS_fsm_state22),
        .I2(ap_CS_fsm_state23),
        .I3(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I4(\indata_address0[7]_INST_0_i_3_n_12 ),
        .I5(\indata_address0[7]_INST_0_i_4_n_12 ),
        .O(indata_address0[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCC0CCC88)) 
    \indata_address0[7]_INST_0_i_1 
       (.I0(\indata_address0[7]_INST_0_i_5_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_2136[7]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ap_CS_fsm_state12),
        .O(\indata_address0[7]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \indata_address0[7]_INST_0_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .O(\indata_address0[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h4474FCFCB8880000)) 
    \indata_address0[7]_INST_0_i_3 
       (.I0(\indata_address0[7]_INST_0_i_6_n_12 ),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .I3(\indata_address0[7]_INST_0_i_7_n_12 ),
        .I4(idx_load_reg_2541[6]),
        .I5(idx_load_reg_2541[7]),
        .O(\indata_address0[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hB8B888B88888B888)) 
    \indata_address0[7]_INST_0_i_4 
       (.I0(add_ln139_reg_2555[7]),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(idx_load_reg_2541[6]),
        .I4(\indata_address0[7]_INST_0_i_8_n_12 ),
        .I5(idx_load_reg_2541[7]),
        .O(\indata_address0[7]_INST_0_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h8CBF)) 
    \indata_address0[7]_INST_0_i_5 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state5),
        .I2(k_2_fu_170_reg[7]),
        .I3(k_fu_166_reg[7]),
        .O(\indata_address0[7]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h8888800000000000)) 
    \indata_address0[7]_INST_0_i_6 
       (.I0(idx_load_reg_2541[5]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[1]),
        .I3(idx_load_reg_2541[0]),
        .I4(idx_load_reg_2541[2]),
        .I5(idx_load_reg_2541[3]),
        .O(\indata_address0[7]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \indata_address0[7]_INST_0_i_7 
       (.I0(idx_load_reg_2541[5]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[1]),
        .I3(idx_load_reg_2541[0]),
        .I4(idx_load_reg_2541[2]),
        .I5(idx_load_reg_2541[3]),
        .O(\indata_address0[7]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \indata_address0[7]_INST_0_i_8 
       (.I0(idx_load_reg_2541[4]),
        .I1(idx_load_reg_2541[3]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[0]),
        .I4(idx_load_reg_2541[1]),
        .I5(idx_load_reg_2541[5]),
        .O(\indata_address0[7]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \indata_address1[0]_INST_0 
       (.I0(indata_addr_19_reg_2646[0]),
        .I1(Q[5]),
        .I2(\indata_address1[0]_INST_0_i_1_n_12 ),
        .I3(ap_CS_fsm_state13),
        .I4(reg_599),
        .I5(\indata_address1[0]_INST_0_i_3_n_12 ),
        .O(indata_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indata_address1[0]_INST_0_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[0]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC0C5C5)) 
    \indata_address1[0]_INST_0_i_3 
       (.I0(\indata_address1[0]_INST_0_i_4_n_12 ),
        .I1(idx77_fu_226_reg[0]),
        .I2(ap_CS_fsm_state31),
        .I3(idx_load_reg_2541[0]),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state22),
        .O(\indata_address1[0]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h54575757)) 
    \indata_address1[0]_INST_0_i_4 
       (.I0(idx_load_reg_2541[0]),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .I4(idx_fu_178_reg[0]),
        .O(\indata_address1[0]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \indata_address1[1]_INST_0 
       (.I0(indata_addr_19_reg_2646[1]),
        .I1(Q[5]),
        .I2(\indata_address1[1]_INST_0_i_1_n_12 ),
        .I3(\indata_address1[1]_INST_0_i_2_n_12 ),
        .I4(\indata_address1[1]_INST_0_i_3_n_12 ),
        .O(indata_address1[1]));
  LUT6 #(
    .INIT(64'h10111010FFFFFFFF)) 
    \indata_address1[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(indata_ce1_INST_0_i_1_n_12),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state12),
        .I5(\indata_address1[4]_INST_0_i_3_n_12 ),
        .O(\indata_address1[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hF0FB0F0B)) 
    \indata_address1[1]_INST_0_i_2 
       (.I0(idx_fu_178_reg[1]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(idx_load_reg_2541[1]),
        .O(\indata_address1[1]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAAC3C0)) 
    \indata_address1[1]_INST_0_i_3 
       (.I0(idx77_fu_226_reg[1]),
        .I1(ap_CS_fsm_state23),
        .I2(idx_load_reg_2541[1]),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state31),
        .O(\indata_address1[1]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \indata_address1[2]_INST_0 
       (.I0(indata_addr_19_reg_2646[2]),
        .I1(Q[5]),
        .I2(\indata_address1[2]_INST_0_i_1_n_12 ),
        .I3(\indata_address1[2]_INST_0_i_2_n_12 ),
        .I4(\indata_address1[2]_INST_0_i_3_n_12 ),
        .O(indata_address1[2]));
  LUT6 #(
    .INIT(64'hFA0AFA0AF606F000)) 
    \indata_address1[2]_INST_0_i_1 
       (.I0(idx_load_reg_2541[2]),
        .I1(idx_load_reg_2541[1]),
        .I2(ap_CS_fsm_state31),
        .I3(idx77_fu_226_reg[2]),
        .I4(ap_CS_fsm_state22),
        .I5(ap_CS_fsm_state23),
        .O(\indata_address1[2]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h10101011FFFFFFFF)) 
    \indata_address1[2]_INST_0_i_2 
       (.I0(ap_CS_fsm_state19),
        .I1(indata_ce1_INST_0_i_1_n_12),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state13),
        .I5(\indata_address1[4]_INST_0_i_3_n_12 ),
        .O(\indata_address1[2]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000AAF3FFFF55F3)) 
    \indata_address1[2]_INST_0_i_3 
       (.I0(idx_load_reg_2541[1]),
        .I1(ap_CS_fsm_state19),
        .I2(idx_fu_178_reg[2]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(idx_load_reg_2541[2]),
        .O(\indata_address1[2]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_address1[3]_INST_0 
       (.I0(indata_addr_19_reg_2646[3]),
        .I1(Q[5]),
        .I2(\indata_address1[3]_INST_0_i_1_n_12 ),
        .O(indata_address1[3]));
  LUT6 #(
    .INIT(64'h88888888CCCCCC0F)) 
    \indata_address1[3]_INST_0_i_1 
       (.I0(idx77_fu_226_reg[3]),
        .I1(\indata_address1[3]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[3]_INST_0_i_3_n_12 ),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state31),
        .O(\indata_address1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF700080)) 
    \indata_address1[3]_INST_0_i_2 
       (.I0(idx_load_reg_2541[1]),
        .I1(idx_load_reg_2541[2]),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state23),
        .I4(idx_load_reg_2541[3]),
        .I5(ap_CS_fsm_state31),
        .O(\indata_address1[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFBBBBF)) 
    \indata_address1[3]_INST_0_i_3 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(idx_load_reg_2541[1]),
        .I3(idx_load_reg_2541[2]),
        .I4(idx_load_reg_2541[3]),
        .I5(\indata_address1[3]_INST_0_i_4_n_12 ),
        .O(\indata_address1[3]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h66006600660F6600)) 
    \indata_address1[3]_INST_0_i_4 
       (.I0(idx_load_reg_2541[2]),
        .I1(idx_load_reg_2541[3]),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(ap_CS_fsm_state19),
        .I5(idx_fu_178_reg[3]),
        .O(\indata_address1[3]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBB8B8888)) 
    \indata_address1[4]_INST_0 
       (.I0(indata_addr_19_reg_2646[4]),
        .I1(Q[5]),
        .I2(\indata_address1[4]_INST_0_i_1_n_12 ),
        .I3(\indata_address1[4]_INST_0_i_2_n_12 ),
        .I4(\indata_address1[4]_INST_0_i_3_n_12 ),
        .I5(\indata_address1[4]_INST_0_i_4_n_12 ),
        .O(indata_address1[4]));
  LUT6 #(
    .INIT(64'hFBBFFBBFFBBFBFBF)) 
    \indata_address1[4]_INST_0_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(idx_load_reg_2541[4]),
        .I3(idx_load_reg_2541[3]),
        .I4(idx_load_reg_2541[1]),
        .I5(idx_load_reg_2541[2]),
        .O(\indata_address1[4]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h909090FF90FF9090)) 
    \indata_address1[4]_INST_0_i_2 
       (.I0(idx_load_reg_2541[4]),
        .I1(\indata_address1[4]_INST_0_i_5_n_12 ),
        .I2(ap_CS_fsm_state21),
        .I3(\indata_address1[4]_INST_0_i_6_n_12 ),
        .I4(idx_fu_178_reg[3]),
        .I5(idx_fu_178_reg[4]),
        .O(\indata_address1[4]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \indata_address1[4]_INST_0_i_3 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state31),
        .O(\indata_address1[4]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFEEC00000EEC0)) 
    \indata_address1[4]_INST_0_i_4 
       (.I0(idx_load_reg_2541[4]),
        .I1(\indata_address1[4]_INST_0_i_7_n_12 ),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state31),
        .I5(idx77_fu_226_reg[4]),
        .O(\indata_address1[4]_INST_0_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \indata_address1[4]_INST_0_i_5 
       (.I0(idx_load_reg_2541[2]),
        .I1(idx_load_reg_2541[3]),
        .O(\indata_address1[4]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \indata_address1[4]_INST_0_i_6 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state19),
        .O(\indata_address1[4]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0440404040404040)) 
    \indata_address1[4]_INST_0_i_7 
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .I2(idx_load_reg_2541[4]),
        .I3(idx_load_reg_2541[2]),
        .I4(idx_load_reg_2541[3]),
        .I5(idx_load_reg_2541[1]),
        .O(\indata_address1[4]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \indata_address1[5]_INST_0 
       (.I0(indata_addr_19_reg_2646[5]),
        .I1(Q[5]),
        .I2(\indata_address1[5]_INST_0_i_1_n_12 ),
        .I3(indata_ce0_INST_0_i_2_n_12),
        .I4(ap_CS_fsm_state31),
        .I5(\indata_address1[5]_INST_0_i_2_n_12 ),
        .O(indata_address1[5]));
  LUT6 #(
    .INIT(64'h00070F070F0B000B)) 
    \indata_address1[5]_INST_0_i_1 
       (.I0(\indata_address1[5]_INST_0_i_3_n_12 ),
        .I1(ap_CS_fsm_state20),
        .I2(\indata_address1[5]_INST_0_i_4_n_12 ),
        .I3(ap_CS_fsm_state21),
        .I4(\indata_address1[5]_INST_0_i_5_n_12 ),
        .I5(idx_load_reg_2541[5]),
        .O(\indata_address1[5]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAA300000AA30)) 
    \indata_address1[5]_INST_0_i_2 
       (.I0(idx_load_reg_2541[5]),
        .I1(\indata_address1[5]_INST_0_i_6_n_12 ),
        .I2(ap_CS_fsm_state22),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state31),
        .I5(idx77_fu_226_reg[5]),
        .O(\indata_address1[5]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \indata_address1[5]_INST_0_i_3 
       (.I0(idx_load_reg_2541[3]),
        .I1(idx_load_reg_2541[1]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[4]),
        .O(\indata_address1[5]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0010100010001000)) 
    \indata_address1[5]_INST_0_i_4 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state19),
        .I3(idx_fu_178_reg[5]),
        .I4(idx_fu_178_reg[4]),
        .I5(idx_fu_178_reg[3]),
        .O(\indata_address1[5]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \indata_address1[5]_INST_0_i_5 
       (.I0(idx_load_reg_2541[3]),
        .I1(idx_load_reg_2541[2]),
        .I2(idx_load_reg_2541[4]),
        .O(\indata_address1[5]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h80007FFFFFFFFFFF)) 
    \indata_address1[5]_INST_0_i_6 
       (.I0(idx_load_reg_2541[1]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[3]),
        .I4(idx_load_reg_2541[5]),
        .I5(ap_CS_fsm_state22),
        .O(\indata_address1[5]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \indata_address1[6]_INST_0 
       (.I0(indata_addr_19_reg_2646[6]),
        .I1(Q[5]),
        .I2(\indata_address1[6]_INST_0_i_1_n_12 ),
        .I3(\indata_address1[6]_INST_0_i_2_n_12 ),
        .I4(idx77_fu_226_reg[6]),
        .I5(ap_CS_fsm_state31),
        .O(indata_address1[6]));
  LUT6 #(
    .INIT(64'h88888A888A888888)) 
    \indata_address1[6]_INST_0_i_1 
       (.I0(\indata_address1[4]_INST_0_i_3_n_12 ),
        .I1(\indata_address1[6]_INST_0_i_3_n_12 ),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(idx_load_reg_2541[6]),
        .I5(\indata_address1[6]_INST_0_i_4_n_12 ),
        .O(\indata_address1[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h3002302030203020)) 
    \indata_address1[6]_INST_0_i_2 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state31),
        .I2(idx_load_reg_2541[6]),
        .I3(ap_CS_fsm_state23),
        .I4(idx_load_reg_2541[1]),
        .I5(\indata_address1[6]_INST_0_i_5_n_12 ),
        .O(\indata_address1[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h606060FF60FF6060)) 
    \indata_address1[6]_INST_0_i_3 
       (.I0(idx_load_reg_2541[6]),
        .I1(\indata_address1[6]_INST_0_i_5_n_12 ),
        .I2(ap_CS_fsm_state21),
        .I3(\indata_address1[4]_INST_0_i_6_n_12 ),
        .I4(\indata_address1[6]_INST_0_i_6_n_12 ),
        .I5(idx_fu_178_reg[6]),
        .O(\indata_address1[6]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \indata_address1[6]_INST_0_i_4 
       (.I0(idx_load_reg_2541[5]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[1]),
        .I4(idx_load_reg_2541[3]),
        .O(\indata_address1[6]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indata_address1[6]_INST_0_i_5 
       (.I0(idx_load_reg_2541[5]),
        .I1(idx_load_reg_2541[4]),
        .I2(idx_load_reg_2541[2]),
        .I3(idx_load_reg_2541[3]),
        .O(\indata_address1[6]_INST_0_i_5_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \indata_address1[6]_INST_0_i_6 
       (.I0(idx_fu_178_reg[5]),
        .I1(idx_fu_178_reg[4]),
        .I2(idx_fu_178_reg[3]),
        .O(\indata_address1[6]_INST_0_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_address1[7]_INST_0 
       (.I0(indata_addr_19_reg_2646[7]),
        .I1(Q[5]),
        .I2(\indata_address1[7]_INST_0_i_1_n_12 ),
        .O(indata_address1[7]));
  LUT6 #(
    .INIT(64'h88888888CCCCCC0F)) 
    \indata_address1[7]_INST_0_i_1 
       (.I0(idx77_fu_226_reg[7]),
        .I1(\indata_address1[7]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I3(ap_CS_fsm_state22),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state31),
        .O(\indata_address1[7]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F044C0)) 
    \indata_address1[7]_INST_0_i_2 
       (.I0(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state22),
        .I2(idx_load_reg_2541[7]),
        .I3(idx_load_reg_2541[1]),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state31),
        .O(\indata_address1[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF87FF)) 
    \indata_address1[7]_INST_0_i_3 
       (.I0(\indata_address1[6]_INST_0_i_4_n_12 ),
        .I1(idx_load_reg_2541[6]),
        .I2(idx_load_reg_2541[7]),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .I5(\indata_address1[7]_INST_0_i_5_n_12 ),
        .O(\indata_address1[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \indata_address1[7]_INST_0_i_4 
       (.I0(idx_load_reg_2541[7]),
        .I1(idx_load_reg_2541[6]),
        .I2(idx_load_reg_2541[5]),
        .I3(idx_load_reg_2541[4]),
        .I4(idx_load_reg_2541[2]),
        .I5(idx_load_reg_2541[3]),
        .O(\indata_address1[7]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h505C50505050505C)) 
    \indata_address1[7]_INST_0_i_5 
       (.I0(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(\indata_address1[7]_INST_0_i_6_n_12 ),
        .I5(idx_fu_178_reg[7]),
        .O(\indata_address1[7]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indata_address1[7]_INST_0_i_6 
       (.I0(idx_fu_178_reg[6]),
        .I1(idx_fu_178_reg[3]),
        .I2(idx_fu_178_reg[4]),
        .I3(idx_fu_178_reg[5]),
        .O(\indata_address1[7]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    indata_ce0_INST_0
       (.I0(indata_ce0_INST_0_i_1_n_12),
        .I1(indata_ce0_INST_0_i_2_n_12),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state5),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(indata_ce0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    indata_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state13),
        .O(indata_ce0_INST_0_i_1_n_12));
  LUT2 #(
    .INIT(4'h1)) 
    indata_ce0_INST_0_i_2
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state22),
        .O(indata_ce0_INST_0_i_2_n_12));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    indata_ce1_INST_0
       (.I0(Q[5]),
        .I1(indata_ce1_INST_0_i_1_n_12),
        .I2(Q[3]),
        .I3(ap_CS_fsm_state12),
        .I4(indata_ce1_INST_0_i_2_n_12),
        .I5(\indata_address1[4]_INST_0_i_3_n_12 ),
        .O(indata_ce1));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    indata_ce1_INST_0_i_1
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .O(indata_ce1_INST_0_i_1_n_12));
  LUT3 #(
    .INIT(8'h01)) 
    indata_ce1_INST_0_i_2
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state19),
        .O(indata_ce1_INST_0_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \indata_d1[0]_INST_0 
       (.I0(zext_ln152_reg_2638[1]),
        .I1(indata_q1[0]),
        .I2(zext_ln152_reg_2638[2]),
        .I3(zext_ln152_reg_2638[0]),
        .O(indata_d1[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[10]_INST_0 
       (.I0(\indata_d1[10]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[11]_INST_0_i_1_n_12 ),
        .O(indata_d1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[10]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(indata_q1[7]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[5]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[9]),
        .O(\indata_d1[10]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[11]_INST_0 
       (.I0(\indata_d1[11]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[12]_INST_0_i_1_n_12 ),
        .O(indata_d1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[11]_INST_0_i_1 
       (.I0(indata_q1[4]),
        .I1(indata_q1[8]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[6]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[10]),
        .O(\indata_d1[11]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[12]_INST_0 
       (.I0(\indata_d1[12]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[13]_INST_0_i_1_n_12 ),
        .O(indata_d1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[12]_INST_0_i_1 
       (.I0(indata_q1[5]),
        .I1(indata_q1[9]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[7]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[11]),
        .O(\indata_d1[12]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[13]_INST_0 
       (.I0(\indata_d1[13]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[14]_INST_0_i_1_n_12 ),
        .O(indata_d1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[13]_INST_0_i_1 
       (.I0(indata_q1[6]),
        .I1(indata_q1[10]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[8]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[12]),
        .O(\indata_d1[13]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[14]_INST_0 
       (.I0(\indata_d1[14]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[15]_INST_0_i_1_n_12 ),
        .O(indata_d1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[14]_INST_0_i_1 
       (.I0(indata_q1[7]),
        .I1(indata_q1[11]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[9]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[13]),
        .O(\indata_d1[14]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[15]_INST_0 
       (.I0(\indata_d1[15]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[15]_INST_0_i_2_n_12 ),
        .O(indata_d1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_1 
       (.I0(indata_q1[8]),
        .I1(indata_q1[12]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[10]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[14]),
        .O(\indata_d1[15]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_2 
       (.I0(indata_q1[9]),
        .I1(indata_q1[13]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[11]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[15]),
        .O(\indata_d1[15]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \indata_d1[1]_INST_0 
       (.I0(indata_q1[0]),
        .I1(zext_ln152_reg_2638[0]),
        .I2(zext_ln152_reg_2638[2]),
        .I3(indata_q1[1]),
        .I4(zext_ln152_reg_2638[1]),
        .O(indata_d1[1]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \indata_d1[2]_INST_0 
       (.I0(indata_q1[1]),
        .I1(zext_ln152_reg_2638[0]),
        .I2(indata_q1[0]),
        .I3(zext_ln152_reg_2638[1]),
        .I4(indata_q1[2]),
        .I5(zext_ln152_reg_2638[2]),
        .O(indata_d1[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[3]_INST_0 
       (.I0(indata_q1[0]),
        .I1(zext_ln152_reg_2638[1]),
        .I2(indata_q1[2]),
        .I3(zext_ln152_reg_2638[2]),
        .I4(zext_ln152_reg_2638[0]),
        .I5(\indata_d1[3]_INST_0_i_1_n_12 ),
        .O(indata_d1[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d1[3]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(zext_ln152_reg_2638[1]),
        .I2(indata_q1[3]),
        .I3(zext_ln152_reg_2638[2]),
        .O(\indata_d1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[4]_INST_0 
       (.I0(indata_q1[1]),
        .I1(zext_ln152_reg_2638[1]),
        .I2(indata_q1[3]),
        .I3(zext_ln152_reg_2638[2]),
        .I4(zext_ln152_reg_2638[0]),
        .I5(\indata_d1[5]_INST_0_i_1_n_12 ),
        .O(indata_d1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[5]_INST_0 
       (.I0(\indata_d1[5]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[6]_INST_0_i_1_n_12 ),
        .O(indata_d1[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[5]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(zext_ln152_reg_2638[1]),
        .I2(indata_q1[0]),
        .I3(zext_ln152_reg_2638[2]),
        .I4(indata_q1[4]),
        .O(\indata_d1[5]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[6]_INST_0 
       (.I0(\indata_d1[6]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[7]_INST_0_i_1_n_12 ),
        .O(indata_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[6]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(zext_ln152_reg_2638[1]),
        .I2(indata_q1[1]),
        .I3(zext_ln152_reg_2638[2]),
        .I4(indata_q1[5]),
        .O(\indata_d1[6]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[7]_INST_0 
       (.I0(\indata_d1[7]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[8]_INST_0_i_1_n_12 ),
        .O(indata_d1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[7]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(indata_q1[4]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[2]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[6]),
        .O(\indata_d1[7]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[8]_INST_0 
       (.I0(\indata_d1[8]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[9]_INST_0_i_1_n_12 ),
        .O(indata_d1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[8]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(indata_q1[5]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[3]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[7]),
        .O(\indata_d1[8]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[9]_INST_0 
       (.I0(\indata_d1[9]_INST_0_i_1_n_12 ),
        .I1(zext_ln152_reg_2638[0]),
        .I2(\indata_d1[10]_INST_0_i_1_n_12 ),
        .O(indata_d1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[9]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(indata_q1[6]),
        .I2(zext_ln152_reg_2638[1]),
        .I3(indata_q1[4]),
        .I4(zext_ln152_reg_2638[2]),
        .I5(indata_q1[8]),
        .O(\indata_d1[9]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_2_fu_170[0]_i_1 
       (.I0(k_2_fu_170_reg[0]),
        .O(add_ln65_fu_1043_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_2_fu_170[1]_i_1 
       (.I0(k_2_fu_170_reg[0]),
        .I1(k_2_fu_170_reg[1]),
        .O(add_ln65_fu_1043_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_2_fu_170[2]_i_1 
       (.I0(k_2_fu_170_reg[2]),
        .I1(k_2_fu_170_reg[1]),
        .I2(k_2_fu_170_reg[0]),
        .O(add_ln65_fu_1043_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \k_2_fu_170[3]_i_1 
       (.I0(k_2_fu_170_reg[3]),
        .I1(k_2_fu_170_reg[2]),
        .I2(k_2_fu_170_reg[0]),
        .I3(k_2_fu_170_reg[1]),
        .O(add_ln65_fu_1043_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \k_2_fu_170[4]_i_1 
       (.I0(k_2_fu_170_reg[4]),
        .I1(k_2_fu_170_reg[1]),
        .I2(k_2_fu_170_reg[0]),
        .I3(k_2_fu_170_reg[2]),
        .I4(k_2_fu_170_reg[3]),
        .O(add_ln65_fu_1043_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \k_2_fu_170[5]_i_1 
       (.I0(k_2_fu_170_reg[5]),
        .I1(k_2_fu_170_reg[3]),
        .I2(k_2_fu_170_reg[2]),
        .I3(k_2_fu_170_reg[0]),
        .I4(k_2_fu_170_reg[1]),
        .I5(k_2_fu_170_reg[4]),
        .O(add_ln65_fu_1043_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_2_fu_170[6]_i_1 
       (.I0(k_2_fu_170_reg[6]),
        .I1(\k_2_fu_170[7]_i_3_n_12 ),
        .O(add_ln65_fu_1043_p2[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \k_2_fu_170[7]_i_2 
       (.I0(k_2_fu_170_reg[7]),
        .I1(\k_2_fu_170[7]_i_3_n_12 ),
        .I2(k_2_fu_170_reg[6]),
        .O(add_ln65_fu_1043_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_2_fu_170[7]_i_3 
       (.I0(k_2_fu_170_reg[3]),
        .I1(k_2_fu_170_reg[2]),
        .I2(k_2_fu_170_reg[0]),
        .I3(k_2_fu_170_reg[1]),
        .I4(k_2_fu_170_reg[4]),
        .I5(k_2_fu_170_reg[5]),
        .O(\k_2_fu_170[7]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[0]),
        .Q(k_2_fu_170_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[1]),
        .Q(k_2_fu_170_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[2]),
        .Q(k_2_fu_170_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[3]),
        .Q(k_2_fu_170_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[4]),
        .Q(k_2_fu_170_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[5]),
        .Q(k_2_fu_170_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[6]),
        .Q(k_2_fu_170_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(add_ln65_fu_1043_p2[7]),
        .Q(k_2_fu_170_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_3_fu_174[0]_i_1 
       (.I0(k_3_fu_174_reg[0]),
        .O(\k_3_fu_174[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_3_fu_174[1]_i_1 
       (.I0(k_3_fu_174_reg[1]),
        .I1(k_3_fu_174_reg[0]),
        .O(\k_3_fu_174[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \k_3_fu_174[2]_i_1 
       (.I0(k_3_fu_174_reg[2]),
        .I1(k_3_fu_174_reg[0]),
        .I2(k_3_fu_174_reg[1]),
        .O(add_ln79_fu_1094_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \k_3_fu_174[3]_i_1 
       (.I0(k_3_fu_174_reg[3]),
        .I1(k_3_fu_174_reg[2]),
        .I2(k_3_fu_174_reg[1]),
        .I3(k_3_fu_174_reg[0]),
        .O(add_ln79_fu_1094_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \k_3_fu_174[4]_i_1 
       (.I0(Q[3]),
        .I1(tmp_33_fu_1081_p3),
        .O(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_3_fu_174[4]_i_2 
       (.I0(k_3_fu_174_reg[3]),
        .I1(k_3_fu_174_reg[0]),
        .I2(k_3_fu_174_reg[1]),
        .I3(k_3_fu_174_reg[2]),
        .O(add_ln79_fu_1094_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\k_3_fu_174[0]_i_1_n_12 ),
        .Q(k_3_fu_174_reg[0]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\k_3_fu_174[1]_i_1_n_12 ),
        .Q(k_3_fu_174_reg[1]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln79_fu_1094_p2[2]),
        .Q(k_3_fu_174_reg[2]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDSE #(
    .INIT(1'b0)) 
    \k_3_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln79_fu_1094_p2[3]),
        .Q(k_3_fu_174_reg[3]),
        .S(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln79_fu_1094_p2[4]),
        .Q(tmp_33_fu_1081_p3),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_4_fu_222[0]_i_1 
       (.I0(k_4_fu_222_reg[0]),
        .O(add_ln144_fu_1837_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_4_fu_222[1]_i_1 
       (.I0(k_4_fu_222_reg[0]),
        .I1(k_4_fu_222_reg[1]),
        .O(\k_4_fu_222[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \k_4_fu_222[2]_i_1 
       (.I0(k_4_fu_222_reg[2]),
        .I1(k_4_fu_222_reg[1]),
        .I2(k_4_fu_222_reg[0]),
        .O(add_ln144_fu_1837_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \k_4_fu_222[3]_i_1 
       (.I0(k_4_fu_222_reg[3]),
        .I1(k_4_fu_222_reg[2]),
        .I2(k_4_fu_222_reg[0]),
        .I3(k_4_fu_222_reg[1]),
        .O(add_ln144_fu_1837_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_4_fu_222[4]_i_1 
       (.I0(k_4_fu_222_reg[3]),
        .I1(k_4_fu_222_reg[1]),
        .I2(k_4_fu_222_reg[0]),
        .I3(k_4_fu_222_reg[2]),
        .O(add_ln144_fu_1837_p2[4]));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(add_ln144_fu_1837_p2[0]),
        .Q(k_4_fu_222_reg[0]),
        .R(ap_NS_fsm[24]));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(\k_4_fu_222[1]_i_1_n_12 ),
        .Q(k_4_fu_222_reg[1]),
        .R(ap_NS_fsm[24]));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(add_ln144_fu_1837_p2[2]),
        .Q(k_4_fu_222_reg[2]),
        .R(ap_NS_fsm[24]));
  FDSE #(
    .INIT(1'b0)) 
    \k_4_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(add_ln144_fu_1837_p2[3]),
        .Q(k_4_fu_222_reg[3]),
        .S(ap_NS_fsm[24]));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[29]),
        .D(add_ln144_fu_1837_p2[4]),
        .Q(tmp_34_fu_1824_p3),
        .R(ap_NS_fsm[24]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_166[0]_i_1 
       (.I0(k_fu_166_reg[0]),
        .O(\k_fu_166[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_166[1]_i_1 
       (.I0(k_fu_166_reg[1]),
        .I1(k_fu_166_reg[0]),
        .O(add_ln49_fu_628_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_fu_166[2]_i_1 
       (.I0(k_fu_166_reg[2]),
        .I1(k_fu_166_reg[0]),
        .I2(k_fu_166_reg[1]),
        .O(add_ln49_fu_628_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \k_fu_166[3]_i_1 
       (.I0(k_fu_166_reg[3]),
        .I1(k_fu_166_reg[1]),
        .I2(k_fu_166_reg[0]),
        .I3(k_fu_166_reg[2]),
        .O(add_ln49_fu_628_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \k_fu_166[4]_i_1 
       (.I0(k_fu_166_reg[4]),
        .I1(k_fu_166_reg[2]),
        .I2(k_fu_166_reg[0]),
        .I3(k_fu_166_reg[1]),
        .I4(k_fu_166_reg[3]),
        .O(add_ln49_fu_628_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \k_fu_166[5]_i_1 
       (.I0(k_fu_166_reg[5]),
        .I1(k_fu_166_reg[3]),
        .I2(k_fu_166_reg[1]),
        .I3(k_fu_166_reg[0]),
        .I4(k_fu_166_reg[2]),
        .I5(k_fu_166_reg[4]),
        .O(add_ln49_fu_628_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_166[6]_i_1 
       (.I0(k_fu_166_reg[6]),
        .I1(\k_fu_166[7]_i_2_n_12 ),
        .O(add_ln49_fu_628_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \k_fu_166[7]_i_1 
       (.I0(k_fu_166_reg[7]),
        .I1(\k_fu_166[7]_i_2_n_12 ),
        .I2(k_fu_166_reg[6]),
        .O(add_ln49_fu_628_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_fu_166[7]_i_2 
       (.I0(k_fu_166_reg[5]),
        .I1(k_fu_166_reg[3]),
        .I2(k_fu_166_reg[1]),
        .I3(k_fu_166_reg[0]),
        .I4(k_fu_166_reg[2]),
        .I5(k_fu_166_reg[4]),
        .O(\k_fu_166[7]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\k_fu_166[0]_i_1_n_12 ),
        .Q(k_fu_166_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[1]),
        .Q(k_fu_166_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[2]),
        .Q(k_fu_166_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[3]),
        .Q(k_fu_166_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[4]),
        .Q(k_fu_166_reg[4]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[5]),
        .Q(k_fu_166_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[6]),
        .Q(k_fu_166_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln49_fu_628_p2[7]),
        .Q(k_fu_166_reg[7]),
        .R(ap_NS_fsm12_out));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 mac_muladd_16s_15ns_15ns_31_4_1_U24
       (.A(A),
        .D(D),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .Q(Q[1]),
        .and_ln107_reg_2086(and_ln107_reg_2086),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q0(indata_q0),
        .or_ln107_reg_2097(or_ln107_reg_2097),
        .\scalauto_2_reg_2108_reg[0] (\icmp_ln57_reg_2061_reg[0]_0 ),
        .\scalauto_2_reg_2108_reg[0]_0 (\scalauto_2_reg_2108_reg[0]_0 ),
        .\scalauto_2_reg_2108_reg[0]_1 (\scalauto_2_reg_2108_reg[0]_1 ),
        .\scalauto_2_reg_2108_reg[0]_2 (\scalauto_2_reg_2108_reg[0]_2 ));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 mac_muladd_16s_16s_32s_33_4_1_U28
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U28_n_12,mac_muladd_16s_16s_32s_33_4_1_U28_n_13,mac_muladd_16s_16s_32s_33_4_1_U28_n_14,mac_muladd_16s_16s_32s_33_4_1_U28_n_15,mac_muladd_16s_16s_32s_33_4_1_U28_n_16,mac_muladd_16s_16s_32s_33_4_1_U28_n_17,mac_muladd_16s_16s_32s_33_4_1_U28_n_18,mac_muladd_16s_16s_32s_33_4_1_U28_n_19,mac_muladd_16s_16s_32s_33_4_1_U28_n_20,mac_muladd_16s_16s_32s_33_4_1_U28_n_21,mac_muladd_16s_16s_32s_33_4_1_U28_n_22,mac_muladd_16s_16s_32s_33_4_1_U28_n_23,mac_muladd_16s_16s_32s_33_4_1_U28_n_24,mac_muladd_16s_16s_32s_33_4_1_U28_n_25,mac_muladd_16s_16s_32s_33_4_1_U28_n_26,mac_muladd_16s_16s_32s_33_4_1_U28_n_27,mac_muladd_16s_16s_32s_33_4_1_U28_n_28,mac_muladd_16s_16s_32s_33_4_1_U28_n_29,mac_muladd_16s_16s_32s_33_4_1_U28_n_30,mac_muladd_16s_16s_32s_33_4_1_U28_n_31,mac_muladd_16s_16s_32s_33_4_1_U28_n_32,mac_muladd_16s_16s_32s_33_4_1_U28_n_33,mac_muladd_16s_16s_32s_33_4_1_U28_n_34,mac_muladd_16s_16s_32s_33_4_1_U28_n_35,mac_muladd_16s_16s_32s_33_4_1_U28_n_36,mac_muladd_16s_16s_32s_33_4_1_U28_n_37,mac_muladd_16s_16s_32s_33_4_1_U28_n_38,mac_muladd_16s_16s_32s_33_4_1_U28_n_39,mac_muladd_16s_16s_32s_33_4_1_U28_n_40,mac_muladd_16s_16s_32s_33_4_1_U28_n_41,mac_muladd_16s_16s_32s_33_4_1_U28_n_42,mac_muladd_16s_16s_32s_33_4_1_U28_n_43,mac_muladd_16s_16s_32s_33_4_1_U28_n_44,mac_muladd_16s_16s_32s_33_4_1_U28_n_45,mac_muladd_16s_16s_32s_33_4_1_U28_n_46,mac_muladd_16s_16s_32s_33_4_1_U28_n_47,mac_muladd_16s_16s_32s_33_4_1_U28_n_48,mac_muladd_16s_16s_32s_33_4_1_U28_n_49,mac_muladd_16s_16s_32s_33_4_1_U28_n_50,mac_muladd_16s_16s_32s_33_4_1_U28_n_51,mac_muladd_16s_16s_32s_33_4_1_U28_n_52,mac_muladd_16s_16s_32s_33_4_1_U28_n_53,mac_muladd_16s_16s_32s_33_4_1_U28_n_54,mac_muladd_16s_16s_32s_33_4_1_U28_n_55,mac_muladd_16s_16s_32s_33_4_1_U28_n_56,mac_muladd_16s_16s_32s_33_4_1_U28_n_57,mac_muladd_16s_16s_32s_33_4_1_U28_n_58,mac_muladd_16s_16s_32s_33_4_1_U28_n_59}),
        .Q(ap_CS_fsm_state14),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0[15]),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 mac_muladd_16s_16s_32s_33_4_1_U29
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .D({mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59,mac_muladd_16s_16s_32s_33_4_1_U32_n_60}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U29_n_13,mac_muladd_16s_16s_32s_33_4_1_U29_n_14,mac_muladd_16s_16s_32s_33_4_1_U29_n_15,mac_muladd_16s_16s_32s_33_4_1_U29_n_16,mac_muladd_16s_16s_32s_33_4_1_U29_n_17,mac_muladd_16s_16s_32s_33_4_1_U29_n_18,mac_muladd_16s_16s_32s_33_4_1_U29_n_19,mac_muladd_16s_16s_32s_33_4_1_U29_n_20,mac_muladd_16s_16s_32s_33_4_1_U29_n_21,mac_muladd_16s_16s_32s_33_4_1_U29_n_22,mac_muladd_16s_16s_32s_33_4_1_U29_n_23,mac_muladd_16s_16s_32s_33_4_1_U29_n_24,mac_muladd_16s_16s_32s_33_4_1_U29_n_25,mac_muladd_16s_16s_32s_33_4_1_U29_n_26,mac_muladd_16s_16s_32s_33_4_1_U29_n_27,mac_muladd_16s_16s_32s_33_4_1_U29_n_28,mac_muladd_16s_16s_32s_33_4_1_U29_n_29,mac_muladd_16s_16s_32s_33_4_1_U29_n_30,mac_muladd_16s_16s_32s_33_4_1_U29_n_31,mac_muladd_16s_16s_32s_33_4_1_U29_n_32,mac_muladd_16s_16s_32s_33_4_1_U29_n_33,mac_muladd_16s_16s_32s_33_4_1_U29_n_34,mac_muladd_16s_16s_32s_33_4_1_U29_n_35,mac_muladd_16s_16s_32s_33_4_1_U29_n_36,mac_muladd_16s_16s_32s_33_4_1_U29_n_37,mac_muladd_16s_16s_32s_33_4_1_U29_n_38,mac_muladd_16s_16s_32s_33_4_1_U29_n_39,mac_muladd_16s_16s_32s_33_4_1_U29_n_40,mac_muladd_16s_16s_32s_33_4_1_U29_n_41,mac_muladd_16s_16s_32s_33_4_1_U29_n_42,mac_muladd_16s_16s_32s_33_4_1_U29_n_43,mac_muladd_16s_16s_32s_33_4_1_U29_n_44,mac_muladd_16s_16s_32s_33_4_1_U29_n_45,mac_muladd_16s_16s_32s_33_4_1_U29_n_46,mac_muladd_16s_16s_32s_33_4_1_U29_n_47,mac_muladd_16s_16s_32s_33_4_1_U29_n_48,mac_muladd_16s_16s_32s_33_4_1_U29_n_49,mac_muladd_16s_16s_32s_33_4_1_U29_n_50,mac_muladd_16s_16s_32s_33_4_1_U29_n_51,mac_muladd_16s_16s_32s_33_4_1_U29_n_52,mac_muladd_16s_16s_32s_33_4_1_U29_n_53,mac_muladd_16s_16s_32s_33_4_1_U29_n_54,mac_muladd_16s_16s_32s_33_4_1_U29_n_55,mac_muladd_16s_16s_32s_33_4_1_U29_n_56,mac_muladd_16s_16s_32s_33_4_1_U29_n_57,mac_muladd_16s_16s_32s_33_4_1_U29_n_58,mac_muladd_16s_16s_32s_33_4_1_U29_n_59,mac_muladd_16s_16s_32s_33_4_1_U29_n_60}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state12}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 mac_muladd_16s_16s_32s_33_4_1_U30
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .CEA1(reg_599),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U30_n_92),
        .P({mac_muladd_16s_16s_32s_33_4_1_U30_n_28,mac_muladd_16s_16s_32s_33_4_1_U30_n_29,mac_muladd_16s_16s_32s_33_4_1_U30_n_30,mac_muladd_16s_16s_32s_33_4_1_U30_n_31,mac_muladd_16s_16s_32s_33_4_1_U30_n_32,mac_muladd_16s_16s_32s_33_4_1_U30_n_33,mac_muladd_16s_16s_32s_33_4_1_U30_n_34,mac_muladd_16s_16s_32s_33_4_1_U30_n_35,mac_muladd_16s_16s_32s_33_4_1_U30_n_36,mac_muladd_16s_16s_32s_33_4_1_U30_n_37,mac_muladd_16s_16s_32s_33_4_1_U30_n_38,mac_muladd_16s_16s_32s_33_4_1_U30_n_39,mac_muladd_16s_16s_32s_33_4_1_U30_n_40,mac_muladd_16s_16s_32s_33_4_1_U30_n_41,mac_muladd_16s_16s_32s_33_4_1_U30_n_42,mac_muladd_16s_16s_32s_33_4_1_U30_n_43,mac_muladd_16s_16s_32s_33_4_1_U30_n_44,mac_muladd_16s_16s_32s_33_4_1_U30_n_45,mac_muladd_16s_16s_32s_33_4_1_U30_n_46,mac_muladd_16s_16s_32s_33_4_1_U30_n_47,mac_muladd_16s_16s_32s_33_4_1_U30_n_48,mac_muladd_16s_16s_32s_33_4_1_U30_n_49,mac_muladd_16s_16s_32s_33_4_1_U30_n_50,mac_muladd_16s_16s_32s_33_4_1_U30_n_51,mac_muladd_16s_16s_32s_33_4_1_U30_n_52,mac_muladd_16s_16s_32s_33_4_1_U30_n_53,mac_muladd_16s_16s_32s_33_4_1_U30_n_54,mac_muladd_16s_16s_32s_33_4_1_U30_n_55,mac_muladd_16s_16s_32s_33_4_1_U30_n_56,mac_muladd_16s_16s_32s_33_4_1_U30_n_57,mac_muladd_16s_16s_32s_33_4_1_U30_n_58,mac_muladd_16s_16s_32s_33_4_1_U30_n_59,mac_muladd_16s_16s_32s_33_4_1_U30_n_60}),
        .Q({Q[4],ap_CS_fsm_state15,ap_CS_fsm_state14}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U30_n_93),
        .\ap_CS_fsm_reg[16] (mac_muladd_16s_16s_32s_33_4_1_U30_n_61),
        .\ap_CS_fsm_reg[16]_0 (mac_muladd_16s_16s_32s_33_4_1_U30_n_62),
        .\ap_CS_fsm_reg[16]_1 (mac_muladd_16s_16s_32s_33_4_1_U30_n_63),
        .\ap_CS_fsm_reg[16]_10 (mac_muladd_16s_16s_32s_33_4_1_U30_n_72),
        .\ap_CS_fsm_reg[16]_11 (mac_muladd_16s_16s_32s_33_4_1_U30_n_73),
        .\ap_CS_fsm_reg[16]_12 (mac_muladd_16s_16s_32s_33_4_1_U30_n_74),
        .\ap_CS_fsm_reg[16]_13 (mac_muladd_16s_16s_32s_33_4_1_U30_n_75),
        .\ap_CS_fsm_reg[16]_14 (mac_muladd_16s_16s_32s_33_4_1_U30_n_76),
        .\ap_CS_fsm_reg[16]_15 (mac_muladd_16s_16s_32s_33_4_1_U30_n_77),
        .\ap_CS_fsm_reg[16]_16 (mac_muladd_16s_16s_32s_33_4_1_U30_n_78),
        .\ap_CS_fsm_reg[16]_17 (mac_muladd_16s_16s_32s_33_4_1_U30_n_79),
        .\ap_CS_fsm_reg[16]_18 (mac_muladd_16s_16s_32s_33_4_1_U30_n_80),
        .\ap_CS_fsm_reg[16]_19 (mac_muladd_16s_16s_32s_33_4_1_U30_n_81),
        .\ap_CS_fsm_reg[16]_2 (mac_muladd_16s_16s_32s_33_4_1_U30_n_64),
        .\ap_CS_fsm_reg[16]_20 (mac_muladd_16s_16s_32s_33_4_1_U30_n_82),
        .\ap_CS_fsm_reg[16]_21 (mac_muladd_16s_16s_32s_33_4_1_U30_n_83),
        .\ap_CS_fsm_reg[16]_22 (mac_muladd_16s_16s_32s_33_4_1_U30_n_84),
        .\ap_CS_fsm_reg[16]_23 (mac_muladd_16s_16s_32s_33_4_1_U30_n_85),
        .\ap_CS_fsm_reg[16]_24 (mac_muladd_16s_16s_32s_33_4_1_U30_n_86),
        .\ap_CS_fsm_reg[16]_25 (mac_muladd_16s_16s_32s_33_4_1_U30_n_87),
        .\ap_CS_fsm_reg[16]_26 (mac_muladd_16s_16s_32s_33_4_1_U30_n_88),
        .\ap_CS_fsm_reg[16]_27 (mac_muladd_16s_16s_32s_33_4_1_U30_n_89),
        .\ap_CS_fsm_reg[16]_28 (mac_muladd_16s_16s_32s_33_4_1_U30_n_90),
        .\ap_CS_fsm_reg[16]_29 (mac_muladd_16s_16s_32s_33_4_1_U30_n_91),
        .\ap_CS_fsm_reg[16]_3 (mac_muladd_16s_16s_32s_33_4_1_U30_n_65),
        .\ap_CS_fsm_reg[16]_4 (mac_muladd_16s_16s_32s_33_4_1_U30_n_66),
        .\ap_CS_fsm_reg[16]_5 (mac_muladd_16s_16s_32s_33_4_1_U30_n_67),
        .\ap_CS_fsm_reg[16]_6 (mac_muladd_16s_16s_32s_33_4_1_U30_n_68),
        .\ap_CS_fsm_reg[16]_7 (mac_muladd_16s_16s_32s_33_4_1_U30_n_69),
        .\ap_CS_fsm_reg[16]_8 (mac_muladd_16s_16s_32s_33_4_1_U30_n_70),
        .\ap_CS_fsm_reg[16]_9 (mac_muladd_16s_16s_32s_33_4_1_U30_n_71),
        .ap_clk(ap_clk),
        .\empty_86_fu_206[31]_i_10 ({mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_13,mul_16s_16s_32_1_1_U18_n_14,mul_16s_16s_32_1_1_U18_n_15,mul_16s_16s_32_1_1_U18_n_16,mul_16s_16s_32_1_1_U18_n_17,mul_16s_16s_32_1_1_U18_n_18,mul_16s_16s_32_1_1_U18_n_19,mul_16s_16s_32_1_1_U18_n_20,mul_16s_16s_32_1_1_U18_n_21,mul_16s_16s_32_1_1_U18_n_22,mul_16s_16s_32_1_1_U18_n_23,mul_16s_16s_32_1_1_U18_n_24,mul_16s_16s_32_1_1_U18_n_25,mul_16s_16s_32_1_1_U18_n_26,mul_16s_16s_32_1_1_U18_n_27,mul_16s_16s_32_1_1_U18_n_28,mul_16s_16s_32_1_1_U18_n_29,mul_16s_16s_32_1_1_U18_n_30,mul_16s_16s_32_1_1_U18_n_31,mul_16s_16s_32_1_1_U18_n_32,mul_16s_16s_32_1_1_U18_n_33,mul_16s_16s_32_1_1_U18_n_34,mul_16s_16s_32_1_1_U18_n_35,mul_16s_16s_32_1_1_U18_n_36,mul_16s_16s_32_1_1_U18_n_37,mul_16s_16s_32_1_1_U18_n_38,mul_16s_16s_32_1_1_U18_n_39,mul_16s_16s_32_1_1_U18_n_40,mul_16s_16s_32_1_1_U18_n_41,mul_16s_16s_32_1_1_U18_n_42}),
        .\empty_86_fu_206_reg[39] (\L_ACF_load_2_reg_2379_reg[63]_0 [34:32]),
        .\empty_86_fu_206_reg[39]_0 ({\empty_86_fu_206_reg_n_12_[34] ,\empty_86_fu_206_reg_n_12_[33] ,\empty_86_fu_206_reg_n_12_[32] }),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 mac_muladd_16s_16s_32s_33_4_1_U31
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U33_n_14),
        .D(empty_81_fu_186),
        .DI({\empty_81_fu_186[39]_i_2_n_12 ,\empty_81_fu_186[39]_i_3_n_12 ,\empty_81_fu_186[39]_i_4_n_12 ,\empty_81_fu_186[39]_i_5_n_12 ,mac_muladd_16s_16s_33s_33_4_1_U33_n_12,mac_muladd_16s_16s_33s_33_4_1_U33_n_13}),
        .DSP_ALU_INST(reg_594),
        .O({mac_muladd_16s_16s_33s_33_4_1_U33_n_15,mac_muladd_16s_16s_33s_33_4_1_U33_n_16,mac_muladd_16s_16s_33s_33_4_1_U33_n_17,mac_muladd_16s_16s_33s_33_4_1_U33_n_18,mac_muladd_16s_16s_33s_33_4_1_U33_n_19,mac_muladd_16s_16s_33s_33_4_1_U33_n_20,mac_muladd_16s_16s_33s_33_4_1_U33_n_21,mac_muladd_16s_16s_33s_33_4_1_U33_n_22}),
        .P(mac_muladd_16s_16s_32s_33_4_1_U31_n_12),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14}),
        .S({\empty_81_fu_186[39]_i_10_n_12 ,\empty_81_fu_186[39]_i_11_n_12 ,\empty_81_fu_186[39]_i_12_n_12 ,\empty_81_fu_186[39]_i_13_n_12 ,mac_muladd_16s_16s_33s_33_4_1_U33_n_48}),
        .ap_clk(ap_clk),
        .\empty_81_fu_186_reg[15] (\empty_81_fu_186[15]_i_26_n_12 ),
        .\empty_81_fu_186_reg[15]_0 (\empty_81_fu_186[15]_i_25_n_12 ),
        .\empty_81_fu_186_reg[15]_1 (\empty_81_fu_186[15]_i_24_n_12 ),
        .\empty_81_fu_186_reg[15]_2 (\empty_81_fu_186[15]_i_23_n_12 ),
        .\empty_81_fu_186_reg[15]_3 (\empty_81_fu_186[15]_i_22_n_12 ),
        .\empty_81_fu_186_reg[15]_4 (\empty_81_fu_186[15]_i_21_n_12 ),
        .\empty_81_fu_186_reg[15]_5 (\empty_81_fu_186[15]_i_20_n_12 ),
        .\empty_81_fu_186_reg[15]_6 (\empty_81_fu_186[15]_i_19_n_12 ),
        .\empty_81_fu_186_reg[23] ({mac_muladd_16s_16s_33s_33_4_1_U33_n_23,mac_muladd_16s_16s_33s_33_4_1_U33_n_24,mac_muladd_16s_16s_33s_33_4_1_U33_n_25,mac_muladd_16s_16s_33s_33_4_1_U33_n_26,mac_muladd_16s_16s_33s_33_4_1_U33_n_27,mac_muladd_16s_16s_33s_33_4_1_U33_n_28,mac_muladd_16s_16s_33s_33_4_1_U33_n_29,mac_muladd_16s_16s_33s_33_4_1_U33_n_30}),
        .\empty_81_fu_186_reg[23]_0 (\empty_81_fu_186[23]_i_26_n_12 ),
        .\empty_81_fu_186_reg[23]_1 (\empty_81_fu_186[23]_i_25_n_12 ),
        .\empty_81_fu_186_reg[23]_2 (\empty_81_fu_186[23]_i_24_n_12 ),
        .\empty_81_fu_186_reg[23]_3 (\empty_81_fu_186[23]_i_23_n_12 ),
        .\empty_81_fu_186_reg[23]_4 (\empty_81_fu_186[23]_i_22_n_12 ),
        .\empty_81_fu_186_reg[23]_5 (\empty_81_fu_186[23]_i_21_n_12 ),
        .\empty_81_fu_186_reg[23]_6 (\empty_81_fu_186[23]_i_20_n_12 ),
        .\empty_81_fu_186_reg[23]_7 (\empty_81_fu_186[23]_i_19_n_12 ),
        .\empty_81_fu_186_reg[31] (\ap_CS_fsm_reg[17]_rep__2_n_12 ),
        .\empty_81_fu_186_reg[31]_0 ({mac_muladd_16s_16s_33s_33_4_1_U33_n_31,mac_muladd_16s_16s_33s_33_4_1_U33_n_32,mac_muladd_16s_16s_33s_33_4_1_U33_n_33,mac_muladd_16s_16s_33s_33_4_1_U33_n_34,mac_muladd_16s_16s_33s_33_4_1_U33_n_35,mac_muladd_16s_16s_33s_33_4_1_U33_n_36,mac_muladd_16s_16s_33s_33_4_1_U33_n_37,mac_muladd_16s_16s_33s_33_4_1_U33_n_38}),
        .\empty_81_fu_186_reg[31]_1 (\empty_81_fu_186[31]_i_26_n_12 ),
        .\empty_81_fu_186_reg[31]_2 (\empty_81_fu_186[31]_i_25_n_12 ),
        .\empty_81_fu_186_reg[31]_3 (\empty_81_fu_186[31]_i_24_n_12 ),
        .\empty_81_fu_186_reg[31]_4 (\empty_81_fu_186[31]_i_23_n_12 ),
        .\empty_81_fu_186_reg[31]_5 (\empty_81_fu_186[31]_i_22_n_12 ),
        .\empty_81_fu_186_reg[31]_6 (\empty_81_fu_186[31]_i_21_n_12 ),
        .\empty_81_fu_186_reg[31]_7 (\empty_81_fu_186[31]_i_20_n_12 ),
        .\empty_81_fu_186_reg[31]_8 (\empty_81_fu_186[31]_i_19_n_12 ),
        .\empty_81_fu_186_reg[39] ({mul_16s_16s_32_1_1_U6_n_12,mul_16s_16s_32_1_1_U6_n_13,mul_16s_16s_32_1_1_U6_n_14,mul_16s_16s_32_1_1_U6_n_15,mul_16s_16s_32_1_1_U6_n_16,mul_16s_16s_32_1_1_U6_n_17,mul_16s_16s_32_1_1_U6_n_18,mul_16s_16s_32_1_1_U6_n_19,mul_16s_16s_32_1_1_U6_n_20,mul_16s_16s_32_1_1_U6_n_21,mul_16s_16s_32_1_1_U6_n_22,mul_16s_16s_32_1_1_U6_n_23,mul_16s_16s_32_1_1_U6_n_24,mul_16s_16s_32_1_1_U6_n_25,mul_16s_16s_32_1_1_U6_n_26,mul_16s_16s_32_1_1_U6_n_27,mul_16s_16s_32_1_1_U6_n_28,mul_16s_16s_32_1_1_U6_n_29,mul_16s_16s_32_1_1_U6_n_30,mul_16s_16s_32_1_1_U6_n_31,mul_16s_16s_32_1_1_U6_n_32,mul_16s_16s_32_1_1_U6_n_33,mul_16s_16s_32_1_1_U6_n_34,mul_16s_16s_32_1_1_U6_n_35,mul_16s_16s_32_1_1_U6_n_36,mul_16s_16s_32_1_1_U6_n_37,mul_16s_16s_32_1_1_U6_n_38,mul_16s_16s_32_1_1_U6_n_39,mul_16s_16s_32_1_1_U6_n_40,mul_16s_16s_32_1_1_U6_n_41,mul_16s_16s_32_1_1_U6_n_42,mul_16s_16s_32_1_1_U6_n_43}),
        .\empty_81_fu_186_reg[39]_0 ({\empty_81_fu_186_reg_n_12_[33] ,\empty_81_fu_186_reg_n_12_[31] ,\empty_81_fu_186_reg_n_12_[30] ,\empty_81_fu_186_reg_n_12_[29] ,\empty_81_fu_186_reg_n_12_[28] ,\empty_81_fu_186_reg_n_12_[27] ,\empty_81_fu_186_reg_n_12_[26] ,\empty_81_fu_186_reg_n_12_[25] ,\empty_81_fu_186_reg_n_12_[24] ,\empty_81_fu_186_reg_n_12_[23] ,\empty_81_fu_186_reg_n_12_[22] ,\empty_81_fu_186_reg_n_12_[21] ,\empty_81_fu_186_reg_n_12_[20] ,\empty_81_fu_186_reg_n_12_[19] ,\empty_81_fu_186_reg_n_12_[18] ,\empty_81_fu_186_reg_n_12_[17] ,\empty_81_fu_186_reg_n_12_[16] ,\empty_81_fu_186_reg_n_12_[15] ,\empty_81_fu_186_reg_n_12_[14] ,\empty_81_fu_186_reg_n_12_[13] ,\empty_81_fu_186_reg_n_12_[12] ,\empty_81_fu_186_reg_n_12_[11] ,\empty_81_fu_186_reg_n_12_[10] ,\empty_81_fu_186_reg_n_12_[9] ,\empty_81_fu_186_reg_n_12_[8] ,\empty_81_fu_186_reg_n_12_[7] ,\empty_81_fu_186_reg_n_12_[6] ,\empty_81_fu_186_reg_n_12_[5] ,\empty_81_fu_186_reg_n_12_[4] ,\empty_81_fu_186_reg_n_12_[3] ,\empty_81_fu_186_reg_n_12_[2] ,\empty_81_fu_186_reg_n_12_[1] ,\empty_81_fu_186_reg_n_12_[0] }),
        .\empty_81_fu_186_reg[39]_1 ({add_ln119_1_reg_2500[33],add_ln119_1_reg_2500[31:0]}),
        .\empty_81_fu_186_reg[39]_2 ({mac_muladd_16s_16s_33s_33_4_1_U33_n_39,mac_muladd_16s_16s_33s_33_4_1_U33_n_40,mac_muladd_16s_16s_33s_33_4_1_U33_n_41,mac_muladd_16s_16s_33s_33_4_1_U33_n_42,mac_muladd_16s_16s_33s_33_4_1_U33_n_43,mac_muladd_16s_16s_33s_33_4_1_U33_n_44,mac_muladd_16s_16s_33s_33_4_1_U33_n_45,mac_muladd_16s_16s_33s_33_4_1_U33_n_46}),
        .\empty_81_fu_186_reg[39]_3 (\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .\empty_81_fu_186_reg[39]_4 (mac_muladd_16s_16s_33s_33_4_1_U33_n_47),
        .\empty_81_fu_186_reg[39]_5 (\empty_81_fu_186[39]_i_22_n_12 ),
        .\empty_81_fu_186_reg[39]_6 (\empty_81_fu_186[39]_i_21_n_12 ),
        .\empty_81_fu_186_reg[39]_7 (\empty_81_fu_186[39]_i_19_n_12 ),
        .\empty_81_fu_186_reg[47] ({\empty_81_fu_186[47]_i_2_n_12 ,\empty_81_fu_186[47]_i_3_n_12 ,\empty_81_fu_186[47]_i_4_n_12 ,\empty_81_fu_186[47]_i_5_n_12 ,\empty_81_fu_186[47]_i_6_n_12 ,\empty_81_fu_186[47]_i_7_n_12 ,\empty_81_fu_186[47]_i_8_n_12 ,\empty_81_fu_186[47]_i_9_n_12 }),
        .\empty_81_fu_186_reg[47]_0 ({\empty_81_fu_186[47]_i_10_n_12 ,\empty_81_fu_186[47]_i_11_n_12 ,\empty_81_fu_186[47]_i_12_n_12 ,\empty_81_fu_186[47]_i_13_n_12 ,\empty_81_fu_186[47]_i_14_n_12 ,\empty_81_fu_186[47]_i_15_n_12 ,\empty_81_fu_186[47]_i_16_n_12 ,\empty_81_fu_186[47]_i_17_n_12 }),
        .\empty_81_fu_186_reg[55] ({\empty_81_fu_186[55]_i_2_n_12 ,\empty_81_fu_186[55]_i_3_n_12 ,\empty_81_fu_186[55]_i_4_n_12 ,\empty_81_fu_186[55]_i_5_n_12 ,\empty_81_fu_186[55]_i_6_n_12 ,\empty_81_fu_186[55]_i_7_n_12 ,\empty_81_fu_186[55]_i_8_n_12 ,\empty_81_fu_186[55]_i_9_n_12 }),
        .\empty_81_fu_186_reg[55]_0 ({\empty_81_fu_186[55]_i_10_n_12 ,\empty_81_fu_186[55]_i_11_n_12 ,\empty_81_fu_186[55]_i_12_n_12 ,\empty_81_fu_186[55]_i_13_n_12 ,\empty_81_fu_186[55]_i_14_n_12 ,\empty_81_fu_186[55]_i_15_n_12 ,\empty_81_fu_186[55]_i_16_n_12 ,\empty_81_fu_186[55]_i_17_n_12 }),
        .\empty_81_fu_186_reg[63] ({\empty_81_fu_186[63]_i_2_n_12 ,\empty_81_fu_186[63]_i_3_n_12 ,\empty_81_fu_186[63]_i_4_n_12 ,\empty_81_fu_186[63]_i_5_n_12 ,\empty_81_fu_186[63]_i_6_n_12 ,\empty_81_fu_186[63]_i_7_n_12 ,\empty_81_fu_186[63]_i_8_n_12 }),
        .\empty_81_fu_186_reg[63]_0 ({\empty_81_fu_186[63]_i_9_n_12 ,\empty_81_fu_186[63]_i_10_n_12 ,\empty_81_fu_186[63]_i_11_n_12 ,\empty_81_fu_186[63]_i_12_n_12 ,\empty_81_fu_186[63]_i_13_n_12 ,\empty_81_fu_186[63]_i_14_n_12 ,\empty_81_fu_186[63]_i_15_n_12 ,\empty_81_fu_186[63]_i_16_n_12 }),
        .\empty_81_fu_186_reg[7] (\empty_81_fu_186[7]_i_23_n_12 ),
        .\empty_81_fu_186_reg[7]_0 (\empty_81_fu_186[7]_i_22_n_12 ),
        .\empty_81_fu_186_reg[7]_1 (\empty_81_fu_186[7]_i_21_n_12 ),
        .\empty_81_fu_186_reg[7]_2 (\empty_81_fu_186[7]_i_20_n_12 ),
        .\empty_81_fu_186_reg[7]_3 (\empty_81_fu_186[7]_i_19_n_12 ),
        .\empty_81_fu_186_reg[7]_4 (\empty_81_fu_186[7]_i_18_n_12 ),
        .\empty_81_fu_186_reg[7]_5 (\empty_81_fu_186[7]_i_17_n_12 ),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 mac_muladd_16s_16s_32s_33_4_1_U32
       (.CEA1(reg_599),
        .D({mac_muladd_16s_16s_32s_33_4_1_U32_n_45,mac_muladd_16s_16s_32s_33_4_1_U32_n_46,mac_muladd_16s_16s_32s_33_4_1_U32_n_47,mac_muladd_16s_16s_32s_33_4_1_U32_n_48,mac_muladd_16s_16s_32s_33_4_1_U32_n_49,mac_muladd_16s_16s_32s_33_4_1_U32_n_50,mac_muladd_16s_16s_32s_33_4_1_U32_n_51,mac_muladd_16s_16s_32s_33_4_1_U32_n_52,mac_muladd_16s_16s_32s_33_4_1_U32_n_53,mac_muladd_16s_16s_32s_33_4_1_U32_n_54,mac_muladd_16s_16s_32s_33_4_1_U32_n_55,mac_muladd_16s_16s_32s_33_4_1_U32_n_56,mac_muladd_16s_16s_32s_33_4_1_U32_n_57,mac_muladd_16s_16s_32s_33_4_1_U32_n_58,mac_muladd_16s_16s_32s_33_4_1_U32_n_59,mac_muladd_16s_16s_32s_33_4_1_U32_n_60}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U32_n_12,mac_muladd_16s_16s_32s_33_4_1_U32_n_13,mac_muladd_16s_16s_32s_33_4_1_U32_n_14,mac_muladd_16s_16s_32s_33_4_1_U32_n_15,mac_muladd_16s_16s_32s_33_4_1_U32_n_16,mac_muladd_16s_16s_32s_33_4_1_U32_n_17,mac_muladd_16s_16s_32s_33_4_1_U32_n_18,mac_muladd_16s_16s_32s_33_4_1_U32_n_19,mac_muladd_16s_16s_32s_33_4_1_U32_n_20,mac_muladd_16s_16s_32s_33_4_1_U32_n_21,mac_muladd_16s_16s_32s_33_4_1_U32_n_22,mac_muladd_16s_16s_32s_33_4_1_U32_n_23,mac_muladd_16s_16s_32s_33_4_1_U32_n_24,mac_muladd_16s_16s_32s_33_4_1_U32_n_25,mac_muladd_16s_16s_32s_33_4_1_U32_n_26,mac_muladd_16s_16s_32s_33_4_1_U32_n_27,mac_muladd_16s_16s_32s_33_4_1_U32_n_28,mac_muladd_16s_16s_32s_33_4_1_U32_n_29,mac_muladd_16s_16s_32s_33_4_1_U32_n_30,mac_muladd_16s_16s_32s_33_4_1_U32_n_31,mac_muladd_16s_16s_32s_33_4_1_U32_n_32,mac_muladd_16s_16s_32s_33_4_1_U32_n_33,mac_muladd_16s_16s_32s_33_4_1_U32_n_34,mac_muladd_16s_16s_32s_33_4_1_U32_n_35,mac_muladd_16s_16s_32s_33_4_1_U32_n_36,mac_muladd_16s_16s_32s_33_4_1_U32_n_37,mac_muladd_16s_16s_32s_33_4_1_U32_n_38,mac_muladd_16s_16s_32s_33_4_1_U32_n_39,mac_muladd_16s_16s_32s_33_4_1_U32_n_40,mac_muladd_16s_16s_32s_33_4_1_U32_n_41,mac_muladd_16s_16s_32s_33_4_1_U32_n_42,mac_muladd_16s_16s_32s_33_4_1_U32_n_43,mac_muladd_16s_16s_32s_33_4_1_U32_n_44}),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 mac_muladd_16s_16s_32s_33_4_1_U39
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .B(p_1_in__0),
        .CEA1(reg_599),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .O({mac_muladd_16s_16s_32s_33_4_1_U39_n_45,mac_muladd_16s_16s_32s_33_4_1_U39_n_46,mac_muladd_16s_16s_32s_33_4_1_U39_n_47,mac_muladd_16s_16s_32s_33_4_1_U39_n_48,mac_muladd_16s_16s_32s_33_4_1_U39_n_49,mac_muladd_16s_16s_32s_33_4_1_U39_n_50,mac_muladd_16s_16s_32s_33_4_1_U39_n_51,mac_muladd_16s_16s_32s_33_4_1_U39_n_52}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U39_n_12,mac_muladd_16s_16s_32s_33_4_1_U39_n_13,mac_muladd_16s_16s_32s_33_4_1_U39_n_14,mac_muladd_16s_16s_32s_33_4_1_U39_n_15,mac_muladd_16s_16s_32s_33_4_1_U39_n_16,mac_muladd_16s_16s_32s_33_4_1_U39_n_17,mac_muladd_16s_16s_32s_33_4_1_U39_n_18,mac_muladd_16s_16s_32s_33_4_1_U39_n_19,mac_muladd_16s_16s_32s_33_4_1_U39_n_20,mac_muladd_16s_16s_32s_33_4_1_U39_n_21,mac_muladd_16s_16s_32s_33_4_1_U39_n_22,mac_muladd_16s_16s_32s_33_4_1_U39_n_23,mac_muladd_16s_16s_32s_33_4_1_U39_n_24,mac_muladd_16s_16s_32s_33_4_1_U39_n_25,mac_muladd_16s_16s_32s_33_4_1_U39_n_26,mac_muladd_16s_16s_32s_33_4_1_U39_n_27,mac_muladd_16s_16s_32s_33_4_1_U39_n_28,mac_muladd_16s_16s_32s_33_4_1_U39_n_29,mac_muladd_16s_16s_32s_33_4_1_U39_n_30,mac_muladd_16s_16s_32s_33_4_1_U39_n_31,mac_muladd_16s_16s_32s_33_4_1_U39_n_32,mac_muladd_16s_16s_32s_33_4_1_U39_n_33,mac_muladd_16s_16s_32s_33_4_1_U39_n_34,mac_muladd_16s_16s_32s_33_4_1_U39_n_35,mac_muladd_16s_16s_32s_33_4_1_U39_n_36,mac_muladd_16s_16s_32s_33_4_1_U39_n_37,mac_muladd_16s_16s_32s_33_4_1_U39_n_38,mac_muladd_16s_16s_32s_33_4_1_U39_n_39,mac_muladd_16s_16s_32s_33_4_1_U39_n_40,mac_muladd_16s_16s_32s_33_4_1_U39_n_41,mac_muladd_16s_16s_32s_33_4_1_U39_n_42,mac_muladd_16s_16s_32s_33_4_1_U39_n_43,mac_muladd_16s_16s_32s_33_4_1_U39_n_44}),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state14}),
        .S({mul_16s_16s_32_1_1_U19_n_151,mul_16s_16s_32_1_1_U19_n_152,mul_16s_16s_32_1_1_U19_n_153,mul_16s_16s_32_1_1_U19_n_154,mul_16s_16s_32_1_1_U19_n_155,mul_16s_16s_32_1_1_U19_n_156,mul_16s_16s_32_1_1_U19_n_157,mul_16s_16s_32_1_1_U19_n_158}),
        .\ap_CS_fsm_reg[17] ({mac_muladd_16s_16s_32s_33_4_1_U39_n_53,mac_muladd_16s_16s_32s_33_4_1_U39_n_54,mac_muladd_16s_16s_32s_33_4_1_U39_n_55,mac_muladd_16s_16s_32s_33_4_1_U39_n_56,mac_muladd_16s_16s_32s_33_4_1_U39_n_57,mac_muladd_16s_16s_32s_33_4_1_U39_n_58,mac_muladd_16s_16s_32s_33_4_1_U39_n_59,mac_muladd_16s_16s_32s_33_4_1_U39_n_60}),
        .\ap_CS_fsm_reg[17]_0 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_61,mac_muladd_16s_16s_32s_33_4_1_U39_n_62,mac_muladd_16s_16s_32s_33_4_1_U39_n_63,mac_muladd_16s_16s_32s_33_4_1_U39_n_64,mac_muladd_16s_16s_32s_33_4_1_U39_n_65,mac_muladd_16s_16s_32s_33_4_1_U39_n_66,mac_muladd_16s_16s_32s_33_4_1_U39_n_67,mac_muladd_16s_16s_32s_33_4_1_U39_n_68}),
        .\ap_CS_fsm_reg[17]_1 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_69,mac_muladd_16s_16s_32s_33_4_1_U39_n_70,mac_muladd_16s_16s_32s_33_4_1_U39_n_71,mac_muladd_16s_16s_32s_33_4_1_U39_n_72,mac_muladd_16s_16s_32s_33_4_1_U39_n_73,mac_muladd_16s_16s_32s_33_4_1_U39_n_74,mac_muladd_16s_16s_32s_33_4_1_U39_n_75,mac_muladd_16s_16s_32s_33_4_1_U39_n_76}),
        .\ap_CS_fsm_reg[17]_2 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_77,mac_muladd_16s_16s_32s_33_4_1_U39_n_78,mac_muladd_16s_16s_32s_33_4_1_U39_n_79,mac_muladd_16s_16s_32s_33_4_1_U39_n_80,mac_muladd_16s_16s_32s_33_4_1_U39_n_81,mac_muladd_16s_16s_32s_33_4_1_U39_n_82,mac_muladd_16s_16s_32s_33_4_1_U39_n_83,mac_muladd_16s_16s_32s_33_4_1_U39_n_84}),
        .\ap_CS_fsm_reg[17]_3 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_85,mac_muladd_16s_16s_32s_33_4_1_U39_n_86,mac_muladd_16s_16s_32s_33_4_1_U39_n_87,mac_muladd_16s_16s_32s_33_4_1_U39_n_88,mac_muladd_16s_16s_32s_33_4_1_U39_n_89,mac_muladd_16s_16s_32s_33_4_1_U39_n_90,mac_muladd_16s_16s_32s_33_4_1_U39_n_91,mac_muladd_16s_16s_32s_33_4_1_U39_n_92}),
        .\ap_CS_fsm_reg[17]_4 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_93,mac_muladd_16s_16s_32s_33_4_1_U39_n_94,mac_muladd_16s_16s_32s_33_4_1_U39_n_95,mac_muladd_16s_16s_32s_33_4_1_U39_n_96,mac_muladd_16s_16s_32s_33_4_1_U39_n_97,mac_muladd_16s_16s_32s_33_4_1_U39_n_98,mac_muladd_16s_16s_32s_33_4_1_U39_n_99,mac_muladd_16s_16s_32s_33_4_1_U39_n_100}),
        .\ap_CS_fsm_reg[17]_5 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_101,mac_muladd_16s_16s_32s_33_4_1_U39_n_102,mac_muladd_16s_16s_32s_33_4_1_U39_n_103,mac_muladd_16s_16s_32s_33_4_1_U39_n_104,mac_muladd_16s_16s_32s_33_4_1_U39_n_105,mac_muladd_16s_16s_32s_33_4_1_U39_n_106,mac_muladd_16s_16s_32s_33_4_1_U39_n_107,mac_muladd_16s_16s_32s_33_4_1_U39_n_108}),
        .ap_clk(ap_clk),
        .\empty_87_fu_210_reg[15] ({mul_16s_16s_32_1_1_U19_n_159,mul_16s_16s_32_1_1_U19_n_160,mul_16s_16s_32_1_1_U19_n_161,mul_16s_16s_32_1_1_U19_n_162,mul_16s_16s_32_1_1_U19_n_163,mul_16s_16s_32_1_1_U19_n_164,mul_16s_16s_32_1_1_U19_n_165,mul_16s_16s_32_1_1_U19_n_166}),
        .\empty_87_fu_210_reg[23] ({mul_16s_16s_32_1_1_U19_n_167,mul_16s_16s_32_1_1_U19_n_168,mul_16s_16s_32_1_1_U19_n_169,mul_16s_16s_32_1_1_U19_n_170,mul_16s_16s_32_1_1_U19_n_171,mul_16s_16s_32_1_1_U19_n_172,mul_16s_16s_32_1_1_U19_n_173,mul_16s_16s_32_1_1_U19_n_174}),
        .\empty_87_fu_210_reg[31] ({mul_16s_16s_32_1_1_U19_n_175,mul_16s_16s_32_1_1_U19_n_176,mul_16s_16s_32_1_1_U19_n_177,mul_16s_16s_32_1_1_U19_n_178,mul_16s_16s_32_1_1_U19_n_179,mul_16s_16s_32_1_1_U19_n_180,mul_16s_16s_32_1_1_U19_n_181,mul_16s_16s_32_1_1_U19_n_182}),
        .\empty_87_fu_210_reg[39] ({mul_16s_16s_32_1_1_U19_n_183,mul_16s_16s_32_1_1_U19_n_184,mul_16s_16s_32_1_1_U19_n_185,mul_16s_16s_32_1_1_U19_n_186,mul_16s_16s_32_1_1_U19_n_187,mul_16s_16s_32_1_1_U19_n_188,mul_16s_16s_32_1_1_U19_n_189,mul_16s_16s_32_1_1_U19_n_190}),
        .\empty_87_fu_210_reg[47] ({mul_16s_16s_32_1_1_U19_n_191,mul_16s_16s_32_1_1_U19_n_192,mul_16s_16s_32_1_1_U19_n_193,mul_16s_16s_32_1_1_U19_n_194,mul_16s_16s_32_1_1_U19_n_195,mul_16s_16s_32_1_1_U19_n_196,mul_16s_16s_32_1_1_U19_n_197,mul_16s_16s_32_1_1_U19_n_198}),
        .\empty_87_fu_210_reg[55] ({mul_16s_16s_32_1_1_U19_n_199,mul_16s_16s_32_1_1_U19_n_200,mul_16s_16s_32_1_1_U19_n_201,mul_16s_16s_32_1_1_U19_n_202,mul_16s_16s_32_1_1_U19_n_203,mul_16s_16s_32_1_1_U19_n_204,mul_16s_16s_32_1_1_U19_n_205,mul_16s_16s_32_1_1_U19_n_206}),
        .\empty_87_fu_210_reg[63] ({mul_16s_16s_32_1_1_U19_n_12,mul_16s_16s_32_1_1_U19_n_13,mul_16s_16s_32_1_1_U19_n_14,mul_16s_16s_32_1_1_U19_n_15,mul_16s_16s_32_1_1_U19_n_16,mul_16s_16s_32_1_1_U19_n_17,mul_16s_16s_32_1_1_U19_n_18,mul_16s_16s_32_1_1_U19_n_19,mul_16s_16s_32_1_1_U19_n_20,mul_16s_16s_32_1_1_U19_n_21,mul_16s_16s_32_1_1_U19_n_22,mul_16s_16s_32_1_1_U19_n_23,mul_16s_16s_32_1_1_U19_n_24,mul_16s_16s_32_1_1_U19_n_25,mul_16s_16s_32_1_1_U19_n_26,mul_16s_16s_32_1_1_U19_n_27,mul_16s_16s_32_1_1_U19_n_28,mul_16s_16s_32_1_1_U19_n_29,mul_16s_16s_32_1_1_U19_n_30,mul_16s_16s_32_1_1_U19_n_31,mul_16s_16s_32_1_1_U19_n_32,mul_16s_16s_32_1_1_U19_n_33,mul_16s_16s_32_1_1_U19_n_34,mul_16s_16s_32_1_1_U19_n_35,mul_16s_16s_32_1_1_U19_n_36,mul_16s_16s_32_1_1_U19_n_37,mul_16s_16s_32_1_1_U19_n_38,mul_16s_16s_32_1_1_U19_n_39,mul_16s_16s_32_1_1_U19_n_40,mul_16s_16s_32_1_1_U19_n_41,mul_16s_16s_32_1_1_U19_n_42,mul_16s_16s_32_1_1_U19_n_43}),
        .\empty_87_fu_210_reg[63]_0 ({mul_16s_16s_32_1_1_U19_n_44,mul_16s_16s_32_1_1_U19_n_45,mul_16s_16s_32_1_1_U19_n_46,mul_16s_16s_32_1_1_U19_n_47,mul_16s_16s_32_1_1_U19_n_48,mul_16s_16s_32_1_1_U19_n_49,mul_16s_16s_32_1_1_U19_n_50,mul_16s_16s_32_1_1_U19_n_51}),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 mac_muladd_16s_16s_33s_33_4_1_U33
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U33_n_14),
        .DI({mac_muladd_16s_16s_33s_33_4_1_U33_n_12,mac_muladd_16s_16s_33s_33_4_1_U33_n_13}),
        .O({mac_muladd_16s_16s_33s_33_4_1_U33_n_15,mac_muladd_16s_16s_33s_33_4_1_U33_n_16,mac_muladd_16s_16s_33s_33_4_1_U33_n_17,mac_muladd_16s_16s_33s_33_4_1_U33_n_18,mac_muladd_16s_16s_33s_33_4_1_U33_n_19,mac_muladd_16s_16s_33s_33_4_1_U33_n_20,mac_muladd_16s_16s_33s_33_4_1_U33_n_21,mac_muladd_16s_16s_33s_33_4_1_U33_n_22}),
        .P(mul_16s_16s_32_1_1_U6_n_12),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U28_n_12,mac_muladd_16s_16s_32s_33_4_1_U28_n_13,mac_muladd_16s_16s_32s_33_4_1_U28_n_14,mac_muladd_16s_16s_32s_33_4_1_U28_n_15,mac_muladd_16s_16s_32s_33_4_1_U28_n_16,mac_muladd_16s_16s_32s_33_4_1_U28_n_17,mac_muladd_16s_16s_32s_33_4_1_U28_n_18,mac_muladd_16s_16s_32s_33_4_1_U28_n_19,mac_muladd_16s_16s_32s_33_4_1_U28_n_20,mac_muladd_16s_16s_32s_33_4_1_U28_n_21,mac_muladd_16s_16s_32s_33_4_1_U28_n_22,mac_muladd_16s_16s_32s_33_4_1_U28_n_23,mac_muladd_16s_16s_32s_33_4_1_U28_n_24,mac_muladd_16s_16s_32s_33_4_1_U28_n_25,mac_muladd_16s_16s_32s_33_4_1_U28_n_26,mac_muladd_16s_16s_32s_33_4_1_U28_n_27,mac_muladd_16s_16s_32s_33_4_1_U28_n_28,mac_muladd_16s_16s_32s_33_4_1_U28_n_29,mac_muladd_16s_16s_32s_33_4_1_U28_n_30,mac_muladd_16s_16s_32s_33_4_1_U28_n_31,mac_muladd_16s_16s_32s_33_4_1_U28_n_32,mac_muladd_16s_16s_32s_33_4_1_U28_n_33,mac_muladd_16s_16s_32s_33_4_1_U28_n_34,mac_muladd_16s_16s_32s_33_4_1_U28_n_35,mac_muladd_16s_16s_32s_33_4_1_U28_n_36,mac_muladd_16s_16s_32s_33_4_1_U28_n_37,mac_muladd_16s_16s_32s_33_4_1_U28_n_38,mac_muladd_16s_16s_32s_33_4_1_U28_n_39,mac_muladd_16s_16s_32s_33_4_1_U28_n_40,mac_muladd_16s_16s_32s_33_4_1_U28_n_41,mac_muladd_16s_16s_32s_33_4_1_U28_n_42,mac_muladd_16s_16s_32s_33_4_1_U28_n_43,mac_muladd_16s_16s_32s_33_4_1_U28_n_44,mac_muladd_16s_16s_32s_33_4_1_U28_n_45,mac_muladd_16s_16s_32s_33_4_1_U28_n_46,mac_muladd_16s_16s_32s_33_4_1_U28_n_47,mac_muladd_16s_16s_32s_33_4_1_U28_n_48,mac_muladd_16s_16s_32s_33_4_1_U28_n_49,mac_muladd_16s_16s_32s_33_4_1_U28_n_50,mac_muladd_16s_16s_32s_33_4_1_U28_n_51,mac_muladd_16s_16s_32s_33_4_1_U28_n_52,mac_muladd_16s_16s_32s_33_4_1_U28_n_53,mac_muladd_16s_16s_32s_33_4_1_U28_n_54,mac_muladd_16s_16s_32s_33_4_1_U28_n_55,mac_muladd_16s_16s_32s_33_4_1_U28_n_56,mac_muladd_16s_16s_32s_33_4_1_U28_n_57,mac_muladd_16s_16s_32s_33_4_1_U28_n_58,mac_muladd_16s_16s_32s_33_4_1_U28_n_59}),
        .Q(ap_CS_fsm_state13),
        .S(mac_muladd_16s_16s_33s_33_4_1_U33_n_48),
        .ap_clk(ap_clk),
        .ap_clk_0({mac_muladd_16s_16s_33s_33_4_1_U33_n_23,mac_muladd_16s_16s_33s_33_4_1_U33_n_24,mac_muladd_16s_16s_33s_33_4_1_U33_n_25,mac_muladd_16s_16s_33s_33_4_1_U33_n_26,mac_muladd_16s_16s_33s_33_4_1_U33_n_27,mac_muladd_16s_16s_33s_33_4_1_U33_n_28,mac_muladd_16s_16s_33s_33_4_1_U33_n_29,mac_muladd_16s_16s_33s_33_4_1_U33_n_30}),
        .ap_clk_1({mac_muladd_16s_16s_33s_33_4_1_U33_n_31,mac_muladd_16s_16s_33s_33_4_1_U33_n_32,mac_muladd_16s_16s_33s_33_4_1_U33_n_33,mac_muladd_16s_16s_33s_33_4_1_U33_n_34,mac_muladd_16s_16s_33s_33_4_1_U33_n_35,mac_muladd_16s_16s_33s_33_4_1_U33_n_36,mac_muladd_16s_16s_33s_33_4_1_U33_n_37,mac_muladd_16s_16s_33s_33_4_1_U33_n_38}),
        .ap_clk_2({mac_muladd_16s_16s_33s_33_4_1_U33_n_39,mac_muladd_16s_16s_33s_33_4_1_U33_n_40,mac_muladd_16s_16s_33s_33_4_1_U33_n_41,mac_muladd_16s_16s_33s_33_4_1_U33_n_42,mac_muladd_16s_16s_33s_33_4_1_U33_n_43,mac_muladd_16s_16s_33s_33_4_1_U33_n_44,mac_muladd_16s_16s_33s_33_4_1_U33_n_45,mac_muladd_16s_16s_33s_33_4_1_U33_n_46}),
        .\empty_81_fu_186[39]_i_24 (mac_muladd_16s_16s_33s_33_4_1_U33_n_47),
        .\empty_81_fu_186_reg[39] ({add_ln119_1_reg_2500[35],add_ln119_1_reg_2500[33]}),
        .\empty_81_fu_186_reg[39]_0 (\ap_CS_fsm_reg[17]_rep__3_n_12 ),
        .\empty_81_fu_186_reg[39]_1 ({\empty_81_fu_186_reg_n_12_[35] ,\empty_81_fu_186_reg_n_12_[33] }),
        .\empty_81_fu_186_reg[39]_2 (\empty_81_fu_186[39]_i_19_n_12 ),
        .\empty_81_fu_186_reg[39]_3 (mac_muladd_16s_16s_32s_33_4_1_U31_n_12),
        .\empty_81_fu_186_reg[39]_i_18 ({mac_muladd_16s_16s_32s_33_4_1_U32_n_12,mac_muladd_16s_16s_32s_33_4_1_U32_n_13,mac_muladd_16s_16s_32s_33_4_1_U32_n_14,mac_muladd_16s_16s_32s_33_4_1_U32_n_15,mac_muladd_16s_16s_32s_33_4_1_U32_n_16,mac_muladd_16s_16s_32s_33_4_1_U32_n_17,mac_muladd_16s_16s_32s_33_4_1_U32_n_18,mac_muladd_16s_16s_32s_33_4_1_U32_n_19,mac_muladd_16s_16s_32s_33_4_1_U32_n_20,mac_muladd_16s_16s_32s_33_4_1_U32_n_21,mac_muladd_16s_16s_32s_33_4_1_U32_n_22,mac_muladd_16s_16s_32s_33_4_1_U32_n_23,mac_muladd_16s_16s_32s_33_4_1_U32_n_24,mac_muladd_16s_16s_32s_33_4_1_U32_n_25,mac_muladd_16s_16s_32s_33_4_1_U32_n_26,mac_muladd_16s_16s_32s_33_4_1_U32_n_27,mac_muladd_16s_16s_32s_33_4_1_U32_n_28,mac_muladd_16s_16s_32s_33_4_1_U32_n_29,mac_muladd_16s_16s_32s_33_4_1_U32_n_30,mac_muladd_16s_16s_32s_33_4_1_U32_n_31,mac_muladd_16s_16s_32s_33_4_1_U32_n_32,mac_muladd_16s_16s_32s_33_4_1_U32_n_33,mac_muladd_16s_16s_32s_33_4_1_U32_n_34,mac_muladd_16s_16s_32s_33_4_1_U32_n_35,mac_muladd_16s_16s_32s_33_4_1_U32_n_36,mac_muladd_16s_16s_32s_33_4_1_U32_n_37,mac_muladd_16s_16s_32s_33_4_1_U32_n_38,mac_muladd_16s_16s_32s_33_4_1_U32_n_39,mac_muladd_16s_16s_32s_33_4_1_U32_n_40,mac_muladd_16s_16s_32s_33_4_1_U32_n_41,mac_muladd_16s_16s_32s_33_4_1_U32_n_42,mac_muladd_16s_16s_32s_33_4_1_U32_n_43,mac_muladd_16s_16s_32s_33_4_1_U32_n_44}),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 mac_muladd_16s_16s_33s_33_4_1_U34
       (.CO(mul_16s_16s_32_1_1_U19_n_86),
        .D(empty_85_fu_2020_in[63:32]),
        .DI({\empty_85_fu_202[39]_i_2_n_12 ,\empty_85_fu_202[39]_i_3_n_12 ,\empty_85_fu_202[39]_i_4_n_12 ,\empty_85_fu_202[39]_i_5_n_12 ,\empty_85_fu_202[39]_i_6_n_12 ,mul_16s_16s_32_1_1_U19_n_52}),
        .\L_ACF_load_4_reg_2418_reg[0] (mac_muladd_16s_16s_33s_33_4_1_U34_n_77),
        .P({mac_muladd_16s_16s_33s_33_4_1_U34_n_12,mac_muladd_16s_16s_33s_33_4_1_U34_n_13,mac_muladd_16s_16s_33s_33_4_1_U34_n_14,mac_muladd_16s_16s_33s_33_4_1_U34_n_15,mac_muladd_16s_16s_33s_33_4_1_U34_n_16,mac_muladd_16s_16s_33s_33_4_1_U34_n_17,mac_muladd_16s_16s_33s_33_4_1_U34_n_18,mac_muladd_16s_16s_33s_33_4_1_U34_n_19,mac_muladd_16s_16s_33s_33_4_1_U34_n_20,mac_muladd_16s_16s_33s_33_4_1_U34_n_21,mac_muladd_16s_16s_33s_33_4_1_U34_n_22,mac_muladd_16s_16s_33s_33_4_1_U34_n_23,mac_muladd_16s_16s_33s_33_4_1_U34_n_24,mac_muladd_16s_16s_33s_33_4_1_U34_n_25,mac_muladd_16s_16s_33s_33_4_1_U34_n_26,mac_muladd_16s_16s_33s_33_4_1_U34_n_27,mac_muladd_16s_16s_33s_33_4_1_U34_n_28,mac_muladd_16s_16s_33s_33_4_1_U34_n_29,mac_muladd_16s_16s_33s_33_4_1_U34_n_30,mac_muladd_16s_16s_33s_33_4_1_U34_n_31,mac_muladd_16s_16s_33s_33_4_1_U34_n_32,mac_muladd_16s_16s_33s_33_4_1_U34_n_33,mac_muladd_16s_16s_33s_33_4_1_U34_n_34,mac_muladd_16s_16s_33s_33_4_1_U34_n_35,mac_muladd_16s_16s_33s_33_4_1_U34_n_36,mac_muladd_16s_16s_33s_33_4_1_U34_n_37,mac_muladd_16s_16s_33s_33_4_1_U34_n_38,mac_muladd_16s_16s_33s_33_4_1_U34_n_39,mac_muladd_16s_16s_33s_33_4_1_U34_n_40,mac_muladd_16s_16s_33s_33_4_1_U34_n_41,mac_muladd_16s_16s_33s_33_4_1_U34_n_42,mac_muladd_16s_16s_33s_33_4_1_U34_n_43,mac_muladd_16s_16s_33s_33_4_1_U34_n_44}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U29_n_13,mac_muladd_16s_16s_32s_33_4_1_U29_n_14,mac_muladd_16s_16s_32s_33_4_1_U29_n_15,mac_muladd_16s_16s_32s_33_4_1_U29_n_16,mac_muladd_16s_16s_32s_33_4_1_U29_n_17,mac_muladd_16s_16s_32s_33_4_1_U29_n_18,mac_muladd_16s_16s_32s_33_4_1_U29_n_19,mac_muladd_16s_16s_32s_33_4_1_U29_n_20,mac_muladd_16s_16s_32s_33_4_1_U29_n_21,mac_muladd_16s_16s_32s_33_4_1_U29_n_22,mac_muladd_16s_16s_32s_33_4_1_U29_n_23,mac_muladd_16s_16s_32s_33_4_1_U29_n_24,mac_muladd_16s_16s_32s_33_4_1_U29_n_25,mac_muladd_16s_16s_32s_33_4_1_U29_n_26,mac_muladd_16s_16s_32s_33_4_1_U29_n_27,mac_muladd_16s_16s_32s_33_4_1_U29_n_28,mac_muladd_16s_16s_32s_33_4_1_U29_n_29,mac_muladd_16s_16s_32s_33_4_1_U29_n_30,mac_muladd_16s_16s_32s_33_4_1_U29_n_31,mac_muladd_16s_16s_32s_33_4_1_U29_n_32,mac_muladd_16s_16s_32s_33_4_1_U29_n_33,mac_muladd_16s_16s_32s_33_4_1_U29_n_34,mac_muladd_16s_16s_32s_33_4_1_U29_n_35,mac_muladd_16s_16s_32s_33_4_1_U29_n_36,mac_muladd_16s_16s_32s_33_4_1_U29_n_37,mac_muladd_16s_16s_32s_33_4_1_U29_n_38,mac_muladd_16s_16s_32s_33_4_1_U29_n_39,mac_muladd_16s_16s_32s_33_4_1_U29_n_40,mac_muladd_16s_16s_32s_33_4_1_U29_n_41,mac_muladd_16s_16s_32s_33_4_1_U29_n_42,mac_muladd_16s_16s_32s_33_4_1_U29_n_43,mac_muladd_16s_16s_32s_33_4_1_U29_n_44,mac_muladd_16s_16s_32s_33_4_1_U29_n_45,mac_muladd_16s_16s_32s_33_4_1_U29_n_46,mac_muladd_16s_16s_32s_33_4_1_U29_n_47,mac_muladd_16s_16s_32s_33_4_1_U29_n_48,mac_muladd_16s_16s_32s_33_4_1_U29_n_49,mac_muladd_16s_16s_32s_33_4_1_U29_n_50,mac_muladd_16s_16s_32s_33_4_1_U29_n_51,mac_muladd_16s_16s_32s_33_4_1_U29_n_52,mac_muladd_16s_16s_32s_33_4_1_U29_n_53,mac_muladd_16s_16s_32s_33_4_1_U29_n_54,mac_muladd_16s_16s_32s_33_4_1_U29_n_55,mac_muladd_16s_16s_32s_33_4_1_U29_n_56,mac_muladd_16s_16s_32s_33_4_1_U29_n_57,mac_muladd_16s_16s_32s_33_4_1_U29_n_58,mac_muladd_16s_16s_32s_33_4_1_U29_n_59,mac_muladd_16s_16s_32s_33_4_1_U29_n_60}),
        .Q(ap_CS_fsm_state13),
        .S({\empty_85_fu_202[39]_i_10_n_12 ,\empty_85_fu_202[39]_i_11_n_12 ,\empty_85_fu_202[39]_i_12_n_12 ,\empty_85_fu_202[39]_i_13_n_12 ,\empty_85_fu_202[39]_i_14_n_12 ,mul_16s_16s_32_1_1_U19_n_207}),
        .ap_clk(ap_clk),
        .\empty_85_fu_202_reg[39] ({mul_ln102_reg_2480_reg_n_86,mul_ln102_reg_2480_reg_n_117}),
        .\empty_85_fu_202_reg[39]_0 ({L_ACF_load_4_reg_2418[33:32],L_ACF_load_4_reg_2418[0]}),
        .\empty_85_fu_202_reg[39]_1 (\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .\empty_85_fu_202_reg[39]_2 ({\empty_85_fu_202_reg_n_12_[33] ,\empty_85_fu_202_reg_n_12_[32] ,\empty_85_fu_202_reg_n_12_[0] }),
        .\empty_85_fu_202_reg[39]_3 ({mul_16s_16s_32_1_1_U19_n_12,mul_16s_16s_32_1_1_U19_n_43}),
        .\empty_85_fu_202_reg[39]_4 (\empty_85_fu_202[39]_i_19_n_12 ),
        .\empty_85_fu_202_reg[39]_5 (mul_16s_16s_32_1_1_U19_n_53),
        .\empty_85_fu_202_reg[47] ({\empty_85_fu_202[47]_i_2_n_12 ,\empty_85_fu_202[47]_i_3_n_12 ,\empty_85_fu_202[47]_i_4_n_12 ,\empty_85_fu_202[47]_i_5_n_12 ,\empty_85_fu_202[47]_i_6_n_12 ,\empty_85_fu_202[47]_i_7_n_12 ,\empty_85_fu_202[47]_i_8_n_12 ,\empty_85_fu_202[47]_i_9_n_12 }),
        .\empty_85_fu_202_reg[47]_0 ({\empty_85_fu_202[47]_i_10_n_12 ,\empty_85_fu_202[47]_i_11_n_12 ,\empty_85_fu_202[47]_i_12_n_12 ,\empty_85_fu_202[47]_i_13_n_12 ,\empty_85_fu_202[47]_i_14_n_12 ,\empty_85_fu_202[47]_i_15_n_12 ,\empty_85_fu_202[47]_i_16_n_12 ,\empty_85_fu_202[47]_i_17_n_12 }),
        .\empty_85_fu_202_reg[55] ({\empty_85_fu_202[55]_i_2_n_12 ,\empty_85_fu_202[55]_i_3_n_12 ,\empty_85_fu_202[55]_i_4_n_12 ,\empty_85_fu_202[55]_i_5_n_12 ,\empty_85_fu_202[55]_i_6_n_12 ,\empty_85_fu_202[55]_i_7_n_12 ,\empty_85_fu_202[55]_i_8_n_12 ,\empty_85_fu_202[55]_i_9_n_12 }),
        .\empty_85_fu_202_reg[55]_0 ({\empty_85_fu_202[55]_i_10_n_12 ,\empty_85_fu_202[55]_i_11_n_12 ,\empty_85_fu_202[55]_i_12_n_12 ,\empty_85_fu_202[55]_i_13_n_12 ,\empty_85_fu_202[55]_i_14_n_12 ,\empty_85_fu_202[55]_i_15_n_12 ,\empty_85_fu_202[55]_i_16_n_12 ,\empty_85_fu_202[55]_i_17_n_12 }),
        .\empty_85_fu_202_reg[63] ({\empty_85_fu_202[63]_i_3_n_12 ,\empty_85_fu_202[63]_i_4_n_12 ,\empty_85_fu_202[63]_i_5_n_12 ,\empty_85_fu_202[63]_i_6_n_12 ,\empty_85_fu_202[63]_i_7_n_12 ,\empty_85_fu_202[63]_i_8_n_12 ,\empty_85_fu_202[63]_i_9_n_12 }),
        .\empty_85_fu_202_reg[63]_0 ({\empty_85_fu_202[63]_i_10_n_12 ,\empty_85_fu_202[63]_i_11_n_12 ,\empty_85_fu_202[63]_i_12_n_12 ,\empty_85_fu_202[63]_i_13_n_12 ,\empty_85_fu_202[63]_i_14_n_12 ,\empty_85_fu_202[63]_i_15_n_12 ,\empty_85_fu_202[63]_i_16_n_12 ,\empty_85_fu_202[63]_i_17_n_12 }),
        .\empty_85_fu_202_reg[7] (\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 mul_16s_16s_32_1_1_U12
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CO(mul_16s_16s_32_1_1_U18_n_77),
        .D(empty_86_fu_206[63:32]),
        .DI({\empty_86_fu_206[39]_i_2_n_12 ,\empty_86_fu_206[39]_i_3_n_12 ,\empty_86_fu_206[39]_i_4_n_12 ,\empty_86_fu_206[39]_i_5_n_12 ,\empty_86_fu_206[39]_i_6_n_12 ,mac_muladd_16s_16s_32s_33_4_1_U30_n_92}),
        .P({mul_16s_16s_32_1_1_U12_n_12,mul_16s_16s_32_1_1_U12_n_13,mul_16s_16s_32_1_1_U12_n_14,mul_16s_16s_32_1_1_U12_n_15,mul_16s_16s_32_1_1_U12_n_16,mul_16s_16s_32_1_1_U12_n_17,mul_16s_16s_32_1_1_U12_n_18,mul_16s_16s_32_1_1_U12_n_19,mul_16s_16s_32_1_1_U12_n_20,mul_16s_16s_32_1_1_U12_n_21,mul_16s_16s_32_1_1_U12_n_22,mul_16s_16s_32_1_1_U12_n_23,mul_16s_16s_32_1_1_U12_n_24,mul_16s_16s_32_1_1_U12_n_25,mul_16s_16s_32_1_1_U12_n_26,mul_16s_16s_32_1_1_U12_n_27,mul_16s_16s_32_1_1_U12_n_28,mul_16s_16s_32_1_1_U12_n_29,mul_16s_16s_32_1_1_U12_n_30,mul_16s_16s_32_1_1_U12_n_31,mul_16s_16s_32_1_1_U12_n_32,mul_16s_16s_32_1_1_U12_n_33,mul_16s_16s_32_1_1_U12_n_34,mul_16s_16s_32_1_1_U12_n_35,mul_16s_16s_32_1_1_U12_n_36,mul_16s_16s_32_1_1_U12_n_37,mul_16s_16s_32_1_1_U12_n_38,mul_16s_16s_32_1_1_U12_n_39,mul_16s_16s_32_1_1_U12_n_40,mul_16s_16s_32_1_1_U12_n_41,mul_16s_16s_32_1_1_U12_n_42,mul_16s_16s_32_1_1_U12_n_43}),
        .Q({Q[4],ap_CS_fsm_state15,ap_CS_fsm_state13}),
        .S({\empty_86_fu_206[39]_i_10_n_12 ,\empty_86_fu_206[39]_i_11_n_12 ,\empty_86_fu_206[39]_i_12_n_12 ,\empty_86_fu_206[39]_i_13_n_12 ,\empty_86_fu_206[39]_i_14_n_12 ,mac_muladd_16s_16s_32s_33_4_1_U30_n_93}),
        .ap_clk(ap_clk),
        .\empty_86_fu_206_reg[39] ({\L_ACF_load_2_reg_2379_reg[63]_0 [33:32],\L_ACF_load_2_reg_2379_reg[63]_0 [0]}),
        .\empty_86_fu_206_reg[39]_0 ({\empty_86_fu_206_reg_n_12_[33] ,\empty_86_fu_206_reg_n_12_[32] ,\empty_86_fu_206_reg_n_12_[0] }),
        .\empty_86_fu_206_reg[39]_1 ({mac_muladd_16s_16s_32s_33_4_1_U30_n_28,mac_muladd_16s_16s_32s_33_4_1_U30_n_29,mac_muladd_16s_16s_32s_33_4_1_U30_n_60}),
        .\empty_86_fu_206_reg[39]_2 ({mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_43}),
        .\empty_86_fu_206_reg[39]_3 (\empty_86_fu_206[39]_i_20_n_12 ),
        .\empty_86_fu_206_reg[39]_4 (mul_16s_16s_32_1_1_U18_n_44),
        .\empty_86_fu_206_reg[47] ({\empty_86_fu_206[47]_i_2_n_12 ,\empty_86_fu_206[47]_i_3_n_12 ,\empty_86_fu_206[47]_i_4_n_12 ,\empty_86_fu_206[47]_i_5_n_12 ,\empty_86_fu_206[47]_i_6_n_12 ,\empty_86_fu_206[47]_i_7_n_12 ,\empty_86_fu_206[47]_i_8_n_12 ,\empty_86_fu_206[47]_i_9_n_12 }),
        .\empty_86_fu_206_reg[47]_0 ({\empty_86_fu_206[47]_i_10_n_12 ,\empty_86_fu_206[47]_i_11_n_12 ,\empty_86_fu_206[47]_i_12_n_12 ,\empty_86_fu_206[47]_i_13_n_12 ,\empty_86_fu_206[47]_i_14_n_12 ,\empty_86_fu_206[47]_i_15_n_12 ,\empty_86_fu_206[47]_i_16_n_12 ,\empty_86_fu_206[47]_i_17_n_12 }),
        .\empty_86_fu_206_reg[55] ({\empty_86_fu_206[55]_i_2_n_12 ,\empty_86_fu_206[55]_i_3_n_12 ,\empty_86_fu_206[55]_i_4_n_12 ,\empty_86_fu_206[55]_i_5_n_12 ,\empty_86_fu_206[55]_i_6_n_12 ,\empty_86_fu_206[55]_i_7_n_12 ,\empty_86_fu_206[55]_i_8_n_12 ,\empty_86_fu_206[55]_i_9_n_12 }),
        .\empty_86_fu_206_reg[55]_0 ({\empty_86_fu_206[55]_i_10_n_12 ,\empty_86_fu_206[55]_i_11_n_12 ,\empty_86_fu_206[55]_i_12_n_12 ,\empty_86_fu_206[55]_i_13_n_12 ,\empty_86_fu_206[55]_i_14_n_12 ,\empty_86_fu_206[55]_i_15_n_12 ,\empty_86_fu_206[55]_i_16_n_12 ,\empty_86_fu_206[55]_i_17_n_12 }),
        .\empty_86_fu_206_reg[63] ({\empty_86_fu_206[63]_i_3_n_12 ,\empty_86_fu_206[63]_i_4_n_12 ,\empty_86_fu_206[63]_i_5_n_12 ,\empty_86_fu_206[63]_i_6_n_12 ,\empty_86_fu_206[63]_i_7_n_12 ,\empty_86_fu_206[63]_i_8_n_12 ,\empty_86_fu_206[63]_i_9_n_12 }),
        .\empty_86_fu_206_reg[63]_0 ({\empty_86_fu_206[63]_i_10_n_12 ,\empty_86_fu_206[63]_i_11_n_12 ,\empty_86_fu_206[63]_i_12_n_12 ,\empty_86_fu_206[63]_i_13_n_12 ,\empty_86_fu_206[63]_i_14_n_12 ,\empty_86_fu_206[63]_i_15_n_12 ,\empty_86_fu_206[63]_i_16_n_12 ,\empty_86_fu_206[63]_i_17_n_12 }),
        .indata_q1(indata_q1),
        .ram_reg_bram_0(mul_16s_16s_32_1_1_U12_n_76));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 mul_16s_16s_32_1_1_U16
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .D(empty_82_fu_190),
        .DI({\empty_82_fu_190[39]_i_2_n_12 ,\empty_82_fu_190[39]_i_3_n_12 ,\empty_82_fu_190[39]_i_4_n_12 ,\empty_82_fu_190[39]_i_5_n_12 ,am_addmul_16s_16s_16s_33_4_1_U36_n_45,am_addmul_16s_16s_16s_33_4_1_U36_n_46}),
        .DSP_ALU_INST({ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U35_n_45}),
        .OPMODE(mul_16s_16s_32_1_1_U17_n_12),
        .P({mul_16s_16s_32_1_1_U16_n_12,mul_16s_16s_32_1_1_U16_n_13}),
        .Q({\empty_82_fu_190_reg_n_12_[35] ,\empty_82_fu_190_reg_n_12_[34] ,\empty_82_fu_190_reg_n_12_[33] ,\empty_82_fu_190_reg_n_12_[32] ,\empty_82_fu_190_reg_n_12_[31] ,\empty_82_fu_190_reg_n_12_[30] ,\empty_82_fu_190_reg_n_12_[29] ,\empty_82_fu_190_reg_n_12_[28] ,\empty_82_fu_190_reg_n_12_[27] ,\empty_82_fu_190_reg_n_12_[26] ,\empty_82_fu_190_reg_n_12_[25] ,\empty_82_fu_190_reg_n_12_[24] ,\empty_82_fu_190_reg_n_12_[23] ,\empty_82_fu_190_reg_n_12_[22] ,\empty_82_fu_190_reg_n_12_[21] ,\empty_82_fu_190_reg_n_12_[20] ,\empty_82_fu_190_reg_n_12_[19] ,\empty_82_fu_190_reg_n_12_[18] ,\empty_82_fu_190_reg_n_12_[17] ,\empty_82_fu_190_reg_n_12_[16] ,\empty_82_fu_190_reg_n_12_[15] ,\empty_82_fu_190_reg_n_12_[14] ,\empty_82_fu_190_reg_n_12_[13] ,\empty_82_fu_190_reg_n_12_[12] ,\empty_82_fu_190_reg_n_12_[11] ,\empty_82_fu_190_reg_n_12_[10] ,\empty_82_fu_190_reg_n_12_[9] ,\empty_82_fu_190_reg_n_12_[8] ,\empty_82_fu_190_reg_n_12_[7] ,\empty_82_fu_190_reg_n_12_[6] ,\empty_82_fu_190_reg_n_12_[5] ,\empty_82_fu_190_reg_n_12_[4] ,\empty_82_fu_190_reg_n_12_[3] ,\empty_82_fu_190_reg_n_12_[2] ,\empty_82_fu_190_reg_n_12_[1] ,\empty_82_fu_190_reg_n_12_[0] }),
        .S({\empty_82_fu_190[39]_i_10_n_12 ,\empty_82_fu_190[39]_i_11_n_12 ,\empty_82_fu_190[39]_i_12_n_12 ,\empty_82_fu_190[39]_i_13_n_12 ,am_addmul_16s_16s_16s_33_4_1_U36_n_47}),
        .ap_clk(ap_clk),
        .\empty_82_fu_190_reg[31] (\ap_CS_fsm_reg[17]_rep__0_n_12 ),
        .\empty_82_fu_190_reg[39] (\ap_CS_fsm_reg[17]_rep_n_12 ),
        .\empty_82_fu_190_reg[39]_0 (L_ACF_load_1_reg_2374[35:0]),
        .\empty_82_fu_190_reg[39]_1 ({am_addmul_16s_16s_16s_33_4_1_U36_n_12,am_addmul_16s_16s_16s_33_4_1_U36_n_13,am_addmul_16s_16s_16s_33_4_1_U36_n_14,am_addmul_16s_16s_16s_33_4_1_U36_n_15,am_addmul_16s_16s_16s_33_4_1_U36_n_16,am_addmul_16s_16s_16s_33_4_1_U36_n_17,am_addmul_16s_16s_16s_33_4_1_U36_n_18,am_addmul_16s_16s_16s_33_4_1_U36_n_19,am_addmul_16s_16s_16s_33_4_1_U36_n_20,am_addmul_16s_16s_16s_33_4_1_U36_n_21,am_addmul_16s_16s_16s_33_4_1_U36_n_22,am_addmul_16s_16s_16s_33_4_1_U36_n_23,am_addmul_16s_16s_16s_33_4_1_U36_n_24,am_addmul_16s_16s_16s_33_4_1_U36_n_25,am_addmul_16s_16s_16s_33_4_1_U36_n_26,am_addmul_16s_16s_16s_33_4_1_U36_n_27,am_addmul_16s_16s_16s_33_4_1_U36_n_28,am_addmul_16s_16s_16s_33_4_1_U36_n_29,am_addmul_16s_16s_16s_33_4_1_U36_n_30,am_addmul_16s_16s_16s_33_4_1_U36_n_31,am_addmul_16s_16s_16s_33_4_1_U36_n_32,am_addmul_16s_16s_16s_33_4_1_U36_n_33,am_addmul_16s_16s_16s_33_4_1_U36_n_34,am_addmul_16s_16s_16s_33_4_1_U36_n_35,am_addmul_16s_16s_16s_33_4_1_U36_n_36,am_addmul_16s_16s_16s_33_4_1_U36_n_37,am_addmul_16s_16s_16s_33_4_1_U36_n_38,am_addmul_16s_16s_16s_33_4_1_U36_n_39,am_addmul_16s_16s_16s_33_4_1_U36_n_40,am_addmul_16s_16s_16s_33_4_1_U36_n_41,am_addmul_16s_16s_16s_33_4_1_U36_n_42,am_addmul_16s_16s_16s_33_4_1_U36_n_43,am_addmul_16s_16s_16s_33_4_1_U36_n_44}),
        .\empty_82_fu_190_reg[39]_2 (\empty_82_fu_190[39]_i_18_n_12 ),
        .\empty_82_fu_190_reg[47] ({\empty_82_fu_190[47]_i_2_n_12 ,\empty_82_fu_190[47]_i_3_n_12 ,\empty_82_fu_190[47]_i_4_n_12 ,\empty_82_fu_190[47]_i_5_n_12 ,\empty_82_fu_190[47]_i_6_n_12 ,\empty_82_fu_190[47]_i_7_n_12 ,\empty_82_fu_190[47]_i_8_n_12 ,\empty_82_fu_190[47]_i_9_n_12 }),
        .\empty_82_fu_190_reg[47]_0 ({\empty_82_fu_190[47]_i_10_n_12 ,\empty_82_fu_190[47]_i_11_n_12 ,\empty_82_fu_190[47]_i_12_n_12 ,\empty_82_fu_190[47]_i_13_n_12 ,\empty_82_fu_190[47]_i_14_n_12 ,\empty_82_fu_190[47]_i_15_n_12 ,\empty_82_fu_190[47]_i_16_n_12 ,\empty_82_fu_190[47]_i_17_n_12 }),
        .\empty_82_fu_190_reg[55] ({\empty_82_fu_190[55]_i_2_n_12 ,\empty_82_fu_190[55]_i_3_n_12 ,\empty_82_fu_190[55]_i_4_n_12 ,\empty_82_fu_190[55]_i_5_n_12 ,\empty_82_fu_190[55]_i_6_n_12 ,\empty_82_fu_190[55]_i_7_n_12 ,\empty_82_fu_190[55]_i_8_n_12 ,\empty_82_fu_190[55]_i_9_n_12 }),
        .\empty_82_fu_190_reg[55]_0 ({\empty_82_fu_190[55]_i_10_n_12 ,\empty_82_fu_190[55]_i_11_n_12 ,\empty_82_fu_190[55]_i_12_n_12 ,\empty_82_fu_190[55]_i_13_n_12 ,\empty_82_fu_190[55]_i_14_n_12 ,\empty_82_fu_190[55]_i_15_n_12 ,\empty_82_fu_190[55]_i_16_n_12 ,\empty_82_fu_190[55]_i_17_n_12 }),
        .\empty_82_fu_190_reg[63] ({\empty_82_fu_190[63]_i_2_n_12 ,\empty_82_fu_190[63]_i_3_n_12 ,\empty_82_fu_190[63]_i_4_n_12 ,\empty_82_fu_190[63]_i_5_n_12 ,\empty_82_fu_190[63]_i_6_n_12 ,\empty_82_fu_190[63]_i_7_n_12 ,\empty_82_fu_190[63]_i_8_n_12 }),
        .\empty_82_fu_190_reg[63]_0 ({\empty_82_fu_190[63]_i_9_n_12 ,\empty_82_fu_190[63]_i_10_n_12 ,\empty_82_fu_190[63]_i_11_n_12 ,\empty_82_fu_190[63]_i_12_n_12 ,\empty_82_fu_190[63]_i_13_n_12 ,\empty_82_fu_190[63]_i_14_n_12 ,\empty_82_fu_190[63]_i_15_n_12 ,\empty_82_fu_190[63]_i_16_n_12 }),
        .indata_q0(indata_q0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19 mul_16s_16s_32_1_1_U17
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .D(empty_83_fu_1940_in),
        .DI({\empty_83_fu_194[39]_i_2_n_12 ,\empty_83_fu_194[39]_i_3_n_12 ,\empty_83_fu_194[39]_i_4_n_12 ,\empty_83_fu_194[39]_i_5_n_12 }),
        .OPMODE(mul_16s_16s_32_1_1_U17_n_12),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U37_n_45}),
        .Q({\empty_83_fu_194_reg_n_12_[35] ,\empty_83_fu_194_reg_n_12_[34] ,\empty_83_fu_194_reg_n_12_[33] ,\empty_83_fu_194_reg_n_12_[32] ,\empty_83_fu_194_reg_n_12_[31] ,\empty_83_fu_194_reg_n_12_[30] ,\empty_83_fu_194_reg_n_12_[29] ,\empty_83_fu_194_reg_n_12_[28] ,\empty_83_fu_194_reg_n_12_[27] ,\empty_83_fu_194_reg_n_12_[26] ,\empty_83_fu_194_reg_n_12_[25] ,\empty_83_fu_194_reg_n_12_[24] ,\empty_83_fu_194_reg_n_12_[23] ,\empty_83_fu_194_reg_n_12_[22] ,\empty_83_fu_194_reg_n_12_[21] ,\empty_83_fu_194_reg_n_12_[20] ,\empty_83_fu_194_reg_n_12_[19] ,\empty_83_fu_194_reg_n_12_[18] ,\empty_83_fu_194_reg_n_12_[17] ,\empty_83_fu_194_reg_n_12_[16] ,\empty_83_fu_194_reg_n_12_[15] ,\empty_83_fu_194_reg_n_12_[14] ,\empty_83_fu_194_reg_n_12_[13] ,\empty_83_fu_194_reg_n_12_[12] ,\empty_83_fu_194_reg_n_12_[11] ,\empty_83_fu_194_reg_n_12_[10] ,\empty_83_fu_194_reg_n_12_[9] ,\empty_83_fu_194_reg_n_12_[8] ,\empty_83_fu_194_reg_n_12_[7] ,\empty_83_fu_194_reg_n_12_[6] ,\empty_83_fu_194_reg_n_12_[5] ,\empty_83_fu_194_reg_n_12_[4] ,\empty_83_fu_194_reg_n_12_[3] ,\empty_83_fu_194_reg_n_12_[2] ,\empty_83_fu_194_reg_n_12_[1] ,\empty_83_fu_194_reg_n_12_[0] }),
        .S({\empty_83_fu_194[39]_i_10_n_12 ,\empty_83_fu_194[39]_i_11_n_12 ,\empty_83_fu_194[39]_i_12_n_12 ,\empty_83_fu_194[39]_i_13_n_12 }),
        .ap_clk(ap_clk),
        .\empty_83_fu_194_reg[31] ({mul_ln91_reg_2470_reg_n_86,mul_ln91_reg_2470_reg_n_87,mul_ln91_reg_2470_reg_n_88,mul_ln91_reg_2470_reg_n_89,mul_ln91_reg_2470_reg_n_90,mul_ln91_reg_2470_reg_n_91,mul_ln91_reg_2470_reg_n_92,mul_ln91_reg_2470_reg_n_93,mul_ln91_reg_2470_reg_n_94,mul_ln91_reg_2470_reg_n_95,mul_ln91_reg_2470_reg_n_96,mul_ln91_reg_2470_reg_n_97,mul_ln91_reg_2470_reg_n_98,mul_ln91_reg_2470_reg_n_99,mul_ln91_reg_2470_reg_n_100,mul_ln91_reg_2470_reg_n_101,mul_ln91_reg_2470_reg_n_102,mul_ln91_reg_2470_reg_n_103,mul_ln91_reg_2470_reg_n_104,mul_ln91_reg_2470_reg_n_105,mul_ln91_reg_2470_reg_n_106,mul_ln91_reg_2470_reg_n_107,mul_ln91_reg_2470_reg_n_108,mul_ln91_reg_2470_reg_n_109,mul_ln91_reg_2470_reg_n_110,mul_ln91_reg_2470_reg_n_111,mul_ln91_reg_2470_reg_n_112,mul_ln91_reg_2470_reg_n_113,mul_ln91_reg_2470_reg_n_114,mul_ln91_reg_2470_reg_n_115,mul_ln91_reg_2470_reg_n_116,mul_ln91_reg_2470_reg_n_117}),
        .\empty_83_fu_194_reg[39] (\ap_CS_fsm_reg[17]_rep_n_12 ),
        .\empty_83_fu_194_reg[39]_0 (L_ACF_load_2_reg_2379[35:0]),
        .\empty_83_fu_194_reg[39]_1 (\empty_83_fu_194[39]_i_18_n_12 ),
        .\empty_83_fu_194_reg[47] ({\empty_83_fu_194[47]_i_2_n_12 ,\empty_83_fu_194[47]_i_3_n_12 ,\empty_83_fu_194[47]_i_4_n_12 ,\empty_83_fu_194[47]_i_5_n_12 ,\empty_83_fu_194[47]_i_6_n_12 ,\empty_83_fu_194[47]_i_7_n_12 ,\empty_83_fu_194[47]_i_8_n_12 ,\empty_83_fu_194[47]_i_9_n_12 }),
        .\empty_83_fu_194_reg[47]_0 ({\empty_83_fu_194[47]_i_10_n_12 ,\empty_83_fu_194[47]_i_11_n_12 ,\empty_83_fu_194[47]_i_12_n_12 ,\empty_83_fu_194[47]_i_13_n_12 ,\empty_83_fu_194[47]_i_14_n_12 ,\empty_83_fu_194[47]_i_15_n_12 ,\empty_83_fu_194[47]_i_16_n_12 ,\empty_83_fu_194[47]_i_17_n_12 }),
        .\empty_83_fu_194_reg[55] ({\empty_83_fu_194[55]_i_2_n_12 ,\empty_83_fu_194[55]_i_3_n_12 ,\empty_83_fu_194[55]_i_4_n_12 ,\empty_83_fu_194[55]_i_5_n_12 ,\empty_83_fu_194[55]_i_6_n_12 ,\empty_83_fu_194[55]_i_7_n_12 ,\empty_83_fu_194[55]_i_8_n_12 ,\empty_83_fu_194[55]_i_9_n_12 }),
        .\empty_83_fu_194_reg[55]_0 ({\empty_83_fu_194[55]_i_10_n_12 ,\empty_83_fu_194[55]_i_11_n_12 ,\empty_83_fu_194[55]_i_12_n_12 ,\empty_83_fu_194[55]_i_13_n_12 ,\empty_83_fu_194[55]_i_14_n_12 ,\empty_83_fu_194[55]_i_15_n_12 ,\empty_83_fu_194[55]_i_16_n_12 ,\empty_83_fu_194[55]_i_17_n_12 }),
        .\empty_83_fu_194_reg[63] ({\empty_83_fu_194[63]_i_3_n_12 ,\empty_83_fu_194[63]_i_4_n_12 ,\empty_83_fu_194[63]_i_5_n_12 ,\empty_83_fu_194[63]_i_6_n_12 ,\empty_83_fu_194[63]_i_7_n_12 ,\empty_83_fu_194[63]_i_8_n_12 ,\empty_83_fu_194[63]_i_9_n_12 }),
        .\empty_83_fu_194_reg[63]_0 ({\empty_83_fu_194[63]_i_10_n_12 ,\empty_83_fu_194[63]_i_11_n_12 ,\empty_83_fu_194[63]_i_12_n_12 ,\empty_83_fu_194[63]_i_13_n_12 ,\empty_83_fu_194[63]_i_14_n_12 ,\empty_83_fu_194[63]_i_15_n_12 ,\empty_83_fu_194[63]_i_16_n_12 ,\empty_83_fu_194[63]_i_17_n_12 }),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20 mul_16s_16s_32_1_1_U18
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CO(mul_16s_16s_32_1_1_U18_n_77),
        .D(empty_86_fu_206[31:0]),
        .DI({\empty_84_fu_198[39]_i_2_n_12 ,\empty_84_fu_198[39]_i_3_n_12 ,\empty_84_fu_198[39]_i_4_n_12 ,\empty_84_fu_198[39]_i_5_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_46,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_47}),
        .\L_ACF_load_3_reg_2413_reg[61] (empty_84_fu_198),
        .P({mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_13,mul_16s_16s_32_1_1_U18_n_14,mul_16s_16s_32_1_1_U18_n_15,mul_16s_16s_32_1_1_U18_n_16,mul_16s_16s_32_1_1_U18_n_17,mul_16s_16s_32_1_1_U18_n_18,mul_16s_16s_32_1_1_U18_n_19,mul_16s_16s_32_1_1_U18_n_20,mul_16s_16s_32_1_1_U18_n_21,mul_16s_16s_32_1_1_U18_n_22,mul_16s_16s_32_1_1_U18_n_23,mul_16s_16s_32_1_1_U18_n_24,mul_16s_16s_32_1_1_U18_n_25,mul_16s_16s_32_1_1_U18_n_26,mul_16s_16s_32_1_1_U18_n_27,mul_16s_16s_32_1_1_U18_n_28,mul_16s_16s_32_1_1_U18_n_29,mul_16s_16s_32_1_1_U18_n_30,mul_16s_16s_32_1_1_U18_n_31,mul_16s_16s_32_1_1_U18_n_32,mul_16s_16s_32_1_1_U18_n_33,mul_16s_16s_32_1_1_U18_n_34,mul_16s_16s_32_1_1_U18_n_35,mul_16s_16s_32_1_1_U18_n_36,mul_16s_16s_32_1_1_U18_n_37,mul_16s_16s_32_1_1_U18_n_38,mul_16s_16s_32_1_1_U18_n_39,mul_16s_16s_32_1_1_U18_n_40,mul_16s_16s_32_1_1_U18_n_41,mul_16s_16s_32_1_1_U18_n_42,mul_16s_16s_32_1_1_U18_n_43}),
        .Q({ap_CS_fsm_state21,Q[4]}),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_48),
        .ap_clk(ap_clk),
        .\empty_84_fu_198[39]_i_16_0 ({ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_45}),
        .\empty_84_fu_198_reg[15] (\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .\empty_84_fu_198_reg[15]_0 (\empty_84_fu_198[15]_i_25_n_12 ),
        .\empty_84_fu_198_reg[15]_1 (\empty_84_fu_198[15]_i_24_n_12 ),
        .\empty_84_fu_198_reg[15]_2 (\empty_84_fu_198[15]_i_23_n_12 ),
        .\empty_84_fu_198_reg[15]_3 (\empty_84_fu_198[15]_i_22_n_12 ),
        .\empty_84_fu_198_reg[15]_4 (\empty_84_fu_198[15]_i_21_n_12 ),
        .\empty_84_fu_198_reg[15]_5 (\empty_84_fu_198[15]_i_20_n_12 ),
        .\empty_84_fu_198_reg[15]_6 (\empty_84_fu_198[15]_i_19_n_12 ),
        .\empty_84_fu_198_reg[15]_7 (\empty_84_fu_198[15]_i_18_n_12 ),
        .\empty_84_fu_198_reg[23] (\ap_CS_fsm_reg[17]_rep__6_n_12 ),
        .\empty_84_fu_198_reg[23]_0 (\empty_84_fu_198[23]_i_25_n_12 ),
        .\empty_84_fu_198_reg[23]_1 (\empty_84_fu_198[23]_i_24_n_12 ),
        .\empty_84_fu_198_reg[23]_2 (\empty_84_fu_198[23]_i_23_n_12 ),
        .\empty_84_fu_198_reg[23]_3 (\empty_84_fu_198[23]_i_22_n_12 ),
        .\empty_84_fu_198_reg[23]_4 (\empty_84_fu_198[23]_i_21_n_12 ),
        .\empty_84_fu_198_reg[23]_5 (\empty_84_fu_198[23]_i_20_n_12 ),
        .\empty_84_fu_198_reg[23]_6 (\empty_84_fu_198[23]_i_19_n_12 ),
        .\empty_84_fu_198_reg[23]_7 (\empty_84_fu_198[23]_i_18_n_12 ),
        .\empty_84_fu_198_reg[31] ({mul_ln107_reg_2485_reg_n_86,mul_ln107_reg_2485_reg_n_87,mul_ln107_reg_2485_reg_n_88,mul_ln107_reg_2485_reg_n_89,mul_ln107_reg_2485_reg_n_90,mul_ln107_reg_2485_reg_n_91,mul_ln107_reg_2485_reg_n_92,mul_ln107_reg_2485_reg_n_93,mul_ln107_reg_2485_reg_n_94,mul_ln107_reg_2485_reg_n_95,mul_ln107_reg_2485_reg_n_96,mul_ln107_reg_2485_reg_n_97,mul_ln107_reg_2485_reg_n_98,mul_ln107_reg_2485_reg_n_99,mul_ln107_reg_2485_reg_n_100,mul_ln107_reg_2485_reg_n_101,mul_ln107_reg_2485_reg_n_102,mul_ln107_reg_2485_reg_n_103,mul_ln107_reg_2485_reg_n_104,mul_ln107_reg_2485_reg_n_105,mul_ln107_reg_2485_reg_n_106,mul_ln107_reg_2485_reg_n_107,mul_ln107_reg_2485_reg_n_108,mul_ln107_reg_2485_reg_n_109,mul_ln107_reg_2485_reg_n_110,mul_ln107_reg_2485_reg_n_111,mul_ln107_reg_2485_reg_n_112,mul_ln107_reg_2485_reg_n_113,mul_ln107_reg_2485_reg_n_114,mul_ln107_reg_2485_reg_n_115,mul_ln107_reg_2485_reg_n_116,mul_ln107_reg_2485_reg_n_117}),
        .\empty_84_fu_198_reg[31]_0 (\empty_84_fu_198[31]_i_24_n_12 ),
        .\empty_84_fu_198_reg[31]_1 (\empty_84_fu_198[31]_i_23_n_12 ),
        .\empty_84_fu_198_reg[31]_2 (\empty_84_fu_198[31]_i_22_n_12 ),
        .\empty_84_fu_198_reg[31]_3 (\empty_84_fu_198[31]_i_21_n_12 ),
        .\empty_84_fu_198_reg[31]_4 (\empty_84_fu_198[31]_i_20_n_12 ),
        .\empty_84_fu_198_reg[31]_5 (\empty_84_fu_198[31]_i_19_n_12 ),
        .\empty_84_fu_198_reg[31]_6 (\empty_84_fu_198[31]_i_18_n_12 ),
        .\empty_84_fu_198_reg[31]_7 (\empty_84_fu_198[39]_i_21_n_12 ),
        .\empty_84_fu_198_reg[39] ({\empty_84_fu_198_reg_n_12_[35] ,\empty_84_fu_198_reg_n_12_[34] ,\empty_84_fu_198_reg_n_12_[33] ,\empty_84_fu_198_reg_n_12_[32] ,\empty_84_fu_198_reg_n_12_[30] ,\empty_84_fu_198_reg_n_12_[29] ,\empty_84_fu_198_reg_n_12_[28] ,\empty_84_fu_198_reg_n_12_[27] ,\empty_84_fu_198_reg_n_12_[26] ,\empty_84_fu_198_reg_n_12_[25] ,\empty_84_fu_198_reg_n_12_[24] ,\empty_84_fu_198_reg_n_12_[23] ,\empty_84_fu_198_reg_n_12_[22] ,\empty_84_fu_198_reg_n_12_[21] ,\empty_84_fu_198_reg_n_12_[20] ,\empty_84_fu_198_reg_n_12_[19] ,\empty_84_fu_198_reg_n_12_[18] ,\empty_84_fu_198_reg_n_12_[17] ,\empty_84_fu_198_reg_n_12_[16] ,\empty_84_fu_198_reg_n_12_[15] ,\empty_84_fu_198_reg_n_12_[14] ,\empty_84_fu_198_reg_n_12_[13] ,\empty_84_fu_198_reg_n_12_[12] ,\empty_84_fu_198_reg_n_12_[11] ,\empty_84_fu_198_reg_n_12_[10] ,\empty_84_fu_198_reg_n_12_[9] ,\empty_84_fu_198_reg_n_12_[8] ,\empty_84_fu_198_reg_n_12_[7] ,\empty_84_fu_198_reg_n_12_[6] ,\empty_84_fu_198_reg_n_12_[5] ,\empty_84_fu_198_reg_n_12_[4] ,\empty_84_fu_198_reg_n_12_[3] ,\empty_84_fu_198_reg_n_12_[2] ,\empty_84_fu_198_reg_n_12_[1] ,\empty_84_fu_198_reg_n_12_[0] }),
        .\empty_84_fu_198_reg[39]_0 ({L_ACF_load_3_reg_2413[35:32],L_ACF_load_3_reg_2413[30:0]}),
        .\empty_84_fu_198_reg[39]_1 ({\empty_84_fu_198[39]_i_10_n_12 ,\empty_84_fu_198[39]_i_11_n_12 ,\empty_84_fu_198[39]_i_12_n_12 ,\empty_84_fu_198[39]_i_13_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U38_n_49}),
        .\empty_84_fu_198_reg[47] ({\empty_84_fu_198[47]_i_2_n_12 ,\empty_84_fu_198[47]_i_3_n_12 ,\empty_84_fu_198[47]_i_4_n_12 ,\empty_84_fu_198[47]_i_5_n_12 ,\empty_84_fu_198[47]_i_6_n_12 ,\empty_84_fu_198[47]_i_7_n_12 ,\empty_84_fu_198[47]_i_8_n_12 ,\empty_84_fu_198[47]_i_9_n_12 }),
        .\empty_84_fu_198_reg[47]_0 ({\empty_84_fu_198[47]_i_10_n_12 ,\empty_84_fu_198[47]_i_11_n_12 ,\empty_84_fu_198[47]_i_12_n_12 ,\empty_84_fu_198[47]_i_13_n_12 ,\empty_84_fu_198[47]_i_14_n_12 ,\empty_84_fu_198[47]_i_15_n_12 ,\empty_84_fu_198[47]_i_16_n_12 ,\empty_84_fu_198[47]_i_17_n_12 }),
        .\empty_84_fu_198_reg[55] ({\empty_84_fu_198[55]_i_2_n_12 ,\empty_84_fu_198[55]_i_3_n_12 ,\empty_84_fu_198[55]_i_4_n_12 ,\empty_84_fu_198[55]_i_5_n_12 ,\empty_84_fu_198[55]_i_6_n_12 ,\empty_84_fu_198[55]_i_7_n_12 ,\empty_84_fu_198[55]_i_8_n_12 ,\empty_84_fu_198[55]_i_9_n_12 }),
        .\empty_84_fu_198_reg[55]_0 ({\empty_84_fu_198[55]_i_10_n_12 ,\empty_84_fu_198[55]_i_11_n_12 ,\empty_84_fu_198[55]_i_12_n_12 ,\empty_84_fu_198[55]_i_13_n_12 ,\empty_84_fu_198[55]_i_14_n_12 ,\empty_84_fu_198[55]_i_15_n_12 ,\empty_84_fu_198[55]_i_16_n_12 ,\empty_84_fu_198[55]_i_17_n_12 }),
        .\empty_84_fu_198_reg[63] ({\empty_84_fu_198[63]_i_2_n_12 ,\empty_84_fu_198[63]_i_3_n_12 ,\empty_84_fu_198[63]_i_4_n_12 ,\empty_84_fu_198[63]_i_5_n_12 ,\empty_84_fu_198[63]_i_6_n_12 ,\empty_84_fu_198[63]_i_7_n_12 ,\empty_84_fu_198[63]_i_8_n_12 }),
        .\empty_84_fu_198_reg[63]_0 ({\empty_84_fu_198[63]_i_9_n_12 ,\empty_84_fu_198[63]_i_10_n_12 ,\empty_84_fu_198[63]_i_11_n_12 ,\empty_84_fu_198[63]_i_12_n_12 ,\empty_84_fu_198[63]_i_13_n_12 ,\empty_84_fu_198[63]_i_14_n_12 ,\empty_84_fu_198[63]_i_15_n_12 ,\empty_84_fu_198[63]_i_16_n_12 }),
        .\empty_84_fu_198_reg[7] (\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .\empty_84_fu_198_reg[7]_0 (\empty_84_fu_198[7]_i_23_n_12 ),
        .\empty_84_fu_198_reg[7]_1 (\empty_84_fu_198[7]_i_22_n_12 ),
        .\empty_84_fu_198_reg[7]_2 (\empty_84_fu_198[7]_i_21_n_12 ),
        .\empty_84_fu_198_reg[7]_3 (\empty_84_fu_198[7]_i_20_n_12 ),
        .\empty_84_fu_198_reg[7]_4 (\empty_84_fu_198[7]_i_19_n_12 ),
        .\empty_84_fu_198_reg[7]_5 (\empty_84_fu_198[7]_i_18_n_12 ),
        .\empty_84_fu_198_reg[7]_6 (\empty_84_fu_198[7]_i_17_n_12 ),
        .\empty_86_fu_206[39]_i_16 ({mac_muladd_16s_16s_32s_33_4_1_U30_n_28,mac_muladd_16s_16s_32s_33_4_1_U30_n_30,mac_muladd_16s_16s_32s_33_4_1_U30_n_31,mac_muladd_16s_16s_32s_33_4_1_U30_n_32,mac_muladd_16s_16s_32s_33_4_1_U30_n_33,mac_muladd_16s_16s_32s_33_4_1_U30_n_34,mac_muladd_16s_16s_32s_33_4_1_U30_n_35,mac_muladd_16s_16s_32s_33_4_1_U30_n_36,mac_muladd_16s_16s_32s_33_4_1_U30_n_37,mac_muladd_16s_16s_32s_33_4_1_U30_n_38,mac_muladd_16s_16s_32s_33_4_1_U30_n_39,mac_muladd_16s_16s_32s_33_4_1_U30_n_40,mac_muladd_16s_16s_32s_33_4_1_U30_n_41,mac_muladd_16s_16s_32s_33_4_1_U30_n_42,mac_muladd_16s_16s_32s_33_4_1_U30_n_43,mac_muladd_16s_16s_32s_33_4_1_U30_n_44,mac_muladd_16s_16s_32s_33_4_1_U30_n_45,mac_muladd_16s_16s_32s_33_4_1_U30_n_46,mac_muladd_16s_16s_32s_33_4_1_U30_n_47,mac_muladd_16s_16s_32s_33_4_1_U30_n_48,mac_muladd_16s_16s_32s_33_4_1_U30_n_49,mac_muladd_16s_16s_32s_33_4_1_U30_n_50,mac_muladd_16s_16s_32s_33_4_1_U30_n_51,mac_muladd_16s_16s_32s_33_4_1_U30_n_52,mac_muladd_16s_16s_32s_33_4_1_U30_n_53,mac_muladd_16s_16s_32s_33_4_1_U30_n_54,mac_muladd_16s_16s_32s_33_4_1_U30_n_55,mac_muladd_16s_16s_32s_33_4_1_U30_n_56,mac_muladd_16s_16s_32s_33_4_1_U30_n_57,mac_muladd_16s_16s_32s_33_4_1_U30_n_58,mac_muladd_16s_16s_32s_33_4_1_U30_n_59,mac_muladd_16s_16s_32s_33_4_1_U30_n_60}),
        .\empty_86_fu_206[39]_i_16_0 ({\empty_86_fu_206_reg_n_12_[32] ,\empty_86_fu_206_reg_n_12_[31] ,\empty_86_fu_206_reg_n_12_[30] ,\empty_86_fu_206_reg_n_12_[29] ,\empty_86_fu_206_reg_n_12_[28] ,\empty_86_fu_206_reg_n_12_[27] ,\empty_86_fu_206_reg_n_12_[26] ,\empty_86_fu_206_reg_n_12_[25] ,\empty_86_fu_206_reg_n_12_[24] ,\empty_86_fu_206_reg_n_12_[23] ,\empty_86_fu_206_reg_n_12_[22] ,\empty_86_fu_206_reg_n_12_[21] ,\empty_86_fu_206_reg_n_12_[20] ,\empty_86_fu_206_reg_n_12_[19] ,\empty_86_fu_206_reg_n_12_[18] ,\empty_86_fu_206_reg_n_12_[17] ,\empty_86_fu_206_reg_n_12_[16] ,\empty_86_fu_206_reg_n_12_[15] ,\empty_86_fu_206_reg_n_12_[14] ,\empty_86_fu_206_reg_n_12_[13] ,\empty_86_fu_206_reg_n_12_[12] ,\empty_86_fu_206_reg_n_12_[11] ,\empty_86_fu_206_reg_n_12_[10] ,\empty_86_fu_206_reg_n_12_[9] ,\empty_86_fu_206_reg_n_12_[8] ,\empty_86_fu_206_reg_n_12_[7] ,\empty_86_fu_206_reg_n_12_[6] ,\empty_86_fu_206_reg_n_12_[5] ,\empty_86_fu_206_reg_n_12_[4] ,\empty_86_fu_206_reg_n_12_[3] ,\empty_86_fu_206_reg_n_12_[2] ,\empty_86_fu_206_reg_n_12_[1] ,\empty_86_fu_206_reg_n_12_[0] }),
        .\empty_86_fu_206[39]_i_16_1 (\L_ACF_load_2_reg_2379_reg[63]_0 [32:0]),
        .\empty_86_fu_206_reg[15] (mac_muladd_16s_16s_32s_33_4_1_U30_n_68),
        .\empty_86_fu_206_reg[15]_0 (mac_muladd_16s_16s_32s_33_4_1_U30_n_69),
        .\empty_86_fu_206_reg[15]_1 (mac_muladd_16s_16s_32s_33_4_1_U30_n_70),
        .\empty_86_fu_206_reg[15]_2 (mac_muladd_16s_16s_32s_33_4_1_U30_n_71),
        .\empty_86_fu_206_reg[15]_3 (mac_muladd_16s_16s_32s_33_4_1_U30_n_72),
        .\empty_86_fu_206_reg[15]_4 (mac_muladd_16s_16s_32s_33_4_1_U30_n_73),
        .\empty_86_fu_206_reg[15]_5 (mac_muladd_16s_16s_32s_33_4_1_U30_n_74),
        .\empty_86_fu_206_reg[15]_6 (mac_muladd_16s_16s_32s_33_4_1_U30_n_75),
        .\empty_86_fu_206_reg[23] (mac_muladd_16s_16s_32s_33_4_1_U30_n_76),
        .\empty_86_fu_206_reg[23]_0 (mac_muladd_16s_16s_32s_33_4_1_U30_n_77),
        .\empty_86_fu_206_reg[23]_1 (mac_muladd_16s_16s_32s_33_4_1_U30_n_78),
        .\empty_86_fu_206_reg[23]_2 (mac_muladd_16s_16s_32s_33_4_1_U30_n_79),
        .\empty_86_fu_206_reg[23]_3 (mac_muladd_16s_16s_32s_33_4_1_U30_n_80),
        .\empty_86_fu_206_reg[23]_4 (mac_muladd_16s_16s_32s_33_4_1_U30_n_81),
        .\empty_86_fu_206_reg[23]_5 (mac_muladd_16s_16s_32s_33_4_1_U30_n_82),
        .\empty_86_fu_206_reg[23]_6 (mac_muladd_16s_16s_32s_33_4_1_U30_n_83),
        .\empty_86_fu_206_reg[31] ({mul_16s_16s_32_1_1_U12_n_12,mul_16s_16s_32_1_1_U12_n_13,mul_16s_16s_32_1_1_U12_n_14,mul_16s_16s_32_1_1_U12_n_15,mul_16s_16s_32_1_1_U12_n_16,mul_16s_16s_32_1_1_U12_n_17,mul_16s_16s_32_1_1_U12_n_18,mul_16s_16s_32_1_1_U12_n_19,mul_16s_16s_32_1_1_U12_n_20,mul_16s_16s_32_1_1_U12_n_21,mul_16s_16s_32_1_1_U12_n_22,mul_16s_16s_32_1_1_U12_n_23,mul_16s_16s_32_1_1_U12_n_24,mul_16s_16s_32_1_1_U12_n_25,mul_16s_16s_32_1_1_U12_n_26,mul_16s_16s_32_1_1_U12_n_27,mul_16s_16s_32_1_1_U12_n_28,mul_16s_16s_32_1_1_U12_n_29,mul_16s_16s_32_1_1_U12_n_30,mul_16s_16s_32_1_1_U12_n_31,mul_16s_16s_32_1_1_U12_n_32,mul_16s_16s_32_1_1_U12_n_33,mul_16s_16s_32_1_1_U12_n_34,mul_16s_16s_32_1_1_U12_n_35,mul_16s_16s_32_1_1_U12_n_36,mul_16s_16s_32_1_1_U12_n_37,mul_16s_16s_32_1_1_U12_n_38,mul_16s_16s_32_1_1_U12_n_39,mul_16s_16s_32_1_1_U12_n_40,mul_16s_16s_32_1_1_U12_n_41,mul_16s_16s_32_1_1_U12_n_42,mul_16s_16s_32_1_1_U12_n_43}),
        .\empty_86_fu_206_reg[31]_0 (mac_muladd_16s_16s_32s_33_4_1_U30_n_84),
        .\empty_86_fu_206_reg[31]_1 (mac_muladd_16s_16s_32s_33_4_1_U30_n_85),
        .\empty_86_fu_206_reg[31]_2 (mac_muladd_16s_16s_32s_33_4_1_U30_n_86),
        .\empty_86_fu_206_reg[31]_3 (mac_muladd_16s_16s_32s_33_4_1_U30_n_87),
        .\empty_86_fu_206_reg[31]_4 (mac_muladd_16s_16s_32s_33_4_1_U30_n_88),
        .\empty_86_fu_206_reg[31]_5 (mac_muladd_16s_16s_32s_33_4_1_U30_n_89),
        .\empty_86_fu_206_reg[31]_6 (mac_muladd_16s_16s_32s_33_4_1_U30_n_90),
        .\empty_86_fu_206_reg[31]_7 (mac_muladd_16s_16s_32s_33_4_1_U30_n_91),
        .\empty_86_fu_206_reg[32] (mul_16s_16s_32_1_1_U18_n_44),
        .\empty_86_fu_206_reg[7] (mul_16s_16s_32_1_1_U12_n_76),
        .\empty_86_fu_206_reg[7]_0 (mac_muladd_16s_16s_32s_33_4_1_U30_n_61),
        .\empty_86_fu_206_reg[7]_1 (mac_muladd_16s_16s_32s_33_4_1_U30_n_62),
        .\empty_86_fu_206_reg[7]_2 (mac_muladd_16s_16s_32s_33_4_1_U30_n_63),
        .\empty_86_fu_206_reg[7]_3 (mac_muladd_16s_16s_32s_33_4_1_U30_n_64),
        .\empty_86_fu_206_reg[7]_4 (mac_muladd_16s_16s_32s_33_4_1_U30_n_65),
        .\empty_86_fu_206_reg[7]_5 (mac_muladd_16s_16s_32s_33_4_1_U30_n_66),
        .\empty_86_fu_206_reg[7]_6 (mac_muladd_16s_16s_32s_33_4_1_U30_n_67),
        .indata_q0(indata_q0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21 mul_16s_16s_32_1_1_U19
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CO(mul_16s_16s_32_1_1_U19_n_86),
        .D(empty_85_fu_2020_in[31:0]),
        .DI(mul_16s_16s_32_1_1_U19_n_52),
        .\L_ACF_load_4_reg_2418_reg[33] (mul_16s_16s_32_1_1_U19_n_207),
        .O({mul_16s_16s_32_1_1_U19_n_87,mul_16s_16s_32_1_1_U19_n_88,mul_16s_16s_32_1_1_U19_n_89,mul_16s_16s_32_1_1_U19_n_90,mul_16s_16s_32_1_1_U19_n_91,mul_16s_16s_32_1_1_U19_n_92,mul_16s_16s_32_1_1_U19_n_93,mul_16s_16s_32_1_1_U19_n_94}),
        .P({mul_16s_16s_32_1_1_U19_n_12,mul_16s_16s_32_1_1_U19_n_13,mul_16s_16s_32_1_1_U19_n_14,mul_16s_16s_32_1_1_U19_n_15,mul_16s_16s_32_1_1_U19_n_16,mul_16s_16s_32_1_1_U19_n_17,mul_16s_16s_32_1_1_U19_n_18,mul_16s_16s_32_1_1_U19_n_19,mul_16s_16s_32_1_1_U19_n_20,mul_16s_16s_32_1_1_U19_n_21,mul_16s_16s_32_1_1_U19_n_22,mul_16s_16s_32_1_1_U19_n_23,mul_16s_16s_32_1_1_U19_n_24,mul_16s_16s_32_1_1_U19_n_25,mul_16s_16s_32_1_1_U19_n_26,mul_16s_16s_32_1_1_U19_n_27,mul_16s_16s_32_1_1_U19_n_28,mul_16s_16s_32_1_1_U19_n_29,mul_16s_16s_32_1_1_U19_n_30,mul_16s_16s_32_1_1_U19_n_31,mul_16s_16s_32_1_1_U19_n_32,mul_16s_16s_32_1_1_U19_n_33,mul_16s_16s_32_1_1_U19_n_34,mul_16s_16s_32_1_1_U19_n_35,mul_16s_16s_32_1_1_U19_n_36,mul_16s_16s_32_1_1_U19_n_37,mul_16s_16s_32_1_1_U19_n_38,mul_16s_16s_32_1_1_U19_n_39,mul_16s_16s_32_1_1_U19_n_40,mul_16s_16s_32_1_1_U19_n_41,mul_16s_16s_32_1_1_U19_n_42,mul_16s_16s_32_1_1_U19_n_43}),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state18}),
        .S({mul_16s_16s_32_1_1_U19_n_151,mul_16s_16s_32_1_1_U19_n_152,mul_16s_16s_32_1_1_U19_n_153,mul_16s_16s_32_1_1_U19_n_154,mul_16s_16s_32_1_1_U19_n_155,mul_16s_16s_32_1_1_U19_n_156,mul_16s_16s_32_1_1_U19_n_157,mul_16s_16s_32_1_1_U19_n_158}),
        .\ap_CS_fsm_reg[17]_rep__0 ({mul_16s_16s_32_1_1_U19_n_119,mul_16s_16s_32_1_1_U19_n_120,mul_16s_16s_32_1_1_U19_n_121,mul_16s_16s_32_1_1_U19_n_122,mul_16s_16s_32_1_1_U19_n_123,mul_16s_16s_32_1_1_U19_n_124,mul_16s_16s_32_1_1_U19_n_125,mul_16s_16s_32_1_1_U19_n_126}),
        .\ap_CS_fsm_reg[17]_rep__0_0 ({mul_16s_16s_32_1_1_U19_n_127,mul_16s_16s_32_1_1_U19_n_128,mul_16s_16s_32_1_1_U19_n_129,mul_16s_16s_32_1_1_U19_n_130,mul_16s_16s_32_1_1_U19_n_131,mul_16s_16s_32_1_1_U19_n_132,mul_16s_16s_32_1_1_U19_n_133,mul_16s_16s_32_1_1_U19_n_134}),
        .\ap_CS_fsm_reg[17]_rep__0_1 ({mul_16s_16s_32_1_1_U19_n_135,mul_16s_16s_32_1_1_U19_n_136,mul_16s_16s_32_1_1_U19_n_137,mul_16s_16s_32_1_1_U19_n_138,mul_16s_16s_32_1_1_U19_n_139,mul_16s_16s_32_1_1_U19_n_140,mul_16s_16s_32_1_1_U19_n_141,mul_16s_16s_32_1_1_U19_n_142}),
        .\ap_CS_fsm_reg[17]_rep__0_2 ({mul_16s_16s_32_1_1_U19_n_143,mul_16s_16s_32_1_1_U19_n_144,mul_16s_16s_32_1_1_U19_n_145,mul_16s_16s_32_1_1_U19_n_146,mul_16s_16s_32_1_1_U19_n_147,mul_16s_16s_32_1_1_U19_n_148,mul_16s_16s_32_1_1_U19_n_149,mul_16s_16s_32_1_1_U19_n_150}),
        .\ap_CS_fsm_reg[17]_rep__1 ({mul_16s_16s_32_1_1_U19_n_95,mul_16s_16s_32_1_1_U19_n_96,mul_16s_16s_32_1_1_U19_n_97,mul_16s_16s_32_1_1_U19_n_98,mul_16s_16s_32_1_1_U19_n_99,mul_16s_16s_32_1_1_U19_n_100,mul_16s_16s_32_1_1_U19_n_101,mul_16s_16s_32_1_1_U19_n_102}),
        .\ap_CS_fsm_reg[17]_rep__1_0 ({mul_16s_16s_32_1_1_U19_n_103,mul_16s_16s_32_1_1_U19_n_104,mul_16s_16s_32_1_1_U19_n_105,mul_16s_16s_32_1_1_U19_n_106,mul_16s_16s_32_1_1_U19_n_107,mul_16s_16s_32_1_1_U19_n_108,mul_16s_16s_32_1_1_U19_n_109,mul_16s_16s_32_1_1_U19_n_110}),
        .\ap_CS_fsm_reg[17]_rep__1_1 ({mul_16s_16s_32_1_1_U19_n_111,mul_16s_16s_32_1_1_U19_n_112,mul_16s_16s_32_1_1_U19_n_113,mul_16s_16s_32_1_1_U19_n_114,mul_16s_16s_32_1_1_U19_n_115,mul_16s_16s_32_1_1_U19_n_116,mul_16s_16s_32_1_1_U19_n_117,mul_16s_16s_32_1_1_U19_n_118}),
        .ap_clk(ap_clk),
        .\empty_85_fu_202[39]_i_16 ({mac_muladd_16s_16s_33s_33_4_1_U34_n_12,mac_muladd_16s_16s_33s_33_4_1_U34_n_13,mac_muladd_16s_16s_33s_33_4_1_U34_n_14,mac_muladd_16s_16s_33s_33_4_1_U34_n_15,mac_muladd_16s_16s_33s_33_4_1_U34_n_16,mac_muladd_16s_16s_33s_33_4_1_U34_n_17,mac_muladd_16s_16s_33s_33_4_1_U34_n_18,mac_muladd_16s_16s_33s_33_4_1_U34_n_19,mac_muladd_16s_16s_33s_33_4_1_U34_n_20,mac_muladd_16s_16s_33s_33_4_1_U34_n_21,mac_muladd_16s_16s_33s_33_4_1_U34_n_22,mac_muladd_16s_16s_33s_33_4_1_U34_n_23,mac_muladd_16s_16s_33s_33_4_1_U34_n_24,mac_muladd_16s_16s_33s_33_4_1_U34_n_25,mac_muladd_16s_16s_33s_33_4_1_U34_n_26,mac_muladd_16s_16s_33s_33_4_1_U34_n_27,mac_muladd_16s_16s_33s_33_4_1_U34_n_28,mac_muladd_16s_16s_33s_33_4_1_U34_n_29,mac_muladd_16s_16s_33s_33_4_1_U34_n_30,mac_muladd_16s_16s_33s_33_4_1_U34_n_31,mac_muladd_16s_16s_33s_33_4_1_U34_n_32,mac_muladd_16s_16s_33s_33_4_1_U34_n_33,mac_muladd_16s_16s_33s_33_4_1_U34_n_34,mac_muladd_16s_16s_33s_33_4_1_U34_n_35,mac_muladd_16s_16s_33s_33_4_1_U34_n_36,mac_muladd_16s_16s_33s_33_4_1_U34_n_37,mac_muladd_16s_16s_33s_33_4_1_U34_n_38,mac_muladd_16s_16s_33s_33_4_1_U34_n_39,mac_muladd_16s_16s_33s_33_4_1_U34_n_40,mac_muladd_16s_16s_33s_33_4_1_U34_n_41,mac_muladd_16s_16s_33s_33_4_1_U34_n_42,mac_muladd_16s_16s_33s_33_4_1_U34_n_43,mac_muladd_16s_16s_33s_33_4_1_U34_n_44}),
        .\empty_85_fu_202_reg[15] (\empty_85_fu_202[15]_i_25_n_12 ),
        .\empty_85_fu_202_reg[15]_0 (\empty_85_fu_202[15]_i_24_n_12 ),
        .\empty_85_fu_202_reg[15]_1 (\empty_85_fu_202[15]_i_23_n_12 ),
        .\empty_85_fu_202_reg[15]_2 (\empty_85_fu_202[15]_i_22_n_12 ),
        .\empty_85_fu_202_reg[15]_3 (\empty_85_fu_202[15]_i_21_n_12 ),
        .\empty_85_fu_202_reg[15]_4 (\empty_85_fu_202[15]_i_20_n_12 ),
        .\empty_85_fu_202_reg[15]_5 (\empty_85_fu_202[15]_i_19_n_12 ),
        .\empty_85_fu_202_reg[15]_6 (\empty_85_fu_202[15]_i_18_n_12 ),
        .\empty_85_fu_202_reg[23] (\empty_85_fu_202[23]_i_25_n_12 ),
        .\empty_85_fu_202_reg[23]_0 (\empty_85_fu_202[23]_i_24_n_12 ),
        .\empty_85_fu_202_reg[23]_1 (\empty_85_fu_202[23]_i_23_n_12 ),
        .\empty_85_fu_202_reg[23]_2 (\empty_85_fu_202[23]_i_22_n_12 ),
        .\empty_85_fu_202_reg[23]_3 (\empty_85_fu_202[23]_i_21_n_12 ),
        .\empty_85_fu_202_reg[23]_4 (\empty_85_fu_202[23]_i_20_n_12 ),
        .\empty_85_fu_202_reg[23]_5 (\empty_85_fu_202[23]_i_19_n_12 ),
        .\empty_85_fu_202_reg[23]_6 (\empty_85_fu_202[23]_i_18_n_12 ),
        .\empty_85_fu_202_reg[31] ({mul_ln102_reg_2480_reg_n_86,mul_ln102_reg_2480_reg_n_87,mul_ln102_reg_2480_reg_n_88,mul_ln102_reg_2480_reg_n_89,mul_ln102_reg_2480_reg_n_90,mul_ln102_reg_2480_reg_n_91,mul_ln102_reg_2480_reg_n_92,mul_ln102_reg_2480_reg_n_93,mul_ln102_reg_2480_reg_n_94,mul_ln102_reg_2480_reg_n_95,mul_ln102_reg_2480_reg_n_96,mul_ln102_reg_2480_reg_n_97,mul_ln102_reg_2480_reg_n_98,mul_ln102_reg_2480_reg_n_99,mul_ln102_reg_2480_reg_n_100,mul_ln102_reg_2480_reg_n_101,mul_ln102_reg_2480_reg_n_102,mul_ln102_reg_2480_reg_n_103,mul_ln102_reg_2480_reg_n_104,mul_ln102_reg_2480_reg_n_105,mul_ln102_reg_2480_reg_n_106,mul_ln102_reg_2480_reg_n_107,mul_ln102_reg_2480_reg_n_108,mul_ln102_reg_2480_reg_n_109,mul_ln102_reg_2480_reg_n_110,mul_ln102_reg_2480_reg_n_111,mul_ln102_reg_2480_reg_n_112,mul_ln102_reg_2480_reg_n_113,mul_ln102_reg_2480_reg_n_114,mul_ln102_reg_2480_reg_n_115,mul_ln102_reg_2480_reg_n_116,mul_ln102_reg_2480_reg_n_117}),
        .\empty_85_fu_202_reg[31]_0 (\ap_CS_fsm_reg[17]_rep__5_n_12 ),
        .\empty_85_fu_202_reg[31]_1 (\empty_85_fu_202[31]_i_24_n_12 ),
        .\empty_85_fu_202_reg[31]_2 (\empty_85_fu_202[31]_i_23_n_12 ),
        .\empty_85_fu_202_reg[31]_3 (\empty_85_fu_202[31]_i_22_n_12 ),
        .\empty_85_fu_202_reg[31]_4 (\empty_85_fu_202[31]_i_21_n_12 ),
        .\empty_85_fu_202_reg[31]_5 (\empty_85_fu_202[31]_i_20_n_12 ),
        .\empty_85_fu_202_reg[31]_6 (\empty_85_fu_202[31]_i_19_n_12 ),
        .\empty_85_fu_202_reg[31]_7 (\empty_85_fu_202[31]_i_18_n_12 ),
        .\empty_85_fu_202_reg[31]_8 (\empty_85_fu_202[39]_i_19_n_12 ),
        .\empty_85_fu_202_reg[32] (mul_16s_16s_32_1_1_U19_n_53),
        .\empty_85_fu_202_reg[39] ({\empty_85_fu_202_reg_n_12_[34] ,\empty_85_fu_202_reg_n_12_[33] ,\empty_85_fu_202_reg_n_12_[32] ,\empty_85_fu_202_reg_n_12_[30] ,\empty_85_fu_202_reg_n_12_[29] ,\empty_85_fu_202_reg_n_12_[28] ,\empty_85_fu_202_reg_n_12_[27] ,\empty_85_fu_202_reg_n_12_[26] ,\empty_85_fu_202_reg_n_12_[25] ,\empty_85_fu_202_reg_n_12_[24] ,\empty_85_fu_202_reg_n_12_[23] ,\empty_85_fu_202_reg_n_12_[22] ,\empty_85_fu_202_reg_n_12_[21] ,\empty_85_fu_202_reg_n_12_[20] ,\empty_85_fu_202_reg_n_12_[19] ,\empty_85_fu_202_reg_n_12_[18] ,\empty_85_fu_202_reg_n_12_[17] ,\empty_85_fu_202_reg_n_12_[16] ,\empty_85_fu_202_reg_n_12_[15] ,\empty_85_fu_202_reg_n_12_[14] ,\empty_85_fu_202_reg_n_12_[13] ,\empty_85_fu_202_reg_n_12_[12] ,\empty_85_fu_202_reg_n_12_[11] ,\empty_85_fu_202_reg_n_12_[10] ,\empty_85_fu_202_reg_n_12_[9] ,\empty_85_fu_202_reg_n_12_[8] ,\empty_85_fu_202_reg_n_12_[7] ,\empty_85_fu_202_reg_n_12_[6] ,\empty_85_fu_202_reg_n_12_[5] ,\empty_85_fu_202_reg_n_12_[4] ,\empty_85_fu_202_reg_n_12_[3] ,\empty_85_fu_202_reg_n_12_[2] ,\empty_85_fu_202_reg_n_12_[1] ,\empty_85_fu_202_reg_n_12_[0] }),
        .\empty_85_fu_202_reg[39]_0 ({L_ACF_load_4_reg_2418[34:32],L_ACF_load_4_reg_2418[30:0]}),
        .\empty_85_fu_202_reg[7] (\ap_CS_fsm_reg[17]_rep__4_n_12 ),
        .\empty_85_fu_202_reg[7]_0 (mac_muladd_16s_16s_33s_33_4_1_U34_n_77),
        .\empty_85_fu_202_reg[7]_1 (\empty_85_fu_202[7]_i_23_n_12 ),
        .\empty_85_fu_202_reg[7]_2 (\empty_85_fu_202[7]_i_22_n_12 ),
        .\empty_85_fu_202_reg[7]_3 (\empty_85_fu_202[7]_i_21_n_12 ),
        .\empty_85_fu_202_reg[7]_4 (\empty_85_fu_202[7]_i_20_n_12 ),
        .\empty_85_fu_202_reg[7]_5 (\empty_85_fu_202[7]_i_19_n_12 ),
        .\empty_85_fu_202_reg[7]_6 (\empty_85_fu_202[7]_i_18_n_12 ),
        .\empty_85_fu_202_reg[7]_7 (\empty_85_fu_202[7]_i_17_n_12 ),
        .empty_87_fu_210_reg(empty_87_fu_210_reg),
        .\empty_87_fu_210_reg[15] ({mul_16s_16s_32_1_1_U19_n_159,mul_16s_16s_32_1_1_U19_n_160,mul_16s_16s_32_1_1_U19_n_161,mul_16s_16s_32_1_1_U19_n_162,mul_16s_16s_32_1_1_U19_n_163,mul_16s_16s_32_1_1_U19_n_164,mul_16s_16s_32_1_1_U19_n_165,mul_16s_16s_32_1_1_U19_n_166}),
        .\empty_87_fu_210_reg[23] ({mul_16s_16s_32_1_1_U19_n_167,mul_16s_16s_32_1_1_U19_n_168,mul_16s_16s_32_1_1_U19_n_169,mul_16s_16s_32_1_1_U19_n_170,mul_16s_16s_32_1_1_U19_n_171,mul_16s_16s_32_1_1_U19_n_172,mul_16s_16s_32_1_1_U19_n_173,mul_16s_16s_32_1_1_U19_n_174}),
        .\empty_87_fu_210_reg[31] ({mul_16s_16s_32_1_1_U19_n_175,mul_16s_16s_32_1_1_U19_n_176,mul_16s_16s_32_1_1_U19_n_177,mul_16s_16s_32_1_1_U19_n_178,mul_16s_16s_32_1_1_U19_n_179,mul_16s_16s_32_1_1_U19_n_180,mul_16s_16s_32_1_1_U19_n_181,mul_16s_16s_32_1_1_U19_n_182}),
        .\empty_87_fu_210_reg[39] ({mul_16s_16s_32_1_1_U19_n_183,mul_16s_16s_32_1_1_U19_n_184,mul_16s_16s_32_1_1_U19_n_185,mul_16s_16s_32_1_1_U19_n_186,mul_16s_16s_32_1_1_U19_n_187,mul_16s_16s_32_1_1_U19_n_188,mul_16s_16s_32_1_1_U19_n_189,mul_16s_16s_32_1_1_U19_n_190}),
        .\empty_87_fu_210_reg[39]_0 ({mac_muladd_16s_16s_32s_33_4_1_U39_n_12,mac_muladd_16s_16s_32s_33_4_1_U39_n_13,mac_muladd_16s_16s_32s_33_4_1_U39_n_14,mac_muladd_16s_16s_32s_33_4_1_U39_n_15,mac_muladd_16s_16s_32s_33_4_1_U39_n_16,mac_muladd_16s_16s_32s_33_4_1_U39_n_17,mac_muladd_16s_16s_32s_33_4_1_U39_n_18,mac_muladd_16s_16s_32s_33_4_1_U39_n_19,mac_muladd_16s_16s_32s_33_4_1_U39_n_20,mac_muladd_16s_16s_32s_33_4_1_U39_n_21,mac_muladd_16s_16s_32s_33_4_1_U39_n_22,mac_muladd_16s_16s_32s_33_4_1_U39_n_23,mac_muladd_16s_16s_32s_33_4_1_U39_n_24,mac_muladd_16s_16s_32s_33_4_1_U39_n_25,mac_muladd_16s_16s_32s_33_4_1_U39_n_26,mac_muladd_16s_16s_32s_33_4_1_U39_n_27,mac_muladd_16s_16s_32s_33_4_1_U39_n_28,mac_muladd_16s_16s_32s_33_4_1_U39_n_29,mac_muladd_16s_16s_32s_33_4_1_U39_n_30,mac_muladd_16s_16s_32s_33_4_1_U39_n_31,mac_muladd_16s_16s_32s_33_4_1_U39_n_32,mac_muladd_16s_16s_32s_33_4_1_U39_n_33,mac_muladd_16s_16s_32s_33_4_1_U39_n_34,mac_muladd_16s_16s_32s_33_4_1_U39_n_35,mac_muladd_16s_16s_32s_33_4_1_U39_n_36,mac_muladd_16s_16s_32s_33_4_1_U39_n_37,mac_muladd_16s_16s_32s_33_4_1_U39_n_38,mac_muladd_16s_16s_32s_33_4_1_U39_n_39,mac_muladd_16s_16s_32s_33_4_1_U39_n_40,mac_muladd_16s_16s_32s_33_4_1_U39_n_41,mac_muladd_16s_16s_32s_33_4_1_U39_n_42,mac_muladd_16s_16s_32s_33_4_1_U39_n_43,mac_muladd_16s_16s_32s_33_4_1_U39_n_44}),
        .\empty_87_fu_210_reg[47] ({mul_16s_16s_32_1_1_U19_n_191,mul_16s_16s_32_1_1_U19_n_192,mul_16s_16s_32_1_1_U19_n_193,mul_16s_16s_32_1_1_U19_n_194,mul_16s_16s_32_1_1_U19_n_195,mul_16s_16s_32_1_1_U19_n_196,mul_16s_16s_32_1_1_U19_n_197,mul_16s_16s_32_1_1_U19_n_198}),
        .\empty_87_fu_210_reg[55] ({mul_16s_16s_32_1_1_U19_n_199,mul_16s_16s_32_1_1_U19_n_200,mul_16s_16s_32_1_1_U19_n_201,mul_16s_16s_32_1_1_U19_n_202,mul_16s_16s_32_1_1_U19_n_203,mul_16s_16s_32_1_1_U19_n_204,mul_16s_16s_32_1_1_U19_n_205,mul_16s_16s_32_1_1_U19_n_206}),
        .\empty_87_fu_210_reg[63] ({mul_16s_16s_32_1_1_U19_n_44,mul_16s_16s_32_1_1_U19_n_45,mul_16s_16s_32_1_1_U19_n_46,mul_16s_16s_32_1_1_U19_n_47,mul_16s_16s_32_1_1_U19_n_48,mul_16s_16s_32_1_1_U19_n_49,mul_16s_16s_32_1_1_U19_n_50,mul_16s_16s_32_1_1_U19_n_51}),
        .\empty_87_fu_210_reg[63]_0 (reg_604),
        .empty_89_fu_218_reg(empty_89_fu_218_reg),
        .\empty_89_fu_218_reg[63]_0 (\L_ACF_load_4_reg_2418_reg[63]_0 ),
        .empty_89_fu_218_reg_31_sp_1(\ap_CS_fsm_reg[17]_rep__1_n_12 ),
        .empty_89_fu_218_reg_63_sp_1(\ap_CS_fsm_reg[17]_rep__0_n_12 ),
        .indata_q1(indata_q1));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_22 mul_16s_16s_32_1_1_U6
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .D(add_ln119_1_fu_1291_p2),
        .P({mul_16s_16s_32_1_1_U6_n_12,mul_16s_16s_32_1_1_U6_n_13,mul_16s_16s_32_1_1_U6_n_14,mul_16s_16s_32_1_1_U6_n_15,mul_16s_16s_32_1_1_U6_n_16,mul_16s_16s_32_1_1_U6_n_17,mul_16s_16s_32_1_1_U6_n_18,mul_16s_16s_32_1_1_U6_n_19,mul_16s_16s_32_1_1_U6_n_20,mul_16s_16s_32_1_1_U6_n_21,mul_16s_16s_32_1_1_U6_n_22,mul_16s_16s_32_1_1_U6_n_23,mul_16s_16s_32_1_1_U6_n_24,mul_16s_16s_32_1_1_U6_n_25,mul_16s_16s_32_1_1_U6_n_26,mul_16s_16s_32_1_1_U6_n_27,mul_16s_16s_32_1_1_U6_n_28,mul_16s_16s_32_1_1_U6_n_29,mul_16s_16s_32_1_1_U6_n_30,mul_16s_16s_32_1_1_U6_n_31,mul_16s_16s_32_1_1_U6_n_32,mul_16s_16s_32_1_1_U6_n_33,mul_16s_16s_32_1_1_U6_n_34,mul_16s_16s_32_1_1_U6_n_35,mul_16s_16s_32_1_1_U6_n_36,mul_16s_16s_32_1_1_U6_n_37,mul_16s_16s_32_1_1_U6_n_38,mul_16s_16s_32_1_1_U6_n_39,mul_16s_16s_32_1_1_U6_n_40,mul_16s_16s_32_1_1_U6_n_41,mul_16s_16s_32_1_1_U6_n_42,mul_16s_16s_32_1_1_U6_n_43}),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_state10}),
        .S({\add_ln119_1_reg_2500[39]_i_3_n_12 ,\add_ln119_1_reg_2500[39]_i_4_n_12 ,\add_ln119_1_reg_2500[39]_i_5_n_12 ,\add_ln119_1_reg_2500[39]_i_6_n_12 ,\add_ln119_1_reg_2500[39]_i_7_n_12 ,\add_ln119_1_reg_2500[39]_i_8_n_12 ,\add_ln119_1_reg_2500[39]_i_9_n_12 }),
        .\add_ln119_1_reg_2500_reg[47] ({\add_ln119_1_reg_2500[47]_i_2_n_12 ,\add_ln119_1_reg_2500[47]_i_3_n_12 ,\add_ln119_1_reg_2500[47]_i_4_n_12 ,\add_ln119_1_reg_2500[47]_i_5_n_12 ,\add_ln119_1_reg_2500[47]_i_6_n_12 ,\add_ln119_1_reg_2500[47]_i_7_n_12 ,\add_ln119_1_reg_2500[47]_i_8_n_12 ,\add_ln119_1_reg_2500[47]_i_9_n_12 }),
        .\add_ln119_1_reg_2500_reg[55] ({\add_ln119_1_reg_2500[55]_i_2_n_12 ,\add_ln119_1_reg_2500[55]_i_3_n_12 ,\add_ln119_1_reg_2500[55]_i_4_n_12 ,\add_ln119_1_reg_2500[55]_i_5_n_12 ,\add_ln119_1_reg_2500[55]_i_6_n_12 ,\add_ln119_1_reg_2500[55]_i_7_n_12 ,\add_ln119_1_reg_2500[55]_i_8_n_12 ,\add_ln119_1_reg_2500[55]_i_9_n_12 }),
        .\add_ln119_1_reg_2500_reg[63] (reg_604[61:0]),
        .\add_ln119_1_reg_2500_reg[63]_0 ({\add_ln119_1_reg_2500[63]_i_2_n_12 ,\add_ln119_1_reg_2500[63]_i_3_n_12 ,\add_ln119_1_reg_2500[63]_i_4_n_12 ,\add_ln119_1_reg_2500[63]_i_5_n_12 ,\add_ln119_1_reg_2500[63]_i_6_n_12 ,\add_ln119_1_reg_2500[63]_i_7_n_12 ,\add_ln119_1_reg_2500[63]_i_8_n_12 ,\add_ln119_1_reg_2500[63]_i_9_n_12 }),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln102_reg_2480_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln102_reg_2480_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln102_reg_2480_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln102_reg_2480_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln102_reg_2480_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state13),
        .CEA2(ap_CS_fsm_state15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[4]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln102_reg_2480_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln102_reg_2480_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln102_reg_2480_reg_P_UNCONNECTED[47:32],mul_ln102_reg_2480_reg_n_86,mul_ln102_reg_2480_reg_n_87,mul_ln102_reg_2480_reg_n_88,mul_ln102_reg_2480_reg_n_89,mul_ln102_reg_2480_reg_n_90,mul_ln102_reg_2480_reg_n_91,mul_ln102_reg_2480_reg_n_92,mul_ln102_reg_2480_reg_n_93,mul_ln102_reg_2480_reg_n_94,mul_ln102_reg_2480_reg_n_95,mul_ln102_reg_2480_reg_n_96,mul_ln102_reg_2480_reg_n_97,mul_ln102_reg_2480_reg_n_98,mul_ln102_reg_2480_reg_n_99,mul_ln102_reg_2480_reg_n_100,mul_ln102_reg_2480_reg_n_101,mul_ln102_reg_2480_reg_n_102,mul_ln102_reg_2480_reg_n_103,mul_ln102_reg_2480_reg_n_104,mul_ln102_reg_2480_reg_n_105,mul_ln102_reg_2480_reg_n_106,mul_ln102_reg_2480_reg_n_107,mul_ln102_reg_2480_reg_n_108,mul_ln102_reg_2480_reg_n_109,mul_ln102_reg_2480_reg_n_110,mul_ln102_reg_2480_reg_n_111,mul_ln102_reg_2480_reg_n_112,mul_ln102_reg_2480_reg_n_113,mul_ln102_reg_2480_reg_n_114,mul_ln102_reg_2480_reg_n_115,mul_ln102_reg_2480_reg_n_116,mul_ln102_reg_2480_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln102_reg_2480_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln102_reg_2480_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln102_reg_2480_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln102_reg_2480_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln102_reg_2480_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln107_reg_2485_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln107_reg_2485_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln107_reg_2485_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln107_reg_2485_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln107_reg_2485_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state13),
        .CEA2(ap_CS_fsm_state15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_599),
        .CEB2(ap_CS_fsm_state14),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[4]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln107_reg_2485_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln107_reg_2485_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln107_reg_2485_reg_P_UNCONNECTED[47:32],mul_ln107_reg_2485_reg_n_86,mul_ln107_reg_2485_reg_n_87,mul_ln107_reg_2485_reg_n_88,mul_ln107_reg_2485_reg_n_89,mul_ln107_reg_2485_reg_n_90,mul_ln107_reg_2485_reg_n_91,mul_ln107_reg_2485_reg_n_92,mul_ln107_reg_2485_reg_n_93,mul_ln107_reg_2485_reg_n_94,mul_ln107_reg_2485_reg_n_95,mul_ln107_reg_2485_reg_n_96,mul_ln107_reg_2485_reg_n_97,mul_ln107_reg_2485_reg_n_98,mul_ln107_reg_2485_reg_n_99,mul_ln107_reg_2485_reg_n_100,mul_ln107_reg_2485_reg_n_101,mul_ln107_reg_2485_reg_n_102,mul_ln107_reg_2485_reg_n_103,mul_ln107_reg_2485_reg_n_104,mul_ln107_reg_2485_reg_n_105,mul_ln107_reg_2485_reg_n_106,mul_ln107_reg_2485_reg_n_107,mul_ln107_reg_2485_reg_n_108,mul_ln107_reg_2485_reg_n_109,mul_ln107_reg_2485_reg_n_110,mul_ln107_reg_2485_reg_n_111,mul_ln107_reg_2485_reg_n_112,mul_ln107_reg_2485_reg_n_113,mul_ln107_reg_2485_reg_n_114,mul_ln107_reg_2485_reg_n_115,mul_ln107_reg_2485_reg_n_116,mul_ln107_reg_2485_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln107_reg_2485_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln107_reg_2485_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln107_reg_2485_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln107_reg_2485_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln107_reg_2485_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln126_reg_2525_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln126_reg_2525_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln126_reg_2525_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_12,mul_16s_16s_32_1_1_U18_n_13,mul_16s_16s_32_1_1_U18_n_14,mul_16s_16s_32_1_1_U18_n_15,mul_16s_16s_32_1_1_U18_n_16,mul_16s_16s_32_1_1_U18_n_17,mul_16s_16s_32_1_1_U18_n_18,mul_16s_16s_32_1_1_U18_n_19,mul_16s_16s_32_1_1_U18_n_20,mul_16s_16s_32_1_1_U18_n_21,mul_16s_16s_32_1_1_U18_n_22,mul_16s_16s_32_1_1_U18_n_23,mul_16s_16s_32_1_1_U18_n_24,mul_16s_16s_32_1_1_U18_n_25,mul_16s_16s_32_1_1_U18_n_26,mul_16s_16s_32_1_1_U18_n_27,mul_16s_16s_32_1_1_U18_n_28,mul_16s_16s_32_1_1_U18_n_29,mul_16s_16s_32_1_1_U18_n_30,mul_16s_16s_32_1_1_U18_n_31,mul_16s_16s_32_1_1_U18_n_32,mul_16s_16s_32_1_1_U18_n_33,mul_16s_16s_32_1_1_U18_n_34,mul_16s_16s_32_1_1_U18_n_35,mul_16s_16s_32_1_1_U18_n_36,mul_16s_16s_32_1_1_U18_n_37,mul_16s_16s_32_1_1_U18_n_38,mul_16s_16s_32_1_1_U18_n_39,mul_16s_16s_32_1_1_U18_n_40,mul_16s_16s_32_1_1_U18_n_41,mul_16s_16s_32_1_1_U18_n_42,mul_16s_16s_32_1_1_U18_n_43}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln126_reg_2525_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln126_reg_2525_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[4]),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln126_reg_2525_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,mul_16s_16s_32_1_1_U17_n_12,mul_16s_16s_32_1_1_U17_n_12,1'b0,\ap_CS_fsm_reg[17]_rep__1_n_12 ,1'b0,\ap_CS_fsm_reg[17]_rep__1_n_12 }),
        .OVERFLOW(NLW_mul_ln126_reg_2525_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln126_reg_2525_reg_P_UNCONNECTED[47:33],mul_ln126_reg_2525_reg_n_85,mul_ln126_reg_2525_reg_n_86,mul_ln126_reg_2525_reg_n_87,mul_ln126_reg_2525_reg_n_88,mul_ln126_reg_2525_reg_n_89,mul_ln126_reg_2525_reg_n_90,mul_ln126_reg_2525_reg_n_91,mul_ln126_reg_2525_reg_n_92,mul_ln126_reg_2525_reg_n_93,mul_ln126_reg_2525_reg_n_94,mul_ln126_reg_2525_reg_n_95,mul_ln126_reg_2525_reg_n_96,mul_ln126_reg_2525_reg_n_97,mul_ln126_reg_2525_reg_n_98,mul_ln126_reg_2525_reg_n_99,mul_ln126_reg_2525_reg_n_100,mul_ln126_reg_2525_reg_n_101,mul_ln126_reg_2525_reg_n_102,mul_ln126_reg_2525_reg_n_103,mul_ln126_reg_2525_reg_n_104,mul_ln126_reg_2525_reg_n_105,mul_ln126_reg_2525_reg_n_106,mul_ln126_reg_2525_reg_n_107,mul_ln126_reg_2525_reg_n_108,mul_ln126_reg_2525_reg_n_109,mul_ln126_reg_2525_reg_n_110,mul_ln126_reg_2525_reg_n_111,mul_ln126_reg_2525_reg_n_112,mul_ln126_reg_2525_reg_n_113,mul_ln126_reg_2525_reg_n_114,mul_ln126_reg_2525_reg_n_115,mul_ln126_reg_2525_reg_n_116,mul_ln126_reg_2525_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln126_reg_2525_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln126_reg_2525_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln126_reg_2525_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln126_reg_2525_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln126_reg_2525_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln91_reg_2470_reg
       (.A({mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_12,mac_muladd_16s_16s_32s_33_4_1_U30_n_13,mac_muladd_16s_16s_32s_33_4_1_U30_n_14,mac_muladd_16s_16s_32s_33_4_1_U30_n_15,mac_muladd_16s_16s_32s_33_4_1_U30_n_16,mac_muladd_16s_16s_32s_33_4_1_U30_n_17,mac_muladd_16s_16s_32s_33_4_1_U30_n_18,mac_muladd_16s_16s_32s_33_4_1_U30_n_19,mac_muladd_16s_16s_32s_33_4_1_U30_n_20,mac_muladd_16s_16s_32s_33_4_1_U30_n_21,mac_muladd_16s_16s_32s_33_4_1_U30_n_22,mac_muladd_16s_16s_32s_33_4_1_U30_n_23,mac_muladd_16s_16s_32s_33_4_1_U30_n_24,mac_muladd_16s_16s_32s_33_4_1_U30_n_25,mac_muladd_16s_16s_32s_33_4_1_U30_n_26,mac_muladd_16s_16s_32s_33_4_1_U30_n_27}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln91_reg_2470_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln91_reg_2470_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln91_reg_2470_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln91_reg_2470_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_599),
        .CEA2(ap_CS_fsm_state14),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U6_n_44),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[4]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln91_reg_2470_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln91_reg_2470_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln91_reg_2470_reg_P_UNCONNECTED[47:32],mul_ln91_reg_2470_reg_n_86,mul_ln91_reg_2470_reg_n_87,mul_ln91_reg_2470_reg_n_88,mul_ln91_reg_2470_reg_n_89,mul_ln91_reg_2470_reg_n_90,mul_ln91_reg_2470_reg_n_91,mul_ln91_reg_2470_reg_n_92,mul_ln91_reg_2470_reg_n_93,mul_ln91_reg_2470_reg_n_94,mul_ln91_reg_2470_reg_n_95,mul_ln91_reg_2470_reg_n_96,mul_ln91_reg_2470_reg_n_97,mul_ln91_reg_2470_reg_n_98,mul_ln91_reg_2470_reg_n_99,mul_ln91_reg_2470_reg_n_100,mul_ln91_reg_2470_reg_n_101,mul_ln91_reg_2470_reg_n_102,mul_ln91_reg_2470_reg_n_103,mul_ln91_reg_2470_reg_n_104,mul_ln91_reg_2470_reg_n_105,mul_ln91_reg_2470_reg_n_106,mul_ln91_reg_2470_reg_n_107,mul_ln91_reg_2470_reg_n_108,mul_ln91_reg_2470_reg_n_109,mul_ln91_reg_2470_reg_n_110,mul_ln91_reg_2470_reg_n_111,mul_ln91_reg_2470_reg_n_112,mul_ln91_reg_2470_reg_n_113,mul_ln91_reg_2470_reg_n_114,mul_ln91_reg_2470_reg_n_115,mul_ln91_reg_2470_reg_n_116,mul_ln91_reg_2470_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln91_reg_2470_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln91_reg_2470_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln91_reg_2470_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln91_reg_2470_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln91_reg_2470_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \or_ln107_reg_2097[0]_i_1 
       (.I0(\smax_fu_162_reg[14]_0 [6]),
        .I1(\smax_fu_162_reg[14]_0 [5]),
        .I2(\or_ln107_reg_2097[0]_i_2_n_12 ),
        .I3(\or_ln107_reg_2097[0]_i_3_n_12 ),
        .I4(\or_ln107_reg_2097[0]_i_4_n_12 ),
        .O(or_ln107_fu_831_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \or_ln107_reg_2097[0]_i_2 
       (.I0(\smax_fu_162_reg[14]_0 [12]),
        .I1(\smax_fu_162_reg[14]_0 [13]),
        .I2(\smax_fu_162_reg[14]_0 [4]),
        .I3(\smax_fu_162_reg[14]_0 [3]),
        .I4(\smax_fu_162_reg[14]_0 [11]),
        .I5(\smax_fu_162_reg[14]_0 [0]),
        .O(\or_ln107_reg_2097[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_ln107_reg_2097[0]_i_3 
       (.I0(\and_ln107_reg_2086[0]_i_4_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [2]),
        .I2(\smax_fu_162_reg[14]_0 [1]),
        .I3(\smax_fu_162_reg[14]_0 [14]),
        .I4(\smax_fu_162_reg[14]_0 [13]),
        .O(\or_ln107_reg_2097[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_ln107_reg_2097[0]_i_4 
       (.I0(\smax_fu_162_reg[14]_0 [11]),
        .I1(\smax_fu_162_reg[14]_0 [10]),
        .I2(\smax_fu_162_reg[14]_0 [8]),
        .I3(\smax_fu_162_reg[14]_0 [9]),
        .I4(\smax_fu_162_reg[14]_0 [12]),
        .I5(\or_ln107_reg_2097[0]_i_5_n_12 ),
        .O(\or_ln107_reg_2097[0]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln107_reg_2097[0]_i_5 
       (.I0(\smax_fu_162_reg[14]_0 [14]),
        .I1(\smax_fu_162_reg[14]_0 [13]),
        .O(\or_ln107_reg_2097[0]_i_5_n_12 ));
  FDRE \or_ln107_reg_2097_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_831_p2),
        .Q(or_ln107_reg_2097),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_1[1]),
        .I1(Q[4]),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_bram_0_i_85_n_12),
        .O(ce1));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F808080)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_1_0[0]),
        .I1(ram_reg_bram_1_1),
        .I2(ram_reg_bram_1[2]),
        .I3(L_ACF_addr_11_reg_2625[0]),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_bram_0_i_96_n_12),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_100
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[30]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[30]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[30] ),
        .O(ram_reg_bram_0_i_100_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_101
       (.I0(\empty_82_fu_190_reg_n_12_[29] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_101_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_102
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[29] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[29] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_102_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_103
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[28]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[28]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[28] ),
        .O(ram_reg_bram_0_i_103_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_104
       (.I0(\empty_82_fu_190_reg_n_12_[27] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_104_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_105
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[27] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[27] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_105_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_106
       (.I0(\empty_82_fu_190_reg_n_12_[26] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_106_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_107
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[26] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[26] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_107_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_108
       (.I0(\empty_82_fu_190_reg_n_12_[25] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_108_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_109
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[25] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[25] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_109_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_i_97_n_12),
        .I1(empty_89_fu_218_reg[31]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[31]),
        .I5(ram_reg_bram_0_i_98_n_12),
        .O(d1[31]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_110
       (.I0(\empty_82_fu_190_reg_n_12_[24] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_110_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_111
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[24] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[24] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_111_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_112
       (.I0(\empty_82_fu_190_reg_n_12_[23] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_112_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_113
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[23] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[23] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_113_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_114
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[22]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[22]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[22] ),
        .O(ram_reg_bram_0_i_114_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_115
       (.I0(\empty_82_fu_190_reg_n_12_[21] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_115_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_116
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[21] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[21] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_116_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_117
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[20]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[20]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[20] ),
        .O(ram_reg_bram_0_i_117_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_118
       (.I0(\empty_82_fu_190_reg_n_12_[19] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_118_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_119
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[19] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[19] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_119_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_12
       (.I0(\empty_86_fu_206_reg_n_12_[30] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[30] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_100_n_12),
        .O(d1[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_120
       (.I0(\empty_82_fu_190_reg_n_12_[18] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_120_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_121
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[18] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[18] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_121_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_122
       (.I0(\empty_82_fu_190_reg_n_12_[17] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_122_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_123
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[17] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[17] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_123_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_124
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[16]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[16]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[16] ),
        .O(ram_reg_bram_0_i_124_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_125
       (.I0(\empty_82_fu_190_reg_n_12_[15] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_125_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_126
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[15] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[15] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_126_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_127
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[14]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[14]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[14] ),
        .O(ram_reg_bram_0_i_127_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_128
       (.I0(\empty_82_fu_190_reg_n_12_[13] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_128_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_129
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[13] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[13] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_129_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_i_101_n_12),
        .I1(empty_89_fu_218_reg[29]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[29]),
        .I5(ram_reg_bram_0_i_102_n_12),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_130
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[12]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[12]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[12] ),
        .O(ram_reg_bram_0_i_130_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_131
       (.I0(\empty_82_fu_190_reg_n_12_[11] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_131_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_132
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[11] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[11] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_132_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_133
       (.I0(\empty_82_fu_190_reg_n_12_[10] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_133_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_134
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[10] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[10] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_134_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_135
       (.I0(\empty_82_fu_190_reg_n_12_[9] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_135_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_136
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[9] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[9] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_136_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_137
       (.I0(\empty_82_fu_190_reg_n_12_[8] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_137_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_138
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[8] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[8] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_138_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_139
       (.I0(\empty_82_fu_190_reg_n_12_[7] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_139_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_14
       (.I0(\empty_86_fu_206_reg_n_12_[28] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[28] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_103_n_12),
        .O(d1[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_140
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[7] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[7] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_140_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_141
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[6]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[6]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[6] ),
        .O(ram_reg_bram_0_i_141_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_142
       (.I0(\empty_82_fu_190_reg_n_12_[5] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_142_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_143
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[5] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[5] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_143_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_144
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[4]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[4]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[4] ),
        .O(ram_reg_bram_0_i_144_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_145
       (.I0(\empty_82_fu_190_reg_n_12_[3] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_145_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_146
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[3] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[3] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_146_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_147
       (.I0(\empty_82_fu_190_reg_n_12_[2] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_147_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_148
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[2] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[2] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_148_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_149
       (.I0(\empty_82_fu_190_reg_n_12_[1] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_149_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_i_104_n_12),
        .I1(empty_89_fu_218_reg[27]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[27]),
        .I5(ram_reg_bram_0_i_105_n_12),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_150
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[1] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[1] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_150_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_151
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[0]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[0]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[0] ),
        .O(ram_reg_bram_0_i_151_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_152
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_203_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[31] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_152_n_12));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_153
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[30] ),
        .I2(ram_reg_bram_0_i_204_n_12),
        .O(ram_reg_bram_0_i_153_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_154
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_205_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[29] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_154_n_12));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_155
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[28] ),
        .I2(ram_reg_bram_0_i_206_n_12),
        .O(ram_reg_bram_0_i_155_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_156
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_207_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[27] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_156_n_12));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_157
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[26] ),
        .I2(ram_reg_bram_0_i_208_n_12),
        .O(ram_reg_bram_0_i_157_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_158
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_209_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[25] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_158_n_12));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_159
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[24] ),
        .I2(ram_reg_bram_0_i_210_n_12),
        .O(ram_reg_bram_0_i_159_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_106_n_12),
        .I1(ram_reg_bram_0_i_107_n_12),
        .I2(empty_89_fu_218_reg[26]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[26]),
        .I5(ap_CS_fsm_state27),
        .O(d1[26]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_160
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_211_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[23] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_160_n_12));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_161
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[22] ),
        .I2(ram_reg_bram_0_i_212_n_12),
        .O(ram_reg_bram_0_i_161_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_162
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_213_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[21] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_162_n_12));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_163
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[20] ),
        .I2(ram_reg_bram_0_i_214_n_12),
        .O(ram_reg_bram_0_i_163_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_164
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_215_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[19] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_164_n_12));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_165
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[18] ),
        .I2(ram_reg_bram_0_i_216_n_12),
        .O(ram_reg_bram_0_i_165_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_166
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_217_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[17] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_166_n_12));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_167
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[16] ),
        .I2(ram_reg_bram_0_i_218_n_12),
        .O(ram_reg_bram_0_i_167_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_168
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_219_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[15] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_168_n_12));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_169
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[14] ),
        .I2(ram_reg_bram_0_i_220_n_12),
        .O(ram_reg_bram_0_i_169_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_108_n_12),
        .I1(empty_89_fu_218_reg[25]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[25]),
        .I5(ram_reg_bram_0_i_109_n_12),
        .O(d1[25]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_170
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_221_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[13] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_170_n_12));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_171
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[12] ),
        .I2(ram_reg_bram_0_i_222_n_12),
        .O(ram_reg_bram_0_i_171_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_172
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_223_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[11] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_172_n_12));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_173
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[10] ),
        .I2(ram_reg_bram_0_i_224_n_12),
        .O(ram_reg_bram_0_i_173_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_174
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_225_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[9] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_174_n_12));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_175
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[8] ),
        .I2(ram_reg_bram_0_i_226_n_12),
        .O(ram_reg_bram_0_i_175_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_176
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_227_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[7] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_176_n_12));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_177
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[6] ),
        .I2(ram_reg_bram_0_i_228_n_12),
        .O(ram_reg_bram_0_i_177_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_178
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_229_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[5] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_178_n_12));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_179
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[4] ),
        .I2(ram_reg_bram_0_i_230_n_12),
        .O(ram_reg_bram_0_i_179_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_110_n_12),
        .I1(ram_reg_bram_0_i_111_n_12),
        .I2(empty_89_fu_218_reg[24]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[24]),
        .I5(ap_CS_fsm_state27),
        .O(d1[24]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_180
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_231_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[3] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_180_n_12));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_181
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[2] ),
        .I2(ram_reg_bram_0_i_232_n_12),
        .O(ram_reg_bram_0_i_181_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_182
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_233_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[1] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_182_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_183
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[0] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[0] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_183_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_184
       (.I0(\empty_82_fu_190_reg_n_12_[35] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_184_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_185
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[35] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[35] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_185_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_186
       (.I0(\empty_82_fu_190_reg_n_12_[34] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_186_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_0_i_187
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[34] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[34] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_187_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_188
       (.I0(\empty_82_fu_190_reg_n_12_[33] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_188_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_189
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[33] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[33] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_189_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_112_n_12),
        .I1(empty_89_fu_218_reg[23]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[23]),
        .I5(ram_reg_bram_0_i_113_n_12),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_0_i_190
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[32]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[32]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[32] ),
        .O(ram_reg_bram_0_i_190_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_191
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_234_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[35] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_191_n_12));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_192
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[34] ),
        .I2(ram_reg_bram_0_i_235_n_12),
        .O(ram_reg_bram_0_i_192_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_0_i_193
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_0_i_236_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[33] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_193_n_12));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_0_i_194
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[32] ),
        .I2(ram_reg_bram_0_i_237_n_12),
        .O(ram_reg_bram_0_i_194_n_12));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_195
       (.I0(ap_CS_fsm_state30),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .O(ram_reg_bram_0_i_195_n_12));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_196
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_196_n_12));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_197
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state29),
        .O(ram_reg_bram_0_i_197_n_12));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_198
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state30),
        .O(ram_reg_bram_0_i_198_n_12));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h10111111)) 
    ram_reg_bram_0_i_199
       (.I0(ap_CS_fsm_state16),
        .I1(Q[4]),
        .I2(ap_CS_fsm_state15),
        .I3(k_3_fu_174_reg[2]),
        .I4(indata_ce1_INST_0_i_2_n_12),
        .O(ram_reg_bram_0_i_199_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_20
       (.I0(\empty_86_fu_206_reg_n_12_[22] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[22] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_114_n_12),
        .O(d1[22]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_200
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_200_n_12));
  LUT6 #(
    .INIT(64'h00000000000000FD)) 
    ram_reg_bram_0_i_201
       (.I0(k_3_fu_174_reg[1]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state14),
        .I4(Q[4]),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_201_n_12));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_202
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state28),
        .O(ram_reg_bram_0_i_202_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_203
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[31] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[31] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_203_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_204
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[30] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[30] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_204_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_205
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[29] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[29] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_205_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_206
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[28] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[28] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_206_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_207
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[27] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[27] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_207_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_208
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[26] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[26] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_208_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_209
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[25] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[25] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_209_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_115_n_12),
        .I1(empty_89_fu_218_reg[21]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[21]),
        .I5(ram_reg_bram_0_i_116_n_12),
        .O(d1[21]));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_210
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[24] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[24] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_210_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_211
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[23] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[23] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_211_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_212
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[22] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[22] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_212_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_213
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[21] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[21] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_213_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_214
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[20] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[20] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_214_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_215
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[19] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[19] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_215_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_216
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[18] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[18] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_216_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_217
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[17] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[17] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_217_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_218
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[16] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[16] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_218_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_219
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[15] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[15] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_219_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_22
       (.I0(\empty_86_fu_206_reg_n_12_[20] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[20] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_117_n_12),
        .O(d1[20]));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_220
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[14] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[14] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_220_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_221
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[13] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[13] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_221_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_222
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[12] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[12] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_222_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_223
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[11] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[11] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_223_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_224
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[10] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[10] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_224_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_225
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[9] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[9] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_225_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_226
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[8] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[8] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_226_n_12));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_227
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[7] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[7] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_227_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_228
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[6] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[6] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_228_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_229
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[5] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[5] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_229_n_12));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_118_n_12),
        .I1(empty_89_fu_218_reg[19]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[19]),
        .I5(ram_reg_bram_0_i_119_n_12),
        .O(d1[19]));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_230
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[4] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[4] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_230_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_231
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[3] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[3] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_231_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_232
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[2] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[2] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_232_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_233
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[1] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[1] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_233_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_234
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[35] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[35] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_234_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_235
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[34] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[34] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_235_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_236
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[33] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[33] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_236_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_0_i_237
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[32] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[32] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_237_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_120_n_12),
        .I1(ram_reg_bram_0_i_121_n_12),
        .I2(empty_89_fu_218_reg[18]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[18]),
        .I5(ap_CS_fsm_state27),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_122_n_12),
        .I1(empty_89_fu_218_reg[17]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[17]),
        .I5(ram_reg_bram_0_i_123_n_12),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_26
       (.I0(\empty_86_fu_206_reg_n_12_[16] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[16] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_124_n_12),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_i_125_n_12),
        .I1(empty_89_fu_218_reg[15]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[15]),
        .I5(ram_reg_bram_0_i_126_n_12),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_28
       (.I0(\empty_86_fu_206_reg_n_12_[14] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[14] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_127_n_12),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_128_n_12),
        .I1(empty_89_fu_218_reg[13]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[13]),
        .I5(ram_reg_bram_0_i_129_n_12),
        .O(d1[13]));
  LUT5 #(
    .INIT(32'hE2FFE2E2)) 
    ram_reg_bram_0_i_3
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state29),
        .I2(k_4_fu_222_reg[3]),
        .I3(ram_reg_bram_0_i_85_n_12),
        .I4(Q[4]),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_30
       (.I0(\empty_86_fu_206_reg_n_12_[12] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[12] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_130_n_12),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_131_n_12),
        .I1(empty_89_fu_218_reg[11]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[11]),
        .I5(ram_reg_bram_0_i_132_n_12),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_133_n_12),
        .I1(ram_reg_bram_0_i_134_n_12),
        .I2(empty_89_fu_218_reg[10]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[10]),
        .I5(ap_CS_fsm_state27),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_135_n_12),
        .I1(empty_89_fu_218_reg[9]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[9]),
        .I5(ram_reg_bram_0_i_136_n_12),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_137_n_12),
        .I1(ram_reg_bram_0_i_138_n_12),
        .I2(empty_89_fu_218_reg[8]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[8]),
        .I5(ap_CS_fsm_state27),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_139_n_12),
        .I1(empty_89_fu_218_reg[7]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[7]),
        .I5(ram_reg_bram_0_i_140_n_12),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_36
       (.I0(\empty_86_fu_206_reg_n_12_[6] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[6] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_141_n_12),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_142_n_12),
        .I1(empty_89_fu_218_reg[5]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[5]),
        .I5(ram_reg_bram_0_i_143_n_12),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_38
       (.I0(\empty_86_fu_206_reg_n_12_[4] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[4] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_144_n_12),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_145_n_12),
        .I1(empty_89_fu_218_reg[3]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[3]),
        .I5(ram_reg_bram_0_i_146_n_12),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8B8B8B88)) 
    ram_reg_bram_0_i_4
       (.I0(k_4_fu_222_reg[2]),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state28),
        .I3(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I4(ap_CS_fsm_state26),
        .I5(ram_reg_bram_0_i_88_n_12),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_147_n_12),
        .I1(ram_reg_bram_0_i_148_n_12),
        .I2(empty_89_fu_218_reg[2]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[2]),
        .I5(ap_CS_fsm_state27),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_41
       (.I0(ram_reg_bram_0_i_149_n_12),
        .I1(empty_89_fu_218_reg[1]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[1]),
        .I5(ram_reg_bram_0_i_150_n_12),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_42
       (.I0(\empty_86_fu_206_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[0] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_151_n_12),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_152_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[31]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [30]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [31]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_44
       (.I0(ram_reg_bram_0_i_153_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [29]),
        .I4(empty_87_fu_210_reg[30]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [30]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_45
       (.I0(ram_reg_bram_0_i_154_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[29]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [28]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [29]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_46
       (.I0(ram_reg_bram_0_i_155_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [27]),
        .I4(empty_87_fu_210_reg[28]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [28]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_156_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[27]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [26]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [27]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_157_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [25]),
        .I4(empty_87_fu_210_reg[26]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [26]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_49
       (.I0(ram_reg_bram_0_i_158_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[25]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [24]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF055F044)) 
    ram_reg_bram_0_i_5
       (.I0(ap_CS_fsm_state28),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(k_4_fu_222_reg[1]),
        .I3(ap_CS_fsm_state29),
        .I4(ram_reg_bram_0_i_89_n_12),
        .I5(ram_reg_bram_0_i_90_n_12),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_50
       (.I0(ram_reg_bram_0_i_159_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [23]),
        .I4(empty_87_fu_210_reg[24]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [24]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_51
       (.I0(ram_reg_bram_0_i_160_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[23]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [22]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [23]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_52
       (.I0(ram_reg_bram_0_i_161_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [21]),
        .I4(empty_87_fu_210_reg[22]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [22]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_53
       (.I0(ram_reg_bram_0_i_162_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[21]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [20]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [21]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_54
       (.I0(ram_reg_bram_0_i_163_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [19]),
        .I4(empty_87_fu_210_reg[20]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [20]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_55
       (.I0(ram_reg_bram_0_i_164_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[19]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [18]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [19]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_56
       (.I0(ram_reg_bram_0_i_165_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [17]),
        .I4(empty_87_fu_210_reg[18]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [18]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_57
       (.I0(ram_reg_bram_0_i_166_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[17]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [16]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [17]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_58
       (.I0(ram_reg_bram_0_i_167_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [15]),
        .I4(empty_87_fu_210_reg[16]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [16]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_i_168_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[15]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [14]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [15]));
  LUT6 #(
    .INIT(64'hFFFF00FE000000FE)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_i_91_n_12),
        .I1(ram_reg_bram_0_i_92_n_12),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state29),
        .I5(k_4_fu_222_reg[0]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_60
       (.I0(ram_reg_bram_0_i_169_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [13]),
        .I4(empty_87_fu_210_reg[14]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [14]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_170_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[13]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [12]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [13]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_62
       (.I0(ram_reg_bram_0_i_171_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [11]),
        .I4(empty_87_fu_210_reg[12]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [12]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_63
       (.I0(ram_reg_bram_0_i_172_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[11]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [10]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [11]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_64
       (.I0(ram_reg_bram_0_i_173_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [9]),
        .I4(empty_87_fu_210_reg[10]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [10]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_65
       (.I0(ram_reg_bram_0_i_174_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[9]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [8]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [9]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_66
       (.I0(ram_reg_bram_0_i_175_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [7]),
        .I4(empty_87_fu_210_reg[8]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [8]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_67
       (.I0(ram_reg_bram_0_i_176_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[7]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [6]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [7]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_68
       (.I0(ram_reg_bram_0_i_177_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [5]),
        .I4(empty_87_fu_210_reg[6]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [6]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_69
       (.I0(ram_reg_bram_0_i_178_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[5]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [4]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [5]));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F808080)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_1_0[2]),
        .I1(ram_reg_bram_1_1),
        .I2(ram_reg_bram_1[2]),
        .I3(L_ACF_addr_11_reg_2625[3]),
        .I4(ap_CS_fsm_state30),
        .I5(ram_reg_bram_0_i_93_n_12),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_i_179_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [3]),
        .I4(empty_87_fu_210_reg[4]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [4]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_i_180_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[3]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [2]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [3]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_72
       (.I0(ram_reg_bram_0_i_181_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [1]),
        .I4(empty_87_fu_210_reg[2]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [2]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_73
       (.I0(ram_reg_bram_0_i_182_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I2(empty_87_fu_210_reg[1]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [0]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [1]));
  LUT6 #(
    .INIT(64'h0000AAAA0000FFC0)) 
    ram_reg_bram_0_i_74
       (.I0(empty_87_fu_210_reg[0]),
        .I1(ram_reg_bram_0_i_89_n_12),
        .I2(\empty_83_fu_194_reg_n_12_[0] ),
        .I3(ram_reg_bram_0_i_183_n_12),
        .I4(ap_CS_fsm_state30),
        .I5(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [0]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_i_184_n_12),
        .I1(ram_reg_bram_0_i_185_n_12),
        .I2(empty_89_fu_218_reg[35]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[35]),
        .I5(ap_CS_fsm_state27),
        .O(d1[35]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_186_n_12),
        .I1(ram_reg_bram_0_i_187_n_12),
        .I2(empty_89_fu_218_reg[34]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[34]),
        .I5(ap_CS_fsm_state27),
        .O(d1[34]));
  LUT6 #(
    .INIT(64'hEFEFEAEFAAAAAAAA)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_188_n_12),
        .I1(empty_89_fu_218_reg[33]),
        .I2(ap_CS_fsm_state28),
        .I3(ap_CS_fsm_state27),
        .I4(empty_88_fu_214_reg[33]),
        .I5(ram_reg_bram_0_i_189_n_12),
        .O(d1[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_0_i_78
       (.I0(\empty_86_fu_206_reg_n_12_[32] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[32] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_0_i_190_n_12),
        .O(d1[32]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_79
       (.I0(ram_reg_bram_0_i_191_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[35]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [34]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [35]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_80
       (.I0(ram_reg_bram_0_i_192_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [33]),
        .I4(empty_87_fu_210_reg[34]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [34]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_0_i_81
       (.I0(ram_reg_bram_0_i_193_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[33]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [32]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [33]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_0_i_82
       (.I0(ram_reg_bram_0_i_194_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [31]),
        .I4(empty_87_fu_210_reg[32]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_83
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .I3(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_NS_fsm[24]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAAAAAAAA20AAAAAA)) 
    ram_reg_bram_0_i_84
       (.I0(ram_reg_bram_1[1]),
        .I1(tmp_33_fu_1081_p3),
        .I2(Q[3]),
        .I3(ram_reg_bram_0_i_195_n_12),
        .I4(ram_reg_bram_0_i_196_n_12),
        .I5(ap_NS_fsm[24]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_85
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_0_i_85_n_12));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_87
       (.I0(indata_ce1_INST_0_i_2_n_12),
        .I1(ap_CS_fsm_state16),
        .I2(Q[4]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_bram_0_i_196_n_12),
        .I5(ram_reg_bram_0_i_195_n_12),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    ram_reg_bram_0_i_88
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state16),
        .I2(ram_reg_bram_0_i_196_n_12),
        .I3(ap_CS_fsm_state19),
        .I4(ram_reg_bram_0_i_197_n_12),
        .I5(Q[4]),
        .O(ram_reg_bram_0_i_88_n_12));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_89
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_89_n_12));
  LUT6 #(
    .INIT(64'h808080808F8F808F)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_1_0[1]),
        .I1(ram_reg_bram_1_1),
        .I2(ram_reg_bram_1[2]),
        .I3(ap_CS_fsm_state30),
        .I4(L_ACF_addr_11_reg_2625[1]),
        .I5(ram_reg_bram_0_i_95_n_12),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_bram_0_i_90
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state19),
        .I4(ram_reg_bram_0_i_197_n_12),
        .I5(Q[4]),
        .O(ram_reg_bram_0_i_90_n_12));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_bram_0_i_91
       (.I0(ap_CS_fsm_state16),
        .I1(Q[4]),
        .I2(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_91_n_12));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_92
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_92_n_12));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_bram_0_i_93
       (.I0(k_3_fu_174_reg[3]),
        .I1(ram_reg_bram_0_i_198_n_12),
        .I2(ap_CS_fsm_state15),
        .I3(Q[4]),
        .I4(ap_CS_fsm_state16),
        .I5(indata_ce1_INST_0_i_2_n_12),
        .O(ram_reg_bram_0_i_93_n_12));
  LUT6 #(
    .INIT(64'hAAFCAAFCAAFCAAFF)) 
    ram_reg_bram_0_i_94
       (.I0(L_ACF_addr_11_reg_2625[2]),
        .I1(ap_CS_fsm_state26),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(ap_CS_fsm_state30),
        .I4(ap_CS_fsm_state25),
        .I5(ram_reg_bram_0_i_199_n_12),
        .O(grp_Autocorrelation_fu_103_L_ACF_address0));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    ram_reg_bram_0_i_95
       (.I0(ram_reg_bram_0_i_200_n_12),
        .I1(Q[4]),
        .I2(ap_CS_fsm_state16),
        .I3(ram_reg_bram_0_i_201_n_12),
        .I4(ram_reg_bram_0_i_195_n_12),
        .I5(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_0_i_95_n_12));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    ram_reg_bram_0_i_96
       (.I0(ram_reg_bram_0_i_198_n_12),
        .I1(indata_ce1_INST_0_i_2_n_12),
        .I2(k_3_fu_174_reg[0]),
        .I3(ap_CS_fsm_state16),
        .I4(Q[4]),
        .I5(ap_CS_fsm_state15),
        .O(ram_reg_bram_0_i_96_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_97
       (.I0(\empty_82_fu_190_reg_n_12_[31] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_97_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_bram_0_i_98
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[31] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[31] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_98_n_12));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_99
       (.I0(ap_CS_fsm_state28),
        .I1(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_0_i_99_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_1
       (.I0(ram_reg_bram_1_i_57_n_12),
        .I1(ram_reg_bram_1_i_58_n_12),
        .I2(empty_89_fu_218_reg[63]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[63]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_10
       (.I0(\empty_86_fu_206_reg_n_12_[54] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[54] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_73_n_12),
        .O(d1[54]));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_100
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[38]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[38]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[38] ),
        .O(ram_reg_bram_1_i_100_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_101
       (.I0(\empty_82_fu_190_reg_n_12_[37] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_101_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_102
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[37] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[37] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_1_i_102_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_103
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[36]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[36]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[36] ),
        .O(ram_reg_bram_1_i_103_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_104
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_132_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[63] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_104_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_105
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_133_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[62] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_105_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_106
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_134_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[61] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_106_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_107
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_135_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[60] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_107_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_108
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_136_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[59] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_108_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_109
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_137_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[58] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_109_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_11
       (.I0(ram_reg_bram_1_i_74_n_12),
        .I1(ram_reg_bram_1_i_75_n_12),
        .I2(empty_89_fu_218_reg[53]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[53]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[53]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_110
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_138_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[57] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_110_n_12));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_111
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[56] ),
        .I2(ram_reg_bram_1_i_139_n_12),
        .O(ram_reg_bram_1_i_111_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_112
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_140_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[55] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_112_n_12));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_113
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[54] ),
        .I2(ram_reg_bram_1_i_141_n_12),
        .O(ram_reg_bram_1_i_113_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_114
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_142_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[53] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_114_n_12));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_115
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[52] ),
        .I2(ram_reg_bram_1_i_143_n_12),
        .O(ram_reg_bram_1_i_115_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_116
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_144_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[51] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_116_n_12));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_117
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[50] ),
        .I2(ram_reg_bram_1_i_145_n_12),
        .O(ram_reg_bram_1_i_117_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_118
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_146_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[49] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_118_n_12));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_119
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[48] ),
        .I2(ram_reg_bram_1_i_147_n_12),
        .O(ram_reg_bram_1_i_119_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_12
       (.I0(\empty_86_fu_206_reg_n_12_[52] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[52] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_76_n_12),
        .O(d1[52]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_120
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_148_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[47] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_120_n_12));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_121
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[46] ),
        .I2(ram_reg_bram_1_i_149_n_12),
        .O(ram_reg_bram_1_i_121_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_122
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_150_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[45] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_122_n_12));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_123
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[44] ),
        .I2(ram_reg_bram_1_i_151_n_12),
        .O(ram_reg_bram_1_i_123_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_124
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_152_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[43] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_124_n_12));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_125
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[42] ),
        .I2(ram_reg_bram_1_i_153_n_12),
        .O(ram_reg_bram_1_i_125_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_126
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_154_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[41] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_126_n_12));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_127
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[40] ),
        .I2(ram_reg_bram_1_i_155_n_12),
        .O(ram_reg_bram_1_i_127_n_12));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_128
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_156_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[39] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_128_n_12));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_129
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[38] ),
        .I2(ram_reg_bram_1_i_157_n_12),
        .O(ram_reg_bram_1_i_129_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_13
       (.I0(ram_reg_bram_1_i_77_n_12),
        .I1(ram_reg_bram_1_i_78_n_12),
        .I2(empty_89_fu_218_reg[51]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[51]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[51]));
  LUT5 #(
    .INIT(32'h11101010)) 
    ram_reg_bram_1_i_130
       (.I0(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I1(ap_CS_fsm_state30),
        .I2(ram_reg_bram_1_i_158_n_12),
        .I3(\empty_83_fu_194_reg_n_12_[37] ),
        .I4(ram_reg_bram_0_i_89_n_12),
        .O(ram_reg_bram_1_i_130_n_12));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_bram_1_i_131
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_83_fu_194_reg_n_12_[36] ),
        .I2(ram_reg_bram_1_i_159_n_12),
        .O(ram_reg_bram_1_i_131_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_132
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[63] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[63] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_132_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_133
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[62] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[62] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_133_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_134
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[61] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[61] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_134_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_135
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[60] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[60] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_135_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_136
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[59] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[59] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_136_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_137
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[58] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[58] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_137_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_138
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[57] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[57] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_138_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_139
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[56] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[56] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_139_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_14
       (.I0(ram_reg_bram_1_i_79_n_12),
        .I1(ram_reg_bram_1_i_80_n_12),
        .I2(empty_89_fu_218_reg[50]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[50]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[50]));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_140
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[55] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[55] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_140_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_141
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[54] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[54] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_141_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_142
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[53] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[53] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_142_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_143
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[52] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[52] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_143_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_144
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[51] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[51] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_144_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_145
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[50] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[50] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_145_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_146
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[49] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[49] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_146_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_147
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[48] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[48] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_147_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_148
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[47] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[47] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_148_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_149
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[46] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[46] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_149_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_15
       (.I0(ram_reg_bram_1_i_81_n_12),
        .I1(ram_reg_bram_1_i_82_n_12),
        .I2(empty_89_fu_218_reg[49]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[49]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[49]));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_150
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[45] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[45] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_150_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_151
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[44] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[44] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_151_n_12));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_152
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[43] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[43] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_152_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_153
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[42] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[42] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_153_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_154
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[41] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[41] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_154_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_155
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[40] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[40] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_155_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_156
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[39] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[39] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_156_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_157
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[38] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[38] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_157_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_158
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[37] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[37] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_158_n_12));
  LUT5 #(
    .INIT(32'hFF000808)) 
    ram_reg_bram_1_i_159
       (.I0(ap_CS_fsm_state19),
        .I1(\empty_81_fu_186_reg_n_12_[36] ),
        .I2(ap_CS_fsm_state25),
        .I3(\empty_85_fu_202_reg_n_12_[36] ),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_159_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_16
       (.I0(\empty_86_fu_206_reg_n_12_[48] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[48] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_83_n_12),
        .O(d1[48]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_17
       (.I0(ram_reg_bram_1_i_84_n_12),
        .I1(ram_reg_bram_1_i_85_n_12),
        .I2(empty_89_fu_218_reg[47]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[47]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[47]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_18
       (.I0(\empty_86_fu_206_reg_n_12_[46] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[46] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_86_n_12),
        .O(d1[46]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_19
       (.I0(ram_reg_bram_1_i_87_n_12),
        .I1(ram_reg_bram_1_i_88_n_12),
        .I2(empty_89_fu_218_reg[45]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[45]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[45]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_2
       (.I0(\empty_86_fu_206_reg_n_12_[62] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[62] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_59_n_12),
        .O(d1[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_20
       (.I0(\empty_86_fu_206_reg_n_12_[44] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[44] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_89_n_12),
        .O(d1[44]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_21
       (.I0(ram_reg_bram_1_i_90_n_12),
        .I1(ram_reg_bram_1_i_91_n_12),
        .I2(empty_89_fu_218_reg[43]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[43]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[43]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_22
       (.I0(ram_reg_bram_1_i_92_n_12),
        .I1(ram_reg_bram_1_i_93_n_12),
        .I2(empty_89_fu_218_reg[42]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[42]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[42]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_23
       (.I0(ram_reg_bram_1_i_94_n_12),
        .I1(ram_reg_bram_1_i_95_n_12),
        .I2(empty_89_fu_218_reg[41]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[41]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[41]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_24
       (.I0(ram_reg_bram_1_i_96_n_12),
        .I1(ram_reg_bram_1_i_97_n_12),
        .I2(empty_89_fu_218_reg[40]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[40]),
        .I5(ap_CS_fsm_state27),
        .O(d1[40]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_25
       (.I0(ram_reg_bram_1_i_98_n_12),
        .I1(ram_reg_bram_1_i_99_n_12),
        .I2(empty_89_fu_218_reg[39]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[39]),
        .I5(ap_CS_fsm_state27),
        .O(d1[39]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_26
       (.I0(\empty_86_fu_206_reg_n_12_[38] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[38] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_100_n_12),
        .O(d1[38]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_27
       (.I0(ram_reg_bram_1_i_101_n_12),
        .I1(ram_reg_bram_1_i_102_n_12),
        .I2(empty_89_fu_218_reg[37]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[37]),
        .I5(ap_CS_fsm_state27),
        .O(d1[37]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_28
       (.I0(\empty_86_fu_206_reg_n_12_[36] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[36] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_103_n_12),
        .O(d1[36]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_29
       (.I0(ram_reg_bram_1_i_104_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[63]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [62]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [63]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_3
       (.I0(ram_reg_bram_1_i_60_n_12),
        .I1(ram_reg_bram_1_i_61_n_12),
        .I2(empty_89_fu_218_reg[61]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[61]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[61]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_30
       (.I0(ram_reg_bram_1_i_105_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[62]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [61]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [62]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_31
       (.I0(ram_reg_bram_1_i_106_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[61]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [60]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [61]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_32
       (.I0(ram_reg_bram_1_i_107_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[60]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [59]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [60]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_33
       (.I0(ram_reg_bram_1_i_108_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[59]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [58]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [59]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_34
       (.I0(ram_reg_bram_1_i_109_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[58]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [57]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [58]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_35
       (.I0(ram_reg_bram_1_i_110_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[57]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [56]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [57]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_36
       (.I0(ram_reg_bram_1_i_111_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state27),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [55]),
        .I4(empty_87_fu_210_reg[56]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [56]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_37
       (.I0(ram_reg_bram_1_i_112_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[55]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [54]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [55]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_38
       (.I0(ram_reg_bram_1_i_113_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state27),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [53]),
        .I4(empty_87_fu_210_reg[54]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [54]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_39
       (.I0(ram_reg_bram_1_i_114_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[53]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [52]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [53]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8880000)) 
    ram_reg_bram_1_i_4
       (.I0(\empty_86_fu_206_reg_n_12_[60] ),
        .I1(ap_CS_fsm_state26),
        .I2(ram_reg_bram_0_i_89_n_12),
        .I3(\empty_84_fu_198_reg_n_12_[60] ),
        .I4(ram_reg_bram_0_i_99_n_12),
        .I5(ram_reg_bram_1_i_62_n_12),
        .O(d1[60]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_40
       (.I0(ram_reg_bram_1_i_115_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [51]),
        .I4(empty_87_fu_210_reg[52]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [52]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_41
       (.I0(ram_reg_bram_1_i_116_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[51]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [50]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [51]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_42
       (.I0(ram_reg_bram_1_i_117_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [49]),
        .I4(empty_87_fu_210_reg[50]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [50]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_43
       (.I0(ram_reg_bram_1_i_118_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[49]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [48]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [49]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_44
       (.I0(ram_reg_bram_1_i_119_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [47]),
        .I4(empty_87_fu_210_reg[48]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [48]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_45
       (.I0(ram_reg_bram_1_i_120_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[47]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [46]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [47]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_46
       (.I0(ram_reg_bram_1_i_121_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [45]),
        .I4(empty_87_fu_210_reg[46]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [46]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_47
       (.I0(ram_reg_bram_1_i_122_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[45]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [44]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [45]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_48
       (.I0(ram_reg_bram_1_i_123_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [43]),
        .I4(empty_87_fu_210_reg[44]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [44]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_49
       (.I0(ram_reg_bram_1_i_124_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[43]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [42]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [43]));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_5
       (.I0(ram_reg_bram_1_i_63_n_12),
        .I1(ram_reg_bram_1_i_64_n_12),
        .I2(empty_89_fu_218_reg[59]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[59]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[59]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_50
       (.I0(ram_reg_bram_1_i_125_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [41]),
        .I4(empty_87_fu_210_reg[42]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [42]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_51
       (.I0(ram_reg_bram_1_i_126_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[41]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [40]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [41]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_52
       (.I0(ram_reg_bram_1_i_127_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [39]),
        .I4(empty_87_fu_210_reg[40]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [40]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_53
       (.I0(ram_reg_bram_1_i_128_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[39]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [38]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [39]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_54
       (.I0(ram_reg_bram_1_i_129_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [37]),
        .I4(empty_87_fu_210_reg[38]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_bram_1_i_55
       (.I0(ram_reg_bram_1_i_130_n_12),
        .I1(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I2(empty_87_fu_210_reg[37]),
        .I3(ap_CS_fsm_state30),
        .I4(\L_ACF_load_4_reg_2418_reg[63]_0 [36]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [37]));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_bram_1_i_56
       (.I0(ram_reg_bram_1_i_131_n_12),
        .I1(ap_CS_fsm_state30),
        .I2(\ap_CS_fsm_reg[26]_rep__0_n_12 ),
        .I3(\L_ACF_load_4_reg_2418_reg[63]_0 [35]),
        .I4(empty_87_fu_210_reg[36]),
        .O(\ap_CS_fsm_reg[26]_rep__0_0 [36]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_57
       (.I0(\empty_82_fu_190_reg_n_12_[63] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_57_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_58
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[63] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[63] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_58_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_59
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[62]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[62]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[62] ),
        .O(ram_reg_bram_1_i_59_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_6
       (.I0(ram_reg_bram_1_i_65_n_12),
        .I1(ram_reg_bram_1_i_66_n_12),
        .I2(empty_89_fu_218_reg[58]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[58]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[58]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_60
       (.I0(\empty_82_fu_190_reg_n_12_[61] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_60_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_61
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[61] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[61] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_61_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_62
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[60]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[60]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[60] ),
        .O(ram_reg_bram_1_i_62_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_63
       (.I0(\empty_82_fu_190_reg_n_12_[59] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_63_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_64
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[59] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[59] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_64_n_12));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_65
       (.I0(\empty_82_fu_190_reg_n_12_[58] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_65_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_66
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[58] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[58] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_66_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_67
       (.I0(\empty_82_fu_190_reg_n_12_[57] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_67_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_68
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[57] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[57] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_68_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_69
       (.I0(\empty_82_fu_190_reg_n_12_[56] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_69_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_7
       (.I0(ram_reg_bram_1_i_67_n_12),
        .I1(ram_reg_bram_1_i_68_n_12),
        .I2(empty_89_fu_218_reg[57]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[57]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[57]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_70
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[56] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[56] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_70_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_71
       (.I0(\empty_82_fu_190_reg_n_12_[55] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_71_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_72
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[55] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[55] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_72_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_73
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[54]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[54]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[54] ),
        .O(ram_reg_bram_1_i_73_n_12));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_74
       (.I0(\empty_82_fu_190_reg_n_12_[53] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_74_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_75
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[53] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[53] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_75_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_76
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[52]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[52]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[52] ),
        .O(ram_reg_bram_1_i_76_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_77
       (.I0(\empty_82_fu_190_reg_n_12_[51] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_77_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_78
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[51] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[51] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_78_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_79
       (.I0(\empty_82_fu_190_reg_n_12_[50] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_79_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_8
       (.I0(ram_reg_bram_1_i_69_n_12),
        .I1(ram_reg_bram_1_i_70_n_12),
        .I2(empty_89_fu_218_reg[56]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[56]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[56]));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_80
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[50] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[50] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_80_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_81
       (.I0(\empty_82_fu_190_reg_n_12_[49] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_81_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_82
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[49] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[49] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_82_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_83
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[48]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[48]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[48] ),
        .O(ram_reg_bram_1_i_83_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_84
       (.I0(\empty_82_fu_190_reg_n_12_[47] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_84_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_85
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[47] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[47] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_85_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_86
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[46]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[46]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[46] ),
        .O(ram_reg_bram_1_i_86_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_87
       (.I0(\empty_82_fu_190_reg_n_12_[45] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_87_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_88
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[45] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[45] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_88_n_12));
  LUT6 #(
    .INIT(64'hF808FFFFF808F808)) 
    ram_reg_bram_1_i_89
       (.I0(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I1(empty_88_fu_214_reg[44]),
        .I2(ap_CS_fsm_state28),
        .I3(empty_89_fu_218_reg[44]),
        .I4(ram_reg_bram_0_i_202_n_12),
        .I5(\empty_82_fu_190_reg_n_12_[44] ),
        .O(ram_reg_bram_1_i_89_n_12));
  LUT6 #(
    .INIT(64'hBABBBAAABABBBABB)) 
    ram_reg_bram_1_i_9
       (.I0(ram_reg_bram_1_i_71_n_12),
        .I1(ram_reg_bram_1_i_72_n_12),
        .I2(empty_89_fu_218_reg[55]),
        .I3(ap_CS_fsm_state28),
        .I4(empty_88_fu_214_reg[55]),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(d1[55]));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_90
       (.I0(\empty_82_fu_190_reg_n_12_[43] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_90_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_91
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[43] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[43] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_91_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_92
       (.I0(\empty_82_fu_190_reg_n_12_[42] ),
        .I1(ap_CS_fsm_state28),
        .I2(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_92_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_93
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[42] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[42] ),
        .I4(ap_CS_fsm_state28),
        .I5(\ap_CS_fsm_reg[26]_rep_n_12 ),
        .O(ram_reg_bram_1_i_93_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_94
       (.I0(\empty_82_fu_190_reg_n_12_[41] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_94_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_95
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[41] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[41] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_1_i_95_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_96
       (.I0(\empty_82_fu_190_reg_n_12_[40] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_96_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_97
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[40] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[40] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_1_i_97_n_12));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_1_i_98
       (.I0(\empty_82_fu_190_reg_n_12_[39] ),
        .I1(ap_CS_fsm_state28),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .O(ram_reg_bram_1_i_98_n_12));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    ram_reg_bram_1_i_99
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(\empty_84_fu_198_reg_n_12_[39] ),
        .I2(ap_CS_fsm_state26),
        .I3(\empty_86_fu_206_reg_n_12_[39] ),
        .I4(ap_CS_fsm_state28),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_1_i_99_n_12));
  FDRE \reg_589_reg[0] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[0]),
        .Q(reg_589[0]),
        .R(1'b0));
  FDRE \reg_589_reg[10] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[10]),
        .Q(reg_589[10]),
        .R(1'b0));
  FDRE \reg_589_reg[11] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[11]),
        .Q(reg_589[11]),
        .R(1'b0));
  FDRE \reg_589_reg[12] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[12]),
        .Q(reg_589[12]),
        .R(1'b0));
  FDRE \reg_589_reg[13] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[13]),
        .Q(reg_589[13]),
        .R(1'b0));
  FDRE \reg_589_reg[14] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[14]),
        .Q(reg_589[14]),
        .R(1'b0));
  FDRE \reg_589_reg[15] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[15]),
        .Q(reg_589[15]),
        .R(1'b0));
  FDRE \reg_589_reg[1] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[1]),
        .Q(reg_589[1]),
        .R(1'b0));
  FDRE \reg_589_reg[2] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[2]),
        .Q(reg_589[2]),
        .R(1'b0));
  FDRE \reg_589_reg[3] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[3]),
        .Q(reg_589[3]),
        .R(1'b0));
  FDRE \reg_589_reg[4] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[4]),
        .Q(reg_589[4]),
        .R(1'b0));
  FDRE \reg_589_reg[5] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[5]),
        .Q(reg_589[5]),
        .R(1'b0));
  FDRE \reg_589_reg[6] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[6]),
        .Q(reg_589[6]),
        .R(1'b0));
  FDRE \reg_589_reg[7] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[7]),
        .Q(reg_589[7]),
        .R(1'b0));
  FDRE \reg_589_reg[8] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[8]),
        .Q(reg_589[8]),
        .R(1'b0));
  FDRE \reg_589_reg[9] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U6_n_44),
        .D(p_1_in__0[9]),
        .Q(reg_589[9]),
        .R(1'b0));
  FDRE \reg_594_reg[0] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_27),
        .Q(reg_594[0]),
        .R(1'b0));
  FDRE \reg_594_reg[10] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_17),
        .Q(reg_594[10]),
        .R(1'b0));
  FDRE \reg_594_reg[11] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_16),
        .Q(reg_594[11]),
        .R(1'b0));
  FDRE \reg_594_reg[12] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_15),
        .Q(reg_594[12]),
        .R(1'b0));
  FDRE \reg_594_reg[13] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_14),
        .Q(reg_594[13]),
        .R(1'b0));
  FDRE \reg_594_reg[14] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_13),
        .Q(reg_594[14]),
        .R(1'b0));
  FDRE \reg_594_reg[15] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_12),
        .Q(reg_594[15]),
        .R(1'b0));
  FDRE \reg_594_reg[1] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_26),
        .Q(reg_594[1]),
        .R(1'b0));
  FDRE \reg_594_reg[2] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_25),
        .Q(reg_594[2]),
        .R(1'b0));
  FDRE \reg_594_reg[3] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_24),
        .Q(reg_594[3]),
        .R(1'b0));
  FDRE \reg_594_reg[4] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_23),
        .Q(reg_594[4]),
        .R(1'b0));
  FDRE \reg_594_reg[5] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_22),
        .Q(reg_594[5]),
        .R(1'b0));
  FDRE \reg_594_reg[6] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_21),
        .Q(reg_594[6]),
        .R(1'b0));
  FDRE \reg_594_reg[7] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_20),
        .Q(reg_594[7]),
        .R(1'b0));
  FDRE \reg_594_reg[8] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_19),
        .Q(reg_594[8]),
        .R(1'b0));
  FDRE \reg_594_reg[9] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U30_n_18),
        .Q(reg_594[9]),
        .R(1'b0));
  FDRE \reg_599_reg[0] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_60),
        .Q(\reg_599_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \reg_599_reg[10] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_50),
        .Q(\reg_599_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \reg_599_reg[11] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_49),
        .Q(\reg_599_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \reg_599_reg[12] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_48),
        .Q(\reg_599_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \reg_599_reg[13] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_47),
        .Q(\reg_599_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \reg_599_reg[14] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_46),
        .Q(\reg_599_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \reg_599_reg[15] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_45),
        .Q(\reg_599_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \reg_599_reg[1] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_59),
        .Q(\reg_599_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \reg_599_reg[2] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_58),
        .Q(\reg_599_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \reg_599_reg[3] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_57),
        .Q(\reg_599_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \reg_599_reg[4] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_56),
        .Q(\reg_599_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \reg_599_reg[5] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_55),
        .Q(\reg_599_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \reg_599_reg[6] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_54),
        .Q(\reg_599_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \reg_599_reg[7] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_53),
        .Q(\reg_599_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \reg_599_reg[8] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_52),
        .Q(\reg_599_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \reg_599_reg[9] 
       (.C(ap_clk),
        .CE(reg_599),
        .D(mac_muladd_16s_16s_32s_33_4_1_U32_n_51),
        .Q(\reg_599_reg_n_12_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_604[63]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(Q[4]),
        .O(\reg_604[63]_i_1_n_12 ));
  FDRE \reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [0]),
        .Q(reg_604[0]),
        .R(1'b0));
  FDRE \reg_604_reg[10] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [10]),
        .Q(reg_604[10]),
        .R(1'b0));
  FDRE \reg_604_reg[11] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [11]),
        .Q(reg_604[11]),
        .R(1'b0));
  FDRE \reg_604_reg[12] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [12]),
        .Q(reg_604[12]),
        .R(1'b0));
  FDRE \reg_604_reg[13] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [13]),
        .Q(reg_604[13]),
        .R(1'b0));
  FDRE \reg_604_reg[14] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [14]),
        .Q(reg_604[14]),
        .R(1'b0));
  FDRE \reg_604_reg[15] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [15]),
        .Q(reg_604[15]),
        .R(1'b0));
  FDRE \reg_604_reg[16] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [16]),
        .Q(reg_604[16]),
        .R(1'b0));
  FDRE \reg_604_reg[17] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [17]),
        .Q(reg_604[17]),
        .R(1'b0));
  FDRE \reg_604_reg[18] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [18]),
        .Q(reg_604[18]),
        .R(1'b0));
  FDRE \reg_604_reg[19] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [19]),
        .Q(reg_604[19]),
        .R(1'b0));
  FDRE \reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [1]),
        .Q(reg_604[1]),
        .R(1'b0));
  FDRE \reg_604_reg[20] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [20]),
        .Q(reg_604[20]),
        .R(1'b0));
  FDRE \reg_604_reg[21] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [21]),
        .Q(reg_604[21]),
        .R(1'b0));
  FDRE \reg_604_reg[22] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [22]),
        .Q(reg_604[22]),
        .R(1'b0));
  FDRE \reg_604_reg[23] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [23]),
        .Q(reg_604[23]),
        .R(1'b0));
  FDRE \reg_604_reg[24] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [24]),
        .Q(reg_604[24]),
        .R(1'b0));
  FDRE \reg_604_reg[25] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [25]),
        .Q(reg_604[25]),
        .R(1'b0));
  FDRE \reg_604_reg[26] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [26]),
        .Q(reg_604[26]),
        .R(1'b0));
  FDRE \reg_604_reg[27] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [27]),
        .Q(reg_604[27]),
        .R(1'b0));
  FDRE \reg_604_reg[28] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [28]),
        .Q(reg_604[28]),
        .R(1'b0));
  FDRE \reg_604_reg[29] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [29]),
        .Q(reg_604[29]),
        .R(1'b0));
  FDRE \reg_604_reg[2] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [2]),
        .Q(reg_604[2]),
        .R(1'b0));
  FDRE \reg_604_reg[30] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [30]),
        .Q(reg_604[30]),
        .R(1'b0));
  FDRE \reg_604_reg[31] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [31]),
        .Q(reg_604[31]),
        .R(1'b0));
  FDRE \reg_604_reg[32] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [32]),
        .Q(reg_604[32]),
        .R(1'b0));
  FDRE \reg_604_reg[33] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [33]),
        .Q(reg_604[33]),
        .R(1'b0));
  FDRE \reg_604_reg[34] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [34]),
        .Q(reg_604[34]),
        .R(1'b0));
  FDRE \reg_604_reg[35] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [35]),
        .Q(reg_604[35]),
        .R(1'b0));
  FDRE \reg_604_reg[36] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [36]),
        .Q(reg_604[36]),
        .R(1'b0));
  FDRE \reg_604_reg[37] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [37]),
        .Q(reg_604[37]),
        .R(1'b0));
  FDRE \reg_604_reg[38] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [38]),
        .Q(reg_604[38]),
        .R(1'b0));
  FDRE \reg_604_reg[39] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [39]),
        .Q(reg_604[39]),
        .R(1'b0));
  FDRE \reg_604_reg[3] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [3]),
        .Q(reg_604[3]),
        .R(1'b0));
  FDRE \reg_604_reg[40] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [40]),
        .Q(reg_604[40]),
        .R(1'b0));
  FDRE \reg_604_reg[41] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [41]),
        .Q(reg_604[41]),
        .R(1'b0));
  FDRE \reg_604_reg[42] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [42]),
        .Q(reg_604[42]),
        .R(1'b0));
  FDRE \reg_604_reg[43] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [43]),
        .Q(reg_604[43]),
        .R(1'b0));
  FDRE \reg_604_reg[44] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [44]),
        .Q(reg_604[44]),
        .R(1'b0));
  FDRE \reg_604_reg[45] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [45]),
        .Q(reg_604[45]),
        .R(1'b0));
  FDRE \reg_604_reg[46] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [46]),
        .Q(reg_604[46]),
        .R(1'b0));
  FDRE \reg_604_reg[47] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [47]),
        .Q(reg_604[47]),
        .R(1'b0));
  FDRE \reg_604_reg[48] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [48]),
        .Q(reg_604[48]),
        .R(1'b0));
  FDRE \reg_604_reg[49] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [49]),
        .Q(reg_604[49]),
        .R(1'b0));
  FDRE \reg_604_reg[4] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [4]),
        .Q(reg_604[4]),
        .R(1'b0));
  FDRE \reg_604_reg[50] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [50]),
        .Q(reg_604[50]),
        .R(1'b0));
  FDRE \reg_604_reg[51] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [51]),
        .Q(reg_604[51]),
        .R(1'b0));
  FDRE \reg_604_reg[52] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [52]),
        .Q(reg_604[52]),
        .R(1'b0));
  FDRE \reg_604_reg[53] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [53]),
        .Q(reg_604[53]),
        .R(1'b0));
  FDRE \reg_604_reg[54] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [54]),
        .Q(reg_604[54]),
        .R(1'b0));
  FDRE \reg_604_reg[55] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [55]),
        .Q(reg_604[55]),
        .R(1'b0));
  FDRE \reg_604_reg[56] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [56]),
        .Q(reg_604[56]),
        .R(1'b0));
  FDRE \reg_604_reg[57] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [57]),
        .Q(reg_604[57]),
        .R(1'b0));
  FDRE \reg_604_reg[58] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [58]),
        .Q(reg_604[58]),
        .R(1'b0));
  FDRE \reg_604_reg[59] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [59]),
        .Q(reg_604[59]),
        .R(1'b0));
  FDRE \reg_604_reg[5] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [5]),
        .Q(reg_604[5]),
        .R(1'b0));
  FDRE \reg_604_reg[60] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [60]),
        .Q(reg_604[60]),
        .R(1'b0));
  FDRE \reg_604_reg[61] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [61]),
        .Q(reg_604[61]),
        .R(1'b0));
  FDRE \reg_604_reg[62] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [62]),
        .Q(reg_604[62]),
        .R(1'b0));
  FDRE \reg_604_reg[63] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [63]),
        .Q(reg_604[63]),
        .R(1'b0));
  FDRE \reg_604_reg[6] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [6]),
        .Q(reg_604[6]),
        .R(1'b0));
  FDRE \reg_604_reg[7] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [7]),
        .Q(reg_604[7]),
        .R(1'b0));
  FDRE \reg_604_reg[8] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [8]),
        .Q(reg_604[8]),
        .R(1'b0));
  FDRE \reg_604_reg[9] 
       (.C(ap_clk),
        .CE(\reg_604[63]_i_1_n_12 ),
        .D(\reg_604_reg[63]_0 [9]),
        .Q(reg_604[9]),
        .R(1'b0));
  FDRE \scalauto_2_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D),
        .Q(scalauto_2_reg_2108[0]),
        .R(1'b0));
  FDRE \scalauto_2_reg_2108_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\scalauto_2_reg_2108_reg[2]_0 [0]),
        .Q(scalauto_2_reg_2108[1]),
        .R(1'b0));
  FDRE \scalauto_2_reg_2108_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\scalauto_2_reg_2108_reg[2]_0 [1]),
        .Q(scalauto_2_reg_2108[2]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[0]),
        .Q(sl_4_reg_2258[0]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[10]),
        .Q(sl_4_reg_2258[10]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[11]),
        .Q(sl_4_reg_2258[11]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[12]),
        .Q(sl_4_reg_2258[12]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[13]),
        .Q(sl_4_reg_2258[13]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[14]),
        .Q(sl_4_reg_2258[14]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[15]),
        .Q(sl_4_reg_2258[15]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[1]),
        .Q(sl_4_reg_2258[1]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[2]),
        .Q(sl_4_reg_2258[2]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[3]),
        .Q(sl_4_reg_2258[3]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[4]),
        .Q(sl_4_reg_2258[4]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[5]),
        .Q(sl_4_reg_2258[5]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[6]),
        .Q(sl_4_reg_2258[6]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[7]),
        .Q(sl_4_reg_2258[7]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[8]),
        .Q(sl_4_reg_2258[8]),
        .R(1'b0));
  FDRE \sl_4_reg_2258_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(indata_q0[9]),
        .Q(sl_4_reg_2258[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \smax_fu_162[0]_i_1 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(indata_q0[0]),
        .O(temp_fu_865_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_162[10]_i_1 
       (.I0(\smax_fu_162[10]_i_2_n_12 ),
        .O(temp_fu_865_p3[10]));
  LUT6 #(
    .INIT(64'h555400010000FFFF)) 
    \smax_fu_162[10]_i_2 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(indata_q0[9]),
        .I2(\smax_fu_162[9]_i_2_n_12 ),
        .I3(indata_q0[8]),
        .I4(indata_q0[10]),
        .I5(indata_q0[15]),
        .O(\smax_fu_162[10]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_162[11]_i_1 
       (.I0(\smax_fu_162[11]_i_2_n_12 ),
        .O(temp_fu_865_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h140F)) 
    \smax_fu_162[11]_i_2 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(\smax_fu_162[14]_i_5_n_12 ),
        .I2(indata_q0[11]),
        .I3(indata_q0[15]),
        .O(\smax_fu_162[11]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_162[12]_i_1 
       (.I0(\smax_fu_162[12]_i_2_n_12 ),
        .O(temp_fu_865_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h510004FF)) 
    \smax_fu_162[12]_i_2 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(\smax_fu_162[14]_i_5_n_12 ),
        .I2(indata_q0[11]),
        .I3(indata_q0[15]),
        .I4(indata_q0[12]),
        .O(\smax_fu_162[12]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAAAEFFFFFFFB0000)) 
    \smax_fu_162[13]_i_1 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(\smax_fu_162[14]_i_5_n_12 ),
        .I2(indata_q0[12]),
        .I3(indata_q0[11]),
        .I4(indata_q0[15]),
        .I5(indata_q0[13]),
        .O(temp_fu_865_p3[13]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \smax_fu_162[13]_i_2 
       (.I0(\smax_fu_162[13]_i_3_n_12 ),
        .I1(indata_q0[9]),
        .I2(indata_q0[8]),
        .I3(indata_q0[11]),
        .I4(indata_q0[10]),
        .I5(\smax_fu_162[9]_i_2_n_12 ),
        .O(\smax_fu_162[13]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \smax_fu_162[13]_i_3 
       (.I0(indata_q0[15]),
        .I1(indata_q0[14]),
        .I2(indata_q0[13]),
        .I3(indata_q0[12]),
        .O(\smax_fu_162[13]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_162[14]_i_1 
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Autocorrelation_fu_103_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_162[14]_i_10 
       (.I0(\smax_fu_162_reg[14]_0 [7]),
        .I1(\smax_fu_162[7]_i_2_n_12 ),
        .I2(\smax_fu_162_reg[14]_0 [6]),
        .I3(\smax_fu_162[14]_i_23_n_12 ),
        .O(\smax_fu_162[14]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_162[14]_i_11 
       (.I0(\smax_fu_162_reg[14]_0 [5]),
        .I1(\smax_fu_162[14]_i_24_n_12 ),
        .I2(\smax_fu_162_reg[14]_0 [4]),
        .I3(\smax_fu_162[14]_i_25_n_12 ),
        .O(\smax_fu_162[14]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \smax_fu_162[14]_i_12 
       (.I0(\smax_fu_162_reg[14]_0 [3]),
        .I1(temp_fu_865_p3[3]),
        .I2(\smax_fu_162_reg[14]_0 [2]),
        .I3(\smax_fu_162[14]_i_26_n_12 ),
        .O(\smax_fu_162[14]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'h4D4D4D44)) 
    \smax_fu_162[14]_i_13 
       (.I0(\smax_fu_162_reg[14]_0 [1]),
        .I1(temp_fu_865_p3[1]),
        .I2(\smax_fu_162_reg[14]_0 [0]),
        .I3(\smax_fu_162[13]_i_2_n_12 ),
        .I4(indata_q0[0]),
        .O(\smax_fu_162[14]_i_13_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \smax_fu_162[14]_i_14 
       (.I0(\smax_fu_162_reg[14]_0 [14]),
        .I1(\smax_fu_162[14]_i_22_n_12 ),
        .O(\smax_fu_162[14]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \smax_fu_162[14]_i_15 
       (.I0(temp_fu_865_p3[13]),
        .I1(\smax_fu_162_reg[14]_0 [13]),
        .I2(\smax_fu_162[12]_i_2_n_12 ),
        .I3(\smax_fu_162_reg[14]_0 [12]),
        .O(\smax_fu_162[14]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_162[14]_i_16 
       (.I0(\smax_fu_162[11]_i_2_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [11]),
        .I2(\smax_fu_162[10]_i_2_n_12 ),
        .I3(\smax_fu_162_reg[14]_0 [10]),
        .O(\smax_fu_162[14]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \smax_fu_162[14]_i_17 
       (.I0(temp_fu_865_p3[9]),
        .I1(\smax_fu_162_reg[14]_0 [9]),
        .I2(\smax_fu_162[8]_i_2_n_12 ),
        .I3(\smax_fu_162_reg[14]_0 [8]),
        .O(\smax_fu_162[14]_i_17_n_12 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_162[14]_i_18 
       (.I0(\smax_fu_162[7]_i_2_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [7]),
        .I2(\smax_fu_162[14]_i_23_n_12 ),
        .I3(\smax_fu_162_reg[14]_0 [6]),
        .O(\smax_fu_162[14]_i_18_n_12 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_162[14]_i_19 
       (.I0(\smax_fu_162[14]_i_24_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [5]),
        .I2(\smax_fu_162[14]_i_25_n_12 ),
        .I3(\smax_fu_162_reg[14]_0 [4]),
        .O(\smax_fu_162[14]_i_19_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_162[14]_i_2 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state3),
        .O(smax_fu_162));
  LUT4 #(
    .INIT(16'h6006)) 
    \smax_fu_162[14]_i_20 
       (.I0(\smax_fu_162[14]_i_26_n_12 ),
        .I1(\smax_fu_162_reg[14]_0 [2]),
        .I2(temp_fu_865_p3[3]),
        .I3(\smax_fu_162_reg[14]_0 [3]),
        .O(\smax_fu_162[14]_i_20_n_12 ));
  LUT5 #(
    .INIT(32'hE10000E1)) 
    \smax_fu_162[14]_i_21 
       (.I0(indata_q0[0]),
        .I1(\smax_fu_162[13]_i_2_n_12 ),
        .I2(\smax_fu_162_reg[14]_0 [0]),
        .I3(temp_fu_865_p3[1]),
        .I4(\smax_fu_162_reg[14]_0 [1]),
        .O(\smax_fu_162[14]_i_21_n_12 ));
  LUT6 #(
    .INIT(64'hFEFF00000000FFFF)) 
    \smax_fu_162[14]_i_22 
       (.I0(indata_q0[13]),
        .I1(indata_q0[12]),
        .I2(indata_q0[11]),
        .I3(\smax_fu_162[14]_i_5_n_12 ),
        .I4(indata_q0[15]),
        .I5(indata_q0[14]),
        .O(\smax_fu_162[14]_i_22_n_12 ));
  LUT6 #(
    .INIT(64'h4444444011111115)) 
    \smax_fu_162[14]_i_23 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[4]),
        .I3(\smax_fu_162[6]_i_2_n_12 ),
        .I4(indata_q0[5]),
        .I5(indata_q0[6]),
        .O(\smax_fu_162[14]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h54000155)) 
    \smax_fu_162[14]_i_24 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(\smax_fu_162[6]_i_2_n_12 ),
        .I2(indata_q0[4]),
        .I3(indata_q0[15]),
        .I4(indata_q0[5]),
        .O(\smax_fu_162[14]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4015)) 
    \smax_fu_162[14]_i_25 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(\smax_fu_162[6]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[4]),
        .O(\smax_fu_162[14]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h54000155)) 
    \smax_fu_162[14]_i_26 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(indata_q0[1]),
        .I2(indata_q0[0]),
        .I3(indata_q0[15]),
        .I4(indata_q0[2]),
        .O(\smax_fu_162[14]_i_26_n_12 ));
  LUT6 #(
    .INIT(64'h66666666666666E6)) 
    \smax_fu_162[14]_i_3 
       (.I0(indata_q0[14]),
        .I1(indata_q0[15]),
        .I2(\smax_fu_162[14]_i_5_n_12 ),
        .I3(indata_q0[11]),
        .I4(indata_q0[12]),
        .I5(indata_q0[13]),
        .O(temp_fu_865_p3[14]));
  LUT4 #(
    .INIT(16'h0001)) 
    \smax_fu_162[14]_i_5 
       (.I0(indata_q0[10]),
        .I1(indata_q0[8]),
        .I2(\smax_fu_162[9]_i_2_n_12 ),
        .I3(indata_q0[9]),
        .O(\smax_fu_162[14]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \smax_fu_162[14]_i_6 
       (.I0(\smax_fu_162_reg[14]_0 [14]),
        .I1(\smax_fu_162[14]_i_22_n_12 ),
        .O(\smax_fu_162[14]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \smax_fu_162[14]_i_7 
       (.I0(\smax_fu_162_reg[14]_0 [13]),
        .I1(temp_fu_865_p3[13]),
        .I2(\smax_fu_162_reg[14]_0 [12]),
        .I3(\smax_fu_162[12]_i_2_n_12 ),
        .O(\smax_fu_162[14]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h1117)) 
    \smax_fu_162[14]_i_8 
       (.I0(\smax_fu_162_reg[14]_0 [11]),
        .I1(\smax_fu_162[11]_i_2_n_12 ),
        .I2(\smax_fu_162_reg[14]_0 [10]),
        .I3(\smax_fu_162[10]_i_2_n_12 ),
        .O(\smax_fu_162[14]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \smax_fu_162[14]_i_9 
       (.I0(\smax_fu_162_reg[14]_0 [9]),
        .I1(temp_fu_865_p3[9]),
        .I2(\smax_fu_162_reg[14]_0 [8]),
        .I3(\smax_fu_162[8]_i_2_n_12 ),
        .O(\smax_fu_162[14]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hBFEA)) 
    \smax_fu_162[1]_i_1 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(indata_q0[0]),
        .I2(indata_q0[15]),
        .I3(indata_q0[1]),
        .O(temp_fu_865_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFF666A)) 
    \smax_fu_162[2]_i_1 
       (.I0(indata_q0[2]),
        .I1(indata_q0[15]),
        .I2(indata_q0[0]),
        .I3(indata_q0[1]),
        .I4(\smax_fu_162[6]_i_3_n_12 ),
        .O(temp_fu_865_p3[2]));
  LUT6 #(
    .INIT(64'hAAABFFFFFFFEAAAA)) 
    \smax_fu_162[3]_i_1 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(indata_q0[0]),
        .I2(indata_q0[1]),
        .I3(indata_q0[2]),
        .I4(indata_q0[15]),
        .I5(indata_q0[3]),
        .O(temp_fu_865_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFF6A)) 
    \smax_fu_162[4]_i_1 
       (.I0(indata_q0[4]),
        .I1(indata_q0[15]),
        .I2(\smax_fu_162[6]_i_2_n_12 ),
        .I3(\smax_fu_162[6]_i_3_n_12 ),
        .O(temp_fu_865_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFFF666A)) 
    \smax_fu_162[5]_i_1 
       (.I0(indata_q0[5]),
        .I1(indata_q0[15]),
        .I2(indata_q0[4]),
        .I3(\smax_fu_162[6]_i_2_n_12 ),
        .I4(\smax_fu_162[6]_i_3_n_12 ),
        .O(temp_fu_865_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5556AAAA)) 
    \smax_fu_162[6]_i_1 
       (.I0(indata_q0[6]),
        .I1(indata_q0[5]),
        .I2(\smax_fu_162[6]_i_2_n_12 ),
        .I3(indata_q0[4]),
        .I4(indata_q0[15]),
        .I5(\smax_fu_162[6]_i_3_n_12 ),
        .O(temp_fu_865_p3[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \smax_fu_162[6]_i_2 
       (.I0(indata_q0[1]),
        .I1(indata_q0[0]),
        .I2(indata_q0[3]),
        .I3(indata_q0[2]),
        .O(\smax_fu_162[6]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \smax_fu_162[6]_i_3 
       (.I0(\smax_fu_162[14]_i_5_n_12 ),
        .I1(indata_q0[13]),
        .I2(indata_q0[12]),
        .I3(indata_q0[11]),
        .I4(indata_q0[14]),
        .I5(indata_q0[15]),
        .O(\smax_fu_162[6]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_162[7]_i_1 
       (.I0(\smax_fu_162[7]_i_2_n_12 ),
        .O(temp_fu_865_p3[7]));
  LUT5 #(
    .INIT(32'h40441511)) 
    \smax_fu_162[7]_i_2 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(indata_q0[15]),
        .I2(indata_q0[6]),
        .I3(\smax_fu_162[7]_i_3_n_12 ),
        .I4(indata_q0[7]),
        .O(\smax_fu_162[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \smax_fu_162[7]_i_3 
       (.I0(indata_q0[5]),
        .I1(indata_q0[1]),
        .I2(indata_q0[0]),
        .I3(indata_q0[3]),
        .I4(indata_q0[2]),
        .I5(indata_q0[4]),
        .O(\smax_fu_162[7]_i_3_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_162[8]_i_1 
       (.I0(\smax_fu_162[8]_i_2_n_12 ),
        .O(temp_fu_865_p3[8]));
  LUT4 #(
    .INIT(16'h4015)) 
    \smax_fu_162[8]_i_2 
       (.I0(\smax_fu_162[6]_i_3_n_12 ),
        .I1(\smax_fu_162[9]_i_2_n_12 ),
        .I2(indata_q0[15]),
        .I3(indata_q0[8]),
        .O(\smax_fu_162[8]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hABFFFE00)) 
    \smax_fu_162[9]_i_1 
       (.I0(\smax_fu_162[13]_i_2_n_12 ),
        .I1(indata_q0[8]),
        .I2(\smax_fu_162[9]_i_2_n_12 ),
        .I3(indata_q0[15]),
        .I4(indata_q0[9]),
        .O(temp_fu_865_p3[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \smax_fu_162[9]_i_2 
       (.I0(\smax_fu_162[6]_i_2_n_12 ),
        .I1(indata_q0[6]),
        .I2(indata_q0[7]),
        .I3(indata_q0[4]),
        .I4(indata_q0[5]),
        .O(\smax_fu_162[9]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[0]),
        .Q(\smax_fu_162_reg[14]_0 [0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[10]),
        .Q(\smax_fu_162_reg[14]_0 [10]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[11]),
        .Q(\smax_fu_162_reg[14]_0 [11]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[12]),
        .Q(\smax_fu_162_reg[14]_0 [12]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[13]),
        .Q(\smax_fu_162_reg[14]_0 [13]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[14] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[14]),
        .Q(\smax_fu_162_reg[14]_0 [14]),
        .R(ap_NS_fsm12_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \smax_fu_162_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,\smax_fu_162_reg[14]_i_4_n_13 ,\smax_fu_162_reg[14]_i_4_n_14 ,\smax_fu_162_reg[14]_i_4_n_15 ,\smax_fu_162_reg[14]_i_4_n_16 ,\smax_fu_162_reg[14]_i_4_n_17 ,\smax_fu_162_reg[14]_i_4_n_18 ,\smax_fu_162_reg[14]_i_4_n_19 }),
        .DI({\smax_fu_162[14]_i_6_n_12 ,\smax_fu_162[14]_i_7_n_12 ,\smax_fu_162[14]_i_8_n_12 ,\smax_fu_162[14]_i_9_n_12 ,\smax_fu_162[14]_i_10_n_12 ,\smax_fu_162[14]_i_11_n_12 ,\smax_fu_162[14]_i_12_n_12 ,\smax_fu_162[14]_i_13_n_12 }),
        .O(\NLW_smax_fu_162_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\smax_fu_162[14]_i_14_n_12 ,\smax_fu_162[14]_i_15_n_12 ,\smax_fu_162[14]_i_16_n_12 ,\smax_fu_162[14]_i_17_n_12 ,\smax_fu_162[14]_i_18_n_12 ,\smax_fu_162[14]_i_19_n_12 ,\smax_fu_162[14]_i_20_n_12 ,\smax_fu_162[14]_i_21_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[1]),
        .Q(\smax_fu_162_reg[14]_0 [1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[2]),
        .Q(\smax_fu_162_reg[14]_0 [2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[3]),
        .Q(\smax_fu_162_reg[14]_0 [3]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[4]),
        .Q(\smax_fu_162_reg[14]_0 [4]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[5]),
        .Q(\smax_fu_162_reg[14]_0 [5]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[6]),
        .Q(\smax_fu_162_reg[14]_0 [6]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[7]),
        .Q(\smax_fu_162_reg[14]_0 [7]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[8]),
        .Q(\smax_fu_162_reg[14]_0 [8]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(smax_fu_162),
        .D(temp_fu_865_p3[9]),
        .Q(\smax_fu_162_reg[14]_0 [9]),
        .R(ap_NS_fsm12_out));
  FDRE \zext_ln152_reg_2638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(scalauto_2_reg_2108[0]),
        .Q(zext_ln152_reg_2638[0]),
        .R(1'b0));
  FDRE \zext_ln152_reg_2638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(scalauto_2_reg_2108[1]),
        .Q(zext_ln152_reg_2638[1]),
        .R(1'b0));
  FDRE \zext_ln152_reg_2638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(scalauto_2_reg_2108[2]),
        .Q(zext_ln152_reg_2638[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
   (D,
    q1,
    q0,
    icmp_ln172_fu_413_p2,
    S,
    ram_reg_bram_0_0,
    DI,
    or_ln107_fu_637_p2,
    and_ln107_4_fu_631_p2,
    and_ln107_fu_595_p2,
    ram_reg_bram_0_1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    d0,
    \smax_fu_162_reg[5] ,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \smax_fu_162_reg[11] ,
    \ap_CS_fsm_reg[1] ,
    Q,
    \q2_reg[3] ,
    \q0_reg[3] ,
    CO,
    \q0_reg[15] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[21] ,
    ap_clk,
    ce1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_bram_1_4,
    WEA,
    WEBWE);
  output [63:0]D;
  output [63:0]q1;
  output [63:0]q0;
  output icmp_ln172_fu_413_p2;
  output [7:0]S;
  output [7:0]ram_reg_bram_0_0;
  output [0:0]DI;
  output or_ln107_fu_637_p2;
  output and_ln107_4_fu_631_p2;
  output and_ln107_fu_595_p2;
  output [0:0]ram_reg_bram_0_1;
  output [7:0]ram_reg_bram_1_0;
  output [7:0]ram_reg_bram_1_1;
  output [7:0]ram_reg_bram_1_2;
  output [7:0]ram_reg_bram_1_3;
  output [15:0]d0;
  output [3:0]\smax_fu_162_reg[5] ;
  output [3:0]ram_reg_bram_0_2;
  output [3:0]ram_reg_bram_0_3;
  output [3:0]\smax_fu_162_reg[11] ;
  output [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]Q;
  input [0:0]\q2_reg[3] ;
  input [14:0]\q0_reg[3] ;
  input [0:0]CO;
  input [5:0]\q0_reg[15] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[21] ;
  input ap_clk;
  input ce1;
  input ce0;
  input [3:0]address1;
  input [3:0]address0;
  input [63:0]d1;
  input [63:0]ram_reg_bram_1_4;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]address0;
  wire [3:0]address1;
  wire and_ln107_4_fu_631_p2;
  wire \and_ln107_4_reg_1426[0]_i_2_n_12 ;
  wire \and_ln107_4_reg_1426[0]_i_3_n_12 ;
  wire \and_ln107_4_reg_1426[0]_i_4_n_12 ;
  wire \and_ln107_4_reg_1426[0]_i_5_n_12 ;
  wire and_ln107_fu_595_p2;
  wire \and_ln107_reg_1420[0]_i_2_n_12 ;
  wire \and_ln107_reg_1420[0]_i_3_n_12 ;
  wire \and_ln107_reg_1420[0]_i_4_n_12 ;
  wire \and_ln107_reg_1420[0]_i_5_n_12 ;
  wire \and_ln107_reg_1420[0]_i_6_n_12 ;
  wire \and_ln107_reg_1420[0]_i_7_n_12 ;
  wire \and_ln107_reg_1420[0]_i_8_n_12 ;
  wire \ap_CS_fsm[21]_i_10_n_12 ;
  wire \ap_CS_fsm[21]_i_11_n_12 ;
  wire \ap_CS_fsm[21]_i_12_n_12 ;
  wire \ap_CS_fsm[21]_i_13_n_12 ;
  wire \ap_CS_fsm[21]_i_14_n_12 ;
  wire \ap_CS_fsm[21]_i_15_n_12 ;
  wire \ap_CS_fsm[21]_i_16_n_12 ;
  wire \ap_CS_fsm[21]_i_17_n_12 ;
  wire \ap_CS_fsm[21]_i_2_n_12 ;
  wire \ap_CS_fsm[21]_i_3_n_12 ;
  wire \ap_CS_fsm[21]_i_4_n_12 ;
  wire \ap_CS_fsm[21]_i_5_n_12 ;
  wire \ap_CS_fsm[21]_i_6_n_12 ;
  wire \ap_CS_fsm[21]_i_7_n_12 ;
  wire \ap_CS_fsm[21]_i_8_n_12 ;
  wire \ap_CS_fsm[21]_i_9_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[21] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [6:2]bitoff_address0;
  wire [7:2]bitoff_address1;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [63:0]d1;
  wire icmp_ln172_fu_413_p2;
  wire or_ln107_fu_637_p2;
  wire \or_ln107_reg_1431[0]_i_2_n_12 ;
  wire \or_ln107_reg_1431[0]_i_3_n_12 ;
  wire [63:0]q0;
  wire \q0[0]_i_2_n_12 ;
  wire \q0[0]_i_5_n_12 ;
  wire \q0[0]_i_7_n_12 ;
  wire \q0[1]_i_2_n_12 ;
  wire \q0[1]_i_3_n_12 ;
  wire \q0[3]_i_3_n_12 ;
  wire \q0[3]_i_4_n_12 ;
  wire \q0[3]_i_5_n_12 ;
  wire [5:0]\q0_reg[15] ;
  wire [14:0]\q0_reg[3] ;
  wire [63:0]q1;
  wire \q1[0]_i_5_n_12 ;
  wire \q1[0]_i_7_n_12 ;
  wire \q1[3]_i_2_n_12 ;
  wire \q1[3]_i_3_n_12 ;
  wire \q1[3]_i_4_n_12 ;
  wire \q1[3]_i_5_n_12 ;
  wire \q2[0]_i_2_n_12 ;
  wire \q2[0]_i_3_n_12 ;
  wire \q2[0]_i_4_n_12 ;
  wire \q2[1]_i_2_n_12 ;
  wire \q2[1]_i_3_n_12 ;
  wire \q2[1]_i_4_n_12 ;
  wire \q2[3]_i_2_n_12 ;
  wire \q2[3]_i_3_n_12 ;
  wire [0:0]\q2_reg[3] ;
  wire \q3[0]_i_2_n_12 ;
  wire \q3[0]_i_3_n_12 ;
  wire \q3[1]_i_2_n_12 ;
  wire \q3[1]_i_3_n_12 ;
  wire \q3[1]_i_4_n_12 ;
  wire \q3[3]_i_3_n_12 ;
  wire ram_reg_0_15_0_0_i_10__0_n_12;
  wire ram_reg_0_15_0_0_i_11_n_12;
  wire ram_reg_0_15_0_0_i_12_n_12;
  wire ram_reg_0_15_0_0_i_6__0_n_12;
  wire ram_reg_0_15_0_0_i_7__1_n_12;
  wire ram_reg_0_15_0_0_i_8__0_n_12;
  wire ram_reg_0_15_0_0_i_9__0_n_12;
  wire ram_reg_0_15_10_10_i_2__0_n_12;
  wire ram_reg_0_15_10_10_i_3_n_12;
  wire ram_reg_0_15_11_11_i_2__0_n_12;
  wire ram_reg_0_15_11_11_i_3_n_12;
  wire ram_reg_0_15_12_12_i_2__0_n_12;
  wire ram_reg_0_15_12_12_i_3_n_12;
  wire ram_reg_0_15_12_12_i_4_n_12;
  wire ram_reg_0_15_13_13_i_2__0_n_12;
  wire ram_reg_0_15_13_13_i_3_n_12;
  wire ram_reg_0_15_14_14_i_2__0_n_12;
  wire ram_reg_0_15_14_14_i_3_n_12;
  wire ram_reg_0_15_15_15_i_2__0_n_12;
  wire ram_reg_0_15_15_15_i_3_n_12;
  wire ram_reg_0_15_1_1_i_2__0_n_12;
  wire ram_reg_0_15_1_1_i_3_n_12;
  wire ram_reg_0_15_2_2_i_2__0_n_12;
  wire ram_reg_0_15_2_2_i_3_n_12;
  wire ram_reg_0_15_2_2_i_4_n_12;
  wire ram_reg_0_15_2_2_i_5_n_12;
  wire ram_reg_0_15_3_3_i_2__0_n_12;
  wire ram_reg_0_15_3_3_i_3_n_12;
  wire ram_reg_0_15_4_4_i_2__0_n_12;
  wire ram_reg_0_15_4_4_i_3_n_12;
  wire ram_reg_0_15_5_5_i_2__0_n_12;
  wire ram_reg_0_15_5_5_i_3_n_12;
  wire ram_reg_0_15_5_5_i_4_n_12;
  wire ram_reg_0_15_6_6_i_2__0_n_12;
  wire ram_reg_0_15_6_6_i_3_n_12;
  wire ram_reg_0_15_7_7_i_2__0_n_12;
  wire ram_reg_0_15_7_7_i_3_n_12;
  wire ram_reg_0_15_7_7_i_4_n_12;
  wire ram_reg_0_15_8_8_i_2__0_n_12;
  wire ram_reg_0_15_8_8_i_3_n_12;
  wire ram_reg_0_15_9_9_i_2__0_n_12;
  wire ram_reg_0_15_9_9_i_3_n_12;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [3:0]ram_reg_bram_0_2;
  wire [3:0]ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_1_0;
  wire [7:0]ram_reg_bram_1_1;
  wire [7:0]ram_reg_bram_1_2;
  wire [7:0]ram_reg_bram_1_3;
  wire [63:0]ram_reg_bram_1_4;
  wire [3:0]\smax_fu_162_reg[11] ;
  wire [3:0]\smax_fu_162_reg[5] ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h20000002)) 
    \and_ln107_4_reg_1426[0]_i_1 
       (.I0(\and_ln107_4_reg_1426[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_1426[0]_i_3_n_12 ),
        .I2(q0[25]),
        .I3(q0[63]),
        .I4(q0[24]),
        .O(and_ln107_4_fu_631_p2));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFE)) 
    \and_ln107_4_reg_1426[0]_i_2 
       (.I0(\and_ln107_reg_1420[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_1426[0]_i_4_n_12 ),
        .I2(\and_ln107_4_reg_1426[0]_i_5_n_12 ),
        .I3(q0[63]),
        .I4(q0[23]),
        .I5(q0[24]),
        .O(\and_ln107_4_reg_1426[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF7FEFFFF)) 
    \and_ln107_4_reg_1426[0]_i_3 
       (.I0(q0[29]),
        .I1(q0[63]),
        .I2(CO),
        .I3(q0[28]),
        .I4(\and_ln107_reg_1420[0]_i_4_n_12 ),
        .O(\and_ln107_4_reg_1426[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h224FF244)) 
    \and_ln107_4_reg_1426[0]_i_4 
       (.I0(q0[20]),
        .I1(q0[19]),
        .I2(q0[26]),
        .I3(q0[63]),
        .I4(q0[25]),
        .O(\and_ln107_4_reg_1426[0]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \and_ln107_4_reg_1426[0]_i_5 
       (.I0(q0[17]),
        .I1(q0[63]),
        .I2(q0[18]),
        .O(\and_ln107_4_reg_1426[0]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \and_ln107_reg_1420[0]_i_1 
       (.I0(\and_ln107_reg_1420[0]_i_2_n_12 ),
        .I1(\and_ln107_reg_1420[0]_i_3_n_12 ),
        .I2(\and_ln107_reg_1420[0]_i_4_n_12 ),
        .I3(\and_ln107_reg_1420[0]_i_5_n_12 ),
        .I4(\and_ln107_reg_1420[0]_i_6_n_12 ),
        .O(and_ln107_fu_595_p2));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1420[0]_i_2 
       (.I0(q0[16]),
        .I1(q0[20]),
        .I2(q0[21]),
        .I3(q0[63]),
        .I4(q0[22]),
        .O(\and_ln107_reg_1420[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \and_ln107_reg_1420[0]_i_3 
       (.I0(q0[10]),
        .I1(q0[8]),
        .I2(q0[63]),
        .I3(q0[9]),
        .O(\and_ln107_reg_1420[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h80000001)) 
    \and_ln107_reg_1420[0]_i_4 
       (.I0(q0[26]),
        .I1(q0[27]),
        .I2(q0[63]),
        .I3(q0[30]),
        .I4(q0[31]),
        .O(\and_ln107_reg_1420[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7EFE7F7E)) 
    \and_ln107_reg_1420[0]_i_5 
       (.I0(q0[12]),
        .I1(q0[63]),
        .I2(q0[13]),
        .I3(q0[29]),
        .I4(q0[30]),
        .I5(\and_ln107_reg_1420[0]_i_7_n_12 ),
        .O(\and_ln107_reg_1420[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFE)) 
    \and_ln107_reg_1420[0]_i_6 
       (.I0(q0[14]),
        .I1(q0[63]),
        .I2(q0[15]),
        .I3(q0[17]),
        .I4(q0[18]),
        .I5(\and_ln107_reg_1420[0]_i_8_n_12 ),
        .O(\and_ln107_reg_1420[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \and_ln107_reg_1420[0]_i_7 
       (.I0(q0[24]),
        .I1(q0[25]),
        .I2(q0[19]),
        .I3(q0[63]),
        .I4(q0[23]),
        .O(\and_ln107_reg_1420[0]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF2FF4)) 
    \and_ln107_reg_1420[0]_i_8 
       (.I0(q0[12]),
        .I1(q0[11]),
        .I2(q0[28]),
        .I3(q0[63]),
        .I4(CO),
        .O(\and_ln107_reg_1420[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2_n_12 ),
        .I1(\ap_CS_fsm[21]_i_3_n_12 ),
        .I2(\ap_CS_fsm[21]_i_4_n_12 ),
        .I3(\ap_CS_fsm[21]_i_5_n_12 ),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\ap_CS_fsm_reg[21] ),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_10 
       (.I0(q0[60]),
        .I1(q0[41]),
        .I2(q0[39]),
        .I3(q0[35]),
        .O(\ap_CS_fsm[21]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_11 
       (.I0(q0[20]),
        .I1(q0[61]),
        .I2(q0[32]),
        .I3(q0[36]),
        .I4(\ap_CS_fsm[21]_i_16_n_12 ),
        .O(\ap_CS_fsm[21]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_12 
       (.I0(q0[34]),
        .I1(q0[45]),
        .I2(q0[59]),
        .I3(q0[48]),
        .O(\ap_CS_fsm[21]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_13 
       (.I0(q0[42]),
        .I1(q0[43]),
        .I2(q0[62]),
        .I3(q0[44]),
        .I4(\ap_CS_fsm[21]_i_17_n_12 ),
        .O(\ap_CS_fsm[21]_i_13_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_14 
       (.I0(q0[4]),
        .I1(q0[5]),
        .I2(q0[29]),
        .I3(q0[28]),
        .O(\ap_CS_fsm[21]_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_15 
       (.I0(q0[30]),
        .I1(q0[63]),
        .I2(q0[27]),
        .I3(q0[26]),
        .O(\ap_CS_fsm[21]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_16 
       (.I0(q0[31]),
        .I1(q0[40]),
        .I2(q0[51]),
        .I3(q0[49]),
        .O(\ap_CS_fsm[21]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_17 
       (.I0(q0[55]),
        .I1(q0[53]),
        .I2(q0[58]),
        .I3(q0[33]),
        .O(\ap_CS_fsm[21]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(\ap_CS_fsm[21]_i_6_n_12 ),
        .I1(q0[23]),
        .I2(q0[22]),
        .I3(q0[10]),
        .I4(q0[11]),
        .I5(\ap_CS_fsm[21]_i_7_n_12 ),
        .O(\ap_CS_fsm[21]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(\ap_CS_fsm[21]_i_8_n_12 ),
        .I1(q0[15]),
        .I2(q0[14]),
        .I3(q0[18]),
        .I4(q0[19]),
        .I5(\ap_CS_fsm[21]_i_9_n_12 ),
        .O(\ap_CS_fsm[21]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_4 
       (.I0(\ap_CS_fsm[21]_i_10_n_12 ),
        .I1(q0[50]),
        .I2(q0[47]),
        .I3(q0[21]),
        .I4(q0[37]),
        .I5(\ap_CS_fsm[21]_i_11_n_12 ),
        .O(\ap_CS_fsm[21]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[21]_i_5 
       (.I0(\ap_CS_fsm[21]_i_12_n_12 ),
        .I1(q0[57]),
        .I2(q0[54]),
        .I3(q0[52]),
        .I4(q0[46]),
        .I5(\ap_CS_fsm[21]_i_13_n_12 ),
        .O(\ap_CS_fsm[21]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_6 
       (.I0(q0[3]),
        .I1(q0[2]),
        .I2(q0[17]),
        .I3(q0[16]),
        .O(\ap_CS_fsm[21]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_7 
       (.I0(q0[12]),
        .I1(q0[13]),
        .I2(q0[8]),
        .I3(q0[9]),
        .I4(\ap_CS_fsm[21]_i_14_n_12 ),
        .O(\ap_CS_fsm[21]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_8 
       (.I0(q0[0]),
        .I1(q0[1]),
        .I2(q0[24]),
        .I3(q0[25]),
        .O(\ap_CS_fsm[21]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[21]_i_9 
       (.I0(q0[56]),
        .I1(q0[38]),
        .I2(q0[6]),
        .I3(q0[7]),
        .I4(\ap_CS_fsm[21]_i_15_n_12 ),
        .O(\ap_CS_fsm[21]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[21]_i_2_n_12 ),
        .I1(\ap_CS_fsm[21]_i_3_n_12 ),
        .I2(\ap_CS_fsm[21]_i_4_n_12 ),
        .I3(\ap_CS_fsm[21]_i_5_n_12 ),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__0_i_1
       (.I0(q0[30]),
        .I1(q0[31]),
        .O(ram_reg_bram_0_1));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__0_i_2
       (.I0(q0[31]),
        .I1(q0[30]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_3
       (.I0(q0[28]),
        .I1(q0[29]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_4
       (.I0(q0[26]),
        .I1(q0[27]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_5
       (.I0(q0[25]),
        .I1(q0[24]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_6
       (.I0(q0[22]),
        .I1(q0[23]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_7
       (.I0(q0[20]),
        .I1(q0[21]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_8
       (.I0(q0[19]),
        .I1(q0[18]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry__0_i_9
       (.I0(q0[16]),
        .I1(q0[17]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_1
       (.I0(q0[46]),
        .I1(q0[47]),
        .O(ram_reg_bram_1_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_10
       (.I0(q0[45]),
        .I1(q0[44]),
        .O(ram_reg_bram_1_1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_11
       (.I0(q0[42]),
        .I1(q0[43]),
        .O(ram_reg_bram_1_1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_12
       (.I0(q0[41]),
        .I1(q0[40]),
        .O(ram_reg_bram_1_1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_13
       (.I0(q0[38]),
        .I1(q0[39]),
        .O(ram_reg_bram_1_1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_14
       (.I0(q0[37]),
        .I1(q0[36]),
        .O(ram_reg_bram_1_1[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_15
       (.I0(q0[35]),
        .I1(q0[34]),
        .O(ram_reg_bram_1_1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_16
       (.I0(q0[32]),
        .I1(q0[33]),
        .O(ram_reg_bram_1_1[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_2
       (.I0(q0[44]),
        .I1(q0[45]),
        .O(ram_reg_bram_1_0[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_3
       (.I0(q0[43]),
        .I1(q0[42]),
        .O(ram_reg_bram_1_0[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_4
       (.I0(q0[40]),
        .I1(q0[41]),
        .O(ram_reg_bram_1_0[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_5
       (.I0(q0[39]),
        .I1(q0[38]),
        .O(ram_reg_bram_1_0[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_6
       (.I0(q0[36]),
        .I1(q0[37]),
        .O(ram_reg_bram_1_0[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_7
       (.I0(q0[34]),
        .I1(q0[35]),
        .O(ram_reg_bram_1_0[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__1_i_8
       (.I0(q0[33]),
        .I1(q0[32]),
        .O(ram_reg_bram_1_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__1_i_9
       (.I0(q0[47]),
        .I1(q0[46]),
        .O(ram_reg_bram_1_1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_419_p2_carry__2_i_1
       (.I0(q0[63]),
        .I1(q0[62]),
        .O(ram_reg_bram_1_2[7]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_10
       (.I0(q0[61]),
        .I1(q0[60]),
        .O(ram_reg_bram_1_3[6]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_11
       (.I0(q0[58]),
        .I1(q0[59]),
        .O(ram_reg_bram_1_3[5]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_12
       (.I0(q0[56]),
        .I1(q0[57]),
        .O(ram_reg_bram_1_3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_13
       (.I0(q0[55]),
        .I1(q0[54]),
        .O(ram_reg_bram_1_3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_14
       (.I0(q0[53]),
        .I1(q0[52]),
        .O(ram_reg_bram_1_3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_15
       (.I0(q0[51]),
        .I1(q0[50]),
        .O(ram_reg_bram_1_3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_16
       (.I0(q0[49]),
        .I1(q0[48]),
        .O(ram_reg_bram_1_3[0]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_2
       (.I0(q0[60]),
        .I1(q0[61]),
        .O(ram_reg_bram_1_2[6]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_3
       (.I0(q0[59]),
        .I1(q0[58]),
        .O(ram_reg_bram_1_2[5]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_4
       (.I0(q0[57]),
        .I1(q0[56]),
        .O(ram_reg_bram_1_2[4]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_5
       (.I0(q0[54]),
        .I1(q0[55]),
        .O(ram_reg_bram_1_2[3]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_6
       (.I0(q0[52]),
        .I1(q0[53]),
        .O(ram_reg_bram_1_2[2]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_7
       (.I0(q0[50]),
        .I1(q0[51]),
        .O(ram_reg_bram_1_2[1]));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln107_fu_419_p2_carry__2_i_8
       (.I0(q0[48]),
        .I1(q0[49]),
        .O(ram_reg_bram_1_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln107_fu_419_p2_carry__2_i_9
       (.I0(q0[62]),
        .I1(q0[63]),
        .O(ram_reg_bram_1_3[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_1
       (.I0(q0[1]),
        .I1(q0[0]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_2
       (.I0(q0[14]),
        .I1(q0[15]),
        .O(ram_reg_bram_0_0[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_3
       (.I0(q0[12]),
        .I1(q0[13]),
        .O(ram_reg_bram_0_0[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_4
       (.I0(q0[11]),
        .I1(q0[10]),
        .O(ram_reg_bram_0_0[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_5
       (.I0(q0[8]),
        .I1(q0[9]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_6
       (.I0(q0[6]),
        .I1(q0[7]),
        .O(ram_reg_bram_0_0[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_7
       (.I0(q0[5]),
        .I1(q0[4]),
        .O(ram_reg_bram_0_0[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln107_fu_419_p2_carry_i_8
       (.I0(q0[2]),
        .I1(q0[3]),
        .O(ram_reg_bram_0_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln107_fu_419_p2_carry_i_9
       (.I0(q0[0]),
        .I1(q0[1]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln172_reg_1391[0]_i_1 
       (.I0(\ap_CS_fsm[21]_i_2_n_12 ),
        .I1(\ap_CS_fsm[21]_i_3_n_12 ),
        .I2(\ap_CS_fsm[21]_i_4_n_12 ),
        .I3(\ap_CS_fsm[21]_i_5_n_12 ),
        .O(icmp_ln172_fu_413_p2));
  LUT5 #(
    .INIT(32'h07040707)) 
    \or_ln107_reg_1431[0]_i_1 
       (.I0(\or_ln107_reg_1431[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_1426[0]_i_2_n_12 ),
        .I2(\and_ln107_4_reg_1426[0]_i_3_n_12 ),
        .I3(\or_ln107_reg_1431[0]_i_3_n_12 ),
        .I4(\and_ln107_reg_1420[0]_i_3_n_12 ),
        .O(or_ln107_fu_637_p2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \or_ln107_reg_1431[0]_i_2 
       (.I0(q0[25]),
        .I1(q0[63]),
        .I2(q0[24]),
        .O(\or_ln107_reg_1431[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \or_ln107_reg_1431[0]_i_3 
       (.I0(q0[15]),
        .I1(q0[14]),
        .I2(q0[12]),
        .I3(q0[63]),
        .I4(q0[13]),
        .I5(q0[11]),
        .O(\or_ln107_reg_1431[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_12 ),
        .I1(bitoff_address0[3]),
        .I2(bitoff_address0[5]),
        .I3(\q0[0]_i_5_n_12 ),
        .I4(bitoff_address0[2]),
        .I5(\q0[0]_i_7_n_12 ),
        .O(\smax_fu_162_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \q0[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q2_reg[3] ),
        .O(\q0[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_3 
       (.I0(q0[27]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [11]),
        .O(bitoff_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_4 
       (.I0(q0[29]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [13]),
        .O(bitoff_address0[5]));
  LUT6 #(
    .INIT(64'h330A000A000ACC0A)) 
    \q0[0]_i_5 
       (.I0(\q0_reg[3] [8]),
        .I1(q0[24]),
        .I2(\q0_reg[3] [9]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[25]),
        .O(\q0[0]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_6 
       (.I0(q0[26]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [10]),
        .O(bitoff_address0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14551400)) 
    \q0[0]_i_7 
       (.I0(bitoff_address0[5]),
        .I1(q0[28]),
        .I2(q0[63]),
        .I3(\q2_reg[3] ),
        .I4(\q0_reg[3] [12]),
        .I5(bitoff_address0[6]),
        .O(\q0[0]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q0[0]_i_8 
       (.I0(q0[63]),
        .I1(q0[30]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [14]),
        .O(bitoff_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q0[1]_i_1 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[1]_i_2_n_12 ),
        .I2(\q0[1]_i_3_n_12 ),
        .I3(\q0[3]_i_4_n_12 ),
        .O(\smax_fu_162_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hC5050535)) 
    \q0[1]_i_2 
       (.I0(\q0_reg[3] [14]),
        .I1(q0[30]),
        .I2(\q2_reg[3] ),
        .I3(q0[31]),
        .I4(q0[63]),
        .O(\q0[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[1]_i_3 
       (.I0(\q0_reg[3] [13]),
        .I1(q0[29]),
        .I2(\q0_reg[3] [12]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[28]),
        .O(\q0[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \q0[2]_i_1 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[3]_i_4_n_12 ),
        .I2(\q0[3]_i_5_n_12 ),
        .O(\smax_fu_162_reg[11] [2]));
  LUT3 #(
    .INIT(8'h10)) 
    \q0[3]_i_2 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\q0[3]_i_4_n_12 ),
        .I2(\q0[3]_i_5_n_12 ),
        .O(\smax_fu_162_reg[11] [3]));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[3]_i_3 
       (.I0(\q0_reg[3] [11]),
        .I1(q0[27]),
        .I2(\q0_reg[3] [10]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[26]),
        .O(\q0[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q0[3]_i_4 
       (.I0(\q0_reg[3] [8]),
        .I1(q0[24]),
        .I2(\q0_reg[3] [9]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[25]),
        .O(\q0[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080108F1F)) 
    \q0[3]_i_5 
       (.I0(q0[63]),
        .I1(q0[31]),
        .I2(\q2_reg[3] ),
        .I3(q0[30]),
        .I4(\q0_reg[3] [14]),
        .I5(\q0[1]_i_3_n_12 ),
        .O(\q0[3]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q1[0]_i_1 
       (.I0(bitoff_address1[7]),
        .I1(bitoff_address1[3]),
        .I2(bitoff_address1[5]),
        .I3(\q1[0]_i_5_n_12 ),
        .I4(bitoff_address1[2]),
        .I5(\q1[0]_i_7_n_12 ),
        .O(\smax_fu_162_reg[5] [0]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_2 
       (.I0(q0[63]),
        .I1(q0[23]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [7]),
        .O(bitoff_address1[7]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_3 
       (.I0(q0[19]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [3]),
        .O(bitoff_address1[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_4 
       (.I0(q0[21]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [5]),
        .O(bitoff_address1[5]));
  LUT6 #(
    .INIT(64'h330A000A000ACC0A)) 
    \q1[0]_i_5 
       (.I0(\q0_reg[3] [0]),
        .I1(q0[16]),
        .I2(\q0_reg[3] [1]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[17]),
        .O(\q1[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_6 
       (.I0(q0[18]),
        .I1(q0[63]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [2]),
        .O(bitoff_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14551400)) 
    \q1[0]_i_7 
       (.I0(bitoff_address1[5]),
        .I1(q0[20]),
        .I2(q0[63]),
        .I3(\q2_reg[3] ),
        .I4(\q0_reg[3] [4]),
        .I5(bitoff_address1[6]),
        .O(\q1[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \q1[0]_i_8 
       (.I0(q0[63]),
        .I1(q0[22]),
        .I2(\q2_reg[3] ),
        .I3(\q0_reg[3] [6]),
        .O(bitoff_address1[6]));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q1[1]_i_1 
       (.I0(\q1[3]_i_5_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .I2(\q1[3]_i_2_n_12 ),
        .I3(\q1[3]_i_4_n_12 ),
        .O(\smax_fu_162_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \q1[2]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .I2(\q1[3]_i_4_n_12 ),
        .I3(\q1[3]_i_5_n_12 ),
        .O(\smax_fu_162_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \q1[3]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .I2(\q1[3]_i_4_n_12 ),
        .I3(\q1[3]_i_5_n_12 ),
        .O(\smax_fu_162_reg[5] [3]));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_2 
       (.I0(\q0_reg[3] [5]),
        .I1(q0[21]),
        .I2(\q0_reg[3] [4]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[20]),
        .O(\q1[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hCC05000500053305)) 
    \q1[3]_i_3 
       (.I0(\q0_reg[3] [6]),
        .I1(q0[22]),
        .I2(\q0_reg[3] [7]),
        .I3(\q2_reg[3] ),
        .I4(q0[23]),
        .I5(q0[63]),
        .O(\q1[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_4 
       (.I0(\q0_reg[3] [0]),
        .I1(q0[16]),
        .I2(\q0_reg[3] [1]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[17]),
        .O(\q1[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h33FAFFFAFFFACCFA)) 
    \q1[3]_i_5 
       (.I0(\q0_reg[3] [3]),
        .I1(q0[19]),
        .I2(\q0_reg[3] [2]),
        .I3(\q2_reg[3] ),
        .I4(q0[63]),
        .I5(q0[18]),
        .O(\q1[3]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h9F000000)) 
    \q2[0]_i_1 
       (.I0(q0[63]),
        .I1(q0[15]),
        .I2(\q2_reg[3] ),
        .I3(\q2[0]_i_2_n_12 ),
        .I4(\q2[0]_i_3_n_12 ),
        .O(ram_reg_bram_0_2[0]));
  LUT6 #(
    .INIT(64'hBCFFFCFF3FFF3DFF)) 
    \q2[0]_i_2 
       (.I0(q0[11]),
        .I1(q0[63]),
        .I2(q0[14]),
        .I3(\q2_reg[3] ),
        .I4(q0[12]),
        .I5(q0[13]),
        .O(\q2[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hBEBFAAAAFEBEAAAA)) 
    \q2[0]_i_3 
       (.I0(\q2[0]_i_4_n_12 ),
        .I1(q0[10]),
        .I2(q0[63]),
        .I3(q0[9]),
        .I4(\q2_reg[3] ),
        .I5(q0[8]),
        .O(\q2[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h20F0F040)) 
    \q2[0]_i_4 
       (.I0(q0[13]),
        .I1(q0[12]),
        .I2(\q2_reg[3] ),
        .I3(q0[14]),
        .I4(q0[63]),
        .O(\q2[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q2[1]_i_1 
       (.I0(\q2[1]_i_2_n_12 ),
        .I1(\q2[1]_i_3_n_12 ),
        .I2(\q2[3]_i_2_n_12 ),
        .I3(\q2[1]_i_4_n_12 ),
        .O(ram_reg_bram_0_2[1]));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[1]_i_2 
       (.I0(q0[11]),
        .I1(\q2_reg[3] ),
        .I2(q0[10]),
        .I3(q0[63]),
        .O(\q2[1]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hB337)) 
    \q2[1]_i_3 
       (.I0(q0[14]),
        .I1(\q2_reg[3] ),
        .I2(q0[15]),
        .I3(q0[63]),
        .O(\q2[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[1]_i_4 
       (.I0(q0[8]),
        .I1(\q2_reg[3] ),
        .I2(q0[9]),
        .I3(q0[63]),
        .O(\q2[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h4505051500000000)) 
    \q2[2]_i_1 
       (.I0(\q2[3]_i_2_n_12 ),
        .I1(q0[14]),
        .I2(\q2_reg[3] ),
        .I3(q0[15]),
        .I4(q0[63]),
        .I5(\q2[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_2[2]));
  LUT6 #(
    .INIT(64'h0000000045050515)) 
    \q2[3]_i_1 
       (.I0(\q2[3]_i_2_n_12 ),
        .I1(q0[14]),
        .I2(\q2_reg[3] ),
        .I3(q0[15]),
        .I4(q0[63]),
        .I5(\q2[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[3]_i_2 
       (.I0(q0[13]),
        .I1(\q2_reg[3] ),
        .I2(q0[12]),
        .I3(q0[63]),
        .O(\q2[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFF0000FFFE0000)) 
    \q2[3]_i_3 
       (.I0(q0[10]),
        .I1(q0[11]),
        .I2(q0[63]),
        .I3(q0[9]),
        .I4(\q2_reg[3] ),
        .I5(q0[8]),
        .O(\q2[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2A0AA0A8)) 
    \q3[0]_i_1 
       (.I0(\q3[0]_i_2_n_12 ),
        .I1(q0[0]),
        .I2(q0[63]),
        .I3(q0[1]),
        .I4(q0[2]),
        .I5(\q3[0]_i_3_n_12 ),
        .O(ram_reg_bram_0_3[0]));
  LUT6 #(
    .INIT(64'hAF2F00000000F4F5)) 
    \q3[0]_i_2 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[6]),
        .I3(q0[3]),
        .I4(q0[63]),
        .I5(q0[7]),
        .O(\q3[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h2FF4)) 
    \q3[0]_i_3 
       (.I0(q0[5]),
        .I1(q0[4]),
        .I2(q0[63]),
        .I3(q0[6]),
        .O(\q3[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hC0034001C0030000)) 
    \q3[1]_i_1 
       (.I0(\q3[1]_i_2_n_12 ),
        .I1(q0[6]),
        .I2(q0[63]),
        .I3(q0[7]),
        .I4(\q3[1]_i_3_n_12 ),
        .I5(\q3[1]_i_4_n_12 ),
        .O(ram_reg_bram_0_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_2 
       (.I0(q0[3]),
        .I1(q0[63]),
        .I2(q0[2]),
        .O(\q3[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_3 
       (.I0(q0[5]),
        .I1(q0[63]),
        .I2(q0[4]),
        .O(\q3[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q3[1]_i_4 
       (.I0(q0[0]),
        .I1(q0[63]),
        .I2(q0[1]),
        .O(\q3[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h8000000100000000)) 
    \q3[2]_i_1 
       (.I0(q0[5]),
        .I1(q0[63]),
        .I2(q0[4]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_3[2]));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \q3[3]_i_2 
       (.I0(q0[5]),
        .I1(q0[63]),
        .I2(q0[4]),
        .I3(q0[6]),
        .I4(q0[7]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(ram_reg_bram_0_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \q3[3]_i_3 
       (.I0(q0[2]),
        .I1(q0[3]),
        .I2(q0[1]),
        .I3(q0[63]),
        .I4(q0[0]),
        .O(\q3[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_10__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_11
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_11_n_12));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_12
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_12_n_12));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_6__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_7__1_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_0_0_i_8__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(ram_reg_0_15_0_0_i_9__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_2__0_n_12),
        .O(ram_reg_0_15_0_0_i_6__0_n_12));
  LUT6 #(
    .INIT(64'h00B800B8FFFF0000)) 
    ram_reg_0_15_0_0_i_7__1
       (.I0(q0[3]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[11]),
        .I3(\q0_reg[15] [4]),
        .I4(ram_reg_0_15_0_0_i_10__0_n_12),
        .I5(\q0_reg[15] [2]),
        .O(ram_reg_0_15_0_0_i_7__1_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(q0[1]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[9]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_11_n_12),
        .O(ram_reg_0_15_0_0_i_8__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_9__0
       (.I0(q0[2]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[10]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_12_n_12),
        .O(ram_reg_0_15_0_0_i_9__0_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(ram_reg_0_15_10_10_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_9_9_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_2__0
       (.I0(ram_reg_0_15_4_4_i_3_n_12),
        .I1(ram_reg_0_15_8_8_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_6_6_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_10_10_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_3
       (.I0(q0[2]),
        .I1(q0[18]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[10]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[26]),
        .O(ram_reg_0_15_10_10_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(ram_reg_0_15_11_11_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_10_10_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_2__0
       (.I0(ram_reg_0_15_5_5_i_4_n_12),
        .I1(ram_reg_0_15_9_9_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_11_11_i_3_n_12),
        .O(ram_reg_0_15_11_11_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_3
       (.I0(q0[3]),
        .I1(q0[19]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[11]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[27]),
        .O(ram_reg_0_15_11_11_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_12_12_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_11_11_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_2__0
       (.I0(ram_reg_0_15_6_6_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_12_12_i_2__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_3
       (.I0(ram_reg_0_15_8_8_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_12_12_i_4_n_12),
        .O(ram_reg_0_15_12_12_i_3_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_12_12_i_4
       (.I0(q0[4]),
        .I1(q0[20]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[12]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[28]),
        .O(ram_reg_0_15_12_12_i_4_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_13_13_i_1__1
       (.I0(ram_reg_0_15_12_12_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(ram_reg_0_15_13_13_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    ram_reg_0_15_13_13_i_2__0
       (.I0(ram_reg_0_15_7_7_i_4_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_11_11_i_3_n_12),
        .I3(ram_reg_0_15_9_9_i_3_n_12),
        .I4(ram_reg_0_15_13_13_i_3_n_12),
        .I5(\q0_reg[15] [1]),
        .O(ram_reg_0_15_13_13_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_13_13_i_3
       (.I0(q0[5]),
        .I1(q0[21]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[13]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[29]),
        .O(ram_reg_0_15_13_13_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(ram_reg_0_15_14_14_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_13_13_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_14_14_i_2__0
       (.I0(ram_reg_0_15_12_12_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .I3(\q0_reg[15] [2]),
        .I4(ram_reg_0_15_14_14_i_3_n_12),
        .O(ram_reg_0_15_14_14_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_14_14_i_3
       (.I0(q0[6]),
        .I1(q0[22]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[14]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[30]),
        .O(ram_reg_0_15_14_14_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1
       (.I0(ram_reg_0_15_15_15_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_14_14_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    ram_reg_0_15_15_15_i_2__0
       (.I0(ram_reg_0_15_9_9_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_13_13_i_3_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_11_11_i_3_n_12),
        .I5(ram_reg_0_15_15_15_i_3_n_12),
        .O(ram_reg_0_15_15_15_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_15_15_i_3
       (.I0(q0[7]),
        .I1(q0[23]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[15]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[31]),
        .O(ram_reg_0_15_15_15_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(ram_reg_0_15_1_1_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_6__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_2__0
       (.I0(ram_reg_0_15_0_0_i_7__1_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_1_1_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_1_1_i_3
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_5_5_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_2_2_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_1_1_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_2__0
       (.I0(q0[4]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[12]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_4_n_12),
        .O(ram_reg_0_15_2_2_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_3
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_5_n_12),
        .O(ram_reg_0_15_2_2_i_3_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_4
       (.I0(q0[8]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[0]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[16]),
        .O(ram_reg_0_15_2_2_i_4_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_5
       (.I0(q0[10]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[2]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[18]),
        .O(ram_reg_0_15_2_2_i_5_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_3_3_i_1__1
       (.I0(ram_reg_0_15_2_2_i_2__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(ram_reg_0_15_3_3_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_2__0
       (.I0(ram_reg_0_15_1_1_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_3_3_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_2__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_3_3_i_3
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_4_4_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_3_3_i_2__0_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_4_4_i_3_n_12),
        .O(ram_reg_0_15_4_4_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_4_4_i_3
       (.I0(q0[12]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[4]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[20]),
        .O(ram_reg_0_15_4_4_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_5_5_i_1__1
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2__0_n_12),
        .I3(ram_reg_0_15_5_5_i_2__0_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    ram_reg_0_15_5_5_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_5_5_i_4_n_12),
        .I3(ram_reg_0_15_3_3_i_3_n_12),
        .I4(\q0_reg[15] [1]),
        .O(ram_reg_0_15_5_5_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_3
       (.I0(q0[9]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[1]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[17]),
        .O(ram_reg_0_15_5_5_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_4
       (.I0(q0[13]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[5]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[21]),
        .O(ram_reg_0_15_5_5_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(ram_reg_0_15_6_6_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_5_5_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2__0
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(ram_reg_0_15_4_4_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_2_2_i_5_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_6_6_i_3_n_12),
        .O(ram_reg_0_15_6_6_i_2__0_n_12));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_6_6_i_3
       (.I0(q0[14]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[6]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[22]),
        .O(ram_reg_0_15_6_6_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(ram_reg_0_15_7_7_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_6_6_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2__0
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(ram_reg_0_15_5_5_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_4_n_12),
        .O(ram_reg_0_15_7_7_i_2__0_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_3
       (.I0(q0[11]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[3]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[19]),
        .O(ram_reg_0_15_7_7_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_4
       (.I0(q0[15]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[7]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[23]),
        .O(ram_reg_0_15_7_7_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(ram_reg_0_15_8_8_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_7_7_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_2__0
       (.I0(ram_reg_0_15_2_2_i_5_n_12),
        .I1(ram_reg_0_15_6_6_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_4_4_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_8_8_i_3_n_12),
        .O(ram_reg_0_15_8_8_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_3
       (.I0(q0[0]),
        .I1(q0[16]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[8]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[24]),
        .O(ram_reg_0_15_8_8_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(ram_reg_0_15_9_9_i_2__0_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_8_8_i_2__0_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_2__0
       (.I0(ram_reg_0_15_7_7_i_3_n_12),
        .I1(ram_reg_0_15_7_7_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_5_5_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_9_9_i_3_n_12),
        .O(ram_reg_0_15_9_9_i_2__0_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_3
       (.I0(q0[1]),
        .I1(q0[17]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[9]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[25]),
        .O(ram_reg_0_15_9_9_i_3_n_12));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(d1[31:0]),
        .DINBDIN(ram_reg_bram_1_4[31:0]),
        .DINPADINP(d1[35:32]),
        .DINPBDINP(ram_reg_bram_1_4[35:32]),
        .DOUTADOUT(q1[31:0]),
        .DOUTBDOUT(q0[31:0]),
        .DOUTPADOUTP(q1[35:32]),
        .DOUTPBDOUTP(q0[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,d1[63:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_4[63:36]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:28],q1[63:36]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:28],q0[63:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[0]_i_1 
       (.I0(q1[0]),
        .I1(Q),
        .I2(q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[10]_i_1 
       (.I0(q1[10]),
        .I1(Q),
        .I2(q0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[11]_i_1 
       (.I0(q1[11]),
        .I1(Q),
        .I2(q0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[12]_i_1 
       (.I0(q1[12]),
        .I1(Q),
        .I2(q0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[13]_i_1 
       (.I0(q1[13]),
        .I1(Q),
        .I2(q0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[14]_i_1 
       (.I0(q1[14]),
        .I1(Q),
        .I2(q0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[15]_i_1 
       (.I0(q1[15]),
        .I1(Q),
        .I2(q0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[16]_i_1 
       (.I0(q1[16]),
        .I1(Q),
        .I2(q0[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[17]_i_1 
       (.I0(q1[17]),
        .I1(Q),
        .I2(q0[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[18]_i_1 
       (.I0(q1[18]),
        .I1(Q),
        .I2(q0[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[19]_i_1 
       (.I0(q1[19]),
        .I1(Q),
        .I2(q0[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[1]_i_1 
       (.I0(q1[1]),
        .I1(Q),
        .I2(q0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[20]_i_1 
       (.I0(q1[20]),
        .I1(Q),
        .I2(q0[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[21]_i_1 
       (.I0(q1[21]),
        .I1(Q),
        .I2(q0[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[22]_i_1 
       (.I0(q1[22]),
        .I1(Q),
        .I2(q0[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[23]_i_1 
       (.I0(q1[23]),
        .I1(Q),
        .I2(q0[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[24]_i_1 
       (.I0(q1[24]),
        .I1(Q),
        .I2(q0[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[25]_i_1 
       (.I0(q1[25]),
        .I1(Q),
        .I2(q0[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[26]_i_1 
       (.I0(q1[26]),
        .I1(Q),
        .I2(q0[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[27]_i_1 
       (.I0(q1[27]),
        .I1(Q),
        .I2(q0[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[28]_i_1 
       (.I0(q1[28]),
        .I1(Q),
        .I2(q0[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[29]_i_1 
       (.I0(q1[29]),
        .I1(Q),
        .I2(q0[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[2]_i_1 
       (.I0(q1[2]),
        .I1(Q),
        .I2(q0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[30]_i_1 
       (.I0(q1[30]),
        .I1(Q),
        .I2(q0[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[31]_i_1 
       (.I0(q1[31]),
        .I1(Q),
        .I2(q0[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[32]_i_1 
       (.I0(q1[32]),
        .I1(Q),
        .I2(q0[32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[33]_i_1 
       (.I0(q1[33]),
        .I1(Q),
        .I2(q0[33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[34]_i_1 
       (.I0(q1[34]),
        .I1(Q),
        .I2(q0[34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[35]_i_1 
       (.I0(q1[35]),
        .I1(Q),
        .I2(q0[35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[36]_i_1 
       (.I0(q1[36]),
        .I1(Q),
        .I2(q0[36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[37]_i_1 
       (.I0(q1[37]),
        .I1(Q),
        .I2(q0[37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[38]_i_1 
       (.I0(q1[38]),
        .I1(Q),
        .I2(q0[38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[39]_i_1 
       (.I0(q1[39]),
        .I1(Q),
        .I2(q0[39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[3]_i_1 
       (.I0(q1[3]),
        .I1(Q),
        .I2(q0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[40]_i_1 
       (.I0(q1[40]),
        .I1(Q),
        .I2(q0[40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[41]_i_1 
       (.I0(q1[41]),
        .I1(Q),
        .I2(q0[41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[42]_i_1 
       (.I0(q1[42]),
        .I1(Q),
        .I2(q0[42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[43]_i_1 
       (.I0(q1[43]),
        .I1(Q),
        .I2(q0[43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[44]_i_1 
       (.I0(q1[44]),
        .I1(Q),
        .I2(q0[44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[45]_i_1 
       (.I0(q1[45]),
        .I1(Q),
        .I2(q0[45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[46]_i_1 
       (.I0(q1[46]),
        .I1(Q),
        .I2(q0[46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[47]_i_1 
       (.I0(q1[47]),
        .I1(Q),
        .I2(q0[47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[48]_i_1 
       (.I0(q1[48]),
        .I1(Q),
        .I2(q0[48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[49]_i_1 
       (.I0(q1[49]),
        .I1(Q),
        .I2(q0[49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[4]_i_1 
       (.I0(q1[4]),
        .I1(Q),
        .I2(q0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[50]_i_1 
       (.I0(q1[50]),
        .I1(Q),
        .I2(q0[50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[51]_i_1 
       (.I0(q1[51]),
        .I1(Q),
        .I2(q0[51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[52]_i_1 
       (.I0(q1[52]),
        .I1(Q),
        .I2(q0[52]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[53]_i_1 
       (.I0(q1[53]),
        .I1(Q),
        .I2(q0[53]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[54]_i_1 
       (.I0(q1[54]),
        .I1(Q),
        .I2(q0[54]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[55]_i_1 
       (.I0(q1[55]),
        .I1(Q),
        .I2(q0[55]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[56]_i_1 
       (.I0(q1[56]),
        .I1(Q),
        .I2(q0[56]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[57]_i_1 
       (.I0(q1[57]),
        .I1(Q),
        .I2(q0[57]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[58]_i_1 
       (.I0(q1[58]),
        .I1(Q),
        .I2(q0[58]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[59]_i_1 
       (.I0(q1[59]),
        .I1(Q),
        .I2(q0[59]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[5]_i_1 
       (.I0(q1[5]),
        .I1(Q),
        .I2(q0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[60]_i_1 
       (.I0(q1[60]),
        .I1(Q),
        .I2(q0[60]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[61]_i_1 
       (.I0(q1[61]),
        .I1(Q),
        .I2(q0[61]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[62]_i_1 
       (.I0(q1[62]),
        .I1(Q),
        .I2(q0[62]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[63]_i_2 
       (.I0(q1[63]),
        .I1(Q),
        .I2(q0[63]),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[6]_i_1 
       (.I0(q1[6]),
        .I1(Q),
        .I2(q0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[7]_i_1 
       (.I0(q1[7]),
        .I1(Q),
        .I2(q0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[8]_i_1 
       (.I0(q1[8]),
        .I1(Q),
        .I2(q0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_604[9]_i_1 
       (.I0(q1[9]),
        .I1(Q),
        .I2(q0[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Quantization_and_coding" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding
   (LARc_d0,
    \ap_CS_fsm_reg[7]_0 ,
    LARc_address0,
    LARc_address1,
    LARc_ce1,
    D,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    LARc_d1,
    LARc_we1,
    LARc_q1_15_sp_1,
    LARc_q1_0_sp_1,
    \LARc_q1[0]_0 ,
    \LARc_q1[0]_1 ,
    LARc_q1_10_sp_1,
    LARc_q1_3_sp_1,
    LARc_q1_2_sp_1,
    \ap_CS_fsm_reg[7]_3 ,
    \select_ln295_1_reg_1499_reg[4]_0 ,
    \ap_CS_fsm_reg[7]_4 ,
    ap_done,
    ap_clk,
    LARc_q0,
    LARc_q1,
    Q,
    ap_enable_reg_pp0_iter1,
    \LARc_d0[3] ,
    B,
    \LARc_d0[6] ,
    \LARc_address0[2] ,
    LARc_address0_1_sp_1,
    \LARc_address0[2]_0 ,
    \LARc_address1[2] ,
    ap_enable_reg_pp0_iter0,
    grp_Quantization_and_coding_fu_122_ap_start_reg,
    ap_start,
    \LARc_d0[6]_0 ,
    \LARc_d0[6]_1 ,
    \LARc_d0[6]_2 ,
    \LARc_d0[4]_INST_0_i_2 ,
    CO,
    \LARc_d0[0] ,
    \LARc_d0[3]_0 ,
    \LARc_d0[0]_0 ,
    \LARc_d0[8]_INST_0_i_5 ,
    \LARc_d0[8]_INST_0_i_5_0 ,
    \LARc_d0[8]_INST_0_i_5_1 ,
    \LARc_d0[8]_INST_0_i_5_2 ,
    \LARc_d0[3]_1 ,
    ap_rst);
  output [1:0]LARc_d0;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [1:0]LARc_address0;
  output [1:0]LARc_address1;
  output LARc_ce1;
  output [1:0]D;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output [6:0]LARc_d1;
  output LARc_we1;
  output LARc_q1_15_sp_1;
  output LARc_q1_0_sp_1;
  output \LARc_q1[0]_0 ;
  output \LARc_q1[0]_1 ;
  output LARc_q1_10_sp_1;
  output LARc_q1_3_sp_1;
  output LARc_q1_2_sp_1;
  output \ap_CS_fsm_reg[7]_3 ;
  output \select_ln295_1_reg_1499_reg[4]_0 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output ap_done;
  input ap_clk;
  input [15:0]LARc_q0;
  input [15:0]LARc_q1;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter1;
  input \LARc_d0[3] ;
  input [1:0]B;
  input \LARc_d0[6] ;
  input [1:0]\LARc_address0[2] ;
  input LARc_address0_1_sp_1;
  input \LARc_address0[2]_0 ;
  input [1:0]\LARc_address1[2] ;
  input ap_enable_reg_pp0_iter0;
  input grp_Quantization_and_coding_fu_122_ap_start_reg;
  input ap_start;
  input \LARc_d0[6]_0 ;
  input \LARc_d0[6]_1 ;
  input \LARc_d0[6]_2 ;
  input \LARc_d0[4]_INST_0_i_2 ;
  input [0:0]CO;
  input [0:0]\LARc_d0[0] ;
  input \LARc_d0[3]_0 ;
  input \LARc_d0[0]_0 ;
  input \LARc_d0[8]_INST_0_i_5 ;
  input \LARc_d0[8]_INST_0_i_5_0 ;
  input \LARc_d0[8]_INST_0_i_5_1 ;
  input \LARc_d0[8]_INST_0_i_5_2 ;
  input \LARc_d0[3]_1 ;
  input ap_rst;

  wire [1:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]LARc_address0;
  wire \LARc_address0[1]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_3_n_12 ;
  wire [1:0]\LARc_address0[2] ;
  wire \LARc_address0[2]_0 ;
  wire \LARc_address0[2]_INST_0_i_1_n_12 ;
  wire LARc_address0_1_sn_1;
  wire [1:0]LARc_address1;
  wire [1:0]\LARc_address1[2] ;
  wire LARc_ce1;
  wire LARc_ce1_INST_0_i_1_n_12;
  wire [1:0]LARc_d0;
  wire [0:0]\LARc_d0[0] ;
  wire \LARc_d0[0]_0 ;
  wire \LARc_d0[0]_INST_0_i_3_n_12 ;
  wire \LARc_d0[1]_INST_0_i_6_n_12 ;
  wire \LARc_d0[2]_INST_0_i_7_n_12 ;
  wire \LARc_d0[2]_INST_0_i_8_n_12 ;
  wire \LARc_d0[2]_INST_0_i_9_n_12 ;
  wire \LARc_d0[3] ;
  wire \LARc_d0[3]_0 ;
  wire \LARc_d0[3]_1 ;
  wire \LARc_d0[3]_INST_0_i_1_n_12 ;
  wire \LARc_d0[3]_INST_0_i_2_n_12 ;
  wire \LARc_d0[3]_INST_0_i_3_n_12 ;
  wire \LARc_d0[3]_INST_0_i_5_n_12 ;
  wire \LARc_d0[4]_INST_0_i_10_n_12 ;
  wire \LARc_d0[4]_INST_0_i_2 ;
  wire \LARc_d0[6] ;
  wire \LARc_d0[6]_0 ;
  wire \LARc_d0[6]_1 ;
  wire \LARc_d0[6]_2 ;
  wire \LARc_d0[6]_INST_0_i_2_n_12 ;
  wire \LARc_d0[6]_INST_0_i_3_n_12 ;
  wire \LARc_d0[6]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_5 ;
  wire \LARc_d0[8]_INST_0_i_5_0 ;
  wire \LARc_d0[8]_INST_0_i_5_1 ;
  wire \LARc_d0[8]_INST_0_i_5_2 ;
  wire [6:0]LARc_d1;
  wire \LARc_d1[0]_INST_0_i_1_n_12 ;
  wire \LARc_d1[1]_INST_0_i_1_n_12 ;
  wire \LARc_d1[2]_INST_0_i_1_n_12 ;
  wire \LARc_d1[3]_INST_0_i_1_n_12 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire \LARc_q1[0]_0 ;
  wire \LARc_q1[0]_1 ;
  wire LARc_q1_0_sn_1;
  wire LARc_q1_10_sn_1;
  wire LARc_q1_15_sn_1;
  wire LARc_q1_2_sn_1;
  wire LARc_q1_3_sn_1;
  wire LARc_we1;
  wire [3:0]Q;
  wire add_ln48_1_fu_371_p2_carry__0_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_2_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_3_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_4_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_5_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_6_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_7_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_8_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_i_9_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_n_12;
  wire add_ln48_1_fu_371_p2_carry__0_n_13;
  wire add_ln48_1_fu_371_p2_carry__0_n_14;
  wire add_ln48_1_fu_371_p2_carry__0_n_15;
  wire add_ln48_1_fu_371_p2_carry__0_n_16;
  wire add_ln48_1_fu_371_p2_carry__0_n_17;
  wire add_ln48_1_fu_371_p2_carry__0_n_18;
  wire add_ln48_1_fu_371_p2_carry__0_n_19;
  wire add_ln48_1_fu_371_p2_carry__1_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry__1_n_19;
  wire add_ln48_1_fu_371_p2_carry_i_1_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_2_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_3_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_4_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_5_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_6_n_12;
  wire add_ln48_1_fu_371_p2_carry_i_7_n_12;
  wire add_ln48_1_fu_371_p2_carry_n_12;
  wire add_ln48_1_fu_371_p2_carry_n_13;
  wire add_ln48_1_fu_371_p2_carry_n_14;
  wire add_ln48_1_fu_371_p2_carry_n_15;
  wire add_ln48_1_fu_371_p2_carry_n_16;
  wire add_ln48_1_fu_371_p2_carry_n_17;
  wire add_ln48_1_fu_371_p2_carry_n_18;
  wire add_ln48_1_fu_371_p2_carry_n_19;
  wire add_ln48_2_fu_505_p2_carry__0_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_2_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_3_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_4_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_5_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_6_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_7_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_8_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_i_9_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_n_12;
  wire add_ln48_2_fu_505_p2_carry__0_n_13;
  wire add_ln48_2_fu_505_p2_carry__0_n_14;
  wire add_ln48_2_fu_505_p2_carry__0_n_15;
  wire add_ln48_2_fu_505_p2_carry__0_n_16;
  wire add_ln48_2_fu_505_p2_carry__0_n_17;
  wire add_ln48_2_fu_505_p2_carry__0_n_18;
  wire add_ln48_2_fu_505_p2_carry__0_n_19;
  wire add_ln48_2_fu_505_p2_carry__1_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry__1_n_18;
  wire add_ln48_2_fu_505_p2_carry_i_1_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_2_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_3_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_4_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_5_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_6_n_12;
  wire add_ln48_2_fu_505_p2_carry_i_7_n_12;
  wire add_ln48_2_fu_505_p2_carry_n_12;
  wire add_ln48_2_fu_505_p2_carry_n_13;
  wire add_ln48_2_fu_505_p2_carry_n_14;
  wire add_ln48_2_fu_505_p2_carry_n_15;
  wire add_ln48_2_fu_505_p2_carry_n_16;
  wire add_ln48_2_fu_505_p2_carry_n_17;
  wire add_ln48_2_fu_505_p2_carry_n_18;
  wire add_ln48_2_fu_505_p2_carry_n_19;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_start;
  wire grp_Quantization_and_coding_fu_122_ap_start_reg;
  wire \icmp_ln40_12_reg_1489_reg_n_12_[0] ;
  wire icmp_ln40_13_fu_959_p2_carry_i_1_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_2_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_3_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_i_4_n_12;
  wire icmp_ln40_13_fu_959_p2_carry_n_18;
  wire icmp_ln40_13_fu_959_p2_carry_n_19;
  wire icmp_ln40_15_fu_1165_p2_carry_n_18;
  wire icmp_ln40_15_fu_1165_p2_carry_n_19;
  wire \icmp_ln40_16_reg_1519_reg_n_12_[0] ;
  wire icmp_ln40_17_fu_1249_p2_carry_n_18;
  wire icmp_ln40_17_fu_1249_p2_carry_n_19;
  wire \icmp_ln40_18_reg_1529_reg_n_12_[0] ;
  wire icmp_ln40_9_fu_703_p2_carry_i_1_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_i_2_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_i_3_n_12;
  wire icmp_ln40_9_fu_703_p2_carry_n_18;
  wire icmp_ln40_9_fu_703_p2_carry_n_19;
  wire mul_16s_15ns_31_1_1_U60_n_13;
  wire mul_16s_15ns_31_1_1_U60_n_14;
  wire mul_16s_15ns_31_1_1_U60_n_15;
  wire mul_16s_15ns_31_1_1_U60_n_16;
  wire mul_16s_15ns_31_1_1_U60_n_17;
  wire mul_16s_15ns_31_1_1_U60_n_18;
  wire mul_16s_15ns_31_1_1_U60_n_19;
  wire mul_16s_15ns_31_1_1_U61_n_13;
  wire mul_16s_15ns_31_1_1_U61_n_14;
  wire mul_16s_15ns_31_1_1_U61_n_15;
  wire mul_16s_15ns_31_1_1_U61_n_16;
  wire mul_16s_15ns_31_1_1_U61_n_17;
  wire mul_16s_15ns_31_1_1_U61_n_18;
  wire mul_16s_15ns_31_1_1_U61_n_19;
  wire mul_16s_15ns_31_1_1_U61_n_20;
  wire mul_16s_15ns_31_1_1_U61_n_21;
  wire mul_16s_15ns_31_1_1_U61_n_22;
  wire mul_16s_15ns_31_1_1_U62_n_13;
  wire mul_16s_15ns_31_1_1_U62_n_14;
  wire mul_16s_15ns_31_1_1_U62_n_15;
  wire mul_16s_15ns_31_1_1_U62_n_16;
  wire mul_16s_15ns_31_1_1_U62_n_17;
  wire mul_16s_15ns_31_1_1_U62_n_18;
  wire mul_16s_15ns_31_1_1_U62_n_19;
  wire mul_16s_15ns_31_1_1_U62_n_20;
  wire mul_16s_15ns_31_1_1_U62_n_21;
  wire mul_16s_15ns_31_1_1_U62_n_22;
  wire [5:5]select_ln289_1_reg_1449;
  wire \select_ln289_1_reg_1449[0]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449[1]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449[2]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449[3]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449[4]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449[4]_i_2_n_12 ;
  wire \select_ln289_1_reg_1449[5]_i_2_n_12 ;
  wire \select_ln289_1_reg_1449[5]_i_3_n_12 ;
  wire \select_ln289_1_reg_1449[5]_i_4_n_12 ;
  wire \select_ln289_1_reg_1449[5]_i_5_n_12 ;
  wire \select_ln289_1_reg_1449[5]_i_6_n_12 ;
  wire \select_ln289_1_reg_1449[6]_i_1_n_12 ;
  wire \select_ln289_1_reg_1449_reg_n_12_[0] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[1] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[2] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[3] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[4] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[5] ;
  wire \select_ln289_1_reg_1449_reg_n_12_[6] ;
  wire [5:5]select_ln290_1_reg_1454;
  wire \select_ln290_1_reg_1454[0]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454[1]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454[2]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454[2]_i_2_n_12 ;
  wire \select_ln290_1_reg_1454[3]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454[3]_i_2_n_12 ;
  wire \select_ln290_1_reg_1454[4]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454[4]_i_2_n_12 ;
  wire \select_ln290_1_reg_1454[5]_i_2_n_12 ;
  wire \select_ln290_1_reg_1454[5]_i_3_n_12 ;
  wire \select_ln290_1_reg_1454[5]_i_4_n_12 ;
  wire \select_ln290_1_reg_1454[5]_i_5_n_12 ;
  wire \select_ln290_1_reg_1454[6]_i_1_n_12 ;
  wire \select_ln290_1_reg_1454_reg_n_12_[0] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[1] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[2] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[3] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[4] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[5] ;
  wire \select_ln290_1_reg_1454_reg_n_12_[6] ;
  wire [5:0]select_ln291_1_reg_1469;
  wire \select_ln291_1_reg_1469[0]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[1]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[2]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[3]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[3]_i_2_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_2_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_3_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_4_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_5_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_6_n_12 ;
  wire \select_ln291_1_reg_1469[4]_i_7_n_12 ;
  wire \select_ln291_1_reg_1469[5]_i_1_n_12 ;
  wire \select_ln291_1_reg_1469[5]_i_2_n_12 ;
  wire [5:0]select_ln292_1_reg_1474;
  wire \select_ln292_1_reg_1474[0]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[1]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[2]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[2]_i_2_n_12 ;
  wire \select_ln292_1_reg_1474[3]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[3]_i_2_n_12 ;
  wire \select_ln292_1_reg_1474[3]_i_3_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_2_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_3_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_4_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_5_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_6_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_7_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_8_n_12 ;
  wire \select_ln292_1_reg_1474[4]_i_9_n_12 ;
  wire \select_ln292_1_reg_1474[5]_i_1_n_12 ;
  wire \select_ln292_1_reg_1474[5]_i_2_n_12 ;
  wire [4:0]select_ln294_1_reg_1514;
  wire \select_ln294_1_reg_1514[0]_i_1_n_12 ;
  wire \select_ln294_1_reg_1514[1]_i_1_n_12 ;
  wire \select_ln294_1_reg_1514[2]_i_1_n_12 ;
  wire \select_ln294_1_reg_1514[2]_i_2_n_12 ;
  wire \select_ln294_1_reg_1514[3]_i_1_n_12 ;
  wire \select_ln294_1_reg_1514[3]_i_2_n_12 ;
  wire \select_ln294_1_reg_1514[4]_i_1_n_12 ;
  wire [4:0]select_ln295_1_reg_1499;
  wire \select_ln295_1_reg_1499[0]_i_1_n_12 ;
  wire \select_ln295_1_reg_1499[1]_i_1_n_12 ;
  wire \select_ln295_1_reg_1499[2]_i_1_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_10_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_11_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_1_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_2_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_3_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_4_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_5_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_6_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_7_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_8_n_12 ;
  wire \select_ln295_1_reg_1499[3]_i_9_n_12 ;
  wire \select_ln295_1_reg_1499[4]_i_1_n_12 ;
  wire \select_ln295_1_reg_1499_reg[4]_0 ;
  wire [3:0]select_ln296_1_reg_1539;
  wire \select_ln296_1_reg_1539[0]_i_1_n_12 ;
  wire \select_ln296_1_reg_1539[1]_i_1_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_1_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_2_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_3_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_4_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_5_n_12 ;
  wire \select_ln296_1_reg_1539[2]_i_6_n_12 ;
  wire \select_ln296_1_reg_1539[3]_i_1_n_12 ;
  wire [3:0]select_ln297_1_reg_1544;
  wire \select_ln297_1_reg_1544[0]_i_1_n_12 ;
  wire \select_ln297_1_reg_1544[1]_i_1_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_1_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_2_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_3_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_4_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_5_n_12 ;
  wire \select_ln297_1_reg_1544[2]_i_6_n_12 ;
  wire \select_ln297_1_reg_1544[3]_i_1_n_12 ;
  wire [15:8]sext_ln39_12_fu_949_p1;
  wire [15:8]sext_ln39_5_fu_387_p1;
  wire [14:8]sext_ln39_6_fu_521_p1;
  wire sub_ln48_fu_933_p2_carry__0_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_6_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_7_n_12;
  wire sub_ln48_fu_933_p2_carry__0_i_8_n_12;
  wire sub_ln48_fu_933_p2_carry__0_n_12;
  wire sub_ln48_fu_933_p2_carry__0_n_13;
  wire sub_ln48_fu_933_p2_carry__0_n_14;
  wire sub_ln48_fu_933_p2_carry__0_n_15;
  wire sub_ln48_fu_933_p2_carry__0_n_16;
  wire sub_ln48_fu_933_p2_carry__0_n_17;
  wire sub_ln48_fu_933_p2_carry__0_n_18;
  wire sub_ln48_fu_933_p2_carry__0_n_19;
  wire sub_ln48_fu_933_p2_carry__1_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry__1_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry__1_n_15;
  wire sub_ln48_fu_933_p2_carry__1_n_16;
  wire sub_ln48_fu_933_p2_carry__1_n_17;
  wire sub_ln48_fu_933_p2_carry__1_n_18;
  wire sub_ln48_fu_933_p2_carry__1_n_19;
  wire sub_ln48_fu_933_p2_carry_i_1_n_12;
  wire sub_ln48_fu_933_p2_carry_i_2_n_12;
  wire sub_ln48_fu_933_p2_carry_i_3_n_12;
  wire sub_ln48_fu_933_p2_carry_i_4_n_12;
  wire sub_ln48_fu_933_p2_carry_i_5_n_12;
  wire sub_ln48_fu_933_p2_carry_i_6_n_12;
  wire sub_ln48_fu_933_p2_carry_i_7_n_12;
  wire sub_ln48_fu_933_p2_carry_n_12;
  wire sub_ln48_fu_933_p2_carry_n_13;
  wire sub_ln48_fu_933_p2_carry_n_14;
  wire sub_ln48_fu_933_p2_carry_n_15;
  wire sub_ln48_fu_933_p2_carry_n_16;
  wire sub_ln48_fu_933_p2_carry_n_17;
  wire sub_ln48_fu_933_p2_carry_n_18;
  wire sub_ln48_fu_933_p2_carry_n_19;
  wire [15:15]sum_13_fu_1187_p2;
  wire [15:15]sum_15_fu_1271_p2;
  wire [15:15]sum_9_fu_877_p2;
  wire [6:0]tmp_4_reg_1494;
  wire [6:0]tmp_6_reg_1524;
  wire [6:0]tmp_7_reg_1534;
  wire [7:0]NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED;
  wire [1:0]NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED;
  wire [7:6]NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED;

  assign LARc_address0_1_sn_1 = LARc_address0_1_sp_1;
  assign LARc_q1_0_sp_1 = LARc_q1_0_sn_1;
  assign LARc_q1_10_sp_1 = LARc_q1_10_sn_1;
  assign LARc_q1_15_sp_1 = LARc_q1_15_sn_1;
  assign LARc_q1_2_sp_1 = LARc_q1_2_sn_1;
  assign LARc_q1_3_sp_1 = LARc_q1_3_sn_1;
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \LARc_address0[1]_INST_0 
       (.I0(\LARc_address0[2] [0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .I4(Q[3]),
        .I5(LARc_address0_1_sn_1),
        .O(LARc_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \LARc_address0[1]_INST_0_i_1 
       (.I0(\LARc_address0[1]_INST_0_i_3_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .O(\LARc_address0[1]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h11110010)) 
    \LARc_address0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(\LARc_address0[1]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \LARc_address0[2]_INST_0 
       (.I0(\LARc_address0[2] [1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .I4(Q[3]),
        .I5(\LARc_address0[2]_0 ),
        .O(LARc_address0[1]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    \LARc_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state5),
        .O(\LARc_address0[2]_INST_0_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_address1[1]_INST_0 
       (.I0(\LARc_address1[2] [0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .O(LARc_address1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_address1[2]_INST_0 
       (.I0(\LARc_address1[2] [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .O(LARc_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    LARc_ce0_INST_0_i_3
       (.I0(Q[3]),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(LARc_ce1_INST_0_i_1_n_12),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    LARc_ce1_INST_0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(LARc_ce1_INST_0_i_1_n_12),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I5(Q[3]),
        .O(LARc_ce1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    LARc_ce1_INST_0_i_1
       (.I0(\LARc_d0[6]_INST_0_i_5_n_12 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(LARc_ce1_INST_0_i_1_n_12));
  LUT6 #(
    .INIT(64'h30000333FDFDFDFD)) 
    \LARc_d0[0]_INST_0_i_1 
       (.I0(\LARc_d0[0] ),
        .I1(\LARc_d0[0]_0 ),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[15]),
        .I4(LARc_q1[1]),
        .I5(CO),
        .O(\LARc_q1[0]_0 ));
  LUT6 #(
    .INIT(64'h00A2A2A200000000)) 
    \LARc_d0[0]_INST_0_i_2 
       (.I0(\LARc_d0[0]_INST_0_i_3_n_12 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln297_1_reg_1544[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \LARc_d0[0]_INST_0_i_3 
       (.I0(\select_ln290_1_reg_1454_reg_n_12_[0] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln295_1_reg_1499[0]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln292_1_reg_1474[0]),
        .I5(ap_CS_fsm_state6),
        .O(\LARc_d0[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5555FC0055553000)) 
    \LARc_d0[1]_INST_0_i_2 
       (.I0(LARc_q1_10_sn_1),
        .I1(LARc_q1[0]),
        .I2(LARc_q1[1]),
        .I3(\LARc_d0[0] ),
        .I4(CO),
        .I5(\LARc_d0[3]_0 ),
        .O(\LARc_q1[0]_1 ));
  LUT6 #(
    .INIT(64'h00A2A2A200000000)) 
    \LARc_d0[1]_INST_0_i_3 
       (.I0(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln297_1_reg_1544[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    \LARc_d0[1]_INST_0_i_6 
       (.I0(select_ln292_1_reg_1474[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln295_1_reg_1499[1]),
        .I3(ap_CS_fsm_state7),
        .I4(\select_ln290_1_reg_1454_reg_n_12_[1] ),
        .I5(ap_CS_fsm_state6),
        .O(\LARc_d0[1]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[2]_INST_0_i_4 
       (.I0(LARc_q1_0_sn_1),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[2]_INST_0_i_7_n_12 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[2]_INST_0_i_8_n_12 ),
        .O(LARc_q1_15_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \LARc_d0[2]_INST_0_i_7 
       (.I0(\LARc_q1[0]_1 ),
        .I1(\LARc_q1[0]_0 ),
        .I2(LARc_q1[15]),
        .O(\LARc_d0[2]_INST_0_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \LARc_d0[2]_INST_0_i_8 
       (.I0(\LARc_d0[2]_INST_0_i_9_n_12 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(select_ln297_1_reg_1544[2]),
        .I3(Q[3]),
        .O(\LARc_d0[2]_INST_0_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_9 
       (.I0(select_ln295_1_reg_1499[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1474[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1454_reg_n_12_[2] ),
        .O(\LARc_d0[2]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[3]_INST_0 
       (.I0(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[3]_INST_0_i_2_n_12 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[3]_INST_0_i_3_n_12 ),
        .O(LARc_d0[0]));
  LUT5 #(
    .INIT(32'h5F535053)) 
    \LARc_d0[3]_INST_0_i_1 
       (.I0(\LARc_d0[3]_1 ),
        .I1(\LARc_d0[3]_0 ),
        .I2(CO),
        .I3(\LARc_d0[0] ),
        .I4(LARc_q1_3_sn_1),
        .O(\LARc_d0[3]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \LARc_d0[3]_INST_0_i_2 
       (.I0(LARc_q1_0_sn_1),
        .I1(\LARc_q1[0]_0 ),
        .I2(\LARc_q1[0]_1 ),
        .O(\LARc_d0[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \LARc_d0[3]_INST_0_i_3 
       (.I0(Q[3]),
        .I1(select_ln297_1_reg_1544[3]),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[3] ),
        .I5(B[0]),
        .O(\LARc_d0[3]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[3]_INST_0_i_5 
       (.I0(select_ln295_1_reg_1499[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1474[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1454_reg_n_12_[3] ),
        .O(\LARc_d0[3]_INST_0_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \LARc_d0[4]_INST_0_i_10 
       (.I0(LARc_q1[0]),
        .I1(\LARc_d0[8]_INST_0_i_5 ),
        .I2(\LARc_d0[8]_INST_0_i_5_0 ),
        .I3(\LARc_d0[8]_INST_0_i_5_1 ),
        .I4(\LARc_d0[8]_INST_0_i_5_2 ),
        .O(\LARc_d0[4]_INST_0_i_10_n_12 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \LARc_d0[4]_INST_0_i_4 
       (.I0(\LARc_d0[8]_INST_0_i_5 ),
        .I1(\LARc_d0[8]_INST_0_i_5_0 ),
        .I2(\LARc_d0[8]_INST_0_i_5_1 ),
        .I3(\LARc_d0[8]_INST_0_i_5_2 ),
        .I4(LARc_q1_2_sn_1),
        .O(LARc_q1_10_sn_1));
  LUT6 #(
    .INIT(64'hFFFF9A9AFFFF5955)) 
    \LARc_d0[4]_INST_0_i_6 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[0]),
        .I4(\LARc_d0[0]_0 ),
        .I5(LARc_q1[2]),
        .O(LARc_q1_3_sn_1));
  LUT6 #(
    .INIT(64'hBB8B8BBBB888B888)) 
    \LARc_d0[4]_INST_0_i_8 
       (.I0(\LARc_d0[4]_INST_0_i_2 ),
        .I1(CO),
        .I2(\LARc_d0[0] ),
        .I3(LARc_q1_10_sn_1),
        .I4(\LARc_d0[3]_0 ),
        .I5(\LARc_d0[4]_INST_0_i_10_n_12 ),
        .O(LARc_q1_0_sn_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[4]_INST_0_i_9 
       (.I0(select_ln295_1_reg_1499[4]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_1474[4]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1454_reg_n_12_[4] ),
        .O(\select_ln295_1_reg_1499_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \LARc_d0[5]_INST_0_i_10 
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[15]),
        .O(LARc_q1_2_sn_1));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \LARc_d0[5]_INST_0_i_7 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(Q[3]),
        .I2(select_ln292_1_reg_1474[5]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln290_1_reg_1454_reg_n_12_[5] ),
        .I5(ap_CS_fsm_state7),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[6]_INST_0 
       (.I0(\LARc_d0[6] ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[6]_INST_0_i_3_n_12 ),
        .O(LARc_d0[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[6]_INST_0_i_2 
       (.I0(\LARc_d0[6]_0 ),
        .I1(\LARc_d0[6]_1 ),
        .I2(\LARc_d0[6]_2 ),
        .O(\LARc_d0[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \LARc_d0[6]_INST_0_i_3 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(Q[3]),
        .I2(\LARc_d0[6]_INST_0_i_5_n_12 ),
        .I3(\select_ln290_1_reg_1454_reg_n_12_[6] ),
        .I4(\LARc_d0[3] ),
        .I5(B[1]),
        .O(\LARc_d0[6]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[6]_INST_0_i_5 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .O(\LARc_d0[6]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[0]_INST_0 
       (.I0(select_ln296_1_reg_1539[0]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[0]_INST_0_i_1_n_12 ),
        .O(LARc_d1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[0]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1514[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1469[0]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1449_reg_n_12_[0] ),
        .O(\LARc_d1[0]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[1]_INST_0 
       (.I0(select_ln296_1_reg_1539[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[1]_INST_0_i_1_n_12 ),
        .O(LARc_d1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[1]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1514[1]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1469[1]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1449_reg_n_12_[1] ),
        .O(\LARc_d1[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[2]_INST_0 
       (.I0(select_ln296_1_reg_1539[2]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[2]_INST_0_i_1_n_12 ),
        .O(LARc_d1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[2]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1514[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1469[2]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1449_reg_n_12_[2] ),
        .O(\LARc_d1[2]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[3]_INST_0 
       (.I0(select_ln296_1_reg_1539[3]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\LARc_d1[3]_INST_0_i_1_n_12 ),
        .O(LARc_d1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[3]_INST_0_i_1 
       (.I0(select_ln294_1_reg_1514[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_1469[3]),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln289_1_reg_1449_reg_n_12_[3] ),
        .O(\LARc_d1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d1[4]_INST_0 
       (.I0(\select_ln289_1_reg_1449_reg_n_12_[4] ),
        .I1(ap_CS_fsm_state6),
        .I2(select_ln291_1_reg_1469[4]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln294_1_reg_1514[4]),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(LARc_d1[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \LARc_d1[5]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(select_ln291_1_reg_1469[5]),
        .I2(ap_CS_fsm_state6),
        .I3(\select_ln289_1_reg_1449_reg_n_12_[5] ),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .O(LARc_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \LARc_d1[6]_INST_0 
       (.I0(\select_ln289_1_reg_1449_reg_n_12_[6] ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .O(LARc_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    LARc_we1_INST_0
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state5),
        .O(LARc_we1));
  CARRY8 add_ln48_1_fu_371_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_371_p2_carry_n_12,add_ln48_1_fu_371_p2_carry_n_13,add_ln48_1_fu_371_p2_carry_n_14,add_ln48_1_fu_371_p2_carry_n_15,add_ln48_1_fu_371_p2_carry_n_16,add_ln48_1_fu_371_p2_carry_n_17,add_ln48_1_fu_371_p2_carry_n_18,add_ln48_1_fu_371_p2_carry_n_19}),
        .DI({LARc_q0[6:0],1'b0}),
        .O(NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_1_fu_371_p2_carry_i_1_n_12,add_ln48_1_fu_371_p2_carry_i_2_n_12,add_ln48_1_fu_371_p2_carry_i_3_n_12,add_ln48_1_fu_371_p2_carry_i_4_n_12,add_ln48_1_fu_371_p2_carry_i_5_n_12,add_ln48_1_fu_371_p2_carry_i_6_n_12,add_ln48_1_fu_371_p2_carry_i_7_n_12,LARc_q0[1]}));
  CARRY8 add_ln48_1_fu_371_p2_carry__0
       (.CI(add_ln48_1_fu_371_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({add_ln48_1_fu_371_p2_carry__0_n_12,add_ln48_1_fu_371_p2_carry__0_n_13,add_ln48_1_fu_371_p2_carry__0_n_14,add_ln48_1_fu_371_p2_carry__0_n_15,add_ln48_1_fu_371_p2_carry__0_n_16,add_ln48_1_fu_371_p2_carry__0_n_17,add_ln48_1_fu_371_p2_carry__0_n_18,add_ln48_1_fu_371_p2_carry__0_n_19}),
        .DI({add_ln48_1_fu_371_p2_carry__0_i_1_n_12,LARc_q0[15],LARc_q0[12:7]}),
        .O({sext_ln39_5_fu_387_p1[13:8],NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_1_fu_371_p2_carry__0_i_2_n_12,add_ln48_1_fu_371_p2_carry__0_i_3_n_12,add_ln48_1_fu_371_p2_carry__0_i_4_n_12,add_ln48_1_fu_371_p2_carry__0_i_5_n_12,add_ln48_1_fu_371_p2_carry__0_i_6_n_12,add_ln48_1_fu_371_p2_carry__0_i_7_n_12,add_ln48_1_fu_371_p2_carry__0_i_8_n_12,add_ln48_1_fu_371_p2_carry__0_i_9_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_1_fu_371_p2_carry__0_i_1
       (.I0(LARc_q0[15]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_2
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_3
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_4
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[14]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_5
       (.I0(LARc_q0[11]),
        .I1(LARc_q0[13]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_6
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[12]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_7
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[11]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_8
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[10]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_8_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry__0_i_9
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[9]),
        .O(add_ln48_1_fu_371_p2_carry__0_i_9_n_12));
  CARRY8 add_ln48_1_fu_371_p2_carry__1
       (.CI(add_ln48_1_fu_371_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED[7:1],add_ln48_1_fu_371_p2_carry__1_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q0[14]}),
        .O({NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED[7:2],sext_ln39_5_fu_387_p1[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_1_fu_371_p2_carry__1_i_1_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_1_fu_371_p2_carry__1_i_1
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(add_ln48_1_fu_371_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_1
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[8]),
        .O(add_ln48_1_fu_371_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_2
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[7]),
        .O(add_ln48_1_fu_371_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_3
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[6]),
        .O(add_ln48_1_fu_371_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_4
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[5]),
        .O(add_ln48_1_fu_371_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_5
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[4]),
        .O(add_ln48_1_fu_371_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_6
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[3]),
        .O(add_ln48_1_fu_371_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_1_fu_371_p2_carry_i_7
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[2]),
        .O(add_ln48_1_fu_371_p2_carry_i_7_n_12));
  CARRY8 add_ln48_2_fu_505_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_505_p2_carry_n_12,add_ln48_2_fu_505_p2_carry_n_13,add_ln48_2_fu_505_p2_carry_n_14,add_ln48_2_fu_505_p2_carry_n_15,add_ln48_2_fu_505_p2_carry_n_16,add_ln48_2_fu_505_p2_carry_n_17,add_ln48_2_fu_505_p2_carry_n_18,add_ln48_2_fu_505_p2_carry_n_19}),
        .DI({LARc_q1[6:0],1'b0}),
        .O(NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln48_2_fu_505_p2_carry_i_1_n_12,add_ln48_2_fu_505_p2_carry_i_2_n_12,add_ln48_2_fu_505_p2_carry_i_3_n_12,add_ln48_2_fu_505_p2_carry_i_4_n_12,add_ln48_2_fu_505_p2_carry_i_5_n_12,add_ln48_2_fu_505_p2_carry_i_6_n_12,add_ln48_2_fu_505_p2_carry_i_7_n_12,LARc_q1[1]}));
  CARRY8 add_ln48_2_fu_505_p2_carry__0
       (.CI(add_ln48_2_fu_505_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({add_ln48_2_fu_505_p2_carry__0_n_12,add_ln48_2_fu_505_p2_carry__0_n_13,add_ln48_2_fu_505_p2_carry__0_n_14,add_ln48_2_fu_505_p2_carry__0_n_15,add_ln48_2_fu_505_p2_carry__0_n_16,add_ln48_2_fu_505_p2_carry__0_n_17,add_ln48_2_fu_505_p2_carry__0_n_18,add_ln48_2_fu_505_p2_carry__0_n_19}),
        .DI({add_ln48_2_fu_505_p2_carry__0_i_1_n_12,LARc_q1[15],LARc_q1[12:7]}),
        .O({sext_ln39_6_fu_521_p1[13:8],NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED[1:0]}),
        .S({add_ln48_2_fu_505_p2_carry__0_i_2_n_12,add_ln48_2_fu_505_p2_carry__0_i_3_n_12,add_ln48_2_fu_505_p2_carry__0_i_4_n_12,add_ln48_2_fu_505_p2_carry__0_i_5_n_12,add_ln48_2_fu_505_p2_carry__0_i_6_n_12,add_ln48_2_fu_505_p2_carry__0_i_7_n_12,add_ln48_2_fu_505_p2_carry__0_i_8_n_12,add_ln48_2_fu_505_p2_carry__0_i_9_n_12}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_2_fu_505_p2_carry__0_i_1
       (.I0(LARc_q1[15]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_2
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_3
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_4
       (.I0(LARc_q1[12]),
        .I1(LARc_q1[14]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_5
       (.I0(LARc_q1[11]),
        .I1(LARc_q1[13]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_6
       (.I0(LARc_q1[10]),
        .I1(LARc_q1[12]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_7
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[11]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_8
       (.I0(LARc_q1[8]),
        .I1(LARc_q1[10]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_8_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry__0_i_9
       (.I0(LARc_q1[7]),
        .I1(LARc_q1[9]),
        .O(add_ln48_2_fu_505_p2_carry__0_i_9_n_12));
  CARRY8 add_ln48_2_fu_505_p2_carry__1
       (.CI(add_ln48_2_fu_505_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED[7:2],add_ln48_2_fu_505_p2_carry__1_n_18,NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LARc_q1[14]}),
        .O({NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED[7:1],sext_ln39_6_fu_521_p1[14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln48_2_fu_505_p2_carry__1_i_1_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln48_2_fu_505_p2_carry__1_i_1
       (.I0(LARc_q1[14]),
        .I1(LARc_q1[15]),
        .O(add_ln48_2_fu_505_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_1
       (.I0(LARc_q1[6]),
        .I1(LARc_q1[8]),
        .O(add_ln48_2_fu_505_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_2
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[7]),
        .O(add_ln48_2_fu_505_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_3
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[6]),
        .O(add_ln48_2_fu_505_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_4
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[5]),
        .O(add_ln48_2_fu_505_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_5
       (.I0(LARc_q1[2]),
        .I1(LARc_q1[4]),
        .O(add_ln48_2_fu_505_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_6
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[3]),
        .O(add_ln48_2_fu_505_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln48_2_fu_505_p2_carry_i_7
       (.I0(LARc_q1[0]),
        .I1(LARc_q1[2]),
        .O(add_ln48_2_fu_505_p2_carry_i_7_n_12));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(LARc_ce1_INST_0_i_1_n_12),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(Q[3]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg[7]_0 ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ap_ready_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(Q[3]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Quantization_and_coding_fu_122_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(Q[2]),
        .I2(grp_Quantization_and_coding_fu_122_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_4 ));
  FDRE \icmp_ln40_12_reg_1489_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U60_n_19),
        .Q(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_13_fu_959_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_13_fu_959_p2_carry_n_18,icmp_ln40_13_fu_959_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_959_p2_carry_i_1_n_12}),
        .O(NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_13_fu_959_p2_carry_i_2_n_12,icmp_ln40_13_fu_959_p2_carry_i_3_n_12}));
  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_13_fu_959_p2_carry_i_1
       (.I0(sext_ln39_12_fu_949_p1[14]),
        .I1(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .I2(sext_ln39_12_fu_949_p1[15]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_1_n_12));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_13_fu_959_p2_carry_i_2
       (.I0(sext_ln39_12_fu_949_p1[15]),
        .I1(sext_ln39_12_fu_949_p1[14]),
        .I2(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .O(icmp_ln40_13_fu_959_p2_carry_i_2_n_12));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_13_fu_959_p2_carry_i_3
       (.I0(sext_ln39_12_fu_949_p1[15]),
        .I1(icmp_ln40_13_fu_959_p2_carry_i_4_n_12),
        .I2(sext_ln39_12_fu_949_p1[14]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_3_n_12));
  LUT6 #(
    .INIT(64'h0000000000001555)) 
    icmp_ln40_13_fu_959_p2_carry_i_4
       (.I0(sext_ln39_12_fu_949_p1[11]),
        .I1(sext_ln39_12_fu_949_p1[9]),
        .I2(sext_ln39_12_fu_949_p1[8]),
        .I3(sext_ln39_12_fu_949_p1[10]),
        .I4(sext_ln39_12_fu_949_p1[12]),
        .I5(sext_ln39_12_fu_949_p1[13]),
        .O(icmp_ln40_13_fu_959_p2_carry_i_4_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_15_fu_1165_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_15_fu_1165_p2_carry_n_18,icmp_ln40_15_fu_1165_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U61_n_20}),
        .O(NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U61_n_21,mul_16s_15ns_31_1_1_U61_n_22}));
  FDRE \icmp_ln40_16_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U61_n_19),
        .Q(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_17_fu_1249_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_17_fu_1249_p2_carry_n_18,icmp_ln40_17_fu_1249_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U62_n_22}),
        .O(NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_16s_15ns_31_1_1_U62_n_20,mul_16s_15ns_31_1_1_U62_n_21}));
  FDRE \icmp_ln40_18_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_16s_15ns_31_1_1_U62_n_19),
        .Q(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_9_fu_703_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_9_fu_703_p2_carry_n_18,icmp_ln40_9_fu_703_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_703_p2_carry_i_1_n_12}),
        .O(NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln40_9_fu_703_p2_carry_i_2_n_12,icmp_ln40_9_fu_703_p2_carry_i_3_n_12}));
  LUT6 #(
    .INIT(64'h00000051FFFFFFAE)) 
    icmp_ln40_9_fu_703_p2_carry_i_1
       (.I0(sext_ln39_5_fu_387_p1[14]),
        .I1(sext_ln39_5_fu_387_p1[11]),
        .I2(\select_ln292_1_reg_1474[2]_i_2_n_12 ),
        .I3(sext_ln39_5_fu_387_p1[12]),
        .I4(sext_ln39_5_fu_387_p1[13]),
        .I5(sext_ln39_5_fu_387_p1[15]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_1_n_12));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABBAB)) 
    icmp_ln40_9_fu_703_p2_carry_i_2
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(sext_ln39_5_fu_387_p1[14]),
        .I2(sext_ln39_5_fu_387_p1[11]),
        .I3(\select_ln292_1_reg_1474[2]_i_2_n_12 ),
        .I4(sext_ln39_5_fu_387_p1[12]),
        .I5(sext_ln39_5_fu_387_p1[13]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_2_n_12));
  LUT6 #(
    .INIT(64'h02000202A8AAA8A8)) 
    icmp_ln40_9_fu_703_p2_carry_i_3
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(sext_ln39_5_fu_387_p1[13]),
        .I2(sext_ln39_5_fu_387_p1[12]),
        .I3(\select_ln292_1_reg_1474[2]_i_2_n_12 ),
        .I4(sext_ln39_5_fu_387_p1[11]),
        .I5(sext_ln39_5_fu_387_p1[14]),
        .O(icmp_ln40_9_fu_703_p2_carry_i_3_n_12));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 mul_16s_15ns_31_1_1_U60
       (.D({sum_9_fu_877_p2,mul_16s_15ns_31_1_1_U60_n_13,mul_16s_15ns_31_1_1_U60_n_14,mul_16s_15ns_31_1_1_U60_n_15,mul_16s_15ns_31_1_1_U60_n_16,mul_16s_15ns_31_1_1_U60_n_17,mul_16s_15ns_31_1_1_U60_n_18}),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state4),
        .\icmp_ln40_12_reg_1489_reg[0] (mul_16s_15ns_31_1_1_U60_n_19),
        .\icmp_ln40_12_reg_1489_reg[0]_0 (\icmp_ln40_12_reg_1489_reg_n_12_[0] ));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 mul_16s_15ns_31_1_1_U61
       (.CO(icmp_ln40_15_fu_1165_p2_carry_n_18),
        .D({sum_13_fu_1187_p2,mul_16s_15ns_31_1_1_U61_n_13,mul_16s_15ns_31_1_1_U61_n_14,mul_16s_15ns_31_1_1_U61_n_15,mul_16s_15ns_31_1_1_U61_n_16,mul_16s_15ns_31_1_1_U61_n_17,mul_16s_15ns_31_1_1_U61_n_18}),
        .DI(mul_16s_15ns_31_1_1_U61_n_20),
        .LARc_q1(LARc_q1),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U61_n_21,mul_16s_15ns_31_1_1_U61_n_22}),
        .\icmp_ln40_16_reg_1519_reg[0] (mul_16s_15ns_31_1_1_U61_n_19),
        .\icmp_ln40_16_reg_1519_reg[0]_0 (\icmp_ln40_16_reg_1519_reg_n_12_[0] ));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 mul_16s_15ns_31_1_1_U62
       (.CO(icmp_ln40_17_fu_1249_p2_carry_n_18),
        .D({sum_15_fu_1271_p2,mul_16s_15ns_31_1_1_U62_n_13,mul_16s_15ns_31_1_1_U62_n_14,mul_16s_15ns_31_1_1_U62_n_15,mul_16s_15ns_31_1_1_U62_n_16,mul_16s_15ns_31_1_1_U62_n_17,mul_16s_15ns_31_1_1_U62_n_18}),
        .DI(mul_16s_15ns_31_1_1_U62_n_22),
        .LARc_q0(LARc_q0),
        .Q(ap_CS_fsm_state5),
        .S({mul_16s_15ns_31_1_1_U62_n_20,mul_16s_15ns_31_1_1_U62_n_21}),
        .\icmp_ln40_18_reg_1529_reg[0] (mul_16s_15ns_31_1_1_U62_n_19),
        .\icmp_ln40_18_reg_1529_reg[0]_0 (\icmp_ln40_18_reg_1529_reg_n_12_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0000E666)) 
    \select_ln289_1_reg_1449[0]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[8]),
        .I1(sext_ln39_6_fu_521_p1[9]),
        .I2(sext_ln39_6_fu_521_p1[10]),
        .I3(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h0000EA6A)) 
    \select_ln289_1_reg_1449[1]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[10]),
        .I1(sext_ln39_6_fu_521_p1[9]),
        .I2(sext_ln39_6_fu_521_p1[8]),
        .I3(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF6AAA)) 
    \select_ln289_1_reg_1449[2]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[11]),
        .I1(sext_ln39_6_fu_521_p1[10]),
        .I2(sext_ln39_6_fu_521_p1[8]),
        .I3(sext_ln39_6_fu_521_p1[9]),
        .I4(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I5(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h0000FA6A)) 
    \select_ln289_1_reg_1449[3]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[12]),
        .I1(sext_ln39_6_fu_521_p1[11]),
        .I2(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I3(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFAA6AAA)) 
    \select_ln289_1_reg_1449[4]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[13]),
        .I1(sext_ln39_6_fu_521_p1[12]),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I4(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I5(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln289_1_reg_1449[4]_i_2 
       (.I0(sext_ln39_6_fu_521_p1[14]),
        .I1(sext_ln39_6_fu_521_p1[13]),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(sext_ln39_6_fu_521_p1[12]),
        .I4(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln289_1_reg_1449[4]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h88808080)) 
    \select_ln289_1_reg_1449[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I2(sext_ln39_6_fu_521_p1[14]),
        .I3(\select_ln289_1_reg_1449[5]_i_4_n_12 ),
        .I4(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .O(select_ln289_1_reg_1449));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln289_1_reg_1449[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln289_1_reg_1449[5]_i_6_n_12 ),
        .O(\select_ln289_1_reg_1449[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h402A403F)) 
    \select_ln289_1_reg_1449[5]_i_3 
       (.I0(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I1(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I2(\select_ln289_1_reg_1449[5]_i_4_n_12 ),
        .I3(sext_ln39_6_fu_521_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln289_1_reg_1449[5]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln289_1_reg_1449[5]_i_4 
       (.I0(sext_ln39_6_fu_521_p1[13]),
        .I1(sext_ln39_6_fu_521_p1[11]),
        .I2(sext_ln39_6_fu_521_p1[12]),
        .O(\select_ln289_1_reg_1449[5]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'h80)) 
    \select_ln289_1_reg_1449[5]_i_5 
       (.I0(sext_ln39_6_fu_521_p1[9]),
        .I1(sext_ln39_6_fu_521_p1[8]),
        .I2(sext_ln39_6_fu_521_p1[10]),
        .O(\select_ln289_1_reg_1449[5]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hA8880222)) 
    \select_ln289_1_reg_1449[5]_i_6 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_6_fu_521_p1[14]),
        .I2(\select_ln289_1_reg_1449[5]_i_4_n_12 ),
        .I3(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I4(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln289_1_reg_1449[5]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln289_1_reg_1449[6]_i_1 
       (.I0(\select_ln289_1_reg_1449_reg_n_12_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln289_1_reg_1449[6]_i_1_n_12 ));
  FDSE \select_ln289_1_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[0]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[0] ),
        .S(select_ln289_1_reg_1449));
  FDSE \select_ln289_1_reg_1449_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[1]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[1] ),
        .S(select_ln289_1_reg_1449));
  FDSE \select_ln289_1_reg_1449_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[2]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[2] ),
        .S(select_ln289_1_reg_1449));
  FDSE \select_ln289_1_reg_1449_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[3]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[3] ),
        .S(select_ln289_1_reg_1449));
  FDSE \select_ln289_1_reg_1449_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[4]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[4] ),
        .S(select_ln289_1_reg_1449));
  FDSE \select_ln289_1_reg_1449_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln289_1_reg_1449[5]_i_2_n_12 ),
        .D(\select_ln289_1_reg_1449[5]_i_3_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[5] ),
        .S(select_ln289_1_reg_1449));
  FDRE \select_ln289_1_reg_1449_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln289_1_reg_1449[6]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_1449_reg_n_12_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h606060066F666666)) 
    \select_ln290_1_reg_1454[0]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[8]),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[15]),
        .I3(\select_ln290_1_reg_1454[5]_i_4_n_12 ),
        .I4(sext_ln39_5_fu_387_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1454[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h0000FF6A)) 
    \select_ln290_1_reg_1454[1]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[10]),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[8]),
        .I3(\select_ln290_1_reg_1454[2]_i_2_n_12 ),
        .I4(\select_ln290_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln290_1_reg_1454[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF6AAA)) 
    \select_ln290_1_reg_1454[2]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[11]),
        .I1(sext_ln39_5_fu_387_p1[10]),
        .I2(sext_ln39_5_fu_387_p1[8]),
        .I3(sext_ln39_5_fu_387_p1[9]),
        .I4(\select_ln290_1_reg_1454[2]_i_2_n_12 ),
        .I5(\select_ln290_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln290_1_reg_1454[2]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln290_1_reg_1454[2]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[14]),
        .I1(\select_ln290_1_reg_1454[5]_i_4_n_12 ),
        .I2(sext_ln39_5_fu_387_p1[15]),
        .O(\select_ln290_1_reg_1454[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h282814147C3C3C3C)) 
    \select_ln290_1_reg_1454[3]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(sext_ln39_5_fu_387_p1[12]),
        .I2(\select_ln290_1_reg_1454[3]_i_2_n_12 ),
        .I3(sext_ln39_5_fu_387_p1[13]),
        .I4(sext_ln39_5_fu_387_p1[14]),
        .I5(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1454[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \select_ln290_1_reg_1454[3]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[10]),
        .I1(sext_ln39_5_fu_387_p1[8]),
        .I2(sext_ln39_5_fu_387_p1[9]),
        .I3(sext_ln39_5_fu_387_p1[11]),
        .O(\select_ln290_1_reg_1454[3]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h28147C3C)) 
    \select_ln290_1_reg_1454[4]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(\select_ln290_1_reg_1454[4]_i_2_n_12 ),
        .I2(sext_ln39_5_fu_387_p1[13]),
        .I3(sext_ln39_5_fu_387_p1[14]),
        .I4(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1454[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln290_1_reg_1454[4]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[11]),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[8]),
        .I3(sext_ln39_5_fu_387_p1[10]),
        .I4(sext_ln39_5_fu_387_p1[12]),
        .O(\select_ln290_1_reg_1454[4]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \select_ln290_1_reg_1454[5]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_5_fu_387_p1[14]),
        .I2(\select_ln290_1_reg_1454[5]_i_4_n_12 ),
        .I3(sext_ln39_5_fu_387_p1[15]),
        .O(select_ln290_1_reg_1454));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln290_1_reg_1454[5]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\select_ln290_1_reg_1454[5]_i_5_n_12 ),
        .O(\select_ln290_1_reg_1454[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8183)) 
    \select_ln290_1_reg_1454[5]_i_3 
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(\select_ln290_1_reg_1454[5]_i_4_n_12 ),
        .I2(sext_ln39_5_fu_387_p1[14]),
        .I3(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1454[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln290_1_reg_1454[5]_i_4 
       (.I0(sext_ln39_5_fu_387_p1[12]),
        .I1(sext_ln39_5_fu_387_p1[10]),
        .I2(sext_ln39_5_fu_387_p1[8]),
        .I3(sext_ln39_5_fu_387_p1[9]),
        .I4(sext_ln39_5_fu_387_p1[11]),
        .I5(sext_ln39_5_fu_387_p1[13]),
        .O(\select_ln290_1_reg_1454[5]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    \select_ln290_1_reg_1454[5]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(sext_ln39_5_fu_387_p1[14]),
        .I2(\select_ln290_1_reg_1454[5]_i_4_n_12 ),
        .I3(sext_ln39_5_fu_387_p1[15]),
        .O(\select_ln290_1_reg_1454[5]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln290_1_reg_1454[6]_i_1 
       (.I0(\select_ln290_1_reg_1454_reg_n_12_[6] ),
        .I1(ap_CS_fsm_state2),
        .O(\select_ln290_1_reg_1454[6]_i_1_n_12 ));
  FDSE \select_ln290_1_reg_1454_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[0]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[0] ),
        .S(select_ln290_1_reg_1454));
  FDSE \select_ln290_1_reg_1454_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[1]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[1] ),
        .S(select_ln290_1_reg_1454));
  FDSE \select_ln290_1_reg_1454_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[2]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[2] ),
        .S(select_ln290_1_reg_1454));
  FDSE \select_ln290_1_reg_1454_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[3]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[3] ),
        .S(select_ln290_1_reg_1454));
  FDSE \select_ln290_1_reg_1454_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[4]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[4] ),
        .S(select_ln290_1_reg_1454));
  FDSE \select_ln290_1_reg_1454_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln290_1_reg_1454[5]_i_2_n_12 ),
        .D(\select_ln290_1_reg_1454[5]_i_3_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[5] ),
        .S(select_ln290_1_reg_1454));
  FDRE \select_ln290_1_reg_1454_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln290_1_reg_1454[6]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_1454_reg_n_12_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF06)) 
    \select_ln291_1_reg_1469[0]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[9]),
        .I1(sext_ln39_6_fu_521_p1[8]),
        .I2(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I3(\select_ln291_1_reg_1469[3]_i_2_n_12 ),
        .I4(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0078)) 
    \select_ln291_1_reg_1469[1]_i_1 
       (.I0(sext_ln39_6_fu_521_p1[8]),
        .I1(sext_ln39_6_fu_521_p1[9]),
        .I2(sext_ln39_6_fu_521_p1[10]),
        .I3(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I4(\select_ln291_1_reg_1469[3]_i_2_n_12 ),
        .I5(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[1]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h0000BAAB)) 
    \select_ln291_1_reg_1469[2]_i_1 
       (.I0(\select_ln291_1_reg_1469[3]_i_2_n_12 ),
        .I1(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I2(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I3(sext_ln39_6_fu_521_p1[11]),
        .I4(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0312)) 
    \select_ln291_1_reg_1469[3]_i_1 
       (.I0(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I1(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I2(sext_ln39_6_fu_521_p1[12]),
        .I3(sext_ln39_6_fu_521_p1[11]),
        .I4(\select_ln291_1_reg_1469[3]_i_2_n_12 ),
        .I5(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hC800000000000000)) 
    \select_ln291_1_reg_1469[3]_i_2 
       (.I0(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .I1(sext_ln39_6_fu_521_p1[12]),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(sext_ln39_6_fu_521_p1[13]),
        .I4(sext_ln39_6_fu_521_p1[14]),
        .I5(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln291_1_reg_1469[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hA888888888888880)) 
    \select_ln291_1_reg_1469[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I2(\select_ln291_1_reg_1469[4]_i_4_n_12 ),
        .I3(sext_ln39_6_fu_521_p1[13]),
        .I4(sext_ln39_6_fu_521_p1[14]),
        .I5(\select_ln291_1_reg_1469[4]_i_5_n_12 ),
        .O(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln291_1_reg_1469[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[4]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln291_1_reg_1469[4]_i_3 
       (.I0(\select_ln291_1_reg_1469[4]_i_7_n_12 ),
        .I1(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[4]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln291_1_reg_1469[4]_i_4 
       (.I0(sext_ln39_6_fu_521_p1[12]),
        .I1(sext_ln39_6_fu_521_p1[11]),
        .O(\select_ln291_1_reg_1469[4]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    \select_ln291_1_reg_1469[4]_i_5 
       (.I0(sext_ln39_6_fu_521_p1[12]),
        .I1(\select_ln289_1_reg_1449[4]_i_2_n_12 ),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(sext_ln39_6_fu_521_p1[10]),
        .I4(sext_ln39_6_fu_521_p1[8]),
        .I5(sext_ln39_6_fu_521_p1[9]),
        .O(\select_ln291_1_reg_1469[4]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8820A0A2A)) 
    \select_ln291_1_reg_1469[4]_i_6 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln291_1_reg_1469[4]_i_5_n_12 ),
        .I2(sext_ln39_6_fu_521_p1[14]),
        .I3(sext_ln39_6_fu_521_p1[13]),
        .I4(\select_ln291_1_reg_1469[4]_i_4_n_12 ),
        .I5(add_ln48_2_fu_505_p2_carry__1_n_18),
        .O(\select_ln291_1_reg_1469[4]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h4433CC334333C333)) 
    \select_ln291_1_reg_1469[4]_i_7 
       (.I0(sext_ln39_6_fu_521_p1[14]),
        .I1(sext_ln39_6_fu_521_p1[13]),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(sext_ln39_6_fu_521_p1[12]),
        .I4(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I5(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .O(\select_ln291_1_reg_1469[4]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    \select_ln291_1_reg_1469[5]_i_1 
       (.I0(select_ln291_1_reg_1469[5]),
        .I1(ap_CS_fsm_state3),
        .I2(\select_ln291_1_reg_1469[4]_i_7_n_12 ),
        .I3(\select_ln291_1_reg_1469[5]_i_2_n_12 ),
        .I4(\select_ln291_1_reg_1469[4]_i_6_n_12 ),
        .O(\select_ln291_1_reg_1469[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hBBFFCC00BFFFC000)) 
    \select_ln291_1_reg_1469[5]_i_2 
       (.I0(add_ln48_2_fu_505_p2_carry__1_n_18),
        .I1(sext_ln39_6_fu_521_p1[12]),
        .I2(sext_ln39_6_fu_521_p1[11]),
        .I3(sext_ln39_6_fu_521_p1[13]),
        .I4(sext_ln39_6_fu_521_p1[14]),
        .I5(\select_ln289_1_reg_1449[5]_i_5_n_12 ),
        .O(\select_ln291_1_reg_1469[5]_i_2_n_12 ));
  FDSE \select_ln291_1_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln291_1_reg_1469[0]_i_1_n_12 ),
        .Q(select_ln291_1_reg_1469[0]),
        .S(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln291_1_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln291_1_reg_1469[1]_i_1_n_12 ),
        .Q(select_ln291_1_reg_1469[1]),
        .S(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln291_1_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln291_1_reg_1469[2]_i_1_n_12 ),
        .Q(select_ln291_1_reg_1469[2]),
        .S(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln291_1_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln291_1_reg_1469[3]_i_1_n_12 ),
        .Q(select_ln291_1_reg_1469[3]),
        .S(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  FDSE \select_ln291_1_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln291_1_reg_1469[4]_i_2_n_12 ),
        .D(\select_ln291_1_reg_1469[4]_i_3_n_12 ),
        .Q(select_ln291_1_reg_1469[4]),
        .S(\select_ln291_1_reg_1469[4]_i_1_n_12 ));
  FDRE \select_ln291_1_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln291_1_reg_1469[5]_i_1_n_12 ),
        .Q(select_ln291_1_reg_1469[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF41)) 
    \select_ln292_1_reg_1474[0]_i_1 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[8]),
        .I3(\select_ln292_1_reg_1474[3]_i_3_n_12 ),
        .I4(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5401)) 
    \select_ln292_1_reg_1474[1]_i_1 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_5_fu_387_p1[8]),
        .I2(sext_ln39_5_fu_387_p1[9]),
        .I3(sext_ln39_5_fu_387_p1[10]),
        .I4(\select_ln292_1_reg_1474[3]_i_3_n_12 ),
        .I5(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0063)) 
    \select_ln292_1_reg_1474[2]_i_1 
       (.I0(sext_ln39_5_fu_387_p1[8]),
        .I1(sext_ln39_5_fu_387_p1[11]),
        .I2(\select_ln292_1_reg_1474[2]_i_2_n_12 ),
        .I3(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I4(\select_ln292_1_reg_1474[3]_i_3_n_12 ),
        .I5(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln292_1_reg_1474[2]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[9]),
        .I1(sext_ln39_5_fu_387_p1[10]),
        .O(\select_ln292_1_reg_1474[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln292_1_reg_1474[3]_i_1 
       (.I0(\select_ln292_1_reg_1474[3]_i_2_n_12 ),
        .I1(\select_ln292_1_reg_1474[3]_i_3_n_12 ),
        .I2(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000CCC93333)) 
    \select_ln292_1_reg_1474[3]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[8]),
        .I1(sext_ln39_5_fu_387_p1[12]),
        .I2(sext_ln39_5_fu_387_p1[9]),
        .I3(sext_ln39_5_fu_387_p1[10]),
        .I4(sext_ln39_5_fu_387_p1[11]),
        .I5(icmp_ln40_9_fu_703_p2_carry_n_18),
        .O(\select_ln292_1_reg_1474[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000040000000080)) 
    \select_ln292_1_reg_1474[3]_i_3 
       (.I0(sext_ln39_5_fu_387_p1[15]),
        .I1(\select_ln292_1_reg_1474[4]_i_4_n_12 ),
        .I2(\select_ln292_1_reg_1474[4]_i_9_n_12 ),
        .I3(sext_ln39_5_fu_387_p1[13]),
        .I4(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I5(sext_ln39_5_fu_387_p1[14]),
        .O(\select_ln292_1_reg_1474[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00008AAA00000000)) 
    \select_ln292_1_reg_1474[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln292_1_reg_1474[4]_i_4_n_12 ),
        .I2(\select_ln292_1_reg_1474[4]_i_5_n_12 ),
        .I3(\select_ln292_1_reg_1474[4]_i_6_n_12 ),
        .I4(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I5(icmp_ln40_9_fu_703_p2_carry_i_1_n_12),
        .O(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln292_1_reg_1474[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln292_1_reg_1474[4]_i_3 
       (.I0(\select_ln292_1_reg_1474[4]_i_8_n_12 ),
        .I1(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[4]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \select_ln292_1_reg_1474[4]_i_4 
       (.I0(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[10]),
        .I3(sext_ln39_5_fu_387_p1[11]),
        .I4(sext_ln39_5_fu_387_p1[8]),
        .I5(sext_ln39_5_fu_387_p1[12]),
        .O(\select_ln292_1_reg_1474[4]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h5555666A)) 
    \select_ln292_1_reg_1474[4]_i_5 
       (.I0(sext_ln39_5_fu_387_p1[13]),
        .I1(sext_ln39_5_fu_387_p1[11]),
        .I2(sext_ln39_5_fu_387_p1[10]),
        .I3(sext_ln39_5_fu_387_p1[9]),
        .I4(sext_ln39_5_fu_387_p1[12]),
        .O(\select_ln292_1_reg_1474[4]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5555555656565656)) 
    \select_ln292_1_reg_1474[4]_i_6 
       (.I0(sext_ln39_5_fu_387_p1[14]),
        .I1(sext_ln39_5_fu_387_p1[13]),
        .I2(sext_ln39_5_fu_387_p1[12]),
        .I3(sext_ln39_5_fu_387_p1[9]),
        .I4(sext_ln39_5_fu_387_p1[10]),
        .I5(sext_ln39_5_fu_387_p1[11]),
        .O(\select_ln292_1_reg_1474[4]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hAAA80A08A2AAAAA8)) 
    \select_ln292_1_reg_1474[4]_i_7 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln40_9_fu_703_p2_carry_i_1_n_12),
        .I2(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I3(\select_ln292_1_reg_1474[4]_i_6_n_12 ),
        .I4(\select_ln292_1_reg_1474[4]_i_5_n_12 ),
        .I5(\select_ln292_1_reg_1474[4]_i_4_n_12 ),
        .O(\select_ln292_1_reg_1474[4]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0230FCCF0310FCCF)) 
    \select_ln292_1_reg_1474[4]_i_8 
       (.I0(sext_ln39_5_fu_387_p1[14]),
        .I1(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I2(sext_ln39_5_fu_387_p1[13]),
        .I3(\select_ln292_1_reg_1474[4]_i_9_n_12 ),
        .I4(\select_ln292_1_reg_1474[4]_i_4_n_12 ),
        .I5(sext_ln39_5_fu_387_p1[15]),
        .O(\select_ln292_1_reg_1474[4]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \select_ln292_1_reg_1474[4]_i_9 
       (.I0(sext_ln39_5_fu_387_p1[12]),
        .I1(sext_ln39_5_fu_387_p1[9]),
        .I2(sext_ln39_5_fu_387_p1[10]),
        .I3(sext_ln39_5_fu_387_p1[11]),
        .O(\select_ln292_1_reg_1474[4]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln292_1_reg_1474[5]_i_1 
       (.I0(select_ln292_1_reg_1474[5]),
        .I1(ap_CS_fsm_state3),
        .I2(\select_ln292_1_reg_1474[5]_i_2_n_12 ),
        .I3(\select_ln292_1_reg_1474[4]_i_8_n_12 ),
        .I4(\select_ln292_1_reg_1474[4]_i_7_n_12 ),
        .O(\select_ln292_1_reg_1474[5]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hD02DDEDDD10DDEDD)) 
    \select_ln292_1_reg_1474[5]_i_2 
       (.I0(sext_ln39_5_fu_387_p1[14]),
        .I1(icmp_ln40_9_fu_703_p2_carry_n_18),
        .I2(sext_ln39_5_fu_387_p1[13]),
        .I3(\select_ln292_1_reg_1474[4]_i_9_n_12 ),
        .I4(\select_ln292_1_reg_1474[4]_i_4_n_12 ),
        .I5(sext_ln39_5_fu_387_p1[15]),
        .O(\select_ln292_1_reg_1474[5]_i_2_n_12 ));
  FDSE \select_ln292_1_reg_1474_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln292_1_reg_1474[0]_i_1_n_12 ),
        .Q(select_ln292_1_reg_1474[0]),
        .S(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln292_1_reg_1474_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln292_1_reg_1474[1]_i_1_n_12 ),
        .Q(select_ln292_1_reg_1474[1]),
        .S(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln292_1_reg_1474_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln292_1_reg_1474[2]_i_1_n_12 ),
        .Q(select_ln292_1_reg_1474[2]),
        .S(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln292_1_reg_1474_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln292_1_reg_1474[3]_i_1_n_12 ),
        .Q(select_ln292_1_reg_1474[3]),
        .S(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  FDSE \select_ln292_1_reg_1474_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln292_1_reg_1474[4]_i_2_n_12 ),
        .D(\select_ln292_1_reg_1474[4]_i_3_n_12 ),
        .Q(select_ln292_1_reg_1474[4]),
        .S(\select_ln292_1_reg_1474[4]_i_1_n_12 ));
  FDRE \select_ln292_1_reg_1474_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln292_1_reg_1474[5]_i_1_n_12 ),
        .Q(select_ln292_1_reg_1474[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1514[0]_i_1 
       (.I0(tmp_4_reg_1494[0]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln294_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln294_1_reg_1514[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1514[1]_i_1 
       (.I0(tmp_4_reg_1494[1]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln294_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln294_1_reg_1514[1]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln294_1_reg_1514[2]_i_1 
       (.I0(tmp_4_reg_1494[2]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(\select_ln294_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln294_1_reg_1514[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAA8)) 
    \select_ln294_1_reg_1514[2]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_4_reg_1494[4]),
        .I2(tmp_4_reg_1494[3]),
        .I3(tmp_4_reg_1494[5]),
        .I4(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I5(tmp_4_reg_1494[6]),
        .O(\select_ln294_1_reg_1514[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hCCCC4444CCCC4440)) 
    \select_ln294_1_reg_1514[3]_i_1 
       (.I0(tmp_4_reg_1494[6]),
        .I1(ap_CS_fsm_state5),
        .I2(tmp_4_reg_1494[4]),
        .I3(tmp_4_reg_1494[3]),
        .I4(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I5(tmp_4_reg_1494[5]),
        .O(\select_ln294_1_reg_1514[3]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln294_1_reg_1514[3]_i_2 
       (.I0(tmp_4_reg_1494[6]),
        .I1(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I2(tmp_4_reg_1494[5]),
        .I3(tmp_4_reg_1494[3]),
        .I4(tmp_4_reg_1494[4]),
        .O(\select_ln294_1_reg_1514[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln294_1_reg_1514[4]_i_1 
       (.I0(select_ln294_1_reg_1514[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\icmp_ln40_12_reg_1489_reg_n_12_[0] ),
        .I3(tmp_4_reg_1494[4]),
        .I4(tmp_4_reg_1494[3]),
        .I5(\select_ln294_1_reg_1514[2]_i_2_n_12 ),
        .O(\select_ln294_1_reg_1514[4]_i_1_n_12 ));
  FDSE \select_ln294_1_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1514[0]_i_1_n_12 ),
        .Q(select_ln294_1_reg_1514[0]),
        .S(\select_ln294_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln294_1_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1514[1]_i_1_n_12 ),
        .Q(select_ln294_1_reg_1514[1]),
        .S(\select_ln294_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln294_1_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1514[2]_i_1_n_12 ),
        .Q(select_ln294_1_reg_1514[2]),
        .S(\select_ln294_1_reg_1514[3]_i_1_n_12 ));
  FDSE \select_ln294_1_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\select_ln294_1_reg_1514[3]_i_2_n_12 ),
        .Q(select_ln294_1_reg_1514[3]),
        .S(\select_ln294_1_reg_1514[3]_i_1_n_12 ));
  FDRE \select_ln294_1_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln294_1_reg_1514[4]_i_1_n_12 ),
        .Q(select_ln294_1_reg_1514[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \select_ln295_1_reg_1499[0]_i_1 
       (.I0(sext_ln39_12_fu_949_p1[9]),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I3(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h0000FF14)) 
    \select_ln295_1_reg_1499[1]_i_1 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_12_fu_949_p1[9]),
        .I2(sext_ln39_12_fu_949_p1[10]),
        .I3(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I4(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[1]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4015)) 
    \select_ln295_1_reg_1499[2]_i_1 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_12_fu_949_p1[10]),
        .I2(sext_ln39_12_fu_949_p1[9]),
        .I3(sext_ln39_12_fu_949_p1[11]),
        .I4(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I5(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[2]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \select_ln295_1_reg_1499[3]_i_1 
       (.I0(\select_ln295_1_reg_1499[3]_i_4_n_12 ),
        .I1(\select_ln295_1_reg_1499[3]_i_5_n_12 ),
        .I2(\select_ln295_1_reg_1499[3]_i_6_n_12 ),
        .I3(ap_CS_fsm_state4),
        .I4(\select_ln295_1_reg_1499[3]_i_7_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h00001555)) 
    \select_ln295_1_reg_1499[3]_i_10 
       (.I0(sext_ln39_12_fu_949_p1[12]),
        .I1(sext_ln39_12_fu_949_p1[10]),
        .I2(sext_ln39_12_fu_949_p1[8]),
        .I3(sext_ln39_12_fu_949_p1[9]),
        .I4(sext_ln39_12_fu_949_p1[11]),
        .O(\select_ln295_1_reg_1499[3]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \select_ln295_1_reg_1499[3]_i_11 
       (.I0(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I1(sext_ln39_12_fu_949_p1[11]),
        .I2(sext_ln39_12_fu_949_p1[9]),
        .I3(sext_ln39_12_fu_949_p1[8]),
        .I4(sext_ln39_12_fu_949_p1[10]),
        .I5(sext_ln39_12_fu_949_p1[12]),
        .O(\select_ln295_1_reg_1499[3]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln295_1_reg_1499[3]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln295_1_reg_1499[3]_i_3 
       (.I0(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I1(\select_ln295_1_reg_1499[3]_i_4_n_12 ),
        .I2(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h0000AA95)) 
    \select_ln295_1_reg_1499[3]_i_4 
       (.I0(sext_ln39_12_fu_949_p1[12]),
        .I1(sext_ln39_12_fu_949_p1[10]),
        .I2(sext_ln39_12_fu_949_p1[9]),
        .I3(sext_ln39_12_fu_949_p1[11]),
        .I4(icmp_ln40_13_fu_959_p2_carry_n_18),
        .O(\select_ln295_1_reg_1499[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h00000BD0FFFFF00F)) 
    \select_ln295_1_reg_1499[3]_i_5 
       (.I0(sext_ln39_12_fu_949_p1[15]),
        .I1(sext_ln39_12_fu_949_p1[14]),
        .I2(\select_ln295_1_reg_1499[3]_i_10_n_12 ),
        .I3(sext_ln39_12_fu_949_p1[13]),
        .I4(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I5(\select_ln295_1_reg_1499[3]_i_11_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h3C3CDF380000F30C)) 
    \select_ln295_1_reg_1499[3]_i_6 
       (.I0(sext_ln39_12_fu_949_p1[15]),
        .I1(\select_ln295_1_reg_1499[3]_i_10_n_12 ),
        .I2(sext_ln39_12_fu_949_p1[13]),
        .I3(sext_ln39_12_fu_949_p1[14]),
        .I4(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I5(\select_ln295_1_reg_1499[3]_i_11_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFF5FF4FFCC4CC5CC)) 
    \select_ln295_1_reg_1499[3]_i_7 
       (.I0(\select_ln295_1_reg_1499[3]_i_11_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(sext_ln39_12_fu_949_p1[14]),
        .I3(\select_ln295_1_reg_1499[3]_i_10_n_12 ),
        .I4(sext_ln39_12_fu_949_p1[13]),
        .I5(sext_ln39_12_fu_949_p1[15]),
        .O(\select_ln295_1_reg_1499[3]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAA8A82A2A2AAA)) 
    \select_ln295_1_reg_1499[3]_i_8 
       (.I0(ap_CS_fsm_state4),
        .I1(\select_ln295_1_reg_1499[3]_i_7_n_12 ),
        .I2(\select_ln295_1_reg_1499[3]_i_6_n_12 ),
        .I3(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I4(\select_ln295_1_reg_1499[3]_i_4_n_12 ),
        .I5(\select_ln295_1_reg_1499[3]_i_5_n_12 ),
        .O(\select_ln295_1_reg_1499[3]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h0000020000200000)) 
    \select_ln295_1_reg_1499[3]_i_9 
       (.I0(\select_ln295_1_reg_1499[3]_i_11_n_12 ),
        .I1(icmp_ln40_13_fu_959_p2_carry_n_18),
        .I2(sext_ln39_12_fu_949_p1[14]),
        .I3(\select_ln295_1_reg_1499[3]_i_10_n_12 ),
        .I4(sext_ln39_12_fu_949_p1[13]),
        .I5(sext_ln39_12_fu_949_p1[15]),
        .O(\select_ln295_1_reg_1499[3]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h00000000EEF011F0)) 
    \select_ln295_1_reg_1499[4]_i_1 
       (.I0(\select_ln295_1_reg_1499[3]_i_9_n_12 ),
        .I1(\select_ln295_1_reg_1499[3]_i_4_n_12 ),
        .I2(select_ln295_1_reg_1499[4]),
        .I3(ap_CS_fsm_state4),
        .I4(\select_ln295_1_reg_1499[3]_i_5_n_12 ),
        .I5(\select_ln295_1_reg_1499[3]_i_8_n_12 ),
        .O(\select_ln295_1_reg_1499[4]_i_1_n_12 ));
  FDSE \select_ln295_1_reg_1499_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln295_1_reg_1499[0]_i_1_n_12 ),
        .Q(select_ln295_1_reg_1499[0]),
        .S(\select_ln295_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln295_1_reg_1499_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln295_1_reg_1499[1]_i_1_n_12 ),
        .Q(select_ln295_1_reg_1499[1]),
        .S(\select_ln295_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln295_1_reg_1499_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln295_1_reg_1499[2]_i_1_n_12 ),
        .Q(select_ln295_1_reg_1499[2]),
        .S(\select_ln295_1_reg_1499[3]_i_1_n_12 ));
  FDSE \select_ln295_1_reg_1499_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln295_1_reg_1499[3]_i_2_n_12 ),
        .D(\select_ln295_1_reg_1499[3]_i_3_n_12 ),
        .Q(select_ln295_1_reg_1499[3]),
        .S(\select_ln295_1_reg_1499[3]_i_1_n_12 ));
  FDRE \select_ln295_1_reg_1499_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln295_1_reg_1499[4]_i_1_n_12 ),
        .Q(select_ln295_1_reg_1499[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln296_1_reg_1539[0]_i_1 
       (.I0(tmp_6_reg_1524[0]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln296_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln296_1_reg_1539[0]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln296_1_reg_1539[1]_i_1 
       (.I0(tmp_6_reg_1524[1]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln296_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln296_1_reg_1539[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \select_ln296_1_reg_1539[2]_i_1 
       (.I0(\select_ln296_1_reg_1539[2]_i_4_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_6_reg_1524[6]),
        .I3(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .O(\select_ln296_1_reg_1539[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln296_1_reg_1539[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln296_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln296_1_reg_1539[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln296_1_reg_1539[2]_i_3 
       (.I0(tmp_6_reg_1524[2]),
        .I1(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I2(\select_ln296_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln296_1_reg_1539[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln296_1_reg_1539[2]_i_4 
       (.I0(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I1(tmp_6_reg_1524[2]),
        .I2(tmp_6_reg_1524[3]),
        .I3(tmp_6_reg_1524[4]),
        .I4(tmp_6_reg_1524[5]),
        .O(\select_ln296_1_reg_1539[2]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \select_ln296_1_reg_1539[2]_i_5 
       (.I0(\select_ln296_1_reg_1539[2]_i_4_n_12 ),
        .I1(tmp_6_reg_1524[6]),
        .I2(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln296_1_reg_1539[2]_i_6_n_12 ),
        .O(\select_ln296_1_reg_1539[2]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \select_ln296_1_reg_1539[2]_i_6 
       (.I0(tmp_6_reg_1524[3]),
        .I1(tmp_6_reg_1524[2]),
        .I2(tmp_6_reg_1524[5]),
        .I3(tmp_6_reg_1524[4]),
        .I4(tmp_6_reg_1524[6]),
        .I5(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .O(\select_ln296_1_reg_1539[2]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln296_1_reg_1539[3]_i_1 
       (.I0(select_ln296_1_reg_1539[3]),
        .I1(ap_CS_fsm_state6),
        .I2(\icmp_ln40_16_reg_1519_reg_n_12_[0] ),
        .I3(tmp_6_reg_1524[3]),
        .I4(tmp_6_reg_1524[2]),
        .I5(\select_ln296_1_reg_1539[2]_i_5_n_12 ),
        .O(\select_ln296_1_reg_1539[3]_i_1_n_12 ));
  FDSE \select_ln296_1_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_1539[0]_i_1_n_12 ),
        .Q(select_ln296_1_reg_1539[0]),
        .S(\select_ln296_1_reg_1539[2]_i_1_n_12 ));
  FDSE \select_ln296_1_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_1539[1]_i_1_n_12 ),
        .Q(select_ln296_1_reg_1539[1]),
        .S(\select_ln296_1_reg_1539[2]_i_1_n_12 ));
  FDSE \select_ln296_1_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_1539[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_1539[2]_i_3_n_12 ),
        .Q(select_ln296_1_reg_1539[2]),
        .S(\select_ln296_1_reg_1539[2]_i_1_n_12 ));
  FDRE \select_ln296_1_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln296_1_reg_1539[3]_i_1_n_12 ),
        .Q(select_ln296_1_reg_1539[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln297_1_reg_1544[0]_i_1 
       (.I0(tmp_7_reg_1534[0]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln297_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln297_1_reg_1544[0]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \select_ln297_1_reg_1544[1]_i_1 
       (.I0(tmp_7_reg_1534[1]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln297_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln297_1_reg_1544[1]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \select_ln297_1_reg_1544[2]_i_1 
       (.I0(\select_ln297_1_reg_1544[2]_i_4_n_12 ),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_7_reg_1534[6]),
        .I3(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .O(\select_ln297_1_reg_1544[2]_i_1_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln297_1_reg_1544[2]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\select_ln297_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln297_1_reg_1544[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln297_1_reg_1544[2]_i_3 
       (.I0(tmp_7_reg_1534[2]),
        .I1(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I2(\select_ln297_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln297_1_reg_1544[2]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln297_1_reg_1544[2]_i_4 
       (.I0(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I1(tmp_7_reg_1534[2]),
        .I2(tmp_7_reg_1534[3]),
        .I3(tmp_7_reg_1534[4]),
        .I4(tmp_7_reg_1534[5]),
        .O(\select_ln297_1_reg_1544[2]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \select_ln297_1_reg_1544[2]_i_5 
       (.I0(\select_ln297_1_reg_1544[2]_i_4_n_12 ),
        .I1(tmp_7_reg_1534[6]),
        .I2(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\select_ln297_1_reg_1544[2]_i_6_n_12 ),
        .O(\select_ln297_1_reg_1544[2]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \select_ln297_1_reg_1544[2]_i_6 
       (.I0(tmp_7_reg_1534[3]),
        .I1(tmp_7_reg_1534[2]),
        .I2(tmp_7_reg_1534[5]),
        .I3(tmp_7_reg_1534[4]),
        .I4(tmp_7_reg_1534[6]),
        .I5(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .O(\select_ln297_1_reg_1544[2]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \select_ln297_1_reg_1544[3]_i_1 
       (.I0(select_ln297_1_reg_1544[3]),
        .I1(ap_CS_fsm_state6),
        .I2(\icmp_ln40_18_reg_1529_reg_n_12_[0] ),
        .I3(tmp_7_reg_1534[3]),
        .I4(tmp_7_reg_1534[2]),
        .I5(\select_ln297_1_reg_1544[2]_i_5_n_12 ),
        .O(\select_ln297_1_reg_1544[3]_i_1_n_12 ));
  FDSE \select_ln297_1_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln297_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln297_1_reg_1544[0]_i_1_n_12 ),
        .Q(select_ln297_1_reg_1544[0]),
        .S(\select_ln297_1_reg_1544[2]_i_1_n_12 ));
  FDSE \select_ln297_1_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln297_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln297_1_reg_1544[1]_i_1_n_12 ),
        .Q(select_ln297_1_reg_1544[1]),
        .S(\select_ln297_1_reg_1544[2]_i_1_n_12 ));
  FDSE \select_ln297_1_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln297_1_reg_1544[2]_i_2_n_12 ),
        .D(\select_ln297_1_reg_1544[2]_i_3_n_12 ),
        .Q(select_ln297_1_reg_1544[2]),
        .S(\select_ln297_1_reg_1544[2]_i_1_n_12 ));
  FDRE \select_ln297_1_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln297_1_reg_1544[3]_i_1_n_12 ),
        .Q(select_ln297_1_reg_1544[3]),
        .R(1'b0));
  CARRY8 sub_ln48_fu_933_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_933_p2_carry_n_12,sub_ln48_fu_933_p2_carry_n_13,sub_ln48_fu_933_p2_carry_n_14,sub_ln48_fu_933_p2_carry_n_15,sub_ln48_fu_933_p2_carry_n_16,sub_ln48_fu_933_p2_carry_n_17,sub_ln48_fu_933_p2_carry_n_18,sub_ln48_fu_933_p2_carry_n_19}),
        .DI({LARc_q0[2:0],1'b0,1'b0,1'b0,sub_ln48_fu_933_p2_carry_i_1_n_12,1'b0}),
        .O(NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED[7:0]),
        .S({sub_ln48_fu_933_p2_carry_i_2_n_12,sub_ln48_fu_933_p2_carry_i_3_n_12,sub_ln48_fu_933_p2_carry_i_4_n_12,sub_ln48_fu_933_p2_carry_i_5_n_12,sub_ln48_fu_933_p2_carry_i_6_n_12,sub_ln48_fu_933_p2_carry_i_7_n_12,LARc_q0[0],1'b0}));
  CARRY8 sub_ln48_fu_933_p2_carry__0
       (.CI(sub_ln48_fu_933_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sub_ln48_fu_933_p2_carry__0_n_12,sub_ln48_fu_933_p2_carry__0_n_13,sub_ln48_fu_933_p2_carry__0_n_14,sub_ln48_fu_933_p2_carry__0_n_15,sub_ln48_fu_933_p2_carry__0_n_16,sub_ln48_fu_933_p2_carry__0_n_17,sub_ln48_fu_933_p2_carry__0_n_18,sub_ln48_fu_933_p2_carry__0_n_19}),
        .DI(LARc_q0[10:3]),
        .O({sext_ln39_12_fu_949_p1[9:8],NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({sub_ln48_fu_933_p2_carry__0_i_1_n_12,sub_ln48_fu_933_p2_carry__0_i_2_n_12,sub_ln48_fu_933_p2_carry__0_i_3_n_12,sub_ln48_fu_933_p2_carry__0_i_4_n_12,sub_ln48_fu_933_p2_carry__0_i_5_n_12,sub_ln48_fu_933_p2_carry__0_i_6_n_12,sub_ln48_fu_933_p2_carry__0_i_7_n_12,sub_ln48_fu_933_p2_carry__0_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_1
       (.I0(LARc_q0[10]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_933_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_2
       (.I0(LARc_q0[9]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_933_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_3
       (.I0(LARc_q0[8]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_933_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_4
       (.I0(LARc_q0[7]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_933_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_5
       (.I0(LARc_q0[6]),
        .I1(LARc_q0[10]),
        .O(sub_ln48_fu_933_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_6
       (.I0(LARc_q0[5]),
        .I1(LARc_q0[9]),
        .O(sub_ln48_fu_933_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_7
       (.I0(LARc_q0[4]),
        .I1(LARc_q0[8]),
        .O(sub_ln48_fu_933_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__0_i_8
       (.I0(LARc_q0[3]),
        .I1(LARc_q0[7]),
        .O(sub_ln48_fu_933_p2_carry__0_i_8_n_12));
  CARRY8 sub_ln48_fu_933_p2_carry__1
       (.CI(sub_ln48_fu_933_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED[7:5],sub_ln48_fu_933_p2_carry__1_n_15,sub_ln48_fu_933_p2_carry__1_n_16,sub_ln48_fu_933_p2_carry__1_n_17,sub_ln48_fu_933_p2_carry__1_n_18,sub_ln48_fu_933_p2_carry__1_n_19}),
        .DI({1'b0,1'b0,1'b0,LARc_q0[14:12],LARc_q0[15],LARc_q0[11]}),
        .O({NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED[7:6],sext_ln39_12_fu_949_p1[15:10]}),
        .S({1'b0,1'b0,1'b1,sub_ln48_fu_933_p2_carry__1_i_1_n_12,sub_ln48_fu_933_p2_carry__1_i_2_n_12,sub_ln48_fu_933_p2_carry__1_i_3_n_12,sub_ln48_fu_933_p2_carry__1_i_4_n_12,sub_ln48_fu_933_p2_carry__1_i_5_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_1
       (.I0(LARc_q0[14]),
        .I1(LARc_q0[15]),
        .O(sub_ln48_fu_933_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_2
       (.I0(LARc_q0[13]),
        .I1(LARc_q0[14]),
        .O(sub_ln48_fu_933_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_3
       (.I0(LARc_q0[12]),
        .I1(LARc_q0[13]),
        .O(sub_ln48_fu_933_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_4
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[12]),
        .O(sub_ln48_fu_933_p2_carry__1_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry__1_i_5
       (.I0(LARc_q0[15]),
        .I1(LARc_q0[11]),
        .O(sub_ln48_fu_933_p2_carry__1_i_5_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_1
       (.I0(LARc_q0[0]),
        .O(sub_ln48_fu_933_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_2
       (.I0(LARc_q0[2]),
        .I1(LARc_q0[6]),
        .O(sub_ln48_fu_933_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_3
       (.I0(LARc_q0[1]),
        .I1(LARc_q0[5]),
        .O(sub_ln48_fu_933_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln48_fu_933_p2_carry_i_4
       (.I0(LARc_q0[0]),
        .I1(LARc_q0[4]),
        .O(sub_ln48_fu_933_p2_carry_i_4_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_5
       (.I0(LARc_q0[3]),
        .O(sub_ln48_fu_933_p2_carry_i_5_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_6
       (.I0(LARc_q0[2]),
        .O(sub_ln48_fu_933_p2_carry_i_6_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln48_fu_933_p2_carry_i_7
       (.I0(LARc_q0[1]),
        .O(sub_ln48_fu_933_p2_carry_i_7_n_12));
  FDRE \tmp_4_reg_1494_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_18),
        .Q(tmp_4_reg_1494[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_17),
        .Q(tmp_4_reg_1494[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_16),
        .Q(tmp_4_reg_1494[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_15),
        .Q(tmp_4_reg_1494[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_14),
        .Q(tmp_4_reg_1494[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mul_16s_15ns_31_1_1_U60_n_13),
        .Q(tmp_4_reg_1494[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1494_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(sum_9_fu_877_p2),
        .Q(tmp_4_reg_1494[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_18),
        .Q(tmp_6_reg_1524[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_17),
        .Q(tmp_6_reg_1524[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_16),
        .Q(tmp_6_reg_1524[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_15),
        .Q(tmp_6_reg_1524[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_14),
        .Q(tmp_6_reg_1524[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U61_n_13),
        .Q(tmp_6_reg_1524[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_1524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_13_fu_1187_p2),
        .Q(tmp_6_reg_1524[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_18),
        .Q(tmp_7_reg_1534[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_17),
        .Q(tmp_7_reg_1534[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_16),
        .Q(tmp_7_reg_1534[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_15),
        .Q(tmp_7_reg_1534[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_14),
        .Q(tmp_7_reg_1534[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_16s_15ns_31_1_1_U62_n_13),
        .Q(tmp_7_reg_1534[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(sum_15_fu_1271_p2),
        .Q(tmp_7_reg_1534[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients
   (B,
    Q,
    and_ln107_reg_1420,
    and_ln107_4_reg_1426,
    or_ln107_reg_1431,
    icmp_ln107_reg_1395,
    CO,
    \LARc_q1[14] ,
    LARc_q1_10_sp_1,
    \LARc_q1[14]_0 ,
    address0,
    \i_fu_148_reg[3]_0 ,
    ce0,
    LARc_d0,
    LARc_q1_5_sp_1,
    LARc_q1_3_sp_1,
    LARc_q1_15_sp_1,
    LARc_we0,
    \ap_CS_fsm_reg[21]_0 ,
    LARc_ce0,
    D,
    \i_fu_78_reg[1] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[21]_1 ,
    LARc_address0,
    \i_fu_148_reg[1]_0 ,
    \i_fu_148_reg[2]_0 ,
    E,
    \ap_CS_fsm_reg[3]_0 ,
    \LARc_q1[5]_0 ,
    LARc_q1_4_sp_1,
    \LARc_q1[10]_0 ,
    \LARc_q1[10]_1 ,
    \LARc_q1[15]_0 ,
    \LARc_q1[3]_0 ,
    \LARc_q1[5]_1 ,
    \LARc_q1[15]_1 ,
    or_ln107_2_fu_722_p2__1,
    \and_ln107_reg_1420_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 ,
    ap_clk,
    icmp_ln172_fu_413_p2,
    and_ln107_fu_595_p2,
    and_ln107_4_fu_631_p2,
    or_ln107_fu_637_p2,
    DI,
    icmp_ln107_fu_419_p2_carry__0_0,
    icmp_ln107_fu_419_p2_carry__1_0,
    S,
    \icmp_ln107_reg_1395_reg[0]_0 ,
    \icmp_ln107_reg_1395_reg[0]_1 ,
    \icmp_ln107_reg_1395_reg[0]_2 ,
    \icmp_ln107_reg_1395_reg[0]_3 ,
    ap_rst,
    LARc_ce0_0,
    grp_Autocorrelation_fu_103_L_ACF_address0,
    ram_reg_bram_1,
    ram_reg_bram_1_0,
    ap_enable_reg_pp0_iter1,
    LARc_d0_0_sp_1,
    \LARc_d0[0]_0 ,
    LARc_d0_1_sp_1,
    \LARc_d0[1]_0 ,
    LARc_q1,
    \LARc_d0[4] ,
    \LARc_d0[4]_0 ,
    LARc_d0_5_sp_1,
    LARc_we1,
    LARc_ce0_1,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[21]_2 ,
    grp_Reflection_coefficients_fu_113_ap_start_reg,
    \LARc_address0[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \LARc_d0[4]_1 ,
    \LARc_d0[4]_2 ,
    \LARc_d0[4]_3 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_1 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_2 ,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_3 ,
    \LARc_d0[5]_INST_0_i_1 ,
    LARc_d0_2_sp_1,
    d0);
  output [1:0]B;
  output [1:0]Q;
  output and_ln107_reg_1420;
  output and_ln107_4_reg_1426;
  output or_ln107_reg_1431;
  output icmp_ln107_reg_1395;
  output [0:0]CO;
  output [0:0]\LARc_q1[14] ;
  output LARc_q1_10_sp_1;
  output [0:0]\LARc_q1[14]_0 ;
  output [0:0]address0;
  output [2:0]\i_fu_148_reg[3]_0 ;
  output ce0;
  output [13:0]LARc_d0;
  output LARc_q1_5_sp_1;
  output LARc_q1_3_sp_1;
  output LARc_q1_15_sp_1;
  output LARc_we0;
  output \ap_CS_fsm_reg[21]_0 ;
  output LARc_ce0;
  output [1:0]D;
  output \i_fu_78_reg[1] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[21]_1 ;
  output [0:0]LARc_address0;
  output \i_fu_148_reg[1]_0 ;
  output \i_fu_148_reg[2]_0 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \LARc_q1[5]_0 ;
  output LARc_q1_4_sp_1;
  output \LARc_q1[10]_0 ;
  output \LARc_q1[10]_1 ;
  output \LARc_q1[15]_0 ;
  output \LARc_q1[3]_0 ;
  output \LARc_q1[5]_1 ;
  output \LARc_q1[15]_1 ;
  output or_ln107_2_fu_722_p2__1;
  output \and_ln107_reg_1420_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [5:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 ;
  input ap_clk;
  input icmp_ln172_fu_413_p2;
  input and_ln107_fu_595_p2;
  input and_ln107_4_fu_631_p2;
  input or_ln107_fu_637_p2;
  input [0:0]DI;
  input [7:0]icmp_ln107_fu_419_p2_carry__0_0;
  input [0:0]icmp_ln107_fu_419_p2_carry__1_0;
  input [7:0]S;
  input [7:0]\icmp_ln107_reg_1395_reg[0]_0 ;
  input [7:0]\icmp_ln107_reg_1395_reg[0]_1 ;
  input [7:0]\icmp_ln107_reg_1395_reg[0]_2 ;
  input [7:0]\icmp_ln107_reg_1395_reg[0]_3 ;
  input ap_rst;
  input [4:0]LARc_ce0_0;
  input [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  input ram_reg_bram_1;
  input [1:0]ram_reg_bram_1_0;
  input ap_enable_reg_pp0_iter1;
  input LARc_d0_0_sp_1;
  input \LARc_d0[0]_0 ;
  input LARc_d0_1_sp_1;
  input \LARc_d0[1]_0 ;
  input [15:0]LARc_q1;
  input [0:0]\LARc_d0[4] ;
  input \LARc_d0[4]_0 ;
  input LARc_d0_5_sp_1;
  input LARc_we1;
  input LARc_ce0_1;
  input ap_enable_reg_pp0_iter0;
  input [1:0]\ap_CS_fsm_reg[21]_2 ;
  input grp_Reflection_coefficients_fu_113_ap_start_reg;
  input [0:0]\LARc_address0[0] ;
  input [3:0]ap_enable_reg_pp0_iter0_reg;
  input \LARc_d0[4]_1 ;
  input \LARc_d0[4]_2 ;
  input \LARc_d0[4]_3 ;
  input [4:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_0 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_1 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_2 ;
  input [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_3 ;
  input \LARc_d0[5]_INST_0_i_1 ;
  input LARc_d0_2_sp_1;
  input [15:0]d0;

  wire [1:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire K_U_n_13;
  wire K_U_n_14;
  wire K_U_n_15;
  wire K_U_n_16;
  wire K_U_n_17;
  wire K_U_n_18;
  wire K_U_n_19;
  wire K_U_n_20;
  wire K_U_n_21;
  wire K_U_n_22;
  wire K_U_n_23;
  wire K_U_n_24;
  wire K_U_n_25;
  wire K_U_n_26;
  wire K_U_n_27;
  wire K_U_n_28;
  wire K_U_n_29;
  wire K_U_n_30;
  wire K_U_n_31;
  wire K_U_n_32;
  wire K_U_n_33;
  wire K_U_n_34;
  wire K_U_n_35;
  wire K_U_n_36;
  wire K_U_n_37;
  wire K_U_n_38;
  wire K_U_n_39;
  wire K_U_n_40;
  wire K_U_n_41;
  wire K_U_n_42;
  wire K_U_n_43;
  wire K_U_n_44;
  wire K_U_n_45;
  wire K_ce0;
  wire [15:0]K_load_reg_1645;
  wire [0:0]LARc_address0;
  wire [0:0]\LARc_address0[0] ;
  wire \LARc_address0[0]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_4_n_12 ;
  wire \LARc_address0[2]_INST_0_i_3_n_12 ;
  wire LARc_ce0;
  wire [4:0]LARc_ce0_0;
  wire LARc_ce0_1;
  wire LARc_ce0_INST_0_i_5_n_12;
  wire LARc_ce0_INST_0_i_6_n_12;
  wire [13:0]LARc_d0;
  wire \LARc_d0[0]_0 ;
  wire \LARc_d0[15]_INST_0_i_1_n_12 ;
  wire \LARc_d0[1]_0 ;
  wire [0:0]\LARc_d0[4] ;
  wire \LARc_d0[4]_0 ;
  wire \LARc_d0[4]_1 ;
  wire \LARc_d0[4]_2 ;
  wire \LARc_d0[4]_3 ;
  wire \LARc_d0[5]_INST_0_i_1 ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_2_sn_1;
  wire LARc_d0_5_sn_1;
  wire [15:0]LARc_q1;
  wire \LARc_q1[10]_0 ;
  wire \LARc_q1[10]_1 ;
  wire [0:0]\LARc_q1[14] ;
  wire [0:0]\LARc_q1[14]_0 ;
  wire \LARc_q1[15]_0 ;
  wire \LARc_q1[15]_1 ;
  wire \LARc_q1[3]_0 ;
  wire \LARc_q1[5]_0 ;
  wire \LARc_q1[5]_1 ;
  wire LARc_q1_10_sn_1;
  wire LARc_q1_15_sn_1;
  wire LARc_q1_3_sn_1;
  wire LARc_q1_4_sn_1;
  wire LARc_q1_5_sn_1;
  wire LARc_we0;
  wire LARc_we1;
  wire P_U_n_12;
  wire P_U_n_18;
  wire P_U_n_19;
  wire P_U_n_20;
  wire P_U_n_21;
  wire P_U_n_22;
  wire P_U_n_23;
  wire P_U_n_24;
  wire P_U_n_25;
  wire P_U_n_26;
  wire P_U_n_27;
  wire P_U_n_28;
  wire P_U_n_29;
  wire P_U_n_30;
  wire P_U_n_31;
  wire P_U_n_32;
  wire P_U_n_33;
  wire P_U_n_34;
  wire P_U_n_35;
  wire P_U_n_36;
  wire P_U_n_37;
  wire P_U_n_38;
  wire P_U_n_39;
  wire P_U_n_40;
  wire P_U_n_41;
  wire P_U_n_42;
  wire P_U_n_43;
  wire P_U_n_44;
  wire P_U_n_45;
  wire P_U_n_46;
  wire P_U_n_47;
  wire P_U_n_48;
  wire P_U_n_49;
  wire P_U_n_50;
  wire P_U_n_51;
  wire P_U_n_52;
  wire P_U_n_53;
  wire P_U_n_54;
  wire P_U_n_55;
  wire P_U_n_56;
  wire P_U_n_57;
  wire P_U_n_58;
  wire P_U_n_59;
  wire P_U_n_60;
  wire P_U_n_61;
  wire P_U_n_62;
  wire P_U_n_63;
  wire P_U_n_64;
  wire P_U_n_65;
  wire P_U_n_66;
  wire P_ce0;
  wire [15:0]P_load_1_reg_1657;
  wire [15:0]P_load_reg_1569;
  wire [1:0]Q;
  wire [7:0]S;
  wire [3:0]add_ln191_fu_794_p2;
  wire [3:0]add_ln197_fu_819_p2;
  wire [2:0]add_ln204_1_fu_867_p2;
  wire [2:0]add_ln204_1_reg_1543;
  wire [3:0]add_ln204_3_fu_1123_p2;
  wire [3:0]add_ln204_fu_1112_p2;
  wire [3:0]add_ln210_fu_978_p2;
  wire [3:0]add_ln232_reg_1635;
  wire [15:0]add_ln39_2_fu_1193_p2;
  wire add_ln39_2_fu_1193_p2_carry__0_n_13;
  wire add_ln39_2_fu_1193_p2_carry__0_n_14;
  wire add_ln39_2_fu_1193_p2_carry__0_n_15;
  wire add_ln39_2_fu_1193_p2_carry__0_n_16;
  wire add_ln39_2_fu_1193_p2_carry__0_n_17;
  wire add_ln39_2_fu_1193_p2_carry__0_n_18;
  wire add_ln39_2_fu_1193_p2_carry__0_n_19;
  wire add_ln39_2_fu_1193_p2_carry_n_12;
  wire add_ln39_2_fu_1193_p2_carry_n_13;
  wire add_ln39_2_fu_1193_p2_carry_n_14;
  wire add_ln39_2_fu_1193_p2_carry_n_15;
  wire add_ln39_2_fu_1193_p2_carry_n_16;
  wire add_ln39_2_fu_1193_p2_carry_n_17;
  wire add_ln39_2_fu_1193_p2_carry_n_18;
  wire add_ln39_2_fu_1193_p2_carry_n_19;
  wire [15:0]add_ln39_4_fu_1280_p2;
  wire add_ln39_4_fu_1280_p2_carry__0_n_13;
  wire add_ln39_4_fu_1280_p2_carry__0_n_14;
  wire add_ln39_4_fu_1280_p2_carry__0_n_15;
  wire add_ln39_4_fu_1280_p2_carry__0_n_16;
  wire add_ln39_4_fu_1280_p2_carry__0_n_17;
  wire add_ln39_4_fu_1280_p2_carry__0_n_18;
  wire add_ln39_4_fu_1280_p2_carry__0_n_19;
  wire add_ln39_4_fu_1280_p2_carry_n_12;
  wire add_ln39_4_fu_1280_p2_carry_n_13;
  wire add_ln39_4_fu_1280_p2_carry_n_14;
  wire add_ln39_4_fu_1280_p2_carry_n_15;
  wire add_ln39_4_fu_1280_p2_carry_n_16;
  wire add_ln39_4_fu_1280_p2_carry_n_17;
  wire add_ln39_4_fu_1280_p2_carry_n_18;
  wire add_ln39_4_fu_1280_p2_carry_n_19;
  wire [15:0]add_ln39_fu_1031_p2;
  wire add_ln39_fu_1031_p2_carry__0_n_13;
  wire add_ln39_fu_1031_p2_carry__0_n_14;
  wire add_ln39_fu_1031_p2_carry__0_n_15;
  wire add_ln39_fu_1031_p2_carry__0_n_16;
  wire add_ln39_fu_1031_p2_carry__0_n_17;
  wire add_ln39_fu_1031_p2_carry__0_n_18;
  wire add_ln39_fu_1031_p2_carry__0_n_19;
  wire add_ln39_fu_1031_p2_carry_n_12;
  wire add_ln39_fu_1031_p2_carry_n_13;
  wire add_ln39_fu_1031_p2_carry_n_14;
  wire add_ln39_fu_1031_p2_carry_n_15;
  wire add_ln39_fu_1031_p2_carry_n_16;
  wire add_ln39_fu_1031_p2_carry_n_17;
  wire add_ln39_fu_1031_p2_carry_n_18;
  wire add_ln39_fu_1031_p2_carry_n_19;
  wire [0:0]address0;
  wire and_ln107_4_fu_631_p2;
  wire and_ln107_4_reg_1426;
  wire and_ln107_fu_595_p2;
  wire and_ln107_reg_1420;
  wire \and_ln107_reg_1420_reg[0]_0 ;
  wire \ap_CS_fsm[12]_i_3_n_12 ;
  wire \ap_CS_fsm[12]_i_4_n_12 ;
  wire \ap_CS_fsm[17]_i_2_n_12 ;
  wire \ap_CS_fsm[1]_i_2_n_12 ;
  wire \ap_CS_fsm[1]_i_3_n_12 ;
  wire \ap_CS_fsm[1]_i_4_n_12 ;
  wire \ap_CS_fsm[1]_i_5_n_12 ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[21]_1 ;
  wire [1:0]\ap_CS_fsm_reg[21]_2 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg_n_12_[14] ;
  wire \ap_CS_fsm_reg_n_12_[18] ;
  wire \ap_CS_fsm_reg_n_12_[19] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm111_out;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [3:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ce0;
  wire [15:0]d0;
  wire [3:0]data1;
  wire [0:0]grp_Autocorrelation_fu_103_L_ACF_address0;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg;
  wire grp_fu_1352_ce;
  wire [3:0]grp_fu_400_p2;
  wire [0:0]grp_gsm_div_fu_389_ap_return;
  wire grp_gsm_div_fu_389_ap_start_reg;
  wire grp_gsm_div_fu_389_n_45;
  wire grp_gsm_div_fu_389_n_49;
  wire [3:0]i_1_fu_152_reg;
  wire \i_2_fu_156[3]_i_1_n_12 ;
  wire [3:0]i_2_fu_156_reg;
  wire [3:0]i_5_fu_164_reg;
  wire i_fu_14802_out;
  wire [2:2]i_fu_148_reg;
  wire \i_fu_148_reg[1]_0 ;
  wire \i_fu_148_reg[2]_0 ;
  wire [2:0]\i_fu_148_reg[3]_0 ;
  wire \i_fu_78_reg[1] ;
  wire [7:0]icmp_ln107_fu_419_p2_carry__0_0;
  wire icmp_ln107_fu_419_p2_carry__0_n_12;
  wire icmp_ln107_fu_419_p2_carry__0_n_13;
  wire icmp_ln107_fu_419_p2_carry__0_n_14;
  wire icmp_ln107_fu_419_p2_carry__0_n_15;
  wire icmp_ln107_fu_419_p2_carry__0_n_16;
  wire icmp_ln107_fu_419_p2_carry__0_n_17;
  wire icmp_ln107_fu_419_p2_carry__0_n_18;
  wire icmp_ln107_fu_419_p2_carry__0_n_19;
  wire [0:0]icmp_ln107_fu_419_p2_carry__1_0;
  wire icmp_ln107_fu_419_p2_carry__1_n_12;
  wire icmp_ln107_fu_419_p2_carry__1_n_13;
  wire icmp_ln107_fu_419_p2_carry__1_n_14;
  wire icmp_ln107_fu_419_p2_carry__1_n_15;
  wire icmp_ln107_fu_419_p2_carry__1_n_16;
  wire icmp_ln107_fu_419_p2_carry__1_n_17;
  wire icmp_ln107_fu_419_p2_carry__1_n_18;
  wire icmp_ln107_fu_419_p2_carry__1_n_19;
  wire icmp_ln107_fu_419_p2_carry__2_n_13;
  wire icmp_ln107_fu_419_p2_carry__2_n_14;
  wire icmp_ln107_fu_419_p2_carry__2_n_15;
  wire icmp_ln107_fu_419_p2_carry__2_n_16;
  wire icmp_ln107_fu_419_p2_carry__2_n_17;
  wire icmp_ln107_fu_419_p2_carry__2_n_18;
  wire icmp_ln107_fu_419_p2_carry__2_n_19;
  wire icmp_ln107_fu_419_p2_carry_n_12;
  wire icmp_ln107_fu_419_p2_carry_n_13;
  wire icmp_ln107_fu_419_p2_carry_n_14;
  wire icmp_ln107_fu_419_p2_carry_n_15;
  wire icmp_ln107_fu_419_p2_carry_n_16;
  wire icmp_ln107_fu_419_p2_carry_n_17;
  wire icmp_ln107_fu_419_p2_carry_n_18;
  wire icmp_ln107_fu_419_p2_carry_n_19;
  wire icmp_ln107_reg_1395;
  wire [7:0]\icmp_ln107_reg_1395_reg[0]_0 ;
  wire [7:0]\icmp_ln107_reg_1395_reg[0]_1 ;
  wire [7:0]\icmp_ln107_reg_1395_reg[0]_2 ;
  wire [7:0]\icmp_ln107_reg_1395_reg[0]_3 ;
  wire icmp_ln172_fu_413_p2;
  wire \icmp_ln172_reg_1391_reg_n_12_[0] ;
  wire icmp_ln204_fu_861_p2;
  wire icmp_ln204_reg_1539;
  wire icmp_ln208_fu_912_p2;
  wire icmp_ln208_fu_912_p2_carry_n_13;
  wire icmp_ln208_fu_912_p2_carry_n_14;
  wire icmp_ln208_fu_912_p2_carry_n_15;
  wire icmp_ln208_fu_912_p2_carry_n_16;
  wire icmp_ln208_fu_912_p2_carry_n_17;
  wire icmp_ln208_fu_912_p2_carry_n_18;
  wire icmp_ln208_fu_912_p2_carry_n_19;
  wire \icmp_ln208_reg_1576_reg_n_12_[0] ;
  wire icmp_ln219_fu_926_p2_carry_n_12;
  wire icmp_ln219_fu_926_p2_carry_n_13;
  wire icmp_ln219_fu_926_p2_carry_n_14;
  wire icmp_ln219_fu_926_p2_carry_n_15;
  wire icmp_ln219_fu_926_p2_carry_n_16;
  wire icmp_ln219_fu_926_p2_carry_n_17;
  wire icmp_ln219_fu_926_p2_carry_n_18;
  wire icmp_ln219_fu_926_p2_carry_n_19;
  wire icmp_ln40_2_fu_1204_p2;
  wire icmp_ln40_2_fu_1204_p2_carry_n_19;
  wire icmp_ln40_4_fu_1291_p2;
  wire icmp_ln40_4_fu_1291_p2_carry_n_19;
  wire icmp_ln40_fu_1042_p2;
  wire icmp_ln40_fu_1042_p2_carry_n_19;
  wire \icmp_ln55_1_reg_1602[0]_i_1_n_12 ;
  wire \icmp_ln55_1_reg_1602[0]_i_2_n_12 ;
  wire \icmp_ln55_1_reg_1602[0]_i_3_n_12 ;
  wire \icmp_ln55_1_reg_1602[0]_i_4_n_12 ;
  wire \icmp_ln55_1_reg_1602[0]_i_5_n_12 ;
  wire \icmp_ln55_1_reg_1602_reg_n_12_[0] ;
  wire \icmp_ln55_reg_1595_reg_n_12_[0] ;
  wire idx101_fu_1760;
  wire \idx101_fu_176[3]_i_2_n_12 ;
  wire [3:0]idx101_fu_176_reg;
  wire \idx_fu_160[2]_i_1_n_12 ;
  wire \idx_fu_160_reg_n_12_[0] ;
  wire \idx_fu_160_reg_n_12_[1] ;
  wire \idx_fu_160_reg_n_12_[2] ;
  wire \indvars_iv3_fu_172[1]_i_1_n_12 ;
  wire [3:0]indvars_iv3_fu_172_reg;
  wire [3:0]m_reg_378;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_12;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_13;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U52_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_12;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_13;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_63;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_64;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_65;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_66;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_67;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_68;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_69;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_70;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_71;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_72;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_73;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_74;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_75;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_76;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_77;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_78;
  wire mac_muladd_16s_16s_15ns_31_4_1_U53_n_79;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_12;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_14;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_15;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_16;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_17;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_18;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_19;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_20;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_21;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_22;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_23;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_24;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_25;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_26;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_27;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_28;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_29;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_30;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_31;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_32;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_33;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_34;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_35;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_36;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_37;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_38;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_39;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_40;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_41;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_42;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_43;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_44;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_45;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_46;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_47;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_48;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_49;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_50;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_51;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_52;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_53;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_54;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_55;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_56;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_57;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_58;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_59;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_60;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_61;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_62;
  wire mac_muladd_16s_16s_15ns_31_4_1_U54_n_63;
  wire or_ln107_2_fu_722_p2__1;
  wire or_ln107_fu_637_p2;
  wire or_ln107_reg_1431;
  wire [15:0]q0;
  wire [15:0]q00_1;
  wire ram_reg_bram_0_i_86_n_12;
  wire ram_reg_bram_1;
  wire [1:0]ram_reg_bram_1_0;
  wire [15:1]sel0;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_0 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_1 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_2 ;
  wire [0:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_3 ;
  wire [5:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 ;
  wire [4:0]\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 ;
  wire [0:0]sh_prom_cast_cast_cast_fu_735_p1;
  wire [16:15]sum_1_fu_1198_p2;
  wire [14:14]sum_1_fu_1198_p2__0;
  wire sum_1_fu_1198_p2_carry__0_n_12;
  wire sum_1_fu_1198_p2_carry__0_n_13;
  wire sum_1_fu_1198_p2_carry__0_n_14;
  wire sum_1_fu_1198_p2_carry__0_n_15;
  wire sum_1_fu_1198_p2_carry__0_n_16;
  wire sum_1_fu_1198_p2_carry__0_n_17;
  wire sum_1_fu_1198_p2_carry__0_n_18;
  wire sum_1_fu_1198_p2_carry__0_n_19;
  wire sum_1_fu_1198_p2_carry_n_12;
  wire sum_1_fu_1198_p2_carry_n_13;
  wire sum_1_fu_1198_p2_carry_n_14;
  wire sum_1_fu_1198_p2_carry_n_15;
  wire sum_1_fu_1198_p2_carry_n_16;
  wire sum_1_fu_1198_p2_carry_n_17;
  wire sum_1_fu_1198_p2_carry_n_18;
  wire sum_1_fu_1198_p2_carry_n_19;
  wire [16:15]sum_2_fu_1285_p2;
  wire [14:14]sum_2_fu_1285_p2__0;
  wire sum_2_fu_1285_p2_carry__0_n_12;
  wire sum_2_fu_1285_p2_carry__0_n_13;
  wire sum_2_fu_1285_p2_carry__0_n_14;
  wire sum_2_fu_1285_p2_carry__0_n_15;
  wire sum_2_fu_1285_p2_carry__0_n_16;
  wire sum_2_fu_1285_p2_carry__0_n_17;
  wire sum_2_fu_1285_p2_carry__0_n_18;
  wire sum_2_fu_1285_p2_carry__0_n_19;
  wire sum_2_fu_1285_p2_carry_n_12;
  wire sum_2_fu_1285_p2_carry_n_13;
  wire sum_2_fu_1285_p2_carry_n_14;
  wire sum_2_fu_1285_p2_carry_n_15;
  wire sum_2_fu_1285_p2_carry_n_16;
  wire sum_2_fu_1285_p2_carry_n_17;
  wire sum_2_fu_1285_p2_carry_n_18;
  wire sum_2_fu_1285_p2_carry_n_19;
  wire [16:14]sum_fu_1036_p2;
  wire sum_fu_1036_p2_carry__0_n_12;
  wire sum_fu_1036_p2_carry__0_n_13;
  wire sum_fu_1036_p2_carry__0_n_14;
  wire sum_fu_1036_p2_carry__0_n_15;
  wire sum_fu_1036_p2_carry__0_n_16;
  wire sum_fu_1036_p2_carry__0_n_17;
  wire sum_fu_1036_p2_carry__0_n_18;
  wire sum_fu_1036_p2_carry__0_n_19;
  wire sum_fu_1036_p2_carry_n_12;
  wire sum_fu_1036_p2_carry_n_13;
  wire sum_fu_1036_p2_carry_n_14;
  wire sum_fu_1036_p2_carry_n_15;
  wire sum_fu_1036_p2_carry_n_16;
  wire sum_fu_1036_p2_carry_n_17;
  wire sum_fu_1036_p2_carry_n_18;
  wire sum_fu_1036_p2_carry_n_19;
  wire [15:0]temp_1_reg_1553;
  wire [14:0]temp_2_reg_368;
  wire [2:0]trunc_ln204_reg_1587;
  wire [0:0]zext_ln107_fu_718_p1;
  wire \zext_ln184_reg_1445_reg_n_12_[0] ;
  wire \zext_ln184_reg_1445_reg_n_12_[1] ;
  wire \zext_ln184_reg_1445_reg_n_12_[2] ;
  wire \zext_ln184_reg_1445_reg_n_12_[3] ;
  wire [3:0]zext_ln191_reg_1465_reg;
  wire [3:0]zext_ln197_reg_1485_reg;
  wire \zext_ln204_reg_1548_reg_n_12_[0] ;
  wire \zext_ln204_reg_1548_reg_n_12_[1] ;
  wire \zext_ln204_reg_1548_reg_n_12_[2] ;
  wire [3:0]zext_ln229_reg_1625_reg;
  wire [7:7]NLW_add_ln39_2_fu_1193_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_4_fu_1280_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln39_fu_1031_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_419_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_419_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_419_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_419_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln208_fu_912_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln219_fu_926_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_2_fu_1204_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_2_fu_1204_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_4_fu_1291_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_4_fu_1291_p2_carry_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_1042_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_1042_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sum_1_fu_1198_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_1_fu_1198_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_2_fu_1285_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_2_fu_1285_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_sum_fu_1036_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_fu_1036_p2_carry__0_O_UNCONNECTED;

  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_2_sn_1 = LARc_d0_2_sp_1;
  assign LARc_d0_5_sn_1 = LARc_d0_5_sp_1;
  assign LARc_q1_10_sp_1 = LARc_q1_10_sn_1;
  assign LARc_q1_15_sp_1 = LARc_q1_15_sn_1;
  assign LARc_q1_3_sp_1 = LARc_q1_3_sn_1;
  assign LARc_q1_4_sp_1 = LARc_q1_4_sn_1;
  assign LARc_q1_5_sp_1 = LARc_q1_5_sn_1;
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W ACF_U
       (.Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[0]_0 (i_2_fu_156_reg),
        .\q0_reg[0]_1 (i_1_fu_152_reg),
        .\q0_reg[0]_2 ({\zext_ln184_reg_1445_reg_n_12_[3] ,\zext_ln184_reg_1445_reg_n_12_[2] ,\zext_ln184_reg_1445_reg_n_12_[1] ,\zext_ln184_reg_1445_reg_n_12_[0] }),
        .\q0_reg[15]_0 (q0));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 K_U
       (.E(K_ce0),
        .\P_load_1_reg_1657_reg[3] (K_U_n_13),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state7}),
        .add_ln39_4_fu_1280_p2_carry_i_9_0(P_load_1_reg_1657),
        .add_ln39_4_fu_1280_p2_carry_i_9_1(\icmp_ln55_reg_1595_reg_n_12_[0] ),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U54_n_16,mac_muladd_16s_16s_15ns_31_4_1_U54_n_17,mac_muladd_16s_16s_15ns_31_4_1_U54_n_18,mac_muladd_16s_16s_15ns_31_4_1_U54_n_19,mac_muladd_16s_16s_15ns_31_4_1_U54_n_20,mac_muladd_16s_16s_15ns_31_4_1_U54_n_21,mac_muladd_16s_16s_15ns_31_4_1_U54_n_22,mac_muladd_16s_16s_15ns_31_4_1_U54_n_23,mac_muladd_16s_16s_15ns_31_4_1_U54_n_24,mac_muladd_16s_16s_15ns_31_4_1_U54_n_25,mac_muladd_16s_16s_15ns_31_4_1_U54_n_26,mac_muladd_16s_16s_15ns_31_4_1_U54_n_27,mac_muladd_16s_16s_15ns_31_4_1_U54_n_28,mac_muladd_16s_16s_15ns_31_4_1_U54_n_29,mac_muladd_16s_16s_15ns_31_4_1_U54_n_30,mac_muladd_16s_16s_15ns_31_4_1_U54_n_31}),
        .q00({K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28,K_U_n_29}),
        .\q0_reg[0]_0 (m_reg_378),
        .\q0_reg[0]_1 (zext_ln191_reg_1465_reg),
        .\q0_reg[15]_0 ({K_U_n_30,K_U_n_31,K_U_n_32,K_U_n_33,K_U_n_34,K_U_n_35,K_U_n_36,K_U_n_37,K_U_n_38,K_U_n_39,K_U_n_40,K_U_n_41,K_U_n_42,K_U_n_43,K_U_n_44,K_U_n_45}),
        .zext_ln229_reg_1625_reg(zext_ln229_reg_1625_reg));
  FDRE \K_load_reg_1645_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_45),
        .Q(K_load_reg_1645[0]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_35),
        .Q(K_load_reg_1645[10]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_34),
        .Q(K_load_reg_1645[11]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_33),
        .Q(K_load_reg_1645[12]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_32),
        .Q(K_load_reg_1645[13]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_31),
        .Q(K_load_reg_1645[14]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_30),
        .Q(K_load_reg_1645[15]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_44),
        .Q(K_load_reg_1645[1]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_43),
        .Q(K_load_reg_1645[2]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_42),
        .Q(K_load_reg_1645[3]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_41),
        .Q(K_load_reg_1645[4]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_40),
        .Q(K_load_reg_1645[5]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_39),
        .Q(K_load_reg_1645[6]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_38),
        .Q(K_load_reg_1645[7]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_37),
        .Q(K_load_reg_1645[8]),
        .R(1'b0));
  FDRE \K_load_reg_1645_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(K_U_n_36),
        .Q(K_load_reg_1645[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \LARc_address0[0]_INST_0 
       (.I0(\LARc_address0[0] ),
        .I1(LARc_ce0_0[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(LARc_ce0_0[4]),
        .I4(\LARc_address0[0]_INST_0_i_1_n_12 ),
        .O(LARc_address0));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \LARc_address0[0]_INST_0_i_1 
       (.I0(\i_fu_148_reg[3]_0 [0]),
        .I1(ap_CS_fsm_state22),
        .I2(idx101_fu_176_reg[0]),
        .I3(trunc_ln204_reg_1587[0]),
        .I4(\idx101_fu_176[3]_i_2_n_12 ),
        .I5(\zext_ln204_reg_1548_reg_n_12_[0] ),
        .O(\LARc_address0[0]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[1]_INST_0_i_2 
       (.I0(\i_fu_148_reg[3]_0 [1]),
        .I1(ap_CS_fsm_state22),
        .I2(\LARc_address0[1]_INST_0_i_4_n_12 ),
        .I3(\idx101_fu_176[3]_i_2_n_12 ),
        .I4(\zext_ln204_reg_1548_reg_n_12_[1] ),
        .O(\i_fu_148_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \LARc_address0[1]_INST_0_i_4 
       (.I0(trunc_ln204_reg_1587[0]),
        .I1(idx101_fu_176_reg[0]),
        .I2(trunc_ln204_reg_1587[1]),
        .I3(idx101_fu_176_reg[1]),
        .O(\LARc_address0[1]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_address0[2]_INST_0_i_2 
       (.I0(i_fu_148_reg),
        .I1(ap_CS_fsm_state22),
        .I2(\LARc_address0[2]_INST_0_i_3_n_12 ),
        .I3(\idx101_fu_176[3]_i_2_n_12 ),
        .I4(\zext_ln204_reg_1548_reg_n_12_[2] ),
        .O(\i_fu_148_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hEA80157F157FEA80)) 
    \LARc_address0[2]_INST_0_i_3 
       (.I0(idx101_fu_176_reg[1]),
        .I1(idx101_fu_176_reg[0]),
        .I2(trunc_ln204_reg_1587[0]),
        .I3(trunc_ln204_reg_1587[1]),
        .I4(trunc_ln204_reg_1587[2]),
        .I5(idx101_fu_176_reg[2]),
        .O(\LARc_address0[2]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000BE0000000000)) 
    LARc_ce0_INST_0_i_5
       (.I0(LARc_ce0_INST_0_i_6_n_12),
        .I1(indvars_iv3_fu_172_reg[3]),
        .I2(idx101_fu_176_reg[3]),
        .I3(\icmp_ln208_reg_1576_reg_n_12_[0] ),
        .I4(\icmp_ln172_reg_1391_reg_n_12_[0] ),
        .I5(icmp_ln204_reg_1539),
        .O(LARc_ce0_INST_0_i_5_n_12));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    LARc_ce0_INST_0_i_6
       (.I0(idx101_fu_176_reg[0]),
        .I1(indvars_iv3_fu_172_reg[0]),
        .I2(indvars_iv3_fu_172_reg[1]),
        .I3(idx101_fu_176_reg[1]),
        .I4(indvars_iv3_fu_172_reg[2]),
        .I5(idx101_fu_176_reg[2]),
        .O(LARc_ce0_INST_0_i_6_n_12));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \LARc_d0[15]_INST_0_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(LARc_ce0_0[3]),
        .I2(LARc_ce0_0[4]),
        .I3(ap_CS_fsm_state22),
        .I4(\idx101_fu_176[3]_i_2_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[6]_INST_0_i_6 
       (.I0(\idx101_fu_176[3]_i_2_n_12 ),
        .I1(ap_CS_fsm_state22),
        .I2(LARc_ce0_0[4]),
        .O(\ap_CS_fsm_reg[21]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    LARc_we0_INST_0_i_1
       (.I0(ap_CS_fsm_state22),
        .I1(\i_fu_148_reg[3]_0 [0]),
        .I2(\i_fu_148_reg[3]_0 [1]),
        .I3(i_fu_148_reg),
        .I4(\i_fu_148_reg[3]_0 [2]),
        .O(\ap_CS_fsm_reg[21]_0 ));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 P_U
       (.CO(icmp_ln208_fu_912_p2),
        .D(data1[3:1]),
        .DI({P_U_n_19,P_U_n_20,P_U_n_21,P_U_n_22,P_U_n_23,P_U_n_24,P_U_n_25,P_U_n_26}),
        .E(P_ce0),
        .\K_load_reg_1645_reg[3] (P_U_n_18),
        .Q(m_reg_378),
        .S({P_U_n_43,P_U_n_44,P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50}),
        .SR(idx101_fu_1760),
        .add_ln39_2_fu_1193_p2_carry_i_9_0(K_load_reg_1645),
        .add_ln39_2_fu_1193_p2_carry_i_9_1(\icmp_ln55_reg_1595_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[11] (P_U_n_57),
        .\ap_CS_fsm_reg[9] (P_U_n_12),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U53_n_12,mac_muladd_16s_16s_15ns_31_4_1_U53_n_13,mac_muladd_16s_16s_15ns_31_4_1_U53_n_14,mac_muladd_16s_16s_15ns_31_4_1_U53_n_15,mac_muladd_16s_16s_15ns_31_4_1_U52_n_15,mac_muladd_16s_16s_15ns_31_4_1_U53_n_16,mac_muladd_16s_16s_15ns_31_4_1_U52_n_16,mac_muladd_16s_16s_15ns_31_4_1_U53_n_17,mac_muladd_16s_16s_15ns_31_4_1_U53_n_18,mac_muladd_16s_16s_15ns_31_4_1_U53_n_19,mac_muladd_16s_16s_15ns_31_4_1_U52_n_17,mac_muladd_16s_16s_15ns_31_4_1_U52_n_18,mac_muladd_16s_16s_15ns_31_4_1_U53_n_20,mac_muladd_16s_16s_15ns_31_4_1_U53_n_21,mac_muladd_16s_16s_15ns_31_4_1_U53_n_22,mac_muladd_16s_16s_15ns_31_4_1_U53_n_23}),
        .grp_gsm_div_fu_389_ap_start_reg(grp_gsm_div_fu_389_ap_start_reg),
        .grp_gsm_div_fu_389_ap_start_reg_reg(grp_gsm_div_fu_389_n_45),
        .q00(q00_1),
        .\q0_reg[0]_0 (zext_ln197_reg_1485_reg),
        .\q0_reg[13]_0 (P_U_n_55),
        .\q0_reg[13]_1 (P_U_n_56),
        .\q0_reg[14]_0 (P_U_n_58),
        .\q0_reg[14]_1 (P_U_n_59),
        .\q0_reg[14]_2 (P_U_n_60),
        .\q0_reg[14]_3 (P_U_n_61),
        .\q0_reg[14]_4 (P_U_n_62),
        .\q0_reg[14]_5 (P_U_n_63),
        .\q0_reg[14]_6 (P_U_n_64),
        .\q0_reg[14]_7 (P_U_n_65),
        .\q0_reg[14]_8 (P_U_n_66),
        .\q0_reg[15]_0 ({P_U_n_27,P_U_n_28,P_U_n_29,P_U_n_30,P_U_n_31,P_U_n_32,P_U_n_33,P_U_n_34,P_U_n_35,P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42}),
        .\q0_reg[15]_1 ({ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\q0_reg[3]_0 (P_U_n_51),
        .\q0_reg[4]_0 (P_U_n_52),
        .\q0_reg[8]_0 (P_U_n_53),
        .\q0_reg[9]_0 (P_U_n_54),
        .temp_2_reg_368(temp_2_reg_368),
        .zext_ln229_reg_1625_reg(zext_ln229_reg_1625_reg));
  FDRE \P_load_1_reg_1657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_42),
        .Q(P_load_1_reg_1657[0]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_32),
        .Q(P_load_1_reg_1657[10]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_31),
        .Q(P_load_1_reg_1657[11]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_30),
        .Q(P_load_1_reg_1657[12]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_29),
        .Q(P_load_1_reg_1657[13]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_28),
        .Q(P_load_1_reg_1657[14]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_27),
        .Q(P_load_1_reg_1657[15]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_41),
        .Q(P_load_1_reg_1657[1]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_40),
        .Q(P_load_1_reg_1657[2]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_39),
        .Q(P_load_1_reg_1657[3]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_38),
        .Q(P_load_1_reg_1657[4]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_37),
        .Q(P_load_1_reg_1657[5]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_36),
        .Q(P_load_1_reg_1657[6]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_35),
        .Q(P_load_1_reg_1657[7]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_34),
        .Q(P_load_1_reg_1657[8]),
        .R(1'b0));
  FDRE \P_load_1_reg_1657_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(P_U_n_33),
        .Q(P_load_1_reg_1657[9]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_42),
        .Q(P_load_reg_1569[0]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_32),
        .Q(P_load_reg_1569[10]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_31),
        .Q(P_load_reg_1569[11]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_30),
        .Q(P_load_reg_1569[12]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_29),
        .Q(P_load_reg_1569[13]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_28),
        .Q(P_load_reg_1569[14]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_27),
        .Q(P_load_reg_1569[15]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_41),
        .Q(P_load_reg_1569[1]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_40),
        .Q(P_load_reg_1569[2]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_39),
        .Q(P_load_reg_1569[3]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_38),
        .Q(P_load_reg_1569[4]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_37),
        .Q(P_load_reg_1569[5]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_36),
        .Q(P_load_reg_1569[6]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_35),
        .Q(P_load_reg_1569[7]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_34),
        .Q(P_load_reg_1569[8]),
        .R(1'b0));
  FDRE \P_load_reg_1569_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(P_U_n_33),
        .Q(P_load_reg_1569[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln204_1_reg_1543[0]_i_1 
       (.I0(\idx_fu_160_reg_n_12_[0] ),
        .O(add_ln204_1_fu_867_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln204_1_reg_1543[1]_i_1 
       (.I0(\idx_fu_160_reg_n_12_[0] ),
        .I1(\idx_fu_160_reg_n_12_[1] ),
        .O(add_ln204_1_fu_867_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln204_1_reg_1543[2]_i_1 
       (.I0(\idx_fu_160_reg_n_12_[0] ),
        .I1(\idx_fu_160_reg_n_12_[1] ),
        .I2(\idx_fu_160_reg_n_12_[2] ),
        .O(add_ln204_1_fu_867_p2[2]));
  FDRE \add_ln204_1_reg_1543_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_867_p2[0]),
        .Q(add_ln204_1_reg_1543[0]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_1543_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_867_p2[1]),
        .Q(add_ln204_1_reg_1543[1]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_1543_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_867_p2[2]),
        .Q(add_ln204_1_reg_1543[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln232_reg_1635[0]_i_1 
       (.I0(m_reg_378[0]),
        .O(data1[0]));
  FDRE \add_ln232_reg_1635_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[0]),
        .Q(add_ln232_reg_1635[0]),
        .R(1'b0));
  FDRE \add_ln232_reg_1635_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[1]),
        .Q(add_ln232_reg_1635[1]),
        .R(1'b0));
  FDRE \add_ln232_reg_1635_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[2]),
        .Q(add_ln232_reg_1635[2]),
        .R(1'b0));
  FDRE \add_ln232_reg_1635_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(data1[3]),
        .Q(add_ln232_reg_1635[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1193_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_2_fu_1193_p2_carry_n_12,add_ln39_2_fu_1193_p2_carry_n_13,add_ln39_2_fu_1193_p2_carry_n_14,add_ln39_2_fu_1193_p2_carry_n_15,add_ln39_2_fu_1193_p2_carry_n_16,add_ln39_2_fu_1193_p2_carry_n_17,add_ln39_2_fu_1193_p2_carry_n_18,add_ln39_2_fu_1193_p2_carry_n_19}),
        .DI(P_load_1_reg_1657[7:0]),
        .O(add_ln39_2_fu_1193_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_72,mac_muladd_16s_16s_15ns_31_4_1_U53_n_73,mac_muladd_16s_16s_15ns_31_4_1_U53_n_74,mac_muladd_16s_16s_15ns_31_4_1_U53_n_75,mac_muladd_16s_16s_15ns_31_4_1_U53_n_76,mac_muladd_16s_16s_15ns_31_4_1_U53_n_77,mac_muladd_16s_16s_15ns_31_4_1_U53_n_78,mac_muladd_16s_16s_15ns_31_4_1_U53_n_79}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_2_fu_1193_p2_carry__0
       (.CI(add_ln39_2_fu_1193_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_2_fu_1193_p2_carry__0_CO_UNCONNECTED[7],add_ln39_2_fu_1193_p2_carry__0_n_13,add_ln39_2_fu_1193_p2_carry__0_n_14,add_ln39_2_fu_1193_p2_carry__0_n_15,add_ln39_2_fu_1193_p2_carry__0_n_16,add_ln39_2_fu_1193_p2_carry__0_n_17,add_ln39_2_fu_1193_p2_carry__0_n_18,add_ln39_2_fu_1193_p2_carry__0_n_19}),
        .DI({1'b0,P_load_1_reg_1657[14:8]}),
        .O(add_ln39_2_fu_1193_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_64,mac_muladd_16s_16s_15ns_31_4_1_U53_n_65,mac_muladd_16s_16s_15ns_31_4_1_U53_n_66,mac_muladd_16s_16s_15ns_31_4_1_U53_n_67,mac_muladd_16s_16s_15ns_31_4_1_U53_n_68,mac_muladd_16s_16s_15ns_31_4_1_U53_n_69,mac_muladd_16s_16s_15ns_31_4_1_U53_n_70,mac_muladd_16s_16s_15ns_31_4_1_U53_n_71}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1280_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_4_fu_1280_p2_carry_n_12,add_ln39_4_fu_1280_p2_carry_n_13,add_ln39_4_fu_1280_p2_carry_n_14,add_ln39_4_fu_1280_p2_carry_n_15,add_ln39_4_fu_1280_p2_carry_n_16,add_ln39_4_fu_1280_p2_carry_n_17,add_ln39_4_fu_1280_p2_carry_n_18,add_ln39_4_fu_1280_p2_carry_n_19}),
        .DI(K_load_reg_1645[7:0]),
        .O(add_ln39_4_fu_1280_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_56,mac_muladd_16s_16s_15ns_31_4_1_U54_n_57,mac_muladd_16s_16s_15ns_31_4_1_U54_n_58,mac_muladd_16s_16s_15ns_31_4_1_U54_n_59,mac_muladd_16s_16s_15ns_31_4_1_U54_n_60,mac_muladd_16s_16s_15ns_31_4_1_U54_n_61,mac_muladd_16s_16s_15ns_31_4_1_U54_n_62,mac_muladd_16s_16s_15ns_31_4_1_U54_n_63}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_4_fu_1280_p2_carry__0
       (.CI(add_ln39_4_fu_1280_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_4_fu_1280_p2_carry__0_CO_UNCONNECTED[7],add_ln39_4_fu_1280_p2_carry__0_n_13,add_ln39_4_fu_1280_p2_carry__0_n_14,add_ln39_4_fu_1280_p2_carry__0_n_15,add_ln39_4_fu_1280_p2_carry__0_n_16,add_ln39_4_fu_1280_p2_carry__0_n_17,add_ln39_4_fu_1280_p2_carry__0_n_18,add_ln39_4_fu_1280_p2_carry__0_n_19}),
        .DI({1'b0,K_load_reg_1645[14:8]}),
        .O(add_ln39_4_fu_1280_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_48,mac_muladd_16s_16s_15ns_31_4_1_U54_n_49,mac_muladd_16s_16s_15ns_31_4_1_U54_n_50,mac_muladd_16s_16s_15ns_31_4_1_U54_n_51,mac_muladd_16s_16s_15ns_31_4_1_U54_n_52,mac_muladd_16s_16s_15ns_31_4_1_U54_n_53,mac_muladd_16s_16s_15ns_31_4_1_U54_n_54,mac_muladd_16s_16s_15ns_31_4_1_U54_n_55}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1031_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_1031_p2_carry_n_12,add_ln39_fu_1031_p2_carry_n_13,add_ln39_fu_1031_p2_carry_n_14,add_ln39_fu_1031_p2_carry_n_15,add_ln39_fu_1031_p2_carry_n_16,add_ln39_fu_1031_p2_carry_n_17,add_ln39_fu_1031_p2_carry_n_18,add_ln39_fu_1031_p2_carry_n_19}),
        .DI(P_load_reg_1569[7:0]),
        .O(add_ln39_fu_1031_p2[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_57,mac_muladd_16s_16s_15ns_31_4_1_U52_n_58,mac_muladd_16s_16s_15ns_31_4_1_U52_n_59,mac_muladd_16s_16s_15ns_31_4_1_U52_n_60,mac_muladd_16s_16s_15ns_31_4_1_U52_n_61,mac_muladd_16s_16s_15ns_31_4_1_U52_n_62,mac_muladd_16s_16s_15ns_31_4_1_U52_n_63,mac_muladd_16s_16s_15ns_31_4_1_U52_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_1031_p2_carry__0
       (.CI(add_ln39_fu_1031_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_1031_p2_carry__0_CO_UNCONNECTED[7],add_ln39_fu_1031_p2_carry__0_n_13,add_ln39_fu_1031_p2_carry__0_n_14,add_ln39_fu_1031_p2_carry__0_n_15,add_ln39_fu_1031_p2_carry__0_n_16,add_ln39_fu_1031_p2_carry__0_n_17,add_ln39_fu_1031_p2_carry__0_n_18,add_ln39_fu_1031_p2_carry__0_n_19}),
        .DI({1'b0,P_load_reg_1569[14:8]}),
        .O(add_ln39_fu_1031_p2[15:8]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_49,mac_muladd_16s_16s_15ns_31_4_1_U52_n_50,mac_muladd_16s_16s_15ns_31_4_1_U52_n_51,mac_muladd_16s_16s_15ns_31_4_1_U52_n_52,mac_muladd_16s_16s_15ns_31_4_1_U52_n_53,mac_muladd_16s_16s_15ns_31_4_1_U52_n_54,mac_muladd_16s_16s_15ns_31_4_1_U52_n_55,mac_muladd_16s_16s_15ns_31_4_1_U52_n_56}));
  FDRE \and_ln107_4_reg_1426_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_4_fu_631_p2),
        .Q(and_ln107_4_reg_1426),
        .R(1'b0));
  FDRE \and_ln107_reg_1420_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_595_p2),
        .Q(and_ln107_reg_1420),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(i_5_fu_164_reg[2]),
        .I2(i_5_fu_164_reg[0]),
        .I3(i_5_fu_164_reg[1]),
        .I4(i_5_fu_164_reg[3]),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(ap_CS_fsm_state12),
        .I1(\i_fu_148_reg[3]_0 [2]),
        .I2(i_fu_148_reg),
        .I3(\i_fu_148_reg[3]_0 [1]),
        .I4(\i_fu_148_reg[3]_0 [0]),
        .I5(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[12]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(i_5_fu_164_reg[3]),
        .I1(i_5_fu_164_reg[1]),
        .I2(i_5_fu_164_reg[0]),
        .I3(i_5_fu_164_reg[2]),
        .O(\ap_CS_fsm[12]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[16]));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(\ap_CS_fsm[17]_i_2_n_12 ),
        .I2(indvars_iv3_fu_172_reg[1]),
        .I3(m_reg_378[1]),
        .I4(indvars_iv3_fu_172_reg[0]),
        .I5(m_reg_378[0]),
        .O(ap_NS_fsm[17]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(indvars_iv3_fu_172_reg[2]),
        .I1(m_reg_378[2]),
        .I2(indvars_iv3_fu_172_reg[3]),
        .I3(m_reg_378[3]),
        .O(\ap_CS_fsm[17]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_12_[18] ),
        .I2(\ap_CS_fsm_reg_n_12_[19] ),
        .I3(\ap_CS_fsm[1]_i_2_n_12 ),
        .I4(\ap_CS_fsm[1]_i_3_n_12 ),
        .I5(\ap_CS_fsm[1]_i_4_n_12 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[1]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(P_U_n_12),
        .I1(\ap_CS_fsm[1]_i_5_n_12 ),
        .I2(ap_CS_fsm_state7),
        .I3(Q[1]),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state13),
        .O(\ap_CS_fsm[1]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_CS_fsm_state14),
        .I1(\ap_CS_fsm_reg_n_12_[14] ),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(i_fu_148_reg),
        .I2(\i_fu_148_reg[3]_0 [2]),
        .I3(\i_fu_148_reg[3]_0 [0]),
        .I4(\i_fu_148_reg[3]_0 [1]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h00003000AAAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\i_fu_148_reg[3]_0 [1]),
        .I2(\i_fu_148_reg[3]_0 [0]),
        .I3(\i_fu_148_reg[3]_0 [2]),
        .I4(i_fu_148_reg),
        .I5(Q[1]),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_152_reg[2]),
        .I2(i_1_fu_152_reg[3]),
        .I3(i_1_fu_152_reg[1]),
        .I4(i_1_fu_152_reg[0]),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(i_1_fu_152_reg[0]),
        .I1(i_1_fu_152_reg[1]),
        .I2(i_1_fu_152_reg[3]),
        .I3(i_1_fu_152_reg[2]),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(i_2_fu_156_reg[2]),
        .I2(i_2_fu_156_reg[3]),
        .I3(i_2_fu_156_reg[0]),
        .I4(i_2_fu_156_reg[1]),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(i_2_fu_156_reg[1]),
        .I1(i_2_fu_156_reg[0]),
        .I2(i_2_fu_156_reg[3]),
        .I3(i_2_fu_156_reg[2]),
        .I4(ap_CS_fsm_state8),
        .I5(ap_NS_fsm16_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(\ap_CS_fsm_reg_n_12_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[14] ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(\ap_CS_fsm_reg_n_12_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[18] ),
        .Q(\ap_CS_fsm_reg_n_12_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[19] ),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[21]_2 [1]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[21]_2 [0]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_div grp_gsm_div_fu_389
       (.A({sel0[15:7],B[1],sel0[5:4],B[0],sel0[2:1],grp_gsm_div_fu_389_ap_return}),
        .CEA2(grp_fu_1352_ce),
        .CO(\LARc_q1[14] ),
        .D(D),
        .DI(LARc_q1_10_sn_1),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0(LARc_ce0_0[4:1]),
        .LARc_ce0_1(LARc_ce0_1),
        .LARc_ce0_2(LARc_ce0_INST_0_i_5_n_12),
        .LARc_ce0_3(\icmp_ln208_reg_1576_reg_n_12_[0] ),
        .LARc_ce0_4(\icmp_ln172_reg_1391_reg_n_12_[0] ),
        .LARc_d0(LARc_d0),
        .\LARc_d0[0]_0 (LARc_d0_0_sn_1),
        .\LARc_d0[0]_1 (\LARc_d0[0]_0 ),
        .\LARc_d0[1]_0 (\LARc_d0[1]_0 ),
        .\LARc_d0[2] (icmp_ln219_fu_926_p2_carry_n_12),
        .\LARc_d0[2]_0 (LARc_d0_2_sn_1),
        .\LARc_d0[4] (\LARc_d0[4] ),
        .\LARc_d0[4]_0 (\LARc_d0[4]_0 ),
        .\LARc_d0[4]_1 (\LARc_d0[4]_1 ),
        .\LARc_d0[4]_2 (\LARc_d0[4]_2 ),
        .\LARc_d0[4]_3 (\LARc_d0[4]_3 ),
        .\LARc_d0[5]_0 (\idx101_fu_176[3]_i_2_n_12 ),
        .\LARc_d0[5]_INST_0_i_1_0 (\LARc_d0[5]_INST_0_i_1 ),
        .LARc_d0_0_sp_1(\LARc_d0[15]_INST_0_i_1_n_12 ),
        .LARc_d0_1_sp_1(LARc_d0_1_sn_1),
        .LARc_d0_5_sp_1(LARc_d0_5_sn_1),
        .LARc_q1(LARc_q1),
        .\LARc_q1[10]_0 (\LARc_q1[10]_1 ),
        .\LARc_q1[14] (\LARc_q1[14]_0 ),
        .\LARc_q1[15]_0 (\LARc_q1[15]_0 ),
        .\LARc_q1[15]_1 (\LARc_q1[15]_1 ),
        .\LARc_q1[3]_0 (\LARc_q1[3]_0 ),
        .\LARc_q1[5]_0 (\LARc_q1[5]_0 ),
        .\LARc_q1[5]_1 (\LARc_q1[5]_1 ),
        .LARc_q1_10_sp_1(\LARc_q1[10]_0 ),
        .LARc_q1_15_sp_1(LARc_q1_15_sn_1),
        .LARc_q1_3_sp_1(LARc_q1_3_sn_1),
        .LARc_q1_4_sp_1(LARc_q1_4_sn_1),
        .LARc_q1_5_sp_1(LARc_q1_5_sn_1),
        .LARc_we0(LARc_we0),
        .LARc_we0_0(\ap_CS_fsm_reg[21]_0 ),
        .LARc_we1(LARc_we1),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_state16,\ap_CS_fsm_reg_n_12_[14] ,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_12_[0] }),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm[12]_i_3_n_12 ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm[12]_i_4_n_12 ),
        .\ap_CS_fsm_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_27),
        .\ap_CS_fsm_reg[13]_0 (i_5_fu_164_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .grp_Reflection_coefficients_fu_113_ap_start_reg(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .grp_gsm_div_fu_389_ap_start_reg(grp_gsm_div_fu_389_ap_start_reg),
        .\i_5_fu_164_reg[3] ({ap_NS_fsm[13:12],ap_NS_fsm[0]}),
        .\i_fu_78_reg[1] (\i_fu_78_reg[1] ),
        .\icmp_ln134_reg_223_reg[0]_0 (grp_gsm_div_fu_389_n_45),
        .icmp_ln204_reg_1539(icmp_ln204_reg_1539),
        .\icmp_ln55_reg_1595_reg[0] (grp_gsm_div_fu_389_n_49),
        .\icmp_ln55_reg_1595_reg[0]_0 (\icmp_ln55_reg_1595_reg_n_12_[0] ),
        .\sext_ln126_reg_213_reg[16]_0 (P_load_reg_1569),
        .temp_2_reg_368(temp_2_reg_368));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_div_fu_389_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(P_U_n_57),
        .Q(grp_gsm_div_fu_389_ap_start_reg),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_152[0]_i_1 
       (.I0(i_1_fu_152_reg[0]),
        .O(add_ln191_fu_794_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_152[1]_i_1 
       (.I0(i_1_fu_152_reg[1]),
        .I1(i_1_fu_152_reg[0]),
        .O(add_ln191_fu_794_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_152[2]_i_1 
       (.I0(i_1_fu_152_reg[2]),
        .I1(i_1_fu_152_reg[0]),
        .I2(i_1_fu_152_reg[1]),
        .O(add_ln191_fu_794_p2[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_1_fu_152[3]_i_1 
       (.I0(Q[1]),
        .I1(i_fu_148_reg),
        .I2(\i_fu_148_reg[3]_0 [2]),
        .I3(\i_fu_148_reg[3]_0 [0]),
        .I4(\i_fu_148_reg[3]_0 [1]),
        .O(ap_NS_fsm111_out));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_152[3]_i_2 
       (.I0(i_1_fu_152_reg[3]),
        .I1(i_1_fu_152_reg[1]),
        .I2(i_1_fu_152_reg[0]),
        .I3(i_1_fu_152_reg[2]),
        .O(add_ln191_fu_794_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_1_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_794_p2[0]),
        .Q(i_1_fu_152_reg[0]),
        .S(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_794_p2[1]),
        .Q(i_1_fu_152_reg[1]),
        .R(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_794_p2[2]),
        .Q(i_1_fu_152_reg[2]),
        .R(ap_NS_fsm111_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln191_fu_794_p2[3]),
        .Q(i_1_fu_152_reg[3]),
        .R(ap_NS_fsm111_out));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_156[0]_i_1 
       (.I0(i_2_fu_156_reg[0]),
        .O(add_ln197_fu_819_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_fu_156[1]_i_1 
       (.I0(i_2_fu_156_reg[0]),
        .I1(i_2_fu_156_reg[1]),
        .O(add_ln197_fu_819_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_fu_156[2]_i_1 
       (.I0(i_2_fu_156_reg[2]),
        .I1(i_2_fu_156_reg[1]),
        .I2(i_2_fu_156_reg[0]),
        .O(add_ln197_fu_819_p2[2]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \i_2_fu_156[3]_i_1 
       (.I0(i_1_fu_152_reg[2]),
        .I1(i_1_fu_152_reg[3]),
        .I2(i_1_fu_152_reg[1]),
        .I3(i_1_fu_152_reg[0]),
        .I4(ap_CS_fsm_state6),
        .O(\i_2_fu_156[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_fu_156[3]_i_2 
       (.I0(i_2_fu_156_reg[3]),
        .I1(i_2_fu_156_reg[0]),
        .I2(i_2_fu_156_reg[1]),
        .I3(i_2_fu_156_reg[2]),
        .O(add_ln197_fu_819_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_819_p2[0]),
        .Q(i_2_fu_156_reg[0]),
        .R(\i_2_fu_156[3]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_819_p2[1]),
        .Q(i_2_fu_156_reg[1]),
        .R(\i_2_fu_156[3]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_819_p2[2]),
        .Q(i_2_fu_156_reg[2]),
        .R(\i_2_fu_156[3]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(add_ln197_fu_819_p2[3]),
        .Q(i_2_fu_156_reg[3]),
        .R(\i_2_fu_156[3]_i_1_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_fu_164[0]_i_1 
       (.I0(i_5_fu_164_reg[0]),
        .O(add_ln204_fu_1112_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_5_fu_164[1]_i_1 
       (.I0(i_5_fu_164_reg[1]),
        .I1(i_5_fu_164_reg[0]),
        .O(add_ln204_fu_1112_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_5_fu_164[2]_i_1 
       (.I0(i_5_fu_164_reg[2]),
        .I1(i_5_fu_164_reg[0]),
        .I2(i_5_fu_164_reg[1]),
        .O(add_ln204_fu_1112_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_5_fu_164[3]_i_1 
       (.I0(i_5_fu_164_reg[3]),
        .I1(i_5_fu_164_reg[1]),
        .I2(i_5_fu_164_reg[0]),
        .I3(i_5_fu_164_reg[2]),
        .O(add_ln204_fu_1112_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_5_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_fu_1112_p2[0]),
        .Q(i_5_fu_164_reg[0]),
        .S(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_fu_1112_p2[1]),
        .Q(i_5_fu_164_reg[1]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_fu_1112_p2[2]),
        .Q(i_5_fu_164_reg[2]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_fu_1112_p2[3]),
        .Q(i_5_fu_164_reg[3]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_148[0]_i_1 
       (.I0(\i_fu_148_reg[3]_0 [0]),
        .O(grp_fu_400_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_148[1]_i_1 
       (.I0(\i_fu_148_reg[3]_0 [0]),
        .I1(\i_fu_148_reg[3]_0 [1]),
        .O(grp_fu_400_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_148[2]_i_1 
       (.I0(i_fu_148_reg),
        .I1(\i_fu_148_reg[3]_0 [1]),
        .I2(\i_fu_148_reg[3]_0 [0]),
        .O(grp_fu_400_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFFAAAAA8AA)) 
    \i_fu_148[3]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(\i_fu_148_reg[3]_0 [1]),
        .I2(\i_fu_148_reg[3]_0 [0]),
        .I3(\i_fu_148_reg[3]_0 [2]),
        .I4(i_fu_148_reg),
        .I5(Q[1]),
        .O(i_fu_14802_out));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_148[3]_i_2 
       (.I0(\i_fu_148_reg[3]_0 [2]),
        .I1(\i_fu_148_reg[3]_0 [0]),
        .I2(\i_fu_148_reg[3]_0 [1]),
        .I3(i_fu_148_reg),
        .O(grp_fu_400_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_14802_out),
        .D(grp_fu_400_p2[0]),
        .Q(\i_fu_148_reg[3]_0 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_14802_out),
        .D(grp_fu_400_p2[1]),
        .Q(\i_fu_148_reg[3]_0 [1]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_14802_out),
        .D(grp_fu_400_p2[2]),
        .Q(i_fu_148_reg),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_14802_out),
        .D(grp_fu_400_p2[3]),
        .Q(\i_fu_148_reg[3]_0 [2]),
        .R(Q[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_419_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_419_p2_carry_n_12,icmp_ln107_fu_419_p2_carry_n_13,icmp_ln107_fu_419_p2_carry_n_14,icmp_ln107_fu_419_p2_carry_n_15,icmp_ln107_fu_419_p2_carry_n_16,icmp_ln107_fu_419_p2_carry_n_17,icmp_ln107_fu_419_p2_carry_n_18,icmp_ln107_fu_419_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O(NLW_icmp_ln107_fu_419_p2_carry_O_UNCONNECTED[7:0]),
        .S(icmp_ln107_fu_419_p2_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_419_p2_carry__0
       (.CI(icmp_ln107_fu_419_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_419_p2_carry__0_n_12,icmp_ln107_fu_419_p2_carry__0_n_13,icmp_ln107_fu_419_p2_carry__0_n_14,icmp_ln107_fu_419_p2_carry__0_n_15,icmp_ln107_fu_419_p2_carry__0_n_16,icmp_ln107_fu_419_p2_carry__0_n_17,icmp_ln107_fu_419_p2_carry__0_n_18,icmp_ln107_fu_419_p2_carry__0_n_19}),
        .DI({icmp_ln107_fu_419_p2_carry__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_419_p2_carry__0_O_UNCONNECTED[7:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_419_p2_carry__1
       (.CI(icmp_ln107_fu_419_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_419_p2_carry__1_n_12,icmp_ln107_fu_419_p2_carry__1_n_13,icmp_ln107_fu_419_p2_carry__1_n_14,icmp_ln107_fu_419_p2_carry__1_n_15,icmp_ln107_fu_419_p2_carry__1_n_16,icmp_ln107_fu_419_p2_carry__1_n_17,icmp_ln107_fu_419_p2_carry__1_n_18,icmp_ln107_fu_419_p2_carry__1_n_19}),
        .DI(\icmp_ln107_reg_1395_reg[0]_0 ),
        .O(NLW_icmp_ln107_fu_419_p2_carry__1_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1395_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_419_p2_carry__2
       (.CI(icmp_ln107_fu_419_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({CO,icmp_ln107_fu_419_p2_carry__2_n_13,icmp_ln107_fu_419_p2_carry__2_n_14,icmp_ln107_fu_419_p2_carry__2_n_15,icmp_ln107_fu_419_p2_carry__2_n_16,icmp_ln107_fu_419_p2_carry__2_n_17,icmp_ln107_fu_419_p2_carry__2_n_18,icmp_ln107_fu_419_p2_carry__2_n_19}),
        .DI(\icmp_ln107_reg_1395_reg[0]_2 ),
        .O(NLW_icmp_ln107_fu_419_p2_carry__2_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_1395_reg[0]_3 ));
  FDRE \icmp_ln107_reg_1395_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(CO),
        .Q(icmp_ln107_reg_1395),
        .R(1'b0));
  FDRE \icmp_ln172_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln172_fu_413_p2),
        .Q(\icmp_ln172_reg_1391_reg_n_12_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h01FF)) 
    \icmp_ln204_reg_1539[0]_i_1 
       (.I0(i_5_fu_164_reg[2]),
        .I1(i_5_fu_164_reg[0]),
        .I2(i_5_fu_164_reg[1]),
        .I3(i_5_fu_164_reg[3]),
        .O(icmp_ln204_fu_861_p2));
  FDRE \icmp_ln204_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln204_fu_861_p2),
        .Q(icmp_ln204_reg_1539),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln208_fu_912_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln208_fu_912_p2,icmp_ln208_fu_912_p2_carry_n_13,icmp_ln208_fu_912_p2_carry_n_14,icmp_ln208_fu_912_p2_carry_n_15,icmp_ln208_fu_912_p2_carry_n_16,icmp_ln208_fu_912_p2_carry_n_17,icmp_ln208_fu_912_p2_carry_n_18,icmp_ln208_fu_912_p2_carry_n_19}),
        .DI({P_U_n_19,P_U_n_20,P_U_n_21,P_U_n_22,P_U_n_23,P_U_n_24,P_U_n_25,P_U_n_26}),
        .O(NLW_icmp_ln208_fu_912_p2_carry_O_UNCONNECTED[7:0]),
        .S({P_U_n_43,P_U_n_44,P_U_n_45,P_U_n_46,P_U_n_47,P_U_n_48,P_U_n_49,P_U_n_50}));
  FDRE \icmp_ln208_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(icmp_ln208_fu_912_p2),
        .Q(\icmp_ln208_reg_1576_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln219_fu_926_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln219_fu_926_p2_carry_n_12,icmp_ln219_fu_926_p2_carry_n_13,icmp_ln219_fu_926_p2_carry_n_14,icmp_ln219_fu_926_p2_carry_n_15,icmp_ln219_fu_926_p2_carry_n_16,icmp_ln219_fu_926_p2_carry_n_17,icmp_ln219_fu_926_p2_carry_n_18,icmp_ln219_fu_926_p2_carry_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_28,mac_muladd_16s_16s_15ns_31_4_1_U53_n_29,mac_muladd_16s_16s_15ns_31_4_1_U53_n_30,mac_muladd_16s_16s_15ns_31_4_1_U53_n_31,mac_muladd_16s_16s_15ns_31_4_1_U53_n_32,mac_muladd_16s_16s_15ns_31_4_1_U53_n_33,mac_muladd_16s_16s_15ns_31_4_1_U53_n_34,mac_muladd_16s_16s_15ns_31_4_1_U53_n_35}),
        .O(NLW_icmp_ln219_fu_926_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_36,mac_muladd_16s_16s_15ns_31_4_1_U53_n_37,mac_muladd_16s_16s_15ns_31_4_1_U53_n_38,mac_muladd_16s_16s_15ns_31_4_1_U53_n_39,mac_muladd_16s_16s_15ns_31_4_1_U53_n_40,mac_muladd_16s_16s_15ns_31_4_1_U53_n_41,mac_muladd_16s_16s_15ns_31_4_1_U53_n_42,mac_muladd_16s_16s_15ns_31_4_1_U53_n_43}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_2_fu_1204_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_2_fu_1204_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_2_fu_1204_p2,icmp_ln40_2_fu_1204_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U53_n_47}),
        .O(NLW_icmp_ln40_2_fu_1204_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_1_fu_1198_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U53_n_46}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_4_fu_1291_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_4_fu_1291_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_4_fu_1291_p2,icmp_ln40_4_fu_1291_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U54_n_15}),
        .O(NLW_icmp_ln40_4_fu_1291_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_2_fu_1285_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U54_n_14}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_1042_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_1042_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_fu_1042_p2,icmp_ln40_fu_1042_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_16s_16s_15ns_31_4_1_U52_n_31}),
        .O(NLW_icmp_ln40_fu_1042_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_fu_1036_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U52_n_30}));
  LUT6 #(
    .INIT(64'h22222E2222222222)) 
    \icmp_ln55_1_reg_1602[0]_i_1 
       (.I0(\icmp_ln55_1_reg_1602_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state13),
        .I2(temp_1_reg_1553[14]),
        .I3(temp_1_reg_1553[15]),
        .I4(\icmp_ln55_1_reg_1602[0]_i_2_n_12 ),
        .I5(\icmp_ln55_1_reg_1602[0]_i_3_n_12 ),
        .O(\icmp_ln55_1_reg_1602[0]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln55_1_reg_1602[0]_i_2 
       (.I0(temp_1_reg_1553[3]),
        .I1(temp_1_reg_1553[2]),
        .I2(temp_1_reg_1553[5]),
        .I3(temp_1_reg_1553[4]),
        .I4(\icmp_ln55_1_reg_1602[0]_i_4_n_12 ),
        .I5(\icmp_ln55_1_reg_1602[0]_i_5_n_12 ),
        .O(\icmp_ln55_1_reg_1602[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln55_1_reg_1602[0]_i_3 
       (.I0(temp_1_reg_1553[12]),
        .I1(temp_1_reg_1553[13]),
        .I2(temp_1_reg_1553[7]),
        .I3(temp_1_reg_1553[6]),
        .I4(temp_1_reg_1553[11]),
        .I5(temp_1_reg_1553[10]),
        .O(\icmp_ln55_1_reg_1602[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1602[0]_i_4 
       (.I0(temp_1_reg_1553[1]),
        .I1(temp_1_reg_1553[0]),
        .O(\icmp_ln55_1_reg_1602[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln55_1_reg_1602[0]_i_5 
       (.I0(temp_1_reg_1553[9]),
        .I1(temp_1_reg_1553[8]),
        .O(\icmp_ln55_1_reg_1602[0]_i_5_n_12 ));
  FDRE \icmp_ln55_1_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_1_reg_1602[0]_i_1_n_12 ),
        .Q(\icmp_ln55_1_reg_1602_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \icmp_ln55_reg_1595_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_n_49),
        .Q(\icmp_ln55_reg_1595_reg_n_12_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx101_fu_176[0]_i_1 
       (.I0(idx101_fu_176_reg[0]),
        .O(add_ln210_fu_978_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx101_fu_176[1]_i_1 
       (.I0(idx101_fu_176_reg[1]),
        .I1(idx101_fu_176_reg[0]),
        .O(add_ln210_fu_978_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx101_fu_176[2]_i_1 
       (.I0(idx101_fu_176_reg[2]),
        .I1(idx101_fu_176_reg[0]),
        .I2(idx101_fu_176_reg[1]),
        .O(add_ln210_fu_978_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx101_fu_176[3]_i_2 
       (.I0(LARc_ce0_INST_0_i_5_n_12),
        .I1(ap_CS_fsm_state13),
        .O(\idx101_fu_176[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx101_fu_176[3]_i_3 
       (.I0(idx101_fu_176_reg[3]),
        .I1(idx101_fu_176_reg[1]),
        .I2(idx101_fu_176_reg[0]),
        .I3(idx101_fu_176_reg[2]),
        .O(add_ln210_fu_978_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \idx101_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(\idx101_fu_176[3]_i_2_n_12 ),
        .D(add_ln210_fu_978_p2[0]),
        .Q(idx101_fu_176_reg[0]),
        .R(idx101_fu_1760));
  FDRE #(
    .INIT(1'b0)) 
    \idx101_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(\idx101_fu_176[3]_i_2_n_12 ),
        .D(add_ln210_fu_978_p2[1]),
        .Q(idx101_fu_176_reg[1]),
        .R(idx101_fu_1760));
  FDRE #(
    .INIT(1'b0)) 
    \idx101_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(\idx101_fu_176[3]_i_2_n_12 ),
        .D(add_ln210_fu_978_p2[2]),
        .Q(idx101_fu_176_reg[2]),
        .R(idx101_fu_1760));
  FDRE #(
    .INIT(1'b0)) 
    \idx101_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(\idx101_fu_176[3]_i_2_n_12 ),
        .D(add_ln210_fu_978_p2[3]),
        .Q(idx101_fu_176_reg[3]),
        .R(idx101_fu_1760));
  LUT5 #(
    .INIT(32'h00400000)) 
    \idx_fu_160[2]_i_1 
       (.I0(i_2_fu_156_reg[2]),
        .I1(i_2_fu_156_reg[3]),
        .I2(i_2_fu_156_reg[0]),
        .I3(i_2_fu_156_reg[1]),
        .I4(ap_CS_fsm_state8),
        .O(\idx_fu_160[2]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \idx_fu_160[2]_i_2 
       (.I0(ap_CS_fsm_state17),
        .I1(\ap_CS_fsm[17]_i_2_n_12 ),
        .I2(indvars_iv3_fu_172_reg[1]),
        .I3(m_reg_378[1]),
        .I4(indvars_iv3_fu_172_reg[0]),
        .I5(m_reg_378[0]),
        .O(ap_NS_fsm16_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_1_reg_1543[0]),
        .Q(\idx_fu_160_reg_n_12_[0] ),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_1_reg_1543[1]),
        .Q(\idx_fu_160_reg_n_12_[1] ),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_1_reg_1543[2]),
        .Q(\idx_fu_160_reg_n_12_[2] ),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvars_iv3_fu_172[0]_i_1 
       (.I0(indvars_iv3_fu_172_reg[0]),
        .O(add_ln204_3_fu_1123_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvars_iv3_fu_172[1]_i_1 
       (.I0(indvars_iv3_fu_172_reg[1]),
        .I1(indvars_iv3_fu_172_reg[0]),
        .O(\indvars_iv3_fu_172[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \indvars_iv3_fu_172[2]_i_1 
       (.I0(indvars_iv3_fu_172_reg[2]),
        .I1(indvars_iv3_fu_172_reg[0]),
        .I2(indvars_iv3_fu_172_reg[1]),
        .O(add_ln204_3_fu_1123_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \indvars_iv3_fu_172[3]_i_1 
       (.I0(indvars_iv3_fu_172_reg[3]),
        .I1(indvars_iv3_fu_172_reg[2]),
        .I2(indvars_iv3_fu_172_reg[1]),
        .I3(indvars_iv3_fu_172_reg[0]),
        .O(add_ln204_3_fu_1123_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_3_fu_1123_p2[0]),
        .Q(indvars_iv3_fu_172_reg[0]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(\indvars_iv3_fu_172[1]_i_1_n_12 ),
        .Q(indvars_iv3_fu_172_reg[1]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_3_fu_1123_p2[2]),
        .Q(indvars_iv3_fu_172_reg[2]),
        .R(\idx_fu_160[2]_i_1_n_12 ));
  FDSE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm16_out),
        .D(add_ln204_3_fu_1123_p2[3]),
        .Q(indvars_iv3_fu_172_reg[3]),
        .S(\idx_fu_160[2]_i_1_n_12 ));
  FDSE \m_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1635[0]),
        .Q(m_reg_378[0]),
        .S(ap_CS_fsm_state16));
  FDRE \m_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1635[1]),
        .Q(m_reg_378[1]),
        .R(ap_CS_fsm_state16));
  FDRE \m_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1635[2]),
        .Q(m_reg_378[2]),
        .R(ap_CS_fsm_state16));
  FDRE \m_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(add_ln232_reg_1635[3]),
        .Q(m_reg_378[3]),
        .R(ap_CS_fsm_state16));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 mac_muladd_16s_16s_15ns_31_4_1_U52
       (.A({sel0[15:7],B[1],sel0[5:4],B[0],sel0[2:1],grp_gsm_div_fu_389_ap_return}),
        .CEA2(grp_fu_1352_ce),
        .CO(sum_fu_1036_p2_carry__0_n_12),
        .D({P_U_n_27,P_U_n_28,P_U_n_29,P_U_n_30,P_U_n_31,P_U_n_32,P_U_n_33,P_U_n_34,P_U_n_35,P_U_n_36,P_U_n_37,P_U_n_38,P_U_n_39,P_U_n_40,P_U_n_41,P_U_n_42}),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U52_n_28),
        .O(sum_fu_1036_p2[15:14]),
        .\P_load_reg_1569_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_31),
        .\P_load_reg_1569_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_49,mac_muladd_16s_16s_15ns_31_4_1_U52_n_50,mac_muladd_16s_16s_15ns_31_4_1_U52_n_51,mac_muladd_16s_16s_15ns_31_4_1_U52_n_52,mac_muladd_16s_16s_15ns_31_4_1_U52_n_53,mac_muladd_16s_16s_15ns_31_4_1_U52_n_54,mac_muladd_16s_16s_15ns_31_4_1_U52_n_55,mac_muladd_16s_16s_15ns_31_4_1_U52_n_56}),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state16,ap_CS_fsm_state11}),
        .S({sum_fu_1036_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U52_n_30}),
        .add_ln39_fu_1031_p2(add_ln39_fu_1031_p2),
        .add_ln39_fu_1031_p2_carry__0(P_load_reg_1569),
        .\ap_CS_fsm_reg[13] (\icmp_ln208_reg_1576_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[13]_0 (\icmp_ln172_reg_1391_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[20] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_14),
        .\ap_CS_fsm_reg[20]_0 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_20),
        .\ap_CS_fsm_reg[20]_1 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_26),
        .\ap_CS_fsm_reg[20]_2 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_32),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U52_n_15,mac_muladd_16s_16s_15ns_31_4_1_U52_n_16,mac_muladd_16s_16s_15ns_31_4_1_U52_n_17,mac_muladd_16s_16s_15ns_31_4_1_U52_n_18}),
        .icmp_ln204_reg_1539(icmp_ln204_reg_1539),
        .\icmp_ln208_reg_1576_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_27),
        .\icmp_ln55_reg_1595_reg[0] ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_33,mac_muladd_16s_16s_15ns_31_4_1_U52_n_34,mac_muladd_16s_16s_15ns_31_4_1_U52_n_35,mac_muladd_16s_16s_15ns_31_4_1_U52_n_36,mac_muladd_16s_16s_15ns_31_4_1_U52_n_37,mac_muladd_16s_16s_15ns_31_4_1_U52_n_38,mac_muladd_16s_16s_15ns_31_4_1_U52_n_39,mac_muladd_16s_16s_15ns_31_4_1_U52_n_40}),
        .\icmp_ln55_reg_1595_reg[0]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_41,mac_muladd_16s_16s_15ns_31_4_1_U52_n_42,mac_muladd_16s_16s_15ns_31_4_1_U52_n_43,mac_muladd_16s_16s_15ns_31_4_1_U52_n_44,mac_muladd_16s_16s_15ns_31_4_1_U52_n_45,mac_muladd_16s_16s_15ns_31_4_1_U52_n_46,mac_muladd_16s_16s_15ns_31_4_1_U52_n_47,mac_muladd_16s_16s_15ns_31_4_1_U52_n_48}),
        .\icmp_ln55_reg_1595_reg[0]_1 ({mac_muladd_16s_16s_15ns_31_4_1_U52_n_57,mac_muladd_16s_16s_15ns_31_4_1_U52_n_58,mac_muladd_16s_16s_15ns_31_4_1_U52_n_59,mac_muladd_16s_16s_15ns_31_4_1_U52_n_60,mac_muladd_16s_16s_15ns_31_4_1_U52_n_61,mac_muladd_16s_16s_15ns_31_4_1_U52_n_62,mac_muladd_16s_16s_15ns_31_4_1_U52_n_63,mac_muladd_16s_16s_15ns_31_4_1_U52_n_64}),
        .\q0_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_19),
        .\q0_reg[11] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_24),
        .\q0_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_13),
        .\q0_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_12),
        .\q0_reg[1] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_25),
        .\q0_reg[2] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_24),
        .\q0_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_23),
        .\q0_reg[4] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_27),
        .\q0_reg[5] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_26),
        .\q0_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_22),
        .\q0_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_21),
        .\q0_reg[9] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .ram_reg_0_15_14_14_i_1(icmp_ln40_fu_1042_p2),
        .ram_reg_0_15_15_15_i_1__1({q0[15:12],q0[10],q0[8:6],q0[3:0]}),
        .sum_fu_1036_p2_carry__0(\icmp_ln55_reg_1595_reg_n_12_[0] ),
        .sum_fu_1036_p2_carry__0_0(\icmp_ln55_1_reg_1602_reg_n_12_[0] ));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 mac_muladd_16s_16s_15ns_31_4_1_U53
       (.A({sel0[15:7],B[1],sel0[5:4],B[0],sel0[2:1],grp_gsm_div_fu_389_ap_return}),
        .CO(sum_1_fu_1198_p2_carry__0_n_12),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_28,mac_muladd_16s_16s_15ns_31_4_1_U53_n_29,mac_muladd_16s_16s_15ns_31_4_1_U53_n_30,mac_muladd_16s_16s_15ns_31_4_1_U53_n_31,mac_muladd_16s_16s_15ns_31_4_1_U53_n_32,mac_muladd_16s_16s_15ns_31_4_1_U53_n_33,mac_muladd_16s_16s_15ns_31_4_1_U53_n_34,mac_muladd_16s_16s_15ns_31_4_1_U53_n_35}),
        .E(K_ce0),
        .\K_load_reg_1645_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_44),
        .O({sum_1_fu_1198_p2[15],sum_1_fu_1198_p2__0}),
        .\P_load_1_reg_1657_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_47),
        .\P_load_1_reg_1657_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_48,mac_muladd_16s_16s_15ns_31_4_1_U53_n_49,mac_muladd_16s_16s_15ns_31_4_1_U53_n_50,mac_muladd_16s_16s_15ns_31_4_1_U53_n_51,mac_muladd_16s_16s_15ns_31_4_1_U53_n_52,mac_muladd_16s_16s_15ns_31_4_1_U53_n_53,mac_muladd_16s_16s_15ns_31_4_1_U53_n_54,mac_muladd_16s_16s_15ns_31_4_1_U53_n_55}),
        .\P_load_1_reg_1657_reg[15]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_64,mac_muladd_16s_16s_15ns_31_4_1_U53_n_65,mac_muladd_16s_16s_15ns_31_4_1_U53_n_66,mac_muladd_16s_16s_15ns_31_4_1_U53_n_67,mac_muladd_16s_16s_15ns_31_4_1_U53_n_68,mac_muladd_16s_16s_15ns_31_4_1_U53_n_69,mac_muladd_16s_16s_15ns_31_4_1_U53_n_70,mac_muladd_16s_16s_15ns_31_4_1_U53_n_71}),
        .\P_load_1_reg_1657_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_56,mac_muladd_16s_16s_15ns_31_4_1_U53_n_57,mac_muladd_16s_16s_15ns_31_4_1_U53_n_58,mac_muladd_16s_16s_15ns_31_4_1_U53_n_59,mac_muladd_16s_16s_15ns_31_4_1_U53_n_60,mac_muladd_16s_16s_15ns_31_4_1_U53_n_61,mac_muladd_16s_16s_15ns_31_4_1_U53_n_62,mac_muladd_16s_16s_15ns_31_4_1_U53_n_63}),
        .\P_load_1_reg_1657_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U53_n_72,mac_muladd_16s_16s_15ns_31_4_1_U53_n_73,mac_muladd_16s_16s_15ns_31_4_1_U53_n_74,mac_muladd_16s_16s_15ns_31_4_1_U53_n_75,mac_muladd_16s_16s_15ns_31_4_1_U53_n_76,mac_muladd_16s_16s_15ns_31_4_1_U53_n_77,mac_muladd_16s_16s_15ns_31_4_1_U53_n_78,mac_muladd_16s_16s_15ns_31_4_1_U53_n_79}),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state16,ap_CS_fsm_state13}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_36,mac_muladd_16s_16s_15ns_31_4_1_U53_n_37,mac_muladd_16s_16s_15ns_31_4_1_U53_n_38,mac_muladd_16s_16s_15ns_31_4_1_U53_n_39,mac_muladd_16s_16s_15ns_31_4_1_U53_n_40,mac_muladd_16s_16s_15ns_31_4_1_U53_n_41,mac_muladd_16s_16s_15ns_31_4_1_U53_n_42,mac_muladd_16s_16s_15ns_31_4_1_U53_n_43}),
        .add_ln39_2_fu_1193_p2(add_ln39_2_fu_1193_p2),
        .add_ln39_2_fu_1193_p2_carry__0(P_load_1_reg_1657),
        .\ap_CS_fsm_reg[15] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_24),
        .\ap_CS_fsm_reg[15]_0 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_25),
        .\ap_CS_fsm_reg[15]_1 (mac_muladd_16s_16s_15ns_31_4_1_U53_n_26),
        .\ap_CS_fsm_reg[20] (mac_muladd_16s_16s_15ns_31_4_1_U53_n_27),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U53_n_12,mac_muladd_16s_16s_15ns_31_4_1_U53_n_13,mac_muladd_16s_16s_15ns_31_4_1_U53_n_14,mac_muladd_16s_16s_15ns_31_4_1_U53_n_15,mac_muladd_16s_16s_15ns_31_4_1_U53_n_16,mac_muladd_16s_16s_15ns_31_4_1_U53_n_17,mac_muladd_16s_16s_15ns_31_4_1_U53_n_18,mac_muladd_16s_16s_15ns_31_4_1_U53_n_19,mac_muladd_16s_16s_15ns_31_4_1_U53_n_20,mac_muladd_16s_16s_15ns_31_4_1_U53_n_21,mac_muladd_16s_16s_15ns_31_4_1_U53_n_22,mac_muladd_16s_16s_15ns_31_4_1_U53_n_23}),
        .icmp_ln219_fu_926_p2_carry(temp_1_reg_1553),
        .q00({K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27,K_U_n_28,K_U_n_29}),
        .\q0_reg[0] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_26),
        .\q0_reg[10] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_19),
        .\q0_reg[12] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_14),
        .\q0_reg[13] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_13),
        .\q0_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_12),
        .\q0_reg[15] (icmp_ln40_2_fu_1204_p2),
        .\q0_reg[15]_0 (mac_muladd_16s_16s_15ns_31_4_1_U52_n_32),
        .\q0_reg[1] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_25),
        .\q0_reg[2] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_24),
        .\q0_reg[3] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_23),
        .\q0_reg[6] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_22),
        .\q0_reg[7] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_21),
        .\q0_reg[8] (mac_muladd_16s_16s_15ns_31_4_1_U52_n_20),
        .ram_reg_0_15_0_0_i_7({sum_1_fu_1198_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U53_n_46}),
        .ram_reg_0_15_11_11_i_1({q0[11],q0[9],q0[5:4]}),
        .sum_1_fu_1198_p2_carry__0(P_U_n_18));
  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 mac_muladd_16s_16s_15ns_31_4_1_U54
       (.A({sel0[15:7],B[1],sel0[5:4],B[0],sel0[2:1],grp_gsm_div_fu_389_ap_return}),
        .CO(sum_2_fu_1285_p2_carry__0_n_12),
        .DI(mac_muladd_16s_16s_15ns_31_4_1_U54_n_12),
        .E(P_ce0),
        .\K_load_reg_1645_reg[14] (mac_muladd_16s_16s_15ns_31_4_1_U54_n_15),
        .\K_load_reg_1645_reg[15] ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_32,mac_muladd_16s_16s_15ns_31_4_1_U54_n_33,mac_muladd_16s_16s_15ns_31_4_1_U54_n_34,mac_muladd_16s_16s_15ns_31_4_1_U54_n_35,mac_muladd_16s_16s_15ns_31_4_1_U54_n_36,mac_muladd_16s_16s_15ns_31_4_1_U54_n_37,mac_muladd_16s_16s_15ns_31_4_1_U54_n_38,mac_muladd_16s_16s_15ns_31_4_1_U54_n_39}),
        .\K_load_reg_1645_reg[15]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_48,mac_muladd_16s_16s_15ns_31_4_1_U54_n_49,mac_muladd_16s_16s_15ns_31_4_1_U54_n_50,mac_muladd_16s_16s_15ns_31_4_1_U54_n_51,mac_muladd_16s_16s_15ns_31_4_1_U54_n_52,mac_muladd_16s_16s_15ns_31_4_1_U54_n_53,mac_muladd_16s_16s_15ns_31_4_1_U54_n_54,mac_muladd_16s_16s_15ns_31_4_1_U54_n_55}),
        .\K_load_reg_1645_reg[7] ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_40,mac_muladd_16s_16s_15ns_31_4_1_U54_n_41,mac_muladd_16s_16s_15ns_31_4_1_U54_n_42,mac_muladd_16s_16s_15ns_31_4_1_U54_n_43,mac_muladd_16s_16s_15ns_31_4_1_U54_n_44,mac_muladd_16s_16s_15ns_31_4_1_U54_n_45,mac_muladd_16s_16s_15ns_31_4_1_U54_n_46,mac_muladd_16s_16s_15ns_31_4_1_U54_n_47}),
        .\K_load_reg_1645_reg[7]_0 ({mac_muladd_16s_16s_15ns_31_4_1_U54_n_56,mac_muladd_16s_16s_15ns_31_4_1_U54_n_57,mac_muladd_16s_16s_15ns_31_4_1_U54_n_58,mac_muladd_16s_16s_15ns_31_4_1_U54_n_59,mac_muladd_16s_16s_15ns_31_4_1_U54_n_60,mac_muladd_16s_16s_15ns_31_4_1_U54_n_61,mac_muladd_16s_16s_15ns_31_4_1_U54_n_62,mac_muladd_16s_16s_15ns_31_4_1_U54_n_63}),
        .O({sum_2_fu_1285_p2[15],sum_2_fu_1285_p2__0}),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state13}),
        .S({sum_2_fu_1285_p2[16],mac_muladd_16s_16s_15ns_31_4_1_U54_n_14}),
        .add_ln39_4_fu_1280_p2(add_ln39_4_fu_1280_p2),
        .add_ln39_4_fu_1280_p2_carry__0(K_load_reg_1645),
        .ap_clk(ap_clk),
        .d0({mac_muladd_16s_16s_15ns_31_4_1_U54_n_16,mac_muladd_16s_16s_15ns_31_4_1_U54_n_17,mac_muladd_16s_16s_15ns_31_4_1_U54_n_18,mac_muladd_16s_16s_15ns_31_4_1_U54_n_19,mac_muladd_16s_16s_15ns_31_4_1_U54_n_20,mac_muladd_16s_16s_15ns_31_4_1_U54_n_21,mac_muladd_16s_16s_15ns_31_4_1_U54_n_22,mac_muladd_16s_16s_15ns_31_4_1_U54_n_23,mac_muladd_16s_16s_15ns_31_4_1_U54_n_24,mac_muladd_16s_16s_15ns_31_4_1_U54_n_25,mac_muladd_16s_16s_15ns_31_4_1_U54_n_26,mac_muladd_16s_16s_15ns_31_4_1_U54_n_27,mac_muladd_16s_16s_15ns_31_4_1_U54_n_28,mac_muladd_16s_16s_15ns_31_4_1_U54_n_29,mac_muladd_16s_16s_15ns_31_4_1_U54_n_30,mac_muladd_16s_16s_15ns_31_4_1_U54_n_31}),
        .q00(q00_1),
        .\q0_reg[15] (icmp_ln40_4_fu_1291_p2),
        .\q0_reg[15]_0 (q0),
        .sum_2_fu_1285_p2_carry__0(K_U_n_13));
  FDRE \or_ln107_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_637_p2),
        .Q(or_ln107_reg_1431),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[3]_i_1 
       (.I0(Q[0]),
        .I1(LARc_ce0_0[2]),
        .I2(LARc_ce0_0[0]),
        .I3(ram_reg_bram_1_0[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q3[3]_i_1 
       (.I0(LARc_ce0_0[2]),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFE0E0E0E0E0)) 
    ram_reg_bram_0_i_2
       (.I0(Q[1]),
        .I1(ram_reg_bram_0_i_86_n_12),
        .I2(LARc_ce0_0[2]),
        .I3(ram_reg_bram_1),
        .I4(ram_reg_bram_1_0[1]),
        .I5(LARc_ce0_0[0]),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_bram_0_i_8
       (.I0(i_fu_148_reg),
        .I1(Q[1]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Autocorrelation_fu_103_L_ACF_address0),
        .O(address0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_86
       (.I0(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ram_reg_bram_0_i_86_n_12));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAB)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[0]_i_1 
       (.I0(zext_ln107_fu_718_p1),
        .I1(and_ln107_reg_1420),
        .I2(or_ln107_reg_1431),
        .I3(icmp_ln107_reg_1395),
        .I4(\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_0 ),
        .O(sh_prom_cast_cast_cast_fu_735_p1));
  LUT6 #(
    .INIT(64'h000F2222FF0F2222)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[0]_i_2 
       (.I0(and_ln107_reg_1420),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_1 ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_2 ),
        .I3(and_ln107_4_reg_1426),
        .I4(or_ln107_reg_1431),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1437_reg[0]_3 ),
        .O(zext_ln107_fu_718_p1));
  LUT2 #(
    .INIT(4'h2)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_2 
       (.I0(and_ln107_reg_1420),
        .I1(or_ln107_reg_1431),
        .O(\and_ln107_reg_1420_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[5]_i_2 
       (.I0(and_ln107_reg_1420),
        .I1(or_ln107_reg_1431),
        .I2(icmp_ln107_reg_1395),
        .O(or_ln107_2_fu_722_p2__1));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sh_prom_cast_cast_cast_fu_735_p1),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 [0]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 [1]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 [2]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 [3]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_1437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_1 [4]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_1437_reg[5]_0 [5]),
        .R(1'b0));
  CARRY8 sum_1_fu_1198_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1198_p2_carry_n_12,sum_1_fu_1198_p2_carry_n_13,sum_1_fu_1198_p2_carry_n_14,sum_1_fu_1198_p2_carry_n_15,sum_1_fu_1198_p2_carry_n_16,sum_1_fu_1198_p2_carry_n_17,sum_1_fu_1198_p2_carry_n_18,sum_1_fu_1198_p2_carry_n_19}),
        .DI(P_load_1_reg_1657[7:0]),
        .O(NLW_sum_1_fu_1198_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_56,mac_muladd_16s_16s_15ns_31_4_1_U53_n_57,mac_muladd_16s_16s_15ns_31_4_1_U53_n_58,mac_muladd_16s_16s_15ns_31_4_1_U53_n_59,mac_muladd_16s_16s_15ns_31_4_1_U53_n_60,mac_muladd_16s_16s_15ns_31_4_1_U53_n_61,mac_muladd_16s_16s_15ns_31_4_1_U53_n_62,mac_muladd_16s_16s_15ns_31_4_1_U53_n_63}));
  CARRY8 sum_1_fu_1198_p2_carry__0
       (.CI(sum_1_fu_1198_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_1_fu_1198_p2_carry__0_n_12,sum_1_fu_1198_p2_carry__0_n_13,sum_1_fu_1198_p2_carry__0_n_14,sum_1_fu_1198_p2_carry__0_n_15,sum_1_fu_1198_p2_carry__0_n_16,sum_1_fu_1198_p2_carry__0_n_17,sum_1_fu_1198_p2_carry__0_n_18,sum_1_fu_1198_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U53_n_44,P_load_1_reg_1657[14:8]}),
        .O({sum_1_fu_1198_p2[15],sum_1_fu_1198_p2__0,NLW_sum_1_fu_1198_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U53_n_48,mac_muladd_16s_16s_15ns_31_4_1_U53_n_49,mac_muladd_16s_16s_15ns_31_4_1_U53_n_50,mac_muladd_16s_16s_15ns_31_4_1_U53_n_51,mac_muladd_16s_16s_15ns_31_4_1_U53_n_52,mac_muladd_16s_16s_15ns_31_4_1_U53_n_53,mac_muladd_16s_16s_15ns_31_4_1_U53_n_54,mac_muladd_16s_16s_15ns_31_4_1_U53_n_55}));
  CARRY8 sum_2_fu_1285_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1285_p2_carry_n_12,sum_2_fu_1285_p2_carry_n_13,sum_2_fu_1285_p2_carry_n_14,sum_2_fu_1285_p2_carry_n_15,sum_2_fu_1285_p2_carry_n_16,sum_2_fu_1285_p2_carry_n_17,sum_2_fu_1285_p2_carry_n_18,sum_2_fu_1285_p2_carry_n_19}),
        .DI(K_load_reg_1645[7:0]),
        .O(NLW_sum_2_fu_1285_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_40,mac_muladd_16s_16s_15ns_31_4_1_U54_n_41,mac_muladd_16s_16s_15ns_31_4_1_U54_n_42,mac_muladd_16s_16s_15ns_31_4_1_U54_n_43,mac_muladd_16s_16s_15ns_31_4_1_U54_n_44,mac_muladd_16s_16s_15ns_31_4_1_U54_n_45,mac_muladd_16s_16s_15ns_31_4_1_U54_n_46,mac_muladd_16s_16s_15ns_31_4_1_U54_n_47}));
  CARRY8 sum_2_fu_1285_p2_carry__0
       (.CI(sum_2_fu_1285_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_2_fu_1285_p2_carry__0_n_12,sum_2_fu_1285_p2_carry__0_n_13,sum_2_fu_1285_p2_carry__0_n_14,sum_2_fu_1285_p2_carry__0_n_15,sum_2_fu_1285_p2_carry__0_n_16,sum_2_fu_1285_p2_carry__0_n_17,sum_2_fu_1285_p2_carry__0_n_18,sum_2_fu_1285_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U54_n_12,K_load_reg_1645[14:8]}),
        .O({sum_2_fu_1285_p2[15],sum_2_fu_1285_p2__0,NLW_sum_2_fu_1285_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U54_n_32,mac_muladd_16s_16s_15ns_31_4_1_U54_n_33,mac_muladd_16s_16s_15ns_31_4_1_U54_n_34,mac_muladd_16s_16s_15ns_31_4_1_U54_n_35,mac_muladd_16s_16s_15ns_31_4_1_U54_n_36,mac_muladd_16s_16s_15ns_31_4_1_U54_n_37,mac_muladd_16s_16s_15ns_31_4_1_U54_n_38,mac_muladd_16s_16s_15ns_31_4_1_U54_n_39}));
  CARRY8 sum_fu_1036_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_1036_p2_carry_n_12,sum_fu_1036_p2_carry_n_13,sum_fu_1036_p2_carry_n_14,sum_fu_1036_p2_carry_n_15,sum_fu_1036_p2_carry_n_16,sum_fu_1036_p2_carry_n_17,sum_fu_1036_p2_carry_n_18,sum_fu_1036_p2_carry_n_19}),
        .DI(P_load_reg_1569[7:0]),
        .O(NLW_sum_fu_1036_p2_carry_O_UNCONNECTED[7:0]),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_41,mac_muladd_16s_16s_15ns_31_4_1_U52_n_42,mac_muladd_16s_16s_15ns_31_4_1_U52_n_43,mac_muladd_16s_16s_15ns_31_4_1_U52_n_44,mac_muladd_16s_16s_15ns_31_4_1_U52_n_45,mac_muladd_16s_16s_15ns_31_4_1_U52_n_46,mac_muladd_16s_16s_15ns_31_4_1_U52_n_47,mac_muladd_16s_16s_15ns_31_4_1_U52_n_48}));
  CARRY8 sum_fu_1036_p2_carry__0
       (.CI(sum_fu_1036_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({sum_fu_1036_p2_carry__0_n_12,sum_fu_1036_p2_carry__0_n_13,sum_fu_1036_p2_carry__0_n_14,sum_fu_1036_p2_carry__0_n_15,sum_fu_1036_p2_carry__0_n_16,sum_fu_1036_p2_carry__0_n_17,sum_fu_1036_p2_carry__0_n_18,sum_fu_1036_p2_carry__0_n_19}),
        .DI({mac_muladd_16s_16s_15ns_31_4_1_U52_n_28,P_load_reg_1569[14:8]}),
        .O({sum_fu_1036_p2[15:14],NLW_sum_fu_1036_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S({mac_muladd_16s_16s_15ns_31_4_1_U52_n_33,mac_muladd_16s_16s_15ns_31_4_1_U52_n_34,mac_muladd_16s_16s_15ns_31_4_1_U52_n_35,mac_muladd_16s_16s_15ns_31_4_1_U52_n_36,mac_muladd_16s_16s_15ns_31_4_1_U52_n_37,mac_muladd_16s_16s_15ns_31_4_1_U52_n_38,mac_muladd_16s_16s_15ns_31_4_1_U52_n_39,mac_muladd_16s_16s_15ns_31_4_1_U52_n_40}));
  FDRE \temp_1_reg_1553_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_42),
        .Q(temp_1_reg_1553[0]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_32),
        .Q(temp_1_reg_1553[10]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_31),
        .Q(temp_1_reg_1553[11]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_30),
        .Q(temp_1_reg_1553[12]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_29),
        .Q(temp_1_reg_1553[13]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_28),
        .Q(temp_1_reg_1553[14]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_27),
        .Q(temp_1_reg_1553[15]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_41),
        .Q(temp_1_reg_1553[1]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_40),
        .Q(temp_1_reg_1553[2]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_39),
        .Q(temp_1_reg_1553[3]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_38),
        .Q(temp_1_reg_1553[4]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_37),
        .Q(temp_1_reg_1553[5]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_36),
        .Q(temp_1_reg_1553[6]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_35),
        .Q(temp_1_reg_1553[7]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_34),
        .Q(temp_1_reg_1553[8]),
        .R(1'b0));
  FDRE \temp_1_reg_1553_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_33),
        .Q(temp_1_reg_1553[9]),
        .R(1'b0));
  FDSE \temp_2_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_42),
        .Q(temp_2_reg_368[0]),
        .S(P_U_n_66));
  FDSE \temp_2_reg_368_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_60),
        .Q(temp_2_reg_368[10]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_59),
        .Q(temp_2_reg_368[11]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_58),
        .Q(temp_2_reg_368[12]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_55),
        .Q(temp_2_reg_368[13]),
        .S(P_U_n_66));
  FDRE \temp_2_reg_368_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_56),
        .Q(temp_2_reg_368[14]),
        .R(1'b0));
  FDSE \temp_2_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_65),
        .Q(temp_2_reg_368[1]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_64),
        .Q(temp_2_reg_368[2]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_51),
        .Q(temp_2_reg_368[3]),
        .S(P_U_n_66));
  FDSE \temp_2_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_52),
        .Q(temp_2_reg_368[4]),
        .S(P_U_n_66));
  FDSE \temp_2_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_63),
        .Q(temp_2_reg_368[5]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_62),
        .Q(temp_2_reg_368[6]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_61),
        .Q(temp_2_reg_368[7]),
        .S(1'b0));
  FDSE \temp_2_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_53),
        .Q(temp_2_reg_368[8]),
        .S(P_U_n_66));
  FDSE \temp_2_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_U_n_54),
        .Q(temp_2_reg_368[9]),
        .S(P_U_n_66));
  FDRE \trunc_ln204_reg_1587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_160_reg_n_12_[0] ),
        .Q(trunc_ln204_reg_1587[0]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_1587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_160_reg_n_12_[1] ),
        .Q(trunc_ln204_reg_1587[1]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_1587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\idx_fu_160_reg_n_12_[2] ),
        .Q(trunc_ln204_reg_1587[2]),
        .R(1'b0));
  FDRE \zext_ln184_reg_1445_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_148_reg[3]_0 [0]),
        .Q(\zext_ln184_reg_1445_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1445_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_148_reg[3]_0 [1]),
        .Q(\zext_ln184_reg_1445_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1445_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_148_reg),
        .Q(\zext_ln184_reg_1445_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_1445_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\i_fu_148_reg[3]_0 [2]),
        .Q(\zext_ln184_reg_1445_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \zext_ln191_reg_1465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_152_reg[0]),
        .Q(zext_ln191_reg_1465_reg[0]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_152_reg[1]),
        .Q(zext_ln191_reg_1465_reg[1]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_152_reg[2]),
        .Q(zext_ln191_reg_1465_reg[2]),
        .R(1'b0));
  FDRE \zext_ln191_reg_1465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_152_reg[3]),
        .Q(zext_ln191_reg_1465_reg[3]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_156_reg[0]),
        .Q(zext_ln197_reg_1485_reg[0]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_156_reg[1]),
        .Q(zext_ln197_reg_1485_reg[1]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_156_reg[2]),
        .Q(zext_ln197_reg_1485_reg[2]),
        .R(1'b0));
  FDRE \zext_ln197_reg_1485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_156_reg[3]),
        .Q(zext_ln197_reg_1485_reg[3]),
        .R(1'b0));
  FDRE \zext_ln204_reg_1548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_160_reg_n_12_[0] ),
        .Q(\zext_ln204_reg_1548_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln204_reg_1548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_160_reg_n_12_[1] ),
        .Q(\zext_ln204_reg_1548_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln204_reg_1548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_160_reg_n_12_[2] ),
        .Q(\zext_ln204_reg_1548_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_1625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_378[0]),
        .Q(zext_ln229_reg_1625_reg[0]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_378[1]),
        .Q(zext_ln229_reg_1625_reg[1]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_378[2]),
        .Q(zext_ln229_reg_1625_reg[2]),
        .R(1'b0));
  FDRE \zext_ln229_reg_1625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(m_reg_378[3]),
        .Q(zext_ln229_reg_1625_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
   (\q0_reg[15]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    d0);
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]ACF_address0;
  wire ACF_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [15:0]\q0_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ACF_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\q0_reg[0]_0 [0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ACF_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\q0_reg[0]_0 [1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ACF_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\q0_reg[0]_0 [2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ACF_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\q0_reg[0]_0 [3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ACF_address0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(Q[0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0
   (E,
    \P_load_1_reg_1657_reg[3] ,
    q00,
    \q0_reg[15]_0 ,
    Q,
    add_ln39_4_fu_1280_p2_carry_i_9_0,
    add_ln39_4_fu_1280_p2_carry_i_9_1,
    zext_ln229_reg_1625_reg,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    ap_clk,
    d0);
  output [0:0]E;
  output \P_load_1_reg_1657_reg[3] ;
  output [15:0]q00;
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [15:0]add_ln39_4_fu_1280_p2_carry_i_9_0;
  input add_ln39_4_fu_1280_p2_carry_i_9_1;
  input [3:0]zext_ln229_reg_1625_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]E;
  wire \P_load_1_reg_1657_reg[3] ;
  wire [2:0]Q;
  wire add_ln39_4_fu_1280_p2_carry_i_10_n_12;
  wire add_ln39_4_fu_1280_p2_carry_i_11_n_12;
  wire add_ln39_4_fu_1280_p2_carry_i_12_n_12;
  wire [15:0]add_ln39_4_fu_1280_p2_carry_i_9_0;
  wire add_ln39_4_fu_1280_p2_carry_i_9_1;
  wire ap_clk;
  wire [15:0]d0;
  wire p_0_in__1;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_3__1_n_12;
  wire ram_reg_0_15_0_0_i_4__1_n_12;
  wire ram_reg_0_15_0_0_i_5__1_n_12;
  wire ram_reg_0_15_0_0_i_6__1_n_12;
  wire [3:0]zext_ln229_reg_1625_reg;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    add_ln39_4_fu_1280_p2_carry_i_10
       (.I0(add_ln39_4_fu_1280_p2_carry_i_9_0[11]),
        .I1(add_ln39_4_fu_1280_p2_carry_i_9_0[12]),
        .I2(add_ln39_4_fu_1280_p2_carry_i_9_0[7]),
        .I3(add_ln39_4_fu_1280_p2_carry_i_9_0[2]),
        .I4(add_ln39_4_fu_1280_p2_carry_i_9_0[6]),
        .I5(add_ln39_4_fu_1280_p2_carry_i_9_0[15]),
        .O(add_ln39_4_fu_1280_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'hFFFD)) 
    add_ln39_4_fu_1280_p2_carry_i_11
       (.I0(add_ln39_4_fu_1280_p2_carry_i_9_1),
        .I1(add_ln39_4_fu_1280_p2_carry_i_9_0[5]),
        .I2(add_ln39_4_fu_1280_p2_carry_i_9_0[8]),
        .I3(add_ln39_4_fu_1280_p2_carry_i_9_0[10]),
        .O(add_ln39_4_fu_1280_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_4_fu_1280_p2_carry_i_12
       (.I0(add_ln39_4_fu_1280_p2_carry_i_9_0[9]),
        .I1(add_ln39_4_fu_1280_p2_carry_i_9_0[14]),
        .I2(add_ln39_4_fu_1280_p2_carry_i_9_0[4]),
        .I3(add_ln39_4_fu_1280_p2_carry_i_9_0[0]),
        .O(add_ln39_4_fu_1280_p2_carry_i_12_n_12));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_4_fu_1280_p2_carry_i_9
       (.I0(add_ln39_4_fu_1280_p2_carry_i_10_n_12),
        .I1(add_ln39_4_fu_1280_p2_carry_i_9_0[3]),
        .I2(add_ln39_4_fu_1280_p2_carry_i_9_0[1]),
        .I3(add_ln39_4_fu_1280_p2_carry_i_9_0[13]),
        .I4(add_ln39_4_fu_1280_p2_carry_i_11_n_12),
        .I5(add_ln39_4_fu_1280_p2_carry_i_12_n_12),
        .O(\P_load_1_reg_1657_reg[3] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(p_0_in__1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(zext_ln229_reg_1625_reg[0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [0]),
        .O(ram_reg_0_15_0_0_i_3__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(zext_ln229_reg_1625_reg[1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [1]),
        .O(ram_reg_0_15_0_0_i_4__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(zext_ln229_reg_1625_reg[2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [2]),
        .O(ram_reg_0_15_0_0_i_5__1_n_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(zext_ln229_reg_1625_reg[3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_1 [3]),
        .O(ram_reg_0_15_0_0_i_6__1_n_12));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ram_reg_0_15_0_0_i_3__1_n_12),
        .A1(ram_reg_0_15_0_0_i_4__1_n_12),
        .A2(ram_reg_0_15_0_0_i_5__1_n_12),
        .A3(ram_reg_0_15_0_0_i_6__1_n_12),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1
   (\ap_CS_fsm_reg[9] ,
    D,
    E,
    SR,
    \K_load_reg_1645_reg[3] ,
    DI,
    \q0_reg[15]_0 ,
    S,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[13]_1 ,
    \ap_CS_fsm_reg[11] ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    q00,
    Q,
    \q0_reg[15]_1 ,
    zext_ln229_reg_1625_reg,
    \q0_reg[0]_0 ,
    CO,
    add_ln39_2_fu_1193_p2_carry_i_9_0,
    add_ln39_2_fu_1193_p2_carry_i_9_1,
    temp_2_reg_368,
    grp_gsm_div_fu_389_ap_start_reg_reg,
    grp_gsm_div_fu_389_ap_start_reg,
    ap_clk,
    d0);
  output \ap_CS_fsm_reg[9] ;
  output [2:0]D;
  output [0:0]E;
  output [0:0]SR;
  output \K_load_reg_1645_reg[3] ;
  output [7:0]DI;
  output [15:0]\q0_reg[15]_0 ;
  output [7:0]S;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[13]_1 ;
  output \ap_CS_fsm_reg[11] ;
  output \q0_reg[14]_0 ;
  output \q0_reg[14]_1 ;
  output \q0_reg[14]_2 ;
  output \q0_reg[14]_3 ;
  output \q0_reg[14]_4 ;
  output \q0_reg[14]_5 ;
  output \q0_reg[14]_6 ;
  output \q0_reg[14]_7 ;
  output \q0_reg[14]_8 ;
  output [15:0]q00;
  input [3:0]Q;
  input [6:0]\q0_reg[15]_1 ;
  input [3:0]zext_ln229_reg_1625_reg;
  input [3:0]\q0_reg[0]_0 ;
  input [0:0]CO;
  input [15:0]add_ln39_2_fu_1193_p2_carry_i_9_0;
  input add_ln39_2_fu_1193_p2_carry_i_9_1;
  input [14:0]temp_2_reg_368;
  input grp_gsm_div_fu_389_ap_start_reg_reg;
  input grp_gsm_div_fu_389_ap_start_reg;
  input ap_clk;
  input [15:0]d0;

  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire \K_load_reg_1645_reg[3] ;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire add_ln39_2_fu_1193_p2_carry_i_10_n_12;
  wire add_ln39_2_fu_1193_p2_carry_i_11_n_12;
  wire add_ln39_2_fu_1193_p2_carry_i_12_n_12;
  wire [15:0]add_ln39_2_fu_1193_p2_carry_i_9_0;
  wire add_ln39_2_fu_1193_p2_carry_i_9_1;
  wire [3:0]address0_0;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [15:0]d0;
  wire grp_gsm_div_fu_389_ap_start_reg;
  wire grp_gsm_div_fu_389_ap_start_reg_reg;
  wire p_0_in__2;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[14]_1 ;
  wire \q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[14]_5 ;
  wire \q0_reg[14]_6 ;
  wire \q0_reg[14]_7 ;
  wire \q0_reg[14]_8 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire [6:0]\q0_reg[15]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_15_0_0_i_9_n_12;
  wire [14:0]temp_2_reg_368;
  wire \temp_2_reg_368[10]_i_2_n_12 ;
  wire \temp_2_reg_368[13]_i_3_n_12 ;
  wire \temp_2_reg_368[14]_i_2_n_12 ;
  wire \temp_2_reg_368[5]_i_2_n_12 ;
  wire \temp_2_reg_368[9]_i_2_n_12 ;
  wire [3:0]zext_ln229_reg_1625_reg;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln232_reg_1635[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln232_reg_1635[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln232_reg_1635[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    add_ln39_2_fu_1193_p2_carry_i_10
       (.I0(add_ln39_2_fu_1193_p2_carry_i_9_0[11]),
        .I1(add_ln39_2_fu_1193_p2_carry_i_9_0[12]),
        .I2(add_ln39_2_fu_1193_p2_carry_i_9_0[6]),
        .I3(add_ln39_2_fu_1193_p2_carry_i_9_0[15]),
        .I4(add_ln39_2_fu_1193_p2_carry_i_9_0[7]),
        .I5(add_ln39_2_fu_1193_p2_carry_i_9_0[2]),
        .O(add_ln39_2_fu_1193_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'hFFFD)) 
    add_ln39_2_fu_1193_p2_carry_i_11
       (.I0(add_ln39_2_fu_1193_p2_carry_i_9_1),
        .I1(add_ln39_2_fu_1193_p2_carry_i_9_0[5]),
        .I2(add_ln39_2_fu_1193_p2_carry_i_9_0[8]),
        .I3(add_ln39_2_fu_1193_p2_carry_i_9_0[10]),
        .O(add_ln39_2_fu_1193_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    add_ln39_2_fu_1193_p2_carry_i_12
       (.I0(add_ln39_2_fu_1193_p2_carry_i_9_0[9]),
        .I1(add_ln39_2_fu_1193_p2_carry_i_9_0[14]),
        .I2(add_ln39_2_fu_1193_p2_carry_i_9_0[4]),
        .I3(add_ln39_2_fu_1193_p2_carry_i_9_0[0]),
        .O(add_ln39_2_fu_1193_p2_carry_i_12_n_12));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    add_ln39_2_fu_1193_p2_carry_i_9
       (.I0(add_ln39_2_fu_1193_p2_carry_i_10_n_12),
        .I1(add_ln39_2_fu_1193_p2_carry_i_9_0[3]),
        .I2(add_ln39_2_fu_1193_p2_carry_i_9_0[1]),
        .I3(add_ln39_2_fu_1193_p2_carry_i_9_0[13]),
        .I4(add_ln39_2_fu_1193_p2_carry_i_11_n_12),
        .I5(add_ln39_2_fu_1193_p2_carry_i_12_n_12),
        .O(\K_load_reg_1645_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    grp_gsm_div_fu_389_ap_start_reg_i_1
       (.I0(CO),
        .I1(\q0_reg[15]_1 [3]),
        .I2(grp_gsm_div_fu_389_ap_start_reg_reg),
        .I3(grp_gsm_div_fu_389_ap_start_reg),
        .O(\ap_CS_fsm_reg[11] ));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln208_fu_912_p2_carry_i_1
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(temp_2_reg_368[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_10
       (.I0(\q0_reg[15]_0 [13]),
        .I1(temp_2_reg_368[13]),
        .I2(\q0_reg[15]_0 [12]),
        .I3(temp_2_reg_368[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_11
       (.I0(\q0_reg[15]_0 [11]),
        .I1(temp_2_reg_368[11]),
        .I2(\q0_reg[15]_0 [10]),
        .I3(temp_2_reg_368[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_12
       (.I0(\q0_reg[15]_0 [9]),
        .I1(temp_2_reg_368[9]),
        .I2(\q0_reg[15]_0 [8]),
        .I3(temp_2_reg_368[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_13
       (.I0(\q0_reg[15]_0 [7]),
        .I1(temp_2_reg_368[7]),
        .I2(\q0_reg[15]_0 [6]),
        .I3(temp_2_reg_368[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_14
       (.I0(\q0_reg[15]_0 [5]),
        .I1(temp_2_reg_368[5]),
        .I2(\q0_reg[15]_0 [4]),
        .I3(temp_2_reg_368[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_15
       (.I0(\q0_reg[15]_0 [3]),
        .I1(temp_2_reg_368[3]),
        .I2(\q0_reg[15]_0 [2]),
        .I3(temp_2_reg_368[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln208_fu_912_p2_carry_i_16
       (.I0(\q0_reg[15]_0 [1]),
        .I1(temp_2_reg_368[1]),
        .I2(\q0_reg[15]_0 [0]),
        .I3(temp_2_reg_368[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_2
       (.I0(temp_2_reg_368[13]),
        .I1(\q0_reg[15]_0 [13]),
        .I2(temp_2_reg_368[12]),
        .I3(\q0_reg[15]_0 [12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_3
       (.I0(temp_2_reg_368[11]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(temp_2_reg_368[10]),
        .I3(\q0_reg[15]_0 [10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_4
       (.I0(temp_2_reg_368[9]),
        .I1(\q0_reg[15]_0 [9]),
        .I2(temp_2_reg_368[8]),
        .I3(\q0_reg[15]_0 [8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_5
       (.I0(temp_2_reg_368[7]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(temp_2_reg_368[6]),
        .I3(\q0_reg[15]_0 [6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_6
       (.I0(temp_2_reg_368[5]),
        .I1(\q0_reg[15]_0 [5]),
        .I2(temp_2_reg_368[4]),
        .I3(\q0_reg[15]_0 [4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_7
       (.I0(temp_2_reg_368[3]),
        .I1(\q0_reg[15]_0 [3]),
        .I2(temp_2_reg_368[2]),
        .I3(\q0_reg[15]_0 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln208_fu_912_p2_carry_i_8
       (.I0(temp_2_reg_368[1]),
        .I1(\q0_reg[15]_0 [1]),
        .I2(temp_2_reg_368[0]),
        .I3(\q0_reg[15]_0 [0]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln208_fu_912_p2_carry_i_9
       (.I0(\q0_reg[15]_0 [15]),
        .I1(\q0_reg[15]_0 [14]),
        .I2(temp_2_reg_368[14]),
        .O(S[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx101_fu_176[3]_i_1 
       (.I0(\q0_reg[15]_1 [3]),
        .I1(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_1__3
       (.I0(\q0_reg[15]_1 [0]),
        .I1(\q0_reg[15]_1 [4]),
        .I2(\q0_reg[15]_1 [6]),
        .I3(\q0_reg[15]_1 [2]),
        .I4(\q0_reg[15]_1 [5]),
        .I5(\q0_reg[15]_1 [1]),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_15_0_0_i_10
       (.I0(\q0_reg[15]_1 [1]),
        .I1(\q0_reg[15]_1 [5]),
        .I2(\q0_reg[15]_1 [2]),
        .I3(\q0_reg[15]_1 [6]),
        .I4(\q0_reg[15]_1 [4]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\q0_reg[15]_1 [0]),
        .I1(\q0_reg[15]_1 [4]),
        .I2(\q0_reg[15]_1 [6]),
        .O(p_0_in__2));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    ram_reg_0_15_0_0_i_3
       (.I0(ram_reg_0_15_0_0_i_9_n_12),
        .I1(Q[0]),
        .I2(\q0_reg[15]_1 [5]),
        .I3(\q0_reg[15]_1 [6]),
        .I4(zext_ln229_reg_1625_reg[0]),
        .O(address0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\q0_reg[0]_0 [1]),
        .I2(D[0]),
        .I3(\q0_reg[15]_1 [5]),
        .I4(\q0_reg[15]_1 [6]),
        .I5(zext_ln229_reg_1625_reg[1]),
        .O(address0_0[1]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\q0_reg[0]_0 [2]),
        .I2(D[1]),
        .I3(\q0_reg[15]_1 [5]),
        .I4(\q0_reg[15]_1 [6]),
        .I5(zext_ln229_reg_1625_reg[2]),
        .O(address0_0[2]));
  LUT6 #(
    .INIT(64'hFFFF88F800F088F8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(\q0_reg[15]_1 [5]),
        .I1(D[2]),
        .I2(\q0_reg[0]_0 [3]),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(\q0_reg[15]_1 [6]),
        .I5(zext_ln229_reg_1625_reg[3]),
        .O(address0_0[3]));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    ram_reg_0_15_0_0_i_9
       (.I0(\q0_reg[15]_1 [5]),
        .I1(\q0_reg[15]_1 [2]),
        .I2(\q0_reg[15]_1 [6]),
        .I3(\q0_reg[15]_1 [4]),
        .I4(\q0_reg[0]_0 [0]),
        .I5(\q0_reg[15]_1 [1]),
        .O(ram_reg_0_15_0_0_i_9_n_12));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_113/P_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(address0_0[0]),
        .A1(address0_0[1]),
        .A2(address0_0[2]),
        .A3(address0_0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_2_reg_368[10]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [10]),
        .I4(\temp_2_reg_368[10]_i_2_n_12 ),
        .O(\q0_reg[14]_2 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \temp_2_reg_368[10]_i_2 
       (.I0(\q0_reg[15]_0 [8]),
        .I1(\q0_reg[15]_0 [6]),
        .I2(\temp_2_reg_368[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [9]),
        .O(\temp_2_reg_368[10]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_2_reg_368[11]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [11]),
        .I4(\temp_2_reg_368[14]_i_2_n_12 ),
        .O(\q0_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h73CC73CCFF4073CC)) 
    \temp_2_reg_368[12]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\temp_2_reg_368[14]_i_2_n_12 ),
        .I5(\q0_reg[15]_0 [11]),
        .O(\q0_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \temp_2_reg_368[13]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_1 [2]),
        .O(\q0_reg[14]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \temp_2_reg_368[13]_i_2 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_2_reg_368[14]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \temp_2_reg_368[13]_i_3 
       (.I0(\q0_reg[15]_0 [12]),
        .I1(\temp_2_reg_368[14]_i_2_n_12 ),
        .I2(\q0_reg[15]_0 [11]),
        .I3(\q0_reg[15]_0 [13]),
        .O(\temp_2_reg_368[13]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0000)) 
    \temp_2_reg_368[14]_i_1 
       (.I0(\q0_reg[15]_0 [13]),
        .I1(\q0_reg[15]_0 [11]),
        .I2(\temp_2_reg_368[14]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [12]),
        .I4(\q0_reg[15]_0 [14]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \temp_2_reg_368[14]_i_2 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\temp_2_reg_368[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\q0_reg[15]_0 [8]),
        .I5(\q0_reg[15]_0 [10]),
        .O(\temp_2_reg_368[14]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h73CCFF40)) 
    \temp_2_reg_368[1]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [1]),
        .I4(\q0_reg[15]_0 [0]),
        .O(\q0_reg[14]_7 ));
  LUT6 #(
    .INIT(64'h73CC73CC73CCFF40)) 
    \temp_2_reg_368[2]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [1]),
        .I5(\q0_reg[15]_0 [0]),
        .O(\q0_reg[14]_6 ));
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \temp_2_reg_368[3]_i_1 
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\q0_reg[15]_0 [0]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    \temp_2_reg_368[4]_i_1 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [0]),
        .I4(\q0_reg[15]_0 [3]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_2_reg_368[5]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [5]),
        .I4(\temp_2_reg_368[5]_i_2_n_12 ),
        .O(\q0_reg[14]_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \temp_2_reg_368[5]_i_2 
       (.I0(\q0_reg[15]_0 [3]),
        .I1(\q0_reg[15]_0 [0]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [2]),
        .I4(\q0_reg[15]_0 [4]),
        .O(\temp_2_reg_368[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFF4073CC)) 
    \temp_2_reg_368[6]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\temp_2_reg_368[9]_i_2_n_12 ),
        .O(\q0_reg[14]_4 ));
  LUT6 #(
    .INIT(64'h73CC73CCFF4073CC)) 
    \temp_2_reg_368[7]_i_1 
       (.I0(\q0_reg[15]_0 [14]),
        .I1(\q0_reg[15]_0 [15]),
        .I2(\temp_2_reg_368[13]_i_3_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\temp_2_reg_368[9]_i_2_n_12 ),
        .I5(\q0_reg[15]_0 [6]),
        .O(\q0_reg[14]_3 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \temp_2_reg_368[8]_i_1 
       (.I0(\q0_reg[15]_0 [8]),
        .I1(\q0_reg[15]_0 [6]),
        .I2(\temp_2_reg_368[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [7]),
        .I4(\q0_reg[15]_0 [15]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    \temp_2_reg_368[9]_i_1 
       (.I0(\q0_reg[15]_0 [9]),
        .I1(\q0_reg[15]_0 [7]),
        .I2(\temp_2_reg_368[9]_i_2_n_12 ),
        .I3(\q0_reg[15]_0 [6]),
        .I4(\q0_reg[15]_0 [8]),
        .I5(\q0_reg[15]_0 [15]),
        .O(\q0_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \temp_2_reg_368[9]_i_2 
       (.I0(\q0_reg[15]_0 [4]),
        .I1(\q0_reg[15]_0 [2]),
        .I2(\q0_reg[15]_0 [1]),
        .I3(\q0_reg[15]_0 [0]),
        .I4(\q0_reg[15]_0 [3]),
        .I5(\q0_reg[15]_0 [5]),
        .O(\temp_2_reg_368[9]_i_2_n_12 ));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_32 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8
   (P,
    DI,
    S,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_82_fu_190_reg[39] ,
    \empty_82_fu_190_reg[39]_0 ,
    \empty_82_fu_190_reg[39]_1 ,
    \empty_82_fu_190_reg[39]_2 );
  output [32:0]P;
  output [1:0]DI;
  output [0:0]S;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [1:0]\empty_82_fu_190_reg[39] ;
  input \empty_82_fu_190_reg[39]_0 ;
  input [1:0]\empty_82_fu_190_reg[39]_1 ;
  input [1:0]\empty_82_fu_190_reg[39]_2 ;

  wire [15:0]A;
  wire CEA1;
  wire [1:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [1:0]\empty_82_fu_190_reg[39] ;
  wire \empty_82_fu_190_reg[39]_0 ;
  wire [1:0]\empty_82_fu_190_reg[39]_1 ;
  wire [1:0]\empty_82_fu_190_reg[39]_2 ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .DI(DI),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\empty_82_fu_190_reg[39] (\empty_82_fu_190_reg[39] ),
        .\empty_82_fu_190_reg[39]_0 (\empty_82_fu_190_reg[39]_0 ),
        .\empty_82_fu_190_reg[39]_1 (\empty_82_fu_190_reg[39]_1 ),
        .\empty_82_fu_190_reg[39]_2 (\empty_82_fu_190_reg[39]_2 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2
   (P,
    DI,
    S,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_82_fu_190_reg[39] ,
    \empty_82_fu_190_reg[39]_0 ,
    \empty_82_fu_190_reg[39]_1 ,
    \empty_82_fu_190_reg[39]_2 );
  output [32:0]P;
  output [1:0]DI;
  output [0:0]S;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input [1:0]\empty_82_fu_190_reg[39] ;
  input \empty_82_fu_190_reg[39]_0 ;
  input [1:0]\empty_82_fu_190_reg[39]_1 ;
  input [1:0]\empty_82_fu_190_reg[39]_2 ;

  wire [15:0]A;
  wire CEA1;
  wire [1:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [1:0]\empty_82_fu_190_reg[39] ;
  wire \empty_82_fu_190_reg[39]_0 ;
  wire [1:0]\empty_82_fu_190_reg[39]_1 ;
  wire [1:0]\empty_82_fu_190_reg[39]_2 ;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h565556AA6AAA6AAA)) 
    \empty_82_fu_190[39]_i_16 
       (.I0(DI[0]),
        .I1(P[32]),
        .I2(\empty_82_fu_190_reg[39] [0]),
        .I3(\empty_82_fu_190_reg[39]_0 ),
        .I4(\empty_82_fu_190_reg[39]_1 [0]),
        .I5(\empty_82_fu_190_reg[39]_2 [0]),
        .O(S));
  LUT5 #(
    .INIT(32'h4F40101F)) 
    \empty_82_fu_190[39]_i_7 
       (.I0(P[32]),
        .I1(\empty_82_fu_190_reg[39] [1]),
        .I2(\empty_82_fu_190_reg[39]_0 ),
        .I3(\empty_82_fu_190_reg[39]_1 [1]),
        .I4(\empty_82_fu_190_reg[39]_2 [1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \empty_82_fu_190[39]_i_8 
       (.I0(P[32]),
        .I1(\empty_82_fu_190_reg[39] [1]),
        .I2(\empty_82_fu_190_reg[39]_0 ),
        .I3(\empty_82_fu_190_reg[39]_1 [1]),
        .I4(\empty_82_fu_190_reg[39]_2 [1]),
        .O(DI[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_32
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_31 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_31
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_30 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11
   (P,
    DI,
    S,
    \ap_CS_fsm_reg[17]_rep__6 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_84_fu_198_reg[39] ,
    \empty_84_fu_198_reg[39]_0 ,
    \empty_84_fu_198_reg[39]_1 ,
    \empty_84_fu_198_reg[39]_2 ,
    \empty_84_fu_198_reg[39]_3 ,
    \empty_84_fu_198_reg[7] ,
    \empty_84_fu_198_reg[39]_4 );
  output [33:0]P;
  output [1:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[17]_rep__6 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [1:0]\empty_84_fu_198_reg[39] ;
  input [1:0]\empty_84_fu_198_reg[39]_0 ;
  input \empty_84_fu_198_reg[39]_1 ;
  input [1:0]\empty_84_fu_198_reg[39]_2 ;
  input [1:0]\empty_84_fu_198_reg[39]_3 ;
  input \empty_84_fu_198_reg[7] ;
  input \empty_84_fu_198_reg[39]_4 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[17]_rep__6 ;
  wire ap_clk;
  wire [1:0]\empty_84_fu_198_reg[39] ;
  wire [1:0]\empty_84_fu_198_reg[39]_0 ;
  wire \empty_84_fu_198_reg[39]_1 ;
  wire [1:0]\empty_84_fu_198_reg[39]_2 ;
  wire [1:0]\empty_84_fu_198_reg[39]_3 ;
  wire \empty_84_fu_198_reg[39]_4 ;
  wire \empty_84_fu_198_reg[7] ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[17]_rep__6 (\ap_CS_fsm_reg[17]_rep__6 ),
        .ap_clk(ap_clk),
        .\empty_84_fu_198_reg[39] (\empty_84_fu_198_reg[39] ),
        .\empty_84_fu_198_reg[39]_0 (\empty_84_fu_198_reg[39]_0 ),
        .\empty_84_fu_198_reg[39]_1 (\empty_84_fu_198_reg[39]_1 ),
        .\empty_84_fu_198_reg[39]_2 (\empty_84_fu_198_reg[39]_2 ),
        .\empty_84_fu_198_reg[39]_3 (\empty_84_fu_198_reg[39]_3 ),
        .\empty_84_fu_198_reg[39]_4 (\empty_84_fu_198_reg[39]_4 ),
        .\empty_84_fu_198_reg[7] (\empty_84_fu_198_reg[7] ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5
   (P,
    DI,
    S,
    \ap_CS_fsm_reg[17]_rep__6 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_84_fu_198_reg[39] ,
    \empty_84_fu_198_reg[39]_0 ,
    \empty_84_fu_198_reg[39]_1 ,
    \empty_84_fu_198_reg[39]_2 ,
    \empty_84_fu_198_reg[39]_3 ,
    \empty_84_fu_198_reg[7] ,
    \empty_84_fu_198_reg[39]_4 );
  output [33:0]P;
  output [1:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[17]_rep__6 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [1:0]\empty_84_fu_198_reg[39] ;
  input [1:0]\empty_84_fu_198_reg[39]_0 ;
  input \empty_84_fu_198_reg[39]_1 ;
  input [1:0]\empty_84_fu_198_reg[39]_2 ;
  input [1:0]\empty_84_fu_198_reg[39]_3 ;
  input \empty_84_fu_198_reg[7] ;
  input \empty_84_fu_198_reg[39]_4 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[17]_rep__6 ;
  wire ap_clk;
  wire [1:0]\empty_84_fu_198_reg[39] ;
  wire [1:0]\empty_84_fu_198_reg[39]_0 ;
  wire \empty_84_fu_198_reg[39]_1 ;
  wire [1:0]\empty_84_fu_198_reg[39]_2 ;
  wire [1:0]\empty_84_fu_198_reg[39]_3 ;
  wire \empty_84_fu_198_reg[39]_4 ;
  wire \empty_84_fu_198_reg[7] ;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_84_fu_198[39]_i_17 
       (.I0(DI[0]),
        .I1(\empty_84_fu_198_reg[39] [1]),
        .I2(\empty_84_fu_198_reg[39]_4 ),
        .I3(P[31]),
        .I4(\empty_84_fu_198_reg[39]_1 ),
        .I5(\empty_84_fu_198_reg[39]_3 [1]),
        .O(\ap_CS_fsm_reg[17]_rep__6 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_84_fu_198[39]_i_8 
       (.I0(\empty_84_fu_198_reg[39] [1]),
        .I1(\empty_84_fu_198_reg[39]_0 [1]),
        .I2(\empty_84_fu_198_reg[39]_1 ),
        .I3(\empty_84_fu_198_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_84_fu_198_reg[39]_3 [1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_84_fu_198[39]_i_9 
       (.I0(\empty_84_fu_198_reg[39] [1]),
        .I1(\empty_84_fu_198_reg[39]_0 [1]),
        .I2(\empty_84_fu_198_reg[39]_1 ),
        .I3(\empty_84_fu_198_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_84_fu_198_reg[39]_3 [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_84_fu_198[7]_i_16 
       (.I0(\empty_84_fu_198_reg[39] [0]),
        .I1(\empty_84_fu_198_reg[39]_0 [0]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198_reg[39]_2 [0]),
        .I4(P[0]),
        .I5(\empty_84_fu_198_reg[39]_3 [0]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CEA1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[0]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_30
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[1]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R
   (Q,
    \q0_reg[0]_0 ,
    \q1_reg[0]_0 ,
    A,
    \and_ln107_reg_2086_reg[0] ,
    \or_ln107_reg_2097_reg[0] ,
    icmp_ln62_1_fu_1005_p2,
    icmp_ln62_fu_983_p2,
    \q0_reg[3]_0 ,
    \q3_reg[0]_0 ,
    \icmp_ln57_reg_2061_reg[0] ,
    SR,
    or_ln107_reg_2097,
    and_ln107_reg_2086,
    D,
    \scalauto_2_reg_2108_reg[2] ,
    icmp_ln107_reg_1395,
    or_ln107_reg_1431,
    and_ln107_reg_1420,
    and_ln107_4_reg_1426,
    \sh_prom_cast_cast_cast_cast_reg_1437_reg[3] ,
    or_ln107_2_fu_722_p2__1,
    \k_2_fu_170_reg[7] ,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \q1_reg[3]_0 ,
    \q2_reg[3]_0 ,
    \q3_reg[3]_0 ,
    \q3_reg[3]_1 );
  output [0:0]Q;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q1_reg[0]_0 ;
  output [1:0]A;
  output \and_ln107_reg_2086_reg[0] ;
  output \or_ln107_reg_2097_reg[0] ;
  output icmp_ln62_1_fu_1005_p2;
  output icmp_ln62_fu_983_p2;
  output [4:0]\q0_reg[3]_0 ;
  output [0:0]\q3_reg[0]_0 ;
  output [1:0]\icmp_ln57_reg_2061_reg[0] ;
  output [0:0]SR;
  input or_ln107_reg_2097;
  input and_ln107_reg_2086;
  input [0:0]D;
  input \scalauto_2_reg_2108_reg[2] ;
  input icmp_ln107_reg_1395;
  input or_ln107_reg_1431;
  input and_ln107_reg_1420;
  input and_ln107_4_reg_1426;
  input \sh_prom_cast_cast_cast_cast_reg_1437_reg[3] ;
  input or_ln107_2_fu_722_p2__1;
  input [0:0]\k_2_fu_170_reg[7] ;
  input [0:0]E;
  input [3:0]\q0_reg[3]_1 ;
  input ap_clk;
  input [3:0]\q1_reg[3]_0 ;
  input [3:0]\q2_reg[3]_0 ;
  input [0:0]\q3_reg[3]_0 ;
  input [3:0]\q3_reg[3]_1 ;

  wire [1:0]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire and_ln107_4_reg_1426;
  wire and_ln107_reg_1420;
  wire and_ln107_reg_2086;
  wire \and_ln107_reg_2086_reg[0] ;
  wire ap_clk;
  wire [3:1]bitoff_q0;
  wire [3:1]bitoff_q1;
  wire [3:1]bitoff_q2;
  wire [3:1]bitoff_q3;
  wire [3:3]\grp_Reflection_coefficients_fu_113/sext_ln107_fu_689_p1 ;
  wire icmp_ln107_reg_1395;
  wire [1:0]\icmp_ln57_reg_2061_reg[0] ;
  wire icmp_ln62_1_fu_1005_p2;
  wire \icmp_ln62_1_reg_2117[0]_i_2_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_3_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_4_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_5_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_6_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_7_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_8_n_12 ;
  wire \icmp_ln62_1_reg_2117[0]_i_9_n_12 ;
  wire icmp_ln62_fu_983_p2;
  wire [0:0]\k_2_fu_170_reg[7] ;
  wire or_ln107_2_fu_722_p2__1;
  wire or_ln107_reg_1431;
  wire or_ln107_reg_2097;
  wire \or_ln107_reg_2097_reg[0] ;
  wire p_reg_reg_i_6_n_12;
  wire p_reg_reg_i_8_n_12;
  wire [0:0]\q0_reg[0]_0 ;
  wire [4:0]\q0_reg[3]_0 ;
  wire [3:0]\q0_reg[3]_1 ;
  wire [0:0]\q1_reg[0]_0 ;
  wire [3:0]\q1_reg[3]_0 ;
  wire [3:0]\q2_reg[3]_0 ;
  wire [0:0]\q3_reg[0]_0 ;
  wire [0:0]\q3_reg[3]_0 ;
  wire [3:0]\q3_reg[3]_1 ;
  wire \scalauto_2_reg_2108_reg[2] ;
  wire [2:2]select_ln107_fu_693_p3;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[1]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[1]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[2]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_1437_reg[3] ;
  wire [2:2]zext_ln107_fu_718_p1;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln62_1_reg_2117[0]_i_1 
       (.I0(\icmp_ln62_1_reg_2117[0]_i_2_n_12 ),
        .I1(\icmp_ln62_1_reg_2117[0]_i_3_n_12 ),
        .I2(\scalauto_2_reg_2108_reg[2] ),
        .I3(\icmp_ln62_1_reg_2117[0]_i_4_n_12 ),
        .I4(\icmp_ln62_1_reg_2117[0]_i_5_n_12 ),
        .O(icmp_ln62_1_fu_1005_p2));
  LUT6 #(
    .INIT(64'h0404040404040444)) 
    \icmp_ln62_1_reg_2117[0]_i_2 
       (.I0(or_ln107_reg_2097),
        .I1(and_ln107_reg_2086),
        .I2(bitoff_q2[3]),
        .I3(bitoff_q2[2]),
        .I4(Q),
        .I5(bitoff_q2[1]),
        .O(\icmp_ln62_1_reg_2117[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h000000000000FE01)) 
    \icmp_ln62_1_reg_2117[0]_i_3 
       (.I0(bitoff_q0[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(bitoff_q0[2]),
        .I3(bitoff_q0[3]),
        .I4(or_ln107_reg_2097),
        .I5(and_ln107_reg_2086),
        .O(\icmp_ln62_1_reg_2117[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h000000A9FFFFFFFF)) 
    \icmp_ln62_1_reg_2117[0]_i_4 
       (.I0(bitoff_q0[2]),
        .I1(bitoff_q0[1]),
        .I2(\q0_reg[0]_0 ),
        .I3(and_ln107_reg_2086),
        .I4(or_ln107_reg_2097),
        .I5(\icmp_ln62_1_reg_2117[0]_i_6_n_12 ),
        .O(\icmp_ln62_1_reg_2117[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFEBAAAAAAEBAA)) 
    \icmp_ln62_1_reg_2117[0]_i_5 
       (.I0(\icmp_ln62_1_reg_2117[0]_i_3_n_12 ),
        .I1(bitoff_q2[3]),
        .I2(\icmp_ln62_1_reg_2117[0]_i_7_n_12 ),
        .I3(and_ln107_reg_2086),
        .I4(or_ln107_reg_2097),
        .I5(\icmp_ln62_1_reg_2117[0]_i_8_n_12 ),
        .O(\icmp_ln62_1_reg_2117[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h56FF560056FF56FF)) 
    \icmp_ln62_1_reg_2117[0]_i_6 
       (.I0(bitoff_q1[2]),
        .I1(bitoff_q1[1]),
        .I2(\q1_reg[0]_0 ),
        .I3(or_ln107_reg_2097),
        .I4(\icmp_ln62_1_reg_2117[0]_i_9_n_12 ),
        .I5(and_ln107_reg_2086),
        .O(\icmp_ln62_1_reg_2117[0]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln62_1_reg_2117[0]_i_7 
       (.I0(bitoff_q2[2]),
        .I1(Q),
        .I2(bitoff_q2[1]),
        .O(\icmp_ln62_1_reg_2117[0]_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \icmp_ln62_1_reg_2117[0]_i_8 
       (.I0(bitoff_q1[3]),
        .I1(\q1_reg[0]_0 ),
        .I2(bitoff_q1[1]),
        .I3(bitoff_q1[2]),
        .O(\icmp_ln62_1_reg_2117[0]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \icmp_ln62_1_reg_2117[0]_i_9 
       (.I0(bitoff_q2[2]),
        .I1(Q),
        .I2(bitoff_q2[1]),
        .O(\icmp_ln62_1_reg_2117[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h55005501)) 
    \icmp_ln62_reg_2113[0]_i_1 
       (.I0(\scalauto_2_reg_2108_reg[2] ),
        .I1(\icmp_ln62_1_reg_2117[0]_i_5_n_12 ),
        .I2(\icmp_ln62_1_reg_2117[0]_i_4_n_12 ),
        .I3(\icmp_ln62_1_reg_2117[0]_i_3_n_12 ),
        .I4(\icmp_ln62_1_reg_2117[0]_i_2_n_12 ),
        .O(icmp_ln62_fu_983_p2));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \k_2_fu_170[7]_i_1 
       (.I0(\icmp_ln62_1_reg_2117[0]_i_2_n_12 ),
        .I1(\icmp_ln62_1_reg_2117[0]_i_3_n_12 ),
        .I2(\scalauto_2_reg_2108_reg[2] ),
        .I3(\icmp_ln62_1_reg_2117[0]_i_4_n_12 ),
        .I4(\icmp_ln62_1_reg_2117[0]_i_5_n_12 ),
        .I5(\k_2_fu_170_reg[7] ),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1
       (.I0(\and_ln107_reg_2086_reg[0] ),
        .I1(D),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_2
       (.I0(\and_ln107_reg_2086_reg[0] ),
        .I1(p_reg_reg_i_6_n_12),
        .I2(\scalauto_2_reg_2108_reg[2] ),
        .O(A[0]));
  LUT5 #(
    .INIT(32'h1001FFFF)) 
    p_reg_reg_i_5
       (.I0(and_ln107_reg_2086),
        .I1(or_ln107_reg_2097),
        .I2(\q0_reg[0]_0 ),
        .I3(bitoff_q0[1]),
        .I4(p_reg_reg_i_8_n_12),
        .O(\and_ln107_reg_2086_reg[0] ));
  LUT5 #(
    .INIT(32'hCCCCAAF0)) 
    p_reg_reg_i_6
       (.I0(Q),
        .I1(\q1_reg[0]_0 ),
        .I2(\q0_reg[0]_0 ),
        .I3(and_ln107_reg_2086),
        .I4(or_ln107_reg_2097),
        .O(p_reg_reg_i_6_n_12));
  LUT6 #(
    .INIT(64'hAAABEEEFBABBFEFF)) 
    p_reg_reg_i_7
       (.I0(\and_ln107_reg_2086_reg[0] ),
        .I1(or_ln107_reg_2097),
        .I2(and_ln107_reg_2086),
        .I3(\q0_reg[0]_0 ),
        .I4(\q1_reg[0]_0 ),
        .I5(Q),
        .O(\or_ln107_reg_2097_reg[0] ));
  LUT6 #(
    .INIT(64'h606F6F606F6F6F6F)) 
    p_reg_reg_i_8
       (.I0(\q1_reg[0]_0 ),
        .I1(bitoff_q1[1]),
        .I2(or_ln107_reg_2097),
        .I3(Q),
        .I4(bitoff_q2[1]),
        .I5(and_ln107_reg_2086),
        .O(p_reg_reg_i_8_n_12));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [0]),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [1]),
        .Q(bitoff_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [2]),
        .Q(bitoff_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 [3]),
        .Q(bitoff_q0[3]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [0]),
        .Q(\q1_reg[0]_0 ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [1]),
        .Q(bitoff_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [2]),
        .Q(bitoff_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_0 [3]),
        .Q(bitoff_q1[3]),
        .R(1'b0));
  FDRE \q2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [1]),
        .Q(bitoff_q2[1]),
        .R(1'b0));
  FDRE \q2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [2]),
        .Q(bitoff_q2[2]),
        .R(1'b0));
  FDRE \q2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q2_reg[3]_0 [3]),
        .Q(bitoff_q2[3]),
        .R(1'b0));
  FDRE \q3_reg[0] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [0]),
        .Q(\q3_reg[0]_0 ),
        .R(1'b0));
  FDRE \q3_reg[1] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [1]),
        .Q(bitoff_q3[1]),
        .R(1'b0));
  FDRE \q3_reg[2] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [2]),
        .Q(bitoff_q3[2]),
        .R(1'b0));
  FDRE \q3_reg[3] 
       (.C(ap_clk),
        .CE(\q3_reg[3]_0 ),
        .D(\q3_reg[3]_1 [3]),
        .Q(bitoff_q3[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \scalauto_2_reg_2108[1]_i_1 
       (.I0(\scalauto_2_reg_2108_reg[2] ),
        .I1(\and_ln107_reg_2086_reg[0] ),
        .I2(p_reg_reg_i_6_n_12),
        .O(\icmp_ln57_reg_2061_reg[0] [0]));
  LUT3 #(
    .INIT(8'h41)) 
    \scalauto_2_reg_2108[2]_i_1 
       (.I0(\scalauto_2_reg_2108_reg[2] ),
        .I1(\icmp_ln62_1_reg_2117[0]_i_4_n_12 ),
        .I2(\or_ln107_reg_2097_reg[0] ),
        .O(\icmp_ln57_reg_2061_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000009)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[1]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(bitoff_q0[1]),
        .I2(icmp_ln107_reg_1395),
        .I3(or_ln107_reg_1431),
        .I4(and_ln107_reg_1420),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1437[1]_i_2_n_12 ),
        .O(\q0_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAEBEBAAAAAA00)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[1]_i_2 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1437[1]_i_3_n_12 ),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(icmp_ln107_reg_1395),
        .I4(or_ln107_reg_1431),
        .I5(and_ln107_reg_1420),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hEB4141EB00000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[1]_i_3 
       (.I0(and_ln107_4_reg_1426),
        .I1(Q),
        .I2(bitoff_q2[1]),
        .I3(bitoff_q1[1]),
        .I4(\q1_reg[0]_0 ),
        .I5(or_ln107_reg_1431),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[1]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[2]_i_1 
       (.I0(bitoff_q0[2]),
        .I1(bitoff_q0[1]),
        .I2(\q0_reg[0]_0 ),
        .I3(or_ln107_2_fu_722_p2__1),
        .I4(zext_ln107_fu_718_p1),
        .O(\q0_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFA9000000A900)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[2]_i_2 
       (.I0(bitoff_q3[2]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[1]),
        .I3(and_ln107_reg_1420),
        .I4(or_ln107_reg_1431),
        .I5(select_ln107_fu_693_p3),
        .O(zext_ln107_fu_718_p1));
  LUT6 #(
    .INIT(64'hA9A900FFA9A9FF00)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[2]_i_3 
       (.I0(bitoff_q1[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(bitoff_q1[1]),
        .I3(bitoff_q2[2]),
        .I4(and_ln107_4_reg_1426),
        .I5(\sh_prom_cast_cast_cast_cast_reg_1437[2]_i_4_n_12 ),
        .O(select_ln107_fu_693_p3));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[2]_i_4 
       (.I0(Q),
        .I1(bitoff_q2[1]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[2]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFF84FFFFFF840000)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_1 
       (.I0(bitoff_q3[3]),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1437_reg[3] ),
        .I2(\sh_prom_cast_cast_cast_cast_reg_1437[4]_i_3_n_12 ),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_2_n_12 ),
        .I4(or_ln107_2_fu_722_p2__1),
        .I5(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_689_p1 ),
        .O(\q0_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h41EBEB4100000000)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_2 
       (.I0(and_ln107_4_reg_1426),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_3_n_12 ),
        .I2(bitoff_q2[3]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_4_n_12 ),
        .I4(bitoff_q1[3]),
        .I5(or_ln107_reg_1431),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_3 
       (.I0(bitoff_q2[2]),
        .I1(bitoff_q2[1]),
        .I2(Q),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[3]_i_4 
       (.I0(bitoff_q1[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(bitoff_q1[1]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFF8AFFFFFF8A0000)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_1 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_1437_reg[3] ),
        .I1(\sh_prom_cast_cast_cast_cast_reg_1437[4]_i_3_n_12 ),
        .I2(bitoff_q3[3]),
        .I3(\sh_prom_cast_cast_cast_cast_reg_1437[4]_i_4_n_12 ),
        .I4(or_ln107_2_fu_722_p2__1),
        .I5(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_689_p1 ),
        .O(\q0_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h01)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_3 
       (.I0(bitoff_q3[1]),
        .I1(\q3_reg[0]_0 ),
        .I2(bitoff_q3[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[4]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_4 
       (.I0(and_ln107_4_reg_1426),
        .I1(or_ln107_reg_1431),
        .I2(bitoff_q2[3]),
        .I3(bitoff_q2[2]),
        .I4(bitoff_q2[1]),
        .I5(Q),
        .O(\sh_prom_cast_cast_cast_cast_reg_1437[4]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[4]_i_5 
       (.I0(bitoff_q0[2]),
        .I1(bitoff_q0[1]),
        .I2(\q0_reg[0]_0 ),
        .I3(bitoff_q0[3]),
        .O(\grp_Reflection_coefficients_fu_113/sext_ln107_fu_689_p1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \sh_prom_cast_cast_cast_cast_reg_1437[5]_i_1 
       (.I0(bitoff_q0[3]),
        .I1(\q0_reg[0]_0 ),
        .I2(bitoff_q0[1]),
        .I3(bitoff_q0[2]),
        .I4(or_ln107_2_fu_722_p2__1),
        .O(\q0_reg[3]_0 [4]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_gsm_div" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_gsm_div
   (CO,
    DI,
    \LARc_q1[14] ,
    LARc_d0,
    A,
    \icmp_ln134_reg_223_reg[0]_0 ,
    LARc_q1_5_sp_1,
    LARc_q1_3_sp_1,
    LARc_q1_15_sp_1,
    \icmp_ln55_reg_1595_reg[0] ,
    LARc_we0,
    LARc_ce0,
    CEA2,
    D,
    \i_fu_78_reg[1] ,
    \ap_CS_fsm_reg[4] ,
    \i_5_fu_164_reg[3] ,
    \LARc_q1[5]_0 ,
    LARc_q1_4_sp_1,
    LARc_q1_10_sp_1,
    \LARc_q1[10]_0 ,
    \LARc_q1[15]_0 ,
    \LARc_q1[3]_0 ,
    \LARc_q1[5]_1 ,
    \LARc_q1[15]_1 ,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    LARc_d0_0_sp_1,
    ap_enable_reg_pp0_iter1,
    LARc_ce0_0,
    \LARc_d0[0]_0 ,
    \LARc_d0[0]_1 ,
    LARc_d0_1_sp_1,
    \LARc_d0[1]_0 ,
    \LARc_d0[2] ,
    LARc_q1,
    \LARc_d0[4] ,
    \LARc_d0[4]_0 ,
    LARc_d0_5_sp_1,
    \LARc_d0[5]_0 ,
    Q,
    \icmp_ln55_reg_1595_reg[0]_0 ,
    grp_gsm_div_fu_389_ap_start_reg,
    temp_2_reg_368,
    LARc_we0_0,
    LARc_we1,
    LARc_ce0_1,
    LARc_ce0_2,
    LARc_ce0_3,
    icmp_ln204_reg_1539,
    LARc_ce0_4,
    ap_enable_reg_pp0_iter0,
    ap_rst,
    grp_Reflection_coefficients_fu_113_ap_start_reg,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[12]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \LARc_d0[4]_1 ,
    \LARc_d0[4]_2 ,
    \LARc_d0[4]_3 ,
    \LARc_d0[5]_INST_0_i_1_0 ,
    \LARc_d0[2]_0 ,
    \sext_ln126_reg_213_reg[16]_0 );
  output [0:0]CO;
  output [0:0]DI;
  output [0:0]\LARc_q1[14] ;
  output [13:0]LARc_d0;
  output [15:0]A;
  output \icmp_ln134_reg_223_reg[0]_0 ;
  output LARc_q1_5_sp_1;
  output LARc_q1_3_sp_1;
  output LARc_q1_15_sp_1;
  output \icmp_ln55_reg_1595_reg[0] ;
  output LARc_we0;
  output LARc_ce0;
  output CEA2;
  output [1:0]D;
  output \i_fu_78_reg[1] ;
  output \ap_CS_fsm_reg[4] ;
  output [2:0]\i_5_fu_164_reg[3] ;
  output \LARc_q1[5]_0 ;
  output LARc_q1_4_sp_1;
  output LARc_q1_10_sp_1;
  output \LARc_q1[10]_0 ;
  output \LARc_q1[15]_0 ;
  output \LARc_q1[3]_0 ;
  output \LARc_q1[5]_1 ;
  output \LARc_q1[15]_1 ;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input LARc_d0_0_sp_1;
  input ap_enable_reg_pp0_iter1;
  input [3:0]LARc_ce0_0;
  input \LARc_d0[0]_0 ;
  input \LARc_d0[0]_1 ;
  input LARc_d0_1_sp_1;
  input \LARc_d0[1]_0 ;
  input [0:0]\LARc_d0[2] ;
  input [15:0]LARc_q1;
  input [0:0]\LARc_d0[4] ;
  input \LARc_d0[4]_0 ;
  input LARc_d0_5_sp_1;
  input \LARc_d0[5]_0 ;
  input [6:0]Q;
  input \icmp_ln55_reg_1595_reg[0]_0 ;
  input grp_gsm_div_fu_389_ap_start_reg;
  input [14:0]temp_2_reg_368;
  input LARc_we0_0;
  input LARc_we1;
  input LARc_ce0_1;
  input LARc_ce0_2;
  input LARc_ce0_3;
  input icmp_ln204_reg_1539;
  input LARc_ce0_4;
  input ap_enable_reg_pp0_iter0;
  input ap_rst;
  input grp_Reflection_coefficients_fu_113_ap_start_reg;
  input \ap_CS_fsm_reg[13] ;
  input [3:0]\ap_CS_fsm_reg[13]_0 ;
  input \ap_CS_fsm_reg[12] ;
  input \ap_CS_fsm_reg[12]_0 ;
  input [3:0]ap_enable_reg_pp0_iter0_reg;
  input \LARc_d0[4]_1 ;
  input \LARc_d0[4]_2 ;
  input \LARc_d0[4]_3 ;
  input \LARc_d0[5]_INST_0_i_1_0 ;
  input \LARc_d0[2]_0 ;
  input [15:0]\sext_ln126_reg_213_reg[16]_0 ;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire LARc_ce0;
  wire [3:0]LARc_ce0_0;
  wire LARc_ce0_1;
  wire LARc_ce0_2;
  wire LARc_ce0_3;
  wire LARc_ce0_4;
  wire LARc_ce0_INST_0_i_1_n_12;
  wire LARc_ce0_INST_0_i_2_n_12;
  wire LARc_ce0_INST_0_i_4_n_12;
  wire [13:0]LARc_d0;
  wire \LARc_d0[0]_0 ;
  wire \LARc_d0[0]_1 ;
  wire \LARc_d0[10]_INST_0_i_2_n_12 ;
  wire \LARc_d0[10]_INST_0_i_3_n_12 ;
  wire \LARc_d0[10]_INST_0_i_4_n_12 ;
  wire \LARc_d0[10]_INST_0_i_5_n_12 ;
  wire \LARc_d0[10]_INST_0_i_6_n_12 ;
  wire \LARc_d0[10]_INST_0_i_7_n_12 ;
  wire \LARc_d0[11]_INST_0_i_2_n_12 ;
  wire \LARc_d0[11]_INST_0_i_3_n_12 ;
  wire \LARc_d0[11]_INST_0_i_4_n_12 ;
  wire \LARc_d0[11]_INST_0_i_5_n_12 ;
  wire \LARc_d0[11]_INST_0_i_6_n_12 ;
  wire \LARc_d0[12]_INST_0_i_2_n_12 ;
  wire \LARc_d0[12]_INST_0_i_3_n_12 ;
  wire \LARc_d0[12]_INST_0_i_4_n_12 ;
  wire \LARc_d0[12]_INST_0_i_5_n_12 ;
  wire \LARc_d0[12]_INST_0_i_6_n_12 ;
  wire \LARc_d0[12]_INST_0_i_7_n_12 ;
  wire \LARc_d0[13]_INST_0_i_2_n_12 ;
  wire \LARc_d0[13]_INST_0_i_3_n_12 ;
  wire \LARc_d0[13]_INST_0_i_4_n_12 ;
  wire \LARc_d0[13]_INST_0_i_5_n_12 ;
  wire \LARc_d0[13]_INST_0_i_6_n_12 ;
  wire \LARc_d0[13]_INST_0_i_7_n_12 ;
  wire \LARc_d0[14]_INST_0_i_10_n_12 ;
  wire \LARc_d0[14]_INST_0_i_11_n_12 ;
  wire \LARc_d0[14]_INST_0_i_12_n_12 ;
  wire \LARc_d0[14]_INST_0_i_13_n_12 ;
  wire \LARc_d0[14]_INST_0_i_14_n_12 ;
  wire \LARc_d0[14]_INST_0_i_15_n_12 ;
  wire \LARc_d0[14]_INST_0_i_16_n_12 ;
  wire \LARc_d0[14]_INST_0_i_17_n_12 ;
  wire \LARc_d0[14]_INST_0_i_18_n_12 ;
  wire \LARc_d0[14]_INST_0_i_19_n_12 ;
  wire \LARc_d0[14]_INST_0_i_20_n_12 ;
  wire \LARc_d0[14]_INST_0_i_21_n_12 ;
  wire \LARc_d0[14]_INST_0_i_22_n_12 ;
  wire \LARc_d0[14]_INST_0_i_23_n_12 ;
  wire \LARc_d0[14]_INST_0_i_24_n_12 ;
  wire \LARc_d0[14]_INST_0_i_25_n_12 ;
  wire \LARc_d0[14]_INST_0_i_26_n_12 ;
  wire \LARc_d0[14]_INST_0_i_27_n_12 ;
  wire \LARc_d0[14]_INST_0_i_28_n_12 ;
  wire \LARc_d0[14]_INST_0_i_29_n_12 ;
  wire \LARc_d0[14]_INST_0_i_2_n_12 ;
  wire \LARc_d0[14]_INST_0_i_30_n_12 ;
  wire \LARc_d0[14]_INST_0_i_31_n_12 ;
  wire \LARc_d0[14]_INST_0_i_32_n_12 ;
  wire \LARc_d0[14]_INST_0_i_33_n_12 ;
  wire \LARc_d0[14]_INST_0_i_34_n_12 ;
  wire \LARc_d0[14]_INST_0_i_35_n_12 ;
  wire \LARc_d0[14]_INST_0_i_36_n_12 ;
  wire \LARc_d0[14]_INST_0_i_37_n_12 ;
  wire \LARc_d0[14]_INST_0_i_38_n_12 ;
  wire \LARc_d0[14]_INST_0_i_3_n_12 ;
  wire \LARc_d0[14]_INST_0_i_4_n_12 ;
  wire \LARc_d0[14]_INST_0_i_5_n_12 ;
  wire \LARc_d0[14]_INST_0_i_6_n_12 ;
  wire \LARc_d0[14]_INST_0_i_7_n_12 ;
  wire \LARc_d0[14]_INST_0_i_8_n_13 ;
  wire \LARc_d0[14]_INST_0_i_8_n_14 ;
  wire \LARc_d0[14]_INST_0_i_8_n_15 ;
  wire \LARc_d0[14]_INST_0_i_8_n_16 ;
  wire \LARc_d0[14]_INST_0_i_8_n_17 ;
  wire \LARc_d0[14]_INST_0_i_8_n_18 ;
  wire \LARc_d0[14]_INST_0_i_8_n_19 ;
  wire \LARc_d0[14]_INST_0_i_9_n_13 ;
  wire \LARc_d0[14]_INST_0_i_9_n_14 ;
  wire \LARc_d0[14]_INST_0_i_9_n_15 ;
  wire \LARc_d0[14]_INST_0_i_9_n_16 ;
  wire \LARc_d0[14]_INST_0_i_9_n_17 ;
  wire \LARc_d0[14]_INST_0_i_9_n_18 ;
  wire \LARc_d0[14]_INST_0_i_9_n_19 ;
  wire \LARc_d0[15]_INST_0_i_3_n_12 ;
  wire \LARc_d0[15]_INST_0_i_4_n_12 ;
  wire \LARc_d0[15]_INST_0_i_5_n_12 ;
  wire \LARc_d0[15]_INST_0_i_6_n_12 ;
  wire \LARc_d0[1]_0 ;
  wire \LARc_d0[1]_INST_0_i_1_n_12 ;
  wire \LARc_d0[1]_INST_0_i_7_n_12 ;
  wire [0:0]\LARc_d0[2] ;
  wire \LARc_d0[2]_0 ;
  wire \LARc_d0[2]_INST_0_i_2_n_12 ;
  wire \LARc_d0[2]_INST_0_i_6_n_12 ;
  wire \LARc_d0[3]_INST_0_i_6_n_12 ;
  wire [0:0]\LARc_d0[4] ;
  wire \LARc_d0[4]_0 ;
  wire \LARc_d0[4]_1 ;
  wire \LARc_d0[4]_2 ;
  wire \LARc_d0[4]_3 ;
  wire \LARc_d0[4]_INST_0_i_3_n_12 ;
  wire \LARc_d0[4]_INST_0_i_5_n_12 ;
  wire \LARc_d0[4]_INST_0_i_7_n_12 ;
  wire \LARc_d0[5]_0 ;
  wire \LARc_d0[5]_INST_0_i_1_0 ;
  wire \LARc_d0[5]_INST_0_i_2_n_12 ;
  wire \LARc_d0[5]_INST_0_i_3_n_12 ;
  wire \LARc_d0[5]_INST_0_i_5_n_12 ;
  wire \LARc_d0[5]_INST_0_i_6_n_12 ;
  wire \LARc_d0[5]_INST_0_i_8_n_12 ;
  wire \LARc_d0[5]_INST_0_i_9_n_12 ;
  wire \LARc_d0[7]_INST_0_i_2_n_12 ;
  wire \LARc_d0[7]_INST_0_i_3_n_12 ;
  wire \LARc_d0[7]_INST_0_i_4_n_12 ;
  wire \LARc_d0[7]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_10_n_12 ;
  wire \LARc_d0[8]_INST_0_i_11_n_12 ;
  wire \LARc_d0[8]_INST_0_i_2_n_12 ;
  wire \LARc_d0[8]_INST_0_i_3_n_12 ;
  wire \LARc_d0[8]_INST_0_i_4_n_12 ;
  wire \LARc_d0[8]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_6_n_12 ;
  wire \LARc_d0[8]_INST_0_i_7_n_12 ;
  wire \LARc_d0[8]_INST_0_i_8_n_12 ;
  wire \LARc_d0[8]_INST_0_i_9_n_12 ;
  wire \LARc_d0[9]_INST_0_i_2_n_12 ;
  wire \LARc_d0[9]_INST_0_i_3_n_12 ;
  wire \LARc_d0[9]_INST_0_i_4_n_12 ;
  wire \LARc_d0[9]_INST_0_i_5_n_12 ;
  wire \LARc_d0[9]_INST_0_i_6_n_12 ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_5_sn_1;
  wire [15:0]LARc_q1;
  wire \LARc_q1[10]_0 ;
  wire [0:0]\LARc_q1[14] ;
  wire \LARc_q1[15]_0 ;
  wire \LARc_q1[15]_1 ;
  wire \LARc_q1[3]_0 ;
  wire \LARc_q1[5]_0 ;
  wire \LARc_q1[5]_1 ;
  wire LARc_q1_10_sn_1;
  wire LARc_q1_15_sn_1;
  wire LARc_q1_3_sn_1;
  wire LARc_q1_4_sn_1;
  wire LARc_q1_5_sn_1;
  wire LARc_we0;
  wire LARc_we0_0;
  wire LARc_we1;
  wire [62:1]L_num_5_fu_154_p2;
  wire L_num_5_fu_154_p2_carry__0_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__0_n_12;
  wire L_num_5_fu_154_p2_carry__0_n_13;
  wire L_num_5_fu_154_p2_carry__0_n_14;
  wire L_num_5_fu_154_p2_carry__0_n_15;
  wire L_num_5_fu_154_p2_carry__0_n_16;
  wire L_num_5_fu_154_p2_carry__0_n_17;
  wire L_num_5_fu_154_p2_carry__0_n_18;
  wire L_num_5_fu_154_p2_carry__0_n_19;
  wire L_num_5_fu_154_p2_carry__1_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__1_n_12;
  wire L_num_5_fu_154_p2_carry__1_n_13;
  wire L_num_5_fu_154_p2_carry__1_n_14;
  wire L_num_5_fu_154_p2_carry__1_n_15;
  wire L_num_5_fu_154_p2_carry__1_n_16;
  wire L_num_5_fu_154_p2_carry__1_n_17;
  wire L_num_5_fu_154_p2_carry__1_n_18;
  wire L_num_5_fu_154_p2_carry__1_n_19;
  wire L_num_5_fu_154_p2_carry__2_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__2_n_12;
  wire L_num_5_fu_154_p2_carry__2_n_13;
  wire L_num_5_fu_154_p2_carry__2_n_14;
  wire L_num_5_fu_154_p2_carry__2_n_15;
  wire L_num_5_fu_154_p2_carry__2_n_16;
  wire L_num_5_fu_154_p2_carry__2_n_17;
  wire L_num_5_fu_154_p2_carry__2_n_18;
  wire L_num_5_fu_154_p2_carry__2_n_19;
  wire L_num_5_fu_154_p2_carry__3_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__3_n_12;
  wire L_num_5_fu_154_p2_carry__3_n_13;
  wire L_num_5_fu_154_p2_carry__3_n_14;
  wire L_num_5_fu_154_p2_carry__3_n_15;
  wire L_num_5_fu_154_p2_carry__3_n_16;
  wire L_num_5_fu_154_p2_carry__3_n_17;
  wire L_num_5_fu_154_p2_carry__3_n_18;
  wire L_num_5_fu_154_p2_carry__3_n_19;
  wire L_num_5_fu_154_p2_carry__4_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__4_n_12;
  wire L_num_5_fu_154_p2_carry__4_n_13;
  wire L_num_5_fu_154_p2_carry__4_n_14;
  wire L_num_5_fu_154_p2_carry__4_n_15;
  wire L_num_5_fu_154_p2_carry__4_n_16;
  wire L_num_5_fu_154_p2_carry__4_n_17;
  wire L_num_5_fu_154_p2_carry__4_n_18;
  wire L_num_5_fu_154_p2_carry__4_n_19;
  wire L_num_5_fu_154_p2_carry__5_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__5_n_12;
  wire L_num_5_fu_154_p2_carry__5_n_13;
  wire L_num_5_fu_154_p2_carry__5_n_14;
  wire L_num_5_fu_154_p2_carry__5_n_15;
  wire L_num_5_fu_154_p2_carry__5_n_16;
  wire L_num_5_fu_154_p2_carry__5_n_17;
  wire L_num_5_fu_154_p2_carry__5_n_18;
  wire L_num_5_fu_154_p2_carry__5_n_19;
  wire L_num_5_fu_154_p2_carry__6_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__6_n_15;
  wire L_num_5_fu_154_p2_carry__6_n_16;
  wire L_num_5_fu_154_p2_carry__6_n_17;
  wire L_num_5_fu_154_p2_carry__6_n_18;
  wire L_num_5_fu_154_p2_carry__6_n_19;
  wire L_num_5_fu_154_p2_carry_i_1_n_12;
  wire L_num_5_fu_154_p2_carry_i_2_n_12;
  wire L_num_5_fu_154_p2_carry_i_3_n_12;
  wire L_num_5_fu_154_p2_carry_i_4_n_12;
  wire L_num_5_fu_154_p2_carry_i_5_n_12;
  wire L_num_5_fu_154_p2_carry_i_6_n_12;
  wire L_num_5_fu_154_p2_carry_i_7_n_12;
  wire L_num_5_fu_154_p2_carry_i_8_n_12;
  wire L_num_5_fu_154_p2_carry_i_9_n_12;
  wire L_num_5_fu_154_p2_carry_n_12;
  wire L_num_5_fu_154_p2_carry_n_13;
  wire L_num_5_fu_154_p2_carry_n_14;
  wire L_num_5_fu_154_p2_carry_n_15;
  wire L_num_5_fu_154_p2_carry_n_16;
  wire L_num_5_fu_154_p2_carry_n_17;
  wire L_num_5_fu_154_p2_carry_n_18;
  wire L_num_5_fu_154_p2_carry_n_19;
  wire L_num_fu_480;
  wire L_num_fu_481;
  wire \L_num_fu_48[14]_i_1_n_12 ;
  wire \L_num_fu_48[15]_i_1_n_12 ;
  wire \L_num_fu_48[16]_i_1_n_12 ;
  wire \L_num_fu_48[17]_i_1_n_12 ;
  wire \L_num_fu_48[18]_i_1_n_12 ;
  wire \L_num_fu_48[19]_i_1_n_12 ;
  wire \L_num_fu_48[20]_i_1_n_12 ;
  wire \L_num_fu_48[21]_i_1_n_12 ;
  wire \L_num_fu_48[22]_i_1_n_12 ;
  wire \L_num_fu_48[23]_i_1_n_12 ;
  wire \L_num_fu_48[24]_i_1_n_12 ;
  wire \L_num_fu_48[25]_i_1_n_12 ;
  wire \L_num_fu_48[26]_i_1_n_12 ;
  wire \L_num_fu_48[27]_i_1_n_12 ;
  wire \L_num_fu_48[28]_i_1_n_12 ;
  wire \L_num_fu_48[29]_i_1_n_12 ;
  wire \L_num_fu_48[30]_i_1_n_12 ;
  wire \L_num_fu_48[31]_i_1_n_12 ;
  wire \L_num_fu_48[32]_i_1_n_12 ;
  wire \L_num_fu_48[33]_i_1_n_12 ;
  wire \L_num_fu_48[34]_i_1_n_12 ;
  wire \L_num_fu_48[35]_i_1_n_12 ;
  wire \L_num_fu_48[36]_i_1_n_12 ;
  wire \L_num_fu_48[37]_i_1_n_12 ;
  wire \L_num_fu_48[38]_i_1_n_12 ;
  wire \L_num_fu_48[39]_i_1_n_12 ;
  wire \L_num_fu_48[40]_i_1_n_12 ;
  wire \L_num_fu_48[41]_i_1_n_12 ;
  wire \L_num_fu_48[42]_i_1_n_12 ;
  wire \L_num_fu_48[43]_i_1_n_12 ;
  wire \L_num_fu_48[44]_i_1_n_12 ;
  wire \L_num_fu_48[45]_i_1_n_12 ;
  wire \L_num_fu_48[46]_i_1_n_12 ;
  wire \L_num_fu_48[47]_i_1_n_12 ;
  wire \L_num_fu_48[48]_i_1_n_12 ;
  wire \L_num_fu_48[49]_i_1_n_12 ;
  wire \L_num_fu_48[50]_i_1_n_12 ;
  wire \L_num_fu_48[51]_i_1_n_12 ;
  wire \L_num_fu_48[52]_i_1_n_12 ;
  wire \L_num_fu_48[53]_i_1_n_12 ;
  wire \L_num_fu_48[54]_i_1_n_12 ;
  wire \L_num_fu_48[55]_i_1_n_12 ;
  wire \L_num_fu_48[56]_i_1_n_12 ;
  wire \L_num_fu_48[57]_i_1_n_12 ;
  wire \L_num_fu_48[58]_i_1_n_12 ;
  wire \L_num_fu_48[59]_i_1_n_12 ;
  wire \L_num_fu_48[60]_i_1_n_12 ;
  wire \L_num_fu_48[61]_i_1_n_12 ;
  wire \L_num_fu_48[62]_i_2_n_12 ;
  wire \L_num_fu_48_reg_n_12_[62] ;
  wire [6:0]Q;
  wire \ap_CS_fsm[0]_i_1__0_n_12 ;
  wire \ap_CS_fsm[0]_i_2_n_12 ;
  wire \ap_CS_fsm[12]_i_2_n_12 ;
  wire \ap_CS_fsm[1]_i_1__1_n_12 ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire [3:0]\ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [3:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]ap_return_preg;
  wire ap_rst;
  wire [15:0]div_6_fu_165_p3;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg;
  wire grp_Reflection_coefficients_fu_113_ap_start_reg_i_2_n_12;
  wire [15:1]grp_gsm_div_fu_389_ap_return;
  wire grp_gsm_div_fu_389_ap_start_reg;
  wire [2:0]\i_5_fu_164_reg[3] ;
  wire \i_fu_78_reg[1] ;
  wire icmp_ln134_fu_91_p2;
  wire \icmp_ln134_reg_223[0]_i_2_n_12 ;
  wire \icmp_ln134_reg_223[0]_i_3_n_12 ;
  wire \icmp_ln134_reg_223[0]_i_4_n_12 ;
  wire \icmp_ln134_reg_223_reg[0]_0 ;
  wire \icmp_ln134_reg_223_reg_n_12_[0] ;
  wire icmp_ln144_fu_143_p2;
  wire icmp_ln144_fu_143_p2_carry__0_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_n_13;
  wire icmp_ln144_fu_143_p2_carry__0_n_14;
  wire icmp_ln144_fu_143_p2_carry__0_n_15;
  wire icmp_ln144_fu_143_p2_carry__0_n_16;
  wire icmp_ln144_fu_143_p2_carry__0_n_17;
  wire icmp_ln144_fu_143_p2_carry__0_n_18;
  wire icmp_ln144_fu_143_p2_carry__0_n_19;
  wire icmp_ln144_fu_143_p2_carry__1_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_n_13;
  wire icmp_ln144_fu_143_p2_carry__1_n_14;
  wire icmp_ln144_fu_143_p2_carry__1_n_15;
  wire icmp_ln144_fu_143_p2_carry__1_n_16;
  wire icmp_ln144_fu_143_p2_carry__1_n_17;
  wire icmp_ln144_fu_143_p2_carry__1_n_18;
  wire icmp_ln144_fu_143_p2_carry__1_n_19;
  wire icmp_ln144_fu_143_p2_carry__2_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_n_13;
  wire icmp_ln144_fu_143_p2_carry__2_n_14;
  wire icmp_ln144_fu_143_p2_carry__2_n_15;
  wire icmp_ln144_fu_143_p2_carry__2_n_16;
  wire icmp_ln144_fu_143_p2_carry__2_n_17;
  wire icmp_ln144_fu_143_p2_carry__2_n_18;
  wire icmp_ln144_fu_143_p2_carry__2_n_19;
  wire icmp_ln144_fu_143_p2_carry_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry_n_12;
  wire icmp_ln144_fu_143_p2_carry_n_13;
  wire icmp_ln144_fu_143_p2_carry_n_14;
  wire icmp_ln144_fu_143_p2_carry_n_15;
  wire icmp_ln144_fu_143_p2_carry_n_16;
  wire icmp_ln144_fu_143_p2_carry_n_17;
  wire icmp_ln144_fu_143_p2_carry_n_18;
  wire icmp_ln144_fu_143_p2_carry_n_19;
  wire icmp_ln204_reg_1539;
  wire \icmp_ln55_reg_1595[0]_i_2_n_12 ;
  wire \icmp_ln55_reg_1595_reg[0] ;
  wire \icmp_ln55_reg_1595_reg[0]_0 ;
  wire [3:0]k_3_fu_186_p2;
  wire \k_fu_52[1]_i_1_n_12 ;
  wire [3:0]k_fu_52_reg;
  wire [14:0]p_1_in;
  wire p_reg_reg_i_10__0_n_12;
  wire p_reg_reg_i_7__1_n_12;
  wire p_reg_reg_i_8__1_n_12;
  wire p_reg_reg_i_9__0_n_12;
  wire [15:0]retval_0_reg_68;
  wire \retval_0_reg_68[14]_i_1_n_12 ;
  wire \retval_0_reg_68[15]_i_1_n_12 ;
  wire \retval_0_reg_68[15]_i_2_n_12 ;
  wire \retval_0_reg_68[5]_i_1_n_12 ;
  wire [16:0]sext_ln121_reg_218;
  wire [15:0]\sext_ln126_reg_213_reg[16]_0 ;
  wire [62:1]shl_ln120_fu_137_p2;
  wire [14:0]temp_2_reg_368;
  wire [7:0]\NLW_LARc_d0[14]_INST_0_i_8_O_UNCONNECTED ;
  wire [7:0]\NLW_LARc_d0[14]_INST_0_i_9_O_UNCONNECTED ;
  wire [7:5]NLW_L_num_5_fu_154_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_L_num_5_fu_154_p2_carry__6_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__2_O_UNCONNECTED;

  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_5_sn_1 = LARc_d0_5_sp_1;
  assign LARc_q1_10_sp_1 = LARc_q1_10_sn_1;
  assign LARc_q1_15_sp_1 = LARc_q1_15_sn_1;
  assign LARc_q1_3_sp_1 = LARc_q1_3_sn_1;
  assign LARc_q1_4_sp_1 = LARc_q1_4_sn_1;
  assign LARc_q1_5_sp_1 = LARc_q1_5_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E0)) 
    LARc_ce0_INST_0
       (.I0(Q[6]),
        .I1(LARc_ce0_INST_0_i_1_n_12),
        .I2(LARc_ce0_0[1]),
        .I3(LARc_ce0_0[3]),
        .I4(LARc_ce0_INST_0_i_2_n_12),
        .I5(LARc_ce0_1),
        .O(LARc_ce0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h88888A88)) 
    LARc_ce0_INST_0_i_1
       (.I0(LARc_ce0_INST_0_i_4_n_12),
        .I1(LARc_ce0_2),
        .I2(LARc_ce0_3),
        .I3(icmp_ln204_reg_1539),
        .I4(LARc_ce0_4),
        .O(LARc_ce0_INST_0_i_1_n_12));
  LUT2 #(
    .INIT(4'h8)) 
    LARc_ce0_INST_0_i_2
       (.I0(LARc_ce0_0[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(LARc_ce0_INST_0_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    LARc_ce0_INST_0_i_4
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(grp_gsm_div_fu_389_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .O(LARc_ce0_INST_0_i_4_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111F111)) 
    \LARc_d0[0]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(LARc_ce0_0[2]),
        .I4(\LARc_d0[0]_0 ),
        .I5(\LARc_d0[0]_1 ),
        .O(LARc_d0[0]));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \LARc_d0[10]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[10]),
        .I2(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[8]));
  LUT6 #(
    .INIT(64'h0004FFFBFFFF0000)) 
    \LARc_d0[10]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[8]),
        .I1(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[7]),
        .I3(grp_gsm_div_fu_389_ap_return[9]),
        .I4(grp_gsm_div_fu_389_ap_return[10]),
        .I5(\LARc_d0[2] ),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[10]_INST_0_i_10 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[6]),
        .I2(LARc_q1[4]),
        .I3(LARc_q1[7]),
        .O(\LARc_q1[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[10]_INST_0_i_11 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[2]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[1]),
        .O(\LARc_q1[3]_0 ));
  LUT6 #(
    .INIT(64'h50535F535F535053)) 
    \LARc_d0[10]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I2(CO),
        .I3(\LARc_q1[14] ),
        .I4(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[10]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[10]_INST_0_i_3 
       (.I0(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \LARc_d0[10]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_389_ap_return[5]),
        .I1(p_reg_reg_i_7__1_n_12),
        .I2(grp_gsm_div_fu_389_ap_return[4]),
        .I3(grp_gsm_div_fu_389_ap_return[6]),
        .O(\LARc_d0[10]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hF0F0F0000F0F0FEE)) 
    \LARc_d0[10]_INST_0_i_5 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_0 ),
        .I2(LARc_q1[15]),
        .I3(\LARc_q1[5]_1 ),
        .I4(\LARc_q1[3]_0 ),
        .I5(LARc_q1[8]),
        .O(\LARc_d0[10]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5551000000045555)) 
    \LARc_d0[10]_INST_0_i_6 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[8]),
        .I3(LARc_q1[9]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[10]),
        .O(\LARc_d0[10]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h11110111)) 
    \LARc_d0[10]_INST_0_i_7 
       (.I0(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[10]_INST_0_i_8 
       (.I0(LARc_q1[10]),
        .I1(LARc_q1[9]),
        .I2(LARc_q1[11]),
        .I3(LARc_q1[8]),
        .O(\LARc_q1[10]_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \LARc_d0[10]_INST_0_i_9 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[14]),
        .I2(LARc_q1[12]),
        .I3(LARc_q1[13]),
        .O(\LARc_q1[15]_0 ));
  LUT6 #(
    .INIT(64'h4FFFF44444444444)) 
    \LARc_d0[11]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[11]),
        .I2(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[11]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[11]),
        .I1(\LARc_d0[11]_INST_0_i_4_n_12 ),
        .I2(\LARc_d0[2] ),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[11]_INST_0_i_2 
       (.I0(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h06F606F60FFF00F0)) 
    \LARc_d0[11]_INST_0_i_3 
       (.I0(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[12]_INST_0_i_5_n_12 ),
        .I2(CO),
        .I3(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I5(\LARc_q1[14] ),
        .O(\LARc_d0[11]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \LARc_d0[11]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_389_ap_return[9]),
        .I1(grp_gsm_div_fu_389_ap_return[7]),
        .I2(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_389_ap_return[8]),
        .I4(grp_gsm_div_fu_389_ap_return[10]),
        .O(\LARc_d0[11]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h40441511)) 
    \LARc_d0[11]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[8]),
        .I3(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I4(LARc_q1[9]),
        .O(\LARc_d0[11]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \LARc_d0[11]_INST_0_i_6 
       (.I0(\LARc_q1[3]_0 ),
        .I1(LARc_q1[7]),
        .I2(LARc_q1[4]),
        .I3(LARc_q1[6]),
        .I4(LARc_q1[5]),
        .O(\LARc_d0[11]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h4FF44F4F44444444)) 
    \LARc_d0[12]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[12]),
        .I2(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[12]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[12]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[12]),
        .I1(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .I2(\LARc_d0[2] ),
        .O(A[12]));
  LUT6 #(
    .INIT(64'h8ABA8ABA8ABABA8A)) 
    \LARc_d0[12]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_4_n_12 ),
        .I1(CO),
        .I2(\LARc_q1[14] ),
        .I3(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[12]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \LARc_d0[12]_INST_0_i_3 
       (.I0(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \LARc_d0[12]_INST_0_i_4 
       (.I0(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I1(CO),
        .I2(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2000)) 
    \LARc_d0[12]_INST_0_i_5 
       (.I0(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I4(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h4440444411151111)) 
    \LARc_d0[12]_INST_0_i_6 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[9]),
        .I3(LARc_q1[10]),
        .I4(\LARc_d0[12]_INST_0_i_7_n_12 ),
        .I5(LARc_q1[11]),
        .O(\LARc_d0[12]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \LARc_d0[12]_INST_0_i_7 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[6]),
        .I2(LARc_q1[4]),
        .I3(LARc_q1[7]),
        .I4(\LARc_q1[3]_0 ),
        .I5(LARc_q1[8]),
        .O(\LARc_d0[12]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hF4444FFF44444444)) 
    \LARc_d0[13]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[13]),
        .I2(\LARc_d0[13]_INST_0_i_2_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h59AA)) 
    \LARc_d0[13]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[13]),
        .I1(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[12]),
        .I3(\LARc_d0[2] ),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \LARc_d0[13]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FBBFBFBF)) 
    \LARc_d0[13]_INST_0_i_3 
       (.I0(CO),
        .I1(\LARc_q1[14] ),
        .I2(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[13]_INST_0_i_4_n_12 ),
        .I4(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEAAAAAAAA)) 
    \LARc_d0[13]_INST_0_i_4 
       (.I0(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[14]_INST_0_i_14_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[13]_INST_0_i_5 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(LARc_q1_4_sn_1),
        .O(\LARc_d0[13]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5350535053505053)) 
    \LARc_d0[13]_INST_0_i_6 
       (.I0(\LARc_d0[14]_INST_0_i_5_n_12 ),
        .I1(\LARc_q1[14] ),
        .I2(CO),
        .I3(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAA9AA55555555)) 
    \LARc_d0[13]_INST_0_i_7 
       (.I0(LARc_q1[12]),
        .I1(LARc_q1[9]),
        .I2(LARc_q1[10]),
        .I3(\LARc_d0[12]_INST_0_i_7_n_12 ),
        .I4(LARc_q1[11]),
        .I5(LARc_q1[15]),
        .O(\LARc_d0[13]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h4FF44F4F44444444)) 
    \LARc_d0[14]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[14]),
        .I2(\LARc_d0[14]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \LARc_d0[14]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[14]),
        .I1(grp_gsm_div_fu_389_ap_return[12]),
        .I2(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_389_ap_return[13]),
        .I4(\LARc_d0[2] ),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \LARc_d0[14]_INST_0_i_10 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[11]),
        .I2(LARc_q1[8]),
        .I3(\LARc_q1[3]_0 ),
        .I4(\LARc_q1[5]_1 ),
        .I5(\LARc_d0[14]_INST_0_i_37_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_10_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[14]_INST_0_i_11 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_12 
       (.I0(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[14]_INST_0_i_38_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_12_n_12 ));
  LUT5 #(
    .INIT(32'h40441511)) 
    \LARc_d0[14]_INST_0_i_13 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[8]),
        .I3(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I4(LARc_q1[9]),
        .O(\LARc_d0[14]_INST_0_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h0000000088181111)) 
    \LARc_d0[14]_INST_0_i_14 
       (.I0(LARc_q1[7]),
        .I1(LARc_q1[6]),
        .I2(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I3(LARc_q1[5]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_14_n_12 ));
  LUT4 #(
    .INIT(16'h0065)) 
    \LARc_d0[14]_INST_0_i_15 
       (.I0(LARc_q1[5]),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[15]),
        .I3(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h5400000000010055)) 
    \LARc_d0[14]_INST_0_i_16 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[3]),
        .O(\LARc_d0[14]_INST_0_i_16_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[14]_INST_0_i_17 
       (.I0(\LARc_d0[14]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_18 
       (.I0(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_18_n_12 ));
  LUT6 #(
    .INIT(64'h02FFFD0000000000)) 
    \LARc_d0[14]_INST_0_i_19 
       (.I0(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I1(LARc_q1[8]),
        .I2(LARc_q1[9]),
        .I3(LARc_q1[15]),
        .I4(LARc_q1[10]),
        .I5(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hAAAA2228AAAAAAAA)) 
    \LARc_d0[14]_INST_0_i_2 
       (.I0(\LARc_d0[14]_INST_0_i_4_n_12 ),
        .I1(\LARc_d0[14]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[14]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I4(CO),
        .I5(\LARc_q1[14] ),
        .O(\LARc_d0[14]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h00002422)) 
    \LARc_d0[14]_INST_0_i_20 
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[8]),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(LARc_q1[15]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_20_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_21 
       (.I0(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_21_n_12 ));
  LUT5 #(
    .INIT(32'h00004222)) 
    \LARc_d0[14]_INST_0_i_22 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[4]),
        .I2(LARc_q1[15]),
        .I3(\LARc_q1[3]_0 ),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_22_n_12 ));
  LUT6 #(
    .INIT(64'h0000000018181890)) 
    \LARc_d0[14]_INST_0_i_23 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_24 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .O(\LARc_d0[14]_INST_0_i_24_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[14]_INST_0_i_25 
       (.I0(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_25_n_12 ));
  LUT5 #(
    .INIT(32'h00400501)) 
    \LARc_d0[14]_INST_0_i_26 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[8]),
        .I3(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I4(LARc_q1[9]),
        .O(\LARc_d0[14]_INST_0_i_26_n_12 ));
  LUT5 #(
    .INIT(32'h40000015)) 
    \LARc_d0[14]_INST_0_i_27 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(\LARc_q1[3]_0 ),
        .I3(LARc_q1[4]),
        .I4(LARc_q1[5]),
        .O(\LARc_d0[14]_INST_0_i_27_n_12 ));
  LUT6 #(
    .INIT(64'h0000000099999995)) 
    \LARc_d0[14]_INST_0_i_28 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_28_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[14]_INST_0_i_29 
       (.I0(\LARc_d0[14]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_29_n_12 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \LARc_d0[14]_INST_0_i_3 
       (.I0(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I4(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I5(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[14]_INST_0_i_30 
       (.I0(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[14]_INST_0_i_31 
       (.I0(\LARc_d0[14]_INST_0_i_38_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_31_n_12 ));
  LUT4 #(
    .INIT(16'hA208)) 
    \LARc_d0[14]_INST_0_i_32 
       (.I0(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(LARc_q1[8]),
        .O(\LARc_d0[14]_INST_0_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_33 
       (.I0(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_33_n_12 ));
  LUT5 #(
    .INIT(32'h00002844)) 
    \LARc_d0[14]_INST_0_i_34 
       (.I0(LARc_q1[5]),
        .I1(LARc_q1[4]),
        .I2(\LARc_q1[3]_0 ),
        .I3(LARc_q1[15]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_34_n_12 ));
  LUT6 #(
    .INIT(64'h000000004242420A)) 
    \LARc_d0[14]_INST_0_i_35 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_35_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[14]_INST_0_i_36 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[0]),
        .O(\LARc_d0[14]_INST_0_i_36_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[14]_INST_0_i_37 
       (.I0(LARc_q1[9]),
        .I1(LARc_q1[10]),
        .O(\LARc_d0[14]_INST_0_i_37_n_12 ));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    \LARc_d0[14]_INST_0_i_38 
       (.I0(LARc_q1[11]),
        .I1(LARc_q1[8]),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(LARc_q1[10]),
        .I4(LARc_q1[9]),
        .I5(LARc_q1[15]),
        .O(\LARc_d0[14]_INST_0_i_38_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF57A8)) 
    \LARc_d0[14]_INST_0_i_4 
       (.I0(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I4(CO),
        .I5(\LARc_q1[14] ),
        .O(\LARc_d0[14]_INST_0_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hCBCBCB8B)) 
    \LARc_d0[14]_INST_0_i_5 
       (.I0(\LARc_d0[14]_INST_0_i_10_n_12 ),
        .I1(LARc_q1[14]),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[13]),
        .I4(LARc_q1[12]),
        .O(\LARc_d0[14]_INST_0_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \LARc_d0[14]_INST_0_i_6 
       (.I0(\LARc_d0[13]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[12]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h0000F807)) 
    \LARc_d0[14]_INST_0_i_7 
       (.I0(LARc_q1[12]),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[14]_INST_0_i_10_n_12 ),
        .I3(LARc_q1[13]),
        .I4(LARc_q1_4_sn_1),
        .O(\LARc_d0[14]_INST_0_i_7_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[14]_INST_0_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\LARc_d0[14]_INST_0_i_8_n_13 ,\LARc_d0[14]_INST_0_i_8_n_14 ,\LARc_d0[14]_INST_0_i_8_n_15 ,\LARc_d0[14]_INST_0_i_8_n_16 ,\LARc_d0[14]_INST_0_i_8_n_17 ,\LARc_d0[14]_INST_0_i_8_n_18 ,\LARc_d0[14]_INST_0_i_8_n_19 }),
        .DI({\LARc_d0[14]_INST_0_i_5_n_12 ,\LARc_d0[14]_INST_0_i_11_n_12 ,\LARc_d0[14]_INST_0_i_12_n_12 ,\LARc_d0[14]_INST_0_i_13_n_12 ,\LARc_d0[14]_INST_0_i_14_n_12 ,\LARc_d0[14]_INST_0_i_15_n_12 ,\LARc_d0[14]_INST_0_i_16_n_12 ,DI}),
        .O(\NLW_LARc_d0[14]_INST_0_i_8_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[14]_INST_0_i_17_n_12 ,\LARc_d0[14]_INST_0_i_18_n_12 ,\LARc_d0[14]_INST_0_i_19_n_12 ,\LARc_d0[14]_INST_0_i_20_n_12 ,\LARc_d0[14]_INST_0_i_21_n_12 ,\LARc_d0[14]_INST_0_i_22_n_12 ,\LARc_d0[14]_INST_0_i_23_n_12 ,\LARc_d0[14]_INST_0_i_24_n_12 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[14]_INST_0_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\LARc_q1[14] ,\LARc_d0[14]_INST_0_i_9_n_13 ,\LARc_d0[14]_INST_0_i_9_n_14 ,\LARc_d0[14]_INST_0_i_9_n_15 ,\LARc_d0[14]_INST_0_i_9_n_16 ,\LARc_d0[14]_INST_0_i_9_n_17 ,\LARc_d0[14]_INST_0_i_9_n_18 ,\LARc_d0[14]_INST_0_i_9_n_19 }),
        .DI({\LARc_d0[14]_INST_0_i_5_n_12 ,\LARc_d0[14]_INST_0_i_25_n_12 ,\LARc_d0[12]_INST_0_i_6_n_12 ,\LARc_d0[14]_INST_0_i_26_n_12 ,\LARc_d0[9]_INST_0_i_5_n_12 ,\LARc_d0[14]_INST_0_i_27_n_12 ,\LARc_d0[14]_INST_0_i_28_n_12 ,DI}),
        .O(\NLW_LARc_d0[14]_INST_0_i_9_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[14]_INST_0_i_29_n_12 ,\LARc_d0[14]_INST_0_i_30_n_12 ,\LARc_d0[14]_INST_0_i_31_n_12 ,\LARc_d0[14]_INST_0_i_32_n_12 ,\LARc_d0[14]_INST_0_i_33_n_12 ,\LARc_d0[14]_INST_0_i_34_n_12 ,\LARc_d0[14]_INST_0_i_35_n_12 ,\LARc_d0[14]_INST_0_i_36_n_12 }));
  LUT3 #(
    .INIT(8'hF4)) 
    \LARc_d0[15]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[15]),
        .I2(\LARc_d0[15]_INST_0_i_3_n_12 ),
        .O(LARc_d0[13]));
  LUT6 #(
    .INIT(64'h55555565AAAAAAAA)) 
    \LARc_d0[15]_INST_0_i_2 
       (.I0(grp_gsm_div_fu_389_ap_return[15]),
        .I1(grp_gsm_div_fu_389_ap_return[13]),
        .I2(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_389_ap_return[12]),
        .I4(grp_gsm_div_fu_389_ap_return[14]),
        .I5(\LARc_d0[2] ),
        .O(A[15]));
  LUT6 #(
    .INIT(64'h0808800880088008)) 
    \LARc_d0[15]_INST_0_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(LARc_ce0_0[2]),
        .I2(\LARc_d0[15]_INST_0_i_5_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[14]_INST_0_i_2_n_12 ),
        .I5(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \LARc_d0[15]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_389_ap_return[10]),
        .I1(grp_gsm_div_fu_389_ap_return[8]),
        .I2(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_389_ap_return[7]),
        .I4(grp_gsm_div_fu_389_ap_return[9]),
        .I5(grp_gsm_div_fu_389_ap_return[11]),
        .O(\LARc_d0[15]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57570FF0)) 
    \LARc_d0[15]_INST_0_i_5 
       (.I0(\LARc_d0[14]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[14]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[14]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_6_n_12 ),
        .I4(\LARc_q1[14] ),
        .I5(CO),
        .O(\LARc_d0[15]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \LARc_d0[15]_INST_0_i_6 
       (.I0(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[12]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFF60FF60FFFFFF60)) 
    \LARc_d0[1]_INST_0 
       (.I0(\LARc_d0[1]_INST_0_i_1_n_12 ),
        .I1(LARc_d0_1_sn_1),
        .I2(LARc_ce0_INST_0_i_2_n_12),
        .I3(\LARc_d0[1]_0 ),
        .I4(A[1]),
        .I5(LARc_d0_0_sn_1),
        .O(LARc_d0[1]));
  LUT6 #(
    .INIT(64'hA0A020D0A0A02080)) 
    \LARc_d0[1]_INST_0_i_1 
       (.I0(CO),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[15]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1_4_sn_1),
        .I5(\LARc_q1[14] ),
        .O(\LARc_d0[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[1]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_389_ap_return[1]),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[2] ),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \LARc_d0[1]_INST_0_i_5 
       (.I0(\LARc_d0[1]_INST_0_i_7_n_12 ),
        .I1(LARc_q1[4]),
        .I2(LARc_q1[7]),
        .I3(\LARc_q1[3]_0 ),
        .I4(\LARc_q1[15]_0 ),
        .I5(\LARc_q1[10]_0 ),
        .O(LARc_q1_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[1]_INST_0_i_7 
       (.I0(LARc_q1[6]),
        .I1(LARc_q1[5]),
        .O(\LARc_d0[1]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000059AA)) 
    \LARc_d0[2]_INST_0 
       (.I0(grp_gsm_div_fu_389_ap_return[2]),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[1]),
        .I3(\LARc_d0[2] ),
        .I4(LARc_d0_0_sn_1),
        .I5(\LARc_d0[2]_0 ),
        .O(LARc_d0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_1 
       (.I0(ap_return_preg[2]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[2]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[2]),
        .O(grp_gsm_div_fu_389_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00FF5C5C)) 
    \LARc_d0[2]_INST_0_i_2 
       (.I0(retval_0_reg_68[0]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(ap_return_preg[0]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .O(\LARc_d0[2]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_3 
       (.I0(ap_return_preg[1]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[1]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[1]),
        .O(grp_gsm_div_fu_389_ap_return[1]));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \LARc_d0[2]_INST_0_i_5 
       (.I0(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I1(k_fu_52_reg[3]),
        .I2(k_fu_52_reg[1]),
        .I3(k_fu_52_reg[0]),
        .I4(k_fu_52_reg[2]),
        .I5(ap_CS_fsm_state2),
        .O(\icmp_ln134_reg_223_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \LARc_d0[2]_INST_0_i_6 
       (.I0(k_fu_52_reg[2]),
        .I1(k_fu_52_reg[0]),
        .I2(k_fu_52_reg[1]),
        .I3(k_fu_52_reg[3]),
        .I4(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(\LARc_d0[2]_INST_0_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \LARc_d0[3]_INST_0_i_4 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_0 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(\LARc_q1[5]_1 ),
        .I4(\LARc_d0[3]_INST_0_i_6_n_12 ),
        .O(DI));
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[3]_INST_0_i_6 
       (.I0(LARc_q1[1]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[0]),
        .O(\LARc_d0[3]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08808080)) 
    \LARc_d0[4]_INST_0 
       (.I0(LARc_ce0_0[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(LARc_q1_5_sn_1),
        .I3(LARc_q1[15]),
        .I4(LARc_q1_3_sn_1),
        .I5(\LARc_d0[4]_INST_0_i_3_n_12 ),
        .O(LARc_d0[3]));
  LUT6 #(
    .INIT(64'hA0A3AFA3AFA3A0A3)) 
    \LARc_d0[4]_INST_0_i_1 
       (.I0(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[4]_3 ),
        .I2(CO),
        .I3(\LARc_q1[14] ),
        .I4(\LARc_q1[15]_1 ),
        .I5(\LARc_d0[4]_INST_0_i_5_n_12 ),
        .O(LARc_q1_5_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE2FFFF)) 
    \LARc_d0[4]_INST_0_i_2 
       (.I0(\LARc_d0[4]_1 ),
        .I1(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I2(\LARc_d0[4]_INST_0_i_7_n_12 ),
        .I3(LARc_d0_1_sn_1),
        .I4(\LARc_d0[0]_0 ),
        .I5(\LARc_d0[4]_2 ),
        .O(LARc_q1_3_sn_1));
  LUT6 #(
    .INIT(64'h444F444444444444)) 
    \LARc_d0[4]_INST_0_i_3 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[4]),
        .I2(LARc_ce0_INST_0_i_2_n_12),
        .I3(\LARc_d0[4] ),
        .I4(LARc_ce0_0[3]),
        .I5(\LARc_d0[4]_0 ),
        .O(\LARc_d0[4]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h4400000000010015)) 
    \LARc_d0[4]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[3]),
        .O(\LARc_d0[4]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hEEEEEEEECFFFFCCC)) 
    \LARc_d0[4]_INST_0_i_7 
       (.I0(\LARc_d0[5]_INST_0_i_9_n_12 ),
        .I1(LARc_q1_4_sn_1),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[15]),
        .I4(LARc_q1[1]),
        .I5(CO),
        .O(\LARc_d0[4]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[5]_INST_0 
       (.I0(LARc_q1_15_sn_1),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[5]_INST_0_i_2_n_12 ),
        .I3(LARc_ce0_0[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\LARc_d0[5]_INST_0_i_3_n_12 ),
        .O(LARc_d0[4]));
  LUT6 #(
    .INIT(64'h505C5F5C5F5C505C)) 
    \LARc_d0[5]_INST_0_i_1 
       (.I0(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I1(LARc_q1_10_sn_1),
        .I2(CO),
        .I3(\LARc_q1[14] ),
        .I4(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[5]_INST_0_i_6_n_12 ),
        .O(LARc_q1_15_sn_1));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[5]_INST_0_i_2 
       (.I0(LARc_q1_5_sn_1),
        .I1(LARc_q1_3_sn_1),
        .O(\LARc_d0[5]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \LARc_d0[5]_INST_0_i_3 
       (.I0(LARc_d0_5_sn_1),
        .I1(A[5]),
        .I2(\LARc_d0[5]_0 ),
        .I3(Q[6]),
        .I4(LARc_ce0_0[3]),
        .O(\LARc_d0[5]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \LARc_d0[5]_INST_0_i_4 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_0 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(\LARc_q1[5]_1 ),
        .I4(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .O(LARc_q1_10_sn_1));
  LUT6 #(
    .INIT(64'h0001FFFFFFFF0001)) 
    \LARc_d0[5]_INST_0_i_5 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_0 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(\LARc_q1[5]_1 ),
        .I4(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .I5(LARc_q1[5]),
        .O(\LARc_d0[5]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFA8FFAAFFA8FFA8)) 
    \LARc_d0[5]_INST_0_i_6 
       (.I0(\LARc_d0[5]_INST_0_i_9_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I2(\LARc_d0[5]_INST_0_i_1_0 ),
        .I3(LARc_q1_4_sn_1),
        .I4(DI),
        .I5(LARc_q1[0]),
        .O(\LARc_d0[5]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \LARc_d0[5]_INST_0_i_8 
       (.I0(LARc_q1[15]),
        .I1(LARc_q1[3]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .I5(LARc_q1[4]),
        .O(\LARc_d0[5]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \LARc_d0[5]_INST_0_i_9 
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[3]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[0]),
        .I5(LARc_q1[1]),
        .O(\LARc_d0[5]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h50535F535F535053)) 
    \LARc_d0[6]_INST_0_i_1 
       (.I0(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I1(\LARc_q1[15]_1 ),
        .I2(CO),
        .I3(\LARc_q1[14] ),
        .I4(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .O(\LARc_q1[5]_0 ));
  LUT6 #(
    .INIT(64'hFF00000000FEFFFE)) 
    \LARc_d0[6]_INST_0_i_4 
       (.I0(\LARc_q1[10]_0 ),
        .I1(\LARc_q1[15]_0 ),
        .I2(\LARc_q1[5]_1 ),
        .I3(\LARc_q1[3]_0 ),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[4]),
        .O(\LARc_q1[15]_1 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[7]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[7]),
        .I2(LARc_ce0_INST_0_i_2_n_12),
        .I3(\LARc_d0[7]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(LARc_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[7]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[7]),
        .I1(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I2(\LARc_d0[2] ),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[7]_INST_0_i_2 
       (.I0(\LARc_q1[5]_0 ),
        .I1(LARc_q1_5_sn_1),
        .I2(LARc_q1_3_sn_1),
        .I3(LARc_q1_15_sn_1),
        .O(\LARc_d0[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00650000)) 
    \LARc_d0[7]_INST_0_i_3 
       (.I0(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I3(CO),
        .I4(\LARc_q1[14] ),
        .I5(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .O(\LARc_d0[7]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00FF5454)) 
    \LARc_d0[7]_INST_0_i_4 
       (.I0(\LARc_q1[14] ),
        .I1(LARc_q1_4_sn_1),
        .I2(\LARc_d0[7]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I4(CO),
        .O(\LARc_d0[7]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[7]_INST_0_i_5 
       (.I0(LARc_q1[5]),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[15]),
        .O(\LARc_d0[7]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h4FF4F4F444444444)) 
    \LARc_d0[8]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[8]),
        .I2(\LARc_d0[8]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .I4(LARc_q1[15]),
        .I5(LARc_ce0_INST_0_i_2_n_12),
        .O(LARc_d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \LARc_d0[8]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[8]),
        .I1(\LARc_d0[8]_INST_0_i_4_n_12 ),
        .I2(\LARc_d0[2] ),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h59AA)) 
    \LARc_d0[8]_INST_0_i_10 
       (.I0(LARc_q1[6]),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[5]),
        .I3(LARc_q1[15]),
        .O(\LARc_d0[8]_INST_0_i_10_n_12 ));
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \LARc_d0[8]_INST_0_i_11 
       (.I0(LARc_q1[9]),
        .I1(\LARc_q1[5]_1 ),
        .I2(\LARc_q1[3]_0 ),
        .I3(LARc_q1[8]),
        .I4(LARc_q1[15]),
        .O(\LARc_d0[8]_INST_0_i_11_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00009AAA)) 
    \LARc_d0[8]_INST_0_i_2 
       (.I0(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[8]_INST_0_i_3 
       (.I0(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .I1(LARc_q1_15_sn_1),
        .I2(LARc_q1_3_sn_1),
        .I3(LARc_q1_5_sn_1),
        .I4(\LARc_q1[5]_0 ),
        .O(\LARc_d0[8]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \LARc_d0[8]_INST_0_i_4 
       (.I0(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I1(div_6_fu_165_p3[7]),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(retval_0_reg_68[7]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .I5(ap_return_preg[7]),
        .O(\LARc_d0[8]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000FF2F00000000)) 
    \LARc_d0[8]_INST_0_i_5 
       (.I0(LARc_q1[0]),
        .I1(DI),
        .I2(\LARc_d0[4]_3 ),
        .I3(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I4(\LARc_q1[15]_1 ),
        .I5(\LARc_d0[5]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h40441511)) 
    \LARc_d0[8]_INST_0_i_6 
       (.I0(LARc_q1_4_sn_1),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[5]),
        .I3(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I4(LARc_q1[6]),
        .O(\LARc_d0[8]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \LARc_d0[8]_INST_0_i_7 
       (.I0(CO),
        .I1(\LARc_q1[14] ),
        .O(\LARc_d0[8]_INST_0_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFF03232)) 
    \LARc_d0[8]_INST_0_i_8 
       (.I0(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I1(\LARc_q1[14] ),
        .I2(LARc_q1_4_sn_1),
        .I3(\LARc_d0[8]_INST_0_i_11_n_12 ),
        .I4(CO),
        .O(\LARc_d0[8]_INST_0_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \LARc_d0[8]_INST_0_i_9 
       (.I0(LARc_q1[3]),
        .I1(LARc_q1[15]),
        .I2(LARc_q1[2]),
        .I3(LARc_q1[0]),
        .I4(LARc_q1[1]),
        .O(\LARc_d0[8]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[9]_INST_0 
       (.I0(LARc_d0_0_sn_1),
        .I1(A[9]),
        .I2(LARc_ce0_INST_0_i_2_n_12),
        .I3(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .O(LARc_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h04FBFF00)) 
    \LARc_d0[9]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_389_ap_return[7]),
        .I1(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[8]),
        .I3(grp_gsm_div_fu_389_ap_return[9]),
        .I4(\LARc_d0[2] ),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[9]_INST_0_i_2 
       (.I0(\LARc_d0[8]_INST_0_i_2_n_12 ),
        .I1(\LARc_q1[5]_0 ),
        .I2(LARc_q1_5_sn_1),
        .I3(LARc_q1_3_sn_1),
        .I4(LARc_q1_15_sn_1),
        .I5(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0600060FF6F0F6FF)) 
    \LARc_d0[9]_INST_0_i_3 
       (.I0(\LARc_d0[11]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_4_n_12 ),
        .I2(CO),
        .I3(\LARc_q1[14] ),
        .I4(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \LARc_d0[9]_INST_0_i_4 
       (.I0(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[8]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[10]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h555100000004FFFF)) 
    \LARc_d0[9]_INST_0_i_5 
       (.I0(LARc_q1_4_sn_1),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(LARc_q1[5]),
        .I3(LARc_q1[6]),
        .I4(LARc_q1[15]),
        .I5(LARc_q1[7]),
        .O(\LARc_d0[9]_INST_0_i_5_n_12 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \LARc_d0[9]_INST_0_i_6 
       (.I0(LARc_q1[4]),
        .I1(LARc_q1[1]),
        .I2(LARc_q1[0]),
        .I3(LARc_q1[2]),
        .I4(LARc_q1[3]),
        .O(\LARc_d0[9]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E0)) 
    LARc_we0_INST_0
       (.I0(LARc_we0_0),
        .I1(LARc_ce0_INST_0_i_1_n_12),
        .I2(LARc_ce0_0[1]),
        .I3(LARc_ce0_0[3]),
        .I4(LARc_ce0_INST_0_i_2_n_12),
        .I5(LARc_we1),
        .O(LARc_we0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry
       (.CI(L_num_5_fu_154_p2_carry_i_1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry_n_12,L_num_5_fu_154_p2_carry_n_13,L_num_5_fu_154_p2_carry_n_14,L_num_5_fu_154_p2_carry_n_15,L_num_5_fu_154_p2_carry_n_16,L_num_5_fu_154_p2_carry_n_17,L_num_5_fu_154_p2_carry_n_18,L_num_5_fu_154_p2_carry_n_19}),
        .DI(shl_ln120_fu_137_p2[8:1]),
        .O(L_num_5_fu_154_p2[8:1]),
        .S({L_num_5_fu_154_p2_carry_i_2_n_12,L_num_5_fu_154_p2_carry_i_3_n_12,L_num_5_fu_154_p2_carry_i_4_n_12,L_num_5_fu_154_p2_carry_i_5_n_12,L_num_5_fu_154_p2_carry_i_6_n_12,L_num_5_fu_154_p2_carry_i_7_n_12,L_num_5_fu_154_p2_carry_i_8_n_12,L_num_5_fu_154_p2_carry_i_9_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__0
       (.CI(L_num_5_fu_154_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__0_n_12,L_num_5_fu_154_p2_carry__0_n_13,L_num_5_fu_154_p2_carry__0_n_14,L_num_5_fu_154_p2_carry__0_n_15,L_num_5_fu_154_p2_carry__0_n_16,L_num_5_fu_154_p2_carry__0_n_17,L_num_5_fu_154_p2_carry__0_n_18,L_num_5_fu_154_p2_carry__0_n_19}),
        .DI(shl_ln120_fu_137_p2[16:9]),
        .O(L_num_5_fu_154_p2[16:9]),
        .S({L_num_5_fu_154_p2_carry__0_i_1_n_12,L_num_5_fu_154_p2_carry__0_i_2_n_12,L_num_5_fu_154_p2_carry__0_i_3_n_12,L_num_5_fu_154_p2_carry__0_i_4_n_12,L_num_5_fu_154_p2_carry__0_i_5_n_12,L_num_5_fu_154_p2_carry__0_i_6_n_12,L_num_5_fu_154_p2_carry__0_i_7_n_12,L_num_5_fu_154_p2_carry__0_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_1
       (.I0(shl_ln120_fu_137_p2[16]),
        .I1(sext_ln121_reg_218[16]),
        .O(L_num_5_fu_154_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[15]),
        .O(L_num_5_fu_154_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_3
       (.I0(sext_ln121_reg_218[14]),
        .I1(shl_ln120_fu_137_p2[14]),
        .O(L_num_5_fu_154_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_4
       (.I0(sext_ln121_reg_218[13]),
        .I1(shl_ln120_fu_137_p2[13]),
        .O(L_num_5_fu_154_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_5
       (.I0(sext_ln121_reg_218[12]),
        .I1(shl_ln120_fu_137_p2[12]),
        .O(L_num_5_fu_154_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_6
       (.I0(sext_ln121_reg_218[11]),
        .I1(shl_ln120_fu_137_p2[11]),
        .O(L_num_5_fu_154_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_7
       (.I0(sext_ln121_reg_218[10]),
        .I1(shl_ln120_fu_137_p2[10]),
        .O(L_num_5_fu_154_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_8
       (.I0(sext_ln121_reg_218[9]),
        .I1(shl_ln120_fu_137_p2[9]),
        .O(L_num_5_fu_154_p2_carry__0_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__1
       (.CI(L_num_5_fu_154_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__1_n_12,L_num_5_fu_154_p2_carry__1_n_13,L_num_5_fu_154_p2_carry__1_n_14,L_num_5_fu_154_p2_carry__1_n_15,L_num_5_fu_154_p2_carry__1_n_16,L_num_5_fu_154_p2_carry__1_n_17,L_num_5_fu_154_p2_carry__1_n_18,L_num_5_fu_154_p2_carry__1_n_19}),
        .DI({shl_ln120_fu_137_p2[23:17],sext_ln121_reg_218[16]}),
        .O(L_num_5_fu_154_p2[24:17]),
        .S({L_num_5_fu_154_p2_carry__1_i_1_n_12,L_num_5_fu_154_p2_carry__1_i_2_n_12,L_num_5_fu_154_p2_carry__1_i_3_n_12,L_num_5_fu_154_p2_carry__1_i_4_n_12,L_num_5_fu_154_p2_carry__1_i_5_n_12,L_num_5_fu_154_p2_carry__1_i_6_n_12,L_num_5_fu_154_p2_carry__1_i_7_n_12,L_num_5_fu_154_p2_carry__1_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_1
       (.I0(shl_ln120_fu_137_p2[23]),
        .I1(shl_ln120_fu_137_p2[24]),
        .O(L_num_5_fu_154_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_2
       (.I0(shl_ln120_fu_137_p2[22]),
        .I1(shl_ln120_fu_137_p2[23]),
        .O(L_num_5_fu_154_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_3
       (.I0(shl_ln120_fu_137_p2[21]),
        .I1(shl_ln120_fu_137_p2[22]),
        .O(L_num_5_fu_154_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_4
       (.I0(shl_ln120_fu_137_p2[20]),
        .I1(shl_ln120_fu_137_p2[21]),
        .O(L_num_5_fu_154_p2_carry__1_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_5
       (.I0(shl_ln120_fu_137_p2[19]),
        .I1(shl_ln120_fu_137_p2[20]),
        .O(L_num_5_fu_154_p2_carry__1_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_6
       (.I0(shl_ln120_fu_137_p2[18]),
        .I1(shl_ln120_fu_137_p2[19]),
        .O(L_num_5_fu_154_p2_carry__1_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_7
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(shl_ln120_fu_137_p2[18]),
        .O(L_num_5_fu_154_p2_carry__1_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_8
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(sext_ln121_reg_218[16]),
        .O(L_num_5_fu_154_p2_carry__1_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__2
       (.CI(L_num_5_fu_154_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__2_n_12,L_num_5_fu_154_p2_carry__2_n_13,L_num_5_fu_154_p2_carry__2_n_14,L_num_5_fu_154_p2_carry__2_n_15,L_num_5_fu_154_p2_carry__2_n_16,L_num_5_fu_154_p2_carry__2_n_17,L_num_5_fu_154_p2_carry__2_n_18,L_num_5_fu_154_p2_carry__2_n_19}),
        .DI(shl_ln120_fu_137_p2[31:24]),
        .O(L_num_5_fu_154_p2[32:25]),
        .S({L_num_5_fu_154_p2_carry__2_i_1_n_12,L_num_5_fu_154_p2_carry__2_i_2_n_12,L_num_5_fu_154_p2_carry__2_i_3_n_12,L_num_5_fu_154_p2_carry__2_i_4_n_12,L_num_5_fu_154_p2_carry__2_i_5_n_12,L_num_5_fu_154_p2_carry__2_i_6_n_12,L_num_5_fu_154_p2_carry__2_i_7_n_12,L_num_5_fu_154_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_1
       (.I0(shl_ln120_fu_137_p2[31]),
        .I1(shl_ln120_fu_137_p2[32]),
        .O(L_num_5_fu_154_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_2
       (.I0(shl_ln120_fu_137_p2[30]),
        .I1(shl_ln120_fu_137_p2[31]),
        .O(L_num_5_fu_154_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_3
       (.I0(shl_ln120_fu_137_p2[29]),
        .I1(shl_ln120_fu_137_p2[30]),
        .O(L_num_5_fu_154_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_4
       (.I0(shl_ln120_fu_137_p2[28]),
        .I1(shl_ln120_fu_137_p2[29]),
        .O(L_num_5_fu_154_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_5
       (.I0(shl_ln120_fu_137_p2[27]),
        .I1(shl_ln120_fu_137_p2[28]),
        .O(L_num_5_fu_154_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_6
       (.I0(shl_ln120_fu_137_p2[26]),
        .I1(shl_ln120_fu_137_p2[27]),
        .O(L_num_5_fu_154_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_7
       (.I0(shl_ln120_fu_137_p2[25]),
        .I1(shl_ln120_fu_137_p2[26]),
        .O(L_num_5_fu_154_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_8
       (.I0(shl_ln120_fu_137_p2[24]),
        .I1(shl_ln120_fu_137_p2[25]),
        .O(L_num_5_fu_154_p2_carry__2_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__3
       (.CI(L_num_5_fu_154_p2_carry__2_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__3_n_12,L_num_5_fu_154_p2_carry__3_n_13,L_num_5_fu_154_p2_carry__3_n_14,L_num_5_fu_154_p2_carry__3_n_15,L_num_5_fu_154_p2_carry__3_n_16,L_num_5_fu_154_p2_carry__3_n_17,L_num_5_fu_154_p2_carry__3_n_18,L_num_5_fu_154_p2_carry__3_n_19}),
        .DI(shl_ln120_fu_137_p2[39:32]),
        .O(L_num_5_fu_154_p2[40:33]),
        .S({L_num_5_fu_154_p2_carry__3_i_1_n_12,L_num_5_fu_154_p2_carry__3_i_2_n_12,L_num_5_fu_154_p2_carry__3_i_3_n_12,L_num_5_fu_154_p2_carry__3_i_4_n_12,L_num_5_fu_154_p2_carry__3_i_5_n_12,L_num_5_fu_154_p2_carry__3_i_6_n_12,L_num_5_fu_154_p2_carry__3_i_7_n_12,L_num_5_fu_154_p2_carry__3_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_1
       (.I0(shl_ln120_fu_137_p2[39]),
        .I1(shl_ln120_fu_137_p2[40]),
        .O(L_num_5_fu_154_p2_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_2
       (.I0(shl_ln120_fu_137_p2[38]),
        .I1(shl_ln120_fu_137_p2[39]),
        .O(L_num_5_fu_154_p2_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_3
       (.I0(shl_ln120_fu_137_p2[37]),
        .I1(shl_ln120_fu_137_p2[38]),
        .O(L_num_5_fu_154_p2_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_4
       (.I0(shl_ln120_fu_137_p2[36]),
        .I1(shl_ln120_fu_137_p2[37]),
        .O(L_num_5_fu_154_p2_carry__3_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_5
       (.I0(shl_ln120_fu_137_p2[35]),
        .I1(shl_ln120_fu_137_p2[36]),
        .O(L_num_5_fu_154_p2_carry__3_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_6
       (.I0(shl_ln120_fu_137_p2[34]),
        .I1(shl_ln120_fu_137_p2[35]),
        .O(L_num_5_fu_154_p2_carry__3_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_7
       (.I0(shl_ln120_fu_137_p2[33]),
        .I1(shl_ln120_fu_137_p2[34]),
        .O(L_num_5_fu_154_p2_carry__3_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_8
       (.I0(shl_ln120_fu_137_p2[32]),
        .I1(shl_ln120_fu_137_p2[33]),
        .O(L_num_5_fu_154_p2_carry__3_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__4
       (.CI(L_num_5_fu_154_p2_carry__3_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__4_n_12,L_num_5_fu_154_p2_carry__4_n_13,L_num_5_fu_154_p2_carry__4_n_14,L_num_5_fu_154_p2_carry__4_n_15,L_num_5_fu_154_p2_carry__4_n_16,L_num_5_fu_154_p2_carry__4_n_17,L_num_5_fu_154_p2_carry__4_n_18,L_num_5_fu_154_p2_carry__4_n_19}),
        .DI(shl_ln120_fu_137_p2[47:40]),
        .O(L_num_5_fu_154_p2[48:41]),
        .S({L_num_5_fu_154_p2_carry__4_i_1_n_12,L_num_5_fu_154_p2_carry__4_i_2_n_12,L_num_5_fu_154_p2_carry__4_i_3_n_12,L_num_5_fu_154_p2_carry__4_i_4_n_12,L_num_5_fu_154_p2_carry__4_i_5_n_12,L_num_5_fu_154_p2_carry__4_i_6_n_12,L_num_5_fu_154_p2_carry__4_i_7_n_12,L_num_5_fu_154_p2_carry__4_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_1
       (.I0(shl_ln120_fu_137_p2[47]),
        .I1(shl_ln120_fu_137_p2[48]),
        .O(L_num_5_fu_154_p2_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_2
       (.I0(shl_ln120_fu_137_p2[46]),
        .I1(shl_ln120_fu_137_p2[47]),
        .O(L_num_5_fu_154_p2_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_3
       (.I0(shl_ln120_fu_137_p2[45]),
        .I1(shl_ln120_fu_137_p2[46]),
        .O(L_num_5_fu_154_p2_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_4
       (.I0(shl_ln120_fu_137_p2[44]),
        .I1(shl_ln120_fu_137_p2[45]),
        .O(L_num_5_fu_154_p2_carry__4_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_5
       (.I0(shl_ln120_fu_137_p2[43]),
        .I1(shl_ln120_fu_137_p2[44]),
        .O(L_num_5_fu_154_p2_carry__4_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_6
       (.I0(shl_ln120_fu_137_p2[42]),
        .I1(shl_ln120_fu_137_p2[43]),
        .O(L_num_5_fu_154_p2_carry__4_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_7
       (.I0(shl_ln120_fu_137_p2[41]),
        .I1(shl_ln120_fu_137_p2[42]),
        .O(L_num_5_fu_154_p2_carry__4_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_8
       (.I0(shl_ln120_fu_137_p2[40]),
        .I1(shl_ln120_fu_137_p2[41]),
        .O(L_num_5_fu_154_p2_carry__4_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__5
       (.CI(L_num_5_fu_154_p2_carry__4_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__5_n_12,L_num_5_fu_154_p2_carry__5_n_13,L_num_5_fu_154_p2_carry__5_n_14,L_num_5_fu_154_p2_carry__5_n_15,L_num_5_fu_154_p2_carry__5_n_16,L_num_5_fu_154_p2_carry__5_n_17,L_num_5_fu_154_p2_carry__5_n_18,L_num_5_fu_154_p2_carry__5_n_19}),
        .DI(shl_ln120_fu_137_p2[55:48]),
        .O(L_num_5_fu_154_p2[56:49]),
        .S({L_num_5_fu_154_p2_carry__5_i_1_n_12,L_num_5_fu_154_p2_carry__5_i_2_n_12,L_num_5_fu_154_p2_carry__5_i_3_n_12,L_num_5_fu_154_p2_carry__5_i_4_n_12,L_num_5_fu_154_p2_carry__5_i_5_n_12,L_num_5_fu_154_p2_carry__5_i_6_n_12,L_num_5_fu_154_p2_carry__5_i_7_n_12,L_num_5_fu_154_p2_carry__5_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_1
       (.I0(shl_ln120_fu_137_p2[55]),
        .I1(shl_ln120_fu_137_p2[56]),
        .O(L_num_5_fu_154_p2_carry__5_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_2
       (.I0(shl_ln120_fu_137_p2[54]),
        .I1(shl_ln120_fu_137_p2[55]),
        .O(L_num_5_fu_154_p2_carry__5_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_3
       (.I0(shl_ln120_fu_137_p2[53]),
        .I1(shl_ln120_fu_137_p2[54]),
        .O(L_num_5_fu_154_p2_carry__5_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_4
       (.I0(shl_ln120_fu_137_p2[52]),
        .I1(shl_ln120_fu_137_p2[53]),
        .O(L_num_5_fu_154_p2_carry__5_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_5
       (.I0(shl_ln120_fu_137_p2[51]),
        .I1(shl_ln120_fu_137_p2[52]),
        .O(L_num_5_fu_154_p2_carry__5_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_6
       (.I0(shl_ln120_fu_137_p2[50]),
        .I1(shl_ln120_fu_137_p2[51]),
        .O(L_num_5_fu_154_p2_carry__5_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_7
       (.I0(shl_ln120_fu_137_p2[49]),
        .I1(shl_ln120_fu_137_p2[50]),
        .O(L_num_5_fu_154_p2_carry__5_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_8
       (.I0(shl_ln120_fu_137_p2[48]),
        .I1(shl_ln120_fu_137_p2[49]),
        .O(L_num_5_fu_154_p2_carry__5_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__6
       (.CI(L_num_5_fu_154_p2_carry__5_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_L_num_5_fu_154_p2_carry__6_CO_UNCONNECTED[7:5],L_num_5_fu_154_p2_carry__6_n_15,L_num_5_fu_154_p2_carry__6_n_16,L_num_5_fu_154_p2_carry__6_n_17,L_num_5_fu_154_p2_carry__6_n_18,L_num_5_fu_154_p2_carry__6_n_19}),
        .DI({1'b0,1'b0,1'b0,shl_ln120_fu_137_p2[60:56]}),
        .O({NLW_L_num_5_fu_154_p2_carry__6_O_UNCONNECTED[7:6],L_num_5_fu_154_p2[62:57]}),
        .S({1'b0,1'b0,L_num_5_fu_154_p2_carry__6_i_1_n_12,L_num_5_fu_154_p2_carry__6_i_2_n_12,L_num_5_fu_154_p2_carry__6_i_3_n_12,L_num_5_fu_154_p2_carry__6_i_4_n_12,L_num_5_fu_154_p2_carry__6_i_5_n_12,L_num_5_fu_154_p2_carry__6_i_6_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_1
       (.I0(shl_ln120_fu_137_p2[61]),
        .I1(shl_ln120_fu_137_p2[62]),
        .O(L_num_5_fu_154_p2_carry__6_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_2
       (.I0(shl_ln120_fu_137_p2[60]),
        .I1(shl_ln120_fu_137_p2[61]),
        .O(L_num_5_fu_154_p2_carry__6_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_3
       (.I0(shl_ln120_fu_137_p2[59]),
        .I1(shl_ln120_fu_137_p2[60]),
        .O(L_num_5_fu_154_p2_carry__6_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_4
       (.I0(shl_ln120_fu_137_p2[58]),
        .I1(shl_ln120_fu_137_p2[59]),
        .O(L_num_5_fu_154_p2_carry__6_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_5
       (.I0(shl_ln120_fu_137_p2[57]),
        .I1(shl_ln120_fu_137_p2[58]),
        .O(L_num_5_fu_154_p2_carry__6_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_6
       (.I0(shl_ln120_fu_137_p2[56]),
        .I1(shl_ln120_fu_137_p2[57]),
        .O(L_num_5_fu_154_p2_carry__6_i_6_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    L_num_5_fu_154_p2_carry_i_1
       (.I0(sext_ln121_reg_218[0]),
        .O(L_num_5_fu_154_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_2
       (.I0(sext_ln121_reg_218[8]),
        .I1(shl_ln120_fu_137_p2[8]),
        .O(L_num_5_fu_154_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_3
       (.I0(sext_ln121_reg_218[7]),
        .I1(shl_ln120_fu_137_p2[7]),
        .O(L_num_5_fu_154_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_4
       (.I0(sext_ln121_reg_218[6]),
        .I1(shl_ln120_fu_137_p2[6]),
        .O(L_num_5_fu_154_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_5
       (.I0(sext_ln121_reg_218[5]),
        .I1(shl_ln120_fu_137_p2[5]),
        .O(L_num_5_fu_154_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_6
       (.I0(sext_ln121_reg_218[4]),
        .I1(shl_ln120_fu_137_p2[4]),
        .O(L_num_5_fu_154_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_7
       (.I0(sext_ln121_reg_218[3]),
        .I1(shl_ln120_fu_137_p2[3]),
        .O(L_num_5_fu_154_p2_carry_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_8
       (.I0(sext_ln121_reg_218[2]),
        .I1(shl_ln120_fu_137_p2[2]),
        .O(L_num_5_fu_154_p2_carry_i_8_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_9
       (.I0(sext_ln121_reg_218[1]),
        .I1(shl_ln120_fu_137_p2[1]),
        .O(L_num_5_fu_154_p2_carry_i_9_n_12));
  LUT4 #(
    .INIT(16'h88B8)) 
    \L_num_fu_48[0]_i_1 
       (.I0(temp_2_reg_368[0]),
        .I1(L_num_fu_481),
        .I2(sext_ln121_reg_218[0]),
        .I3(icmp_ln144_fu_143_p2),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[10]_i_1 
       (.I0(temp_2_reg_368[10]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[10]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[11]_i_1 
       (.I0(temp_2_reg_368[11]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[11]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[12]_i_1 
       (.I0(temp_2_reg_368[12]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[12]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[13]_i_1 
       (.I0(temp_2_reg_368[13]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[13]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[13]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hF4)) 
    \L_num_fu_48[14]_i_1 
       (.I0(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(L_num_fu_481),
        .O(\L_num_fu_48[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[14]_i_2 
       (.I0(temp_2_reg_368[14]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[14]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[15]_i_1 
       (.I0(shl_ln120_fu_137_p2[15]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[15]),
        .O(\L_num_fu_48[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[16]_i_1 
       (.I0(shl_ln120_fu_137_p2[16]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[16]),
        .O(\L_num_fu_48[16]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[17]_i_1 
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[17]),
        .O(\L_num_fu_48[17]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[18]_i_1 
       (.I0(shl_ln120_fu_137_p2[18]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[18]),
        .O(\L_num_fu_48[18]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[19]_i_1 
       (.I0(shl_ln120_fu_137_p2[19]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[19]),
        .O(\L_num_fu_48[19]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[1]_i_1 
       (.I0(temp_2_reg_368[1]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[1]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[20]_i_1 
       (.I0(shl_ln120_fu_137_p2[20]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[20]),
        .O(\L_num_fu_48[20]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[21]_i_1 
       (.I0(shl_ln120_fu_137_p2[21]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[21]),
        .O(\L_num_fu_48[21]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[22]_i_1 
       (.I0(shl_ln120_fu_137_p2[22]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[22]),
        .O(\L_num_fu_48[22]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[23]_i_1 
       (.I0(shl_ln120_fu_137_p2[23]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[23]),
        .O(\L_num_fu_48[23]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[24]_i_1 
       (.I0(shl_ln120_fu_137_p2[24]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[24]),
        .O(\L_num_fu_48[24]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[25]_i_1 
       (.I0(shl_ln120_fu_137_p2[25]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[25]),
        .O(\L_num_fu_48[25]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[26]_i_1 
       (.I0(shl_ln120_fu_137_p2[26]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[26]),
        .O(\L_num_fu_48[26]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[27]_i_1 
       (.I0(shl_ln120_fu_137_p2[27]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[27]),
        .O(\L_num_fu_48[27]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[28]_i_1 
       (.I0(shl_ln120_fu_137_p2[28]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[28]),
        .O(\L_num_fu_48[28]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[29]_i_1 
       (.I0(shl_ln120_fu_137_p2[29]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[29]),
        .O(\L_num_fu_48[29]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[2]_i_1 
       (.I0(temp_2_reg_368[2]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[2]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[30]_i_1 
       (.I0(shl_ln120_fu_137_p2[30]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[30]),
        .O(\L_num_fu_48[30]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[31]_i_1 
       (.I0(shl_ln120_fu_137_p2[31]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[31]),
        .O(\L_num_fu_48[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[32]_i_1 
       (.I0(shl_ln120_fu_137_p2[32]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[32]),
        .O(\L_num_fu_48[32]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[33]_i_1 
       (.I0(shl_ln120_fu_137_p2[33]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[33]),
        .O(\L_num_fu_48[33]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[34]_i_1 
       (.I0(shl_ln120_fu_137_p2[34]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[34]),
        .O(\L_num_fu_48[34]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[35]_i_1 
       (.I0(shl_ln120_fu_137_p2[35]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[35]),
        .O(\L_num_fu_48[35]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[36]_i_1 
       (.I0(shl_ln120_fu_137_p2[36]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[36]),
        .O(\L_num_fu_48[36]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[37]_i_1 
       (.I0(shl_ln120_fu_137_p2[37]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[37]),
        .O(\L_num_fu_48[37]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[38]_i_1 
       (.I0(shl_ln120_fu_137_p2[38]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[38]),
        .O(\L_num_fu_48[38]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[39]_i_1 
       (.I0(shl_ln120_fu_137_p2[39]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[39]),
        .O(\L_num_fu_48[39]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[3]_i_1 
       (.I0(temp_2_reg_368[3]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[3]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[40]_i_1 
       (.I0(shl_ln120_fu_137_p2[40]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[40]),
        .O(\L_num_fu_48[40]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[41]_i_1 
       (.I0(shl_ln120_fu_137_p2[41]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[41]),
        .O(\L_num_fu_48[41]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[42]_i_1 
       (.I0(shl_ln120_fu_137_p2[42]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[42]),
        .O(\L_num_fu_48[42]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[43]_i_1 
       (.I0(shl_ln120_fu_137_p2[43]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[43]),
        .O(\L_num_fu_48[43]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[44]_i_1 
       (.I0(shl_ln120_fu_137_p2[44]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[44]),
        .O(\L_num_fu_48[44]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[45]_i_1 
       (.I0(shl_ln120_fu_137_p2[45]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[45]),
        .O(\L_num_fu_48[45]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[46]_i_1 
       (.I0(shl_ln120_fu_137_p2[46]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[46]),
        .O(\L_num_fu_48[46]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[47]_i_1 
       (.I0(shl_ln120_fu_137_p2[47]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[47]),
        .O(\L_num_fu_48[47]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[48]_i_1 
       (.I0(shl_ln120_fu_137_p2[48]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[48]),
        .O(\L_num_fu_48[48]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[49]_i_1 
       (.I0(shl_ln120_fu_137_p2[49]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[49]),
        .O(\L_num_fu_48[49]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[4]_i_1 
       (.I0(temp_2_reg_368[4]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[4]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[50]_i_1 
       (.I0(shl_ln120_fu_137_p2[50]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[50]),
        .O(\L_num_fu_48[50]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[51]_i_1 
       (.I0(shl_ln120_fu_137_p2[51]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[51]),
        .O(\L_num_fu_48[51]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[52]_i_1 
       (.I0(shl_ln120_fu_137_p2[52]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[52]),
        .O(\L_num_fu_48[52]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[53]_i_1 
       (.I0(shl_ln120_fu_137_p2[53]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[53]),
        .O(\L_num_fu_48[53]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[54]_i_1 
       (.I0(shl_ln120_fu_137_p2[54]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[54]),
        .O(\L_num_fu_48[54]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[55]_i_1 
       (.I0(shl_ln120_fu_137_p2[55]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[55]),
        .O(\L_num_fu_48[55]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[56]_i_1 
       (.I0(shl_ln120_fu_137_p2[56]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[56]),
        .O(\L_num_fu_48[56]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[57]_i_1 
       (.I0(shl_ln120_fu_137_p2[57]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[57]),
        .O(\L_num_fu_48[57]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[58]_i_1 
       (.I0(shl_ln120_fu_137_p2[58]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[58]),
        .O(\L_num_fu_48[58]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[59]_i_1 
       (.I0(shl_ln120_fu_137_p2[59]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[59]),
        .O(\L_num_fu_48[59]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[5]_i_1 
       (.I0(temp_2_reg_368[5]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[5]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[60]_i_1 
       (.I0(shl_ln120_fu_137_p2[60]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[60]),
        .O(\L_num_fu_48[60]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[61]_i_1 
       (.I0(shl_ln120_fu_137_p2[61]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[61]),
        .O(\L_num_fu_48[61]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h08)) 
    \L_num_fu_48[62]_i_1 
       (.I0(grp_gsm_div_fu_389_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(icmp_ln134_fu_91_p2),
        .O(L_num_fu_481));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[62]_i_2 
       (.I0(shl_ln120_fu_137_p2[62]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[62]),
        .O(\L_num_fu_48[62]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[6]_i_1 
       (.I0(temp_2_reg_368[6]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[6]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[7]_i_1 
       (.I0(temp_2_reg_368[7]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[7]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[8]_i_1 
       (.I0(temp_2_reg_368[8]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[8]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[9]_i_1 
       (.I0(temp_2_reg_368[9]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[9]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[0]),
        .Q(shl_ln120_fu_137_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[10] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[10]),
        .Q(shl_ln120_fu_137_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[11] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[11]),
        .Q(shl_ln120_fu_137_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[12] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[12]),
        .Q(shl_ln120_fu_137_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[13] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[13]),
        .Q(shl_ln120_fu_137_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[14] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[14]),
        .Q(shl_ln120_fu_137_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[15] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[15]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[16]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[16] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[16]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[17]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[17] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[17]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[18]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[18] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[18]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[19]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[19] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[19]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[20]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[1]),
        .Q(shl_ln120_fu_137_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[20] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[20]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[21]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[21] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[21]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[22]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[22] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[22]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[23]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[23] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[23]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[24]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[24] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[24]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[25]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[25] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[25]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[26]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[26] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[26]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[27]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[27] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[27]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[28]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[28] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[28]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[29]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[29] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[29]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[30]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[2]),
        .Q(shl_ln120_fu_137_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[30] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[30]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[31]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[31] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[31]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[32]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[32] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[32]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[33]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[33] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[33]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[34]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[34] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[34]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[35]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[35] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[35]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[36]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[36] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[36]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[37]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[37] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[37]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[38]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[38] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[38]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[39]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[39] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[39]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[40]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[3]),
        .Q(shl_ln120_fu_137_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[40] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[40]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[41]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[41] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[41]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[42]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[42] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[42]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[43]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[43] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[43]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[44]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[44] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[44]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[45]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[45] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[45]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[46]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[46] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[46]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[47]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[47] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[47]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[48]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[48] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[48]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[49]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[49] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[49]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[50]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[4]),
        .Q(shl_ln120_fu_137_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[50] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[50]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[51]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[51] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[51]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[52]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[52] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[52]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[53]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[53] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[53]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[54]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[54] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[54]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[55]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[55] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[55]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[56]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[56] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[56]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[57]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[57] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[57]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[58]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[58] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[58]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[59]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[59] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[59]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[60]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[5]),
        .Q(shl_ln120_fu_137_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[60] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[60]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[61]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[61] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[61]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[62]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[62] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[62]_i_2_n_12 ),
        .Q(\L_num_fu_48_reg_n_12_[62] ),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[6]),
        .Q(shl_ln120_fu_137_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[7] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[7]),
        .Q(shl_ln120_fu_137_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[8] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[8]),
        .Q(shl_ln120_fu_137_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[9] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[9]),
        .Q(shl_ln120_fu_137_p2[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\icmp_ln134_reg_223_reg[0]_0 ),
        .I1(grp_gsm_div_fu_389_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(\ap_CS_fsm[0]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .I2(\ap_CS_fsm[0]_i_2_n_12 ),
        .O(\i_5_fu_164_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_113_ap_start_reg_i_2_n_12),
        .I1(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .I2(Q[0]),
        .O(\ap_CS_fsm[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_12 ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[12]_0 ),
        .O(\i_5_fu_164_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(LARc_ce0_INST_0_i_4_n_12),
        .I1(LARc_ce0_2),
        .O(\ap_CS_fsm[12]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h5555555100000000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\ap_CS_fsm_reg[13]_0 [3]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(\ap_CS_fsm_reg[13]_0 [0]),
        .I4(\ap_CS_fsm_reg[13]_0 [2]),
        .I5(LARc_ce0_INST_0_i_4_n_12),
        .O(\i_5_fu_164_reg[3] [2]));
  LUT3 #(
    .INIT(8'hD8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_gsm_div_fu_389_ap_start_reg),
        .I2(\icmp_ln134_reg_223_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(LARc_ce0_0[0]),
        .I1(LARc_ce0_0[1]),
        .I2(\ap_CS_fsm[0]_i_2_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4F4444444FFF4444)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm[0]_i_2_n_12 ),
        .I1(LARc_ce0_0[1]),
        .I2(\i_fu_78_reg[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(LARc_ce0_0[2]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg[1]),
        .I1(ap_enable_reg_pp0_iter0_reg[0]),
        .I2(ap_enable_reg_pp0_iter0_reg[3]),
        .I3(ap_enable_reg_pp0_iter0_reg[2]),
        .O(\i_fu_78_reg[1] ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_12 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__1_n_12 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000077770700)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\i_fu_78_reg[1] ),
        .I1(LARc_ce0_0[2]),
        .I2(\ap_CS_fsm[0]_i_2_n_12 ),
        .I3(LARc_ce0_0[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hD8DD888D)) 
    \ap_return_preg[0]_i_1 
       (.I0(\icmp_ln134_reg_223_reg[0]_0 ),
        .I1(ap_return_preg[0]),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(icmp_ln144_fu_143_p2),
        .I4(retval_0_reg_68[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[10]_i_1 
       (.I0(ap_return_preg[10]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[10]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[10]),
        .O(grp_gsm_div_fu_389_ap_return[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[11]_i_1 
       (.I0(ap_return_preg[11]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[11]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[11]),
        .O(grp_gsm_div_fu_389_ap_return[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[12]_i_1 
       (.I0(ap_return_preg[12]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[12]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[12]),
        .O(grp_gsm_div_fu_389_ap_return[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[13]_i_1 
       (.I0(ap_return_preg[13]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[13]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[13]),
        .O(grp_gsm_div_fu_389_ap_return[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[14]_i_1 
       (.I0(ap_return_preg[14]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[14]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[14]),
        .O(grp_gsm_div_fu_389_ap_return[14]));
  LUT6 #(
    .INIT(64'hBBBB8B888B888B88)) 
    \ap_return_preg[15]_i_1 
       (.I0(ap_return_preg[15]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(div_6_fu_165_p3[15]),
        .I4(retval_0_reg_68[15]),
        .I5(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .O(grp_gsm_div_fu_389_ap_return[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[3]_i_1 
       (.I0(ap_return_preg[3]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[3]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[3]),
        .O(grp_gsm_div_fu_389_ap_return[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[4]_i_1 
       (.I0(ap_return_preg[4]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[4]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[4]),
        .O(grp_gsm_div_fu_389_ap_return[4]));
  LUT5 #(
    .INIT(32'hFF00E2E2)) 
    \ap_return_preg[5]_i_1 
       (.I0(div_6_fu_165_p3[5]),
        .I1(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I2(retval_0_reg_68[5]),
        .I3(ap_return_preg[5]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .O(grp_gsm_div_fu_389_ap_return[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[6]_i_1 
       (.I0(ap_return_preg[6]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[6]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[6]),
        .O(grp_gsm_div_fu_389_ap_return[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[7]_i_1 
       (.I0(ap_return_preg[7]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[7]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[7]),
        .O(grp_gsm_div_fu_389_ap_return[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[8]_i_1 
       (.I0(ap_return_preg[8]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[8]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[8]),
        .O(grp_gsm_div_fu_389_ap_return[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_return_preg[9]_i_1 
       (.I0(ap_return_preg[9]),
        .I1(\icmp_ln134_reg_223_reg[0]_0 ),
        .I2(retval_0_reg_68[9]),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I4(div_6_fu_165_p3[9]),
        .O(grp_gsm_div_fu_389_ap_return[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(A[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_389_ap_return[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \div_fu_44[0]_i_1 
       (.I0(icmp_ln144_fu_143_p2),
        .O(div_6_fu_165_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \div_fu_44[14]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .O(L_num_fu_480));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[0]),
        .Q(div_6_fu_165_p3[1]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[10] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[10]),
        .Q(div_6_fu_165_p3[11]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[11] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[11]),
        .Q(div_6_fu_165_p3[12]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[12] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[12]),
        .Q(div_6_fu_165_p3[13]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[13] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[13]),
        .Q(div_6_fu_165_p3[14]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[14] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[14]),
        .Q(div_6_fu_165_p3[15]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[1]),
        .Q(div_6_fu_165_p3[2]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[2]),
        .Q(div_6_fu_165_p3[3]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[3]),
        .Q(div_6_fu_165_p3[4]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[4]),
        .Q(div_6_fu_165_p3[5]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[5]),
        .Q(div_6_fu_165_p3[6]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[6]),
        .Q(div_6_fu_165_p3[7]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[7]),
        .Q(div_6_fu_165_p3[8]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[8]),
        .Q(div_6_fu_165_p3[9]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[9]),
        .Q(div_6_fu_165_p3[10]),
        .R(L_num_fu_481));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Reflection_coefficients_fu_113_ap_start_reg_i_1
       (.I0(LARc_ce0_0[0]),
        .I1(grp_Reflection_coefficients_fu_113_ap_start_reg_i_2_n_12),
        .I2(grp_Reflection_coefficients_fu_113_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h88888888888888A8)) 
    grp_Reflection_coefficients_fu_113_ap_start_reg_i_2
       (.I0(\ap_CS_fsm[12]_i_2_n_12 ),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(\ap_CS_fsm_reg[13]_0 [3]),
        .I3(\ap_CS_fsm_reg[13]_0 [1]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\ap_CS_fsm_reg[13]_0 [2]),
        .O(grp_Reflection_coefficients_fu_113_ap_start_reg_i_2_n_12));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln134_reg_223[0]_i_1 
       (.I0(\icmp_ln134_reg_223[0]_i_2_n_12 ),
        .I1(\icmp_ln134_reg_223[0]_i_3_n_12 ),
        .I2(\icmp_ln134_reg_223[0]_i_4_n_12 ),
        .I3(temp_2_reg_368[10]),
        .I4(temp_2_reg_368[7]),
        .I5(temp_2_reg_368[3]),
        .O(icmp_ln134_fu_91_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_223[0]_i_2 
       (.I0(temp_2_reg_368[9]),
        .I1(temp_2_reg_368[1]),
        .I2(temp_2_reg_368[4]),
        .I3(temp_2_reg_368[0]),
        .O(\icmp_ln134_reg_223[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln134_reg_223[0]_i_3 
       (.I0(temp_2_reg_368[5]),
        .I1(temp_2_reg_368[6]),
        .I2(temp_2_reg_368[14]),
        .I3(temp_2_reg_368[12]),
        .O(\icmp_ln134_reg_223[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_223[0]_i_4 
       (.I0(temp_2_reg_368[8]),
        .I1(temp_2_reg_368[11]),
        .I2(temp_2_reg_368[2]),
        .I3(temp_2_reg_368[13]),
        .O(\icmp_ln134_reg_223[0]_i_4_n_12 ));
  FDRE \icmp_ln134_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln134_fu_91_p2),
        .Q(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry_n_12,icmp_ln144_fu_143_p2_carry_n_13,icmp_ln144_fu_143_p2_carry_n_14,icmp_ln144_fu_143_p2_carry_n_15,icmp_ln144_fu_143_p2_carry_n_16,icmp_ln144_fu_143_p2_carry_n_17,icmp_ln144_fu_143_p2_carry_n_18,icmp_ln144_fu_143_p2_carry_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry_i_1_n_12,icmp_ln144_fu_143_p2_carry_i_2_n_12,icmp_ln144_fu_143_p2_carry_i_3_n_12,icmp_ln144_fu_143_p2_carry_i_4_n_12,icmp_ln144_fu_143_p2_carry_i_5_n_12,icmp_ln144_fu_143_p2_carry_i_6_n_12,icmp_ln144_fu_143_p2_carry_i_7_n_12,icmp_ln144_fu_143_p2_carry_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry_i_9_n_12,icmp_ln144_fu_143_p2_carry_i_10_n_12,icmp_ln144_fu_143_p2_carry_i_11_n_12,icmp_ln144_fu_143_p2_carry_i_12_n_12,icmp_ln144_fu_143_p2_carry_i_13_n_12,icmp_ln144_fu_143_p2_carry_i_14_n_12,icmp_ln144_fu_143_p2_carry_i_15_n_12,icmp_ln144_fu_143_p2_carry_i_16_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__0
       (.CI(icmp_ln144_fu_143_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry__0_n_12,icmp_ln144_fu_143_p2_carry__0_n_13,icmp_ln144_fu_143_p2_carry__0_n_14,icmp_ln144_fu_143_p2_carry__0_n_15,icmp_ln144_fu_143_p2_carry__0_n_16,icmp_ln144_fu_143_p2_carry__0_n_17,icmp_ln144_fu_143_p2_carry__0_n_18,icmp_ln144_fu_143_p2_carry__0_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__0_i_1_n_12,icmp_ln144_fu_143_p2_carry__0_i_2_n_12,icmp_ln144_fu_143_p2_carry__0_i_3_n_12,icmp_ln144_fu_143_p2_carry__0_i_4_n_12,icmp_ln144_fu_143_p2_carry__0_i_5_n_12,icmp_ln144_fu_143_p2_carry__0_i_6_n_12,icmp_ln144_fu_143_p2_carry__0_i_7_n_12,icmp_ln144_fu_143_p2_carry__0_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__0_i_9_n_12,icmp_ln144_fu_143_p2_carry__0_i_10_n_12,icmp_ln144_fu_143_p2_carry__0_i_11_n_12,icmp_ln144_fu_143_p2_carry__0_i_12_n_12,icmp_ln144_fu_143_p2_carry__0_i_13_n_12,icmp_ln144_fu_143_p2_carry__0_i_14_n_12,icmp_ln144_fu_143_p2_carry__0_i_15_n_12,icmp_ln144_fu_143_p2_carry__0_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_1
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[31]),
        .I2(shl_ln120_fu_137_p2[30]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_10
       (.I0(shl_ln120_fu_137_p2[28]),
        .I1(shl_ln120_fu_137_p2[29]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_11
       (.I0(shl_ln120_fu_137_p2[26]),
        .I1(shl_ln120_fu_137_p2[27]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_12
       (.I0(shl_ln120_fu_137_p2[24]),
        .I1(shl_ln120_fu_137_p2[25]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_13
       (.I0(shl_ln120_fu_137_p2[22]),
        .I1(shl_ln120_fu_137_p2[23]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_14
       (.I0(shl_ln120_fu_137_p2[20]),
        .I1(shl_ln120_fu_137_p2[21]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_15
       (.I0(shl_ln120_fu_137_p2[18]),
        .I1(shl_ln120_fu_137_p2[19]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_16
       (.I0(shl_ln120_fu_137_p2[16]),
        .I1(shl_ln120_fu_137_p2[17]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[29]),
        .I2(shl_ln120_fu_137_p2[28]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[27]),
        .I2(shl_ln120_fu_137_p2[26]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[25]),
        .I2(shl_ln120_fu_137_p2[24]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[23]),
        .I2(shl_ln120_fu_137_p2[22]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[21]),
        .I2(shl_ln120_fu_137_p2[20]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[19]),
        .I2(shl_ln120_fu_137_p2[18]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[16]),
        .I2(shl_ln120_fu_137_p2[17]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_9
       (.I0(shl_ln120_fu_137_p2[30]),
        .I1(shl_ln120_fu_137_p2[31]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__1
       (.CI(icmp_ln144_fu_143_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry__1_n_12,icmp_ln144_fu_143_p2_carry__1_n_13,icmp_ln144_fu_143_p2_carry__1_n_14,icmp_ln144_fu_143_p2_carry__1_n_15,icmp_ln144_fu_143_p2_carry__1_n_16,icmp_ln144_fu_143_p2_carry__1_n_17,icmp_ln144_fu_143_p2_carry__1_n_18,icmp_ln144_fu_143_p2_carry__1_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__1_i_1_n_12,icmp_ln144_fu_143_p2_carry__1_i_2_n_12,icmp_ln144_fu_143_p2_carry__1_i_3_n_12,icmp_ln144_fu_143_p2_carry__1_i_4_n_12,icmp_ln144_fu_143_p2_carry__1_i_5_n_12,icmp_ln144_fu_143_p2_carry__1_i_6_n_12,icmp_ln144_fu_143_p2_carry__1_i_7_n_12,icmp_ln144_fu_143_p2_carry__1_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__1_i_9_n_12,icmp_ln144_fu_143_p2_carry__1_i_10_n_12,icmp_ln144_fu_143_p2_carry__1_i_11_n_12,icmp_ln144_fu_143_p2_carry__1_i_12_n_12,icmp_ln144_fu_143_p2_carry__1_i_13_n_12,icmp_ln144_fu_143_p2_carry__1_i_14_n_12,icmp_ln144_fu_143_p2_carry__1_i_15_n_12,icmp_ln144_fu_143_p2_carry__1_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_1
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[47]),
        .I2(shl_ln120_fu_137_p2[46]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_10
       (.I0(shl_ln120_fu_137_p2[44]),
        .I1(shl_ln120_fu_137_p2[45]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_11
       (.I0(shl_ln120_fu_137_p2[42]),
        .I1(shl_ln120_fu_137_p2[43]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_12
       (.I0(shl_ln120_fu_137_p2[40]),
        .I1(shl_ln120_fu_137_p2[41]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_13
       (.I0(shl_ln120_fu_137_p2[38]),
        .I1(shl_ln120_fu_137_p2[39]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_14
       (.I0(shl_ln120_fu_137_p2[36]),
        .I1(shl_ln120_fu_137_p2[37]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_15
       (.I0(shl_ln120_fu_137_p2[34]),
        .I1(shl_ln120_fu_137_p2[35]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_16
       (.I0(shl_ln120_fu_137_p2[32]),
        .I1(shl_ln120_fu_137_p2[33]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[45]),
        .I2(shl_ln120_fu_137_p2[44]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[43]),
        .I2(shl_ln120_fu_137_p2[42]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[41]),
        .I2(shl_ln120_fu_137_p2[40]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[39]),
        .I2(shl_ln120_fu_137_p2[38]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[37]),
        .I2(shl_ln120_fu_137_p2[36]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[35]),
        .I2(shl_ln120_fu_137_p2[34]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[33]),
        .I2(shl_ln120_fu_137_p2[32]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_9
       (.I0(shl_ln120_fu_137_p2[46]),
        .I1(shl_ln120_fu_137_p2[47]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__2
       (.CI(icmp_ln144_fu_143_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2,icmp_ln144_fu_143_p2_carry__2_n_13,icmp_ln144_fu_143_p2_carry__2_n_14,icmp_ln144_fu_143_p2_carry__2_n_15,icmp_ln144_fu_143_p2_carry__2_n_16,icmp_ln144_fu_143_p2_carry__2_n_17,icmp_ln144_fu_143_p2_carry__2_n_18,icmp_ln144_fu_143_p2_carry__2_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__2_i_1_n_12,icmp_ln144_fu_143_p2_carry__2_i_2_n_12,icmp_ln144_fu_143_p2_carry__2_i_3_n_12,icmp_ln144_fu_143_p2_carry__2_i_4_n_12,icmp_ln144_fu_143_p2_carry__2_i_5_n_12,icmp_ln144_fu_143_p2_carry__2_i_6_n_12,icmp_ln144_fu_143_p2_carry__2_i_7_n_12,icmp_ln144_fu_143_p2_carry__2_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__2_i_9_n_12,icmp_ln144_fu_143_p2_carry__2_i_10_n_12,icmp_ln144_fu_143_p2_carry__2_i_11_n_12,icmp_ln144_fu_143_p2_carry__2_i_12_n_12,icmp_ln144_fu_143_p2_carry__2_i_13_n_12,icmp_ln144_fu_143_p2_carry__2_i_14_n_12,icmp_ln144_fu_143_p2_carry__2_i_15_n_12,icmp_ln144_fu_143_p2_carry__2_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_1
       (.I0(\L_num_fu_48_reg_n_12_[62] ),
        .I1(shl_ln120_fu_137_p2[62]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_10
       (.I0(shl_ln120_fu_137_p2[60]),
        .I1(sext_ln121_reg_218[16]),
        .I2(shl_ln120_fu_137_p2[61]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_11
       (.I0(shl_ln120_fu_137_p2[58]),
        .I1(shl_ln120_fu_137_p2[59]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_12
       (.I0(shl_ln120_fu_137_p2[56]),
        .I1(shl_ln120_fu_137_p2[57]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_13
       (.I0(shl_ln120_fu_137_p2[54]),
        .I1(shl_ln120_fu_137_p2[55]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_14
       (.I0(shl_ln120_fu_137_p2[52]),
        .I1(shl_ln120_fu_137_p2[53]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_15
       (.I0(shl_ln120_fu_137_p2[50]),
        .I1(shl_ln120_fu_137_p2[51]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_16
       (.I0(shl_ln120_fu_137_p2[48]),
        .I1(shl_ln120_fu_137_p2[49]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[60]),
        .I2(shl_ln120_fu_137_p2[61]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[59]),
        .I2(shl_ln120_fu_137_p2[58]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[57]),
        .I2(shl_ln120_fu_137_p2[56]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[55]),
        .I2(shl_ln120_fu_137_p2[54]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[53]),
        .I2(shl_ln120_fu_137_p2[52]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[51]),
        .I2(shl_ln120_fu_137_p2[50]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[49]),
        .I2(shl_ln120_fu_137_p2[48]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_9
       (.I0(shl_ln120_fu_137_p2[62]),
        .I1(\L_num_fu_48_reg_n_12_[62] ),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_9_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_1
       (.I0(shl_ln120_fu_137_p2[15]),
        .I1(sext_ln121_reg_218[16]),
        .I2(sext_ln121_reg_218[14]),
        .I3(shl_ln120_fu_137_p2[14]),
        .O(icmp_ln144_fu_143_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_10
       (.I0(sext_ln121_reg_218[13]),
        .I1(shl_ln120_fu_137_p2[13]),
        .I2(sext_ln121_reg_218[12]),
        .I3(shl_ln120_fu_137_p2[12]),
        .O(icmp_ln144_fu_143_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_11
       (.I0(sext_ln121_reg_218[11]),
        .I1(shl_ln120_fu_137_p2[11]),
        .I2(sext_ln121_reg_218[10]),
        .I3(shl_ln120_fu_137_p2[10]),
        .O(icmp_ln144_fu_143_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_12
       (.I0(sext_ln121_reg_218[9]),
        .I1(shl_ln120_fu_137_p2[9]),
        .I2(sext_ln121_reg_218[8]),
        .I3(shl_ln120_fu_137_p2[8]),
        .O(icmp_ln144_fu_143_p2_carry_i_12_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_13
       (.I0(sext_ln121_reg_218[7]),
        .I1(shl_ln120_fu_137_p2[7]),
        .I2(sext_ln121_reg_218[6]),
        .I3(shl_ln120_fu_137_p2[6]),
        .O(icmp_ln144_fu_143_p2_carry_i_13_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_14
       (.I0(sext_ln121_reg_218[5]),
        .I1(shl_ln120_fu_137_p2[5]),
        .I2(sext_ln121_reg_218[4]),
        .I3(shl_ln120_fu_137_p2[4]),
        .O(icmp_ln144_fu_143_p2_carry_i_14_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_15
       (.I0(sext_ln121_reg_218[3]),
        .I1(shl_ln120_fu_137_p2[3]),
        .I2(sext_ln121_reg_218[2]),
        .I3(shl_ln120_fu_137_p2[2]),
        .O(icmp_ln144_fu_143_p2_carry_i_15_n_12));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln144_fu_143_p2_carry_i_16
       (.I0(sext_ln121_reg_218[0]),
        .I1(sext_ln121_reg_218[1]),
        .I2(shl_ln120_fu_137_p2[1]),
        .O(icmp_ln144_fu_143_p2_carry_i_16_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_2
       (.I0(shl_ln120_fu_137_p2[13]),
        .I1(sext_ln121_reg_218[13]),
        .I2(sext_ln121_reg_218[12]),
        .I3(shl_ln120_fu_137_p2[12]),
        .O(icmp_ln144_fu_143_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_3
       (.I0(shl_ln120_fu_137_p2[11]),
        .I1(sext_ln121_reg_218[11]),
        .I2(sext_ln121_reg_218[10]),
        .I3(shl_ln120_fu_137_p2[10]),
        .O(icmp_ln144_fu_143_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_4
       (.I0(shl_ln120_fu_137_p2[9]),
        .I1(sext_ln121_reg_218[9]),
        .I2(sext_ln121_reg_218[8]),
        .I3(shl_ln120_fu_137_p2[8]),
        .O(icmp_ln144_fu_143_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_5
       (.I0(shl_ln120_fu_137_p2[7]),
        .I1(sext_ln121_reg_218[7]),
        .I2(sext_ln121_reg_218[6]),
        .I3(shl_ln120_fu_137_p2[6]),
        .O(icmp_ln144_fu_143_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_6
       (.I0(shl_ln120_fu_137_p2[5]),
        .I1(sext_ln121_reg_218[5]),
        .I2(sext_ln121_reg_218[4]),
        .I3(shl_ln120_fu_137_p2[4]),
        .O(icmp_ln144_fu_143_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln144_fu_143_p2_carry_i_7
       (.I0(shl_ln120_fu_137_p2[3]),
        .I1(sext_ln121_reg_218[3]),
        .I2(sext_ln121_reg_218[2]),
        .I3(shl_ln120_fu_137_p2[2]),
        .O(icmp_ln144_fu_143_p2_carry_i_7_n_12));
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln144_fu_143_p2_carry_i_8
       (.I0(shl_ln120_fu_137_p2[1]),
        .I1(sext_ln121_reg_218[1]),
        .I2(sext_ln121_reg_218[0]),
        .O(icmp_ln144_fu_143_p2_carry_i_8_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_9
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[15]),
        .I2(sext_ln121_reg_218[14]),
        .I3(shl_ln120_fu_137_p2[14]),
        .O(icmp_ln144_fu_143_p2_carry_i_9_n_12));
  LUT4 #(
    .INIT(16'hE222)) 
    \icmp_ln55_reg_1595[0]_i_1 
       (.I0(\icmp_ln55_reg_1595_reg[0]_0 ),
        .I1(Q[2]),
        .I2(grp_gsm_div_fu_389_ap_return[15]),
        .I3(\icmp_ln55_reg_1595[0]_i_2_n_12 ),
        .O(\icmp_ln55_reg_1595_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln55_reg_1595[0]_i_2 
       (.I0(grp_gsm_div_fu_389_ap_return[13]),
        .I1(\LARc_d0[15]_INST_0_i_4_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[12]),
        .I3(grp_gsm_div_fu_389_ap_return[14]),
        .O(\icmp_ln55_reg_1595[0]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_52[0]_i_1 
       (.I0(k_fu_52_reg[0]),
        .O(k_3_fu_186_p2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \k_fu_52[1]_i_1 
       (.I0(k_fu_52_reg[1]),
        .I1(k_fu_52_reg[0]),
        .O(\k_fu_52[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \k_fu_52[2]_i_1 
       (.I0(k_fu_52_reg[1]),
        .I1(k_fu_52_reg[0]),
        .I2(k_fu_52_reg[2]),
        .O(k_3_fu_186_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \k_fu_52[3]_i_1 
       (.I0(k_fu_52_reg[2]),
        .I1(k_fu_52_reg[0]),
        .I2(k_fu_52_reg[1]),
        .I3(k_fu_52_reg[3]),
        .O(k_3_fu_186_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[0]),
        .Q(k_fu_52_reg[0]),
        .R(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(\k_fu_52[1]_i_1_n_12 ),
        .Q(k_fu_52_reg[1]),
        .S(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[2]),
        .Q(k_fu_52_reg[2]),
        .S(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[3]),
        .Q(k_fu_52_reg[3]),
        .S(L_num_fu_481));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    p_reg_reg_i_10__0
       (.I0(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I1(div_6_fu_165_p3[1]),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(retval_0_reg_68[1]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .I5(ap_return_preg[1]),
        .O(p_reg_reg_i_10__0_n_12));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_1__2
       (.I0(LARc_ce0_INST_0_i_4_n_12),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(CEA2));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h04FBFF00)) 
    p_reg_reg_i_2__1
       (.I0(grp_gsm_div_fu_389_ap_return[4]),
        .I1(p_reg_reg_i_7__1_n_12),
        .I2(grp_gsm_div_fu_389_ap_return[5]),
        .I3(grp_gsm_div_fu_389_ap_return[6]),
        .I4(\LARc_d0[2] ),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    p_reg_reg_i_3__1
       (.I0(grp_gsm_div_fu_389_ap_return[5]),
        .I1(p_reg_reg_i_8__1_n_12),
        .I2(\LARc_d0[2] ),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    p_reg_reg_i_4__0
       (.I0(grp_gsm_div_fu_389_ap_return[4]),
        .I1(p_reg_reg_i_7__1_n_12),
        .I2(\LARc_d0[2] ),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    p_reg_reg_i_5__1
       (.I0(grp_gsm_div_fu_389_ap_return[3]),
        .I1(p_reg_reg_i_9__0_n_12),
        .I2(\LARc_d0[2] ),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h59AA)) 
    p_reg_reg_i_6__1
       (.I0(grp_gsm_div_fu_389_ap_return[2]),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[1]),
        .I3(\LARc_d0[2] ),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    p_reg_reg_i_7__1
       (.I0(grp_gsm_div_fu_389_ap_return[2]),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(grp_gsm_div_fu_389_ap_return[1]),
        .I3(grp_gsm_div_fu_389_ap_return[3]),
        .O(p_reg_reg_i_7__1_n_12));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    p_reg_reg_i_8__1
       (.I0(p_reg_reg_i_7__1_n_12),
        .I1(div_6_fu_165_p3[4]),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(retval_0_reg_68[4]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .I5(ap_return_preg[4]),
        .O(p_reg_reg_i_8__1_n_12));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_i_10__0_n_12),
        .I1(div_6_fu_165_p3[2]),
        .I2(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .I3(retval_0_reg_68[2]),
        .I4(\icmp_ln134_reg_223_reg[0]_0 ),
        .I5(ap_return_preg[2]),
        .O(p_reg_reg_i_9__0_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \retval_0_reg_68[14]_i_1 
       (.I0(L_num_fu_480),
        .I1(k_fu_52_reg[3]),
        .I2(k_fu_52_reg[1]),
        .I3(k_fu_52_reg[0]),
        .I4(k_fu_52_reg[2]),
        .I5(\retval_0_reg_68[15]_i_1_n_12 ),
        .O(\retval_0_reg_68[14]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \retval_0_reg_68[15]_i_1 
       (.I0(icmp_ln134_fu_91_p2),
        .I1(ap_CS_fsm_state1),
        .I2(grp_gsm_div_fu_389_ap_start_reg),
        .I3(\LARc_d0[2]_INST_0_i_6_n_12 ),
        .O(\retval_0_reg_68[15]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \retval_0_reg_68[15]_i_2 
       (.I0(div_6_fu_165_p3[15]),
        .I1(L_num_fu_480),
        .I2(k_fu_52_reg[3]),
        .I3(k_fu_52_reg[1]),
        .I4(k_fu_52_reg[0]),
        .I5(k_fu_52_reg[2]),
        .O(\retval_0_reg_68[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \retval_0_reg_68[5]_i_1 
       (.I0(div_6_fu_165_p3[5]),
        .I1(L_num_fu_480),
        .I2(k_fu_52_reg[3]),
        .I3(k_fu_52_reg[1]),
        .I4(k_fu_52_reg[0]),
        .I5(k_fu_52_reg[2]),
        .O(\retval_0_reg_68[5]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[0]),
        .Q(retval_0_reg_68[0]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[10]),
        .Q(retval_0_reg_68[10]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[11]),
        .Q(retval_0_reg_68[11]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[12]),
        .Q(retval_0_reg_68[12]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[13]),
        .Q(retval_0_reg_68[13]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[14]),
        .Q(retval_0_reg_68[14]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[15]_i_2_n_12 ),
        .Q(retval_0_reg_68[15]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[1]),
        .Q(retval_0_reg_68[1]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[2]),
        .Q(retval_0_reg_68[2]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[3]),
        .Q(retval_0_reg_68[3]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[4]),
        .Q(retval_0_reg_68[4]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[5]_i_1_n_12 ),
        .Q(retval_0_reg_68[5]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[6]),
        .Q(retval_0_reg_68[6]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[7]),
        .Q(retval_0_reg_68[7]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[8]),
        .Q(retval_0_reg_68[8]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(div_6_fu_165_p3[9]),
        .Q(retval_0_reg_68[9]),
        .R(\retval_0_reg_68[14]_i_1_n_12 ));
  FDRE \sext_ln126_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [0]),
        .Q(sext_ln121_reg_218[0]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [10]),
        .Q(sext_ln121_reg_218[10]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [11]),
        .Q(sext_ln121_reg_218[11]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [12]),
        .Q(sext_ln121_reg_218[12]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [13]),
        .Q(sext_ln121_reg_218[13]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [14]),
        .Q(sext_ln121_reg_218[14]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [15]),
        .Q(sext_ln121_reg_218[16]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [1]),
        .Q(sext_ln121_reg_218[1]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [2]),
        .Q(sext_ln121_reg_218[2]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [3]),
        .Q(sext_ln121_reg_218[3]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [4]),
        .Q(sext_ln121_reg_218[4]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [5]),
        .Q(sext_ln121_reg_218[5]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [6]),
        .Q(sext_ln121_reg_218[6]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [7]),
        .Q(sext_ln121_reg_218[7]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [8]),
        .Q(sext_ln121_reg_218[8]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [9]),
        .Q(sext_ln121_reg_218[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
   (indata_d0,
    D,
    Q,
    ap_clk,
    indata_q0,
    A,
    DSP_A_B_DATA_INST,
    \scalauto_2_reg_2108_reg[0] ,
    DSP_A_B_DATA_INST_0,
    or_ln107_reg_2097,
    and_ln107_reg_2086,
    \scalauto_2_reg_2108_reg[0]_0 ,
    \scalauto_2_reg_2108_reg[0]_1 ,
    \scalauto_2_reg_2108_reg[0]_2 );
  output [15:0]indata_d0;
  output [0:0]D;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [1:0]A;
  input DSP_A_B_DATA_INST;
  input \scalauto_2_reg_2108_reg[0] ;
  input DSP_A_B_DATA_INST_0;
  input or_ln107_reg_2097;
  input and_ln107_reg_2086;
  input [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_2 ;

  wire [1:0]A;
  wire [0:0]D;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]Q;
  wire and_ln107_reg_2086;
  wire ap_clk;
  wire [15:0]indata_d0;
  wire [15:0]indata_q0;
  wire or_ln107_reg_2097;
  wire \scalauto_2_reg_2108_reg[0] ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_2 ;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .Q(Q),
        .and_ln107_reg_2086(and_ln107_reg_2086),
        .ap_clk(ap_clk),
        .indata_d0(indata_d0),
        .indata_q0(indata_q0),
        .or_ln107_reg_2097(or_ln107_reg_2097),
        .\scalauto_2_reg_2108_reg[0] (\scalauto_2_reg_2108_reg[0] ),
        .\scalauto_2_reg_2108_reg[0]_0 (\scalauto_2_reg_2108_reg[0]_0 ),
        .\scalauto_2_reg_2108_reg[0]_1 (\scalauto_2_reg_2108_reg[0]_1 ),
        .\scalauto_2_reg_2108_reg[0]_2 (\scalauto_2_reg_2108_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0
   (indata_d0,
    D,
    Q,
    ap_clk,
    indata_q0,
    A,
    DSP_A_B_DATA_INST,
    \scalauto_2_reg_2108_reg[0] ,
    DSP_A_B_DATA_INST_0,
    or_ln107_reg_2097,
    and_ln107_reg_2086,
    \scalauto_2_reg_2108_reg[0]_0 ,
    \scalauto_2_reg_2108_reg[0]_1 ,
    \scalauto_2_reg_2108_reg[0]_2 );
  output [15:0]indata_d0;
  output [0:0]D;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [1:0]A;
  input DSP_A_B_DATA_INST;
  input \scalauto_2_reg_2108_reg[0] ;
  input DSP_A_B_DATA_INST_0;
  input or_ln107_reg_2097;
  input and_ln107_reg_2086;
  input [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  input [0:0]\scalauto_2_reg_2108_reg[0]_2 ;

  wire [1:0]A;
  wire [0:0]D;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]Q;
  wire and_ln107_reg_2086;
  wire ap_clk;
  wire [12:12]b_assign_fu_1019_p2;
  wire [15:0]indata_d0;
  wire [15:0]indata_q0;
  wire or_ln107_reg_2097;
  wire p_reg_reg_i_4__1_n_12;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire \scalauto_2_reg_2108_reg[0] ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_0 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_1 ;
  wire [0:0]\scalauto_2_reg_2108_reg[0]_2 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,b_assign_fu_1019_p2,p_reg_reg_i_4__1_n_12,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],indata_d0,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3
       (.I0(D),
        .I1(DSP_A_B_DATA_INST),
        .O(b_assign_fu_1019_p2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_4__1
       (.I0(\scalauto_2_reg_2108_reg[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .O(p_reg_reg_i_4__1_n_12));
  LUT6 #(
    .INIT(64'h0001444510115455)) 
    \scalauto_2_reg_2108[0]_i_1 
       (.I0(\scalauto_2_reg_2108_reg[0] ),
        .I1(or_ln107_reg_2097),
        .I2(and_ln107_reg_2086),
        .I3(\scalauto_2_reg_2108_reg[0]_0 ),
        .I4(\scalauto_2_reg_2108_reg[0]_1 ),
        .I5(\scalauto_2_reg_2108_reg[0]_2 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
   (\q0_reg[14] ,
    \q0_reg[13] ,
    \ap_CS_fsm_reg[20] ,
    d0,
    \q0_reg[10] ,
    \ap_CS_fsm_reg[20]_0 ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \ap_CS_fsm_reg[20]_1 ,
    \icmp_ln208_reg_1576_reg[0] ,
    DI,
    S,
    \P_load_reg_1569_reg[14] ,
    \ap_CS_fsm_reg[20]_2 ,
    \icmp_ln55_reg_1595_reg[0] ,
    \icmp_ln55_reg_1595_reg[0]_0 ,
    \P_load_reg_1569_reg[15] ,
    \icmp_ln55_reg_1595_reg[0]_1 ,
    CEA2,
    Q,
    ap_clk,
    D,
    A,
    CO,
    ram_reg_0_15_15_15_i_1__1,
    add_ln39_fu_1031_p2,
    ram_reg_0_15_14_14_i_1,
    O,
    \q0_reg[11] ,
    \q0_reg[9] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \ap_CS_fsm_reg[13] ,
    icmp_ln204_reg_1539,
    \ap_CS_fsm_reg[13]_0 ,
    sum_fu_1036_p2_carry__0,
    sum_fu_1036_p2_carry__0_0,
    add_ln39_fu_1031_p2_carry__0);
  output \q0_reg[14] ;
  output \q0_reg[13] ;
  output \ap_CS_fsm_reg[20] ;
  output [3:0]d0;
  output \q0_reg[10] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output \q0_reg[7] ;
  output \q0_reg[6] ;
  output \q0_reg[3] ;
  output \q0_reg[2] ;
  output \q0_reg[1] ;
  output \ap_CS_fsm_reg[20]_1 ;
  output \icmp_ln208_reg_1576_reg[0] ;
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\P_load_reg_1569_reg[14] ;
  output \ap_CS_fsm_reg[20]_2 ;
  output [7:0]\icmp_ln55_reg_1595_reg[0] ;
  output [7:0]\icmp_ln55_reg_1595_reg[0]_0 ;
  output [7:0]\P_load_reg_1569_reg[15] ;
  output [7:0]\icmp_ln55_reg_1595_reg[0]_1 ;
  input CEA2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [15:0]A;
  input [0:0]CO;
  input [11:0]ram_reg_0_15_15_15_i_1__1;
  input [15:0]add_ln39_fu_1031_p2;
  input [0:0]ram_reg_0_15_14_14_i_1;
  input [1:0]O;
  input \q0_reg[11] ;
  input \q0_reg[9] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \ap_CS_fsm_reg[13] ;
  input icmp_ln204_reg_1539;
  input \ap_CS_fsm_reg[13]_0 ;
  input sum_fu_1036_p2_carry__0;
  input sum_fu_1036_p2_carry__0_0;
  input [15:0]add_ln39_fu_1031_p2_carry__0;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]\P_load_reg_1569_reg[14] ;
  wire [7:0]\P_load_reg_1569_reg[15] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_1031_p2;
  wire [15:0]add_ln39_fu_1031_p2_carry__0;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[20]_1 ;
  wire \ap_CS_fsm_reg[20]_2 ;
  wire ap_clk;
  wire [3:0]d0;
  wire icmp_ln204_reg_1539;
  wire \icmp_ln208_reg_1576_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0]_1 ;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[9] ;
  wire [0:0]ram_reg_0_15_14_14_i_1;
  wire [11:0]ram_reg_0_15_15_15_i_1__1;
  wire sum_fu_1036_p2_carry__0;
  wire sum_fu_1036_p2_carry__0_0;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.A(A),
        .CEA2(CEA2),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .\P_load_reg_1569_reg[14] (\P_load_reg_1569_reg[14] ),
        .\P_load_reg_1569_reg[15] (\P_load_reg_1569_reg[15] ),
        .Q(Q),
        .S(S),
        .add_ln39_fu_1031_p2(add_ln39_fu_1031_p2),
        .add_ln39_fu_1031_p2_carry__0(add_ln39_fu_1031_p2_carry__0),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[20]_0 (\ap_CS_fsm_reg[20]_0 ),
        .\ap_CS_fsm_reg[20]_1 (\ap_CS_fsm_reg[20]_1 ),
        .\ap_CS_fsm_reg[20]_2 (\ap_CS_fsm_reg[20]_2 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp_ln204_reg_1539(icmp_ln204_reg_1539),
        .\icmp_ln208_reg_1576_reg[0] (\icmp_ln208_reg_1576_reg[0] ),
        .\icmp_ln55_reg_1595_reg[0] (\icmp_ln55_reg_1595_reg[0] ),
        .\icmp_ln55_reg_1595_reg[0]_0 (\icmp_ln55_reg_1595_reg[0]_0 ),
        .\icmp_ln55_reg_1595_reg[0]_1 (\icmp_ln55_reg_1595_reg[0]_1 ),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[13] (\q0_reg[13] ),
        .\q0_reg[14] (\q0_reg[14] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[9] (\q0_reg[9] ),
        .ram_reg_0_15_14_14_i_1(ram_reg_0_15_14_14_i_1),
        .ram_reg_0_15_15_15_i_1__1(ram_reg_0_15_15_15_i_1__1),
        .sum_fu_1036_p2_carry__0(sum_fu_1036_p2_carry__0),
        .sum_fu_1036_p2_carry__0_0(sum_fu_1036_p2_carry__0_0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2
   (d0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[20] ,
    DI,
    S,
    \K_load_reg_1645_reg[3] ,
    ram_reg_0_15_0_0_i_7,
    \P_load_1_reg_1657_reg[14] ,
    \P_load_1_reg_1657_reg[15] ,
    \P_load_1_reg_1657_reg[7] ,
    \P_load_1_reg_1657_reg[15]_0 ,
    \P_load_1_reg_1657_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    A,
    q00,
    CO,
    add_ln39_2_fu_1193_p2,
    O,
    \q0_reg[15] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[12] ,
    ram_reg_0_15_11_11_i_1,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    icmp_ln219_fu_926_p2_carry,
    sum_1_fu_1198_p2_carry__0,
    \q0_reg[15]_0 ,
    add_ln39_2_fu_1193_p2_carry__0);
  output [11:0]d0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[20] ;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1645_reg[3] ;
  output [1:0]ram_reg_0_15_0_0_i_7;
  output [0:0]\P_load_1_reg_1657_reg[14] ;
  output [7:0]\P_load_1_reg_1657_reg[15] ;
  output [7:0]\P_load_1_reg_1657_reg[7] ;
  output [7:0]\P_load_1_reg_1657_reg[15]_0 ;
  output [7:0]\P_load_1_reg_1657_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [15:0]A;
  input [15:0]q00;
  input [0:0]CO;
  input [15:0]add_ln39_2_fu_1193_p2;
  input [1:0]O;
  input [0:0]\q0_reg[15] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input [3:0]ram_reg_0_15_11_11_i_1;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input [15:0]icmp_ln219_fu_926_p2_carry;
  input sum_1_fu_1198_p2_carry__0;
  input \q0_reg[15]_0 ;
  input [15:0]add_ln39_2_fu_1193_p2_carry__0;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1645_reg[3] ;
  wire [1:0]O;
  wire [0:0]\P_load_1_reg_1657_reg[14] ;
  wire [7:0]\P_load_1_reg_1657_reg[15] ;
  wire [7:0]\P_load_1_reg_1657_reg[15]_0 ;
  wire [7:0]\P_load_1_reg_1657_reg[7] ;
  wire [7:0]\P_load_1_reg_1657_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1193_p2;
  wire [15:0]add_ln39_2_fu_1193_p2_carry__0;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire [11:0]d0;
  wire [15:0]icmp_ln219_fu_926_p2_carry;
  wire [15:0]q00;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[15] ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7;
  wire [3:0]ram_reg_0_15_11_11_i_1;
  wire sum_1_fu_1198_p2_carry__0;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.A(A),
        .CO(CO),
        .DI(DI),
        .E(E),
        .\K_load_reg_1645_reg[3] (\K_load_reg_1645_reg[3] ),
        .O(O),
        .\P_load_1_reg_1657_reg[14] (\P_load_1_reg_1657_reg[14] ),
        .\P_load_1_reg_1657_reg[15] (\P_load_1_reg_1657_reg[15] ),
        .\P_load_1_reg_1657_reg[15]_0 (\P_load_1_reg_1657_reg[15]_0 ),
        .\P_load_1_reg_1657_reg[7] (\P_load_1_reg_1657_reg[7] ),
        .\P_load_1_reg_1657_reg[7]_0 (\P_load_1_reg_1657_reg[7]_0 ),
        .Q(Q),
        .S(S),
        .add_ln39_2_fu_1193_p2(add_ln39_2_fu_1193_p2),
        .add_ln39_2_fu_1193_p2_carry__0(add_ln39_2_fu_1193_p2_carry__0),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .icmp_ln219_fu_926_p2_carry(icmp_ln219_fu_926_p2_carry),
        .q00(q00),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[10] (\q0_reg[10] ),
        .\q0_reg[12] (\q0_reg[12] ),
        .\q0_reg[13] (\q0_reg[13] ),
        .\q0_reg[14] (\q0_reg[14] ),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[15]_0 (\q0_reg[15]_0 ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .ram_reg_0_15_0_0_i_7_0(ram_reg_0_15_0_0_i_7),
        .ram_reg_0_15_11_11_i_1(ram_reg_0_15_11_11_i_1),
        .sum_1_fu_1198_p2_carry__0(sum_1_fu_1198_p2_carry__0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3
   (DI,
    S,
    \K_load_reg_1645_reg[14] ,
    d0,
    \K_load_reg_1645_reg[15] ,
    \K_load_reg_1645_reg[7] ,
    \K_load_reg_1645_reg[15]_0 ,
    \K_load_reg_1645_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    A,
    q00,
    CO,
    sum_2_fu_1285_p2_carry__0,
    O,
    add_ln39_4_fu_1280_p2,
    \q0_reg[15] ,
    \q0_reg[15]_0 ,
    add_ln39_4_fu_1280_p2_carry__0);
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\K_load_reg_1645_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1645_reg[15] ;
  output [7:0]\K_load_reg_1645_reg[7] ;
  output [7:0]\K_load_reg_1645_reg[15]_0 ;
  output [7:0]\K_load_reg_1645_reg[7]_0 ;
  input [0:0]E;
  input [1:0]Q;
  input ap_clk;
  input [15:0]A;
  input [15:0]q00;
  input [0:0]CO;
  input sum_2_fu_1285_p2_carry__0;
  input [1:0]O;
  input [15:0]add_ln39_4_fu_1280_p2;
  input [0:0]\q0_reg[15] ;
  input [15:0]\q0_reg[15]_0 ;
  input [15:0]add_ln39_4_fu_1280_p2_carry__0;

  wire [15:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1645_reg[14] ;
  wire [7:0]\K_load_reg_1645_reg[15] ;
  wire [7:0]\K_load_reg_1645_reg[15]_0 ;
  wire [7:0]\K_load_reg_1645_reg[7] ;
  wire [7:0]\K_load_reg_1645_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_4_fu_1280_p2;
  wire [15:0]add_ln39_4_fu_1280_p2_carry__0;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [0:0]\q0_reg[15] ;
  wire [15:0]\q0_reg[15]_0 ;
  wire sum_2_fu_1285_p2_carry__0;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U
       (.A(A),
        .CO(CO),
        .DI(DI),
        .E(E),
        .\K_load_reg_1645_reg[14] (\K_load_reg_1645_reg[14] ),
        .\K_load_reg_1645_reg[15] (\K_load_reg_1645_reg[15] ),
        .\K_load_reg_1645_reg[15]_0 (\K_load_reg_1645_reg[15]_0 ),
        .\K_load_reg_1645_reg[7] (\K_load_reg_1645_reg[7] ),
        .\K_load_reg_1645_reg[7]_0 (\K_load_reg_1645_reg[7]_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_4_fu_1280_p2(add_ln39_4_fu_1280_p2),
        .add_ln39_4_fu_1280_p2_carry__0(add_ln39_4_fu_1280_p2_carry__0),
        .ap_clk(ap_clk),
        .d0(d0),
        .q00(q00),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[15]_0 (\q0_reg[15]_0 ),
        .sum_2_fu_1285_p2_carry__0(sum_2_fu_1285_p2_carry__0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6
   (DI,
    S,
    \K_load_reg_1645_reg[14] ,
    d0,
    \K_load_reg_1645_reg[15] ,
    \K_load_reg_1645_reg[7] ,
    \K_load_reg_1645_reg[15]_0 ,
    \K_load_reg_1645_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    A,
    q00,
    CO,
    sum_2_fu_1285_p2_carry__0,
    O,
    add_ln39_4_fu_1280_p2,
    \q0_reg[15] ,
    \q0_reg[15]_0 ,
    add_ln39_4_fu_1280_p2_carry__0);
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\K_load_reg_1645_reg[14] ;
  output [15:0]d0;
  output [7:0]\K_load_reg_1645_reg[15] ;
  output [7:0]\K_load_reg_1645_reg[7] ;
  output [7:0]\K_load_reg_1645_reg[15]_0 ;
  output [7:0]\K_load_reg_1645_reg[7]_0 ;
  input [0:0]E;
  input [1:0]Q;
  input ap_clk;
  input [15:0]A;
  input [15:0]q00;
  input [0:0]CO;
  input sum_2_fu_1285_p2_carry__0;
  input [1:0]O;
  input [15:0]add_ln39_4_fu_1280_p2;
  input [0:0]\q0_reg[15] ;
  input [15:0]\q0_reg[15]_0 ;
  input [15:0]add_ln39_4_fu_1280_p2_carry__0;

  wire [15:0]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1645_reg[14] ;
  wire [7:0]\K_load_reg_1645_reg[15] ;
  wire [7:0]\K_load_reg_1645_reg[15]_0 ;
  wire [7:0]\K_load_reg_1645_reg[7] ;
  wire [7:0]\K_load_reg_1645_reg[7]_0 ;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_4_fu_1280_p2;
  wire [15:0]add_ln39_4_fu_1280_p2_carry__0;
  wire ap_clk;
  wire [15:0]d0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire [0:0]\q0_reg[15] ;
  wire [15:0]\q0_reg[15]_0 ;
  wire ram_reg_0_15_0_0_i_7__0_n_19;
  wire sum_2_fu_1285_p2_carry__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_4_fu_1280_p2_carry__0_i_1
       (.I0(add_ln39_4_fu_1280_p2_carry__0[15]),
        .I1(sum_2_fu_1285_p2_carry__0),
        .I2(p_reg_reg_n_87),
        .O(\K_load_reg_1645_reg[15]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_2
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_4_fu_1280_p2_carry__0[14]),
        .O(\K_load_reg_1645_reg[15]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_3
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_4_fu_1280_p2_carry__0[13]),
        .O(\K_load_reg_1645_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_4
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_4_fu_1280_p2_carry__0[12]),
        .O(\K_load_reg_1645_reg[15]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_5
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_4_fu_1280_p2_carry__0[11]),
        .O(\K_load_reg_1645_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_6
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_4_fu_1280_p2_carry__0[10]),
        .O(\K_load_reg_1645_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_7
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_4_fu_1280_p2_carry__0[9]),
        .O(\K_load_reg_1645_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry__0_i_8
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_4_fu_1280_p2_carry__0[8]),
        .O(\K_load_reg_1645_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_1
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_4_fu_1280_p2_carry__0[7]),
        .O(\K_load_reg_1645_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_2
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_4_fu_1280_p2_carry__0[6]),
        .O(\K_load_reg_1645_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_3
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_4_fu_1280_p2_carry__0[5]),
        .O(\K_load_reg_1645_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_4
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_4_fu_1280_p2_carry__0[4]),
        .O(\K_load_reg_1645_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_5
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_4_fu_1280_p2_carry__0[3]),
        .O(\K_load_reg_1645_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_6
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_4_fu_1280_p2_carry__0[2]),
        .O(\K_load_reg_1645_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_7
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_4_fu_1280_p2_carry__0[1]),
        .O(\K_load_reg_1645_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_4_fu_1280_p2_carry_i_8
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_4_fu_1280_p2_carry__0[0]),
        .O(\K_load_reg_1645_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1291_p2_carry_i_1
       (.I0(O[1]),
        .O(\K_load_reg_1645_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_4_fu_1291_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7__0_n_19),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_4_fu_1291_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[0]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [0]),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7__0
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7__0_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_10_10_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [10]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_11_11_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [12]),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[13]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_14_14_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[14]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [14]),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hFFFFAAAA0CCCAAAA)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(\q0_reg[15]_0 [15]),
        .I1(add_ln39_4_fu_1280_p2[15]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7__0_n_19),
        .I4(Q[1]),
        .I5(\q0_reg[15] ),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_1_1_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[1]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[2]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[3]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[4]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(add_ln39_4_fu_1280_p2[5]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_6_6_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[6]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_7_7_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[7]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_8_8_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[8]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [8]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h00EAFFFF00EA0000)) 
    ram_reg_0_15_9_9_i_1__1
       (.I0(add_ln39_4_fu_1280_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_19),
        .I3(\q0_reg[15] ),
        .I4(Q[1]),
        .I5(\q0_reg[15]_0 [9]),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'hB)) 
    sum_2_fu_1285_p2_carry__0_i_1
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .O(DI));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_2_fu_1285_p2_carry__0_i_2
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(add_ln39_4_fu_1280_p2_carry__0[15]),
        .O(\K_load_reg_1645_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_3
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_4_fu_1280_p2_carry__0[14]),
        .O(\K_load_reg_1645_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_4
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_4_fu_1280_p2_carry__0[13]),
        .O(\K_load_reg_1645_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_5
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_4_fu_1280_p2_carry__0[12]),
        .O(\K_load_reg_1645_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_6
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_4_fu_1280_p2_carry__0[11]),
        .O(\K_load_reg_1645_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_7
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_4_fu_1280_p2_carry__0[10]),
        .O(\K_load_reg_1645_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_8
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_4_fu_1280_p2_carry__0[9]),
        .O(\K_load_reg_1645_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry__0_i_9
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_4_fu_1280_p2_carry__0[8]),
        .O(\K_load_reg_1645_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_1
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_4_fu_1280_p2_carry__0[7]),
        .O(\K_load_reg_1645_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_2
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_4_fu_1280_p2_carry__0[6]),
        .O(\K_load_reg_1645_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_3
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_4_fu_1280_p2_carry__0[5]),
        .O(\K_load_reg_1645_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_4
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_4_fu_1280_p2_carry__0[4]),
        .O(\K_load_reg_1645_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_5
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_4_fu_1280_p2_carry__0[3]),
        .O(\K_load_reg_1645_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_6
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_4_fu_1280_p2_carry__0[2]),
        .O(\K_load_reg_1645_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_7
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_4_fu_1280_p2_carry__0[1]),
        .O(\K_load_reg_1645_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_2_fu_1285_p2_carry_i_8
       (.I0(sum_2_fu_1285_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_4_fu_1280_p2_carry__0[0]),
        .O(\K_load_reg_1645_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4
   (d0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[20] ,
    DI,
    S,
    \K_load_reg_1645_reg[3] ,
    ram_reg_0_15_0_0_i_7_0,
    \P_load_1_reg_1657_reg[14] ,
    \P_load_1_reg_1657_reg[15] ,
    \P_load_1_reg_1657_reg[7] ,
    \P_load_1_reg_1657_reg[15]_0 ,
    \P_load_1_reg_1657_reg[7]_0 ,
    E,
    Q,
    ap_clk,
    A,
    q00,
    CO,
    add_ln39_2_fu_1193_p2,
    O,
    \q0_reg[15] ,
    \q0_reg[14] ,
    \q0_reg[13] ,
    \q0_reg[12] ,
    ram_reg_0_15_11_11_i_1,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \q0_reg[0] ,
    icmp_ln219_fu_926_p2_carry,
    sum_1_fu_1198_p2_carry__0,
    \q0_reg[15]_0 ,
    add_ln39_2_fu_1193_p2_carry__0);
  output [11:0]d0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[20] ;
  output [7:0]DI;
  output [7:0]S;
  output [0:0]\K_load_reg_1645_reg[3] ;
  output [1:0]ram_reg_0_15_0_0_i_7_0;
  output [0:0]\P_load_1_reg_1657_reg[14] ;
  output [7:0]\P_load_1_reg_1657_reg[15] ;
  output [7:0]\P_load_1_reg_1657_reg[7] ;
  output [7:0]\P_load_1_reg_1657_reg[15]_0 ;
  output [7:0]\P_load_1_reg_1657_reg[7]_0 ;
  input [0:0]E;
  input [2:0]Q;
  input ap_clk;
  input [15:0]A;
  input [15:0]q00;
  input [0:0]CO;
  input [15:0]add_ln39_2_fu_1193_p2;
  input [1:0]O;
  input [0:0]\q0_reg[15] ;
  input \q0_reg[14] ;
  input \q0_reg[13] ;
  input \q0_reg[12] ;
  input [3:0]ram_reg_0_15_11_11_i_1;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[7] ;
  input \q0_reg[6] ;
  input \q0_reg[3] ;
  input \q0_reg[2] ;
  input \q0_reg[1] ;
  input \q0_reg[0] ;
  input [15:0]icmp_ln219_fu_926_p2_carry;
  input sum_1_fu_1198_p2_carry__0;
  input \q0_reg[15]_0 ;
  input [15:0]add_ln39_2_fu_1193_p2_carry__0;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [0:0]E;
  wire [0:0]\K_load_reg_1645_reg[3] ;
  wire [1:0]O;
  wire [0:0]\P_load_1_reg_1657_reg[14] ;
  wire [7:0]\P_load_1_reg_1657_reg[15] ;
  wire [7:0]\P_load_1_reg_1657_reg[15]_0 ;
  wire [7:0]\P_load_1_reg_1657_reg[7] ;
  wire [7:0]\P_load_1_reg_1657_reg[7]_0 ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_2_fu_1193_p2;
  wire [15:0]add_ln39_2_fu_1193_p2_carry__0;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire [11:0]d0;
  wire [15:0]icmp_ln219_fu_926_p2_carry;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [15:0]q00;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[15] ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7_0;
  wire ram_reg_0_15_0_0_i_7_n_19;
  wire [3:0]ram_reg_0_15_11_11_i_1;
  wire ram_reg_0_15_4_4_i_5_n_12;
  wire sum_1_fu_1198_p2_carry__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h9A)) 
    add_ln39_2_fu_1193_p2_carry__0_i_1
       (.I0(add_ln39_2_fu_1193_p2_carry__0[15]),
        .I1(sum_1_fu_1198_p2_carry__0),
        .I2(p_reg_reg_n_87),
        .O(\P_load_1_reg_1657_reg[15]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_2
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_2_fu_1193_p2_carry__0[14]),
        .O(\P_load_1_reg_1657_reg[15]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_3
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_2_fu_1193_p2_carry__0[13]),
        .O(\P_load_1_reg_1657_reg[15]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_4
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_2_fu_1193_p2_carry__0[12]),
        .O(\P_load_1_reg_1657_reg[15]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_5
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_2_fu_1193_p2_carry__0[11]),
        .O(\P_load_1_reg_1657_reg[15]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_6
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_2_fu_1193_p2_carry__0[10]),
        .O(\P_load_1_reg_1657_reg[15]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_7
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_2_fu_1193_p2_carry__0[9]),
        .O(\P_load_1_reg_1657_reg[15]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry__0_i_8
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_2_fu_1193_p2_carry__0[8]),
        .O(\P_load_1_reg_1657_reg[15]_0 [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_1
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_2_fu_1193_p2_carry__0[7]),
        .O(\P_load_1_reg_1657_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_2
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_2_fu_1193_p2_carry__0[6]),
        .O(\P_load_1_reg_1657_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_3
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_2_fu_1193_p2_carry__0[5]),
        .O(\P_load_1_reg_1657_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_4
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_2_fu_1193_p2_carry__0[4]),
        .O(\P_load_1_reg_1657_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_5
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_2_fu_1193_p2_carry__0[3]),
        .O(\P_load_1_reg_1657_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_6
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_2_fu_1193_p2_carry__0[2]),
        .O(\P_load_1_reg_1657_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_7
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_2_fu_1193_p2_carry__0[1]),
        .O(\P_load_1_reg_1657_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_2_fu_1193_p2_carry_i_8
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_2_fu_1193_p2_carry__0[0]),
        .O(\P_load_1_reg_1657_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln219_fu_926_p2_carry_i_1
       (.I0(icmp_ln219_fu_926_p2_carry[14]),
        .I1(icmp_ln219_fu_926_p2_carry[15]),
        .O(DI[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_10
       (.I0(icmp_ln219_fu_926_p2_carry[13]),
        .I1(icmp_ln219_fu_926_p2_carry[12]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_11
       (.I0(icmp_ln219_fu_926_p2_carry[11]),
        .I1(icmp_ln219_fu_926_p2_carry[10]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_12
       (.I0(icmp_ln219_fu_926_p2_carry[9]),
        .I1(icmp_ln219_fu_926_p2_carry[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_13
       (.I0(icmp_ln219_fu_926_p2_carry[7]),
        .I1(icmp_ln219_fu_926_p2_carry[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_14
       (.I0(icmp_ln219_fu_926_p2_carry[5]),
        .I1(icmp_ln219_fu_926_p2_carry[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_15
       (.I0(icmp_ln219_fu_926_p2_carry[3]),
        .I1(icmp_ln219_fu_926_p2_carry[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_16
       (.I0(icmp_ln219_fu_926_p2_carry[1]),
        .I1(icmp_ln219_fu_926_p2_carry[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_2
       (.I0(icmp_ln219_fu_926_p2_carry[12]),
        .I1(icmp_ln219_fu_926_p2_carry[13]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_3
       (.I0(icmp_ln219_fu_926_p2_carry[10]),
        .I1(icmp_ln219_fu_926_p2_carry[11]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_4
       (.I0(icmp_ln219_fu_926_p2_carry[8]),
        .I1(icmp_ln219_fu_926_p2_carry[9]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_5
       (.I0(icmp_ln219_fu_926_p2_carry[6]),
        .I1(icmp_ln219_fu_926_p2_carry[7]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_6
       (.I0(icmp_ln219_fu_926_p2_carry[4]),
        .I1(icmp_ln219_fu_926_p2_carry[5]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_7
       (.I0(icmp_ln219_fu_926_p2_carry[2]),
        .I1(icmp_ln219_fu_926_p2_carry[3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_926_p2_carry_i_8
       (.I0(icmp_ln219_fu_926_p2_carry[0]),
        .I1(icmp_ln219_fu_926_p2_carry[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_926_p2_carry_i_9
       (.I0(icmp_ln219_fu_926_p2_carry[15]),
        .I1(icmp_ln219_fu_926_p2_carry[14]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1204_p2_carry_i_1
       (.I0(O[1]),
        .O(\P_load_1_reg_1657_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_2_fu_1204_p2_carry_i_2
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .O(ram_reg_0_15_0_0_i_7_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_2_fu_1204_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(ram_reg_0_15_0_0_i_7_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_0_0_i_1
       (.I0(add_ln39_2_fu_1193_p2[0]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[0] ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_0_0_i_7
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_10_10_i_1
       (.I0(add_ln39_2_fu_1193_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[10] ),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_11_11_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_11_11_i_1[3]),
        .I2(add_ln39_2_fu_1193_p2[11]),
        .I3(ram_reg_0_15_4_4_i_5_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[15] ),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_12_12_i_1
       (.I0(add_ln39_2_fu_1193_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[12] ),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_13_13_i_1
       (.I0(add_ln39_2_fu_1193_p2[13]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[13] ),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_14_14_i_1
       (.I0(add_ln39_2_fu_1193_p2[14]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[14] ),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'h00000000DFFFDDDD)) 
    ram_reg_0_15_15_15_i_1__1
       (.I0(Q[2]),
        .I1(\q0_reg[15] ),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(add_ln39_2_fu_1193_p2[15]),
        .I5(\q0_reg[15]_0 ),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_1_1_i_1
       (.I0(add_ln39_2_fu_1193_p2[1]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[1] ),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_2_2_i_1
       (.I0(add_ln39_2_fu_1193_p2[2]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[2] ),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_3_3_i_1
       (.I0(add_ln39_2_fu_1193_p2[3]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[3] ),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h0E000EFF0E000E00)) 
    ram_reg_0_15_4_4_i_4
       (.I0(add_ln39_2_fu_1193_p2[4]),
        .I1(ram_reg_0_15_4_4_i_5_n_12),
        .I2(\q0_reg[15] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_11_11_i_1[0]),
        .O(\ap_CS_fsm_reg[20] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_4_4_i_5
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .I1(O[1]),
        .O(ram_reg_0_15_4_4_i_5_n_12));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_5_5_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_11_11_i_1[1]),
        .I2(add_ln39_2_fu_1193_p2[5]),
        .I3(ram_reg_0_15_4_4_i_5_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[15] ),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_6_6_i_1
       (.I0(add_ln39_2_fu_1193_p2[6]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[6] ),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_7_7_i_1
       (.I0(add_ln39_2_fu_1193_p2[7]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[7] ),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ram_reg_0_15_8_8_i_1
       (.I0(add_ln39_2_fu_1193_p2[8]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(Q[2]),
        .I4(\q0_reg[15] ),
        .I5(\q0_reg[8] ),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00004444FFF04444)) 
    ram_reg_0_15_9_9_i_2
       (.I0(Q[1]),
        .I1(ram_reg_0_15_11_11_i_1[2]),
        .I2(add_ln39_2_fu_1193_p2[9]),
        .I3(ram_reg_0_15_4_4_i_5_n_12),
        .I4(Q[2]),
        .I5(\q0_reg[15] ),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sum_1_fu_1198_p2_carry__0_i_1
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .O(\K_load_reg_1645_reg[3] ));
  LUT3 #(
    .INIT(8'hB4)) 
    sum_1_fu_1198_p2_carry__0_i_2
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_87),
        .I2(add_ln39_2_fu_1193_p2_carry__0[15]),
        .O(\P_load_1_reg_1657_reg[15] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_3
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_88),
        .I2(add_ln39_2_fu_1193_p2_carry__0[14]),
        .O(\P_load_1_reg_1657_reg[15] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_4
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_89),
        .I2(add_ln39_2_fu_1193_p2_carry__0[13]),
        .O(\P_load_1_reg_1657_reg[15] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_5
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_90),
        .I2(add_ln39_2_fu_1193_p2_carry__0[12]),
        .O(\P_load_1_reg_1657_reg[15] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_6
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_91),
        .I2(add_ln39_2_fu_1193_p2_carry__0[11]),
        .O(\P_load_1_reg_1657_reg[15] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_7
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_92),
        .I2(add_ln39_2_fu_1193_p2_carry__0[10]),
        .O(\P_load_1_reg_1657_reg[15] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_8
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_93),
        .I2(add_ln39_2_fu_1193_p2_carry__0[9]),
        .O(\P_load_1_reg_1657_reg[15] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry__0_i_9
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_94),
        .I2(add_ln39_2_fu_1193_p2_carry__0[8]),
        .O(\P_load_1_reg_1657_reg[15] [0]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_1
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_95),
        .I2(add_ln39_2_fu_1193_p2_carry__0[7]),
        .O(\P_load_1_reg_1657_reg[7] [7]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_2
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_96),
        .I2(add_ln39_2_fu_1193_p2_carry__0[6]),
        .O(\P_load_1_reg_1657_reg[7] [6]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_3
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_97),
        .I2(add_ln39_2_fu_1193_p2_carry__0[5]),
        .O(\P_load_1_reg_1657_reg[7] [5]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_4
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_98),
        .I2(add_ln39_2_fu_1193_p2_carry__0[4]),
        .O(\P_load_1_reg_1657_reg[7] [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_5
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_99),
        .I2(add_ln39_2_fu_1193_p2_carry__0[3]),
        .O(\P_load_1_reg_1657_reg[7] [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_6
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_100),
        .I2(add_ln39_2_fu_1193_p2_carry__0[2]),
        .O(\P_load_1_reg_1657_reg[7] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_7
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_101),
        .I2(add_ln39_2_fu_1193_p2_carry__0[1]),
        .O(\P_load_1_reg_1657_reg[7] [1]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_1_fu_1198_p2_carry_i_8
       (.I0(sum_1_fu_1198_p2_carry__0),
        .I1(p_reg_reg_n_102),
        .I2(add_ln39_2_fu_1193_p2_carry__0[0]),
        .O(\P_load_1_reg_1657_reg[7] [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5
   (\q0_reg[14] ,
    \q0_reg[13] ,
    \ap_CS_fsm_reg[20] ,
    d0,
    \q0_reg[10] ,
    \ap_CS_fsm_reg[20]_0 ,
    \q0_reg[7] ,
    \q0_reg[6] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \q0_reg[1] ,
    \ap_CS_fsm_reg[20]_1 ,
    \icmp_ln208_reg_1576_reg[0] ,
    DI,
    S,
    \P_load_reg_1569_reg[14] ,
    \ap_CS_fsm_reg[20]_2 ,
    \icmp_ln55_reg_1595_reg[0] ,
    \icmp_ln55_reg_1595_reg[0]_0 ,
    \P_load_reg_1569_reg[15] ,
    \icmp_ln55_reg_1595_reg[0]_1 ,
    CEA2,
    Q,
    ap_clk,
    D,
    A,
    CO,
    ram_reg_0_15_15_15_i_1__1,
    add_ln39_fu_1031_p2,
    ram_reg_0_15_14_14_i_1,
    O,
    \q0_reg[11] ,
    \q0_reg[9] ,
    \q0_reg[5] ,
    \q0_reg[4] ,
    \ap_CS_fsm_reg[13] ,
    icmp_ln204_reg_1539,
    \ap_CS_fsm_reg[13]_0 ,
    sum_fu_1036_p2_carry__0,
    sum_fu_1036_p2_carry__0_0,
    add_ln39_fu_1031_p2_carry__0);
  output \q0_reg[14] ;
  output \q0_reg[13] ;
  output \ap_CS_fsm_reg[20] ;
  output [3:0]d0;
  output \q0_reg[10] ;
  output \ap_CS_fsm_reg[20]_0 ;
  output \q0_reg[7] ;
  output \q0_reg[6] ;
  output \q0_reg[3] ;
  output \q0_reg[2] ;
  output \q0_reg[1] ;
  output \ap_CS_fsm_reg[20]_1 ;
  output \icmp_ln208_reg_1576_reg[0] ;
  output [0:0]DI;
  output [1:0]S;
  output [0:0]\P_load_reg_1569_reg[14] ;
  output \ap_CS_fsm_reg[20]_2 ;
  output [7:0]\icmp_ln55_reg_1595_reg[0] ;
  output [7:0]\icmp_ln55_reg_1595_reg[0]_0 ;
  output [7:0]\P_load_reg_1569_reg[15] ;
  output [7:0]\icmp_ln55_reg_1595_reg[0]_1 ;
  input CEA2;
  input [2:0]Q;
  input ap_clk;
  input [15:0]D;
  input [15:0]A;
  input [0:0]CO;
  input [11:0]ram_reg_0_15_15_15_i_1__1;
  input [15:0]add_ln39_fu_1031_p2;
  input [0:0]ram_reg_0_15_14_14_i_1;
  input [1:0]O;
  input \q0_reg[11] ;
  input \q0_reg[9] ;
  input \q0_reg[5] ;
  input \q0_reg[4] ;
  input \ap_CS_fsm_reg[13] ;
  input icmp_ln204_reg_1539;
  input \ap_CS_fsm_reg[13]_0 ;
  input sum_fu_1036_p2_carry__0;
  input sum_fu_1036_p2_carry__0_0;
  input [15:0]add_ln39_fu_1031_p2_carry__0;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]\P_load_reg_1569_reg[14] ;
  wire [7:0]\P_load_reg_1569_reg[15] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_1031_p2;
  wire [15:0]add_ln39_fu_1031_p2_carry__0;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[20]_1 ;
  wire \ap_CS_fsm_reg[20]_2 ;
  wire ap_clk;
  wire [3:0]d0;
  wire icmp_ln204_reg_1539;
  wire \icmp_ln208_reg_1576_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0] ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0]_0 ;
  wire [7:0]\icmp_ln55_reg_1595_reg[0]_1 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[13] ;
  wire \q0_reg[14] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[9] ;
  wire ram_reg_0_15_0_0_i_11__0_n_12;
  wire [0:0]ram_reg_0_15_14_14_i_1;
  wire [11:0]ram_reg_0_15_15_15_i_1__1;
  wire ram_reg_0_15_4_4_i_2_n_19;
  wire ram_reg_0_15_4_4_i_3__0_n_12;
  wire sum_fu_1036_p2_carry__0;
  wire sum_fu_1036_p2_carry__0_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln39_fu_1031_p2_carry__0_i_1
       (.I0(add_ln39_fu_1031_p2_carry__0[15]),
        .I1(sum_fu_1036_p2_carry__0),
        .I2(sum_fu_1036_p2_carry__0_0),
        .I3(p_reg_reg_n_87),
        .O(\P_load_reg_1569_reg[15] [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_2
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(add_ln39_fu_1031_p2_carry__0[14]),
        .O(\P_load_reg_1569_reg[15] [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_3
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(add_ln39_fu_1031_p2_carry__0[13]),
        .O(\P_load_reg_1569_reg[15] [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_4
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(add_ln39_fu_1031_p2_carry__0[12]),
        .O(\P_load_reg_1569_reg[15] [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_5
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(add_ln39_fu_1031_p2_carry__0[11]),
        .O(\P_load_reg_1569_reg[15] [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_6
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(add_ln39_fu_1031_p2_carry__0[10]),
        .O(\P_load_reg_1569_reg[15] [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_7
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(add_ln39_fu_1031_p2_carry__0[9]),
        .O(\P_load_reg_1569_reg[15] [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry__0_i_8
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(add_ln39_fu_1031_p2_carry__0[8]),
        .O(\P_load_reg_1569_reg[15] [0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_1
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(add_ln39_fu_1031_p2_carry__0[7]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_2
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(add_ln39_fu_1031_p2_carry__0[6]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_3
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(add_ln39_fu_1031_p2_carry__0[5]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_4
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(add_ln39_fu_1031_p2_carry__0[4]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_5
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(add_ln39_fu_1031_p2_carry__0[3]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_6
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(add_ln39_fu_1031_p2_carry__0[2]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_7
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(add_ln39_fu_1031_p2_carry__0[1]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    add_ln39_fu_1031_p2_carry_i_8
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_102),
        .I3(add_ln39_fu_1031_p2_carry__0[0]),
        .O(\icmp_ln55_reg_1595_reg[0]_1 [0]));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(icmp_ln204_reg_1539),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(\icmp_ln208_reg_1576_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1042_p2_carry_i_1
       (.I0(O[1]),
        .O(\P_load_reg_1569_reg[14] ));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_1042_p2_carry_i_2
       (.I0(ram_reg_0_15_4_4_i_2_n_19),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_1042_p2_carry_i_3
       (.I0(O[1]),
        .I1(O[0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(ram_reg_0_15_4_4_i_2_n_19),
        .I1(O[1]),
        .O(ram_reg_0_15_0_0_i_11__0_n_12));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_0_0_i_8
       (.I0(add_ln39_fu_1031_p2[0]),
        .I1(ram_reg_0_15_0_0_i_11__0_n_12),
        .I2(ram_reg_0_15_14_14_i_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_15_15_i_1__1[0]),
        .O(\ap_CS_fsm_reg[20]_1 ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_10_10_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[7]),
        .I1(add_ln39_fu_1031_p2[10]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[10] ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_11_11_i_1
       (.I0(add_ln39_fu_1031_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_4_4_i_2_n_19),
        .I3(ram_reg_0_15_4_4_i_3__0_n_12),
        .I4(\q0_reg[11] ),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_12_12_i_2
       (.I0(add_ln39_fu_1031_p2[12]),
        .I1(ram_reg_0_15_0_0_i_11__0_n_12),
        .I2(ram_reg_0_15_14_14_i_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_15_15_i_1__1[8]),
        .O(\ap_CS_fsm_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_13_13_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[9]),
        .I1(add_ln39_fu_1031_p2[13]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_14_14_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[10]),
        .I1(add_ln39_fu_1031_p2[14]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[14] ));
  LUT6 #(
    .INIT(64'h000D000D000000FF)) 
    ram_reg_0_15_15_15_i_2
       (.I0(add_ln39_fu_1031_p2[15]),
        .I1(ram_reg_0_15_0_0_i_11__0_n_12),
        .I2(ram_reg_0_15_14_14_i_1),
        .I3(Q[2]),
        .I4(ram_reg_0_15_15_15_i_1__1[11]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[20]_2 ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_1_1_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[1]),
        .I1(add_ln39_fu_1031_p2[1]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_2_2_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[2]),
        .I1(add_ln39_fu_1031_p2[2]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_3_3_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[3]),
        .I1(add_ln39_fu_1031_p2[3]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_4_4_i_1
       (.I0(add_ln39_fu_1031_p2[4]),
        .I1(O[1]),
        .I2(ram_reg_0_15_4_4_i_2_n_19),
        .I3(ram_reg_0_15_4_4_i_3__0_n_12),
        .I4(\q0_reg[4] ),
        .O(d0[0]));
  CARRY8 ram_reg_0_15_4_4_i_2
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_4_4_i_2_CO_UNCONNECTED[7:1],ram_reg_0_15_4_4_i_2_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_4_4_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_15_4_4_i_3__0
       (.I0(ram_reg_0_15_14_14_i_1),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(ram_reg_0_15_4_4_i_3__0_n_12));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_5_5_i_1
       (.I0(add_ln39_fu_1031_p2[5]),
        .I1(O[1]),
        .I2(ram_reg_0_15_4_4_i_2_n_19),
        .I3(ram_reg_0_15_4_4_i_3__0_n_12),
        .I4(\q0_reg[5] ),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_6_6_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[4]),
        .I1(add_ln39_fu_1031_p2[6]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
    ram_reg_0_15_7_7_i_2
       (.I0(ram_reg_0_15_15_15_i_1__1[5]),
        .I1(add_ln39_fu_1031_p2[7]),
        .I2(ram_reg_0_15_0_0_i_11__0_n_12),
        .I3(ram_reg_0_15_14_14_i_1),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\q0_reg[7] ));
  LUT6 #(
    .INIT(64'h000E00FF000E0000)) 
    ram_reg_0_15_8_8_i_2
       (.I0(add_ln39_fu_1031_p2[8]),
        .I1(ram_reg_0_15_0_0_i_11__0_n_12),
        .I2(ram_reg_0_15_14_14_i_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_15_15_15_i_1__1[6]),
        .O(\ap_CS_fsm_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hFFFFEA00)) 
    ram_reg_0_15_9_9_i_1
       (.I0(add_ln39_fu_1031_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_4_4_i_2_n_19),
        .I3(ram_reg_0_15_4_4_i_3__0_n_12),
        .I4(\q0_reg[9] ),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    sum_fu_1036_p2_carry__0_i_1
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .O(DI));
  LUT4 #(
    .INIT(16'h8F70)) 
    sum_fu_1036_p2_carry__0_i_2
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_87),
        .I3(add_ln39_fu_1031_p2_carry__0[15]),
        .O(\icmp_ln55_reg_1595_reg[0] [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_3
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_88),
        .I3(add_ln39_fu_1031_p2_carry__0[14]),
        .O(\icmp_ln55_reg_1595_reg[0] [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_4
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_89),
        .I3(add_ln39_fu_1031_p2_carry__0[13]),
        .O(\icmp_ln55_reg_1595_reg[0] [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_5
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_90),
        .I3(add_ln39_fu_1031_p2_carry__0[12]),
        .O(\icmp_ln55_reg_1595_reg[0] [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_6
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_91),
        .I3(add_ln39_fu_1031_p2_carry__0[11]),
        .O(\icmp_ln55_reg_1595_reg[0] [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_7
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_92),
        .I3(add_ln39_fu_1031_p2_carry__0[10]),
        .O(\icmp_ln55_reg_1595_reg[0] [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_8
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_93),
        .I3(add_ln39_fu_1031_p2_carry__0[9]),
        .O(\icmp_ln55_reg_1595_reg[0] [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry__0_i_9
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_94),
        .I3(add_ln39_fu_1031_p2_carry__0[8]),
        .O(\icmp_ln55_reg_1595_reg[0] [0]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_1
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_95),
        .I3(add_ln39_fu_1031_p2_carry__0[7]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_2
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_96),
        .I3(add_ln39_fu_1031_p2_carry__0[6]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_3
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_97),
        .I3(add_ln39_fu_1031_p2_carry__0[5]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_4
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_98),
        .I3(add_ln39_fu_1031_p2_carry__0[4]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_5
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_99),
        .I3(add_ln39_fu_1031_p2_carry__0[3]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_6
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_100),
        .I3(add_ln39_fu_1031_p2_carry__0[2]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_7
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_101),
        .I3(add_ln39_fu_1031_p2_carry__0[1]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h07F8)) 
    sum_fu_1036_p2_carry_i_8
       (.I0(sum_fu_1036_p2_carry__0),
        .I1(sum_fu_1036_p2_carry__0_0),
        .I2(p_reg_reg_n_102),
        .I3(add_ln39_fu_1031_p2_carry__0[0]),
        .O(\icmp_ln55_reg_1595_reg[0]_0 [0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_28 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13
   (A,
    P,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[16]_3 ,
    \ap_CS_fsm_reg[16]_4 ,
    \ap_CS_fsm_reg[16]_5 ,
    \ap_CS_fsm_reg[16]_6 ,
    \ap_CS_fsm_reg[16]_7 ,
    \ap_CS_fsm_reg[16]_8 ,
    \ap_CS_fsm_reg[16]_9 ,
    \ap_CS_fsm_reg[16]_10 ,
    \ap_CS_fsm_reg[16]_11 ,
    \ap_CS_fsm_reg[16]_12 ,
    \ap_CS_fsm_reg[16]_13 ,
    \ap_CS_fsm_reg[16]_14 ,
    \ap_CS_fsm_reg[16]_15 ,
    \ap_CS_fsm_reg[16]_16 ,
    \ap_CS_fsm_reg[16]_17 ,
    \ap_CS_fsm_reg[16]_18 ,
    \ap_CS_fsm_reg[16]_19 ,
    \ap_CS_fsm_reg[16]_20 ,
    \ap_CS_fsm_reg[16]_21 ,
    \ap_CS_fsm_reg[16]_22 ,
    \ap_CS_fsm_reg[16]_23 ,
    \ap_CS_fsm_reg[16]_24 ,
    \ap_CS_fsm_reg[16]_25 ,
    \ap_CS_fsm_reg[16]_26 ,
    \ap_CS_fsm_reg[16]_27 ,
    \ap_CS_fsm_reg[16]_28 ,
    \ap_CS_fsm_reg[16]_29 ,
    DI,
    S,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_86_fu_206[31]_i_10 ,
    \empty_86_fu_206_reg[39] ,
    \empty_86_fu_206_reg[39]_0 ,
    indata_q0);
  output [15:0]A;
  output [32:0]P;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[16]_3 ;
  output \ap_CS_fsm_reg[16]_4 ;
  output \ap_CS_fsm_reg[16]_5 ;
  output \ap_CS_fsm_reg[16]_6 ;
  output \ap_CS_fsm_reg[16]_7 ;
  output \ap_CS_fsm_reg[16]_8 ;
  output \ap_CS_fsm_reg[16]_9 ;
  output \ap_CS_fsm_reg[16]_10 ;
  output \ap_CS_fsm_reg[16]_11 ;
  output \ap_CS_fsm_reg[16]_12 ;
  output \ap_CS_fsm_reg[16]_13 ;
  output \ap_CS_fsm_reg[16]_14 ;
  output \ap_CS_fsm_reg[16]_15 ;
  output \ap_CS_fsm_reg[16]_16 ;
  output \ap_CS_fsm_reg[16]_17 ;
  output \ap_CS_fsm_reg[16]_18 ;
  output \ap_CS_fsm_reg[16]_19 ;
  output \ap_CS_fsm_reg[16]_20 ;
  output \ap_CS_fsm_reg[16]_21 ;
  output \ap_CS_fsm_reg[16]_22 ;
  output \ap_CS_fsm_reg[16]_23 ;
  output \ap_CS_fsm_reg[16]_24 ;
  output \ap_CS_fsm_reg[16]_25 ;
  output \ap_CS_fsm_reg[16]_26 ;
  output \ap_CS_fsm_reg[16]_27 ;
  output \ap_CS_fsm_reg[16]_28 ;
  output \ap_CS_fsm_reg[16]_29 ;
  output [0:0]DI;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_86_fu_206[31]_i_10 ;
  input [2:0]\empty_86_fu_206_reg[39] ;
  input [2:0]\empty_86_fu_206_reg[39]_0 ;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [32:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_10 ;
  wire \ap_CS_fsm_reg[16]_11 ;
  wire \ap_CS_fsm_reg[16]_12 ;
  wire \ap_CS_fsm_reg[16]_13 ;
  wire \ap_CS_fsm_reg[16]_14 ;
  wire \ap_CS_fsm_reg[16]_15 ;
  wire \ap_CS_fsm_reg[16]_16 ;
  wire \ap_CS_fsm_reg[16]_17 ;
  wire \ap_CS_fsm_reg[16]_18 ;
  wire \ap_CS_fsm_reg[16]_19 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[16]_20 ;
  wire \ap_CS_fsm_reg[16]_21 ;
  wire \ap_CS_fsm_reg[16]_22 ;
  wire \ap_CS_fsm_reg[16]_23 ;
  wire \ap_CS_fsm_reg[16]_24 ;
  wire \ap_CS_fsm_reg[16]_25 ;
  wire \ap_CS_fsm_reg[16]_26 ;
  wire \ap_CS_fsm_reg[16]_27 ;
  wire \ap_CS_fsm_reg[16]_28 ;
  wire \ap_CS_fsm_reg[16]_29 ;
  wire \ap_CS_fsm_reg[16]_3 ;
  wire \ap_CS_fsm_reg[16]_4 ;
  wire \ap_CS_fsm_reg[16]_5 ;
  wire \ap_CS_fsm_reg[16]_6 ;
  wire \ap_CS_fsm_reg[16]_7 ;
  wire \ap_CS_fsm_reg[16]_8 ;
  wire \ap_CS_fsm_reg[16]_9 ;
  wire ap_clk;
  wire [30:0]\empty_86_fu_206[31]_i_10 ;
  wire [2:0]\empty_86_fu_206_reg[39] ;
  wire [2:0]\empty_86_fu_206_reg[39]_0 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[16]_1 (\ap_CS_fsm_reg[16]_1 ),
        .\ap_CS_fsm_reg[16]_10 (\ap_CS_fsm_reg[16]_10 ),
        .\ap_CS_fsm_reg[16]_11 (\ap_CS_fsm_reg[16]_11 ),
        .\ap_CS_fsm_reg[16]_12 (\ap_CS_fsm_reg[16]_12 ),
        .\ap_CS_fsm_reg[16]_13 (\ap_CS_fsm_reg[16]_13 ),
        .\ap_CS_fsm_reg[16]_14 (\ap_CS_fsm_reg[16]_14 ),
        .\ap_CS_fsm_reg[16]_15 (\ap_CS_fsm_reg[16]_15 ),
        .\ap_CS_fsm_reg[16]_16 (\ap_CS_fsm_reg[16]_16 ),
        .\ap_CS_fsm_reg[16]_17 (\ap_CS_fsm_reg[16]_17 ),
        .\ap_CS_fsm_reg[16]_18 (\ap_CS_fsm_reg[16]_18 ),
        .\ap_CS_fsm_reg[16]_19 (\ap_CS_fsm_reg[16]_19 ),
        .\ap_CS_fsm_reg[16]_2 (\ap_CS_fsm_reg[16]_2 ),
        .\ap_CS_fsm_reg[16]_20 (\ap_CS_fsm_reg[16]_20 ),
        .\ap_CS_fsm_reg[16]_21 (\ap_CS_fsm_reg[16]_21 ),
        .\ap_CS_fsm_reg[16]_22 (\ap_CS_fsm_reg[16]_22 ),
        .\ap_CS_fsm_reg[16]_23 (\ap_CS_fsm_reg[16]_23 ),
        .\ap_CS_fsm_reg[16]_24 (\ap_CS_fsm_reg[16]_24 ),
        .\ap_CS_fsm_reg[16]_25 (\ap_CS_fsm_reg[16]_25 ),
        .\ap_CS_fsm_reg[16]_26 (\ap_CS_fsm_reg[16]_26 ),
        .\ap_CS_fsm_reg[16]_27 (\ap_CS_fsm_reg[16]_27 ),
        .\ap_CS_fsm_reg[16]_28 (\ap_CS_fsm_reg[16]_28 ),
        .\ap_CS_fsm_reg[16]_29 (\ap_CS_fsm_reg[16]_29 ),
        .\ap_CS_fsm_reg[16]_3 (\ap_CS_fsm_reg[16]_3 ),
        .\ap_CS_fsm_reg[16]_4 (\ap_CS_fsm_reg[16]_4 ),
        .\ap_CS_fsm_reg[16]_5 (\ap_CS_fsm_reg[16]_5 ),
        .\ap_CS_fsm_reg[16]_6 (\ap_CS_fsm_reg[16]_6 ),
        .\ap_CS_fsm_reg[16]_7 (\ap_CS_fsm_reg[16]_7 ),
        .\ap_CS_fsm_reg[16]_8 (\ap_CS_fsm_reg[16]_8 ),
        .\ap_CS_fsm_reg[16]_9 (\ap_CS_fsm_reg[16]_9 ),
        .ap_clk(ap_clk),
        .\empty_86_fu_206[31]_i_10 (\empty_86_fu_206[31]_i_10 ),
        .\empty_86_fu_206_reg[39] (\empty_86_fu_206_reg[39] ),
        .\empty_86_fu_206_reg[39]_0 (\empty_86_fu_206_reg[39]_0 ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14
   (P,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \empty_81_fu_186_reg[31] ,
    \empty_81_fu_186_reg[39] ,
    O,
    \empty_81_fu_186_reg[39]_0 ,
    \empty_81_fu_186_reg[39]_1 ,
    \empty_81_fu_186_reg[23] ,
    \empty_81_fu_186_reg[31]_0 ,
    \empty_81_fu_186_reg[39]_2 ,
    \empty_81_fu_186_reg[39]_3 ,
    DI,
    S,
    \empty_81_fu_186_reg[47] ,
    \empty_81_fu_186_reg[47]_0 ,
    \empty_81_fu_186_reg[55] ,
    \empty_81_fu_186_reg[55]_0 ,
    \empty_81_fu_186_reg[63] ,
    \empty_81_fu_186_reg[63]_0 ,
    \empty_81_fu_186_reg[7] ,
    \empty_81_fu_186_reg[7]_0 ,
    \empty_81_fu_186_reg[7]_1 ,
    \empty_81_fu_186_reg[7]_2 ,
    \empty_81_fu_186_reg[7]_3 ,
    \empty_81_fu_186_reg[7]_4 ,
    \empty_81_fu_186_reg[7]_5 ,
    \empty_81_fu_186_reg[15] ,
    \empty_81_fu_186_reg[15]_0 ,
    \empty_81_fu_186_reg[15]_1 ,
    \empty_81_fu_186_reg[15]_2 ,
    \empty_81_fu_186_reg[15]_3 ,
    \empty_81_fu_186_reg[15]_4 ,
    \empty_81_fu_186_reg[15]_5 ,
    \empty_81_fu_186_reg[15]_6 ,
    \empty_81_fu_186_reg[23]_0 ,
    \empty_81_fu_186_reg[23]_1 ,
    \empty_81_fu_186_reg[23]_2 ,
    \empty_81_fu_186_reg[23]_3 ,
    \empty_81_fu_186_reg[23]_4 ,
    \empty_81_fu_186_reg[23]_5 ,
    \empty_81_fu_186_reg[23]_6 ,
    \empty_81_fu_186_reg[23]_7 ,
    \empty_81_fu_186_reg[31]_1 ,
    \empty_81_fu_186_reg[31]_2 ,
    \empty_81_fu_186_reg[31]_3 ,
    \empty_81_fu_186_reg[31]_4 ,
    \empty_81_fu_186_reg[31]_5 ,
    \empty_81_fu_186_reg[31]_6 ,
    \empty_81_fu_186_reg[31]_7 ,
    \empty_81_fu_186_reg[31]_8 ,
    \empty_81_fu_186_reg[39]_4 ,
    \empty_81_fu_186_reg[39]_5 ,
    \empty_81_fu_186_reg[39]_6 ,
    CO,
    \empty_81_fu_186_reg[39]_7 );
  output [0:0]P;
  output [63:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input \empty_81_fu_186_reg[31] ;
  input [31:0]\empty_81_fu_186_reg[39] ;
  input [7:0]O;
  input [32:0]\empty_81_fu_186_reg[39]_0 ;
  input [32:0]\empty_81_fu_186_reg[39]_1 ;
  input [7:0]\empty_81_fu_186_reg[23] ;
  input [7:0]\empty_81_fu_186_reg[31]_0 ;
  input [7:0]\empty_81_fu_186_reg[39]_2 ;
  input \empty_81_fu_186_reg[39]_3 ;
  input [5:0]DI;
  input [4:0]S;
  input [7:0]\empty_81_fu_186_reg[47] ;
  input [7:0]\empty_81_fu_186_reg[47]_0 ;
  input [7:0]\empty_81_fu_186_reg[55] ;
  input [7:0]\empty_81_fu_186_reg[55]_0 ;
  input [6:0]\empty_81_fu_186_reg[63] ;
  input [7:0]\empty_81_fu_186_reg[63]_0 ;
  input \empty_81_fu_186_reg[7] ;
  input \empty_81_fu_186_reg[7]_0 ;
  input \empty_81_fu_186_reg[7]_1 ;
  input \empty_81_fu_186_reg[7]_2 ;
  input \empty_81_fu_186_reg[7]_3 ;
  input \empty_81_fu_186_reg[7]_4 ;
  input \empty_81_fu_186_reg[7]_5 ;
  input \empty_81_fu_186_reg[15] ;
  input \empty_81_fu_186_reg[15]_0 ;
  input \empty_81_fu_186_reg[15]_1 ;
  input \empty_81_fu_186_reg[15]_2 ;
  input \empty_81_fu_186_reg[15]_3 ;
  input \empty_81_fu_186_reg[15]_4 ;
  input \empty_81_fu_186_reg[15]_5 ;
  input \empty_81_fu_186_reg[15]_6 ;
  input \empty_81_fu_186_reg[23]_0 ;
  input \empty_81_fu_186_reg[23]_1 ;
  input \empty_81_fu_186_reg[23]_2 ;
  input \empty_81_fu_186_reg[23]_3 ;
  input \empty_81_fu_186_reg[23]_4 ;
  input \empty_81_fu_186_reg[23]_5 ;
  input \empty_81_fu_186_reg[23]_6 ;
  input \empty_81_fu_186_reg[23]_7 ;
  input \empty_81_fu_186_reg[31]_1 ;
  input \empty_81_fu_186_reg[31]_2 ;
  input \empty_81_fu_186_reg[31]_3 ;
  input \empty_81_fu_186_reg[31]_4 ;
  input \empty_81_fu_186_reg[31]_5 ;
  input \empty_81_fu_186_reg[31]_6 ;
  input \empty_81_fu_186_reg[31]_7 ;
  input \empty_81_fu_186_reg[31]_8 ;
  input [0:0]\empty_81_fu_186_reg[39]_4 ;
  input \empty_81_fu_186_reg[39]_5 ;
  input \empty_81_fu_186_reg[39]_6 ;
  input [0:0]CO;
  input \empty_81_fu_186_reg[39]_7 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [5:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [0:0]P;
  wire [1:0]Q;
  wire [4:0]S;
  wire ap_clk;
  wire \empty_81_fu_186_reg[15] ;
  wire \empty_81_fu_186_reg[15]_0 ;
  wire \empty_81_fu_186_reg[15]_1 ;
  wire \empty_81_fu_186_reg[15]_2 ;
  wire \empty_81_fu_186_reg[15]_3 ;
  wire \empty_81_fu_186_reg[15]_4 ;
  wire \empty_81_fu_186_reg[15]_5 ;
  wire \empty_81_fu_186_reg[15]_6 ;
  wire [7:0]\empty_81_fu_186_reg[23] ;
  wire \empty_81_fu_186_reg[23]_0 ;
  wire \empty_81_fu_186_reg[23]_1 ;
  wire \empty_81_fu_186_reg[23]_2 ;
  wire \empty_81_fu_186_reg[23]_3 ;
  wire \empty_81_fu_186_reg[23]_4 ;
  wire \empty_81_fu_186_reg[23]_5 ;
  wire \empty_81_fu_186_reg[23]_6 ;
  wire \empty_81_fu_186_reg[23]_7 ;
  wire \empty_81_fu_186_reg[31] ;
  wire [7:0]\empty_81_fu_186_reg[31]_0 ;
  wire \empty_81_fu_186_reg[31]_1 ;
  wire \empty_81_fu_186_reg[31]_2 ;
  wire \empty_81_fu_186_reg[31]_3 ;
  wire \empty_81_fu_186_reg[31]_4 ;
  wire \empty_81_fu_186_reg[31]_5 ;
  wire \empty_81_fu_186_reg[31]_6 ;
  wire \empty_81_fu_186_reg[31]_7 ;
  wire \empty_81_fu_186_reg[31]_8 ;
  wire [31:0]\empty_81_fu_186_reg[39] ;
  wire [32:0]\empty_81_fu_186_reg[39]_0 ;
  wire [32:0]\empty_81_fu_186_reg[39]_1 ;
  wire [7:0]\empty_81_fu_186_reg[39]_2 ;
  wire \empty_81_fu_186_reg[39]_3 ;
  wire [0:0]\empty_81_fu_186_reg[39]_4 ;
  wire \empty_81_fu_186_reg[39]_5 ;
  wire \empty_81_fu_186_reg[39]_6 ;
  wire \empty_81_fu_186_reg[39]_7 ;
  wire [7:0]\empty_81_fu_186_reg[47] ;
  wire [7:0]\empty_81_fu_186_reg[47]_0 ;
  wire [7:0]\empty_81_fu_186_reg[55] ;
  wire [7:0]\empty_81_fu_186_reg[55]_0 ;
  wire [6:0]\empty_81_fu_186_reg[63] ;
  wire [7:0]\empty_81_fu_186_reg[63]_0 ;
  wire \empty_81_fu_186_reg[7] ;
  wire \empty_81_fu_186_reg[7]_0 ;
  wire \empty_81_fu_186_reg[7]_1 ;
  wire \empty_81_fu_186_reg[7]_2 ;
  wire \empty_81_fu_186_reg[7]_3 ;
  wire \empty_81_fu_186_reg[7]_4 ;
  wire \empty_81_fu_186_reg[7]_5 ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\empty_81_fu_186_reg[15] (\empty_81_fu_186_reg[15] ),
        .\empty_81_fu_186_reg[15]_0 (\empty_81_fu_186_reg[15]_0 ),
        .\empty_81_fu_186_reg[15]_1 (\empty_81_fu_186_reg[15]_1 ),
        .\empty_81_fu_186_reg[15]_2 (\empty_81_fu_186_reg[15]_2 ),
        .\empty_81_fu_186_reg[15]_3 (\empty_81_fu_186_reg[15]_3 ),
        .\empty_81_fu_186_reg[15]_4 (\empty_81_fu_186_reg[15]_4 ),
        .\empty_81_fu_186_reg[15]_5 (\empty_81_fu_186_reg[15]_5 ),
        .\empty_81_fu_186_reg[15]_6 (\empty_81_fu_186_reg[15]_6 ),
        .\empty_81_fu_186_reg[23] (\empty_81_fu_186_reg[23] ),
        .\empty_81_fu_186_reg[23]_0 (\empty_81_fu_186_reg[23]_0 ),
        .\empty_81_fu_186_reg[23]_1 (\empty_81_fu_186_reg[23]_1 ),
        .\empty_81_fu_186_reg[23]_2 (\empty_81_fu_186_reg[23]_2 ),
        .\empty_81_fu_186_reg[23]_3 (\empty_81_fu_186_reg[23]_3 ),
        .\empty_81_fu_186_reg[23]_4 (\empty_81_fu_186_reg[23]_4 ),
        .\empty_81_fu_186_reg[23]_5 (\empty_81_fu_186_reg[23]_5 ),
        .\empty_81_fu_186_reg[23]_6 (\empty_81_fu_186_reg[23]_6 ),
        .\empty_81_fu_186_reg[23]_7 (\empty_81_fu_186_reg[23]_7 ),
        .\empty_81_fu_186_reg[31] (\empty_81_fu_186_reg[31] ),
        .\empty_81_fu_186_reg[31]_0 (\empty_81_fu_186_reg[31]_0 ),
        .\empty_81_fu_186_reg[31]_1 (\empty_81_fu_186_reg[31]_1 ),
        .\empty_81_fu_186_reg[31]_2 (\empty_81_fu_186_reg[31]_2 ),
        .\empty_81_fu_186_reg[31]_3 (\empty_81_fu_186_reg[31]_3 ),
        .\empty_81_fu_186_reg[31]_4 (\empty_81_fu_186_reg[31]_4 ),
        .\empty_81_fu_186_reg[31]_5 (\empty_81_fu_186_reg[31]_5 ),
        .\empty_81_fu_186_reg[31]_6 (\empty_81_fu_186_reg[31]_6 ),
        .\empty_81_fu_186_reg[31]_7 (\empty_81_fu_186_reg[31]_7 ),
        .\empty_81_fu_186_reg[31]_8 (\empty_81_fu_186_reg[31]_8 ),
        .\empty_81_fu_186_reg[39] (\empty_81_fu_186_reg[39] ),
        .\empty_81_fu_186_reg[39]_0 (\empty_81_fu_186_reg[39]_0 ),
        .\empty_81_fu_186_reg[39]_1 (\empty_81_fu_186_reg[39]_1 ),
        .\empty_81_fu_186_reg[39]_2 (\empty_81_fu_186_reg[39]_2 ),
        .\empty_81_fu_186_reg[39]_3 (\empty_81_fu_186_reg[39]_3 ),
        .\empty_81_fu_186_reg[39]_4 (\empty_81_fu_186_reg[39]_4 ),
        .\empty_81_fu_186_reg[39]_5 (\empty_81_fu_186_reg[39]_5 ),
        .\empty_81_fu_186_reg[39]_6 (\empty_81_fu_186_reg[39]_6 ),
        .\empty_81_fu_186_reg[39]_7 (\empty_81_fu_186_reg[39]_7 ),
        .\empty_81_fu_186_reg[47] (\empty_81_fu_186_reg[47] ),
        .\empty_81_fu_186_reg[47]_0 (\empty_81_fu_186_reg[47]_0 ),
        .\empty_81_fu_186_reg[55] (\empty_81_fu_186_reg[55] ),
        .\empty_81_fu_186_reg[55]_0 (\empty_81_fu_186_reg[55]_0 ),
        .\empty_81_fu_186_reg[63] (\empty_81_fu_186_reg[63] ),
        .\empty_81_fu_186_reg[63]_0 (\empty_81_fu_186_reg[63]_0 ),
        .\empty_81_fu_186_reg[7] (\empty_81_fu_186_reg[7] ),
        .\empty_81_fu_186_reg[7]_0 (\empty_81_fu_186_reg[7]_0 ),
        .\empty_81_fu_186_reg[7]_1 (\empty_81_fu_186_reg[7]_1 ),
        .\empty_81_fu_186_reg[7]_2 (\empty_81_fu_186_reg[7]_2 ),
        .\empty_81_fu_186_reg[7]_3 (\empty_81_fu_186_reg[7]_3 ),
        .\empty_81_fu_186_reg[7]_4 (\empty_81_fu_186_reg[7]_4 ),
        .\empty_81_fu_186_reg[7]_5 (\empty_81_fu_186_reg[7]_5 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15
   (P,
    D,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire CEA1;
  wire [15:0]D;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.B(D),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16
   (P,
    O,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[17]_2 ,
    \ap_CS_fsm_reg[17]_3 ,
    \ap_CS_fsm_reg[17]_4 ,
    \ap_CS_fsm_reg[17]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_87_fu_210_reg[63] ,
    S,
    \empty_87_fu_210_reg[15] ,
    \empty_87_fu_210_reg[23] ,
    \empty_87_fu_210_reg[31] ,
    \empty_87_fu_210_reg[39] ,
    \empty_87_fu_210_reg[47] ,
    \empty_87_fu_210_reg[55] ,
    \empty_87_fu_210_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[17] ;
  output [7:0]\ap_CS_fsm_reg[17]_0 ;
  output [7:0]\ap_CS_fsm_reg[17]_1 ;
  output [7:0]\ap_CS_fsm_reg[17]_2 ;
  output [7:0]\ap_CS_fsm_reg[17]_3 ;
  output [7:0]\ap_CS_fsm_reg[17]_4 ;
  output [7:0]\ap_CS_fsm_reg[17]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_87_fu_210_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_87_fu_210_reg[15] ;
  input [7:0]\empty_87_fu_210_reg[23] ;
  input [7:0]\empty_87_fu_210_reg[31] ;
  input [7:0]\empty_87_fu_210_reg[39] ;
  input [7:0]\empty_87_fu_210_reg[47] ;
  input [7:0]\empty_87_fu_210_reg[55] ;
  input [7:0]\empty_87_fu_210_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[17] ;
  wire [7:0]\ap_CS_fsm_reg[17]_0 ;
  wire [7:0]\ap_CS_fsm_reg[17]_1 ;
  wire [7:0]\ap_CS_fsm_reg[17]_2 ;
  wire [7:0]\ap_CS_fsm_reg[17]_3 ;
  wire [7:0]\ap_CS_fsm_reg[17]_4 ;
  wire [7:0]\ap_CS_fsm_reg[17]_5 ;
  wire ap_clk;
  wire [7:0]\empty_87_fu_210_reg[15] ;
  wire [7:0]\empty_87_fu_210_reg[23] ;
  wire [7:0]\empty_87_fu_210_reg[31] ;
  wire [7:0]\empty_87_fu_210_reg[39] ;
  wire [7:0]\empty_87_fu_210_reg[47] ;
  wire [7:0]\empty_87_fu_210_reg[55] ;
  wire [31:0]\empty_87_fu_210_reg[63] ;
  wire [7:0]\empty_87_fu_210_reg[63]_0 ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[17]_0 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[17]_1 (\ap_CS_fsm_reg[17]_1 ),
        .\ap_CS_fsm_reg[17]_2 (\ap_CS_fsm_reg[17]_2 ),
        .\ap_CS_fsm_reg[17]_3 (\ap_CS_fsm_reg[17]_3 ),
        .\ap_CS_fsm_reg[17]_4 (\ap_CS_fsm_reg[17]_4 ),
        .\ap_CS_fsm_reg[17]_5 (\ap_CS_fsm_reg[17]_5 ),
        .ap_clk(ap_clk),
        .\empty_87_fu_210_reg[15] (\empty_87_fu_210_reg[15] ),
        .\empty_87_fu_210_reg[23] (\empty_87_fu_210_reg[23] ),
        .\empty_87_fu_210_reg[31] (\empty_87_fu_210_reg[31] ),
        .\empty_87_fu_210_reg[39] (\empty_87_fu_210_reg[39] ),
        .\empty_87_fu_210_reg[47] (\empty_87_fu_210_reg[47] ),
        .\empty_87_fu_210_reg[55] (\empty_87_fu_210_reg[55] ),
        .\empty_87_fu_210_reg[63] (\empty_87_fu_210_reg[63] ),
        .\empty_87_fu_210_reg[63]_0 (\empty_87_fu_210_reg[63]_0 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3
   (P,
    O,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[17]_2 ,
    \ap_CS_fsm_reg[17]_3 ,
    \ap_CS_fsm_reg[17]_4 ,
    \ap_CS_fsm_reg[17]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_87_fu_210_reg[63] ,
    S,
    \empty_87_fu_210_reg[15] ,
    \empty_87_fu_210_reg[23] ,
    \empty_87_fu_210_reg[31] ,
    \empty_87_fu_210_reg[39] ,
    \empty_87_fu_210_reg[47] ,
    \empty_87_fu_210_reg[55] ,
    \empty_87_fu_210_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[17] ;
  output [7:0]\ap_CS_fsm_reg[17]_0 ;
  output [7:0]\ap_CS_fsm_reg[17]_1 ;
  output [7:0]\ap_CS_fsm_reg[17]_2 ;
  output [7:0]\ap_CS_fsm_reg[17]_3 ;
  output [7:0]\ap_CS_fsm_reg[17]_4 ;
  output [7:0]\ap_CS_fsm_reg[17]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_87_fu_210_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_87_fu_210_reg[15] ;
  input [7:0]\empty_87_fu_210_reg[23] ;
  input [7:0]\empty_87_fu_210_reg[31] ;
  input [7:0]\empty_87_fu_210_reg[39] ;
  input [7:0]\empty_87_fu_210_reg[47] ;
  input [7:0]\empty_87_fu_210_reg[55] ;
  input [7:0]\empty_87_fu_210_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[17] ;
  wire [7:0]\ap_CS_fsm_reg[17]_0 ;
  wire [7:0]\ap_CS_fsm_reg[17]_1 ;
  wire [7:0]\ap_CS_fsm_reg[17]_2 ;
  wire [7:0]\ap_CS_fsm_reg[17]_3 ;
  wire [7:0]\ap_CS_fsm_reg[17]_4 ;
  wire [7:0]\ap_CS_fsm_reg[17]_5 ;
  wire ap_clk;
  wire \empty_87_fu_210[32]_i_2_n_12 ;
  wire \empty_87_fu_210[32]_i_3_n_12 ;
  wire \empty_87_fu_210[32]_i_4_n_12 ;
  wire \empty_87_fu_210[32]_i_5_n_12 ;
  wire \empty_87_fu_210[32]_i_6_n_12 ;
  wire \empty_87_fu_210[32]_i_7_n_12 ;
  wire \empty_87_fu_210[32]_i_8_n_12 ;
  wire \empty_87_fu_210[32]_i_9_n_12 ;
  wire \empty_87_fu_210[40]_i_2_n_12 ;
  wire \empty_87_fu_210[40]_i_3_n_12 ;
  wire \empty_87_fu_210[40]_i_4_n_12 ;
  wire \empty_87_fu_210[40]_i_5_n_12 ;
  wire \empty_87_fu_210[40]_i_6_n_12 ;
  wire \empty_87_fu_210[40]_i_7_n_12 ;
  wire \empty_87_fu_210[40]_i_8_n_12 ;
  wire \empty_87_fu_210[40]_i_9_n_12 ;
  wire \empty_87_fu_210[48]_i_2_n_12 ;
  wire \empty_87_fu_210[48]_i_3_n_12 ;
  wire \empty_87_fu_210[48]_i_4_n_12 ;
  wire \empty_87_fu_210[48]_i_5_n_12 ;
  wire \empty_87_fu_210[48]_i_6_n_12 ;
  wire \empty_87_fu_210[48]_i_7_n_12 ;
  wire \empty_87_fu_210[48]_i_8_n_12 ;
  wire \empty_87_fu_210[48]_i_9_n_12 ;
  wire \empty_87_fu_210[56]_i_3_n_12 ;
  wire \empty_87_fu_210[56]_i_4_n_12 ;
  wire \empty_87_fu_210[56]_i_5_n_12 ;
  wire \empty_87_fu_210[56]_i_6_n_12 ;
  wire \empty_87_fu_210[56]_i_7_n_12 ;
  wire \empty_87_fu_210[56]_i_8_n_12 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_12 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_13 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_14 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_15 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_16 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_17 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_18 ;
  wire \empty_87_fu_210_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[15] ;
  wire \empty_87_fu_210_reg[16]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[23] ;
  wire \empty_87_fu_210_reg[24]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[24]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[31] ;
  wire \empty_87_fu_210_reg[32]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[32]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[39] ;
  wire \empty_87_fu_210_reg[40]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[40]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[47] ;
  wire \empty_87_fu_210_reg[48]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[48]_i_1_n_19 ;
  wire [7:0]\empty_87_fu_210_reg[55] ;
  wire \empty_87_fu_210_reg[56]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[56]_i_1_n_19 ;
  wire [31:0]\empty_87_fu_210_reg[63] ;
  wire [7:0]\empty_87_fu_210_reg[63]_0 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_12 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_13 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_14 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_15 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_16 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_17 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_18 ;
  wire \empty_87_fu_210_reg[8]_i_1_n_19 ;
  wire [33:0]in;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire [7:7]\NLW_empty_87_fu_210_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_10 
       (.I0(P[0]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_3 
       (.I0(P[7]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [7]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_4 
       (.I0(P[6]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [6]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_5 
       (.I0(P[5]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [5]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_6 
       (.I0(P[4]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [4]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_7 
       (.I0(P[3]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [3]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_8 
       (.I0(P[2]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[0]_i_9 
       (.I0(P[1]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_2 
       (.I0(P[23]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [23]),
        .O(in[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_3 
       (.I0(P[22]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [22]),
        .O(in[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_4 
       (.I0(P[21]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [21]),
        .O(in[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_5 
       (.I0(P[20]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [20]),
        .O(in[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_6 
       (.I0(P[19]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [19]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_7 
       (.I0(P[18]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [18]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_8 
       (.I0(P[17]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [17]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[16]_i_9 
       (.I0(P[16]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [16]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_2 
       (.I0(P[31]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(in[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_3 
       (.I0(P[30]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [30]),
        .O(in[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_4 
       (.I0(P[29]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [29]),
        .O(in[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_5 
       (.I0(P[28]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [28]),
        .O(in[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_6 
       (.I0(P[27]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [27]),
        .O(in[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_7 
       (.I0(P[26]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [26]),
        .O(in[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_8 
       (.I0(P[25]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [25]),
        .O(in[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[24]_i_9 
       (.I0(P[24]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [24]),
        .O(in[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[32]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[32]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[40]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[40]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[48]_i_9 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[48]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_2 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(in[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_3 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_4 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_5 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_6 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_7 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[56]_i_8 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [31]),
        .O(\empty_87_fu_210[56]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_2 
       (.I0(P[15]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [15]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_3 
       (.I0(P[14]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [14]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_4 
       (.I0(P[13]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [13]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_5 
       (.I0(P[12]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [12]),
        .O(in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_6 
       (.I0(P[11]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [11]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_7 
       (.I0(P[10]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [10]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_8 
       (.I0(P[9]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [9]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_87_fu_210[8]_i_9 
       (.I0(P[8]),
        .I1(Q[2]),
        .I2(\empty_87_fu_210_reg[63] [8]),
        .O(in[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[0]_i_2_n_12 ,\empty_87_fu_210_reg[0]_i_2_n_13 ,\empty_87_fu_210_reg[0]_i_2_n_14 ,\empty_87_fu_210_reg[0]_i_2_n_15 ,\empty_87_fu_210_reg[0]_i_2_n_16 ,\empty_87_fu_210_reg[0]_i_2_n_17 ,\empty_87_fu_210_reg[0]_i_2_n_18 ,\empty_87_fu_210_reg[0]_i_2_n_19 }),
        .DI(in[7:0]),
        .O(O),
        .S(S));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[16]_i_1 
       (.CI(\empty_87_fu_210_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[16]_i_1_n_12 ,\empty_87_fu_210_reg[16]_i_1_n_13 ,\empty_87_fu_210_reg[16]_i_1_n_14 ,\empty_87_fu_210_reg[16]_i_1_n_15 ,\empty_87_fu_210_reg[16]_i_1_n_16 ,\empty_87_fu_210_reg[16]_i_1_n_17 ,\empty_87_fu_210_reg[16]_i_1_n_18 ,\empty_87_fu_210_reg[16]_i_1_n_19 }),
        .DI(in[23:16]),
        .O(\ap_CS_fsm_reg[17]_0 ),
        .S(\empty_87_fu_210_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[24]_i_1 
       (.CI(\empty_87_fu_210_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[24]_i_1_n_12 ,\empty_87_fu_210_reg[24]_i_1_n_13 ,\empty_87_fu_210_reg[24]_i_1_n_14 ,\empty_87_fu_210_reg[24]_i_1_n_15 ,\empty_87_fu_210_reg[24]_i_1_n_16 ,\empty_87_fu_210_reg[24]_i_1_n_17 ,\empty_87_fu_210_reg[24]_i_1_n_18 ,\empty_87_fu_210_reg[24]_i_1_n_19 }),
        .DI(in[31:24]),
        .O(\ap_CS_fsm_reg[17]_1 ),
        .S(\empty_87_fu_210_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[32]_i_1 
       (.CI(\empty_87_fu_210_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[32]_i_1_n_12 ,\empty_87_fu_210_reg[32]_i_1_n_13 ,\empty_87_fu_210_reg[32]_i_1_n_14 ,\empty_87_fu_210_reg[32]_i_1_n_15 ,\empty_87_fu_210_reg[32]_i_1_n_16 ,\empty_87_fu_210_reg[32]_i_1_n_17 ,\empty_87_fu_210_reg[32]_i_1_n_18 ,\empty_87_fu_210_reg[32]_i_1_n_19 }),
        .DI({\empty_87_fu_210[32]_i_2_n_12 ,\empty_87_fu_210[32]_i_3_n_12 ,\empty_87_fu_210[32]_i_4_n_12 ,\empty_87_fu_210[32]_i_5_n_12 ,\empty_87_fu_210[32]_i_6_n_12 ,\empty_87_fu_210[32]_i_7_n_12 ,\empty_87_fu_210[32]_i_8_n_12 ,\empty_87_fu_210[32]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_2 ),
        .S(\empty_87_fu_210_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[40]_i_1 
       (.CI(\empty_87_fu_210_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[40]_i_1_n_12 ,\empty_87_fu_210_reg[40]_i_1_n_13 ,\empty_87_fu_210_reg[40]_i_1_n_14 ,\empty_87_fu_210_reg[40]_i_1_n_15 ,\empty_87_fu_210_reg[40]_i_1_n_16 ,\empty_87_fu_210_reg[40]_i_1_n_17 ,\empty_87_fu_210_reg[40]_i_1_n_18 ,\empty_87_fu_210_reg[40]_i_1_n_19 }),
        .DI({\empty_87_fu_210[40]_i_2_n_12 ,\empty_87_fu_210[40]_i_3_n_12 ,\empty_87_fu_210[40]_i_4_n_12 ,\empty_87_fu_210[40]_i_5_n_12 ,\empty_87_fu_210[40]_i_6_n_12 ,\empty_87_fu_210[40]_i_7_n_12 ,\empty_87_fu_210[40]_i_8_n_12 ,\empty_87_fu_210[40]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_3 ),
        .S(\empty_87_fu_210_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[48]_i_1 
       (.CI(\empty_87_fu_210_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[48]_i_1_n_12 ,\empty_87_fu_210_reg[48]_i_1_n_13 ,\empty_87_fu_210_reg[48]_i_1_n_14 ,\empty_87_fu_210_reg[48]_i_1_n_15 ,\empty_87_fu_210_reg[48]_i_1_n_16 ,\empty_87_fu_210_reg[48]_i_1_n_17 ,\empty_87_fu_210_reg[48]_i_1_n_18 ,\empty_87_fu_210_reg[48]_i_1_n_19 }),
        .DI({\empty_87_fu_210[48]_i_2_n_12 ,\empty_87_fu_210[48]_i_3_n_12 ,\empty_87_fu_210[48]_i_4_n_12 ,\empty_87_fu_210[48]_i_5_n_12 ,\empty_87_fu_210[48]_i_6_n_12 ,\empty_87_fu_210[48]_i_7_n_12 ,\empty_87_fu_210[48]_i_8_n_12 ,\empty_87_fu_210[48]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_4 ),
        .S(\empty_87_fu_210_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[56]_i_1 
       (.CI(\empty_87_fu_210_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_87_fu_210_reg[56]_i_1_CO_UNCONNECTED [7],\empty_87_fu_210_reg[56]_i_1_n_13 ,\empty_87_fu_210_reg[56]_i_1_n_14 ,\empty_87_fu_210_reg[56]_i_1_n_15 ,\empty_87_fu_210_reg[56]_i_1_n_16 ,\empty_87_fu_210_reg[56]_i_1_n_17 ,\empty_87_fu_210_reg[56]_i_1_n_18 ,\empty_87_fu_210_reg[56]_i_1_n_19 }),
        .DI({1'b0,in[33],\empty_87_fu_210[56]_i_3_n_12 ,\empty_87_fu_210[56]_i_4_n_12 ,\empty_87_fu_210[56]_i_5_n_12 ,\empty_87_fu_210[56]_i_6_n_12 ,\empty_87_fu_210[56]_i_7_n_12 ,\empty_87_fu_210[56]_i_8_n_12 }),
        .O(\ap_CS_fsm_reg[17]_5 ),
        .S(\empty_87_fu_210_reg[63]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_87_fu_210_reg[8]_i_1 
       (.CI(\empty_87_fu_210_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_87_fu_210_reg[8]_i_1_n_12 ,\empty_87_fu_210_reg[8]_i_1_n_13 ,\empty_87_fu_210_reg[8]_i_1_n_14 ,\empty_87_fu_210_reg[8]_i_1_n_15 ,\empty_87_fu_210_reg[8]_i_1_n_16 ,\empty_87_fu_210_reg[8]_i_1_n_17 ,\empty_87_fu_210_reg[8]_i_1_n_18 ,\empty_87_fu_210_reg[8]_i_1_n_19 }),
        .DI(in[15:8]),
        .O(\ap_CS_fsm_reg[17] ),
        .S(\empty_87_fu_210_reg[15] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24
   (P,
    B,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]B;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire [15:0]B;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_1
       (.I0(indata_q1[15]),
        .I1(Q[1]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_10
       (.I0(indata_q1[6]),
        .I1(Q[1]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_11
       (.I0(indata_q1[5]),
        .I1(Q[1]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_12
       (.I0(indata_q1[4]),
        .I1(Q[1]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_13
       (.I0(indata_q1[3]),
        .I1(Q[1]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_14
       (.I0(indata_q1[2]),
        .I1(Q[1]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_15
       (.I0(indata_q1[1]),
        .I1(Q[1]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_16
       (.I0(indata_q1[0]),
        .I1(Q[1]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_2
       (.I0(indata_q1[14]),
        .I1(Q[1]),
        .I2(indata_q0[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_3
       (.I0(indata_q1[13]),
        .I1(Q[1]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_4
       (.I0(indata_q1[12]),
        .I1(Q[1]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_5
       (.I0(indata_q1[11]),
        .I1(Q[1]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_6
       (.I0(indata_q1[10]),
        .I1(Q[1]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_7
       (.I0(indata_q1[9]),
        .I1(Q[1]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_8
       (.I0(indata_q1[8]),
        .I1(Q[1]),
        .I2(indata_q0[8]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    m_reg_reg_i_9
       (.I0(indata_q1[7]),
        .I1(Q[1]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25
   (P,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \empty_81_fu_186_reg[31] ,
    \empty_81_fu_186_reg[39] ,
    O,
    \empty_81_fu_186_reg[39]_0 ,
    \empty_81_fu_186_reg[39]_1 ,
    \empty_81_fu_186_reg[23] ,
    \empty_81_fu_186_reg[31]_0 ,
    \empty_81_fu_186_reg[39]_2 ,
    \empty_81_fu_186_reg[39]_3 ,
    DI,
    S,
    \empty_81_fu_186_reg[47] ,
    \empty_81_fu_186_reg[47]_0 ,
    \empty_81_fu_186_reg[55] ,
    \empty_81_fu_186_reg[55]_0 ,
    \empty_81_fu_186_reg[63] ,
    \empty_81_fu_186_reg[63]_0 ,
    \empty_81_fu_186_reg[7] ,
    \empty_81_fu_186_reg[7]_0 ,
    \empty_81_fu_186_reg[7]_1 ,
    \empty_81_fu_186_reg[7]_2 ,
    \empty_81_fu_186_reg[7]_3 ,
    \empty_81_fu_186_reg[7]_4 ,
    \empty_81_fu_186_reg[7]_5 ,
    \empty_81_fu_186_reg[15] ,
    \empty_81_fu_186_reg[15]_0 ,
    \empty_81_fu_186_reg[15]_1 ,
    \empty_81_fu_186_reg[15]_2 ,
    \empty_81_fu_186_reg[15]_3 ,
    \empty_81_fu_186_reg[15]_4 ,
    \empty_81_fu_186_reg[15]_5 ,
    \empty_81_fu_186_reg[15]_6 ,
    \empty_81_fu_186_reg[23]_0 ,
    \empty_81_fu_186_reg[23]_1 ,
    \empty_81_fu_186_reg[23]_2 ,
    \empty_81_fu_186_reg[23]_3 ,
    \empty_81_fu_186_reg[23]_4 ,
    \empty_81_fu_186_reg[23]_5 ,
    \empty_81_fu_186_reg[23]_6 ,
    \empty_81_fu_186_reg[23]_7 ,
    \empty_81_fu_186_reg[31]_1 ,
    \empty_81_fu_186_reg[31]_2 ,
    \empty_81_fu_186_reg[31]_3 ,
    \empty_81_fu_186_reg[31]_4 ,
    \empty_81_fu_186_reg[31]_5 ,
    \empty_81_fu_186_reg[31]_6 ,
    \empty_81_fu_186_reg[31]_7 ,
    \empty_81_fu_186_reg[31]_8 ,
    \empty_81_fu_186_reg[39]_4 ,
    \empty_81_fu_186_reg[39]_5 ,
    \empty_81_fu_186_reg[39]_6 ,
    CO,
    \empty_81_fu_186_reg[39]_7 );
  output [0:0]P;
  output [63:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input \empty_81_fu_186_reg[31] ;
  input [31:0]\empty_81_fu_186_reg[39] ;
  input [7:0]O;
  input [32:0]\empty_81_fu_186_reg[39]_0 ;
  input [32:0]\empty_81_fu_186_reg[39]_1 ;
  input [7:0]\empty_81_fu_186_reg[23] ;
  input [7:0]\empty_81_fu_186_reg[31]_0 ;
  input [7:0]\empty_81_fu_186_reg[39]_2 ;
  input \empty_81_fu_186_reg[39]_3 ;
  input [5:0]DI;
  input [4:0]S;
  input [7:0]\empty_81_fu_186_reg[47] ;
  input [7:0]\empty_81_fu_186_reg[47]_0 ;
  input [7:0]\empty_81_fu_186_reg[55] ;
  input [7:0]\empty_81_fu_186_reg[55]_0 ;
  input [6:0]\empty_81_fu_186_reg[63] ;
  input [7:0]\empty_81_fu_186_reg[63]_0 ;
  input \empty_81_fu_186_reg[7] ;
  input \empty_81_fu_186_reg[7]_0 ;
  input \empty_81_fu_186_reg[7]_1 ;
  input \empty_81_fu_186_reg[7]_2 ;
  input \empty_81_fu_186_reg[7]_3 ;
  input \empty_81_fu_186_reg[7]_4 ;
  input \empty_81_fu_186_reg[7]_5 ;
  input \empty_81_fu_186_reg[15] ;
  input \empty_81_fu_186_reg[15]_0 ;
  input \empty_81_fu_186_reg[15]_1 ;
  input \empty_81_fu_186_reg[15]_2 ;
  input \empty_81_fu_186_reg[15]_3 ;
  input \empty_81_fu_186_reg[15]_4 ;
  input \empty_81_fu_186_reg[15]_5 ;
  input \empty_81_fu_186_reg[15]_6 ;
  input \empty_81_fu_186_reg[23]_0 ;
  input \empty_81_fu_186_reg[23]_1 ;
  input \empty_81_fu_186_reg[23]_2 ;
  input \empty_81_fu_186_reg[23]_3 ;
  input \empty_81_fu_186_reg[23]_4 ;
  input \empty_81_fu_186_reg[23]_5 ;
  input \empty_81_fu_186_reg[23]_6 ;
  input \empty_81_fu_186_reg[23]_7 ;
  input \empty_81_fu_186_reg[31]_1 ;
  input \empty_81_fu_186_reg[31]_2 ;
  input \empty_81_fu_186_reg[31]_3 ;
  input \empty_81_fu_186_reg[31]_4 ;
  input \empty_81_fu_186_reg[31]_5 ;
  input \empty_81_fu_186_reg[31]_6 ;
  input \empty_81_fu_186_reg[31]_7 ;
  input \empty_81_fu_186_reg[31]_8 ;
  input [0:0]\empty_81_fu_186_reg[39]_4 ;
  input \empty_81_fu_186_reg[39]_5 ;
  input \empty_81_fu_186_reg[39]_6 ;
  input [0:0]CO;
  input \empty_81_fu_186_reg[39]_7 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [5:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [0:0]P;
  wire [1:0]Q;
  wire [4:0]S;
  wire ap_clk;
  wire \empty_81_fu_186[15]_i_10_n_12 ;
  wire \empty_81_fu_186[15]_i_11_n_12 ;
  wire \empty_81_fu_186[15]_i_12_n_12 ;
  wire \empty_81_fu_186[15]_i_13_n_12 ;
  wire \empty_81_fu_186[15]_i_14_n_12 ;
  wire \empty_81_fu_186[15]_i_15_n_12 ;
  wire \empty_81_fu_186[15]_i_16_n_12 ;
  wire \empty_81_fu_186[15]_i_17_n_12 ;
  wire \empty_81_fu_186[15]_i_2_n_12 ;
  wire \empty_81_fu_186[15]_i_3_n_12 ;
  wire \empty_81_fu_186[15]_i_4_n_12 ;
  wire \empty_81_fu_186[15]_i_5_n_12 ;
  wire \empty_81_fu_186[15]_i_6_n_12 ;
  wire \empty_81_fu_186[15]_i_7_n_12 ;
  wire \empty_81_fu_186[15]_i_8_n_12 ;
  wire \empty_81_fu_186[15]_i_9_n_12 ;
  wire \empty_81_fu_186[23]_i_10_n_12 ;
  wire \empty_81_fu_186[23]_i_11_n_12 ;
  wire \empty_81_fu_186[23]_i_12_n_12 ;
  wire \empty_81_fu_186[23]_i_13_n_12 ;
  wire \empty_81_fu_186[23]_i_14_n_12 ;
  wire \empty_81_fu_186[23]_i_15_n_12 ;
  wire \empty_81_fu_186[23]_i_16_n_12 ;
  wire \empty_81_fu_186[23]_i_17_n_12 ;
  wire \empty_81_fu_186[23]_i_2_n_12 ;
  wire \empty_81_fu_186[23]_i_3_n_12 ;
  wire \empty_81_fu_186[23]_i_4_n_12 ;
  wire \empty_81_fu_186[23]_i_5_n_12 ;
  wire \empty_81_fu_186[23]_i_6_n_12 ;
  wire \empty_81_fu_186[23]_i_7_n_12 ;
  wire \empty_81_fu_186[23]_i_8_n_12 ;
  wire \empty_81_fu_186[23]_i_9_n_12 ;
  wire \empty_81_fu_186[31]_i_10_n_12 ;
  wire \empty_81_fu_186[31]_i_11_n_12 ;
  wire \empty_81_fu_186[31]_i_12_n_12 ;
  wire \empty_81_fu_186[31]_i_13_n_12 ;
  wire \empty_81_fu_186[31]_i_14_n_12 ;
  wire \empty_81_fu_186[31]_i_15_n_12 ;
  wire \empty_81_fu_186[31]_i_16_n_12 ;
  wire \empty_81_fu_186[31]_i_17_n_12 ;
  wire \empty_81_fu_186[31]_i_2_n_12 ;
  wire \empty_81_fu_186[31]_i_3_n_12 ;
  wire \empty_81_fu_186[31]_i_4_n_12 ;
  wire \empty_81_fu_186[31]_i_5_n_12 ;
  wire \empty_81_fu_186[31]_i_6_n_12 ;
  wire \empty_81_fu_186[31]_i_7_n_12 ;
  wire \empty_81_fu_186[31]_i_8_n_12 ;
  wire \empty_81_fu_186[31]_i_9_n_12 ;
  wire \empty_81_fu_186[39]_i_15_n_12 ;
  wire \empty_81_fu_186[39]_i_16_n_12 ;
  wire \empty_81_fu_186[39]_i_17_n_12 ;
  wire \empty_81_fu_186[39]_i_8_n_12 ;
  wire \empty_81_fu_186[39]_i_9_n_12 ;
  wire \empty_81_fu_186[7]_i_10_n_12 ;
  wire \empty_81_fu_186[7]_i_11_n_12 ;
  wire \empty_81_fu_186[7]_i_12_n_12 ;
  wire \empty_81_fu_186[7]_i_13_n_12 ;
  wire \empty_81_fu_186[7]_i_14_n_12 ;
  wire \empty_81_fu_186[7]_i_15_n_12 ;
  wire \empty_81_fu_186[7]_i_16_n_12 ;
  wire \empty_81_fu_186[7]_i_2_n_12 ;
  wire \empty_81_fu_186[7]_i_3_n_12 ;
  wire \empty_81_fu_186[7]_i_4_n_12 ;
  wire \empty_81_fu_186[7]_i_5_n_12 ;
  wire \empty_81_fu_186[7]_i_6_n_12 ;
  wire \empty_81_fu_186[7]_i_7_n_12 ;
  wire \empty_81_fu_186[7]_i_8_n_12 ;
  wire \empty_81_fu_186[7]_i_9_n_12 ;
  wire \empty_81_fu_186_reg[15] ;
  wire \empty_81_fu_186_reg[15]_0 ;
  wire \empty_81_fu_186_reg[15]_1 ;
  wire \empty_81_fu_186_reg[15]_2 ;
  wire \empty_81_fu_186_reg[15]_3 ;
  wire \empty_81_fu_186_reg[15]_4 ;
  wire \empty_81_fu_186_reg[15]_5 ;
  wire \empty_81_fu_186_reg[15]_6 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[15]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_186_reg[23] ;
  wire \empty_81_fu_186_reg[23]_0 ;
  wire \empty_81_fu_186_reg[23]_1 ;
  wire \empty_81_fu_186_reg[23]_2 ;
  wire \empty_81_fu_186_reg[23]_3 ;
  wire \empty_81_fu_186_reg[23]_4 ;
  wire \empty_81_fu_186_reg[23]_5 ;
  wire \empty_81_fu_186_reg[23]_6 ;
  wire \empty_81_fu_186_reg[23]_7 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[23]_i_1_n_19 ;
  wire \empty_81_fu_186_reg[31] ;
  wire [7:0]\empty_81_fu_186_reg[31]_0 ;
  wire \empty_81_fu_186_reg[31]_1 ;
  wire \empty_81_fu_186_reg[31]_2 ;
  wire \empty_81_fu_186_reg[31]_3 ;
  wire \empty_81_fu_186_reg[31]_4 ;
  wire \empty_81_fu_186_reg[31]_5 ;
  wire \empty_81_fu_186_reg[31]_6 ;
  wire \empty_81_fu_186_reg[31]_7 ;
  wire \empty_81_fu_186_reg[31]_8 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[31]_i_1_n_19 ;
  wire [31:0]\empty_81_fu_186_reg[39] ;
  wire [32:0]\empty_81_fu_186_reg[39]_0 ;
  wire [32:0]\empty_81_fu_186_reg[39]_1 ;
  wire [7:0]\empty_81_fu_186_reg[39]_2 ;
  wire \empty_81_fu_186_reg[39]_3 ;
  wire [0:0]\empty_81_fu_186_reg[39]_4 ;
  wire \empty_81_fu_186_reg[39]_5 ;
  wire \empty_81_fu_186_reg[39]_6 ;
  wire \empty_81_fu_186_reg[39]_7 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_186_reg[47] ;
  wire [7:0]\empty_81_fu_186_reg[47]_0 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_81_fu_186_reg[55] ;
  wire [7:0]\empty_81_fu_186_reg[55]_0 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_81_fu_186_reg[63] ;
  wire [7:0]\empty_81_fu_186_reg[63]_0 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[63]_i_1_n_19 ;
  wire \empty_81_fu_186_reg[7] ;
  wire \empty_81_fu_186_reg[7]_0 ;
  wire \empty_81_fu_186_reg[7]_1 ;
  wire \empty_81_fu_186_reg[7]_2 ;
  wire \empty_81_fu_186_reg[7]_3 ;
  wire \empty_81_fu_186_reg[7]_4 ;
  wire \empty_81_fu_186_reg[7]_5 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_12 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_13 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_14 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_15 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_16 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_17 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_18 ;
  wire \empty_81_fu_186_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_empty_81_fu_186_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_10 
       (.I0(\empty_81_fu_186[15]_i_2_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [15]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [7]),
        .I4(\empty_81_fu_186_reg[15]_6 ),
        .I5(p_reg_reg_n_102),
        .O(\empty_81_fu_186[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_11 
       (.I0(\empty_81_fu_186[15]_i_3_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [14]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [6]),
        .I4(\empty_81_fu_186_reg[15]_5 ),
        .I5(p_reg_reg_n_103),
        .O(\empty_81_fu_186[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_12 
       (.I0(\empty_81_fu_186[15]_i_4_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [13]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [5]),
        .I4(\empty_81_fu_186_reg[15]_4 ),
        .I5(p_reg_reg_n_104),
        .O(\empty_81_fu_186[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_13 
       (.I0(\empty_81_fu_186[15]_i_5_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [12]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [4]),
        .I4(\empty_81_fu_186_reg[15]_3 ),
        .I5(p_reg_reg_n_105),
        .O(\empty_81_fu_186[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_14 
       (.I0(\empty_81_fu_186[15]_i_6_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [11]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [3]),
        .I4(\empty_81_fu_186_reg[15]_2 ),
        .I5(p_reg_reg_n_106),
        .O(\empty_81_fu_186[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_15 
       (.I0(\empty_81_fu_186[15]_i_7_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [10]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [2]),
        .I4(\empty_81_fu_186_reg[15]_1 ),
        .I5(p_reg_reg_n_107),
        .O(\empty_81_fu_186[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_16 
       (.I0(\empty_81_fu_186[15]_i_8_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [9]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [1]),
        .I4(\empty_81_fu_186_reg[15]_0 ),
        .I5(p_reg_reg_n_108),
        .O(\empty_81_fu_186[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[15]_i_17 
       (.I0(\empty_81_fu_186[15]_i_9_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [8]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[23] [0]),
        .I4(\empty_81_fu_186_reg[15] ),
        .I5(p_reg_reg_n_109),
        .O(\empty_81_fu_186[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_2 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_103),
        .I2(\empty_81_fu_186_reg[39] [14]),
        .I3(\empty_81_fu_186_reg[23] [6]),
        .I4(\empty_81_fu_186_reg[39]_0 [14]),
        .I5(\empty_81_fu_186_reg[39]_1 [14]),
        .O(\empty_81_fu_186[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_3 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_104),
        .I2(\empty_81_fu_186_reg[39] [13]),
        .I3(\empty_81_fu_186_reg[23] [5]),
        .I4(\empty_81_fu_186_reg[39]_0 [13]),
        .I5(\empty_81_fu_186_reg[39]_1 [13]),
        .O(\empty_81_fu_186[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_4 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_105),
        .I2(\empty_81_fu_186_reg[39] [12]),
        .I3(\empty_81_fu_186_reg[23] [4]),
        .I4(\empty_81_fu_186_reg[39]_0 [12]),
        .I5(\empty_81_fu_186_reg[39]_1 [12]),
        .O(\empty_81_fu_186[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_5 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_106),
        .I2(\empty_81_fu_186_reg[39] [11]),
        .I3(\empty_81_fu_186_reg[23] [3]),
        .I4(\empty_81_fu_186_reg[39]_0 [11]),
        .I5(\empty_81_fu_186_reg[39]_1 [11]),
        .O(\empty_81_fu_186[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_6 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_107),
        .I2(\empty_81_fu_186_reg[39] [10]),
        .I3(\empty_81_fu_186_reg[23] [2]),
        .I4(\empty_81_fu_186_reg[39]_0 [10]),
        .I5(\empty_81_fu_186_reg[39]_1 [10]),
        .O(\empty_81_fu_186[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_7 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_108),
        .I2(\empty_81_fu_186_reg[39] [9]),
        .I3(\empty_81_fu_186_reg[23] [1]),
        .I4(\empty_81_fu_186_reg[39]_0 [9]),
        .I5(\empty_81_fu_186_reg[39]_1 [9]),
        .O(\empty_81_fu_186[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_8 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_109),
        .I2(\empty_81_fu_186_reg[39] [8]),
        .I3(\empty_81_fu_186_reg[23] [0]),
        .I4(\empty_81_fu_186_reg[39]_0 [8]),
        .I5(\empty_81_fu_186_reg[39]_1 [8]),
        .O(\empty_81_fu_186[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[15]_i_9 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_110),
        .I2(\empty_81_fu_186_reg[39] [7]),
        .I3(O[7]),
        .I4(\empty_81_fu_186_reg[39]_0 [7]),
        .I5(\empty_81_fu_186_reg[39]_1 [7]),
        .O(\empty_81_fu_186[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_10 
       (.I0(\empty_81_fu_186[23]_i_2_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [23]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [7]),
        .I4(\empty_81_fu_186_reg[23]_7 ),
        .I5(p_reg_reg_n_94),
        .O(\empty_81_fu_186[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_11 
       (.I0(\empty_81_fu_186[23]_i_3_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [22]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [6]),
        .I4(\empty_81_fu_186_reg[23]_6 ),
        .I5(p_reg_reg_n_95),
        .O(\empty_81_fu_186[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_12 
       (.I0(\empty_81_fu_186[23]_i_4_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [21]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [5]),
        .I4(\empty_81_fu_186_reg[23]_5 ),
        .I5(p_reg_reg_n_96),
        .O(\empty_81_fu_186[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_13 
       (.I0(\empty_81_fu_186[23]_i_5_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [20]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [4]),
        .I4(\empty_81_fu_186_reg[23]_4 ),
        .I5(p_reg_reg_n_97),
        .O(\empty_81_fu_186[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_14 
       (.I0(\empty_81_fu_186[23]_i_6_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [19]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [3]),
        .I4(\empty_81_fu_186_reg[23]_3 ),
        .I5(p_reg_reg_n_98),
        .O(\empty_81_fu_186[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_15 
       (.I0(\empty_81_fu_186[23]_i_7_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [18]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [2]),
        .I4(\empty_81_fu_186_reg[23]_2 ),
        .I5(p_reg_reg_n_99),
        .O(\empty_81_fu_186[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_16 
       (.I0(\empty_81_fu_186[23]_i_8_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [17]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [1]),
        .I4(\empty_81_fu_186_reg[23]_1 ),
        .I5(p_reg_reg_n_100),
        .O(\empty_81_fu_186[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[23]_i_17 
       (.I0(\empty_81_fu_186[23]_i_9_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [16]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[31]_0 [0]),
        .I4(\empty_81_fu_186_reg[23]_0 ),
        .I5(p_reg_reg_n_101),
        .O(\empty_81_fu_186[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_2 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_95),
        .I2(\empty_81_fu_186_reg[39] [22]),
        .I3(\empty_81_fu_186_reg[31]_0 [6]),
        .I4(\empty_81_fu_186_reg[39]_0 [22]),
        .I5(\empty_81_fu_186_reg[39]_1 [22]),
        .O(\empty_81_fu_186[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_3 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_96),
        .I2(\empty_81_fu_186_reg[39] [21]),
        .I3(\empty_81_fu_186_reg[31]_0 [5]),
        .I4(\empty_81_fu_186_reg[39]_0 [21]),
        .I5(\empty_81_fu_186_reg[39]_1 [21]),
        .O(\empty_81_fu_186[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_4 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_97),
        .I2(\empty_81_fu_186_reg[39] [20]),
        .I3(\empty_81_fu_186_reg[31]_0 [4]),
        .I4(\empty_81_fu_186_reg[39]_0 [20]),
        .I5(\empty_81_fu_186_reg[39]_1 [20]),
        .O(\empty_81_fu_186[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_5 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_98),
        .I2(\empty_81_fu_186_reg[39] [19]),
        .I3(\empty_81_fu_186_reg[31]_0 [3]),
        .I4(\empty_81_fu_186_reg[39]_0 [19]),
        .I5(\empty_81_fu_186_reg[39]_1 [19]),
        .O(\empty_81_fu_186[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_6 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_99),
        .I2(\empty_81_fu_186_reg[39] [18]),
        .I3(\empty_81_fu_186_reg[31]_0 [2]),
        .I4(\empty_81_fu_186_reg[39]_0 [18]),
        .I5(\empty_81_fu_186_reg[39]_1 [18]),
        .O(\empty_81_fu_186[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_7 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_100),
        .I2(\empty_81_fu_186_reg[39] [17]),
        .I3(\empty_81_fu_186_reg[31]_0 [1]),
        .I4(\empty_81_fu_186_reg[39]_0 [17]),
        .I5(\empty_81_fu_186_reg[39]_1 [17]),
        .O(\empty_81_fu_186[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_8 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_101),
        .I2(\empty_81_fu_186_reg[39] [16]),
        .I3(\empty_81_fu_186_reg[31]_0 [0]),
        .I4(\empty_81_fu_186_reg[39]_0 [16]),
        .I5(\empty_81_fu_186_reg[39]_1 [16]),
        .O(\empty_81_fu_186[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[23]_i_9 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_102),
        .I2(\empty_81_fu_186_reg[39] [15]),
        .I3(\empty_81_fu_186_reg[23] [7]),
        .I4(\empty_81_fu_186_reg[39]_0 [15]),
        .I5(\empty_81_fu_186_reg[39]_1 [15]),
        .O(\empty_81_fu_186[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_10 
       (.I0(\empty_81_fu_186[31]_i_2_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [31]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_2 [7]),
        .I4(\empty_81_fu_186_reg[31]_8 ),
        .I5(p_reg_reg_n_86),
        .O(\empty_81_fu_186[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_11 
       (.I0(\empty_81_fu_186[31]_i_3_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [30]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_2 [6]),
        .I4(\empty_81_fu_186_reg[31]_7 ),
        .I5(p_reg_reg_n_87),
        .O(\empty_81_fu_186[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_12 
       (.I0(\empty_81_fu_186[31]_i_4_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [29]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_2 [5]),
        .I4(\empty_81_fu_186_reg[31]_6 ),
        .I5(p_reg_reg_n_88),
        .O(\empty_81_fu_186[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_13 
       (.I0(\empty_81_fu_186[31]_i_5_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [28]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_2 [4]),
        .I4(\empty_81_fu_186_reg[31]_5 ),
        .I5(p_reg_reg_n_89),
        .O(\empty_81_fu_186[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_14 
       (.I0(\empty_81_fu_186[31]_i_6_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [27]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_2 [3]),
        .I4(\empty_81_fu_186_reg[31]_4 ),
        .I5(p_reg_reg_n_90),
        .O(\empty_81_fu_186[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_15 
       (.I0(\empty_81_fu_186[31]_i_7_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [26]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[39]_2 [2]),
        .I4(\empty_81_fu_186_reg[31]_3 ),
        .I5(p_reg_reg_n_91),
        .O(\empty_81_fu_186[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_16 
       (.I0(\empty_81_fu_186[31]_i_8_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [25]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[39]_2 [1]),
        .I4(\empty_81_fu_186_reg[31]_2 ),
        .I5(p_reg_reg_n_92),
        .O(\empty_81_fu_186[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[31]_i_17 
       (.I0(\empty_81_fu_186[31]_i_9_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [24]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[39]_2 [0]),
        .I4(\empty_81_fu_186_reg[31]_1 ),
        .I5(p_reg_reg_n_93),
        .O(\empty_81_fu_186[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_2 
       (.I0(\empty_81_fu_186_reg[39]_3 ),
        .I1(p_reg_reg_n_87),
        .I2(\empty_81_fu_186_reg[39] [30]),
        .I3(\empty_81_fu_186_reg[39]_2 [6]),
        .I4(\empty_81_fu_186_reg[39]_0 [30]),
        .I5(\empty_81_fu_186_reg[39]_1 [30]),
        .O(\empty_81_fu_186[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_3 
       (.I0(\empty_81_fu_186_reg[39]_3 ),
        .I1(p_reg_reg_n_88),
        .I2(\empty_81_fu_186_reg[39] [29]),
        .I3(\empty_81_fu_186_reg[39]_2 [5]),
        .I4(\empty_81_fu_186_reg[39]_0 [29]),
        .I5(\empty_81_fu_186_reg[39]_1 [29]),
        .O(\empty_81_fu_186[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_4 
       (.I0(\empty_81_fu_186_reg[39]_3 ),
        .I1(p_reg_reg_n_89),
        .I2(\empty_81_fu_186_reg[39] [28]),
        .I3(\empty_81_fu_186_reg[39]_2 [4]),
        .I4(\empty_81_fu_186_reg[39]_0 [28]),
        .I5(\empty_81_fu_186_reg[39]_1 [28]),
        .O(\empty_81_fu_186[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_5 
       (.I0(\empty_81_fu_186_reg[39]_3 ),
        .I1(p_reg_reg_n_90),
        .I2(\empty_81_fu_186_reg[39] [27]),
        .I3(\empty_81_fu_186_reg[39]_2 [3]),
        .I4(\empty_81_fu_186_reg[39]_0 [27]),
        .I5(\empty_81_fu_186_reg[39]_1 [27]),
        .O(\empty_81_fu_186[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_6 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_91),
        .I2(\empty_81_fu_186_reg[39] [26]),
        .I3(\empty_81_fu_186_reg[39]_2 [2]),
        .I4(\empty_81_fu_186_reg[39]_0 [26]),
        .I5(\empty_81_fu_186_reg[39]_1 [26]),
        .O(\empty_81_fu_186[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_7 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_92),
        .I2(\empty_81_fu_186_reg[39] [25]),
        .I3(\empty_81_fu_186_reg[39]_2 [1]),
        .I4(\empty_81_fu_186_reg[39]_0 [25]),
        .I5(\empty_81_fu_186_reg[39]_1 [25]),
        .O(\empty_81_fu_186[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_8 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_93),
        .I2(\empty_81_fu_186_reg[39] [24]),
        .I3(\empty_81_fu_186_reg[39]_2 [0]),
        .I4(\empty_81_fu_186_reg[39]_0 [24]),
        .I5(\empty_81_fu_186_reg[39]_1 [24]),
        .O(\empty_81_fu_186[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[31]_i_9 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_94),
        .I2(\empty_81_fu_186_reg[39] [23]),
        .I3(\empty_81_fu_186_reg[31]_0 [7]),
        .I4(\empty_81_fu_186_reg[39]_0 [23]),
        .I5(\empty_81_fu_186_reg[39]_1 [23]),
        .O(\empty_81_fu_186[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hD4CCD4FF2B332B00)) 
    \empty_81_fu_186[39]_i_15 
       (.I0(P),
        .I1(\empty_81_fu_186_reg[39]_6 ),
        .I2(CO),
        .I3(\empty_81_fu_186_reg[39]_3 ),
        .I4(\empty_81_fu_186_reg[39] [31]),
        .I5(\empty_81_fu_186_reg[39]_7 ),
        .O(\empty_81_fu_186[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_81_fu_186[39]_i_16 
       (.I0(\empty_81_fu_186[39]_i_8_n_12 ),
        .I1(P),
        .I2(\empty_81_fu_186_reg[39]_5 ),
        .I3(\empty_81_fu_186_reg[39]_4 ),
        .I4(\empty_81_fu_186_reg[39]_3 ),
        .I5(\empty_81_fu_186_reg[39] [31]),
        .O(\empty_81_fu_186[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[39]_i_17 
       (.I0(\empty_81_fu_186[39]_i_9_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [31]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_4 ),
        .I4(\empty_81_fu_186_reg[39]_5 ),
        .I5(P),
        .O(\empty_81_fu_186[39]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'h606F909F6F609F90)) 
    \empty_81_fu_186[39]_i_8 
       (.I0(P),
        .I1(\empty_81_fu_186_reg[39]_1 [32]),
        .I2(\empty_81_fu_186_reg[39]_3 ),
        .I3(\empty_81_fu_186_reg[39]_0 [32]),
        .I4(CO),
        .I5(\empty_81_fu_186_reg[39] [31]),
        .O(\empty_81_fu_186[39]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[39]_i_9 
       (.I0(\empty_81_fu_186_reg[39]_3 ),
        .I1(p_reg_reg_n_86),
        .I2(\empty_81_fu_186_reg[39] [31]),
        .I3(\empty_81_fu_186_reg[39]_2 [7]),
        .I4(\empty_81_fu_186_reg[39]_0 [31]),
        .I5(\empty_81_fu_186_reg[39]_1 [31]),
        .O(\empty_81_fu_186[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_10 
       (.I0(\empty_81_fu_186[7]_i_3_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [6]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[6]),
        .I4(\empty_81_fu_186_reg[7]_4 ),
        .I5(p_reg_reg_n_111),
        .O(\empty_81_fu_186[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_11 
       (.I0(\empty_81_fu_186[7]_i_4_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [5]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[5]),
        .I4(\empty_81_fu_186_reg[7]_3 ),
        .I5(p_reg_reg_n_112),
        .O(\empty_81_fu_186[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_12 
       (.I0(\empty_81_fu_186[7]_i_5_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [4]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[4]),
        .I4(\empty_81_fu_186_reg[7]_2 ),
        .I5(p_reg_reg_n_113),
        .O(\empty_81_fu_186[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_13 
       (.I0(\empty_81_fu_186[7]_i_6_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [3]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[3]),
        .I4(\empty_81_fu_186_reg[7]_1 ),
        .I5(p_reg_reg_n_114),
        .O(\empty_81_fu_186[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_14 
       (.I0(\empty_81_fu_186[7]_i_7_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [2]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[2]),
        .I4(\empty_81_fu_186_reg[7]_0 ),
        .I5(p_reg_reg_n_115),
        .O(\empty_81_fu_186[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_15 
       (.I0(\empty_81_fu_186[7]_i_8_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [1]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[1]),
        .I4(\empty_81_fu_186_reg[7] ),
        .I5(p_reg_reg_n_116),
        .O(\empty_81_fu_186[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_81_fu_186[7]_i_16 
       (.I0(p_reg_reg_n_117),
        .I1(\empty_81_fu_186_reg[39]_1 [0]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(\empty_81_fu_186_reg[39]_0 [0]),
        .I4(O[0]),
        .I5(\empty_81_fu_186_reg[39] [0]),
        .O(\empty_81_fu_186[7]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_2 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_111),
        .I2(\empty_81_fu_186_reg[39] [6]),
        .I3(O[6]),
        .I4(\empty_81_fu_186_reg[39]_0 [6]),
        .I5(\empty_81_fu_186_reg[39]_1 [6]),
        .O(\empty_81_fu_186[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_3 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_112),
        .I2(\empty_81_fu_186_reg[39] [5]),
        .I3(O[5]),
        .I4(\empty_81_fu_186_reg[39]_0 [5]),
        .I5(\empty_81_fu_186_reg[39]_1 [5]),
        .O(\empty_81_fu_186[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_4 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_113),
        .I2(\empty_81_fu_186_reg[39] [4]),
        .I3(O[4]),
        .I4(\empty_81_fu_186_reg[39]_0 [4]),
        .I5(\empty_81_fu_186_reg[39]_1 [4]),
        .O(\empty_81_fu_186[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_5 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_114),
        .I2(\empty_81_fu_186_reg[39] [3]),
        .I3(O[3]),
        .I4(\empty_81_fu_186_reg[39]_0 [3]),
        .I5(\empty_81_fu_186_reg[39]_1 [3]),
        .O(\empty_81_fu_186[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_6 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_115),
        .I2(\empty_81_fu_186_reg[39] [2]),
        .I3(O[2]),
        .I4(\empty_81_fu_186_reg[39]_0 [2]),
        .I5(\empty_81_fu_186_reg[39]_1 [2]),
        .O(\empty_81_fu_186[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_7 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_116),
        .I2(\empty_81_fu_186_reg[39] [1]),
        .I3(O[1]),
        .I4(\empty_81_fu_186_reg[39]_0 [1]),
        .I5(\empty_81_fu_186_reg[39]_1 [1]),
        .O(\empty_81_fu_186[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_81_fu_186[7]_i_8 
       (.I0(\empty_81_fu_186_reg[31] ),
        .I1(p_reg_reg_n_117),
        .I2(\empty_81_fu_186_reg[39] [0]),
        .I3(O[0]),
        .I4(\empty_81_fu_186_reg[39]_0 [0]),
        .I5(\empty_81_fu_186_reg[39]_1 [0]),
        .O(\empty_81_fu_186[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_81_fu_186[7]_i_9 
       (.I0(\empty_81_fu_186[7]_i_2_n_12 ),
        .I1(\empty_81_fu_186_reg[39] [7]),
        .I2(\empty_81_fu_186_reg[31] ),
        .I3(O[7]),
        .I4(\empty_81_fu_186_reg[7]_5 ),
        .I5(p_reg_reg_n_110),
        .O(\empty_81_fu_186[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[15]_i_1 
       (.CI(\empty_81_fu_186_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[15]_i_1_n_12 ,\empty_81_fu_186_reg[15]_i_1_n_13 ,\empty_81_fu_186_reg[15]_i_1_n_14 ,\empty_81_fu_186_reg[15]_i_1_n_15 ,\empty_81_fu_186_reg[15]_i_1_n_16 ,\empty_81_fu_186_reg[15]_i_1_n_17 ,\empty_81_fu_186_reg[15]_i_1_n_18 ,\empty_81_fu_186_reg[15]_i_1_n_19 }),
        .DI({\empty_81_fu_186[15]_i_2_n_12 ,\empty_81_fu_186[15]_i_3_n_12 ,\empty_81_fu_186[15]_i_4_n_12 ,\empty_81_fu_186[15]_i_5_n_12 ,\empty_81_fu_186[15]_i_6_n_12 ,\empty_81_fu_186[15]_i_7_n_12 ,\empty_81_fu_186[15]_i_8_n_12 ,\empty_81_fu_186[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_81_fu_186[15]_i_10_n_12 ,\empty_81_fu_186[15]_i_11_n_12 ,\empty_81_fu_186[15]_i_12_n_12 ,\empty_81_fu_186[15]_i_13_n_12 ,\empty_81_fu_186[15]_i_14_n_12 ,\empty_81_fu_186[15]_i_15_n_12 ,\empty_81_fu_186[15]_i_16_n_12 ,\empty_81_fu_186[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[23]_i_1 
       (.CI(\empty_81_fu_186_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[23]_i_1_n_12 ,\empty_81_fu_186_reg[23]_i_1_n_13 ,\empty_81_fu_186_reg[23]_i_1_n_14 ,\empty_81_fu_186_reg[23]_i_1_n_15 ,\empty_81_fu_186_reg[23]_i_1_n_16 ,\empty_81_fu_186_reg[23]_i_1_n_17 ,\empty_81_fu_186_reg[23]_i_1_n_18 ,\empty_81_fu_186_reg[23]_i_1_n_19 }),
        .DI({\empty_81_fu_186[23]_i_2_n_12 ,\empty_81_fu_186[23]_i_3_n_12 ,\empty_81_fu_186[23]_i_4_n_12 ,\empty_81_fu_186[23]_i_5_n_12 ,\empty_81_fu_186[23]_i_6_n_12 ,\empty_81_fu_186[23]_i_7_n_12 ,\empty_81_fu_186[23]_i_8_n_12 ,\empty_81_fu_186[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_81_fu_186[23]_i_10_n_12 ,\empty_81_fu_186[23]_i_11_n_12 ,\empty_81_fu_186[23]_i_12_n_12 ,\empty_81_fu_186[23]_i_13_n_12 ,\empty_81_fu_186[23]_i_14_n_12 ,\empty_81_fu_186[23]_i_15_n_12 ,\empty_81_fu_186[23]_i_16_n_12 ,\empty_81_fu_186[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[31]_i_1 
       (.CI(\empty_81_fu_186_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[31]_i_1_n_12 ,\empty_81_fu_186_reg[31]_i_1_n_13 ,\empty_81_fu_186_reg[31]_i_1_n_14 ,\empty_81_fu_186_reg[31]_i_1_n_15 ,\empty_81_fu_186_reg[31]_i_1_n_16 ,\empty_81_fu_186_reg[31]_i_1_n_17 ,\empty_81_fu_186_reg[31]_i_1_n_18 ,\empty_81_fu_186_reg[31]_i_1_n_19 }),
        .DI({\empty_81_fu_186[31]_i_2_n_12 ,\empty_81_fu_186[31]_i_3_n_12 ,\empty_81_fu_186[31]_i_4_n_12 ,\empty_81_fu_186[31]_i_5_n_12 ,\empty_81_fu_186[31]_i_6_n_12 ,\empty_81_fu_186[31]_i_7_n_12 ,\empty_81_fu_186[31]_i_8_n_12 ,\empty_81_fu_186[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_81_fu_186[31]_i_10_n_12 ,\empty_81_fu_186[31]_i_11_n_12 ,\empty_81_fu_186[31]_i_12_n_12 ,\empty_81_fu_186[31]_i_13_n_12 ,\empty_81_fu_186[31]_i_14_n_12 ,\empty_81_fu_186[31]_i_15_n_12 ,\empty_81_fu_186[31]_i_16_n_12 ,\empty_81_fu_186[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[39]_i_1 
       (.CI(\empty_81_fu_186_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[39]_i_1_n_12 ,\empty_81_fu_186_reg[39]_i_1_n_13 ,\empty_81_fu_186_reg[39]_i_1_n_14 ,\empty_81_fu_186_reg[39]_i_1_n_15 ,\empty_81_fu_186_reg[39]_i_1_n_16 ,\empty_81_fu_186_reg[39]_i_1_n_17 ,\empty_81_fu_186_reg[39]_i_1_n_18 ,\empty_81_fu_186_reg[39]_i_1_n_19 }),
        .DI({DI,\empty_81_fu_186[39]_i_8_n_12 ,\empty_81_fu_186[39]_i_9_n_12 }),
        .O(D[39:32]),
        .S({S,\empty_81_fu_186[39]_i_15_n_12 ,\empty_81_fu_186[39]_i_16_n_12 ,\empty_81_fu_186[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[47]_i_1 
       (.CI(\empty_81_fu_186_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[47]_i_1_n_12 ,\empty_81_fu_186_reg[47]_i_1_n_13 ,\empty_81_fu_186_reg[47]_i_1_n_14 ,\empty_81_fu_186_reg[47]_i_1_n_15 ,\empty_81_fu_186_reg[47]_i_1_n_16 ,\empty_81_fu_186_reg[47]_i_1_n_17 ,\empty_81_fu_186_reg[47]_i_1_n_18 ,\empty_81_fu_186_reg[47]_i_1_n_19 }),
        .DI(\empty_81_fu_186_reg[47] ),
        .O(D[47:40]),
        .S(\empty_81_fu_186_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[55]_i_1 
       (.CI(\empty_81_fu_186_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[55]_i_1_n_12 ,\empty_81_fu_186_reg[55]_i_1_n_13 ,\empty_81_fu_186_reg[55]_i_1_n_14 ,\empty_81_fu_186_reg[55]_i_1_n_15 ,\empty_81_fu_186_reg[55]_i_1_n_16 ,\empty_81_fu_186_reg[55]_i_1_n_17 ,\empty_81_fu_186_reg[55]_i_1_n_18 ,\empty_81_fu_186_reg[55]_i_1_n_19 }),
        .DI(\empty_81_fu_186_reg[55] ),
        .O(D[55:48]),
        .S(\empty_81_fu_186_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[63]_i_1 
       (.CI(\empty_81_fu_186_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_81_fu_186_reg[63]_i_1_CO_UNCONNECTED [7],\empty_81_fu_186_reg[63]_i_1_n_13 ,\empty_81_fu_186_reg[63]_i_1_n_14 ,\empty_81_fu_186_reg[63]_i_1_n_15 ,\empty_81_fu_186_reg[63]_i_1_n_16 ,\empty_81_fu_186_reg[63]_i_1_n_17 ,\empty_81_fu_186_reg[63]_i_1_n_18 ,\empty_81_fu_186_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_81_fu_186_reg[63] }),
        .O(D[63:56]),
        .S(\empty_81_fu_186_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[7]_i_1_n_12 ,\empty_81_fu_186_reg[7]_i_1_n_13 ,\empty_81_fu_186_reg[7]_i_1_n_14 ,\empty_81_fu_186_reg[7]_i_1_n_15 ,\empty_81_fu_186_reg[7]_i_1_n_16 ,\empty_81_fu_186_reg[7]_i_1_n_17 ,\empty_81_fu_186_reg[7]_i_1_n_18 ,\empty_81_fu_186_reg[7]_i_1_n_19 }),
        .DI({\empty_81_fu_186[7]_i_2_n_12 ,\empty_81_fu_186[7]_i_3_n_12 ,\empty_81_fu_186[7]_i_4_n_12 ,\empty_81_fu_186[7]_i_5_n_12 ,\empty_81_fu_186[7]_i_6_n_12 ,\empty_81_fu_186[7]_i_7_n_12 ,\empty_81_fu_186[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_81_fu_186[7]_i_9_n_12 ,\empty_81_fu_186[7]_i_10_n_12 ,\empty_81_fu_186[7]_i_11_n_12 ,\empty_81_fu_186[7]_i_12_n_12 ,\empty_81_fu_186[7]_i_13_n_12 ,\empty_81_fu_186[7]_i_14_n_12 ,\empty_81_fu_186[7]_i_15_n_12 ,\empty_81_fu_186[7]_i_16_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26
   (A,
    P,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[16]_1 ,
    \ap_CS_fsm_reg[16]_2 ,
    \ap_CS_fsm_reg[16]_3 ,
    \ap_CS_fsm_reg[16]_4 ,
    \ap_CS_fsm_reg[16]_5 ,
    \ap_CS_fsm_reg[16]_6 ,
    \ap_CS_fsm_reg[16]_7 ,
    \ap_CS_fsm_reg[16]_8 ,
    \ap_CS_fsm_reg[16]_9 ,
    \ap_CS_fsm_reg[16]_10 ,
    \ap_CS_fsm_reg[16]_11 ,
    \ap_CS_fsm_reg[16]_12 ,
    \ap_CS_fsm_reg[16]_13 ,
    \ap_CS_fsm_reg[16]_14 ,
    \ap_CS_fsm_reg[16]_15 ,
    \ap_CS_fsm_reg[16]_16 ,
    \ap_CS_fsm_reg[16]_17 ,
    \ap_CS_fsm_reg[16]_18 ,
    \ap_CS_fsm_reg[16]_19 ,
    \ap_CS_fsm_reg[16]_20 ,
    \ap_CS_fsm_reg[16]_21 ,
    \ap_CS_fsm_reg[16]_22 ,
    \ap_CS_fsm_reg[16]_23 ,
    \ap_CS_fsm_reg[16]_24 ,
    \ap_CS_fsm_reg[16]_25 ,
    \ap_CS_fsm_reg[16]_26 ,
    \ap_CS_fsm_reg[16]_27 ,
    \ap_CS_fsm_reg[16]_28 ,
    \ap_CS_fsm_reg[16]_29 ,
    DI,
    S,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_86_fu_206[31]_i_10 ,
    \empty_86_fu_206_reg[39] ,
    \empty_86_fu_206_reg[39]_0 ,
    indata_q0);
  output [15:0]A;
  output [32:0]P;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[16]_1 ;
  output \ap_CS_fsm_reg[16]_2 ;
  output \ap_CS_fsm_reg[16]_3 ;
  output \ap_CS_fsm_reg[16]_4 ;
  output \ap_CS_fsm_reg[16]_5 ;
  output \ap_CS_fsm_reg[16]_6 ;
  output \ap_CS_fsm_reg[16]_7 ;
  output \ap_CS_fsm_reg[16]_8 ;
  output \ap_CS_fsm_reg[16]_9 ;
  output \ap_CS_fsm_reg[16]_10 ;
  output \ap_CS_fsm_reg[16]_11 ;
  output \ap_CS_fsm_reg[16]_12 ;
  output \ap_CS_fsm_reg[16]_13 ;
  output \ap_CS_fsm_reg[16]_14 ;
  output \ap_CS_fsm_reg[16]_15 ;
  output \ap_CS_fsm_reg[16]_16 ;
  output \ap_CS_fsm_reg[16]_17 ;
  output \ap_CS_fsm_reg[16]_18 ;
  output \ap_CS_fsm_reg[16]_19 ;
  output \ap_CS_fsm_reg[16]_20 ;
  output \ap_CS_fsm_reg[16]_21 ;
  output \ap_CS_fsm_reg[16]_22 ;
  output \ap_CS_fsm_reg[16]_23 ;
  output \ap_CS_fsm_reg[16]_24 ;
  output \ap_CS_fsm_reg[16]_25 ;
  output \ap_CS_fsm_reg[16]_26 ;
  output \ap_CS_fsm_reg[16]_27 ;
  output \ap_CS_fsm_reg[16]_28 ;
  output \ap_CS_fsm_reg[16]_29 ;
  output [0:0]DI;
  output [0:0]S;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_86_fu_206[31]_i_10 ;
  input [2:0]\empty_86_fu_206_reg[39] ;
  input [2:0]\empty_86_fu_206_reg[39]_0 ;
  input [15:0]indata_q0;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [32:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[16]_10 ;
  wire \ap_CS_fsm_reg[16]_11 ;
  wire \ap_CS_fsm_reg[16]_12 ;
  wire \ap_CS_fsm_reg[16]_13 ;
  wire \ap_CS_fsm_reg[16]_14 ;
  wire \ap_CS_fsm_reg[16]_15 ;
  wire \ap_CS_fsm_reg[16]_16 ;
  wire \ap_CS_fsm_reg[16]_17 ;
  wire \ap_CS_fsm_reg[16]_18 ;
  wire \ap_CS_fsm_reg[16]_19 ;
  wire \ap_CS_fsm_reg[16]_2 ;
  wire \ap_CS_fsm_reg[16]_20 ;
  wire \ap_CS_fsm_reg[16]_21 ;
  wire \ap_CS_fsm_reg[16]_22 ;
  wire \ap_CS_fsm_reg[16]_23 ;
  wire \ap_CS_fsm_reg[16]_24 ;
  wire \ap_CS_fsm_reg[16]_25 ;
  wire \ap_CS_fsm_reg[16]_26 ;
  wire \ap_CS_fsm_reg[16]_27 ;
  wire \ap_CS_fsm_reg[16]_28 ;
  wire \ap_CS_fsm_reg[16]_29 ;
  wire \ap_CS_fsm_reg[16]_3 ;
  wire \ap_CS_fsm_reg[16]_4 ;
  wire \ap_CS_fsm_reg[16]_5 ;
  wire \ap_CS_fsm_reg[16]_6 ;
  wire \ap_CS_fsm_reg[16]_7 ;
  wire \ap_CS_fsm_reg[16]_8 ;
  wire \ap_CS_fsm_reg[16]_9 ;
  wire ap_clk;
  wire [30:0]\empty_86_fu_206[31]_i_10 ;
  wire \empty_86_fu_206[39]_i_18_n_12 ;
  wire [2:0]\empty_86_fu_206_reg[39] ;
  wire [2:0]\empty_86_fu_206_reg[39]_0 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_18 
       (.I0(P[15]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [14]),
        .O(\ap_CS_fsm_reg[16]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_19 
       (.I0(P[14]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [13]),
        .O(\ap_CS_fsm_reg[16]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_20 
       (.I0(P[13]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [12]),
        .O(\ap_CS_fsm_reg[16]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_21 
       (.I0(P[12]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [11]),
        .O(\ap_CS_fsm_reg[16]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_22 
       (.I0(P[11]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [10]),
        .O(\ap_CS_fsm_reg[16]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_23 
       (.I0(P[10]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [9]),
        .O(\ap_CS_fsm_reg[16]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_24 
       (.I0(P[9]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [8]),
        .O(\ap_CS_fsm_reg[16]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[15]_i_25 
       (.I0(P[8]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [7]),
        .O(\ap_CS_fsm_reg[16]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_18 
       (.I0(P[23]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [22]),
        .O(\ap_CS_fsm_reg[16]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_19 
       (.I0(P[22]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [21]),
        .O(\ap_CS_fsm_reg[16]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_20 
       (.I0(P[21]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [20]),
        .O(\ap_CS_fsm_reg[16]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_21 
       (.I0(P[20]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [19]),
        .O(\ap_CS_fsm_reg[16]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_22 
       (.I0(P[19]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [18]),
        .O(\ap_CS_fsm_reg[16]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_23 
       (.I0(P[18]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [17]),
        .O(\ap_CS_fsm_reg[16]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_24 
       (.I0(P[17]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [16]),
        .O(\ap_CS_fsm_reg[16]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[23]_i_25 
       (.I0(P[16]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [15]),
        .O(\ap_CS_fsm_reg[16]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_18 
       (.I0(P[31]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [30]),
        .O(\ap_CS_fsm_reg[16]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_19 
       (.I0(P[30]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [29]),
        .O(\ap_CS_fsm_reg[16]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_20 
       (.I0(P[29]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [28]),
        .O(\ap_CS_fsm_reg[16]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_21 
       (.I0(P[28]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [27]),
        .O(\ap_CS_fsm_reg[16]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_22 
       (.I0(P[27]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [26]),
        .O(\ap_CS_fsm_reg[16]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_23 
       (.I0(P[26]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [25]),
        .O(\ap_CS_fsm_reg[16]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_24 
       (.I0(P[25]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [24]),
        .O(\ap_CS_fsm_reg[16]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[31]_i_25 
       (.I0(P[24]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [23]),
        .O(\ap_CS_fsm_reg[16]_22 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_86_fu_206[39]_i_15 
       (.I0(DI),
        .I1(\empty_86_fu_206_reg[39]_0 [2]),
        .I2(Q[2]),
        .I3(\empty_86_fu_206_reg[39] [2]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[39]_i_18 
       (.I0(P[32]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [30]),
        .O(\empty_86_fu_206[39]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFF504444FF50)) 
    \empty_86_fu_206[39]_i_7 
       (.I0(\empty_86_fu_206[39]_i_18_n_12 ),
        .I1(\empty_86_fu_206_reg[39] [0]),
        .I2(\empty_86_fu_206_reg[39]_0 [0]),
        .I3(\empty_86_fu_206_reg[39]_0 [1]),
        .I4(Q[2]),
        .I5(\empty_86_fu_206_reg[39] [1]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_17 
       (.I0(P[7]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [6]),
        .O(\ap_CS_fsm_reg[16]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_18 
       (.I0(P[6]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [5]),
        .O(\ap_CS_fsm_reg[16]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_19 
       (.I0(P[5]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [4]),
        .O(\ap_CS_fsm_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_20 
       (.I0(P[4]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [3]),
        .O(\ap_CS_fsm_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_21 
       (.I0(P[3]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [2]),
        .O(\ap_CS_fsm_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_22 
       (.I0(P[2]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [1]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_86_fu_206[7]_i_23 
       (.I0(P[1]),
        .I1(Q[2]),
        .I2(\empty_86_fu_206[31]_i_10 [0]),
        .O(\ap_CS_fsm_reg[16] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(indata_q0[6]),
        .I1(Q[0]),
        .I2(indata_q1[6]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(indata_q0[5]),
        .I1(Q[0]),
        .I2(indata_q1[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(indata_q0[4]),
        .I1(Q[0]),
        .I2(indata_q1[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(indata_q0[3]),
        .I1(Q[0]),
        .I2(indata_q1[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14
       (.I0(indata_q0[2]),
        .I1(Q[0]),
        .I2(indata_q1[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15
       (.I0(indata_q0[1]),
        .I1(Q[0]),
        .I2(indata_q1[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16
       (.I0(indata_q0[0]),
        .I1(Q[0]),
        .I2(indata_q1[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__0
       (.I0(indata_q0[15]),
        .I1(Q[0]),
        .I2(indata_q1[15]),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__0
       (.I0(indata_q0[14]),
        .I1(Q[0]),
        .I2(indata_q1[14]),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(indata_q0[13]),
        .I1(Q[0]),
        .I2(indata_q1[13]),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4
       (.I0(indata_q0[12]),
        .I1(Q[0]),
        .I2(indata_q1[12]),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(indata_q0[11]),
        .I1(Q[0]),
        .I2(indata_q1[11]),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(indata_q0[10]),
        .I1(Q[0]),
        .I2(indata_q1[10]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(indata_q0[9]),
        .I1(Q[0]),
        .I2(indata_q1[9]),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(indata_q0[8]),
        .I1(Q[0]),
        .I2(indata_q1[8]),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9
       (.I0(indata_q0[7]),
        .I1(Q[0]),
        .I2(indata_q1[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \indata_address1[0]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(CEA1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_28
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_i_1__1_n_12;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,p_reg_reg_i_1__1_n_12,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__1
       (.I0(indata_q0),
        .I1(Q),
        .I2(indata_q1[15]),
        .O(p_reg_reg_i_1__1_n_12));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
   (DI,
    CO,
    O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \empty_81_fu_186[39]_i_24 ,
    S,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_81_fu_186_reg[39] ,
    \empty_81_fu_186_reg[39]_0 ,
    \empty_81_fu_186_reg[39]_1 ,
    P,
    \empty_81_fu_186_reg[39]_2 ,
    \empty_81_fu_186_reg[39]_3 ,
    \empty_81_fu_186_reg[39]_i_18 );
  output [1:0]DI;
  output [0:0]CO;
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]\empty_81_fu_186[39]_i_24 ;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_81_fu_186_reg[39] ;
  input \empty_81_fu_186_reg[39]_0 ;
  input [1:0]\empty_81_fu_186_reg[39]_1 ;
  input [0:0]P;
  input \empty_81_fu_186_reg[39]_2 ;
  input [0:0]\empty_81_fu_186_reg[39]_3 ;
  input [32:0]\empty_81_fu_186_reg[39]_i_18 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [7:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire [0:0]\empty_81_fu_186[39]_i_24 ;
  wire [1:0]\empty_81_fu_186_reg[39] ;
  wire \empty_81_fu_186_reg[39]_0 ;
  wire [1:0]\empty_81_fu_186_reg[39]_1 ;
  wire \empty_81_fu_186_reg[39]_2 ;
  wire [0:0]\empty_81_fu_186_reg[39]_3 ;
  wire [32:0]\empty_81_fu_186_reg[39]_i_18 ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_23 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .\empty_81_fu_186[39]_i_24_0 (\empty_81_fu_186[39]_i_24 ),
        .\empty_81_fu_186_reg[39] (\empty_81_fu_186_reg[39] ),
        .\empty_81_fu_186_reg[39]_0 (\empty_81_fu_186_reg[39]_0 ),
        .\empty_81_fu_186_reg[39]_1 (\empty_81_fu_186_reg[39]_1 ),
        .\empty_81_fu_186_reg[39]_2 (\empty_81_fu_186_reg[39]_2 ),
        .\empty_81_fu_186_reg[39]_3 (\empty_81_fu_186_reg[39]_3 ),
        .\empty_81_fu_186_reg[39]_i_18_0 (\empty_81_fu_186_reg[39]_i_18 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17
   (P,
    D,
    \L_ACF_load_4_reg_2418_reg[0] ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_85_fu_202_reg[39] ,
    \empty_85_fu_202_reg[39]_0 ,
    \empty_85_fu_202_reg[39]_1 ,
    \empty_85_fu_202_reg[39]_2 ,
    \empty_85_fu_202_reg[39]_3 ,
    CO,
    DI,
    S,
    \empty_85_fu_202_reg[47] ,
    \empty_85_fu_202_reg[47]_0 ,
    \empty_85_fu_202_reg[55] ,
    \empty_85_fu_202_reg[55]_0 ,
    \empty_85_fu_202_reg[63] ,
    \empty_85_fu_202_reg[63]_0 ,
    \empty_85_fu_202_reg[7] ,
    \empty_85_fu_202_reg[39]_4 ,
    \empty_85_fu_202_reg[39]_5 );
  output [32:0]P;
  output [31:0]D;
  output [0:0]\L_ACF_load_4_reg_2418_reg[0] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_85_fu_202_reg[39] ;
  input [2:0]\empty_85_fu_202_reg[39]_0 ;
  input \empty_85_fu_202_reg[39]_1 ;
  input [2:0]\empty_85_fu_202_reg[39]_2 ;
  input [1:0]\empty_85_fu_202_reg[39]_3 ;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_85_fu_202_reg[47] ;
  input [7:0]\empty_85_fu_202_reg[47]_0 ;
  input [7:0]\empty_85_fu_202_reg[55] ;
  input [7:0]\empty_85_fu_202_reg[55]_0 ;
  input [6:0]\empty_85_fu_202_reg[63] ;
  input [7:0]\empty_85_fu_202_reg[63]_0 ;
  input \empty_85_fu_202_reg[7] ;
  input \empty_85_fu_202_reg[39]_4 ;
  input \empty_85_fu_202_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2418_reg[0] ;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire [1:0]\empty_85_fu_202_reg[39] ;
  wire [2:0]\empty_85_fu_202_reg[39]_0 ;
  wire \empty_85_fu_202_reg[39]_1 ;
  wire [2:0]\empty_85_fu_202_reg[39]_2 ;
  wire [1:0]\empty_85_fu_202_reg[39]_3 ;
  wire \empty_85_fu_202_reg[39]_4 ;
  wire \empty_85_fu_202_reg[39]_5 ;
  wire [7:0]\empty_85_fu_202_reg[47] ;
  wire [7:0]\empty_85_fu_202_reg[47]_0 ;
  wire [7:0]\empty_85_fu_202_reg[55] ;
  wire [7:0]\empty_85_fu_202_reg[55]_0 ;
  wire [6:0]\empty_85_fu_202_reg[63] ;
  wire [7:0]\empty_85_fu_202_reg[63]_0 ;
  wire \empty_85_fu_202_reg[7] ;
  wire [15:0]indata_q1;

  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .\L_ACF_load_4_reg_2418_reg[0] (\L_ACF_load_4_reg_2418_reg[0] ),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\empty_85_fu_202_reg[39] (\empty_85_fu_202_reg[39] ),
        .\empty_85_fu_202_reg[39]_0 (\empty_85_fu_202_reg[39]_0 ),
        .\empty_85_fu_202_reg[39]_1 (\empty_85_fu_202_reg[39]_1 ),
        .\empty_85_fu_202_reg[39]_2 (\empty_85_fu_202_reg[39]_2 ),
        .\empty_85_fu_202_reg[39]_3 (\empty_85_fu_202_reg[39]_3 ),
        .\empty_85_fu_202_reg[39]_4 (\empty_85_fu_202_reg[39]_4 ),
        .\empty_85_fu_202_reg[39]_5 (\empty_85_fu_202_reg[39]_5 ),
        .\empty_85_fu_202_reg[47] (\empty_85_fu_202_reg[47] ),
        .\empty_85_fu_202_reg[47]_0 (\empty_85_fu_202_reg[47]_0 ),
        .\empty_85_fu_202_reg[55] (\empty_85_fu_202_reg[55] ),
        .\empty_85_fu_202_reg[55]_0 (\empty_85_fu_202_reg[55]_0 ),
        .\empty_85_fu_202_reg[63] (\empty_85_fu_202_reg[63] ),
        .\empty_85_fu_202_reg[63]_0 (\empty_85_fu_202_reg[63]_0 ),
        .\empty_85_fu_202_reg[7] (\empty_85_fu_202_reg[7] ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4
   (P,
    D,
    \L_ACF_load_4_reg_2418_reg[0] ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_85_fu_202_reg[39] ,
    \empty_85_fu_202_reg[39]_0 ,
    \empty_85_fu_202_reg[39]_1 ,
    \empty_85_fu_202_reg[39]_2 ,
    \empty_85_fu_202_reg[39]_3 ,
    CO,
    DI,
    S,
    \empty_85_fu_202_reg[47] ,
    \empty_85_fu_202_reg[47]_0 ,
    \empty_85_fu_202_reg[55] ,
    \empty_85_fu_202_reg[55]_0 ,
    \empty_85_fu_202_reg[63] ,
    \empty_85_fu_202_reg[63]_0 ,
    \empty_85_fu_202_reg[7] ,
    \empty_85_fu_202_reg[39]_4 ,
    \empty_85_fu_202_reg[39]_5 );
  output [32:0]P;
  output [31:0]D;
  output [0:0]\L_ACF_load_4_reg_2418_reg[0] ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_85_fu_202_reg[39] ;
  input [2:0]\empty_85_fu_202_reg[39]_0 ;
  input \empty_85_fu_202_reg[39]_1 ;
  input [2:0]\empty_85_fu_202_reg[39]_2 ;
  input [1:0]\empty_85_fu_202_reg[39]_3 ;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_85_fu_202_reg[47] ;
  input [7:0]\empty_85_fu_202_reg[47]_0 ;
  input [7:0]\empty_85_fu_202_reg[55] ;
  input [7:0]\empty_85_fu_202_reg[55]_0 ;
  input [6:0]\empty_85_fu_202_reg[63] ;
  input [7:0]\empty_85_fu_202_reg[63]_0 ;
  input \empty_85_fu_202_reg[7] ;
  input \empty_85_fu_202_reg[39]_4 ;
  input \empty_85_fu_202_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2418_reg[0] ;
  wire [32:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_85_fu_202[39]_i_16_n_12 ;
  wire \empty_85_fu_202[39]_i_17_n_12 ;
  wire \empty_85_fu_202[39]_i_8_n_12 ;
  wire \empty_85_fu_202[39]_i_9_n_12 ;
  wire [1:0]\empty_85_fu_202_reg[39] ;
  wire [2:0]\empty_85_fu_202_reg[39]_0 ;
  wire \empty_85_fu_202_reg[39]_1 ;
  wire [2:0]\empty_85_fu_202_reg[39]_2 ;
  wire [1:0]\empty_85_fu_202_reg[39]_3 ;
  wire \empty_85_fu_202_reg[39]_4 ;
  wire \empty_85_fu_202_reg[39]_5 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_85_fu_202_reg[47] ;
  wire [7:0]\empty_85_fu_202_reg[47]_0 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_85_fu_202_reg[55] ;
  wire [7:0]\empty_85_fu_202_reg[55]_0 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_85_fu_202_reg[63] ;
  wire [7:0]\empty_85_fu_202_reg[63]_0 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_13 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_14 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_15 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_16 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_17 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_18 ;
  wire \empty_85_fu_202_reg[63]_i_2_n_19 ;
  wire \empty_85_fu_202_reg[7] ;
  wire [15:0]indata_q1;
  wire [7:7]\NLW_empty_85_fu_202_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_85_fu_202[39]_i_16 
       (.I0(\empty_85_fu_202[39]_i_8_n_12 ),
        .I1(\empty_85_fu_202_reg[39]_5 ),
        .I2(\empty_85_fu_202_reg[39]_2 [2]),
        .I3(\empty_85_fu_202_reg[39]_1 ),
        .I4(\empty_85_fu_202_reg[39]_0 [2]),
        .O(\empty_85_fu_202[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_85_fu_202[39]_i_17 
       (.I0(\empty_85_fu_202[39]_i_9_n_12 ),
        .I1(\empty_85_fu_202_reg[39] [1]),
        .I2(\empty_85_fu_202_reg[39]_4 ),
        .I3(P[31]),
        .I4(\empty_85_fu_202_reg[39]_1 ),
        .I5(\empty_85_fu_202_reg[39]_3 [1]),
        .O(\empty_85_fu_202[39]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_85_fu_202[39]_i_8 
       (.I0(\empty_85_fu_202_reg[39] [1]),
        .I1(\empty_85_fu_202_reg[39]_0 [1]),
        .I2(\empty_85_fu_202_reg[39]_1 ),
        .I3(\empty_85_fu_202_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_85_fu_202_reg[39]_3 [1]),
        .O(\empty_85_fu_202[39]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_85_fu_202[39]_i_9 
       (.I0(\empty_85_fu_202_reg[39] [1]),
        .I1(\empty_85_fu_202_reg[39]_0 [1]),
        .I2(\empty_85_fu_202_reg[39]_1 ),
        .I3(\empty_85_fu_202_reg[39]_2 [1]),
        .I4(P[32]),
        .I5(\empty_85_fu_202_reg[39]_3 [1]),
        .O(\empty_85_fu_202[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_85_fu_202[7]_i_16 
       (.I0(\empty_85_fu_202_reg[39] [0]),
        .I1(\empty_85_fu_202_reg[39]_0 [0]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202_reg[39]_2 [0]),
        .I4(P[0]),
        .I5(\empty_85_fu_202_reg[39]_3 [0]),
        .O(\L_ACF_load_4_reg_2418_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[39]_i_1_n_12 ,\empty_85_fu_202_reg[39]_i_1_n_13 ,\empty_85_fu_202_reg[39]_i_1_n_14 ,\empty_85_fu_202_reg[39]_i_1_n_15 ,\empty_85_fu_202_reg[39]_i_1_n_16 ,\empty_85_fu_202_reg[39]_i_1_n_17 ,\empty_85_fu_202_reg[39]_i_1_n_18 ,\empty_85_fu_202_reg[39]_i_1_n_19 }),
        .DI({DI,\empty_85_fu_202[39]_i_8_n_12 ,\empty_85_fu_202[39]_i_9_n_12 }),
        .O(D[7:0]),
        .S({S,\empty_85_fu_202[39]_i_16_n_12 ,\empty_85_fu_202[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[47]_i_1 
       (.CI(\empty_85_fu_202_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[47]_i_1_n_12 ,\empty_85_fu_202_reg[47]_i_1_n_13 ,\empty_85_fu_202_reg[47]_i_1_n_14 ,\empty_85_fu_202_reg[47]_i_1_n_15 ,\empty_85_fu_202_reg[47]_i_1_n_16 ,\empty_85_fu_202_reg[47]_i_1_n_17 ,\empty_85_fu_202_reg[47]_i_1_n_18 ,\empty_85_fu_202_reg[47]_i_1_n_19 }),
        .DI(\empty_85_fu_202_reg[47] ),
        .O(D[15:8]),
        .S(\empty_85_fu_202_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[55]_i_1 
       (.CI(\empty_85_fu_202_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[55]_i_1_n_12 ,\empty_85_fu_202_reg[55]_i_1_n_13 ,\empty_85_fu_202_reg[55]_i_1_n_14 ,\empty_85_fu_202_reg[55]_i_1_n_15 ,\empty_85_fu_202_reg[55]_i_1_n_16 ,\empty_85_fu_202_reg[55]_i_1_n_17 ,\empty_85_fu_202_reg[55]_i_1_n_18 ,\empty_85_fu_202_reg[55]_i_1_n_19 }),
        .DI(\empty_85_fu_202_reg[55] ),
        .O(D[23:16]),
        .S(\empty_85_fu_202_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[63]_i_2 
       (.CI(\empty_85_fu_202_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_85_fu_202_reg[63]_i_2_CO_UNCONNECTED [7],\empty_85_fu_202_reg[63]_i_2_n_13 ,\empty_85_fu_202_reg[63]_i_2_n_14 ,\empty_85_fu_202_reg[63]_i_2_n_15 ,\empty_85_fu_202_reg[63]_i_2_n_16 ,\empty_85_fu_202_reg[63]_i_2_n_17 ,\empty_85_fu_202_reg[63]_i_2_n_18 ,\empty_85_fu_202_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_85_fu_202_reg[63] }),
        .O(D[31:24]),
        .S(\empty_85_fu_202_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_23
   (DI,
    CO,
    O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \empty_81_fu_186[39]_i_24_0 ,
    S,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_81_fu_186_reg[39] ,
    \empty_81_fu_186_reg[39]_0 ,
    \empty_81_fu_186_reg[39]_1 ,
    P,
    \empty_81_fu_186_reg[39]_2 ,
    \empty_81_fu_186_reg[39]_3 ,
    \empty_81_fu_186_reg[39]_i_18_0 );
  output [1:0]DI;
  output [0:0]CO;
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]\empty_81_fu_186[39]_i_24_0 ;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [1:0]\empty_81_fu_186_reg[39] ;
  input \empty_81_fu_186_reg[39]_0 ;
  input [1:0]\empty_81_fu_186_reg[39]_1 ;
  input [0:0]P;
  input \empty_81_fu_186_reg[39]_2 ;
  input [0:0]\empty_81_fu_186_reg[39]_3 ;
  input [32:0]\empty_81_fu_186_reg[39]_i_18_0 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [7:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire \empty_81_fu_186[15]_i_27_n_12 ;
  wire \empty_81_fu_186[15]_i_28_n_12 ;
  wire \empty_81_fu_186[15]_i_29_n_12 ;
  wire \empty_81_fu_186[15]_i_30_n_12 ;
  wire \empty_81_fu_186[15]_i_31_n_12 ;
  wire \empty_81_fu_186[15]_i_32_n_12 ;
  wire \empty_81_fu_186[15]_i_33_n_12 ;
  wire \empty_81_fu_186[15]_i_34_n_12 ;
  wire \empty_81_fu_186[23]_i_27_n_12 ;
  wire \empty_81_fu_186[23]_i_28_n_12 ;
  wire \empty_81_fu_186[23]_i_29_n_12 ;
  wire \empty_81_fu_186[23]_i_30_n_12 ;
  wire \empty_81_fu_186[23]_i_31_n_12 ;
  wire \empty_81_fu_186[23]_i_32_n_12 ;
  wire \empty_81_fu_186[23]_i_33_n_12 ;
  wire \empty_81_fu_186[23]_i_34_n_12 ;
  wire \empty_81_fu_186[31]_i_27_n_12 ;
  wire \empty_81_fu_186[31]_i_28_n_12 ;
  wire \empty_81_fu_186[31]_i_29_n_12 ;
  wire \empty_81_fu_186[31]_i_30_n_12 ;
  wire \empty_81_fu_186[31]_i_31_n_12 ;
  wire \empty_81_fu_186[31]_i_32_n_12 ;
  wire \empty_81_fu_186[31]_i_33_n_12 ;
  wire \empty_81_fu_186[31]_i_34_n_12 ;
  wire \empty_81_fu_186[39]_i_23_n_12 ;
  wire [0:0]\empty_81_fu_186[39]_i_24_0 ;
  wire \empty_81_fu_186[39]_i_24_n_12 ;
  wire \empty_81_fu_186[39]_i_25_n_12 ;
  wire \empty_81_fu_186[39]_i_26_n_12 ;
  wire \empty_81_fu_186[39]_i_27_n_12 ;
  wire \empty_81_fu_186[39]_i_28_n_12 ;
  wire \empty_81_fu_186[39]_i_29_n_12 ;
  wire \empty_81_fu_186[39]_i_30_n_12 ;
  wire \empty_81_fu_186[39]_i_31_n_12 ;
  wire \empty_81_fu_186[39]_i_32_n_12 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_12 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_13 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_14 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_15 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_16 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_17 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_18 ;
  wire \empty_81_fu_186_reg[15]_i_18_n_19 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_12 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_13 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_14 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_15 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_16 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_17 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_18 ;
  wire \empty_81_fu_186_reg[23]_i_18_n_19 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_12 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_13 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_14 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_15 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_16 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_17 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_18 ;
  wire \empty_81_fu_186_reg[31]_i_18_n_19 ;
  wire [1:0]\empty_81_fu_186_reg[39] ;
  wire \empty_81_fu_186_reg[39]_0 ;
  wire [1:0]\empty_81_fu_186_reg[39]_1 ;
  wire \empty_81_fu_186_reg[39]_2 ;
  wire [0:0]\empty_81_fu_186_reg[39]_3 ;
  wire [32:0]\empty_81_fu_186_reg[39]_i_18_0 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_12 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_13 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_14 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_15 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_16 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_17 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_18 ;
  wire \empty_81_fu_186_reg[39]_i_20_n_19 ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]\NLW_empty_81_fu_186_reg[39]_i_18_CO_UNCONNECTED ;
  wire [7:1]\NLW_empty_81_fu_186_reg[39]_i_18_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_27 
       (.I0(p_reg_reg_n_110),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [7]),
        .O(\empty_81_fu_186[15]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_28 
       (.I0(p_reg_reg_n_111),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [6]),
        .O(\empty_81_fu_186[15]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_29 
       (.I0(p_reg_reg_n_112),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [5]),
        .O(\empty_81_fu_186[15]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_30 
       (.I0(p_reg_reg_n_113),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [4]),
        .O(\empty_81_fu_186[15]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_31 
       (.I0(p_reg_reg_n_114),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [3]),
        .O(\empty_81_fu_186[15]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_32 
       (.I0(p_reg_reg_n_115),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [2]),
        .O(\empty_81_fu_186[15]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_33 
       (.I0(p_reg_reg_n_116),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [1]),
        .O(\empty_81_fu_186[15]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[15]_i_34 
       (.I0(p_reg_reg_n_117),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [0]),
        .O(\empty_81_fu_186[15]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_27 
       (.I0(p_reg_reg_n_102),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [15]),
        .O(\empty_81_fu_186[23]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_28 
       (.I0(p_reg_reg_n_103),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [14]),
        .O(\empty_81_fu_186[23]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_29 
       (.I0(p_reg_reg_n_104),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [13]),
        .O(\empty_81_fu_186[23]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_30 
       (.I0(p_reg_reg_n_105),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [12]),
        .O(\empty_81_fu_186[23]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_31 
       (.I0(p_reg_reg_n_106),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [11]),
        .O(\empty_81_fu_186[23]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_32 
       (.I0(p_reg_reg_n_107),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [10]),
        .O(\empty_81_fu_186[23]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_33 
       (.I0(p_reg_reg_n_108),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [9]),
        .O(\empty_81_fu_186[23]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[23]_i_34 
       (.I0(p_reg_reg_n_109),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [8]),
        .O(\empty_81_fu_186[23]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_27 
       (.I0(p_reg_reg_n_94),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [23]),
        .O(\empty_81_fu_186[31]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_28 
       (.I0(p_reg_reg_n_95),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [22]),
        .O(\empty_81_fu_186[31]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_29 
       (.I0(p_reg_reg_n_96),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [21]),
        .O(\empty_81_fu_186[31]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_30 
       (.I0(p_reg_reg_n_97),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [20]),
        .O(\empty_81_fu_186[31]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_31 
       (.I0(p_reg_reg_n_98),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [19]),
        .O(\empty_81_fu_186[31]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_32 
       (.I0(p_reg_reg_n_99),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [18]),
        .O(\empty_81_fu_186[31]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_33 
       (.I0(p_reg_reg_n_100),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [17]),
        .O(\empty_81_fu_186[31]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[31]_i_34 
       (.I0(p_reg_reg_n_101),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [16]),
        .O(\empty_81_fu_186[31]_i_34_n_12 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_81_fu_186[39]_i_14 
       (.I0(DI[1]),
        .I1(\empty_81_fu_186_reg[39]_1 [1]),
        .I2(\empty_81_fu_186_reg[39]_0 ),
        .I3(\empty_81_fu_186_reg[39] [1]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_81_fu_186[39]_i_23 
       (.I0(p_reg_reg_n_85),
        .O(\empty_81_fu_186[39]_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_24 
       (.I0(p_reg_reg_n_85),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [32]),
        .O(\empty_81_fu_186[39]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_25 
       (.I0(p_reg_reg_n_86),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [31]),
        .O(\empty_81_fu_186[39]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_26 
       (.I0(p_reg_reg_n_87),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [30]),
        .O(\empty_81_fu_186[39]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_27 
       (.I0(p_reg_reg_n_88),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [29]),
        .O(\empty_81_fu_186[39]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_28 
       (.I0(p_reg_reg_n_89),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [28]),
        .O(\empty_81_fu_186[39]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_29 
       (.I0(p_reg_reg_n_90),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [27]),
        .O(\empty_81_fu_186[39]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_30 
       (.I0(p_reg_reg_n_91),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [26]),
        .O(\empty_81_fu_186[39]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_31 
       (.I0(p_reg_reg_n_92),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [25]),
        .O(\empty_81_fu_186[39]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_81_fu_186[39]_i_32 
       (.I0(p_reg_reg_n_93),
        .I1(\empty_81_fu_186_reg[39]_i_18_0 [24]),
        .O(\empty_81_fu_186[39]_i_32_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8800B830)) 
    \empty_81_fu_186[39]_i_6 
       (.I0(\empty_81_fu_186_reg[39] [0]),
        .I1(\empty_81_fu_186_reg[39]_0 ),
        .I2(\empty_81_fu_186_reg[39]_1 [0]),
        .I3(CO),
        .I4(P),
        .I5(\empty_81_fu_186_reg[39]_2 ),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h00005A5ACC33CC33)) 
    \empty_81_fu_186[39]_i_7 
       (.I0(\empty_81_fu_186_reg[39] [0]),
        .I1(\empty_81_fu_186_reg[39]_1 [0]),
        .I2(CO),
        .I3(P),
        .I4(\empty_81_fu_186_reg[39]_3 ),
        .I5(\empty_81_fu_186_reg[39]_0 ),
        .O(DI[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[15]_i_18_n_12 ,\empty_81_fu_186_reg[15]_i_18_n_13 ,\empty_81_fu_186_reg[15]_i_18_n_14 ,\empty_81_fu_186_reg[15]_i_18_n_15 ,\empty_81_fu_186_reg[15]_i_18_n_16 ,\empty_81_fu_186_reg[15]_i_18_n_17 ,\empty_81_fu_186_reg[15]_i_18_n_18 ,\empty_81_fu_186_reg[15]_i_18_n_19 }),
        .DI({p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .O(O),
        .S({\empty_81_fu_186[15]_i_27_n_12 ,\empty_81_fu_186[15]_i_28_n_12 ,\empty_81_fu_186[15]_i_29_n_12 ,\empty_81_fu_186[15]_i_30_n_12 ,\empty_81_fu_186[15]_i_31_n_12 ,\empty_81_fu_186[15]_i_32_n_12 ,\empty_81_fu_186[15]_i_33_n_12 ,\empty_81_fu_186[15]_i_34_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[23]_i_18 
       (.CI(\empty_81_fu_186_reg[15]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[23]_i_18_n_12 ,\empty_81_fu_186_reg[23]_i_18_n_13 ,\empty_81_fu_186_reg[23]_i_18_n_14 ,\empty_81_fu_186_reg[23]_i_18_n_15 ,\empty_81_fu_186_reg[23]_i_18_n_16 ,\empty_81_fu_186_reg[23]_i_18_n_17 ,\empty_81_fu_186_reg[23]_i_18_n_18 ,\empty_81_fu_186_reg[23]_i_18_n_19 }),
        .DI({p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .O(ap_clk_0),
        .S({\empty_81_fu_186[23]_i_27_n_12 ,\empty_81_fu_186[23]_i_28_n_12 ,\empty_81_fu_186[23]_i_29_n_12 ,\empty_81_fu_186[23]_i_30_n_12 ,\empty_81_fu_186[23]_i_31_n_12 ,\empty_81_fu_186[23]_i_32_n_12 ,\empty_81_fu_186[23]_i_33_n_12 ,\empty_81_fu_186[23]_i_34_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[31]_i_18 
       (.CI(\empty_81_fu_186_reg[23]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[31]_i_18_n_12 ,\empty_81_fu_186_reg[31]_i_18_n_13 ,\empty_81_fu_186_reg[31]_i_18_n_14 ,\empty_81_fu_186_reg[31]_i_18_n_15 ,\empty_81_fu_186_reg[31]_i_18_n_16 ,\empty_81_fu_186_reg[31]_i_18_n_17 ,\empty_81_fu_186_reg[31]_i_18_n_18 ,\empty_81_fu_186_reg[31]_i_18_n_19 }),
        .DI({p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101}),
        .O(ap_clk_1),
        .S({\empty_81_fu_186[31]_i_27_n_12 ,\empty_81_fu_186[31]_i_28_n_12 ,\empty_81_fu_186[31]_i_29_n_12 ,\empty_81_fu_186[31]_i_30_n_12 ,\empty_81_fu_186[31]_i_31_n_12 ,\empty_81_fu_186[31]_i_32_n_12 ,\empty_81_fu_186[31]_i_33_n_12 ,\empty_81_fu_186[31]_i_34_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[39]_i_18 
       (.CI(\empty_81_fu_186_reg[39]_i_20_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_81_fu_186_reg[39]_i_18_CO_UNCONNECTED [7:2],CO,\NLW_empty_81_fu_186_reg[39]_i_18_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_81_fu_186[39]_i_23_n_12 }),
        .O({\NLW_empty_81_fu_186_reg[39]_i_18_O_UNCONNECTED [7:1],\empty_81_fu_186[39]_i_24_0 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\empty_81_fu_186[39]_i_24_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_81_fu_186_reg[39]_i_20 
       (.CI(\empty_81_fu_186_reg[31]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_81_fu_186_reg[39]_i_20_n_12 ,\empty_81_fu_186_reg[39]_i_20_n_13 ,\empty_81_fu_186_reg[39]_i_20_n_14 ,\empty_81_fu_186_reg[39]_i_20_n_15 ,\empty_81_fu_186_reg[39]_i_20_n_16 ,\empty_81_fu_186_reg[39]_i_20_n_17 ,\empty_81_fu_186_reg[39]_i_20_n_18 ,\empty_81_fu_186_reg[39]_i_20_n_19 }),
        .DI({p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93}),
        .O(ap_clk_2),
        .S({\empty_81_fu_186[39]_i_25_n_12 ,\empty_81_fu_186[39]_i_26_n_12 ,\empty_81_fu_186[39]_i_27_n_12 ,\empty_81_fu_186[39]_i_28_n_12 ,\empty_81_fu_186[39]_i_29_n_12 ,\empty_81_fu_186[39]_i_30_n_12 ,\empty_81_fu_186[39]_i_31_n_12 ,\empty_81_fu_186[39]_i_32_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
   (D,
    \icmp_ln40_12_reg_1489_reg[0] ,
    LARc_q1,
    \icmp_ln40_12_reg_1489_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_12_reg_1489_reg[0] ;
  input [15:0]LARc_q1;
  input \icmp_ln40_12_reg_1489_reg[0]_0 ;
  input [0:0]Q;

  wire [6:0]D;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire \icmp_ln40_12_reg_1489_reg[0] ;
  wire \icmp_ln40_12_reg_1489_reg[0]_0 ;
  wire [15:1]sext_ln39_10_fu_835_p1;
  wire \tmp_4_reg_1494[0]_i_2_n_12 ;
  wire \tmp_4_reg_1494[2]_i_2_n_12 ;
  wire \tmp_4_reg_1494[2]_i_3_n_12 ;
  wire \tmp_4_reg_1494[4]_i_2_n_12 ;
  wire \tmp_4_reg_1494[4]_i_3_n_12 ;
  wire \tmp_4_reg_1494[4]_i_4_n_12 ;
  wire \tmp_4_reg_1494[5]_i_2_n_12 ;
  wire \tmp_4_reg_1494[6]_i_2_n_12 ;
  wire \tmp_4_reg_1494[6]_i_3_n_12 ;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0C0C0C00AAAAAAAA)) 
    \icmp_ln40_12_reg_1489[0]_i_1 
       (.I0(\icmp_ln40_12_reg_1489_reg[0]_0 ),
        .I1(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[15]),
        .I3(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .I4(sext_ln39_10_fu_835_p1[14]),
        .I5(Q),
        .O(\icmp_ln40_12_reg_1489_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \tmp_4_reg_1494[0]_i_1 
       (.I0(sext_ln39_10_fu_835_p1[9]),
        .I1(sext_ln39_10_fu_835_p1[8]),
        .I2(sext_ln39_10_fu_835_p1[7]),
        .I3(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \tmp_4_reg_1494[0]_i_2 
       (.I0(sext_ln39_10_fu_835_p1[6]),
        .I1(sext_ln39_10_fu_835_p1[3]),
        .I2(sext_ln39_10_fu_835_p1[2]),
        .I3(sext_ln39_10_fu_835_p1[1]),
        .I4(sext_ln39_10_fu_835_p1[4]),
        .I5(sext_ln39_10_fu_835_p1[5]),
        .O(\tmp_4_reg_1494[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h000059AA)) 
    \tmp_4_reg_1494[1]_i_1 
       (.I0(sext_ln39_10_fu_835_p1[10]),
        .I1(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[8]),
        .I3(sext_ln39_10_fu_835_p1[9]),
        .I4(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1222121222222222)) 
    \tmp_4_reg_1494[2]_i_1 
       (.I0(sext_ln39_10_fu_835_p1[11]),
        .I1(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[9]),
        .I3(sext_ln39_10_fu_835_p1[8]),
        .I4(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I5(sext_ln39_10_fu_835_p1[10]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \tmp_4_reg_1494[2]_i_2 
       (.I0(sext_ln39_10_fu_835_p1[13]),
        .I1(\tmp_4_reg_1494[5]_i_2_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[12]),
        .I3(sext_ln39_10_fu_835_p1[14]),
        .I4(sext_ln39_10_fu_835_p1[15]),
        .O(\tmp_4_reg_1494[2]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_4_reg_1494[2]_i_3 
       (.I0(sext_ln39_10_fu_835_p1[7]),
        .I1(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .O(\tmp_4_reg_1494[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1494[3]_i_1 
       (.I0(\tmp_4_reg_1494[4]_i_2_n_12 ),
        .I1(\tmp_4_reg_1494[4]_i_3_n_12 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \tmp_4_reg_1494[4]_i_1 
       (.I0(\tmp_4_reg_1494[4]_i_2_n_12 ),
        .I1(\tmp_4_reg_1494[4]_i_3_n_12 ),
        .I2(\tmp_4_reg_1494[4]_i_4_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hECCCCCECCCCCCCCC)) 
    \tmp_4_reg_1494[4]_i_2 
       (.I0(sext_ln39_10_fu_835_p1[11]),
        .I1(\tmp_4_reg_1494[2]_i_2_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[9]),
        .I3(sext_ln39_10_fu_835_p1[8]),
        .I4(\tmp_4_reg_1494[2]_i_3_n_12 ),
        .I5(sext_ln39_10_fu_835_p1[10]),
        .O(\tmp_4_reg_1494[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hBF0000FF)) 
    \tmp_4_reg_1494[4]_i_3 
       (.I0(sext_ln39_10_fu_835_p1[15]),
        .I1(sext_ln39_10_fu_835_p1[14]),
        .I2(sext_ln39_10_fu_835_p1[13]),
        .I3(\tmp_4_reg_1494[5]_i_2_n_12 ),
        .I4(sext_ln39_10_fu_835_p1[12]),
        .O(\tmp_4_reg_1494[4]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hB0000FFF)) 
    \tmp_4_reg_1494[4]_i_4 
       (.I0(sext_ln39_10_fu_835_p1[15]),
        .I1(sext_ln39_10_fu_835_p1[14]),
        .I2(sext_ln39_10_fu_835_p1[12]),
        .I3(\tmp_4_reg_1494[5]_i_2_n_12 ),
        .I4(sext_ln39_10_fu_835_p1[13]),
        .O(\tmp_4_reg_1494[4]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h80003FFF7FFFC000)) 
    \tmp_4_reg_1494[5]_i_1 
       (.I0(sext_ln39_10_fu_835_p1[15]),
        .I1(sext_ln39_10_fu_835_p1[13]),
        .I2(\tmp_4_reg_1494[5]_i_2_n_12 ),
        .I3(sext_ln39_10_fu_835_p1[12]),
        .I4(sext_ln39_10_fu_835_p1[14]),
        .I5(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_4_reg_1494[5]_i_2 
       (.I0(sext_ln39_10_fu_835_p1[11]),
        .I1(sext_ln39_10_fu_835_p1[9]),
        .I2(sext_ln39_10_fu_835_p1[8]),
        .I3(sext_ln39_10_fu_835_p1[7]),
        .I4(\tmp_4_reg_1494[0]_i_2_n_12 ),
        .I5(sext_ln39_10_fu_835_p1[10]),
        .O(\tmp_4_reg_1494[5]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h17A8)) 
    \tmp_4_reg_1494[6]_i_1 
       (.I0(\tmp_4_reg_1494[6]_i_2_n_12 ),
        .I1(sext_ln39_10_fu_835_p1[14]),
        .I2(\tmp_4_reg_1494[6]_i_3_n_12 ),
        .I3(sext_ln39_10_fu_835_p1[15]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_4_reg_1494[6]_i_2 
       (.I0(\tmp_4_reg_1494[4]_i_2_n_12 ),
        .I1(\tmp_4_reg_1494[4]_i_3_n_12 ),
        .I2(\tmp_4_reg_1494[4]_i_4_n_12 ),
        .O(\tmp_4_reg_1494[6]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp_4_reg_1494[6]_i_3 
       (.I0(sext_ln39_10_fu_835_p1[13]),
        .I1(\tmp_4_reg_1494[5]_i_2_n_12 ),
        .I2(sext_ln39_10_fu_835_p1[12]),
        .O(\tmp_4_reg_1494[6]_i_3_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_10_fu_835_p1,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6
   (D,
    \icmp_ln40_16_reg_1519_reg[0] ,
    DI,
    S,
    LARc_q1,
    CO,
    \icmp_ln40_16_reg_1519_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_16_reg_1519_reg[0] ;
  output [0:0]DI;
  output [1:0]S;
  input [15:0]LARc_q1;
  input [0:0]CO;
  input \icmp_ln40_16_reg_1519_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q1;
  wire [0:0]Q;
  wire [1:0]S;
  wire icmp_ln40_15_fu_1165_p2_carry_i_4_n_12;
  wire \icmp_ln40_16_reg_1519_reg[0] ;
  wire \icmp_ln40_16_reg_1519_reg[0]_0 ;
  wire [15:0]sext_ln39_14_fu_1155_p1;
  wire \tmp_6_reg_1524[2]_i_2_n_12 ;
  wire \tmp_6_reg_1524[2]_i_3_n_12 ;
  wire \tmp_6_reg_1524[5]_i_2_n_12 ;
  wire \tmp_6_reg_1524[5]_i_3_n_12 ;
  wire \tmp_6_reg_1524[6]_i_2_n_12 ;
  wire \tmp_6_reg_1524[6]_i_3_n_12 ;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h02FD)) 
    icmp_ln40_15_fu_1165_p2_carry_i_1
       (.I0(icmp_ln40_15_fu_1165_p2_carry_i_4_n_12),
        .I1(sext_ln39_14_fu_1155_p1[13]),
        .I2(sext_ln39_14_fu_1155_p1[14]),
        .I3(sext_ln39_14_fu_1155_p1[15]),
        .O(DI));
  LUT4 #(
    .INIT(16'hF0F2)) 
    icmp_ln40_15_fu_1165_p2_carry_i_2
       (.I0(icmp_ln40_15_fu_1165_p2_carry_i_4_n_12),
        .I1(sext_ln39_14_fu_1155_p1[13]),
        .I2(sext_ln39_14_fu_1155_p1[15]),
        .I3(sext_ln39_14_fu_1155_p1[14]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h20D0)) 
    icmp_ln40_15_fu_1165_p2_carry_i_3
       (.I0(icmp_ln40_15_fu_1165_p2_carry_i_4_n_12),
        .I1(sext_ln39_14_fu_1155_p1[13]),
        .I2(sext_ln39_14_fu_1155_p1[15]),
        .I3(sext_ln39_14_fu_1155_p1[14]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    icmp_ln40_15_fu_1165_p2_carry_i_4
       (.I0(sext_ln39_14_fu_1155_p1[11]),
        .I1(sext_ln39_14_fu_1155_p1[8]),
        .I2(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I3(sext_ln39_14_fu_1155_p1[9]),
        .I4(sext_ln39_14_fu_1155_p1[10]),
        .I5(sext_ln39_14_fu_1155_p1[12]),
        .O(icmp_ln40_15_fu_1165_p2_carry_i_4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h0C00AAAA)) 
    \icmp_ln40_16_reg_1519[0]_i_1 
       (.I0(\icmp_ln40_16_reg_1519_reg[0]_0 ),
        .I1(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I2(CO),
        .I3(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .I4(Q),
        .O(\icmp_ln40_16_reg_1519_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \tmp_6_reg_1524[0]_i_1 
       (.I0(CO),
        .I1(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I2(sext_ln39_14_fu_1155_p1[8]),
        .I3(sext_ln39_14_fu_1155_p1[9]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h22222212)) 
    \tmp_6_reg_1524[1]_i_1 
       (.I0(sext_ln39_14_fu_1155_p1[10]),
        .I1(CO),
        .I2(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I3(sext_ln39_14_fu_1155_p1[8]),
        .I4(sext_ln39_14_fu_1155_p1[9]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAA9AA)) 
    \tmp_6_reg_1524[2]_i_1 
       (.I0(sext_ln39_14_fu_1155_p1[11]),
        .I1(sext_ln39_14_fu_1155_p1[10]),
        .I2(sext_ln39_14_fu_1155_p1[9]),
        .I3(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I4(sext_ln39_14_fu_1155_p1[8]),
        .I5(CO),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h0D)) 
    \tmp_6_reg_1524[2]_i_2 
       (.I0(sext_ln39_14_fu_1155_p1[6]),
        .I1(\tmp_6_reg_1524[2]_i_3_n_12 ),
        .I2(sext_ln39_14_fu_1155_p1[7]),
        .O(\tmp_6_reg_1524[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h000000005555777F)) 
    \tmp_6_reg_1524[2]_i_3 
       (.I0(sext_ln39_14_fu_1155_p1[4]),
        .I1(sext_ln39_14_fu_1155_p1[2]),
        .I2(sext_ln39_14_fu_1155_p1[0]),
        .I3(sext_ln39_14_fu_1155_p1[1]),
        .I4(sext_ln39_14_fu_1155_p1[3]),
        .I5(sext_ln39_14_fu_1155_p1[5]),
        .O(\tmp_6_reg_1524[2]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEB14)) 
    \tmp_6_reg_1524[3]_i_1 
       (.I0(CO),
        .I1(sext_ln39_14_fu_1155_p1[12]),
        .I2(\tmp_6_reg_1524[5]_i_2_n_12 ),
        .I3(\tmp_6_reg_1524[5]_i_3_n_12 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h0000DB24)) 
    \tmp_6_reg_1524[4]_i_1 
       (.I0(\tmp_6_reg_1524[5]_i_3_n_12 ),
        .I1(\tmp_6_reg_1524[5]_i_2_n_12 ),
        .I2(sext_ln39_14_fu_1155_p1[12]),
        .I3(sext_ln39_14_fu_1155_p1[13]),
        .I4(CO),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00009AAA0000AAA6)) 
    \tmp_6_reg_1524[5]_i_1 
       (.I0(sext_ln39_14_fu_1155_p1[14]),
        .I1(\tmp_6_reg_1524[5]_i_2_n_12 ),
        .I2(sext_ln39_14_fu_1155_p1[12]),
        .I3(sext_ln39_14_fu_1155_p1[13]),
        .I4(CO),
        .I5(\tmp_6_reg_1524[5]_i_3_n_12 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00001011)) 
    \tmp_6_reg_1524[5]_i_2 
       (.I0(sext_ln39_14_fu_1155_p1[10]),
        .I1(sext_ln39_14_fu_1155_p1[9]),
        .I2(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I3(sext_ln39_14_fu_1155_p1[8]),
        .I4(sext_ln39_14_fu_1155_p1[11]),
        .O(\tmp_6_reg_1524[5]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \tmp_6_reg_1524[5]_i_3 
       (.I0(sext_ln39_14_fu_1155_p1[11]),
        .I1(sext_ln39_14_fu_1155_p1[9]),
        .I2(sext_ln39_14_fu_1155_p1[8]),
        .I3(\tmp_6_reg_1524[2]_i_2_n_12 ),
        .I4(CO),
        .I5(sext_ln39_14_fu_1155_p1[10]),
        .O(\tmp_6_reg_1524[5]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \tmp_6_reg_1524[6]_i_1 
       (.I0(\tmp_6_reg_1524[6]_i_2_n_12 ),
        .I1(CO),
        .I2(\tmp_6_reg_1524[6]_i_3_n_12 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h02FD)) 
    \tmp_6_reg_1524[6]_i_2 
       (.I0(icmp_ln40_15_fu_1165_p2_carry_i_4_n_12),
        .I1(sext_ln39_14_fu_1155_p1[13]),
        .I2(sext_ln39_14_fu_1155_p1[14]),
        .I3(sext_ln39_14_fu_1155_p1[15]),
        .O(\tmp_6_reg_1524[6]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000200400000000)) 
    \tmp_6_reg_1524[6]_i_3 
       (.I0(sext_ln39_14_fu_1155_p1[14]),
        .I1(\tmp_6_reg_1524[5]_i_2_n_12 ),
        .I2(sext_ln39_14_fu_1155_p1[12]),
        .I3(sext_ln39_14_fu_1155_p1[13]),
        .I4(CO),
        .I5(\tmp_6_reg_1524[5]_i_3_n_12 ),
        .O(\tmp_6_reg_1524[6]_i_3_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_14_fu_1155_p1,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7
   (D,
    \icmp_ln40_18_reg_1529_reg[0] ,
    S,
    DI,
    LARc_q0,
    CO,
    \icmp_ln40_18_reg_1529_reg[0]_0 ,
    Q);
  output [6:0]D;
  output \icmp_ln40_18_reg_1529_reg[0] ;
  output [1:0]S;
  output [0:0]DI;
  input [15:0]LARc_q0;
  input [0:0]CO;
  input \icmp_ln40_18_reg_1529_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [6:0]D;
  wire [0:0]DI;
  wire [15:0]LARc_q0;
  wire [0:0]Q;
  wire [1:0]S;
  wire icmp_ln40_17_fu_1249_p2_carry_i_4_n_12;
  wire \icmp_ln40_18_reg_1529_reg[0] ;
  wire \icmp_ln40_18_reg_1529_reg[0]_0 ;
  wire [15:3]sext_ln39_16_fu_1239_p1;
  wire \tmp_7_reg_1534[2]_i_2_n_12 ;
  wire \tmp_7_reg_1534[3]_i_2_n_12 ;
  wire \tmp_7_reg_1534[5]_i_2_n_12 ;
  wire \tmp_7_reg_1534[5]_i_3_n_12 ;
  wire \tmp_7_reg_1534[5]_i_4_n_12 ;
  wire \tmp_7_reg_1534[6]_i_2_n_12 ;
  wire \tmp_7_reg_1534[6]_i_3_n_12 ;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln40_17_fu_1249_p2_carry_i_1
       (.I0(sext_ln39_16_fu_1239_p1[14]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_16_fu_1239_p1[15]),
        .O(DI));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln40_17_fu_1249_p2_carry_i_2
       (.I0(sext_ln39_16_fu_1239_p1[15]),
        .I1(sext_ln39_16_fu_1239_p1[14]),
        .I2(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln40_17_fu_1249_p2_carry_i_3
       (.I0(sext_ln39_16_fu_1239_p1[15]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_16_fu_1239_p1[14]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000101111)) 
    icmp_ln40_17_fu_1249_p2_carry_i_4
       (.I0(sext_ln39_16_fu_1239_p1[12]),
        .I1(sext_ln39_16_fu_1239_p1[11]),
        .I2(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I3(sext_ln39_16_fu_1239_p1[9]),
        .I4(sext_ln39_16_fu_1239_p1[10]),
        .I5(sext_ln39_16_fu_1239_p1[13]),
        .O(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h0300AAAA)) 
    \icmp_ln40_18_reg_1529[0]_i_1 
       (.I0(\icmp_ln40_18_reg_1529_reg[0]_0 ),
        .I1(\tmp_7_reg_1534[6]_i_2_n_12 ),
        .I2(CO),
        .I3(\tmp_7_reg_1534[6]_i_3_n_12 ),
        .I4(Q),
        .O(\icmp_ln40_18_reg_1529_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4414)) 
    \tmp_7_reg_1534[0]_i_1 
       (.I0(CO),
        .I1(sext_ln39_16_fu_1239_p1[9]),
        .I2(sext_ln39_16_fu_1239_p1[8]),
        .I3(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00005595)) 
    \tmp_7_reg_1534[1]_i_1 
       (.I0(sext_ln39_16_fu_1239_p1[10]),
        .I1(sext_ln39_16_fu_1239_p1[9]),
        .I2(sext_ln39_16_fu_1239_p1[8]),
        .I3(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I4(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222222212111111)) 
    \tmp_7_reg_1534[2]_i_1 
       (.I0(sext_ln39_16_fu_1239_p1[11]),
        .I1(CO),
        .I2(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I3(sext_ln39_16_fu_1239_p1[8]),
        .I4(sext_ln39_16_fu_1239_p1[9]),
        .I5(sext_ln39_16_fu_1239_p1[10]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \tmp_7_reg_1534[2]_i_2 
       (.I0(sext_ln39_16_fu_1239_p1[4]),
        .I1(sext_ln39_16_fu_1239_p1[6]),
        .I2(sext_ln39_16_fu_1239_p1[5]),
        .I3(sext_ln39_16_fu_1239_p1[3]),
        .I4(sext_ln39_16_fu_1239_p1[7]),
        .O(\tmp_7_reg_1534[2]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_7_reg_1534[3]_i_1 
       (.I0(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I1(CO),
        .I2(\tmp_7_reg_1534[3]_i_2_n_12 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAAA9599)) 
    \tmp_7_reg_1534[3]_i_2 
       (.I0(sext_ln39_16_fu_1239_p1[12]),
        .I1(sext_ln39_16_fu_1239_p1[10]),
        .I2(sext_ln39_16_fu_1239_p1[9]),
        .I3(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I4(sext_ln39_16_fu_1239_p1[11]),
        .O(\tmp_7_reg_1534[3]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h44E1B444)) 
    \tmp_7_reg_1534[4]_i_1 
       (.I0(CO),
        .I1(sext_ln39_16_fu_1239_p1[13]),
        .I2(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I3(sext_ln39_16_fu_1239_p1[12]),
        .I4(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h3030123030213030)) 
    \tmp_7_reg_1534[5]_i_1 
       (.I0(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I1(CO),
        .I2(sext_ln39_16_fu_1239_p1[14]),
        .I3(sext_ln39_16_fu_1239_p1[13]),
        .I4(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .I5(sext_ln39_16_fu_1239_p1[12]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000001001000000)) 
    \tmp_7_reg_1534[5]_i_2 
       (.I0(sext_ln39_16_fu_1239_p1[11]),
        .I1(CO),
        .I2(\tmp_7_reg_1534[2]_i_2_n_12 ),
        .I3(sext_ln39_16_fu_1239_p1[8]),
        .I4(sext_ln39_16_fu_1239_p1[9]),
        .I5(sext_ln39_16_fu_1239_p1[10]),
        .O(\tmp_7_reg_1534[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \tmp_7_reg_1534[5]_i_3 
       (.I0(sext_ln39_16_fu_1239_p1[11]),
        .I1(\tmp_7_reg_1534[5]_i_4_n_12 ),
        .I2(sext_ln39_16_fu_1239_p1[9]),
        .I3(sext_ln39_16_fu_1239_p1[10]),
        .O(\tmp_7_reg_1534[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000015555555)) 
    \tmp_7_reg_1534[5]_i_4 
       (.I0(sext_ln39_16_fu_1239_p1[7]),
        .I1(sext_ln39_16_fu_1239_p1[3]),
        .I2(sext_ln39_16_fu_1239_p1[5]),
        .I3(sext_ln39_16_fu_1239_p1[6]),
        .I4(sext_ln39_16_fu_1239_p1[4]),
        .I5(sext_ln39_16_fu_1239_p1[8]),
        .O(\tmp_7_reg_1534[5]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp_7_reg_1534[6]_i_1 
       (.I0(\tmp_7_reg_1534[6]_i_2_n_12 ),
        .I1(CO),
        .I2(\tmp_7_reg_1534[6]_i_3_n_12 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFBFF)) 
    \tmp_7_reg_1534[6]_i_2 
       (.I0(sext_ln39_16_fu_1239_p1[14]),
        .I1(\tmp_7_reg_1534[5]_i_3_n_12 ),
        .I2(sext_ln39_16_fu_1239_p1[12]),
        .I3(\tmp_7_reg_1534[5]_i_2_n_12 ),
        .I4(sext_ln39_16_fu_1239_p1[13]),
        .I5(CO),
        .O(\tmp_7_reg_1534[6]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \tmp_7_reg_1534[6]_i_3 
       (.I0(sext_ln39_16_fu_1239_p1[14]),
        .I1(icmp_ln40_17_fu_1249_p2_carry_i_4_n_12),
        .I2(sext_ln39_16_fu_1239_p1[15]),
        .O(\tmp_7_reg_1534[6]_i_3_n_12 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:31],sext_ln39_16_fu_1239_p1,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1
   (P,
    D,
    ram_reg_bram_0,
    Q,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    \empty_86_fu_206_reg[39] ,
    \empty_86_fu_206_reg[39]_0 ,
    \empty_86_fu_206_reg[39]_1 ,
    \empty_86_fu_206_reg[39]_2 ,
    CO,
    DI,
    S,
    \empty_86_fu_206_reg[47] ,
    \empty_86_fu_206_reg[47]_0 ,
    \empty_86_fu_206_reg[55] ,
    \empty_86_fu_206_reg[55]_0 ,
    \empty_86_fu_206_reg[63] ,
    \empty_86_fu_206_reg[63]_0 ,
    \empty_86_fu_206_reg[39]_3 ,
    \empty_86_fu_206_reg[39]_4 );
  output [31:0]P;
  output [31:0]D;
  output [0:0]ram_reg_bram_0;
  input [2:0]Q;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [2:0]\empty_86_fu_206_reg[39] ;
  input [2:0]\empty_86_fu_206_reg[39]_0 ;
  input [2:0]\empty_86_fu_206_reg[39]_1 ;
  input [1:0]\empty_86_fu_206_reg[39]_2 ;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_86_fu_206_reg[47] ;
  input [7:0]\empty_86_fu_206_reg[47]_0 ;
  input [7:0]\empty_86_fu_206_reg[55] ;
  input [7:0]\empty_86_fu_206_reg[55]_0 ;
  input [6:0]\empty_86_fu_206_reg[63] ;
  input [7:0]\empty_86_fu_206_reg[63]_0 ;
  input \empty_86_fu_206_reg[39]_3 ;
  input \empty_86_fu_206_reg[39]_4 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [2:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire \empty_86_fu_206[39]_i_16_n_12 ;
  wire \empty_86_fu_206[39]_i_17_n_12 ;
  wire \empty_86_fu_206[39]_i_8_n_12 ;
  wire \empty_86_fu_206[39]_i_9_n_12 ;
  wire [2:0]\empty_86_fu_206_reg[39] ;
  wire [2:0]\empty_86_fu_206_reg[39]_0 ;
  wire [2:0]\empty_86_fu_206_reg[39]_1 ;
  wire [1:0]\empty_86_fu_206_reg[39]_2 ;
  wire \empty_86_fu_206_reg[39]_3 ;
  wire \empty_86_fu_206_reg[39]_4 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_86_fu_206_reg[47] ;
  wire [7:0]\empty_86_fu_206_reg[47]_0 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_86_fu_206_reg[55] ;
  wire [7:0]\empty_86_fu_206_reg[55]_0 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_86_fu_206_reg[63] ;
  wire [7:0]\empty_86_fu_206_reg[63]_0 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_13 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_14 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_15 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_16 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_17 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_18 ;
  wire \empty_86_fu_206_reg[63]_i_2_n_19 ;
  wire [15:0]indata_q1;
  wire [0:0]ram_reg_bram_0;
  wire [7:7]\NLW_empty_86_fu_206_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_86_fu_206[39]_i_16 
       (.I0(\empty_86_fu_206[39]_i_8_n_12 ),
        .I1(\empty_86_fu_206_reg[39]_4 ),
        .I2(\empty_86_fu_206_reg[39]_0 [2]),
        .I3(Q[2]),
        .I4(\empty_86_fu_206_reg[39] [2]),
        .O(\empty_86_fu_206[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h566A5A5A566AAAAA)) 
    \empty_86_fu_206[39]_i_17 
       (.I0(\empty_86_fu_206[39]_i_9_n_12 ),
        .I1(P[31]),
        .I2(\empty_86_fu_206_reg[39]_3 ),
        .I3(\empty_86_fu_206_reg[39]_1 [1]),
        .I4(Q[2]),
        .I5(\empty_86_fu_206_reg[39]_2 [1]),
        .O(\empty_86_fu_206[39]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'h4F401F10404F101F)) 
    \empty_86_fu_206[39]_i_8 
       (.I0(P[31]),
        .I1(\empty_86_fu_206_reg[39] [1]),
        .I2(Q[2]),
        .I3(\empty_86_fu_206_reg[39]_0 [1]),
        .I4(\empty_86_fu_206_reg[39]_1 [2]),
        .I5(\empty_86_fu_206_reg[39]_2 [1]),
        .O(\empty_86_fu_206[39]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_86_fu_206[39]_i_9 
       (.I0(P[31]),
        .I1(\empty_86_fu_206_reg[39] [1]),
        .I2(Q[2]),
        .I3(\empty_86_fu_206_reg[39]_0 [1]),
        .I4(\empty_86_fu_206_reg[39]_1 [2]),
        .I5(\empty_86_fu_206_reg[39]_2 [1]),
        .O(\empty_86_fu_206[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h909F606F9F906F60)) 
    \empty_86_fu_206[7]_i_16 
       (.I0(P[0]),
        .I1(\empty_86_fu_206_reg[39] [0]),
        .I2(Q[2]),
        .I3(\empty_86_fu_206_reg[39]_0 [0]),
        .I4(\empty_86_fu_206_reg[39]_1 [0]),
        .I5(\empty_86_fu_206_reg[39]_2 [0]),
        .O(ram_reg_bram_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[39]_i_1_n_12 ,\empty_86_fu_206_reg[39]_i_1_n_13 ,\empty_86_fu_206_reg[39]_i_1_n_14 ,\empty_86_fu_206_reg[39]_i_1_n_15 ,\empty_86_fu_206_reg[39]_i_1_n_16 ,\empty_86_fu_206_reg[39]_i_1_n_17 ,\empty_86_fu_206_reg[39]_i_1_n_18 ,\empty_86_fu_206_reg[39]_i_1_n_19 }),
        .DI({DI,\empty_86_fu_206[39]_i_8_n_12 ,\empty_86_fu_206[39]_i_9_n_12 }),
        .O(D[7:0]),
        .S({S,\empty_86_fu_206[39]_i_16_n_12 ,\empty_86_fu_206[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[47]_i_1 
       (.CI(\empty_86_fu_206_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[47]_i_1_n_12 ,\empty_86_fu_206_reg[47]_i_1_n_13 ,\empty_86_fu_206_reg[47]_i_1_n_14 ,\empty_86_fu_206_reg[47]_i_1_n_15 ,\empty_86_fu_206_reg[47]_i_1_n_16 ,\empty_86_fu_206_reg[47]_i_1_n_17 ,\empty_86_fu_206_reg[47]_i_1_n_18 ,\empty_86_fu_206_reg[47]_i_1_n_19 }),
        .DI(\empty_86_fu_206_reg[47] ),
        .O(D[15:8]),
        .S(\empty_86_fu_206_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[55]_i_1 
       (.CI(\empty_86_fu_206_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[55]_i_1_n_12 ,\empty_86_fu_206_reg[55]_i_1_n_13 ,\empty_86_fu_206_reg[55]_i_1_n_14 ,\empty_86_fu_206_reg[55]_i_1_n_15 ,\empty_86_fu_206_reg[55]_i_1_n_16 ,\empty_86_fu_206_reg[55]_i_1_n_17 ,\empty_86_fu_206_reg[55]_i_1_n_18 ,\empty_86_fu_206_reg[55]_i_1_n_19 }),
        .DI(\empty_86_fu_206_reg[55] ),
        .O(D[23:16]),
        .S(\empty_86_fu_206_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[63]_i_2 
       (.CI(\empty_86_fu_206_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_86_fu_206_reg[63]_i_2_CO_UNCONNECTED [7],\empty_86_fu_206_reg[63]_i_2_n_13 ,\empty_86_fu_206_reg[63]_i_2_n_14 ,\empty_86_fu_206_reg[63]_i_2_n_15 ,\empty_86_fu_206_reg[63]_i_2_n_16 ,\empty_86_fu_206_reg[63]_i_2_n_17 ,\empty_86_fu_206_reg[63]_i_2_n_18 ,\empty_86_fu_206_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_86_fu_206_reg[63] }),
        .O(D[31:24]),
        .S(\empty_86_fu_206_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18
   (P,
    D,
    CEB2,
    ap_clk,
    B,
    indata_q0,
    DSP_ALU_INST,
    \empty_82_fu_190_reg[39] ,
    OPMODE,
    Q,
    \empty_82_fu_190_reg[31] ,
    \empty_82_fu_190_reg[39]_0 ,
    \empty_82_fu_190_reg[39]_1 ,
    \empty_82_fu_190_reg[39]_2 ,
    DI,
    S,
    \empty_82_fu_190_reg[47] ,
    \empty_82_fu_190_reg[47]_0 ,
    \empty_82_fu_190_reg[55] ,
    \empty_82_fu_190_reg[55]_0 ,
    \empty_82_fu_190_reg[63] ,
    \empty_82_fu_190_reg[63]_0 );
  output [1:0]P;
  output [63:0]D;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [33:0]DSP_ALU_INST;
  input \empty_82_fu_190_reg[39] ;
  input [0:0]OPMODE;
  input [35:0]Q;
  input \empty_82_fu_190_reg[31] ;
  input [35:0]\empty_82_fu_190_reg[39]_0 ;
  input [32:0]\empty_82_fu_190_reg[39]_1 ;
  input \empty_82_fu_190_reg[39]_2 ;
  input [5:0]DI;
  input [4:0]S;
  input [7:0]\empty_82_fu_190_reg[47] ;
  input [7:0]\empty_82_fu_190_reg[47]_0 ;
  input [7:0]\empty_82_fu_190_reg[55] ;
  input [7:0]\empty_82_fu_190_reg[55]_0 ;
  input [6:0]\empty_82_fu_190_reg[63] ;
  input [7:0]\empty_82_fu_190_reg[63]_0 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [5:0]DI;
  wire [33:0]DSP_ALU_INST;
  wire [0:0]OPMODE;
  wire [1:0]P;
  wire [35:0]Q;
  wire [4:0]S;
  wire ap_clk;
  wire \empty_82_fu_190[15]_i_10_n_12 ;
  wire \empty_82_fu_190[15]_i_11_n_12 ;
  wire \empty_82_fu_190[15]_i_12_n_12 ;
  wire \empty_82_fu_190[15]_i_13_n_12 ;
  wire \empty_82_fu_190[15]_i_14_n_12 ;
  wire \empty_82_fu_190[15]_i_15_n_12 ;
  wire \empty_82_fu_190[15]_i_16_n_12 ;
  wire \empty_82_fu_190[15]_i_17_n_12 ;
  wire \empty_82_fu_190[15]_i_2_n_12 ;
  wire \empty_82_fu_190[15]_i_3_n_12 ;
  wire \empty_82_fu_190[15]_i_4_n_12 ;
  wire \empty_82_fu_190[15]_i_5_n_12 ;
  wire \empty_82_fu_190[15]_i_6_n_12 ;
  wire \empty_82_fu_190[15]_i_7_n_12 ;
  wire \empty_82_fu_190[15]_i_8_n_12 ;
  wire \empty_82_fu_190[15]_i_9_n_12 ;
  wire \empty_82_fu_190[23]_i_10_n_12 ;
  wire \empty_82_fu_190[23]_i_11_n_12 ;
  wire \empty_82_fu_190[23]_i_12_n_12 ;
  wire \empty_82_fu_190[23]_i_13_n_12 ;
  wire \empty_82_fu_190[23]_i_14_n_12 ;
  wire \empty_82_fu_190[23]_i_15_n_12 ;
  wire \empty_82_fu_190[23]_i_16_n_12 ;
  wire \empty_82_fu_190[23]_i_17_n_12 ;
  wire \empty_82_fu_190[23]_i_2_n_12 ;
  wire \empty_82_fu_190[23]_i_3_n_12 ;
  wire \empty_82_fu_190[23]_i_4_n_12 ;
  wire \empty_82_fu_190[23]_i_5_n_12 ;
  wire \empty_82_fu_190[23]_i_6_n_12 ;
  wire \empty_82_fu_190[23]_i_7_n_12 ;
  wire \empty_82_fu_190[23]_i_8_n_12 ;
  wire \empty_82_fu_190[23]_i_9_n_12 ;
  wire \empty_82_fu_190[31]_i_10_n_12 ;
  wire \empty_82_fu_190[31]_i_11_n_12 ;
  wire \empty_82_fu_190[31]_i_12_n_12 ;
  wire \empty_82_fu_190[31]_i_13_n_12 ;
  wire \empty_82_fu_190[31]_i_14_n_12 ;
  wire \empty_82_fu_190[31]_i_15_n_12 ;
  wire \empty_82_fu_190[31]_i_16_n_12 ;
  wire \empty_82_fu_190[31]_i_17_n_12 ;
  wire \empty_82_fu_190[31]_i_2_n_12 ;
  wire \empty_82_fu_190[31]_i_3_n_12 ;
  wire \empty_82_fu_190[31]_i_4_n_12 ;
  wire \empty_82_fu_190[31]_i_5_n_12 ;
  wire \empty_82_fu_190[31]_i_6_n_12 ;
  wire \empty_82_fu_190[31]_i_7_n_12 ;
  wire \empty_82_fu_190[31]_i_8_n_12 ;
  wire \empty_82_fu_190[31]_i_9_n_12 ;
  wire \empty_82_fu_190[39]_i_14_n_12 ;
  wire \empty_82_fu_190[39]_i_15_n_12 ;
  wire \empty_82_fu_190[39]_i_17_n_12 ;
  wire \empty_82_fu_190[39]_i_19_n_12 ;
  wire \empty_82_fu_190[39]_i_6_n_12 ;
  wire \empty_82_fu_190[39]_i_9_n_12 ;
  wire \empty_82_fu_190[7]_i_10_n_12 ;
  wire \empty_82_fu_190[7]_i_11_n_12 ;
  wire \empty_82_fu_190[7]_i_12_n_12 ;
  wire \empty_82_fu_190[7]_i_13_n_12 ;
  wire \empty_82_fu_190[7]_i_14_n_12 ;
  wire \empty_82_fu_190[7]_i_15_n_12 ;
  wire \empty_82_fu_190[7]_i_16_n_12 ;
  wire \empty_82_fu_190[7]_i_2_n_12 ;
  wire \empty_82_fu_190[7]_i_3_n_12 ;
  wire \empty_82_fu_190[7]_i_4_n_12 ;
  wire \empty_82_fu_190[7]_i_5_n_12 ;
  wire \empty_82_fu_190[7]_i_6_n_12 ;
  wire \empty_82_fu_190[7]_i_7_n_12 ;
  wire \empty_82_fu_190[7]_i_8_n_12 ;
  wire \empty_82_fu_190[7]_i_9_n_12 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[15]_i_1_n_19 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[23]_i_1_n_19 ;
  wire \empty_82_fu_190_reg[31] ;
  wire \empty_82_fu_190_reg[31]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[31]_i_1_n_19 ;
  wire \empty_82_fu_190_reg[39] ;
  wire [35:0]\empty_82_fu_190_reg[39]_0 ;
  wire [32:0]\empty_82_fu_190_reg[39]_1 ;
  wire \empty_82_fu_190_reg[39]_2 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_82_fu_190_reg[47] ;
  wire [7:0]\empty_82_fu_190_reg[47]_0 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_82_fu_190_reg[55] ;
  wire [7:0]\empty_82_fu_190_reg[55]_0 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_82_fu_190_reg[63] ;
  wire [7:0]\empty_82_fu_190_reg[63]_0 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[63]_i_1_n_19 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_12 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_13 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_14 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_15 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_16 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_17 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_18 ;
  wire \empty_82_fu_190_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_83;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_82_fu_190_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_10 
       (.I0(\empty_82_fu_190[15]_i_2_n_12 ),
        .I1(tmp_product_n_102),
        .I2(Q[15]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [15]),
        .I5(\empty_82_fu_190_reg[39]_1 [15]),
        .O(\empty_82_fu_190[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_11 
       (.I0(\empty_82_fu_190[15]_i_3_n_12 ),
        .I1(tmp_product_n_103),
        .I2(Q[14]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [14]),
        .I5(\empty_82_fu_190_reg[39]_1 [14]),
        .O(\empty_82_fu_190[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_12 
       (.I0(\empty_82_fu_190[15]_i_4_n_12 ),
        .I1(tmp_product_n_104),
        .I2(Q[13]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [13]),
        .I5(\empty_82_fu_190_reg[39]_1 [13]),
        .O(\empty_82_fu_190[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_13 
       (.I0(\empty_82_fu_190[15]_i_5_n_12 ),
        .I1(tmp_product_n_105),
        .I2(Q[12]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [12]),
        .I5(\empty_82_fu_190_reg[39]_1 [12]),
        .O(\empty_82_fu_190[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_14 
       (.I0(\empty_82_fu_190[15]_i_6_n_12 ),
        .I1(tmp_product_n_106),
        .I2(Q[11]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [11]),
        .I5(\empty_82_fu_190_reg[39]_1 [11]),
        .O(\empty_82_fu_190[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_15 
       (.I0(\empty_82_fu_190[15]_i_7_n_12 ),
        .I1(tmp_product_n_107),
        .I2(Q[10]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [10]),
        .I5(\empty_82_fu_190_reg[39]_1 [10]),
        .O(\empty_82_fu_190[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_16 
       (.I0(\empty_82_fu_190[15]_i_8_n_12 ),
        .I1(tmp_product_n_108),
        .I2(Q[9]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [9]),
        .I5(\empty_82_fu_190_reg[39]_1 [9]),
        .O(\empty_82_fu_190[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[15]_i_17 
       (.I0(\empty_82_fu_190[15]_i_9_n_12 ),
        .I1(tmp_product_n_109),
        .I2(Q[8]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [8]),
        .I5(\empty_82_fu_190_reg[39]_1 [8]),
        .O(\empty_82_fu_190[15]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(Q[14]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [14]),
        .I4(\empty_82_fu_190_reg[39]_1 [14]),
        .O(\empty_82_fu_190[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(Q[13]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [13]),
        .I4(\empty_82_fu_190_reg[39]_1 [13]),
        .O(\empty_82_fu_190[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(Q[12]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [12]),
        .I4(\empty_82_fu_190_reg[39]_1 [12]),
        .O(\empty_82_fu_190[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(Q[11]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [11]),
        .I4(\empty_82_fu_190_reg[39]_1 [11]),
        .O(\empty_82_fu_190[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(Q[10]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [10]),
        .I4(\empty_82_fu_190_reg[39]_1 [10]),
        .O(\empty_82_fu_190[15]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(Q[9]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [9]),
        .I4(\empty_82_fu_190_reg[39]_1 [9]),
        .O(\empty_82_fu_190[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(Q[8]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [8]),
        .I4(\empty_82_fu_190_reg[39]_1 [8]),
        .O(\empty_82_fu_190[15]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(Q[7]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [7]),
        .I4(\empty_82_fu_190_reg[39]_1 [7]),
        .O(\empty_82_fu_190[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_10 
       (.I0(\empty_82_fu_190[23]_i_2_n_12 ),
        .I1(tmp_product_n_94),
        .I2(Q[23]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [23]),
        .I5(\empty_82_fu_190_reg[39]_1 [23]),
        .O(\empty_82_fu_190[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_11 
       (.I0(\empty_82_fu_190[23]_i_3_n_12 ),
        .I1(tmp_product_n_95),
        .I2(Q[22]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [22]),
        .I5(\empty_82_fu_190_reg[39]_1 [22]),
        .O(\empty_82_fu_190[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_12 
       (.I0(\empty_82_fu_190[23]_i_4_n_12 ),
        .I1(tmp_product_n_96),
        .I2(Q[21]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [21]),
        .I5(\empty_82_fu_190_reg[39]_1 [21]),
        .O(\empty_82_fu_190[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_13 
       (.I0(\empty_82_fu_190[23]_i_5_n_12 ),
        .I1(tmp_product_n_97),
        .I2(Q[20]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [20]),
        .I5(\empty_82_fu_190_reg[39]_1 [20]),
        .O(\empty_82_fu_190[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_14 
       (.I0(\empty_82_fu_190[23]_i_6_n_12 ),
        .I1(tmp_product_n_98),
        .I2(Q[19]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [19]),
        .I5(\empty_82_fu_190_reg[39]_1 [19]),
        .O(\empty_82_fu_190[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_15 
       (.I0(\empty_82_fu_190[23]_i_7_n_12 ),
        .I1(tmp_product_n_99),
        .I2(Q[18]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [18]),
        .I5(\empty_82_fu_190_reg[39]_1 [18]),
        .O(\empty_82_fu_190[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_16 
       (.I0(\empty_82_fu_190[23]_i_8_n_12 ),
        .I1(tmp_product_n_100),
        .I2(Q[17]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [17]),
        .I5(\empty_82_fu_190_reg[39]_1 [17]),
        .O(\empty_82_fu_190[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[23]_i_17 
       (.I0(\empty_82_fu_190[23]_i_9_n_12 ),
        .I1(tmp_product_n_101),
        .I2(Q[16]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [16]),
        .I5(\empty_82_fu_190_reg[39]_1 [16]),
        .O(\empty_82_fu_190[23]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(Q[22]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [22]),
        .I4(\empty_82_fu_190_reg[39]_1 [22]),
        .O(\empty_82_fu_190[23]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(Q[21]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [21]),
        .I4(\empty_82_fu_190_reg[39]_1 [21]),
        .O(\empty_82_fu_190[23]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(Q[20]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [20]),
        .I4(\empty_82_fu_190_reg[39]_1 [20]),
        .O(\empty_82_fu_190[23]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(Q[19]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [19]),
        .I4(\empty_82_fu_190_reg[39]_1 [19]),
        .O(\empty_82_fu_190[23]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(Q[18]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [18]),
        .I4(\empty_82_fu_190_reg[39]_1 [18]),
        .O(\empty_82_fu_190[23]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(Q[17]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [17]),
        .I4(\empty_82_fu_190_reg[39]_1 [17]),
        .O(\empty_82_fu_190[23]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(Q[16]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [16]),
        .I4(\empty_82_fu_190_reg[39]_1 [16]),
        .O(\empty_82_fu_190[23]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(Q[15]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [15]),
        .I4(\empty_82_fu_190_reg[39]_1 [15]),
        .O(\empty_82_fu_190[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_10 
       (.I0(\empty_82_fu_190[31]_i_2_n_12 ),
        .I1(tmp_product_n_86),
        .I2(Q[31]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [31]),
        .I5(\empty_82_fu_190_reg[39]_1 [31]),
        .O(\empty_82_fu_190[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_11 
       (.I0(\empty_82_fu_190[31]_i_3_n_12 ),
        .I1(tmp_product_n_87),
        .I2(Q[30]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [30]),
        .I5(\empty_82_fu_190_reg[39]_1 [30]),
        .O(\empty_82_fu_190[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_12 
       (.I0(\empty_82_fu_190[31]_i_4_n_12 ),
        .I1(tmp_product_n_88),
        .I2(Q[29]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [29]),
        .I5(\empty_82_fu_190_reg[39]_1 [29]),
        .O(\empty_82_fu_190[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_13 
       (.I0(\empty_82_fu_190[31]_i_5_n_12 ),
        .I1(tmp_product_n_89),
        .I2(Q[28]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [28]),
        .I5(\empty_82_fu_190_reg[39]_1 [28]),
        .O(\empty_82_fu_190[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_14 
       (.I0(\empty_82_fu_190[31]_i_6_n_12 ),
        .I1(tmp_product_n_90),
        .I2(Q[27]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [27]),
        .I5(\empty_82_fu_190_reg[39]_1 [27]),
        .O(\empty_82_fu_190[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_15 
       (.I0(\empty_82_fu_190[31]_i_7_n_12 ),
        .I1(tmp_product_n_91),
        .I2(Q[26]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [26]),
        .I5(\empty_82_fu_190_reg[39]_1 [26]),
        .O(\empty_82_fu_190[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_16 
       (.I0(\empty_82_fu_190[31]_i_8_n_12 ),
        .I1(tmp_product_n_92),
        .I2(Q[25]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [25]),
        .I5(\empty_82_fu_190_reg[39]_1 [25]),
        .O(\empty_82_fu_190[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[31]_i_17 
       (.I0(\empty_82_fu_190[31]_i_9_n_12 ),
        .I1(tmp_product_n_93),
        .I2(Q[24]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [24]),
        .I5(\empty_82_fu_190_reg[39]_1 [24]),
        .O(\empty_82_fu_190[31]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_2 
       (.I0(tmp_product_n_87),
        .I1(Q[30]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [30]),
        .I4(\empty_82_fu_190_reg[39]_1 [30]),
        .O(\empty_82_fu_190[31]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(Q[29]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [29]),
        .I4(\empty_82_fu_190_reg[39]_1 [29]),
        .O(\empty_82_fu_190[31]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(Q[28]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [28]),
        .I4(\empty_82_fu_190_reg[39]_1 [28]),
        .O(\empty_82_fu_190[31]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(Q[27]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [27]),
        .I4(\empty_82_fu_190_reg[39]_1 [27]),
        .O(\empty_82_fu_190[31]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(Q[26]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [26]),
        .I4(\empty_82_fu_190_reg[39]_1 [26]),
        .O(\empty_82_fu_190[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(Q[25]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [25]),
        .I4(\empty_82_fu_190_reg[39]_1 [25]),
        .O(\empty_82_fu_190[31]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(Q[24]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [24]),
        .I4(\empty_82_fu_190_reg[39]_1 [24]),
        .O(\empty_82_fu_190[31]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(Q[23]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [23]),
        .I4(\empty_82_fu_190_reg[39]_1 [23]),
        .O(\empty_82_fu_190[31]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_82_fu_190[39]_i_14 
       (.I0(\empty_82_fu_190[39]_i_6_n_12 ),
        .I1(Q[35]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [35]),
        .O(\empty_82_fu_190[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \empty_82_fu_190[39]_i_15 
       (.I0(DI[1]),
        .I1(tmp_product_n_83),
        .I2(Q[34]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [34]),
        .I5(\empty_82_fu_190[39]_i_19_n_12 ),
        .O(\empty_82_fu_190[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[39]_i_17 
       (.I0(\empty_82_fu_190[39]_i_9_n_12 ),
        .I1(P[0]),
        .I2(Q[32]),
        .I3(\empty_82_fu_190_reg[39] ),
        .I4(\empty_82_fu_190_reg[39]_0 [32]),
        .I5(\empty_82_fu_190_reg[39]_1 [32]),
        .O(\empty_82_fu_190[39]_i_17_n_12 ));
  LUT4 #(
    .INIT(16'h0151)) 
    \empty_82_fu_190[39]_i_19 
       (.I0(P[1]),
        .I1(Q[33]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [33]),
        .O(\empty_82_fu_190[39]_i_19_n_12 ));
  LUT6 #(
    .INIT(64'hFEAE0000FFFFFEAE)) 
    \empty_82_fu_190[39]_i_6 
       (.I0(P[1]),
        .I1(Q[33]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [33]),
        .I4(\empty_82_fu_190_reg[39]_2 ),
        .I5(tmp_product_n_83),
        .O(\empty_82_fu_190[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[39]_i_9 
       (.I0(tmp_product_n_86),
        .I1(Q[31]),
        .I2(\empty_82_fu_190_reg[39] ),
        .I3(\empty_82_fu_190_reg[39]_0 [31]),
        .I4(\empty_82_fu_190_reg[39]_1 [31]),
        .O(\empty_82_fu_190[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_10 
       (.I0(\empty_82_fu_190[7]_i_3_n_12 ),
        .I1(tmp_product_n_111),
        .I2(Q[6]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [6]),
        .I5(\empty_82_fu_190_reg[39]_1 [6]),
        .O(\empty_82_fu_190[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_11 
       (.I0(\empty_82_fu_190[7]_i_4_n_12 ),
        .I1(tmp_product_n_112),
        .I2(Q[5]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [5]),
        .I5(\empty_82_fu_190_reg[39]_1 [5]),
        .O(\empty_82_fu_190[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_12 
       (.I0(\empty_82_fu_190[7]_i_5_n_12 ),
        .I1(tmp_product_n_113),
        .I2(Q[4]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [4]),
        .I5(\empty_82_fu_190_reg[39]_1 [4]),
        .O(\empty_82_fu_190[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_13 
       (.I0(\empty_82_fu_190[7]_i_6_n_12 ),
        .I1(tmp_product_n_114),
        .I2(Q[3]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [3]),
        .I5(\empty_82_fu_190_reg[39]_1 [3]),
        .O(\empty_82_fu_190[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_14 
       (.I0(\empty_82_fu_190[7]_i_7_n_12 ),
        .I1(tmp_product_n_115),
        .I2(Q[2]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [2]),
        .I5(\empty_82_fu_190_reg[39]_1 [2]),
        .O(\empty_82_fu_190[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_15 
       (.I0(\empty_82_fu_190[7]_i_8_n_12 ),
        .I1(tmp_product_n_116),
        .I2(Q[1]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [1]),
        .I5(\empty_82_fu_190_reg[39]_1 [1]),
        .O(\empty_82_fu_190[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hA65656A6)) 
    \empty_82_fu_190[7]_i_16 
       (.I0(tmp_product_n_117),
        .I1(Q[0]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [0]),
        .I4(\empty_82_fu_190_reg[39]_1 [0]),
        .O(\empty_82_fu_190[7]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(Q[6]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [6]),
        .I4(\empty_82_fu_190_reg[39]_1 [6]),
        .O(\empty_82_fu_190[7]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(Q[5]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [5]),
        .I4(\empty_82_fu_190_reg[39]_1 [5]),
        .O(\empty_82_fu_190[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(Q[4]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [4]),
        .I4(\empty_82_fu_190_reg[39]_1 [4]),
        .O(\empty_82_fu_190[7]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(Q[3]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [3]),
        .I4(\empty_82_fu_190_reg[39]_1 [3]),
        .O(\empty_82_fu_190[7]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(Q[2]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [2]),
        .I4(\empty_82_fu_190_reg[39]_1 [2]),
        .O(\empty_82_fu_190[7]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_7 
       (.I0(tmp_product_n_116),
        .I1(Q[1]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [1]),
        .I4(\empty_82_fu_190_reg[39]_1 [1]),
        .O(\empty_82_fu_190[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_82_fu_190[7]_i_8 
       (.I0(tmp_product_n_117),
        .I1(Q[0]),
        .I2(\empty_82_fu_190_reg[31] ),
        .I3(\empty_82_fu_190_reg[39]_0 [0]),
        .I4(\empty_82_fu_190_reg[39]_1 [0]),
        .O(\empty_82_fu_190[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_82_fu_190[7]_i_9 
       (.I0(\empty_82_fu_190[7]_i_2_n_12 ),
        .I1(tmp_product_n_110),
        .I2(Q[7]),
        .I3(\empty_82_fu_190_reg[31] ),
        .I4(\empty_82_fu_190_reg[39]_0 [7]),
        .I5(\empty_82_fu_190_reg[39]_1 [7]),
        .O(\empty_82_fu_190[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[15]_i_1 
       (.CI(\empty_82_fu_190_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[15]_i_1_n_12 ,\empty_82_fu_190_reg[15]_i_1_n_13 ,\empty_82_fu_190_reg[15]_i_1_n_14 ,\empty_82_fu_190_reg[15]_i_1_n_15 ,\empty_82_fu_190_reg[15]_i_1_n_16 ,\empty_82_fu_190_reg[15]_i_1_n_17 ,\empty_82_fu_190_reg[15]_i_1_n_18 ,\empty_82_fu_190_reg[15]_i_1_n_19 }),
        .DI({\empty_82_fu_190[15]_i_2_n_12 ,\empty_82_fu_190[15]_i_3_n_12 ,\empty_82_fu_190[15]_i_4_n_12 ,\empty_82_fu_190[15]_i_5_n_12 ,\empty_82_fu_190[15]_i_6_n_12 ,\empty_82_fu_190[15]_i_7_n_12 ,\empty_82_fu_190[15]_i_8_n_12 ,\empty_82_fu_190[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_82_fu_190[15]_i_10_n_12 ,\empty_82_fu_190[15]_i_11_n_12 ,\empty_82_fu_190[15]_i_12_n_12 ,\empty_82_fu_190[15]_i_13_n_12 ,\empty_82_fu_190[15]_i_14_n_12 ,\empty_82_fu_190[15]_i_15_n_12 ,\empty_82_fu_190[15]_i_16_n_12 ,\empty_82_fu_190[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[23]_i_1 
       (.CI(\empty_82_fu_190_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[23]_i_1_n_12 ,\empty_82_fu_190_reg[23]_i_1_n_13 ,\empty_82_fu_190_reg[23]_i_1_n_14 ,\empty_82_fu_190_reg[23]_i_1_n_15 ,\empty_82_fu_190_reg[23]_i_1_n_16 ,\empty_82_fu_190_reg[23]_i_1_n_17 ,\empty_82_fu_190_reg[23]_i_1_n_18 ,\empty_82_fu_190_reg[23]_i_1_n_19 }),
        .DI({\empty_82_fu_190[23]_i_2_n_12 ,\empty_82_fu_190[23]_i_3_n_12 ,\empty_82_fu_190[23]_i_4_n_12 ,\empty_82_fu_190[23]_i_5_n_12 ,\empty_82_fu_190[23]_i_6_n_12 ,\empty_82_fu_190[23]_i_7_n_12 ,\empty_82_fu_190[23]_i_8_n_12 ,\empty_82_fu_190[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_82_fu_190[23]_i_10_n_12 ,\empty_82_fu_190[23]_i_11_n_12 ,\empty_82_fu_190[23]_i_12_n_12 ,\empty_82_fu_190[23]_i_13_n_12 ,\empty_82_fu_190[23]_i_14_n_12 ,\empty_82_fu_190[23]_i_15_n_12 ,\empty_82_fu_190[23]_i_16_n_12 ,\empty_82_fu_190[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[31]_i_1 
       (.CI(\empty_82_fu_190_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[31]_i_1_n_12 ,\empty_82_fu_190_reg[31]_i_1_n_13 ,\empty_82_fu_190_reg[31]_i_1_n_14 ,\empty_82_fu_190_reg[31]_i_1_n_15 ,\empty_82_fu_190_reg[31]_i_1_n_16 ,\empty_82_fu_190_reg[31]_i_1_n_17 ,\empty_82_fu_190_reg[31]_i_1_n_18 ,\empty_82_fu_190_reg[31]_i_1_n_19 }),
        .DI({\empty_82_fu_190[31]_i_2_n_12 ,\empty_82_fu_190[31]_i_3_n_12 ,\empty_82_fu_190[31]_i_4_n_12 ,\empty_82_fu_190[31]_i_5_n_12 ,\empty_82_fu_190[31]_i_6_n_12 ,\empty_82_fu_190[31]_i_7_n_12 ,\empty_82_fu_190[31]_i_8_n_12 ,\empty_82_fu_190[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_82_fu_190[31]_i_10_n_12 ,\empty_82_fu_190[31]_i_11_n_12 ,\empty_82_fu_190[31]_i_12_n_12 ,\empty_82_fu_190[31]_i_13_n_12 ,\empty_82_fu_190[31]_i_14_n_12 ,\empty_82_fu_190[31]_i_15_n_12 ,\empty_82_fu_190[31]_i_16_n_12 ,\empty_82_fu_190[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[39]_i_1 
       (.CI(\empty_82_fu_190_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[39]_i_1_n_12 ,\empty_82_fu_190_reg[39]_i_1_n_13 ,\empty_82_fu_190_reg[39]_i_1_n_14 ,\empty_82_fu_190_reg[39]_i_1_n_15 ,\empty_82_fu_190_reg[39]_i_1_n_16 ,\empty_82_fu_190_reg[39]_i_1_n_17 ,\empty_82_fu_190_reg[39]_i_1_n_18 ,\empty_82_fu_190_reg[39]_i_1_n_19 }),
        .DI({DI[5:2],\empty_82_fu_190[39]_i_6_n_12 ,DI[1:0],\empty_82_fu_190[39]_i_9_n_12 }),
        .O(D[39:32]),
        .S({S[4:1],\empty_82_fu_190[39]_i_14_n_12 ,\empty_82_fu_190[39]_i_15_n_12 ,S[0],\empty_82_fu_190[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[47]_i_1 
       (.CI(\empty_82_fu_190_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[47]_i_1_n_12 ,\empty_82_fu_190_reg[47]_i_1_n_13 ,\empty_82_fu_190_reg[47]_i_1_n_14 ,\empty_82_fu_190_reg[47]_i_1_n_15 ,\empty_82_fu_190_reg[47]_i_1_n_16 ,\empty_82_fu_190_reg[47]_i_1_n_17 ,\empty_82_fu_190_reg[47]_i_1_n_18 ,\empty_82_fu_190_reg[47]_i_1_n_19 }),
        .DI(\empty_82_fu_190_reg[47] ),
        .O(D[47:40]),
        .S(\empty_82_fu_190_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[55]_i_1 
       (.CI(\empty_82_fu_190_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[55]_i_1_n_12 ,\empty_82_fu_190_reg[55]_i_1_n_13 ,\empty_82_fu_190_reg[55]_i_1_n_14 ,\empty_82_fu_190_reg[55]_i_1_n_15 ,\empty_82_fu_190_reg[55]_i_1_n_16 ,\empty_82_fu_190_reg[55]_i_1_n_17 ,\empty_82_fu_190_reg[55]_i_1_n_18 ,\empty_82_fu_190_reg[55]_i_1_n_19 }),
        .DI(\empty_82_fu_190_reg[55] ),
        .O(D[55:48]),
        .S(\empty_82_fu_190_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[63]_i_1 
       (.CI(\empty_82_fu_190_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_82_fu_190_reg[63]_i_1_CO_UNCONNECTED [7],\empty_82_fu_190_reg[63]_i_1_n_13 ,\empty_82_fu_190_reg[63]_i_1_n_14 ,\empty_82_fu_190_reg[63]_i_1_n_15 ,\empty_82_fu_190_reg[63]_i_1_n_16 ,\empty_82_fu_190_reg[63]_i_1_n_17 ,\empty_82_fu_190_reg[63]_i_1_n_18 ,\empty_82_fu_190_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_82_fu_190_reg[63] }),
        .O(D[63:56]),
        .S(\empty_82_fu_190_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_82_fu_190_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_82_fu_190_reg[7]_i_1_n_12 ,\empty_82_fu_190_reg[7]_i_1_n_13 ,\empty_82_fu_190_reg[7]_i_1_n_14 ,\empty_82_fu_190_reg[7]_i_1_n_15 ,\empty_82_fu_190_reg[7]_i_1_n_16 ,\empty_82_fu_190_reg[7]_i_1_n_17 ,\empty_82_fu_190_reg[7]_i_1_n_18 ,\empty_82_fu_190_reg[7]_i_1_n_19 }),
        .DI({\empty_82_fu_190[7]_i_2_n_12 ,\empty_82_fu_190[7]_i_3_n_12 ,\empty_82_fu_190[7]_i_4_n_12 ,\empty_82_fu_190[7]_i_5_n_12 ,\empty_82_fu_190[7]_i_6_n_12 ,\empty_82_fu_190[7]_i_7_n_12 ,\empty_82_fu_190[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_82_fu_190[7]_i_9_n_12 ,\empty_82_fu_190[7]_i_10_n_12 ,\empty_82_fu_190[7]_i_11_n_12 ,\empty_82_fu_190[7]_i_12_n_12 ,\empty_82_fu_190[7]_i_13_n_12 ,\empty_82_fu_190[7]_i_14_n_12 ,\empty_82_fu_190[7]_i_15_n_12 ,\empty_82_fu_190[7]_i_16_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_82_fu_190_reg[39] ,\empty_82_fu_190_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_83,P,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19
   (OPMODE,
    D,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    P,
    \empty_83_fu_194_reg[39] ,
    Q,
    \empty_83_fu_194_reg[39]_0 ,
    \empty_83_fu_194_reg[31] ,
    \empty_83_fu_194_reg[39]_1 ,
    DI,
    S,
    \empty_83_fu_194_reg[47] ,
    \empty_83_fu_194_reg[47]_0 ,
    \empty_83_fu_194_reg[55] ,
    \empty_83_fu_194_reg[55]_0 ,
    \empty_83_fu_194_reg[63] ,
    \empty_83_fu_194_reg[63]_0 );
  output [0:0]OPMODE;
  output [63:0]D;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [33:0]P;
  input \empty_83_fu_194_reg[39] ;
  input [35:0]Q;
  input [35:0]\empty_83_fu_194_reg[39]_0 ;
  input [31:0]\empty_83_fu_194_reg[31] ;
  input \empty_83_fu_194_reg[39]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [7:0]\empty_83_fu_194_reg[47] ;
  input [7:0]\empty_83_fu_194_reg[47]_0 ;
  input [7:0]\empty_83_fu_194_reg[55] ;
  input [7:0]\empty_83_fu_194_reg[55]_0 ;
  input [6:0]\empty_83_fu_194_reg[63] ;
  input [7:0]\empty_83_fu_194_reg[63]_0 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [3:0]DI;
  wire [0:0]OPMODE;
  wire [33:0]P;
  wire [35:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire \empty_83_fu_194[15]_i_10_n_12 ;
  wire \empty_83_fu_194[15]_i_11_n_12 ;
  wire \empty_83_fu_194[15]_i_12_n_12 ;
  wire \empty_83_fu_194[15]_i_13_n_12 ;
  wire \empty_83_fu_194[15]_i_14_n_12 ;
  wire \empty_83_fu_194[15]_i_15_n_12 ;
  wire \empty_83_fu_194[15]_i_16_n_12 ;
  wire \empty_83_fu_194[15]_i_17_n_12 ;
  wire \empty_83_fu_194[15]_i_2_n_12 ;
  wire \empty_83_fu_194[15]_i_3_n_12 ;
  wire \empty_83_fu_194[15]_i_4_n_12 ;
  wire \empty_83_fu_194[15]_i_5_n_12 ;
  wire \empty_83_fu_194[15]_i_6_n_12 ;
  wire \empty_83_fu_194[15]_i_7_n_12 ;
  wire \empty_83_fu_194[15]_i_8_n_12 ;
  wire \empty_83_fu_194[15]_i_9_n_12 ;
  wire \empty_83_fu_194[23]_i_10_n_12 ;
  wire \empty_83_fu_194[23]_i_11_n_12 ;
  wire \empty_83_fu_194[23]_i_12_n_12 ;
  wire \empty_83_fu_194[23]_i_13_n_12 ;
  wire \empty_83_fu_194[23]_i_14_n_12 ;
  wire \empty_83_fu_194[23]_i_15_n_12 ;
  wire \empty_83_fu_194[23]_i_16_n_12 ;
  wire \empty_83_fu_194[23]_i_17_n_12 ;
  wire \empty_83_fu_194[23]_i_2_n_12 ;
  wire \empty_83_fu_194[23]_i_3_n_12 ;
  wire \empty_83_fu_194[23]_i_4_n_12 ;
  wire \empty_83_fu_194[23]_i_5_n_12 ;
  wire \empty_83_fu_194[23]_i_6_n_12 ;
  wire \empty_83_fu_194[23]_i_7_n_12 ;
  wire \empty_83_fu_194[23]_i_8_n_12 ;
  wire \empty_83_fu_194[23]_i_9_n_12 ;
  wire \empty_83_fu_194[31]_i_10_n_12 ;
  wire \empty_83_fu_194[31]_i_11_n_12 ;
  wire \empty_83_fu_194[31]_i_12_n_12 ;
  wire \empty_83_fu_194[31]_i_13_n_12 ;
  wire \empty_83_fu_194[31]_i_14_n_12 ;
  wire \empty_83_fu_194[31]_i_15_n_12 ;
  wire \empty_83_fu_194[31]_i_16_n_12 ;
  wire \empty_83_fu_194[31]_i_17_n_12 ;
  wire \empty_83_fu_194[31]_i_2_n_12 ;
  wire \empty_83_fu_194[31]_i_3_n_12 ;
  wire \empty_83_fu_194[31]_i_4_n_12 ;
  wire \empty_83_fu_194[31]_i_5_n_12 ;
  wire \empty_83_fu_194[31]_i_6_n_12 ;
  wire \empty_83_fu_194[31]_i_7_n_12 ;
  wire \empty_83_fu_194[31]_i_8_n_12 ;
  wire \empty_83_fu_194[31]_i_9_n_12 ;
  wire \empty_83_fu_194[39]_i_14_n_12 ;
  wire \empty_83_fu_194[39]_i_15_n_12 ;
  wire \empty_83_fu_194[39]_i_16_n_12 ;
  wire \empty_83_fu_194[39]_i_17_n_12 ;
  wire \empty_83_fu_194[39]_i_19_n_12 ;
  wire \empty_83_fu_194[39]_i_20_n_12 ;
  wire \empty_83_fu_194[39]_i_6_n_12 ;
  wire \empty_83_fu_194[39]_i_7_n_12 ;
  wire \empty_83_fu_194[39]_i_8_n_12 ;
  wire \empty_83_fu_194[39]_i_9_n_12 ;
  wire \empty_83_fu_194[7]_i_10_n_12 ;
  wire \empty_83_fu_194[7]_i_11_n_12 ;
  wire \empty_83_fu_194[7]_i_12_n_12 ;
  wire \empty_83_fu_194[7]_i_13_n_12 ;
  wire \empty_83_fu_194[7]_i_14_n_12 ;
  wire \empty_83_fu_194[7]_i_15_n_12 ;
  wire \empty_83_fu_194[7]_i_16_n_12 ;
  wire \empty_83_fu_194[7]_i_2_n_12 ;
  wire \empty_83_fu_194[7]_i_3_n_12 ;
  wire \empty_83_fu_194[7]_i_4_n_12 ;
  wire \empty_83_fu_194[7]_i_5_n_12 ;
  wire \empty_83_fu_194[7]_i_6_n_12 ;
  wire \empty_83_fu_194[7]_i_7_n_12 ;
  wire \empty_83_fu_194[7]_i_8_n_12 ;
  wire \empty_83_fu_194[7]_i_9_n_12 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[15]_i_1_n_19 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_83_fu_194_reg[31] ;
  wire \empty_83_fu_194_reg[31]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[31]_i_1_n_19 ;
  wire \empty_83_fu_194_reg[39] ;
  wire [35:0]\empty_83_fu_194_reg[39]_0 ;
  wire \empty_83_fu_194_reg[39]_1 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_83_fu_194_reg[47] ;
  wire [7:0]\empty_83_fu_194_reg[47]_0 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_83_fu_194_reg[55] ;
  wire [7:0]\empty_83_fu_194_reg[55]_0 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_83_fu_194_reg[63] ;
  wire [7:0]\empty_83_fu_194_reg[63]_0 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_13 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_14 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_15 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_16 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_17 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_18 ;
  wire \empty_83_fu_194_reg[63]_i_2_n_19 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_12 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_13 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_14 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_15 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_16 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_17 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_18 ;
  wire \empty_83_fu_194_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_83_fu_194_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_10 
       (.I0(\empty_83_fu_194[15]_i_2_n_12 ),
        .I1(tmp_product_n_102),
        .I2(Q[15]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [15]),
        .I5(\empty_83_fu_194_reg[31] [15]),
        .O(\empty_83_fu_194[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_11 
       (.I0(\empty_83_fu_194[15]_i_3_n_12 ),
        .I1(tmp_product_n_103),
        .I2(Q[14]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [14]),
        .I5(\empty_83_fu_194_reg[31] [14]),
        .O(\empty_83_fu_194[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_12 
       (.I0(\empty_83_fu_194[15]_i_4_n_12 ),
        .I1(tmp_product_n_104),
        .I2(Q[13]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [13]),
        .I5(\empty_83_fu_194_reg[31] [13]),
        .O(\empty_83_fu_194[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_13 
       (.I0(\empty_83_fu_194[15]_i_5_n_12 ),
        .I1(tmp_product_n_105),
        .I2(Q[12]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [12]),
        .I5(\empty_83_fu_194_reg[31] [12]),
        .O(\empty_83_fu_194[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_14 
       (.I0(\empty_83_fu_194[15]_i_6_n_12 ),
        .I1(tmp_product_n_106),
        .I2(Q[11]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [11]),
        .I5(\empty_83_fu_194_reg[31] [11]),
        .O(\empty_83_fu_194[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_15 
       (.I0(\empty_83_fu_194[15]_i_7_n_12 ),
        .I1(tmp_product_n_107),
        .I2(Q[10]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [10]),
        .I5(\empty_83_fu_194_reg[31] [10]),
        .O(\empty_83_fu_194[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_16 
       (.I0(\empty_83_fu_194[15]_i_8_n_12 ),
        .I1(tmp_product_n_108),
        .I2(Q[9]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [9]),
        .I5(\empty_83_fu_194_reg[31] [9]),
        .O(\empty_83_fu_194[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[15]_i_17 
       (.I0(\empty_83_fu_194[15]_i_9_n_12 ),
        .I1(tmp_product_n_109),
        .I2(Q[8]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [8]),
        .I5(\empty_83_fu_194_reg[31] [8]),
        .O(\empty_83_fu_194[15]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(Q[14]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [14]),
        .I4(\empty_83_fu_194_reg[31] [14]),
        .O(\empty_83_fu_194[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(Q[13]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [13]),
        .I4(\empty_83_fu_194_reg[31] [13]),
        .O(\empty_83_fu_194[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(Q[12]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [12]),
        .I4(\empty_83_fu_194_reg[31] [12]),
        .O(\empty_83_fu_194[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(Q[11]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [11]),
        .I4(\empty_83_fu_194_reg[31] [11]),
        .O(\empty_83_fu_194[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(Q[10]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [10]),
        .I4(\empty_83_fu_194_reg[31] [10]),
        .O(\empty_83_fu_194[15]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(Q[9]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [9]),
        .I4(\empty_83_fu_194_reg[31] [9]),
        .O(\empty_83_fu_194[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(Q[8]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [8]),
        .I4(\empty_83_fu_194_reg[31] [8]),
        .O(\empty_83_fu_194[15]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(Q[7]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [7]),
        .I4(\empty_83_fu_194_reg[31] [7]),
        .O(\empty_83_fu_194[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_10 
       (.I0(\empty_83_fu_194[23]_i_2_n_12 ),
        .I1(tmp_product_n_94),
        .I2(Q[23]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [23]),
        .I5(\empty_83_fu_194_reg[31] [23]),
        .O(\empty_83_fu_194[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_11 
       (.I0(\empty_83_fu_194[23]_i_3_n_12 ),
        .I1(tmp_product_n_95),
        .I2(Q[22]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [22]),
        .I5(\empty_83_fu_194_reg[31] [22]),
        .O(\empty_83_fu_194[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_12 
       (.I0(\empty_83_fu_194[23]_i_4_n_12 ),
        .I1(tmp_product_n_96),
        .I2(Q[21]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [21]),
        .I5(\empty_83_fu_194_reg[31] [21]),
        .O(\empty_83_fu_194[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_13 
       (.I0(\empty_83_fu_194[23]_i_5_n_12 ),
        .I1(tmp_product_n_97),
        .I2(Q[20]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [20]),
        .I5(\empty_83_fu_194_reg[31] [20]),
        .O(\empty_83_fu_194[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_14 
       (.I0(\empty_83_fu_194[23]_i_6_n_12 ),
        .I1(tmp_product_n_98),
        .I2(Q[19]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [19]),
        .I5(\empty_83_fu_194_reg[31] [19]),
        .O(\empty_83_fu_194[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_15 
       (.I0(\empty_83_fu_194[23]_i_7_n_12 ),
        .I1(tmp_product_n_99),
        .I2(Q[18]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [18]),
        .I5(\empty_83_fu_194_reg[31] [18]),
        .O(\empty_83_fu_194[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_16 
       (.I0(\empty_83_fu_194[23]_i_8_n_12 ),
        .I1(tmp_product_n_100),
        .I2(Q[17]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [17]),
        .I5(\empty_83_fu_194_reg[31] [17]),
        .O(\empty_83_fu_194[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[23]_i_17 
       (.I0(\empty_83_fu_194[23]_i_9_n_12 ),
        .I1(tmp_product_n_101),
        .I2(Q[16]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [16]),
        .I5(\empty_83_fu_194_reg[31] [16]),
        .O(\empty_83_fu_194[23]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(Q[22]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [22]),
        .I4(\empty_83_fu_194_reg[31] [22]),
        .O(\empty_83_fu_194[23]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(Q[21]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [21]),
        .I4(\empty_83_fu_194_reg[31] [21]),
        .O(\empty_83_fu_194[23]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(Q[20]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [20]),
        .I4(\empty_83_fu_194_reg[31] [20]),
        .O(\empty_83_fu_194[23]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(Q[19]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [19]),
        .I4(\empty_83_fu_194_reg[31] [19]),
        .O(\empty_83_fu_194[23]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(Q[18]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [18]),
        .I4(\empty_83_fu_194_reg[31] [18]),
        .O(\empty_83_fu_194[23]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(Q[17]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [17]),
        .I4(\empty_83_fu_194_reg[31] [17]),
        .O(\empty_83_fu_194[23]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(Q[16]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [16]),
        .I4(\empty_83_fu_194_reg[31] [16]),
        .O(\empty_83_fu_194[23]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(Q[15]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [15]),
        .I4(\empty_83_fu_194_reg[31] [15]),
        .O(\empty_83_fu_194[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_10 
       (.I0(\empty_83_fu_194[31]_i_2_n_12 ),
        .I1(tmp_product_n_86),
        .I2(Q[31]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [31]),
        .I5(\empty_83_fu_194_reg[31] [31]),
        .O(\empty_83_fu_194[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_11 
       (.I0(\empty_83_fu_194[31]_i_3_n_12 ),
        .I1(tmp_product_n_87),
        .I2(Q[30]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [30]),
        .I5(\empty_83_fu_194_reg[31] [30]),
        .O(\empty_83_fu_194[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_12 
       (.I0(\empty_83_fu_194[31]_i_4_n_12 ),
        .I1(tmp_product_n_88),
        .I2(Q[29]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [29]),
        .I5(\empty_83_fu_194_reg[31] [29]),
        .O(\empty_83_fu_194[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_13 
       (.I0(\empty_83_fu_194[31]_i_5_n_12 ),
        .I1(tmp_product_n_89),
        .I2(Q[28]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [28]),
        .I5(\empty_83_fu_194_reg[31] [28]),
        .O(\empty_83_fu_194[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_14 
       (.I0(\empty_83_fu_194[31]_i_6_n_12 ),
        .I1(tmp_product_n_90),
        .I2(Q[27]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [27]),
        .I5(\empty_83_fu_194_reg[31] [27]),
        .O(\empty_83_fu_194[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_15 
       (.I0(\empty_83_fu_194[31]_i_7_n_12 ),
        .I1(tmp_product_n_91),
        .I2(Q[26]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [26]),
        .I5(\empty_83_fu_194_reg[31] [26]),
        .O(\empty_83_fu_194[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_16 
       (.I0(\empty_83_fu_194[31]_i_8_n_12 ),
        .I1(tmp_product_n_92),
        .I2(Q[25]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [25]),
        .I5(\empty_83_fu_194_reg[31] [25]),
        .O(\empty_83_fu_194[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[31]_i_17 
       (.I0(\empty_83_fu_194[31]_i_9_n_12 ),
        .I1(tmp_product_n_93),
        .I2(Q[24]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [24]),
        .I5(\empty_83_fu_194_reg[31] [24]),
        .O(\empty_83_fu_194[31]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_2 
       (.I0(tmp_product_n_87),
        .I1(Q[30]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [30]),
        .I4(\empty_83_fu_194_reg[31] [30]),
        .O(\empty_83_fu_194[31]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(Q[29]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [29]),
        .I4(\empty_83_fu_194_reg[31] [29]),
        .O(\empty_83_fu_194[31]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(Q[28]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [28]),
        .I4(\empty_83_fu_194_reg[31] [28]),
        .O(\empty_83_fu_194[31]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(Q[27]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [27]),
        .I4(\empty_83_fu_194_reg[31] [27]),
        .O(\empty_83_fu_194[31]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(Q[26]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [26]),
        .I4(\empty_83_fu_194_reg[31] [26]),
        .O(\empty_83_fu_194[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(Q[25]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [25]),
        .I4(\empty_83_fu_194_reg[31] [25]),
        .O(\empty_83_fu_194[31]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(Q[24]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [24]),
        .I4(\empty_83_fu_194_reg[31] [24]),
        .O(\empty_83_fu_194[31]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(Q[23]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [23]),
        .I4(\empty_83_fu_194_reg[31] [23]),
        .O(\empty_83_fu_194[31]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \empty_83_fu_194[39]_i_14 
       (.I0(\empty_83_fu_194[39]_i_6_n_12 ),
        .I1(Q[35]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [35]),
        .O(\empty_83_fu_194[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \empty_83_fu_194[39]_i_15 
       (.I0(\empty_83_fu_194[39]_i_7_n_12 ),
        .I1(tmp_product_n_83),
        .I2(Q[34]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [34]),
        .I5(\empty_83_fu_194[39]_i_20_n_12 ),
        .O(\empty_83_fu_194[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6666666969696669)) 
    \empty_83_fu_194[39]_i_16 
       (.I0(\empty_83_fu_194[39]_i_8_n_12 ),
        .I1(\empty_83_fu_194[39]_i_19_n_12 ),
        .I2(tmp_product_n_85),
        .I3(Q[32]),
        .I4(\empty_83_fu_194_reg[39] ),
        .I5(\empty_83_fu_194_reg[39]_0 [32]),
        .O(\empty_83_fu_194[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h565556AA6AAA6AAA)) 
    \empty_83_fu_194[39]_i_17 
       (.I0(\empty_83_fu_194[39]_i_9_n_12 ),
        .I1(\empty_83_fu_194_reg[31] [31]),
        .I2(\empty_83_fu_194_reg[39]_0 [31]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(Q[31]),
        .I5(tmp_product_n_86),
        .O(\empty_83_fu_194[39]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_83_fu_194[39]_i_19 
       (.I0(tmp_product_n_84),
        .I1(Q[33]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [33]),
        .O(\empty_83_fu_194[39]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \empty_83_fu_194[39]_i_20 
       (.I0(tmp_product_n_84),
        .I1(Q[33]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [33]),
        .O(\empty_83_fu_194[39]_i_20_n_12 ));
  LUT6 #(
    .INIT(64'hFEAE0000FFFFFEAE)) 
    \empty_83_fu_194[39]_i_6 
       (.I0(tmp_product_n_84),
        .I1(Q[33]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [33]),
        .I4(\empty_83_fu_194_reg[39]_1 ),
        .I5(tmp_product_n_83),
        .O(\empty_83_fu_194[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \empty_83_fu_194[39]_i_7 
       (.I0(\empty_83_fu_194_reg[39]_0 [32]),
        .I1(\empty_83_fu_194_reg[39] ),
        .I2(Q[32]),
        .I3(tmp_product_n_85),
        .I4(\empty_83_fu_194[39]_i_19_n_12 ),
        .O(\empty_83_fu_194[39]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h4F40101F)) 
    \empty_83_fu_194[39]_i_8 
       (.I0(\empty_83_fu_194_reg[31] [31]),
        .I1(\empty_83_fu_194_reg[39]_0 [32]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(Q[32]),
        .I4(tmp_product_n_85),
        .O(\empty_83_fu_194[39]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \empty_83_fu_194[39]_i_9 
       (.I0(\empty_83_fu_194_reg[31] [31]),
        .I1(\empty_83_fu_194_reg[39]_0 [32]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(Q[32]),
        .I4(tmp_product_n_85),
        .O(\empty_83_fu_194[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_10 
       (.I0(\empty_83_fu_194[7]_i_3_n_12 ),
        .I1(tmp_product_n_111),
        .I2(Q[6]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [6]),
        .I5(\empty_83_fu_194_reg[31] [6]),
        .O(\empty_83_fu_194[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_11 
       (.I0(\empty_83_fu_194[7]_i_4_n_12 ),
        .I1(tmp_product_n_112),
        .I2(Q[5]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [5]),
        .I5(\empty_83_fu_194_reg[31] [5]),
        .O(\empty_83_fu_194[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_12 
       (.I0(\empty_83_fu_194[7]_i_5_n_12 ),
        .I1(tmp_product_n_113),
        .I2(Q[4]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [4]),
        .I5(\empty_83_fu_194_reg[31] [4]),
        .O(\empty_83_fu_194[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_13 
       (.I0(\empty_83_fu_194[7]_i_6_n_12 ),
        .I1(tmp_product_n_114),
        .I2(Q[3]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [3]),
        .I5(\empty_83_fu_194_reg[31] [3]),
        .O(\empty_83_fu_194[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_14 
       (.I0(\empty_83_fu_194[7]_i_7_n_12 ),
        .I1(tmp_product_n_115),
        .I2(Q[2]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [2]),
        .I5(\empty_83_fu_194_reg[31] [2]),
        .O(\empty_83_fu_194[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_15 
       (.I0(\empty_83_fu_194[7]_i_8_n_12 ),
        .I1(tmp_product_n_116),
        .I2(Q[1]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [1]),
        .I5(\empty_83_fu_194_reg[31] [1]),
        .O(\empty_83_fu_194[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hA65656A6)) 
    \empty_83_fu_194[7]_i_16 
       (.I0(tmp_product_n_117),
        .I1(Q[0]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [0]),
        .I4(\empty_83_fu_194_reg[31] [0]),
        .O(\empty_83_fu_194[7]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(Q[6]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [6]),
        .I4(\empty_83_fu_194_reg[31] [6]),
        .O(\empty_83_fu_194[7]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(Q[5]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [5]),
        .I4(\empty_83_fu_194_reg[31] [5]),
        .O(\empty_83_fu_194[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(Q[4]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [4]),
        .I4(\empty_83_fu_194_reg[31] [4]),
        .O(\empty_83_fu_194[7]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(Q[3]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [3]),
        .I4(\empty_83_fu_194_reg[31] [3]),
        .O(\empty_83_fu_194[7]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(Q[2]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [2]),
        .I4(\empty_83_fu_194_reg[31] [2]),
        .O(\empty_83_fu_194[7]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_7 
       (.I0(tmp_product_n_116),
        .I1(Q[1]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [1]),
        .I4(\empty_83_fu_194_reg[31] [1]),
        .O(\empty_83_fu_194[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hF8A8A808)) 
    \empty_83_fu_194[7]_i_8 
       (.I0(tmp_product_n_117),
        .I1(Q[0]),
        .I2(\empty_83_fu_194_reg[39] ),
        .I3(\empty_83_fu_194_reg[39]_0 [0]),
        .I4(\empty_83_fu_194_reg[31] [0]),
        .O(\empty_83_fu_194[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_83_fu_194[7]_i_9 
       (.I0(\empty_83_fu_194[7]_i_2_n_12 ),
        .I1(tmp_product_n_110),
        .I2(Q[7]),
        .I3(\empty_83_fu_194_reg[39] ),
        .I4(\empty_83_fu_194_reg[39]_0 [7]),
        .I5(\empty_83_fu_194_reg[31] [7]),
        .O(\empty_83_fu_194[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[15]_i_1 
       (.CI(\empty_83_fu_194_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[15]_i_1_n_12 ,\empty_83_fu_194_reg[15]_i_1_n_13 ,\empty_83_fu_194_reg[15]_i_1_n_14 ,\empty_83_fu_194_reg[15]_i_1_n_15 ,\empty_83_fu_194_reg[15]_i_1_n_16 ,\empty_83_fu_194_reg[15]_i_1_n_17 ,\empty_83_fu_194_reg[15]_i_1_n_18 ,\empty_83_fu_194_reg[15]_i_1_n_19 }),
        .DI({\empty_83_fu_194[15]_i_2_n_12 ,\empty_83_fu_194[15]_i_3_n_12 ,\empty_83_fu_194[15]_i_4_n_12 ,\empty_83_fu_194[15]_i_5_n_12 ,\empty_83_fu_194[15]_i_6_n_12 ,\empty_83_fu_194[15]_i_7_n_12 ,\empty_83_fu_194[15]_i_8_n_12 ,\empty_83_fu_194[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_83_fu_194[15]_i_10_n_12 ,\empty_83_fu_194[15]_i_11_n_12 ,\empty_83_fu_194[15]_i_12_n_12 ,\empty_83_fu_194[15]_i_13_n_12 ,\empty_83_fu_194[15]_i_14_n_12 ,\empty_83_fu_194[15]_i_15_n_12 ,\empty_83_fu_194[15]_i_16_n_12 ,\empty_83_fu_194[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[23]_i_1 
       (.CI(\empty_83_fu_194_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[23]_i_1_n_12 ,\empty_83_fu_194_reg[23]_i_1_n_13 ,\empty_83_fu_194_reg[23]_i_1_n_14 ,\empty_83_fu_194_reg[23]_i_1_n_15 ,\empty_83_fu_194_reg[23]_i_1_n_16 ,\empty_83_fu_194_reg[23]_i_1_n_17 ,\empty_83_fu_194_reg[23]_i_1_n_18 ,\empty_83_fu_194_reg[23]_i_1_n_19 }),
        .DI({\empty_83_fu_194[23]_i_2_n_12 ,\empty_83_fu_194[23]_i_3_n_12 ,\empty_83_fu_194[23]_i_4_n_12 ,\empty_83_fu_194[23]_i_5_n_12 ,\empty_83_fu_194[23]_i_6_n_12 ,\empty_83_fu_194[23]_i_7_n_12 ,\empty_83_fu_194[23]_i_8_n_12 ,\empty_83_fu_194[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_83_fu_194[23]_i_10_n_12 ,\empty_83_fu_194[23]_i_11_n_12 ,\empty_83_fu_194[23]_i_12_n_12 ,\empty_83_fu_194[23]_i_13_n_12 ,\empty_83_fu_194[23]_i_14_n_12 ,\empty_83_fu_194[23]_i_15_n_12 ,\empty_83_fu_194[23]_i_16_n_12 ,\empty_83_fu_194[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[31]_i_1 
       (.CI(\empty_83_fu_194_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[31]_i_1_n_12 ,\empty_83_fu_194_reg[31]_i_1_n_13 ,\empty_83_fu_194_reg[31]_i_1_n_14 ,\empty_83_fu_194_reg[31]_i_1_n_15 ,\empty_83_fu_194_reg[31]_i_1_n_16 ,\empty_83_fu_194_reg[31]_i_1_n_17 ,\empty_83_fu_194_reg[31]_i_1_n_18 ,\empty_83_fu_194_reg[31]_i_1_n_19 }),
        .DI({\empty_83_fu_194[31]_i_2_n_12 ,\empty_83_fu_194[31]_i_3_n_12 ,\empty_83_fu_194[31]_i_4_n_12 ,\empty_83_fu_194[31]_i_5_n_12 ,\empty_83_fu_194[31]_i_6_n_12 ,\empty_83_fu_194[31]_i_7_n_12 ,\empty_83_fu_194[31]_i_8_n_12 ,\empty_83_fu_194[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_83_fu_194[31]_i_10_n_12 ,\empty_83_fu_194[31]_i_11_n_12 ,\empty_83_fu_194[31]_i_12_n_12 ,\empty_83_fu_194[31]_i_13_n_12 ,\empty_83_fu_194[31]_i_14_n_12 ,\empty_83_fu_194[31]_i_15_n_12 ,\empty_83_fu_194[31]_i_16_n_12 ,\empty_83_fu_194[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[39]_i_1 
       (.CI(\empty_83_fu_194_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[39]_i_1_n_12 ,\empty_83_fu_194_reg[39]_i_1_n_13 ,\empty_83_fu_194_reg[39]_i_1_n_14 ,\empty_83_fu_194_reg[39]_i_1_n_15 ,\empty_83_fu_194_reg[39]_i_1_n_16 ,\empty_83_fu_194_reg[39]_i_1_n_17 ,\empty_83_fu_194_reg[39]_i_1_n_18 ,\empty_83_fu_194_reg[39]_i_1_n_19 }),
        .DI({DI,\empty_83_fu_194[39]_i_6_n_12 ,\empty_83_fu_194[39]_i_7_n_12 ,\empty_83_fu_194[39]_i_8_n_12 ,\empty_83_fu_194[39]_i_9_n_12 }),
        .O(D[39:32]),
        .S({S,\empty_83_fu_194[39]_i_14_n_12 ,\empty_83_fu_194[39]_i_15_n_12 ,\empty_83_fu_194[39]_i_16_n_12 ,\empty_83_fu_194[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[47]_i_1 
       (.CI(\empty_83_fu_194_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[47]_i_1_n_12 ,\empty_83_fu_194_reg[47]_i_1_n_13 ,\empty_83_fu_194_reg[47]_i_1_n_14 ,\empty_83_fu_194_reg[47]_i_1_n_15 ,\empty_83_fu_194_reg[47]_i_1_n_16 ,\empty_83_fu_194_reg[47]_i_1_n_17 ,\empty_83_fu_194_reg[47]_i_1_n_18 ,\empty_83_fu_194_reg[47]_i_1_n_19 }),
        .DI(\empty_83_fu_194_reg[47] ),
        .O(D[47:40]),
        .S(\empty_83_fu_194_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[55]_i_1 
       (.CI(\empty_83_fu_194_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[55]_i_1_n_12 ,\empty_83_fu_194_reg[55]_i_1_n_13 ,\empty_83_fu_194_reg[55]_i_1_n_14 ,\empty_83_fu_194_reg[55]_i_1_n_15 ,\empty_83_fu_194_reg[55]_i_1_n_16 ,\empty_83_fu_194_reg[55]_i_1_n_17 ,\empty_83_fu_194_reg[55]_i_1_n_18 ,\empty_83_fu_194_reg[55]_i_1_n_19 }),
        .DI(\empty_83_fu_194_reg[55] ),
        .O(D[55:48]),
        .S(\empty_83_fu_194_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[63]_i_2 
       (.CI(\empty_83_fu_194_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_83_fu_194_reg[63]_i_2_CO_UNCONNECTED [7],\empty_83_fu_194_reg[63]_i_2_n_13 ,\empty_83_fu_194_reg[63]_i_2_n_14 ,\empty_83_fu_194_reg[63]_i_2_n_15 ,\empty_83_fu_194_reg[63]_i_2_n_16 ,\empty_83_fu_194_reg[63]_i_2_n_17 ,\empty_83_fu_194_reg[63]_i_2_n_18 ,\empty_83_fu_194_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_83_fu_194_reg[63] }),
        .O(D[63:56]),
        .S(\empty_83_fu_194_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_83_fu_194_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_83_fu_194_reg[7]_i_1_n_12 ,\empty_83_fu_194_reg[7]_i_1_n_13 ,\empty_83_fu_194_reg[7]_i_1_n_14 ,\empty_83_fu_194_reg[7]_i_1_n_15 ,\empty_83_fu_194_reg[7]_i_1_n_16 ,\empty_83_fu_194_reg[7]_i_1_n_17 ,\empty_83_fu_194_reg[7]_i_1_n_18 ,\empty_83_fu_194_reg[7]_i_1_n_19 }),
        .DI({\empty_83_fu_194[7]_i_2_n_12 ,\empty_83_fu_194[7]_i_3_n_12 ,\empty_83_fu_194[7]_i_4_n_12 ,\empty_83_fu_194[7]_i_5_n_12 ,\empty_83_fu_194[7]_i_6_n_12 ,\empty_83_fu_194[7]_i_7_n_12 ,\empty_83_fu_194[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_83_fu_194[7]_i_9_n_12 ,\empty_83_fu_194[7]_i_10_n_12 ,\empty_83_fu_194[7]_i_11_n_12 ,\empty_83_fu_194[7]_i_12_n_12 ,\empty_83_fu_194[7]_i_13_n_12 ,\empty_83_fu_194[7]_i_14_n_12 ,\empty_83_fu_194[7]_i_15_n_12 ,\empty_83_fu_194[7]_i_16_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_83_fu_194_reg[39] ,\empty_83_fu_194_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_1__0
       (.I0(\empty_83_fu_194_reg[39] ),
        .O(OPMODE));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20
   (P,
    \empty_86_fu_206_reg[32] ,
    D,
    CO,
    \L_ACF_load_3_reg_2413_reg[61] ,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q0,
    \empty_86_fu_206[39]_i_16 ,
    \empty_86_fu_206[39]_i_16_0 ,
    \empty_86_fu_206[39]_i_16_1 ,
    \empty_86_fu_206_reg[31] ,
    \empty_84_fu_198_reg[7] ,
    \empty_84_fu_198_reg[31] ,
    \empty_84_fu_198[39]_i_16_0 ,
    \empty_84_fu_198_reg[39] ,
    \empty_84_fu_198_reg[39]_0 ,
    \empty_84_fu_198_reg[15] ,
    \empty_84_fu_198_reg[23] ,
    \empty_86_fu_206_reg[7] ,
    S,
    DI,
    \empty_84_fu_198_reg[39]_1 ,
    \empty_84_fu_198_reg[47] ,
    \empty_84_fu_198_reg[47]_0 ,
    \empty_84_fu_198_reg[55] ,
    \empty_84_fu_198_reg[55]_0 ,
    \empty_84_fu_198_reg[63] ,
    \empty_84_fu_198_reg[63]_0 ,
    \empty_86_fu_206_reg[7]_0 ,
    \empty_86_fu_206_reg[7]_1 ,
    \empty_86_fu_206_reg[7]_2 ,
    \empty_86_fu_206_reg[7]_3 ,
    \empty_86_fu_206_reg[7]_4 ,
    \empty_86_fu_206_reg[7]_5 ,
    \empty_86_fu_206_reg[7]_6 ,
    \empty_86_fu_206_reg[15] ,
    \empty_86_fu_206_reg[15]_0 ,
    \empty_86_fu_206_reg[15]_1 ,
    \empty_86_fu_206_reg[15]_2 ,
    \empty_86_fu_206_reg[15]_3 ,
    \empty_86_fu_206_reg[15]_4 ,
    \empty_86_fu_206_reg[15]_5 ,
    \empty_86_fu_206_reg[15]_6 ,
    \empty_86_fu_206_reg[23] ,
    \empty_86_fu_206_reg[23]_0 ,
    \empty_86_fu_206_reg[23]_1 ,
    \empty_86_fu_206_reg[23]_2 ,
    \empty_86_fu_206_reg[23]_3 ,
    \empty_86_fu_206_reg[23]_4 ,
    \empty_86_fu_206_reg[23]_5 ,
    \empty_86_fu_206_reg[23]_6 ,
    \empty_86_fu_206_reg[31]_0 ,
    \empty_86_fu_206_reg[31]_1 ,
    \empty_86_fu_206_reg[31]_2 ,
    \empty_86_fu_206_reg[31]_3 ,
    \empty_86_fu_206_reg[31]_4 ,
    \empty_86_fu_206_reg[31]_5 ,
    \empty_86_fu_206_reg[31]_6 ,
    \empty_86_fu_206_reg[31]_7 ,
    \empty_84_fu_198_reg[7]_0 ,
    \empty_84_fu_198_reg[7]_1 ,
    \empty_84_fu_198_reg[7]_2 ,
    \empty_84_fu_198_reg[7]_3 ,
    \empty_84_fu_198_reg[7]_4 ,
    \empty_84_fu_198_reg[7]_5 ,
    \empty_84_fu_198_reg[7]_6 ,
    \empty_84_fu_198_reg[15]_0 ,
    \empty_84_fu_198_reg[15]_1 ,
    \empty_84_fu_198_reg[15]_2 ,
    \empty_84_fu_198_reg[15]_3 ,
    \empty_84_fu_198_reg[15]_4 ,
    \empty_84_fu_198_reg[15]_5 ,
    \empty_84_fu_198_reg[15]_6 ,
    \empty_84_fu_198_reg[15]_7 ,
    \empty_84_fu_198_reg[23]_0 ,
    \empty_84_fu_198_reg[23]_1 ,
    \empty_84_fu_198_reg[23]_2 ,
    \empty_84_fu_198_reg[23]_3 ,
    \empty_84_fu_198_reg[23]_4 ,
    \empty_84_fu_198_reg[23]_5 ,
    \empty_84_fu_198_reg[23]_6 ,
    \empty_84_fu_198_reg[23]_7 ,
    \empty_84_fu_198_reg[31]_0 ,
    \empty_84_fu_198_reg[31]_1 ,
    \empty_84_fu_198_reg[31]_2 ,
    \empty_84_fu_198_reg[31]_3 ,
    \empty_84_fu_198_reg[31]_4 ,
    \empty_84_fu_198_reg[31]_5 ,
    \empty_84_fu_198_reg[31]_6 ,
    \empty_84_fu_198_reg[31]_7 );
  output [31:0]P;
  output \empty_86_fu_206_reg[32] ;
  output [31:0]D;
  output [0:0]CO;
  output [63:0]\L_ACF_load_3_reg_2413_reg[61] ;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [31:0]\empty_86_fu_206[39]_i_16 ;
  input [32:0]\empty_86_fu_206[39]_i_16_0 ;
  input [32:0]\empty_86_fu_206[39]_i_16_1 ;
  input [31:0]\empty_86_fu_206_reg[31] ;
  input \empty_84_fu_198_reg[7] ;
  input [31:0]\empty_84_fu_198_reg[31] ;
  input [33:0]\empty_84_fu_198[39]_i_16_0 ;
  input [34:0]\empty_84_fu_198_reg[39] ;
  input [34:0]\empty_84_fu_198_reg[39]_0 ;
  input \empty_84_fu_198_reg[15] ;
  input \empty_84_fu_198_reg[23] ;
  input [0:0]\empty_86_fu_206_reg[7] ;
  input [0:0]S;
  input [5:0]DI;
  input [4:0]\empty_84_fu_198_reg[39]_1 ;
  input [7:0]\empty_84_fu_198_reg[47] ;
  input [7:0]\empty_84_fu_198_reg[47]_0 ;
  input [7:0]\empty_84_fu_198_reg[55] ;
  input [7:0]\empty_84_fu_198_reg[55]_0 ;
  input [6:0]\empty_84_fu_198_reg[63] ;
  input [7:0]\empty_84_fu_198_reg[63]_0 ;
  input \empty_86_fu_206_reg[7]_0 ;
  input \empty_86_fu_206_reg[7]_1 ;
  input \empty_86_fu_206_reg[7]_2 ;
  input \empty_86_fu_206_reg[7]_3 ;
  input \empty_86_fu_206_reg[7]_4 ;
  input \empty_86_fu_206_reg[7]_5 ;
  input \empty_86_fu_206_reg[7]_6 ;
  input \empty_86_fu_206_reg[15] ;
  input \empty_86_fu_206_reg[15]_0 ;
  input \empty_86_fu_206_reg[15]_1 ;
  input \empty_86_fu_206_reg[15]_2 ;
  input \empty_86_fu_206_reg[15]_3 ;
  input \empty_86_fu_206_reg[15]_4 ;
  input \empty_86_fu_206_reg[15]_5 ;
  input \empty_86_fu_206_reg[15]_6 ;
  input \empty_86_fu_206_reg[23] ;
  input \empty_86_fu_206_reg[23]_0 ;
  input \empty_86_fu_206_reg[23]_1 ;
  input \empty_86_fu_206_reg[23]_2 ;
  input \empty_86_fu_206_reg[23]_3 ;
  input \empty_86_fu_206_reg[23]_4 ;
  input \empty_86_fu_206_reg[23]_5 ;
  input \empty_86_fu_206_reg[23]_6 ;
  input \empty_86_fu_206_reg[31]_0 ;
  input \empty_86_fu_206_reg[31]_1 ;
  input \empty_86_fu_206_reg[31]_2 ;
  input \empty_86_fu_206_reg[31]_3 ;
  input \empty_86_fu_206_reg[31]_4 ;
  input \empty_86_fu_206_reg[31]_5 ;
  input \empty_86_fu_206_reg[31]_6 ;
  input \empty_86_fu_206_reg[31]_7 ;
  input \empty_84_fu_198_reg[7]_0 ;
  input \empty_84_fu_198_reg[7]_1 ;
  input \empty_84_fu_198_reg[7]_2 ;
  input \empty_84_fu_198_reg[7]_3 ;
  input \empty_84_fu_198_reg[7]_4 ;
  input \empty_84_fu_198_reg[7]_5 ;
  input \empty_84_fu_198_reg[7]_6 ;
  input \empty_84_fu_198_reg[15]_0 ;
  input \empty_84_fu_198_reg[15]_1 ;
  input \empty_84_fu_198_reg[15]_2 ;
  input \empty_84_fu_198_reg[15]_3 ;
  input \empty_84_fu_198_reg[15]_4 ;
  input \empty_84_fu_198_reg[15]_5 ;
  input \empty_84_fu_198_reg[15]_6 ;
  input \empty_84_fu_198_reg[15]_7 ;
  input \empty_84_fu_198_reg[23]_0 ;
  input \empty_84_fu_198_reg[23]_1 ;
  input \empty_84_fu_198_reg[23]_2 ;
  input \empty_84_fu_198_reg[23]_3 ;
  input \empty_84_fu_198_reg[23]_4 ;
  input \empty_84_fu_198_reg[23]_5 ;
  input \empty_84_fu_198_reg[23]_6 ;
  input \empty_84_fu_198_reg[23]_7 ;
  input \empty_84_fu_198_reg[31]_0 ;
  input \empty_84_fu_198_reg[31]_1 ;
  input \empty_84_fu_198_reg[31]_2 ;
  input \empty_84_fu_198_reg[31]_3 ;
  input \empty_84_fu_198_reg[31]_4 ;
  input \empty_84_fu_198_reg[31]_5 ;
  input \empty_84_fu_198_reg[31]_6 ;
  input \empty_84_fu_198_reg[31]_7 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [63:0]\L_ACF_load_3_reg_2413_reg[61] ;
  wire [31:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire \empty_84_fu_198[15]_i_10_n_12 ;
  wire \empty_84_fu_198[15]_i_11_n_12 ;
  wire \empty_84_fu_198[15]_i_12_n_12 ;
  wire \empty_84_fu_198[15]_i_13_n_12 ;
  wire \empty_84_fu_198[15]_i_14_n_12 ;
  wire \empty_84_fu_198[15]_i_15_n_12 ;
  wire \empty_84_fu_198[15]_i_16_n_12 ;
  wire \empty_84_fu_198[15]_i_17_n_12 ;
  wire \empty_84_fu_198[15]_i_2_n_12 ;
  wire \empty_84_fu_198[15]_i_3_n_12 ;
  wire \empty_84_fu_198[15]_i_4_n_12 ;
  wire \empty_84_fu_198[15]_i_5_n_12 ;
  wire \empty_84_fu_198[15]_i_6_n_12 ;
  wire \empty_84_fu_198[15]_i_7_n_12 ;
  wire \empty_84_fu_198[15]_i_8_n_12 ;
  wire \empty_84_fu_198[15]_i_9_n_12 ;
  wire \empty_84_fu_198[23]_i_10_n_12 ;
  wire \empty_84_fu_198[23]_i_11_n_12 ;
  wire \empty_84_fu_198[23]_i_12_n_12 ;
  wire \empty_84_fu_198[23]_i_13_n_12 ;
  wire \empty_84_fu_198[23]_i_14_n_12 ;
  wire \empty_84_fu_198[23]_i_15_n_12 ;
  wire \empty_84_fu_198[23]_i_16_n_12 ;
  wire \empty_84_fu_198[23]_i_17_n_12 ;
  wire \empty_84_fu_198[23]_i_2_n_12 ;
  wire \empty_84_fu_198[23]_i_3_n_12 ;
  wire \empty_84_fu_198[23]_i_4_n_12 ;
  wire \empty_84_fu_198[23]_i_5_n_12 ;
  wire \empty_84_fu_198[23]_i_6_n_12 ;
  wire \empty_84_fu_198[23]_i_7_n_12 ;
  wire \empty_84_fu_198[23]_i_8_n_12 ;
  wire \empty_84_fu_198[23]_i_9_n_12 ;
  wire \empty_84_fu_198[31]_i_10_n_12 ;
  wire \empty_84_fu_198[31]_i_11_n_12 ;
  wire \empty_84_fu_198[31]_i_12_n_12 ;
  wire \empty_84_fu_198[31]_i_13_n_12 ;
  wire \empty_84_fu_198[31]_i_14_n_12 ;
  wire \empty_84_fu_198[31]_i_15_n_12 ;
  wire \empty_84_fu_198[31]_i_16_n_12 ;
  wire \empty_84_fu_198[31]_i_17_n_12 ;
  wire \empty_84_fu_198[31]_i_2_n_12 ;
  wire \empty_84_fu_198[31]_i_3_n_12 ;
  wire \empty_84_fu_198[31]_i_4_n_12 ;
  wire \empty_84_fu_198[31]_i_5_n_12 ;
  wire \empty_84_fu_198[31]_i_6_n_12 ;
  wire \empty_84_fu_198[31]_i_7_n_12 ;
  wire \empty_84_fu_198[31]_i_8_n_12 ;
  wire \empty_84_fu_198[31]_i_9_n_12 ;
  wire \empty_84_fu_198[39]_i_14_n_12 ;
  wire \empty_84_fu_198[39]_i_15_n_12 ;
  wire [33:0]\empty_84_fu_198[39]_i_16_0 ;
  wire \empty_84_fu_198[39]_i_16_n_12 ;
  wire \empty_84_fu_198[39]_i_18_n_12 ;
  wire \empty_84_fu_198[39]_i_19_n_12 ;
  wire \empty_84_fu_198[39]_i_20_n_12 ;
  wire \empty_84_fu_198[39]_i_6_n_12 ;
  wire \empty_84_fu_198[39]_i_7_n_12 ;
  wire \empty_84_fu_198[7]_i_10_n_12 ;
  wire \empty_84_fu_198[7]_i_11_n_12 ;
  wire \empty_84_fu_198[7]_i_12_n_12 ;
  wire \empty_84_fu_198[7]_i_13_n_12 ;
  wire \empty_84_fu_198[7]_i_14_n_12 ;
  wire \empty_84_fu_198[7]_i_15_n_12 ;
  wire \empty_84_fu_198[7]_i_2_n_12 ;
  wire \empty_84_fu_198[7]_i_3_n_12 ;
  wire \empty_84_fu_198[7]_i_4_n_12 ;
  wire \empty_84_fu_198[7]_i_5_n_12 ;
  wire \empty_84_fu_198[7]_i_6_n_12 ;
  wire \empty_84_fu_198[7]_i_7_n_12 ;
  wire \empty_84_fu_198[7]_i_8_n_12 ;
  wire \empty_84_fu_198[7]_i_9_n_12 ;
  wire \empty_84_fu_198_reg[15] ;
  wire \empty_84_fu_198_reg[15]_0 ;
  wire \empty_84_fu_198_reg[15]_1 ;
  wire \empty_84_fu_198_reg[15]_2 ;
  wire \empty_84_fu_198_reg[15]_3 ;
  wire \empty_84_fu_198_reg[15]_4 ;
  wire \empty_84_fu_198_reg[15]_5 ;
  wire \empty_84_fu_198_reg[15]_6 ;
  wire \empty_84_fu_198_reg[15]_7 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[15]_i_1_n_19 ;
  wire \empty_84_fu_198_reg[23] ;
  wire \empty_84_fu_198_reg[23]_0 ;
  wire \empty_84_fu_198_reg[23]_1 ;
  wire \empty_84_fu_198_reg[23]_2 ;
  wire \empty_84_fu_198_reg[23]_3 ;
  wire \empty_84_fu_198_reg[23]_4 ;
  wire \empty_84_fu_198_reg[23]_5 ;
  wire \empty_84_fu_198_reg[23]_6 ;
  wire \empty_84_fu_198_reg[23]_7 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_84_fu_198_reg[31] ;
  wire \empty_84_fu_198_reg[31]_0 ;
  wire \empty_84_fu_198_reg[31]_1 ;
  wire \empty_84_fu_198_reg[31]_2 ;
  wire \empty_84_fu_198_reg[31]_3 ;
  wire \empty_84_fu_198_reg[31]_4 ;
  wire \empty_84_fu_198_reg[31]_5 ;
  wire \empty_84_fu_198_reg[31]_6 ;
  wire \empty_84_fu_198_reg[31]_7 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[31]_i_1_n_19 ;
  wire [34:0]\empty_84_fu_198_reg[39] ;
  wire [34:0]\empty_84_fu_198_reg[39]_0 ;
  wire [4:0]\empty_84_fu_198_reg[39]_1 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_84_fu_198_reg[47] ;
  wire [7:0]\empty_84_fu_198_reg[47]_0 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_84_fu_198_reg[55] ;
  wire [7:0]\empty_84_fu_198_reg[55]_0 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_84_fu_198_reg[63] ;
  wire [7:0]\empty_84_fu_198_reg[63]_0 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[63]_i_1_n_19 ;
  wire \empty_84_fu_198_reg[7] ;
  wire \empty_84_fu_198_reg[7]_0 ;
  wire \empty_84_fu_198_reg[7]_1 ;
  wire \empty_84_fu_198_reg[7]_2 ;
  wire \empty_84_fu_198_reg[7]_3 ;
  wire \empty_84_fu_198_reg[7]_4 ;
  wire \empty_84_fu_198_reg[7]_5 ;
  wire \empty_84_fu_198_reg[7]_6 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_12 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_13 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_14 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_15 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_16 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_17 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_18 ;
  wire \empty_84_fu_198_reg[7]_i_1_n_19 ;
  wire \empty_86_fu_206[15]_i_10_n_12 ;
  wire \empty_86_fu_206[15]_i_11_n_12 ;
  wire \empty_86_fu_206[15]_i_12_n_12 ;
  wire \empty_86_fu_206[15]_i_13_n_12 ;
  wire \empty_86_fu_206[15]_i_14_n_12 ;
  wire \empty_86_fu_206[15]_i_15_n_12 ;
  wire \empty_86_fu_206[15]_i_16_n_12 ;
  wire \empty_86_fu_206[15]_i_17_n_12 ;
  wire \empty_86_fu_206[15]_i_2_n_12 ;
  wire \empty_86_fu_206[15]_i_3_n_12 ;
  wire \empty_86_fu_206[15]_i_4_n_12 ;
  wire \empty_86_fu_206[15]_i_5_n_12 ;
  wire \empty_86_fu_206[15]_i_6_n_12 ;
  wire \empty_86_fu_206[15]_i_7_n_12 ;
  wire \empty_86_fu_206[15]_i_8_n_12 ;
  wire \empty_86_fu_206[15]_i_9_n_12 ;
  wire \empty_86_fu_206[23]_i_10_n_12 ;
  wire \empty_86_fu_206[23]_i_11_n_12 ;
  wire \empty_86_fu_206[23]_i_12_n_12 ;
  wire \empty_86_fu_206[23]_i_13_n_12 ;
  wire \empty_86_fu_206[23]_i_14_n_12 ;
  wire \empty_86_fu_206[23]_i_15_n_12 ;
  wire \empty_86_fu_206[23]_i_16_n_12 ;
  wire \empty_86_fu_206[23]_i_17_n_12 ;
  wire \empty_86_fu_206[23]_i_2_n_12 ;
  wire \empty_86_fu_206[23]_i_3_n_12 ;
  wire \empty_86_fu_206[23]_i_4_n_12 ;
  wire \empty_86_fu_206[23]_i_5_n_12 ;
  wire \empty_86_fu_206[23]_i_6_n_12 ;
  wire \empty_86_fu_206[23]_i_7_n_12 ;
  wire \empty_86_fu_206[23]_i_8_n_12 ;
  wire \empty_86_fu_206[23]_i_9_n_12 ;
  wire \empty_86_fu_206[31]_i_10_n_12 ;
  wire \empty_86_fu_206[31]_i_11_n_12 ;
  wire \empty_86_fu_206[31]_i_12_n_12 ;
  wire \empty_86_fu_206[31]_i_13_n_12 ;
  wire \empty_86_fu_206[31]_i_14_n_12 ;
  wire \empty_86_fu_206[31]_i_15_n_12 ;
  wire \empty_86_fu_206[31]_i_16_n_12 ;
  wire \empty_86_fu_206[31]_i_17_n_12 ;
  wire \empty_86_fu_206[31]_i_2_n_12 ;
  wire \empty_86_fu_206[31]_i_3_n_12 ;
  wire \empty_86_fu_206[31]_i_4_n_12 ;
  wire \empty_86_fu_206[31]_i_5_n_12 ;
  wire \empty_86_fu_206[31]_i_6_n_12 ;
  wire \empty_86_fu_206[31]_i_7_n_12 ;
  wire \empty_86_fu_206[31]_i_8_n_12 ;
  wire \empty_86_fu_206[31]_i_9_n_12 ;
  wire [31:0]\empty_86_fu_206[39]_i_16 ;
  wire [32:0]\empty_86_fu_206[39]_i_16_0 ;
  wire [32:0]\empty_86_fu_206[39]_i_16_1 ;
  wire \empty_86_fu_206[7]_i_10_n_12 ;
  wire \empty_86_fu_206[7]_i_11_n_12 ;
  wire \empty_86_fu_206[7]_i_12_n_12 ;
  wire \empty_86_fu_206[7]_i_13_n_12 ;
  wire \empty_86_fu_206[7]_i_14_n_12 ;
  wire \empty_86_fu_206[7]_i_15_n_12 ;
  wire \empty_86_fu_206[7]_i_2_n_12 ;
  wire \empty_86_fu_206[7]_i_3_n_12 ;
  wire \empty_86_fu_206[7]_i_4_n_12 ;
  wire \empty_86_fu_206[7]_i_5_n_12 ;
  wire \empty_86_fu_206[7]_i_6_n_12 ;
  wire \empty_86_fu_206[7]_i_7_n_12 ;
  wire \empty_86_fu_206[7]_i_8_n_12 ;
  wire \empty_86_fu_206[7]_i_9_n_12 ;
  wire \empty_86_fu_206_reg[15] ;
  wire \empty_86_fu_206_reg[15]_0 ;
  wire \empty_86_fu_206_reg[15]_1 ;
  wire \empty_86_fu_206_reg[15]_2 ;
  wire \empty_86_fu_206_reg[15]_3 ;
  wire \empty_86_fu_206_reg[15]_4 ;
  wire \empty_86_fu_206_reg[15]_5 ;
  wire \empty_86_fu_206_reg[15]_6 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[15]_i_1_n_19 ;
  wire \empty_86_fu_206_reg[23] ;
  wire \empty_86_fu_206_reg[23]_0 ;
  wire \empty_86_fu_206_reg[23]_1 ;
  wire \empty_86_fu_206_reg[23]_2 ;
  wire \empty_86_fu_206_reg[23]_3 ;
  wire \empty_86_fu_206_reg[23]_4 ;
  wire \empty_86_fu_206_reg[23]_5 ;
  wire \empty_86_fu_206_reg[23]_6 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_86_fu_206_reg[31] ;
  wire \empty_86_fu_206_reg[31]_0 ;
  wire \empty_86_fu_206_reg[31]_1 ;
  wire \empty_86_fu_206_reg[31]_2 ;
  wire \empty_86_fu_206_reg[31]_3 ;
  wire \empty_86_fu_206_reg[31]_4 ;
  wire \empty_86_fu_206_reg[31]_5 ;
  wire \empty_86_fu_206_reg[31]_6 ;
  wire \empty_86_fu_206_reg[31]_7 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[31]_i_1_n_19 ;
  wire \empty_86_fu_206_reg[32] ;
  wire [0:0]\empty_86_fu_206_reg[7] ;
  wire \empty_86_fu_206_reg[7]_0 ;
  wire \empty_86_fu_206_reg[7]_1 ;
  wire \empty_86_fu_206_reg[7]_2 ;
  wire \empty_86_fu_206_reg[7]_3 ;
  wire \empty_86_fu_206_reg[7]_4 ;
  wire \empty_86_fu_206_reg[7]_5 ;
  wire \empty_86_fu_206_reg[7]_6 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_12 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_13 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_14 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_15 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_16 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_17 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_18 ;
  wire \empty_86_fu_206_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q0;
  wire [7:7]\NLW_empty_84_fu_198_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_10 
       (.I0(\empty_84_fu_198[15]_i_2_n_12 ),
        .I1(P[15]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [15]),
        .I4(\empty_84_fu_198_reg[15]_7 ),
        .I5(\empty_84_fu_198_reg[31] [15]),
        .O(\empty_84_fu_198[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_11 
       (.I0(\empty_84_fu_198[15]_i_3_n_12 ),
        .I1(P[14]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [14]),
        .I4(\empty_84_fu_198_reg[15]_6 ),
        .I5(\empty_84_fu_198_reg[31] [14]),
        .O(\empty_84_fu_198[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_12 
       (.I0(\empty_84_fu_198[15]_i_4_n_12 ),
        .I1(P[13]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [13]),
        .I4(\empty_84_fu_198_reg[15]_5 ),
        .I5(\empty_84_fu_198_reg[31] [13]),
        .O(\empty_84_fu_198[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_13 
       (.I0(\empty_84_fu_198[15]_i_5_n_12 ),
        .I1(P[12]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [12]),
        .I4(\empty_84_fu_198_reg[15]_4 ),
        .I5(\empty_84_fu_198_reg[31] [12]),
        .O(\empty_84_fu_198[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_14 
       (.I0(\empty_84_fu_198[15]_i_6_n_12 ),
        .I1(P[11]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [11]),
        .I4(\empty_84_fu_198_reg[15]_3 ),
        .I5(\empty_84_fu_198_reg[31] [11]),
        .O(\empty_84_fu_198[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_15 
       (.I0(\empty_84_fu_198[15]_i_7_n_12 ),
        .I1(P[10]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [10]),
        .I4(\empty_84_fu_198_reg[15]_2 ),
        .I5(\empty_84_fu_198_reg[31] [10]),
        .O(\empty_84_fu_198[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_16 
       (.I0(\empty_84_fu_198[15]_i_8_n_12 ),
        .I1(P[9]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [9]),
        .I4(\empty_84_fu_198_reg[15]_1 ),
        .I5(\empty_84_fu_198_reg[31] [9]),
        .O(\empty_84_fu_198[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[15]_i_17 
       (.I0(\empty_84_fu_198[15]_i_9_n_12 ),
        .I1(P[8]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [8]),
        .I4(\empty_84_fu_198_reg[15]_0 ),
        .I5(\empty_84_fu_198_reg[31] [8]),
        .O(\empty_84_fu_198[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_2 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [14]),
        .I2(P[14]),
        .I3(\empty_84_fu_198[39]_i_16_0 [14]),
        .I4(\empty_84_fu_198_reg[39] [14]),
        .I5(\empty_84_fu_198_reg[39]_0 [14]),
        .O(\empty_84_fu_198[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_3 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [13]),
        .I2(P[13]),
        .I3(\empty_84_fu_198[39]_i_16_0 [13]),
        .I4(\empty_84_fu_198_reg[39] [13]),
        .I5(\empty_84_fu_198_reg[39]_0 [13]),
        .O(\empty_84_fu_198[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_4 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [12]),
        .I2(P[12]),
        .I3(\empty_84_fu_198[39]_i_16_0 [12]),
        .I4(\empty_84_fu_198_reg[39] [12]),
        .I5(\empty_84_fu_198_reg[39]_0 [12]),
        .O(\empty_84_fu_198[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_5 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [11]),
        .I2(P[11]),
        .I3(\empty_84_fu_198[39]_i_16_0 [11]),
        .I4(\empty_84_fu_198_reg[39] [11]),
        .I5(\empty_84_fu_198_reg[39]_0 [11]),
        .O(\empty_84_fu_198[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_6 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [10]),
        .I2(P[10]),
        .I3(\empty_84_fu_198[39]_i_16_0 [10]),
        .I4(\empty_84_fu_198_reg[39] [10]),
        .I5(\empty_84_fu_198_reg[39]_0 [10]),
        .O(\empty_84_fu_198[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_7 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [9]),
        .I2(P[9]),
        .I3(\empty_84_fu_198[39]_i_16_0 [9]),
        .I4(\empty_84_fu_198_reg[39] [9]),
        .I5(\empty_84_fu_198_reg[39]_0 [9]),
        .O(\empty_84_fu_198[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_8 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [8]),
        .I2(P[8]),
        .I3(\empty_84_fu_198[39]_i_16_0 [8]),
        .I4(\empty_84_fu_198_reg[39] [8]),
        .I5(\empty_84_fu_198_reg[39]_0 [8]),
        .O(\empty_84_fu_198[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[15]_i_9 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [7]),
        .I2(P[7]),
        .I3(\empty_84_fu_198[39]_i_16_0 [7]),
        .I4(\empty_84_fu_198_reg[39] [7]),
        .I5(\empty_84_fu_198_reg[39]_0 [7]),
        .O(\empty_84_fu_198[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_10 
       (.I0(\empty_84_fu_198[23]_i_2_n_12 ),
        .I1(P[23]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [23]),
        .I4(\empty_84_fu_198_reg[23]_7 ),
        .I5(\empty_84_fu_198_reg[31] [23]),
        .O(\empty_84_fu_198[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_11 
       (.I0(\empty_84_fu_198[23]_i_3_n_12 ),
        .I1(P[22]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [22]),
        .I4(\empty_84_fu_198_reg[23]_6 ),
        .I5(\empty_84_fu_198_reg[31] [22]),
        .O(\empty_84_fu_198[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_12 
       (.I0(\empty_84_fu_198[23]_i_4_n_12 ),
        .I1(P[21]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [21]),
        .I4(\empty_84_fu_198_reg[23]_5 ),
        .I5(\empty_84_fu_198_reg[31] [21]),
        .O(\empty_84_fu_198[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_13 
       (.I0(\empty_84_fu_198[23]_i_5_n_12 ),
        .I1(P[20]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [20]),
        .I4(\empty_84_fu_198_reg[23]_4 ),
        .I5(\empty_84_fu_198_reg[31] [20]),
        .O(\empty_84_fu_198[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_14 
       (.I0(\empty_84_fu_198[23]_i_6_n_12 ),
        .I1(P[19]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [19]),
        .I4(\empty_84_fu_198_reg[23]_3 ),
        .I5(\empty_84_fu_198_reg[31] [19]),
        .O(\empty_84_fu_198[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_15 
       (.I0(\empty_84_fu_198[23]_i_7_n_12 ),
        .I1(P[18]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [18]),
        .I4(\empty_84_fu_198_reg[23]_2 ),
        .I5(\empty_84_fu_198_reg[31] [18]),
        .O(\empty_84_fu_198[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_16 
       (.I0(\empty_84_fu_198[23]_i_8_n_12 ),
        .I1(P[17]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [17]),
        .I4(\empty_84_fu_198_reg[23]_1 ),
        .I5(\empty_84_fu_198_reg[31] [17]),
        .O(\empty_84_fu_198[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[23]_i_17 
       (.I0(\empty_84_fu_198[23]_i_9_n_12 ),
        .I1(P[16]),
        .I2(\empty_84_fu_198_reg[15] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [16]),
        .I4(\empty_84_fu_198_reg[23]_0 ),
        .I5(\empty_84_fu_198_reg[31] [16]),
        .O(\empty_84_fu_198[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_2 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [22]),
        .I2(P[22]),
        .I3(\empty_84_fu_198[39]_i_16_0 [22]),
        .I4(\empty_84_fu_198_reg[39] [22]),
        .I5(\empty_84_fu_198_reg[39]_0 [22]),
        .O(\empty_84_fu_198[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_3 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [21]),
        .I2(P[21]),
        .I3(\empty_84_fu_198[39]_i_16_0 [21]),
        .I4(\empty_84_fu_198_reg[39] [21]),
        .I5(\empty_84_fu_198_reg[39]_0 [21]),
        .O(\empty_84_fu_198[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_4 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [20]),
        .I2(P[20]),
        .I3(\empty_84_fu_198[39]_i_16_0 [20]),
        .I4(\empty_84_fu_198_reg[39] [20]),
        .I5(\empty_84_fu_198_reg[39]_0 [20]),
        .O(\empty_84_fu_198[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_5 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [19]),
        .I2(P[19]),
        .I3(\empty_84_fu_198[39]_i_16_0 [19]),
        .I4(\empty_84_fu_198_reg[39] [19]),
        .I5(\empty_84_fu_198_reg[39]_0 [19]),
        .O(\empty_84_fu_198[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_6 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [18]),
        .I2(P[18]),
        .I3(\empty_84_fu_198[39]_i_16_0 [18]),
        .I4(\empty_84_fu_198_reg[39] [18]),
        .I5(\empty_84_fu_198_reg[39]_0 [18]),
        .O(\empty_84_fu_198[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_7 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [17]),
        .I2(P[17]),
        .I3(\empty_84_fu_198[39]_i_16_0 [17]),
        .I4(\empty_84_fu_198_reg[39] [17]),
        .I5(\empty_84_fu_198_reg[39]_0 [17]),
        .O(\empty_84_fu_198[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_8 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [16]),
        .I2(P[16]),
        .I3(\empty_84_fu_198[39]_i_16_0 [16]),
        .I4(\empty_84_fu_198_reg[39] [16]),
        .I5(\empty_84_fu_198_reg[39]_0 [16]),
        .O(\empty_84_fu_198[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[23]_i_9 
       (.I0(\empty_84_fu_198_reg[15] ),
        .I1(\empty_84_fu_198_reg[31] [15]),
        .I2(P[15]),
        .I3(\empty_84_fu_198[39]_i_16_0 [15]),
        .I4(\empty_84_fu_198_reg[39] [15]),
        .I5(\empty_84_fu_198_reg[39]_0 [15]),
        .O(\empty_84_fu_198[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_10 
       (.I0(\empty_84_fu_198[31]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [31]),
        .I4(\empty_84_fu_198_reg[31]_7 ),
        .I5(\empty_84_fu_198_reg[31] [31]),
        .O(\empty_84_fu_198[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_11 
       (.I0(\empty_84_fu_198[31]_i_3_n_12 ),
        .I1(P[30]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [30]),
        .I4(\empty_84_fu_198_reg[31]_6 ),
        .I5(\empty_84_fu_198_reg[31] [30]),
        .O(\empty_84_fu_198[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_12 
       (.I0(\empty_84_fu_198[31]_i_4_n_12 ),
        .I1(P[29]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [29]),
        .I4(\empty_84_fu_198_reg[31]_5 ),
        .I5(\empty_84_fu_198_reg[31] [29]),
        .O(\empty_84_fu_198[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_13 
       (.I0(\empty_84_fu_198[31]_i_5_n_12 ),
        .I1(P[28]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [28]),
        .I4(\empty_84_fu_198_reg[31]_4 ),
        .I5(\empty_84_fu_198_reg[31] [28]),
        .O(\empty_84_fu_198[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_14 
       (.I0(\empty_84_fu_198[31]_i_6_n_12 ),
        .I1(P[27]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [27]),
        .I4(\empty_84_fu_198_reg[31]_3 ),
        .I5(\empty_84_fu_198_reg[31] [27]),
        .O(\empty_84_fu_198[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_15 
       (.I0(\empty_84_fu_198[31]_i_7_n_12 ),
        .I1(P[26]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [26]),
        .I4(\empty_84_fu_198_reg[31]_2 ),
        .I5(\empty_84_fu_198_reg[31] [26]),
        .O(\empty_84_fu_198[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_16 
       (.I0(\empty_84_fu_198[31]_i_8_n_12 ),
        .I1(P[25]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [25]),
        .I4(\empty_84_fu_198_reg[31]_1 ),
        .I5(\empty_84_fu_198_reg[31] [25]),
        .O(\empty_84_fu_198[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[31]_i_17 
       (.I0(\empty_84_fu_198[31]_i_9_n_12 ),
        .I1(P[24]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [24]),
        .I4(\empty_84_fu_198_reg[31]_0 ),
        .I5(\empty_84_fu_198_reg[31] [24]),
        .O(\empty_84_fu_198[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_2 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [30]),
        .I2(P[30]),
        .I3(\empty_84_fu_198[39]_i_16_0 [30]),
        .I4(\empty_84_fu_198_reg[39] [30]),
        .I5(\empty_84_fu_198_reg[39]_0 [30]),
        .O(\empty_84_fu_198[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_3 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [29]),
        .I2(P[29]),
        .I3(\empty_84_fu_198[39]_i_16_0 [29]),
        .I4(\empty_84_fu_198_reg[39] [29]),
        .I5(\empty_84_fu_198_reg[39]_0 [29]),
        .O(\empty_84_fu_198[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_4 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [28]),
        .I2(P[28]),
        .I3(\empty_84_fu_198[39]_i_16_0 [28]),
        .I4(\empty_84_fu_198_reg[39] [28]),
        .I5(\empty_84_fu_198_reg[39]_0 [28]),
        .O(\empty_84_fu_198[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_5 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [27]),
        .I2(P[27]),
        .I3(\empty_84_fu_198[39]_i_16_0 [27]),
        .I4(\empty_84_fu_198_reg[39] [27]),
        .I5(\empty_84_fu_198_reg[39]_0 [27]),
        .O(\empty_84_fu_198[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_6 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [26]),
        .I2(P[26]),
        .I3(\empty_84_fu_198[39]_i_16_0 [26]),
        .I4(\empty_84_fu_198_reg[39] [26]),
        .I5(\empty_84_fu_198_reg[39]_0 [26]),
        .O(\empty_84_fu_198[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_7 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [25]),
        .I2(P[25]),
        .I3(\empty_84_fu_198[39]_i_16_0 [25]),
        .I4(\empty_84_fu_198_reg[39] [25]),
        .I5(\empty_84_fu_198_reg[39]_0 [25]),
        .O(\empty_84_fu_198[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_8 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [24]),
        .I2(P[24]),
        .I3(\empty_84_fu_198[39]_i_16_0 [24]),
        .I4(\empty_84_fu_198_reg[39] [24]),
        .I5(\empty_84_fu_198_reg[39]_0 [24]),
        .O(\empty_84_fu_198[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[31]_i_9 
       (.I0(\empty_84_fu_198_reg[23] ),
        .I1(\empty_84_fu_198_reg[31] [23]),
        .I2(P[23]),
        .I3(\empty_84_fu_198[39]_i_16_0 [23]),
        .I4(\empty_84_fu_198_reg[39] [23]),
        .I5(\empty_84_fu_198_reg[39]_0 [23]),
        .O(\empty_84_fu_198[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \empty_84_fu_198[39]_i_14 
       (.I0(\empty_84_fu_198_reg[39]_0 [33]),
        .I1(\empty_84_fu_198_reg[39] [33]),
        .I2(\empty_84_fu_198[39]_i_18_n_12 ),
        .I3(\empty_84_fu_198_reg[39] [34]),
        .I4(\empty_84_fu_198_reg[23] ),
        .I5(\empty_84_fu_198_reg[39]_0 [34]),
        .O(\empty_84_fu_198[39]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'h66699969)) 
    \empty_84_fu_198[39]_i_15 
       (.I0(\empty_84_fu_198[39]_i_7_n_12 ),
        .I1(\empty_84_fu_198[39]_i_18_n_12 ),
        .I2(\empty_84_fu_198_reg[39] [33]),
        .I3(\empty_84_fu_198_reg[23] ),
        .I4(\empty_84_fu_198_reg[39]_0 [33]),
        .O(\empty_84_fu_198[39]_i_15_n_12 ));
  LUT3 #(
    .INIT(8'h96)) 
    \empty_84_fu_198[39]_i_16 
       (.I0(DI[1]),
        .I1(\empty_84_fu_198[39]_i_19_n_12 ),
        .I2(\empty_84_fu_198[39]_i_20_n_12 ),
        .O(\empty_84_fu_198[39]_i_16_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_84_fu_198[39]_i_18 
       (.I0(\empty_84_fu_198_reg[39] [32]),
        .I1(\empty_84_fu_198_reg[39]_0 [32]),
        .I2(P[31]),
        .I3(\empty_84_fu_198_reg[23] ),
        .I4(\empty_84_fu_198[39]_i_16_0 [33]),
        .O(\empty_84_fu_198[39]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_84_fu_198[39]_i_19 
       (.I0(P[31]),
        .I1(\empty_84_fu_198[39]_i_16_0 [33]),
        .I2(\empty_84_fu_198_reg[39] [32]),
        .I3(\empty_84_fu_198_reg[23] ),
        .I4(\empty_84_fu_198_reg[39]_0 [32]),
        .O(\empty_84_fu_198[39]_i_19_n_12 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \empty_84_fu_198[39]_i_20 
       (.I0(P[31]),
        .I1(\empty_84_fu_198[39]_i_16_0 [32]),
        .I2(\empty_84_fu_198_reg[39] [31]),
        .I3(\empty_84_fu_198_reg[23] ),
        .I4(\empty_84_fu_198_reg[39]_0 [31]),
        .O(\empty_84_fu_198[39]_i_20_n_12 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_84_fu_198[39]_i_6 
       (.I0(\empty_84_fu_198[39]_i_18_n_12 ),
        .I1(\empty_84_fu_198_reg[39] [33]),
        .I2(\empty_84_fu_198_reg[23] ),
        .I3(\empty_84_fu_198_reg[39]_0 [33]),
        .O(\empty_84_fu_198[39]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFBBFCB8)) 
    \empty_84_fu_198[39]_i_7 
       (.I0(\empty_84_fu_198_reg[39]_0 [31]),
        .I1(\empty_84_fu_198_reg[23] ),
        .I2(\empty_84_fu_198_reg[39] [31]),
        .I3(\empty_84_fu_198[39]_i_16_0 [32]),
        .I4(P[31]),
        .I5(\empty_84_fu_198[39]_i_19_n_12 ),
        .O(\empty_84_fu_198[39]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_10 
       (.I0(\empty_84_fu_198[7]_i_3_n_12 ),
        .I1(P[6]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [6]),
        .I4(\empty_84_fu_198_reg[7]_5 ),
        .I5(\empty_84_fu_198_reg[31] [6]),
        .O(\empty_84_fu_198[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_11 
       (.I0(\empty_84_fu_198[7]_i_4_n_12 ),
        .I1(P[5]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [5]),
        .I4(\empty_84_fu_198_reg[7]_4 ),
        .I5(\empty_84_fu_198_reg[31] [5]),
        .O(\empty_84_fu_198[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_12 
       (.I0(\empty_84_fu_198[7]_i_5_n_12 ),
        .I1(P[4]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [4]),
        .I4(\empty_84_fu_198_reg[7]_3 ),
        .I5(\empty_84_fu_198_reg[31] [4]),
        .O(\empty_84_fu_198[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_13 
       (.I0(\empty_84_fu_198[7]_i_6_n_12 ),
        .I1(P[3]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [3]),
        .I4(\empty_84_fu_198_reg[7]_2 ),
        .I5(\empty_84_fu_198_reg[31] [3]),
        .O(\empty_84_fu_198[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_14 
       (.I0(\empty_84_fu_198[7]_i_7_n_12 ),
        .I1(P[2]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [2]),
        .I4(\empty_84_fu_198_reg[7]_1 ),
        .I5(\empty_84_fu_198_reg[31] [2]),
        .O(\empty_84_fu_198[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_15 
       (.I0(\empty_84_fu_198[7]_i_8_n_12 ),
        .I1(P[1]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [1]),
        .I4(\empty_84_fu_198_reg[7]_0 ),
        .I5(\empty_84_fu_198_reg[31] [1]),
        .O(\empty_84_fu_198[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_2 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [6]),
        .I2(P[6]),
        .I3(\empty_84_fu_198[39]_i_16_0 [6]),
        .I4(\empty_84_fu_198_reg[39] [6]),
        .I5(\empty_84_fu_198_reg[39]_0 [6]),
        .O(\empty_84_fu_198[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_3 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [5]),
        .I2(P[5]),
        .I3(\empty_84_fu_198[39]_i_16_0 [5]),
        .I4(\empty_84_fu_198_reg[39] [5]),
        .I5(\empty_84_fu_198_reg[39]_0 [5]),
        .O(\empty_84_fu_198[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_4 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [4]),
        .I2(P[4]),
        .I3(\empty_84_fu_198[39]_i_16_0 [4]),
        .I4(\empty_84_fu_198_reg[39] [4]),
        .I5(\empty_84_fu_198_reg[39]_0 [4]),
        .O(\empty_84_fu_198[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_5 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [3]),
        .I2(P[3]),
        .I3(\empty_84_fu_198[39]_i_16_0 [3]),
        .I4(\empty_84_fu_198_reg[39] [3]),
        .I5(\empty_84_fu_198_reg[39]_0 [3]),
        .O(\empty_84_fu_198[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_6 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [2]),
        .I2(P[2]),
        .I3(\empty_84_fu_198[39]_i_16_0 [2]),
        .I4(\empty_84_fu_198_reg[39] [2]),
        .I5(\empty_84_fu_198_reg[39]_0 [2]),
        .O(\empty_84_fu_198[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_7 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [1]),
        .I2(P[1]),
        .I3(\empty_84_fu_198[39]_i_16_0 [1]),
        .I4(\empty_84_fu_198_reg[39] [1]),
        .I5(\empty_84_fu_198_reg[39]_0 [1]),
        .O(\empty_84_fu_198[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_84_fu_198[7]_i_8 
       (.I0(\empty_84_fu_198_reg[7] ),
        .I1(\empty_84_fu_198_reg[31] [0]),
        .I2(P[0]),
        .I3(\empty_84_fu_198[39]_i_16_0 [0]),
        .I4(\empty_84_fu_198_reg[39] [0]),
        .I5(\empty_84_fu_198_reg[39]_0 [0]),
        .O(\empty_84_fu_198[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_84_fu_198[7]_i_9 
       (.I0(\empty_84_fu_198[7]_i_2_n_12 ),
        .I1(P[7]),
        .I2(\empty_84_fu_198_reg[7] ),
        .I3(\empty_84_fu_198[39]_i_16_0 [7]),
        .I4(\empty_84_fu_198_reg[7]_6 ),
        .I5(\empty_84_fu_198_reg[31] [7]),
        .O(\empty_84_fu_198[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[15]_i_1 
       (.CI(\empty_84_fu_198_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[15]_i_1_n_12 ,\empty_84_fu_198_reg[15]_i_1_n_13 ,\empty_84_fu_198_reg[15]_i_1_n_14 ,\empty_84_fu_198_reg[15]_i_1_n_15 ,\empty_84_fu_198_reg[15]_i_1_n_16 ,\empty_84_fu_198_reg[15]_i_1_n_17 ,\empty_84_fu_198_reg[15]_i_1_n_18 ,\empty_84_fu_198_reg[15]_i_1_n_19 }),
        .DI({\empty_84_fu_198[15]_i_2_n_12 ,\empty_84_fu_198[15]_i_3_n_12 ,\empty_84_fu_198[15]_i_4_n_12 ,\empty_84_fu_198[15]_i_5_n_12 ,\empty_84_fu_198[15]_i_6_n_12 ,\empty_84_fu_198[15]_i_7_n_12 ,\empty_84_fu_198[15]_i_8_n_12 ,\empty_84_fu_198[15]_i_9_n_12 }),
        .O(\L_ACF_load_3_reg_2413_reg[61] [15:8]),
        .S({\empty_84_fu_198[15]_i_10_n_12 ,\empty_84_fu_198[15]_i_11_n_12 ,\empty_84_fu_198[15]_i_12_n_12 ,\empty_84_fu_198[15]_i_13_n_12 ,\empty_84_fu_198[15]_i_14_n_12 ,\empty_84_fu_198[15]_i_15_n_12 ,\empty_84_fu_198[15]_i_16_n_12 ,\empty_84_fu_198[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[23]_i_1 
       (.CI(\empty_84_fu_198_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[23]_i_1_n_12 ,\empty_84_fu_198_reg[23]_i_1_n_13 ,\empty_84_fu_198_reg[23]_i_1_n_14 ,\empty_84_fu_198_reg[23]_i_1_n_15 ,\empty_84_fu_198_reg[23]_i_1_n_16 ,\empty_84_fu_198_reg[23]_i_1_n_17 ,\empty_84_fu_198_reg[23]_i_1_n_18 ,\empty_84_fu_198_reg[23]_i_1_n_19 }),
        .DI({\empty_84_fu_198[23]_i_2_n_12 ,\empty_84_fu_198[23]_i_3_n_12 ,\empty_84_fu_198[23]_i_4_n_12 ,\empty_84_fu_198[23]_i_5_n_12 ,\empty_84_fu_198[23]_i_6_n_12 ,\empty_84_fu_198[23]_i_7_n_12 ,\empty_84_fu_198[23]_i_8_n_12 ,\empty_84_fu_198[23]_i_9_n_12 }),
        .O(\L_ACF_load_3_reg_2413_reg[61] [23:16]),
        .S({\empty_84_fu_198[23]_i_10_n_12 ,\empty_84_fu_198[23]_i_11_n_12 ,\empty_84_fu_198[23]_i_12_n_12 ,\empty_84_fu_198[23]_i_13_n_12 ,\empty_84_fu_198[23]_i_14_n_12 ,\empty_84_fu_198[23]_i_15_n_12 ,\empty_84_fu_198[23]_i_16_n_12 ,\empty_84_fu_198[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[31]_i_1 
       (.CI(\empty_84_fu_198_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[31]_i_1_n_12 ,\empty_84_fu_198_reg[31]_i_1_n_13 ,\empty_84_fu_198_reg[31]_i_1_n_14 ,\empty_84_fu_198_reg[31]_i_1_n_15 ,\empty_84_fu_198_reg[31]_i_1_n_16 ,\empty_84_fu_198_reg[31]_i_1_n_17 ,\empty_84_fu_198_reg[31]_i_1_n_18 ,\empty_84_fu_198_reg[31]_i_1_n_19 }),
        .DI({\empty_84_fu_198[31]_i_2_n_12 ,\empty_84_fu_198[31]_i_3_n_12 ,\empty_84_fu_198[31]_i_4_n_12 ,\empty_84_fu_198[31]_i_5_n_12 ,\empty_84_fu_198[31]_i_6_n_12 ,\empty_84_fu_198[31]_i_7_n_12 ,\empty_84_fu_198[31]_i_8_n_12 ,\empty_84_fu_198[31]_i_9_n_12 }),
        .O(\L_ACF_load_3_reg_2413_reg[61] [31:24]),
        .S({\empty_84_fu_198[31]_i_10_n_12 ,\empty_84_fu_198[31]_i_11_n_12 ,\empty_84_fu_198[31]_i_12_n_12 ,\empty_84_fu_198[31]_i_13_n_12 ,\empty_84_fu_198[31]_i_14_n_12 ,\empty_84_fu_198[31]_i_15_n_12 ,\empty_84_fu_198[31]_i_16_n_12 ,\empty_84_fu_198[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[39]_i_1 
       (.CI(\empty_84_fu_198_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[39]_i_1_n_12 ,\empty_84_fu_198_reg[39]_i_1_n_13 ,\empty_84_fu_198_reg[39]_i_1_n_14 ,\empty_84_fu_198_reg[39]_i_1_n_15 ,\empty_84_fu_198_reg[39]_i_1_n_16 ,\empty_84_fu_198_reg[39]_i_1_n_17 ,\empty_84_fu_198_reg[39]_i_1_n_18 ,\empty_84_fu_198_reg[39]_i_1_n_19 }),
        .DI({DI[5:2],\empty_84_fu_198[39]_i_6_n_12 ,\empty_84_fu_198[39]_i_7_n_12 ,DI[1:0]}),
        .O(\L_ACF_load_3_reg_2413_reg[61] [39:32]),
        .S({\empty_84_fu_198_reg[39]_1 [4:1],\empty_84_fu_198[39]_i_14_n_12 ,\empty_84_fu_198[39]_i_15_n_12 ,\empty_84_fu_198[39]_i_16_n_12 ,\empty_84_fu_198_reg[39]_1 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[47]_i_1 
       (.CI(\empty_84_fu_198_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[47]_i_1_n_12 ,\empty_84_fu_198_reg[47]_i_1_n_13 ,\empty_84_fu_198_reg[47]_i_1_n_14 ,\empty_84_fu_198_reg[47]_i_1_n_15 ,\empty_84_fu_198_reg[47]_i_1_n_16 ,\empty_84_fu_198_reg[47]_i_1_n_17 ,\empty_84_fu_198_reg[47]_i_1_n_18 ,\empty_84_fu_198_reg[47]_i_1_n_19 }),
        .DI(\empty_84_fu_198_reg[47] ),
        .O(\L_ACF_load_3_reg_2413_reg[61] [47:40]),
        .S(\empty_84_fu_198_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[55]_i_1 
       (.CI(\empty_84_fu_198_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[55]_i_1_n_12 ,\empty_84_fu_198_reg[55]_i_1_n_13 ,\empty_84_fu_198_reg[55]_i_1_n_14 ,\empty_84_fu_198_reg[55]_i_1_n_15 ,\empty_84_fu_198_reg[55]_i_1_n_16 ,\empty_84_fu_198_reg[55]_i_1_n_17 ,\empty_84_fu_198_reg[55]_i_1_n_18 ,\empty_84_fu_198_reg[55]_i_1_n_19 }),
        .DI(\empty_84_fu_198_reg[55] ),
        .O(\L_ACF_load_3_reg_2413_reg[61] [55:48]),
        .S(\empty_84_fu_198_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[63]_i_1 
       (.CI(\empty_84_fu_198_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_84_fu_198_reg[63]_i_1_CO_UNCONNECTED [7],\empty_84_fu_198_reg[63]_i_1_n_13 ,\empty_84_fu_198_reg[63]_i_1_n_14 ,\empty_84_fu_198_reg[63]_i_1_n_15 ,\empty_84_fu_198_reg[63]_i_1_n_16 ,\empty_84_fu_198_reg[63]_i_1_n_17 ,\empty_84_fu_198_reg[63]_i_1_n_18 ,\empty_84_fu_198_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_84_fu_198_reg[63] }),
        .O(\L_ACF_load_3_reg_2413_reg[61] [63:56]),
        .S(\empty_84_fu_198_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_84_fu_198_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_84_fu_198_reg[7]_i_1_n_12 ,\empty_84_fu_198_reg[7]_i_1_n_13 ,\empty_84_fu_198_reg[7]_i_1_n_14 ,\empty_84_fu_198_reg[7]_i_1_n_15 ,\empty_84_fu_198_reg[7]_i_1_n_16 ,\empty_84_fu_198_reg[7]_i_1_n_17 ,\empty_84_fu_198_reg[7]_i_1_n_18 ,\empty_84_fu_198_reg[7]_i_1_n_19 }),
        .DI({\empty_84_fu_198[7]_i_2_n_12 ,\empty_84_fu_198[7]_i_3_n_12 ,\empty_84_fu_198[7]_i_4_n_12 ,\empty_84_fu_198[7]_i_5_n_12 ,\empty_84_fu_198[7]_i_6_n_12 ,\empty_84_fu_198[7]_i_7_n_12 ,\empty_84_fu_198[7]_i_8_n_12 ,1'b0}),
        .O(\L_ACF_load_3_reg_2413_reg[61] [7:0]),
        .S({\empty_84_fu_198[7]_i_9_n_12 ,\empty_84_fu_198[7]_i_10_n_12 ,\empty_84_fu_198[7]_i_11_n_12 ,\empty_84_fu_198[7]_i_12_n_12 ,\empty_84_fu_198[7]_i_13_n_12 ,\empty_84_fu_198[7]_i_14_n_12 ,\empty_84_fu_198[7]_i_15_n_12 ,S}));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_10 
       (.I0(\empty_86_fu_206[15]_i_2_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_6 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [15]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [15]),
        .I5(\empty_86_fu_206_reg[31] [15]),
        .O(\empty_86_fu_206[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_11 
       (.I0(\empty_86_fu_206[15]_i_3_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_5 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [14]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [14]),
        .I5(\empty_86_fu_206_reg[31] [14]),
        .O(\empty_86_fu_206[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_12 
       (.I0(\empty_86_fu_206[15]_i_4_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_4 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [13]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [13]),
        .I5(\empty_86_fu_206_reg[31] [13]),
        .O(\empty_86_fu_206[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_13 
       (.I0(\empty_86_fu_206[15]_i_5_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_3 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [12]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [12]),
        .I5(\empty_86_fu_206_reg[31] [12]),
        .O(\empty_86_fu_206[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_14 
       (.I0(\empty_86_fu_206[15]_i_6_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_2 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [11]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [11]),
        .I5(\empty_86_fu_206_reg[31] [11]),
        .O(\empty_86_fu_206[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_15 
       (.I0(\empty_86_fu_206[15]_i_7_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_1 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [10]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [10]),
        .I5(\empty_86_fu_206_reg[31] [10]),
        .O(\empty_86_fu_206[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_16 
       (.I0(\empty_86_fu_206[15]_i_8_n_12 ),
        .I1(\empty_86_fu_206_reg[15]_0 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [9]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [9]),
        .I5(\empty_86_fu_206_reg[31] [9]),
        .O(\empty_86_fu_206[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[15]_i_17 
       (.I0(\empty_86_fu_206[15]_i_9_n_12 ),
        .I1(\empty_86_fu_206_reg[15] ),
        .I2(\empty_86_fu_206[39]_i_16_0 [8]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [8]),
        .I5(\empty_86_fu_206_reg[31] [8]),
        .O(\empty_86_fu_206[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_2 
       (.I0(P[14]),
        .I1(\empty_86_fu_206[39]_i_16 [14]),
        .I2(\empty_86_fu_206[39]_i_16_0 [14]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [14]),
        .I5(\empty_86_fu_206_reg[31] [14]),
        .O(\empty_86_fu_206[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_3 
       (.I0(P[13]),
        .I1(\empty_86_fu_206[39]_i_16 [13]),
        .I2(\empty_86_fu_206[39]_i_16_0 [13]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [13]),
        .I5(\empty_86_fu_206_reg[31] [13]),
        .O(\empty_86_fu_206[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_4 
       (.I0(P[12]),
        .I1(\empty_86_fu_206[39]_i_16 [12]),
        .I2(\empty_86_fu_206[39]_i_16_0 [12]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [12]),
        .I5(\empty_86_fu_206_reg[31] [12]),
        .O(\empty_86_fu_206[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_5 
       (.I0(P[11]),
        .I1(\empty_86_fu_206[39]_i_16 [11]),
        .I2(\empty_86_fu_206[39]_i_16_0 [11]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [11]),
        .I5(\empty_86_fu_206_reg[31] [11]),
        .O(\empty_86_fu_206[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_6 
       (.I0(P[10]),
        .I1(\empty_86_fu_206[39]_i_16 [10]),
        .I2(\empty_86_fu_206[39]_i_16_0 [10]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [10]),
        .I5(\empty_86_fu_206_reg[31] [10]),
        .O(\empty_86_fu_206[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_7 
       (.I0(P[9]),
        .I1(\empty_86_fu_206[39]_i_16 [9]),
        .I2(\empty_86_fu_206[39]_i_16_0 [9]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [9]),
        .I5(\empty_86_fu_206_reg[31] [9]),
        .O(\empty_86_fu_206[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_8 
       (.I0(P[8]),
        .I1(\empty_86_fu_206[39]_i_16 [8]),
        .I2(\empty_86_fu_206[39]_i_16_0 [8]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [8]),
        .I5(\empty_86_fu_206_reg[31] [8]),
        .O(\empty_86_fu_206[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[15]_i_9 
       (.I0(P[7]),
        .I1(\empty_86_fu_206[39]_i_16 [7]),
        .I2(\empty_86_fu_206[39]_i_16_0 [7]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [7]),
        .I5(\empty_86_fu_206_reg[31] [7]),
        .O(\empty_86_fu_206[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_10 
       (.I0(\empty_86_fu_206[23]_i_2_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_6 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [23]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [23]),
        .I5(\empty_86_fu_206_reg[31] [23]),
        .O(\empty_86_fu_206[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_11 
       (.I0(\empty_86_fu_206[23]_i_3_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_5 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [22]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [22]),
        .I5(\empty_86_fu_206_reg[31] [22]),
        .O(\empty_86_fu_206[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_12 
       (.I0(\empty_86_fu_206[23]_i_4_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_4 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [21]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [21]),
        .I5(\empty_86_fu_206_reg[31] [21]),
        .O(\empty_86_fu_206[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_13 
       (.I0(\empty_86_fu_206[23]_i_5_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_3 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [20]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [20]),
        .I5(\empty_86_fu_206_reg[31] [20]),
        .O(\empty_86_fu_206[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_14 
       (.I0(\empty_86_fu_206[23]_i_6_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_2 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [19]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [19]),
        .I5(\empty_86_fu_206_reg[31] [19]),
        .O(\empty_86_fu_206[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_15 
       (.I0(\empty_86_fu_206[23]_i_7_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_1 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [18]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [18]),
        .I5(\empty_86_fu_206_reg[31] [18]),
        .O(\empty_86_fu_206[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_16 
       (.I0(\empty_86_fu_206[23]_i_8_n_12 ),
        .I1(\empty_86_fu_206_reg[23]_0 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [17]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [17]),
        .I5(\empty_86_fu_206_reg[31] [17]),
        .O(\empty_86_fu_206[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[23]_i_17 
       (.I0(\empty_86_fu_206[23]_i_9_n_12 ),
        .I1(\empty_86_fu_206_reg[23] ),
        .I2(\empty_86_fu_206[39]_i_16_0 [16]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [16]),
        .I5(\empty_86_fu_206_reg[31] [16]),
        .O(\empty_86_fu_206[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_2 
       (.I0(P[22]),
        .I1(\empty_86_fu_206[39]_i_16 [22]),
        .I2(\empty_86_fu_206[39]_i_16_0 [22]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [22]),
        .I5(\empty_86_fu_206_reg[31] [22]),
        .O(\empty_86_fu_206[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_3 
       (.I0(P[21]),
        .I1(\empty_86_fu_206[39]_i_16 [21]),
        .I2(\empty_86_fu_206[39]_i_16_0 [21]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [21]),
        .I5(\empty_86_fu_206_reg[31] [21]),
        .O(\empty_86_fu_206[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_4 
       (.I0(P[20]),
        .I1(\empty_86_fu_206[39]_i_16 [20]),
        .I2(\empty_86_fu_206[39]_i_16_0 [20]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [20]),
        .I5(\empty_86_fu_206_reg[31] [20]),
        .O(\empty_86_fu_206[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_5 
       (.I0(P[19]),
        .I1(\empty_86_fu_206[39]_i_16 [19]),
        .I2(\empty_86_fu_206[39]_i_16_0 [19]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [19]),
        .I5(\empty_86_fu_206_reg[31] [19]),
        .O(\empty_86_fu_206[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_6 
       (.I0(P[18]),
        .I1(\empty_86_fu_206[39]_i_16 [18]),
        .I2(\empty_86_fu_206[39]_i_16_0 [18]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [18]),
        .I5(\empty_86_fu_206_reg[31] [18]),
        .O(\empty_86_fu_206[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_7 
       (.I0(P[17]),
        .I1(\empty_86_fu_206[39]_i_16 [17]),
        .I2(\empty_86_fu_206[39]_i_16_0 [17]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [17]),
        .I5(\empty_86_fu_206_reg[31] [17]),
        .O(\empty_86_fu_206[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_8 
       (.I0(P[16]),
        .I1(\empty_86_fu_206[39]_i_16 [16]),
        .I2(\empty_86_fu_206[39]_i_16_0 [16]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [16]),
        .I5(\empty_86_fu_206_reg[31] [16]),
        .O(\empty_86_fu_206[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[23]_i_9 
       (.I0(P[15]),
        .I1(\empty_86_fu_206[39]_i_16 [15]),
        .I2(\empty_86_fu_206[39]_i_16_0 [15]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [15]),
        .I5(\empty_86_fu_206_reg[31] [15]),
        .O(\empty_86_fu_206[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_10 
       (.I0(\empty_86_fu_206[31]_i_2_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_7 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [31]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [31]),
        .I5(\empty_86_fu_206_reg[31] [31]),
        .O(\empty_86_fu_206[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_11 
       (.I0(\empty_86_fu_206[31]_i_3_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_6 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [30]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [30]),
        .I5(\empty_86_fu_206_reg[31] [30]),
        .O(\empty_86_fu_206[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_12 
       (.I0(\empty_86_fu_206[31]_i_4_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_5 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [29]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [29]),
        .I5(\empty_86_fu_206_reg[31] [29]),
        .O(\empty_86_fu_206[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_13 
       (.I0(\empty_86_fu_206[31]_i_5_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_4 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [28]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [28]),
        .I5(\empty_86_fu_206_reg[31] [28]),
        .O(\empty_86_fu_206[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_14 
       (.I0(\empty_86_fu_206[31]_i_6_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_3 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [27]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [27]),
        .I5(\empty_86_fu_206_reg[31] [27]),
        .O(\empty_86_fu_206[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_15 
       (.I0(\empty_86_fu_206[31]_i_7_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_2 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [26]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [26]),
        .I5(\empty_86_fu_206_reg[31] [26]),
        .O(\empty_86_fu_206[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_16 
       (.I0(\empty_86_fu_206[31]_i_8_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_1 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [25]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [25]),
        .I5(\empty_86_fu_206_reg[31] [25]),
        .O(\empty_86_fu_206[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[31]_i_17 
       (.I0(\empty_86_fu_206[31]_i_9_n_12 ),
        .I1(\empty_86_fu_206_reg[31]_0 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [24]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [24]),
        .I5(\empty_86_fu_206_reg[31] [24]),
        .O(\empty_86_fu_206[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_2 
       (.I0(P[30]),
        .I1(\empty_86_fu_206[39]_i_16 [30]),
        .I2(\empty_86_fu_206[39]_i_16_0 [30]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [30]),
        .I5(\empty_86_fu_206_reg[31] [30]),
        .O(\empty_86_fu_206[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_3 
       (.I0(P[29]),
        .I1(\empty_86_fu_206[39]_i_16 [29]),
        .I2(\empty_86_fu_206[39]_i_16_0 [29]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [29]),
        .I5(\empty_86_fu_206_reg[31] [29]),
        .O(\empty_86_fu_206[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_4 
       (.I0(P[28]),
        .I1(\empty_86_fu_206[39]_i_16 [28]),
        .I2(\empty_86_fu_206[39]_i_16_0 [28]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [28]),
        .I5(\empty_86_fu_206_reg[31] [28]),
        .O(\empty_86_fu_206[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_5 
       (.I0(P[27]),
        .I1(\empty_86_fu_206[39]_i_16 [27]),
        .I2(\empty_86_fu_206[39]_i_16_0 [27]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [27]),
        .I5(\empty_86_fu_206_reg[31] [27]),
        .O(\empty_86_fu_206[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_6 
       (.I0(P[26]),
        .I1(\empty_86_fu_206[39]_i_16 [26]),
        .I2(\empty_86_fu_206[39]_i_16_0 [26]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [26]),
        .I5(\empty_86_fu_206_reg[31] [26]),
        .O(\empty_86_fu_206[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_7 
       (.I0(P[25]),
        .I1(\empty_86_fu_206[39]_i_16 [25]),
        .I2(\empty_86_fu_206[39]_i_16_0 [25]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [25]),
        .I5(\empty_86_fu_206_reg[31] [25]),
        .O(\empty_86_fu_206[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_8 
       (.I0(P[24]),
        .I1(\empty_86_fu_206[39]_i_16 [24]),
        .I2(\empty_86_fu_206[39]_i_16_0 [24]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [24]),
        .I5(\empty_86_fu_206_reg[31] [24]),
        .O(\empty_86_fu_206[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[31]_i_9 
       (.I0(P[23]),
        .I1(\empty_86_fu_206[39]_i_16 [23]),
        .I2(\empty_86_fu_206[39]_i_16_0 [23]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [23]),
        .I5(\empty_86_fu_206_reg[31] [23]),
        .O(\empty_86_fu_206[31]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_86_fu_206[39]_i_19 
       (.I0(\empty_86_fu_206[39]_i_16_0 [32]),
        .I1(\empty_86_fu_206[39]_i_16_1 [32]),
        .I2(P[31]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16 [31]),
        .O(\empty_86_fu_206_reg[32] ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_10 
       (.I0(\empty_86_fu_206[7]_i_3_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_5 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [6]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [6]),
        .I5(\empty_86_fu_206_reg[31] [6]),
        .O(\empty_86_fu_206[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_11 
       (.I0(\empty_86_fu_206[7]_i_4_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_4 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [5]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [5]),
        .I5(\empty_86_fu_206_reg[31] [5]),
        .O(\empty_86_fu_206[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_12 
       (.I0(\empty_86_fu_206[7]_i_5_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_3 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [4]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [4]),
        .I5(\empty_86_fu_206_reg[31] [4]),
        .O(\empty_86_fu_206[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_13 
       (.I0(\empty_86_fu_206[7]_i_6_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_2 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [3]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [3]),
        .I5(\empty_86_fu_206_reg[31] [3]),
        .O(\empty_86_fu_206[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_14 
       (.I0(\empty_86_fu_206[7]_i_7_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_1 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [2]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [2]),
        .I5(\empty_86_fu_206_reg[31] [2]),
        .O(\empty_86_fu_206[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_15 
       (.I0(\empty_86_fu_206[7]_i_8_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_0 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [1]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [1]),
        .I5(\empty_86_fu_206_reg[31] [1]),
        .O(\empty_86_fu_206[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_2 
       (.I0(P[6]),
        .I1(\empty_86_fu_206[39]_i_16 [6]),
        .I2(\empty_86_fu_206[39]_i_16_0 [6]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [6]),
        .I5(\empty_86_fu_206_reg[31] [6]),
        .O(\empty_86_fu_206[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_3 
       (.I0(P[5]),
        .I1(\empty_86_fu_206[39]_i_16 [5]),
        .I2(\empty_86_fu_206[39]_i_16_0 [5]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [5]),
        .I5(\empty_86_fu_206_reg[31] [5]),
        .O(\empty_86_fu_206[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_4 
       (.I0(P[4]),
        .I1(\empty_86_fu_206[39]_i_16 [4]),
        .I2(\empty_86_fu_206[39]_i_16_0 [4]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [4]),
        .I5(\empty_86_fu_206_reg[31] [4]),
        .O(\empty_86_fu_206[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_5 
       (.I0(P[3]),
        .I1(\empty_86_fu_206[39]_i_16 [3]),
        .I2(\empty_86_fu_206[39]_i_16_0 [3]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [3]),
        .I5(\empty_86_fu_206_reg[31] [3]),
        .O(\empty_86_fu_206[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_6 
       (.I0(P[2]),
        .I1(\empty_86_fu_206[39]_i_16 [2]),
        .I2(\empty_86_fu_206[39]_i_16_0 [2]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [2]),
        .I5(\empty_86_fu_206_reg[31] [2]),
        .O(\empty_86_fu_206[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_7 
       (.I0(P[1]),
        .I1(\empty_86_fu_206[39]_i_16 [1]),
        .I2(\empty_86_fu_206[39]_i_16_0 [1]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [1]),
        .I5(\empty_86_fu_206_reg[31] [1]),
        .O(\empty_86_fu_206[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFA0CCA0CCA000A0)) 
    \empty_86_fu_206[7]_i_8 
       (.I0(P[0]),
        .I1(\empty_86_fu_206[39]_i_16 [0]),
        .I2(\empty_86_fu_206[39]_i_16_0 [0]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [0]),
        .I5(\empty_86_fu_206_reg[31] [0]),
        .O(\empty_86_fu_206[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6696999699966696)) 
    \empty_86_fu_206[7]_i_9 
       (.I0(\empty_86_fu_206[7]_i_2_n_12 ),
        .I1(\empty_86_fu_206_reg[7]_6 ),
        .I2(\empty_86_fu_206[39]_i_16_0 [7]),
        .I3(Q[0]),
        .I4(\empty_86_fu_206[39]_i_16_1 [7]),
        .I5(\empty_86_fu_206_reg[31] [7]),
        .O(\empty_86_fu_206[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[15]_i_1 
       (.CI(\empty_86_fu_206_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[15]_i_1_n_12 ,\empty_86_fu_206_reg[15]_i_1_n_13 ,\empty_86_fu_206_reg[15]_i_1_n_14 ,\empty_86_fu_206_reg[15]_i_1_n_15 ,\empty_86_fu_206_reg[15]_i_1_n_16 ,\empty_86_fu_206_reg[15]_i_1_n_17 ,\empty_86_fu_206_reg[15]_i_1_n_18 ,\empty_86_fu_206_reg[15]_i_1_n_19 }),
        .DI({\empty_86_fu_206[15]_i_2_n_12 ,\empty_86_fu_206[15]_i_3_n_12 ,\empty_86_fu_206[15]_i_4_n_12 ,\empty_86_fu_206[15]_i_5_n_12 ,\empty_86_fu_206[15]_i_6_n_12 ,\empty_86_fu_206[15]_i_7_n_12 ,\empty_86_fu_206[15]_i_8_n_12 ,\empty_86_fu_206[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_86_fu_206[15]_i_10_n_12 ,\empty_86_fu_206[15]_i_11_n_12 ,\empty_86_fu_206[15]_i_12_n_12 ,\empty_86_fu_206[15]_i_13_n_12 ,\empty_86_fu_206[15]_i_14_n_12 ,\empty_86_fu_206[15]_i_15_n_12 ,\empty_86_fu_206[15]_i_16_n_12 ,\empty_86_fu_206[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[23]_i_1 
       (.CI(\empty_86_fu_206_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[23]_i_1_n_12 ,\empty_86_fu_206_reg[23]_i_1_n_13 ,\empty_86_fu_206_reg[23]_i_1_n_14 ,\empty_86_fu_206_reg[23]_i_1_n_15 ,\empty_86_fu_206_reg[23]_i_1_n_16 ,\empty_86_fu_206_reg[23]_i_1_n_17 ,\empty_86_fu_206_reg[23]_i_1_n_18 ,\empty_86_fu_206_reg[23]_i_1_n_19 }),
        .DI({\empty_86_fu_206[23]_i_2_n_12 ,\empty_86_fu_206[23]_i_3_n_12 ,\empty_86_fu_206[23]_i_4_n_12 ,\empty_86_fu_206[23]_i_5_n_12 ,\empty_86_fu_206[23]_i_6_n_12 ,\empty_86_fu_206[23]_i_7_n_12 ,\empty_86_fu_206[23]_i_8_n_12 ,\empty_86_fu_206[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_86_fu_206[23]_i_10_n_12 ,\empty_86_fu_206[23]_i_11_n_12 ,\empty_86_fu_206[23]_i_12_n_12 ,\empty_86_fu_206[23]_i_13_n_12 ,\empty_86_fu_206[23]_i_14_n_12 ,\empty_86_fu_206[23]_i_15_n_12 ,\empty_86_fu_206[23]_i_16_n_12 ,\empty_86_fu_206[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[31]_i_1 
       (.CI(\empty_86_fu_206_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_86_fu_206_reg[31]_i_1_n_13 ,\empty_86_fu_206_reg[31]_i_1_n_14 ,\empty_86_fu_206_reg[31]_i_1_n_15 ,\empty_86_fu_206_reg[31]_i_1_n_16 ,\empty_86_fu_206_reg[31]_i_1_n_17 ,\empty_86_fu_206_reg[31]_i_1_n_18 ,\empty_86_fu_206_reg[31]_i_1_n_19 }),
        .DI({\empty_86_fu_206[31]_i_2_n_12 ,\empty_86_fu_206[31]_i_3_n_12 ,\empty_86_fu_206[31]_i_4_n_12 ,\empty_86_fu_206[31]_i_5_n_12 ,\empty_86_fu_206[31]_i_6_n_12 ,\empty_86_fu_206[31]_i_7_n_12 ,\empty_86_fu_206[31]_i_8_n_12 ,\empty_86_fu_206[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_86_fu_206[31]_i_10_n_12 ,\empty_86_fu_206[31]_i_11_n_12 ,\empty_86_fu_206[31]_i_12_n_12 ,\empty_86_fu_206[31]_i_13_n_12 ,\empty_86_fu_206[31]_i_14_n_12 ,\empty_86_fu_206[31]_i_15_n_12 ,\empty_86_fu_206[31]_i_16_n_12 ,\empty_86_fu_206[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_86_fu_206_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_86_fu_206_reg[7]_i_1_n_12 ,\empty_86_fu_206_reg[7]_i_1_n_13 ,\empty_86_fu_206_reg[7]_i_1_n_14 ,\empty_86_fu_206_reg[7]_i_1_n_15 ,\empty_86_fu_206_reg[7]_i_1_n_16 ,\empty_86_fu_206_reg[7]_i_1_n_17 ,\empty_86_fu_206_reg[7]_i_1_n_18 ,\empty_86_fu_206_reg[7]_i_1_n_19 }),
        .DI({\empty_86_fu_206[7]_i_2_n_12 ,\empty_86_fu_206[7]_i_3_n_12 ,\empty_86_fu_206[7]_i_4_n_12 ,\empty_86_fu_206[7]_i_5_n_12 ,\empty_86_fu_206[7]_i_6_n_12 ,\empty_86_fu_206[7]_i_7_n_12 ,\empty_86_fu_206[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_86_fu_206[7]_i_9_n_12 ,\empty_86_fu_206[7]_i_10_n_12 ,\empty_86_fu_206[7]_i_11_n_12 ,\empty_86_fu_206[7]_i_12_n_12 ,\empty_86_fu_206[7]_i_13_n_12 ,\empty_86_fu_206[7]_i_14_n_12 ,\empty_86_fu_206[7]_i_15_n_12 ,\empty_86_fu_206_reg[7] }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21
   (P,
    \empty_87_fu_210_reg[63] ,
    DI,
    \empty_85_fu_202_reg[32] ,
    D,
    CO,
    O,
    \ap_CS_fsm_reg[17]_rep__1 ,
    \ap_CS_fsm_reg[17]_rep__1_0 ,
    \ap_CS_fsm_reg[17]_rep__1_1 ,
    \ap_CS_fsm_reg[17]_rep__0 ,
    \ap_CS_fsm_reg[17]_rep__0_0 ,
    \ap_CS_fsm_reg[17]_rep__0_1 ,
    \ap_CS_fsm_reg[17]_rep__0_2 ,
    S,
    \empty_87_fu_210_reg[15] ,
    \empty_87_fu_210_reg[23] ,
    \empty_87_fu_210_reg[31] ,
    \empty_87_fu_210_reg[39] ,
    \empty_87_fu_210_reg[47] ,
    \empty_87_fu_210_reg[55] ,
    \L_ACF_load_4_reg_2418_reg[33] ,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q1,
    \empty_87_fu_210_reg[39]_0 ,
    empty_87_fu_210_reg,
    \empty_87_fu_210_reg[63]_0 ,
    \empty_85_fu_202_reg[7] ,
    \empty_85_fu_202_reg[31] ,
    \empty_85_fu_202[39]_i_16 ,
    \empty_85_fu_202_reg[39] ,
    \empty_85_fu_202_reg[39]_0 ,
    \empty_85_fu_202_reg[31]_0 ,
    empty_89_fu_218_reg_31_sp_1,
    empty_89_fu_218_reg,
    empty_89_fu_218_reg_63_sp_1,
    \empty_89_fu_218_reg[63]_0 ,
    \empty_85_fu_202_reg[7]_0 ,
    \empty_85_fu_202_reg[7]_1 ,
    \empty_85_fu_202_reg[7]_2 ,
    \empty_85_fu_202_reg[7]_3 ,
    \empty_85_fu_202_reg[7]_4 ,
    \empty_85_fu_202_reg[7]_5 ,
    \empty_85_fu_202_reg[7]_6 ,
    \empty_85_fu_202_reg[7]_7 ,
    \empty_85_fu_202_reg[15] ,
    \empty_85_fu_202_reg[15]_0 ,
    \empty_85_fu_202_reg[15]_1 ,
    \empty_85_fu_202_reg[15]_2 ,
    \empty_85_fu_202_reg[15]_3 ,
    \empty_85_fu_202_reg[15]_4 ,
    \empty_85_fu_202_reg[15]_5 ,
    \empty_85_fu_202_reg[15]_6 ,
    \empty_85_fu_202_reg[23] ,
    \empty_85_fu_202_reg[23]_0 ,
    \empty_85_fu_202_reg[23]_1 ,
    \empty_85_fu_202_reg[23]_2 ,
    \empty_85_fu_202_reg[23]_3 ,
    \empty_85_fu_202_reg[23]_4 ,
    \empty_85_fu_202_reg[23]_5 ,
    \empty_85_fu_202_reg[23]_6 ,
    \empty_85_fu_202_reg[31]_1 ,
    \empty_85_fu_202_reg[31]_2 ,
    \empty_85_fu_202_reg[31]_3 ,
    \empty_85_fu_202_reg[31]_4 ,
    \empty_85_fu_202_reg[31]_5 ,
    \empty_85_fu_202_reg[31]_6 ,
    \empty_85_fu_202_reg[31]_7 ,
    \empty_85_fu_202_reg[31]_8 );
  output [31:0]P;
  output [7:0]\empty_87_fu_210_reg[63] ;
  output [0:0]DI;
  output \empty_85_fu_202_reg[32] ;
  output [31:0]D;
  output [0:0]CO;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[17]_rep__1 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__1_0 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__1_1 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__0 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__0_0 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__0_1 ;
  output [7:0]\ap_CS_fsm_reg[17]_rep__0_2 ;
  output [7:0]S;
  output [7:0]\empty_87_fu_210_reg[15] ;
  output [7:0]\empty_87_fu_210_reg[23] ;
  output [7:0]\empty_87_fu_210_reg[31] ;
  output [7:0]\empty_87_fu_210_reg[39] ;
  output [7:0]\empty_87_fu_210_reg[47] ;
  output [7:0]\empty_87_fu_210_reg[55] ;
  output [0:0]\L_ACF_load_4_reg_2418_reg[33] ;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [32:0]\empty_87_fu_210_reg[39]_0 ;
  input [63:0]empty_87_fu_210_reg;
  input [63:0]\empty_87_fu_210_reg[63]_0 ;
  input \empty_85_fu_202_reg[7] ;
  input [31:0]\empty_85_fu_202_reg[31] ;
  input [32:0]\empty_85_fu_202[39]_i_16 ;
  input [33:0]\empty_85_fu_202_reg[39] ;
  input [33:0]\empty_85_fu_202_reg[39]_0 ;
  input \empty_85_fu_202_reg[31]_0 ;
  input empty_89_fu_218_reg_31_sp_1;
  input [63:0]empty_89_fu_218_reg;
  input empty_89_fu_218_reg_63_sp_1;
  input [63:0]\empty_89_fu_218_reg[63]_0 ;
  input [0:0]\empty_85_fu_202_reg[7]_0 ;
  input \empty_85_fu_202_reg[7]_1 ;
  input \empty_85_fu_202_reg[7]_2 ;
  input \empty_85_fu_202_reg[7]_3 ;
  input \empty_85_fu_202_reg[7]_4 ;
  input \empty_85_fu_202_reg[7]_5 ;
  input \empty_85_fu_202_reg[7]_6 ;
  input \empty_85_fu_202_reg[7]_7 ;
  input \empty_85_fu_202_reg[15] ;
  input \empty_85_fu_202_reg[15]_0 ;
  input \empty_85_fu_202_reg[15]_1 ;
  input \empty_85_fu_202_reg[15]_2 ;
  input \empty_85_fu_202_reg[15]_3 ;
  input \empty_85_fu_202_reg[15]_4 ;
  input \empty_85_fu_202_reg[15]_5 ;
  input \empty_85_fu_202_reg[15]_6 ;
  input \empty_85_fu_202_reg[23] ;
  input \empty_85_fu_202_reg[23]_0 ;
  input \empty_85_fu_202_reg[23]_1 ;
  input \empty_85_fu_202_reg[23]_2 ;
  input \empty_85_fu_202_reg[23]_3 ;
  input \empty_85_fu_202_reg[23]_4 ;
  input \empty_85_fu_202_reg[23]_5 ;
  input \empty_85_fu_202_reg[23]_6 ;
  input \empty_85_fu_202_reg[31]_1 ;
  input \empty_85_fu_202_reg[31]_2 ;
  input \empty_85_fu_202_reg[31]_3 ;
  input \empty_85_fu_202_reg[31]_4 ;
  input \empty_85_fu_202_reg[31]_5 ;
  input \empty_85_fu_202_reg[31]_6 ;
  input \empty_85_fu_202_reg[31]_7 ;
  input \empty_85_fu_202_reg[31]_8 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]\L_ACF_load_4_reg_2418_reg[33] ;
  wire [7:0]O;
  wire [31:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__0 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__0_0 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__0_1 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__0_2 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__1 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__1_0 ;
  wire [7:0]\ap_CS_fsm_reg[17]_rep__1_1 ;
  wire ap_clk;
  wire \empty_85_fu_202[15]_i_10_n_12 ;
  wire \empty_85_fu_202[15]_i_11_n_12 ;
  wire \empty_85_fu_202[15]_i_12_n_12 ;
  wire \empty_85_fu_202[15]_i_13_n_12 ;
  wire \empty_85_fu_202[15]_i_14_n_12 ;
  wire \empty_85_fu_202[15]_i_15_n_12 ;
  wire \empty_85_fu_202[15]_i_16_n_12 ;
  wire \empty_85_fu_202[15]_i_17_n_12 ;
  wire \empty_85_fu_202[15]_i_2_n_12 ;
  wire \empty_85_fu_202[15]_i_3_n_12 ;
  wire \empty_85_fu_202[15]_i_4_n_12 ;
  wire \empty_85_fu_202[15]_i_5_n_12 ;
  wire \empty_85_fu_202[15]_i_6_n_12 ;
  wire \empty_85_fu_202[15]_i_7_n_12 ;
  wire \empty_85_fu_202[15]_i_8_n_12 ;
  wire \empty_85_fu_202[15]_i_9_n_12 ;
  wire \empty_85_fu_202[23]_i_10_n_12 ;
  wire \empty_85_fu_202[23]_i_11_n_12 ;
  wire \empty_85_fu_202[23]_i_12_n_12 ;
  wire \empty_85_fu_202[23]_i_13_n_12 ;
  wire \empty_85_fu_202[23]_i_14_n_12 ;
  wire \empty_85_fu_202[23]_i_15_n_12 ;
  wire \empty_85_fu_202[23]_i_16_n_12 ;
  wire \empty_85_fu_202[23]_i_17_n_12 ;
  wire \empty_85_fu_202[23]_i_2_n_12 ;
  wire \empty_85_fu_202[23]_i_3_n_12 ;
  wire \empty_85_fu_202[23]_i_4_n_12 ;
  wire \empty_85_fu_202[23]_i_5_n_12 ;
  wire \empty_85_fu_202[23]_i_6_n_12 ;
  wire \empty_85_fu_202[23]_i_7_n_12 ;
  wire \empty_85_fu_202[23]_i_8_n_12 ;
  wire \empty_85_fu_202[23]_i_9_n_12 ;
  wire \empty_85_fu_202[31]_i_10_n_12 ;
  wire \empty_85_fu_202[31]_i_11_n_12 ;
  wire \empty_85_fu_202[31]_i_12_n_12 ;
  wire \empty_85_fu_202[31]_i_13_n_12 ;
  wire \empty_85_fu_202[31]_i_14_n_12 ;
  wire \empty_85_fu_202[31]_i_15_n_12 ;
  wire \empty_85_fu_202[31]_i_16_n_12 ;
  wire \empty_85_fu_202[31]_i_17_n_12 ;
  wire \empty_85_fu_202[31]_i_2_n_12 ;
  wire \empty_85_fu_202[31]_i_3_n_12 ;
  wire \empty_85_fu_202[31]_i_4_n_12 ;
  wire \empty_85_fu_202[31]_i_5_n_12 ;
  wire \empty_85_fu_202[31]_i_6_n_12 ;
  wire \empty_85_fu_202[31]_i_7_n_12 ;
  wire \empty_85_fu_202[31]_i_8_n_12 ;
  wire \empty_85_fu_202[31]_i_9_n_12 ;
  wire [32:0]\empty_85_fu_202[39]_i_16 ;
  wire \empty_85_fu_202[7]_i_10_n_12 ;
  wire \empty_85_fu_202[7]_i_11_n_12 ;
  wire \empty_85_fu_202[7]_i_12_n_12 ;
  wire \empty_85_fu_202[7]_i_13_n_12 ;
  wire \empty_85_fu_202[7]_i_14_n_12 ;
  wire \empty_85_fu_202[7]_i_15_n_12 ;
  wire \empty_85_fu_202[7]_i_2_n_12 ;
  wire \empty_85_fu_202[7]_i_3_n_12 ;
  wire \empty_85_fu_202[7]_i_4_n_12 ;
  wire \empty_85_fu_202[7]_i_5_n_12 ;
  wire \empty_85_fu_202[7]_i_6_n_12 ;
  wire \empty_85_fu_202[7]_i_7_n_12 ;
  wire \empty_85_fu_202[7]_i_8_n_12 ;
  wire \empty_85_fu_202[7]_i_9_n_12 ;
  wire \empty_85_fu_202_reg[15] ;
  wire \empty_85_fu_202_reg[15]_0 ;
  wire \empty_85_fu_202_reg[15]_1 ;
  wire \empty_85_fu_202_reg[15]_2 ;
  wire \empty_85_fu_202_reg[15]_3 ;
  wire \empty_85_fu_202_reg[15]_4 ;
  wire \empty_85_fu_202_reg[15]_5 ;
  wire \empty_85_fu_202_reg[15]_6 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[15]_i_1_n_19 ;
  wire \empty_85_fu_202_reg[23] ;
  wire \empty_85_fu_202_reg[23]_0 ;
  wire \empty_85_fu_202_reg[23]_1 ;
  wire \empty_85_fu_202_reg[23]_2 ;
  wire \empty_85_fu_202_reg[23]_3 ;
  wire \empty_85_fu_202_reg[23]_4 ;
  wire \empty_85_fu_202_reg[23]_5 ;
  wire \empty_85_fu_202_reg[23]_6 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_85_fu_202_reg[31] ;
  wire \empty_85_fu_202_reg[31]_0 ;
  wire \empty_85_fu_202_reg[31]_1 ;
  wire \empty_85_fu_202_reg[31]_2 ;
  wire \empty_85_fu_202_reg[31]_3 ;
  wire \empty_85_fu_202_reg[31]_4 ;
  wire \empty_85_fu_202_reg[31]_5 ;
  wire \empty_85_fu_202_reg[31]_6 ;
  wire \empty_85_fu_202_reg[31]_7 ;
  wire \empty_85_fu_202_reg[31]_8 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[31]_i_1_n_19 ;
  wire \empty_85_fu_202_reg[32] ;
  wire [33:0]\empty_85_fu_202_reg[39] ;
  wire [33:0]\empty_85_fu_202_reg[39]_0 ;
  wire \empty_85_fu_202_reg[7] ;
  wire [0:0]\empty_85_fu_202_reg[7]_0 ;
  wire \empty_85_fu_202_reg[7]_1 ;
  wire \empty_85_fu_202_reg[7]_2 ;
  wire \empty_85_fu_202_reg[7]_3 ;
  wire \empty_85_fu_202_reg[7]_4 ;
  wire \empty_85_fu_202_reg[7]_5 ;
  wire \empty_85_fu_202_reg[7]_6 ;
  wire \empty_85_fu_202_reg[7]_7 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_12 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_13 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_14 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_15 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_16 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_17 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_18 ;
  wire \empty_85_fu_202_reg[7]_i_1_n_19 ;
  wire [63:0]empty_87_fu_210_reg;
  wire [7:0]\empty_87_fu_210_reg[15] ;
  wire [7:0]\empty_87_fu_210_reg[23] ;
  wire [7:0]\empty_87_fu_210_reg[31] ;
  wire [7:0]\empty_87_fu_210_reg[39] ;
  wire [32:0]\empty_87_fu_210_reg[39]_0 ;
  wire [7:0]\empty_87_fu_210_reg[47] ;
  wire [7:0]\empty_87_fu_210_reg[55] ;
  wire [7:0]\empty_87_fu_210_reg[63] ;
  wire [63:0]\empty_87_fu_210_reg[63]_0 ;
  wire \empty_89_fu_218[0]_i_10_n_12 ;
  wire \empty_89_fu_218[0]_i_11_n_12 ;
  wire \empty_89_fu_218[0]_i_12_n_12 ;
  wire \empty_89_fu_218[0]_i_13_n_12 ;
  wire \empty_89_fu_218[0]_i_14_n_12 ;
  wire \empty_89_fu_218[0]_i_15_n_12 ;
  wire \empty_89_fu_218[0]_i_16_n_12 ;
  wire \empty_89_fu_218[0]_i_17_n_12 ;
  wire \empty_89_fu_218[0]_i_2_n_12 ;
  wire \empty_89_fu_218[0]_i_3_n_12 ;
  wire \empty_89_fu_218[0]_i_4_n_12 ;
  wire \empty_89_fu_218[0]_i_5_n_12 ;
  wire \empty_89_fu_218[0]_i_6_n_12 ;
  wire \empty_89_fu_218[0]_i_7_n_12 ;
  wire \empty_89_fu_218[0]_i_8_n_12 ;
  wire \empty_89_fu_218[0]_i_9_n_12 ;
  wire \empty_89_fu_218[16]_i_10_n_12 ;
  wire \empty_89_fu_218[16]_i_11_n_12 ;
  wire \empty_89_fu_218[16]_i_12_n_12 ;
  wire \empty_89_fu_218[16]_i_13_n_12 ;
  wire \empty_89_fu_218[16]_i_14_n_12 ;
  wire \empty_89_fu_218[16]_i_15_n_12 ;
  wire \empty_89_fu_218[16]_i_16_n_12 ;
  wire \empty_89_fu_218[16]_i_17_n_12 ;
  wire \empty_89_fu_218[16]_i_2_n_12 ;
  wire \empty_89_fu_218[16]_i_3_n_12 ;
  wire \empty_89_fu_218[16]_i_4_n_12 ;
  wire \empty_89_fu_218[16]_i_5_n_12 ;
  wire \empty_89_fu_218[16]_i_6_n_12 ;
  wire \empty_89_fu_218[16]_i_7_n_12 ;
  wire \empty_89_fu_218[16]_i_8_n_12 ;
  wire \empty_89_fu_218[16]_i_9_n_12 ;
  wire \empty_89_fu_218[24]_i_10_n_12 ;
  wire \empty_89_fu_218[24]_i_11_n_12 ;
  wire \empty_89_fu_218[24]_i_12_n_12 ;
  wire \empty_89_fu_218[24]_i_13_n_12 ;
  wire \empty_89_fu_218[24]_i_14_n_12 ;
  wire \empty_89_fu_218[24]_i_15_n_12 ;
  wire \empty_89_fu_218[24]_i_16_n_12 ;
  wire \empty_89_fu_218[24]_i_17_n_12 ;
  wire \empty_89_fu_218[24]_i_2_n_12 ;
  wire \empty_89_fu_218[24]_i_3_n_12 ;
  wire \empty_89_fu_218[24]_i_4_n_12 ;
  wire \empty_89_fu_218[24]_i_5_n_12 ;
  wire \empty_89_fu_218[24]_i_6_n_12 ;
  wire \empty_89_fu_218[24]_i_7_n_12 ;
  wire \empty_89_fu_218[24]_i_8_n_12 ;
  wire \empty_89_fu_218[24]_i_9_n_12 ;
  wire \empty_89_fu_218[32]_i_10_n_12 ;
  wire \empty_89_fu_218[32]_i_11_n_12 ;
  wire \empty_89_fu_218[32]_i_12_n_12 ;
  wire \empty_89_fu_218[32]_i_13_n_12 ;
  wire \empty_89_fu_218[32]_i_14_n_12 ;
  wire \empty_89_fu_218[32]_i_15_n_12 ;
  wire \empty_89_fu_218[32]_i_16_n_12 ;
  wire \empty_89_fu_218[32]_i_17_n_12 ;
  wire \empty_89_fu_218[32]_i_2_n_12 ;
  wire \empty_89_fu_218[32]_i_3_n_12 ;
  wire \empty_89_fu_218[32]_i_4_n_12 ;
  wire \empty_89_fu_218[32]_i_5_n_12 ;
  wire \empty_89_fu_218[32]_i_6_n_12 ;
  wire \empty_89_fu_218[32]_i_7_n_12 ;
  wire \empty_89_fu_218[32]_i_8_n_12 ;
  wire \empty_89_fu_218[32]_i_9_n_12 ;
  wire \empty_89_fu_218[40]_i_10_n_12 ;
  wire \empty_89_fu_218[40]_i_11_n_12 ;
  wire \empty_89_fu_218[40]_i_12_n_12 ;
  wire \empty_89_fu_218[40]_i_13_n_12 ;
  wire \empty_89_fu_218[40]_i_14_n_12 ;
  wire \empty_89_fu_218[40]_i_15_n_12 ;
  wire \empty_89_fu_218[40]_i_16_n_12 ;
  wire \empty_89_fu_218[40]_i_17_n_12 ;
  wire \empty_89_fu_218[40]_i_2_n_12 ;
  wire \empty_89_fu_218[40]_i_3_n_12 ;
  wire \empty_89_fu_218[40]_i_4_n_12 ;
  wire \empty_89_fu_218[40]_i_5_n_12 ;
  wire \empty_89_fu_218[40]_i_6_n_12 ;
  wire \empty_89_fu_218[40]_i_7_n_12 ;
  wire \empty_89_fu_218[40]_i_8_n_12 ;
  wire \empty_89_fu_218[40]_i_9_n_12 ;
  wire \empty_89_fu_218[48]_i_10_n_12 ;
  wire \empty_89_fu_218[48]_i_11_n_12 ;
  wire \empty_89_fu_218[48]_i_12_n_12 ;
  wire \empty_89_fu_218[48]_i_13_n_12 ;
  wire \empty_89_fu_218[48]_i_14_n_12 ;
  wire \empty_89_fu_218[48]_i_15_n_12 ;
  wire \empty_89_fu_218[48]_i_16_n_12 ;
  wire \empty_89_fu_218[48]_i_17_n_12 ;
  wire \empty_89_fu_218[48]_i_2_n_12 ;
  wire \empty_89_fu_218[48]_i_3_n_12 ;
  wire \empty_89_fu_218[48]_i_4_n_12 ;
  wire \empty_89_fu_218[48]_i_5_n_12 ;
  wire \empty_89_fu_218[48]_i_6_n_12 ;
  wire \empty_89_fu_218[48]_i_7_n_12 ;
  wire \empty_89_fu_218[48]_i_8_n_12 ;
  wire \empty_89_fu_218[48]_i_9_n_12 ;
  wire \empty_89_fu_218[56]_i_10_n_12 ;
  wire \empty_89_fu_218[56]_i_11_n_12 ;
  wire \empty_89_fu_218[56]_i_12_n_12 ;
  wire \empty_89_fu_218[56]_i_13_n_12 ;
  wire \empty_89_fu_218[56]_i_14_n_12 ;
  wire \empty_89_fu_218[56]_i_15_n_12 ;
  wire \empty_89_fu_218[56]_i_16_n_12 ;
  wire \empty_89_fu_218[56]_i_2_n_12 ;
  wire \empty_89_fu_218[56]_i_3_n_12 ;
  wire \empty_89_fu_218[56]_i_4_n_12 ;
  wire \empty_89_fu_218[56]_i_5_n_12 ;
  wire \empty_89_fu_218[56]_i_6_n_12 ;
  wire \empty_89_fu_218[56]_i_7_n_12 ;
  wire \empty_89_fu_218[56]_i_8_n_12 ;
  wire \empty_89_fu_218[56]_i_9_n_12 ;
  wire \empty_89_fu_218[8]_i_10_n_12 ;
  wire \empty_89_fu_218[8]_i_11_n_12 ;
  wire \empty_89_fu_218[8]_i_12_n_12 ;
  wire \empty_89_fu_218[8]_i_13_n_12 ;
  wire \empty_89_fu_218[8]_i_14_n_12 ;
  wire \empty_89_fu_218[8]_i_15_n_12 ;
  wire \empty_89_fu_218[8]_i_16_n_12 ;
  wire \empty_89_fu_218[8]_i_17_n_12 ;
  wire \empty_89_fu_218[8]_i_2_n_12 ;
  wire \empty_89_fu_218[8]_i_3_n_12 ;
  wire \empty_89_fu_218[8]_i_4_n_12 ;
  wire \empty_89_fu_218[8]_i_5_n_12 ;
  wire \empty_89_fu_218[8]_i_6_n_12 ;
  wire \empty_89_fu_218[8]_i_7_n_12 ;
  wire \empty_89_fu_218[8]_i_8_n_12 ;
  wire \empty_89_fu_218[8]_i_9_n_12 ;
  wire [63:0]empty_89_fu_218_reg;
  wire \empty_89_fu_218_reg[0]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[0]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[16]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[24]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[32]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[40]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[48]_i_1_n_19 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[56]_i_1_n_19 ;
  wire [63:0]\empty_89_fu_218_reg[63]_0 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_12 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_13 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_14 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_15 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_16 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_17 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_18 ;
  wire \empty_89_fu_218_reg[8]_i_1_n_19 ;
  wire empty_89_fu_218_reg_31_sn_1;
  wire empty_89_fu_218_reg_63_sn_1;
  wire [15:0]indata_q1;
  wire [7:7]\NLW_empty_89_fu_218_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  assign empty_89_fu_218_reg_31_sn_1 = empty_89_fu_218_reg_31_sp_1;
  assign empty_89_fu_218_reg_63_sn_1 = empty_89_fu_218_reg_63_sp_1;
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_10 
       (.I0(\empty_85_fu_202[15]_i_2_n_12 ),
        .I1(P[15]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [15]),
        .I4(\empty_85_fu_202_reg[15]_6 ),
        .I5(\empty_85_fu_202_reg[31] [15]),
        .O(\empty_85_fu_202[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_11 
       (.I0(\empty_85_fu_202[15]_i_3_n_12 ),
        .I1(P[14]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [14]),
        .I4(\empty_85_fu_202_reg[15]_5 ),
        .I5(\empty_85_fu_202_reg[31] [14]),
        .O(\empty_85_fu_202[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_12 
       (.I0(\empty_85_fu_202[15]_i_4_n_12 ),
        .I1(P[13]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [13]),
        .I4(\empty_85_fu_202_reg[15]_4 ),
        .I5(\empty_85_fu_202_reg[31] [13]),
        .O(\empty_85_fu_202[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_13 
       (.I0(\empty_85_fu_202[15]_i_5_n_12 ),
        .I1(P[12]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [12]),
        .I4(\empty_85_fu_202_reg[15]_3 ),
        .I5(\empty_85_fu_202_reg[31] [12]),
        .O(\empty_85_fu_202[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_14 
       (.I0(\empty_85_fu_202[15]_i_6_n_12 ),
        .I1(P[11]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [11]),
        .I4(\empty_85_fu_202_reg[15]_2 ),
        .I5(\empty_85_fu_202_reg[31] [11]),
        .O(\empty_85_fu_202[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_15 
       (.I0(\empty_85_fu_202[15]_i_7_n_12 ),
        .I1(P[10]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [10]),
        .I4(\empty_85_fu_202_reg[15]_1 ),
        .I5(\empty_85_fu_202_reg[31] [10]),
        .O(\empty_85_fu_202[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_16 
       (.I0(\empty_85_fu_202[15]_i_8_n_12 ),
        .I1(P[9]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [9]),
        .I4(\empty_85_fu_202_reg[15]_0 ),
        .I5(\empty_85_fu_202_reg[31] [9]),
        .O(\empty_85_fu_202[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[15]_i_17 
       (.I0(\empty_85_fu_202[15]_i_9_n_12 ),
        .I1(P[8]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [8]),
        .I4(\empty_85_fu_202_reg[15] ),
        .I5(\empty_85_fu_202_reg[31] [8]),
        .O(\empty_85_fu_202[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_2 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [14]),
        .I2(P[14]),
        .I3(\empty_85_fu_202[39]_i_16 [14]),
        .I4(\empty_85_fu_202_reg[39] [14]),
        .I5(\empty_85_fu_202_reg[39]_0 [14]),
        .O(\empty_85_fu_202[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_3 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [13]),
        .I2(P[13]),
        .I3(\empty_85_fu_202[39]_i_16 [13]),
        .I4(\empty_85_fu_202_reg[39] [13]),
        .I5(\empty_85_fu_202_reg[39]_0 [13]),
        .O(\empty_85_fu_202[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_4 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [12]),
        .I2(P[12]),
        .I3(\empty_85_fu_202[39]_i_16 [12]),
        .I4(\empty_85_fu_202_reg[39] [12]),
        .I5(\empty_85_fu_202_reg[39]_0 [12]),
        .O(\empty_85_fu_202[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_5 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [11]),
        .I2(P[11]),
        .I3(\empty_85_fu_202[39]_i_16 [11]),
        .I4(\empty_85_fu_202_reg[39] [11]),
        .I5(\empty_85_fu_202_reg[39]_0 [11]),
        .O(\empty_85_fu_202[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_6 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [10]),
        .I2(P[10]),
        .I3(\empty_85_fu_202[39]_i_16 [10]),
        .I4(\empty_85_fu_202_reg[39] [10]),
        .I5(\empty_85_fu_202_reg[39]_0 [10]),
        .O(\empty_85_fu_202[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_7 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [9]),
        .I2(P[9]),
        .I3(\empty_85_fu_202[39]_i_16 [9]),
        .I4(\empty_85_fu_202_reg[39] [9]),
        .I5(\empty_85_fu_202_reg[39]_0 [9]),
        .O(\empty_85_fu_202[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_8 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [8]),
        .I2(P[8]),
        .I3(\empty_85_fu_202[39]_i_16 [8]),
        .I4(\empty_85_fu_202_reg[39] [8]),
        .I5(\empty_85_fu_202_reg[39]_0 [8]),
        .O(\empty_85_fu_202[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[15]_i_9 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [7]),
        .I2(P[7]),
        .I3(\empty_85_fu_202[39]_i_16 [7]),
        .I4(\empty_85_fu_202_reg[39] [7]),
        .I5(\empty_85_fu_202_reg[39]_0 [7]),
        .O(\empty_85_fu_202[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_10 
       (.I0(\empty_85_fu_202[23]_i_2_n_12 ),
        .I1(P[23]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [23]),
        .I4(\empty_85_fu_202_reg[23]_6 ),
        .I5(\empty_85_fu_202_reg[31] [23]),
        .O(\empty_85_fu_202[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_11 
       (.I0(\empty_85_fu_202[23]_i_3_n_12 ),
        .I1(P[22]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [22]),
        .I4(\empty_85_fu_202_reg[23]_5 ),
        .I5(\empty_85_fu_202_reg[31] [22]),
        .O(\empty_85_fu_202[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_12 
       (.I0(\empty_85_fu_202[23]_i_4_n_12 ),
        .I1(P[21]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [21]),
        .I4(\empty_85_fu_202_reg[23]_4 ),
        .I5(\empty_85_fu_202_reg[31] [21]),
        .O(\empty_85_fu_202[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_13 
       (.I0(\empty_85_fu_202[23]_i_5_n_12 ),
        .I1(P[20]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [20]),
        .I4(\empty_85_fu_202_reg[23]_3 ),
        .I5(\empty_85_fu_202_reg[31] [20]),
        .O(\empty_85_fu_202[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_14 
       (.I0(\empty_85_fu_202[23]_i_6_n_12 ),
        .I1(P[19]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [19]),
        .I4(\empty_85_fu_202_reg[23]_2 ),
        .I5(\empty_85_fu_202_reg[31] [19]),
        .O(\empty_85_fu_202[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_15 
       (.I0(\empty_85_fu_202[23]_i_7_n_12 ),
        .I1(P[18]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [18]),
        .I4(\empty_85_fu_202_reg[23]_1 ),
        .I5(\empty_85_fu_202_reg[31] [18]),
        .O(\empty_85_fu_202[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_16 
       (.I0(\empty_85_fu_202[23]_i_8_n_12 ),
        .I1(P[17]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [17]),
        .I4(\empty_85_fu_202_reg[23]_0 ),
        .I5(\empty_85_fu_202_reg[31] [17]),
        .O(\empty_85_fu_202[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[23]_i_17 
       (.I0(\empty_85_fu_202[23]_i_9_n_12 ),
        .I1(P[16]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [16]),
        .I4(\empty_85_fu_202_reg[23] ),
        .I5(\empty_85_fu_202_reg[31] [16]),
        .O(\empty_85_fu_202[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_2 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [22]),
        .I2(P[22]),
        .I3(\empty_85_fu_202[39]_i_16 [22]),
        .I4(\empty_85_fu_202_reg[39] [22]),
        .I5(\empty_85_fu_202_reg[39]_0 [22]),
        .O(\empty_85_fu_202[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_3 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [21]),
        .I2(P[21]),
        .I3(\empty_85_fu_202[39]_i_16 [21]),
        .I4(\empty_85_fu_202_reg[39] [21]),
        .I5(\empty_85_fu_202_reg[39]_0 [21]),
        .O(\empty_85_fu_202[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_4 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [20]),
        .I2(P[20]),
        .I3(\empty_85_fu_202[39]_i_16 [20]),
        .I4(\empty_85_fu_202_reg[39] [20]),
        .I5(\empty_85_fu_202_reg[39]_0 [20]),
        .O(\empty_85_fu_202[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_5 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [19]),
        .I2(P[19]),
        .I3(\empty_85_fu_202[39]_i_16 [19]),
        .I4(\empty_85_fu_202_reg[39] [19]),
        .I5(\empty_85_fu_202_reg[39]_0 [19]),
        .O(\empty_85_fu_202[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_6 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [18]),
        .I2(P[18]),
        .I3(\empty_85_fu_202[39]_i_16 [18]),
        .I4(\empty_85_fu_202_reg[39] [18]),
        .I5(\empty_85_fu_202_reg[39]_0 [18]),
        .O(\empty_85_fu_202[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_7 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [17]),
        .I2(P[17]),
        .I3(\empty_85_fu_202[39]_i_16 [17]),
        .I4(\empty_85_fu_202_reg[39] [17]),
        .I5(\empty_85_fu_202_reg[39]_0 [17]),
        .O(\empty_85_fu_202[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_8 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [16]),
        .I2(P[16]),
        .I3(\empty_85_fu_202[39]_i_16 [16]),
        .I4(\empty_85_fu_202_reg[39] [16]),
        .I5(\empty_85_fu_202_reg[39]_0 [16]),
        .O(\empty_85_fu_202[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[23]_i_9 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [15]),
        .I2(P[15]),
        .I3(\empty_85_fu_202[39]_i_16 [15]),
        .I4(\empty_85_fu_202_reg[39] [15]),
        .I5(\empty_85_fu_202_reg[39]_0 [15]),
        .O(\empty_85_fu_202[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_10 
       (.I0(\empty_85_fu_202[31]_i_2_n_12 ),
        .I1(P[31]),
        .I2(\empty_85_fu_202_reg[31]_0 ),
        .I3(\empty_85_fu_202[39]_i_16 [31]),
        .I4(\empty_85_fu_202_reg[31]_8 ),
        .I5(\empty_85_fu_202_reg[31] [31]),
        .O(\empty_85_fu_202[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_11 
       (.I0(\empty_85_fu_202[31]_i_3_n_12 ),
        .I1(P[30]),
        .I2(\empty_85_fu_202_reg[31]_0 ),
        .I3(\empty_85_fu_202[39]_i_16 [30]),
        .I4(\empty_85_fu_202_reg[31]_7 ),
        .I5(\empty_85_fu_202_reg[31] [30]),
        .O(\empty_85_fu_202[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_12 
       (.I0(\empty_85_fu_202[31]_i_4_n_12 ),
        .I1(P[29]),
        .I2(\empty_85_fu_202_reg[31]_0 ),
        .I3(\empty_85_fu_202[39]_i_16 [29]),
        .I4(\empty_85_fu_202_reg[31]_6 ),
        .I5(\empty_85_fu_202_reg[31] [29]),
        .O(\empty_85_fu_202[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_13 
       (.I0(\empty_85_fu_202[31]_i_5_n_12 ),
        .I1(P[28]),
        .I2(\empty_85_fu_202_reg[31]_0 ),
        .I3(\empty_85_fu_202[39]_i_16 [28]),
        .I4(\empty_85_fu_202_reg[31]_5 ),
        .I5(\empty_85_fu_202_reg[31] [28]),
        .O(\empty_85_fu_202[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_14 
       (.I0(\empty_85_fu_202[31]_i_6_n_12 ),
        .I1(P[27]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [27]),
        .I4(\empty_85_fu_202_reg[31]_4 ),
        .I5(\empty_85_fu_202_reg[31] [27]),
        .O(\empty_85_fu_202[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_15 
       (.I0(\empty_85_fu_202[31]_i_7_n_12 ),
        .I1(P[26]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [26]),
        .I4(\empty_85_fu_202_reg[31]_3 ),
        .I5(\empty_85_fu_202_reg[31] [26]),
        .O(\empty_85_fu_202[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_16 
       (.I0(\empty_85_fu_202[31]_i_8_n_12 ),
        .I1(P[25]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [25]),
        .I4(\empty_85_fu_202_reg[31]_2 ),
        .I5(\empty_85_fu_202_reg[31] [25]),
        .O(\empty_85_fu_202[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[31]_i_17 
       (.I0(\empty_85_fu_202[31]_i_9_n_12 ),
        .I1(P[24]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [24]),
        .I4(\empty_85_fu_202_reg[31]_1 ),
        .I5(\empty_85_fu_202_reg[31] [24]),
        .O(\empty_85_fu_202[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_2 
       (.I0(\empty_85_fu_202_reg[31]_0 ),
        .I1(\empty_85_fu_202_reg[31] [30]),
        .I2(P[30]),
        .I3(\empty_85_fu_202[39]_i_16 [30]),
        .I4(\empty_85_fu_202_reg[39] [30]),
        .I5(\empty_85_fu_202_reg[39]_0 [30]),
        .O(\empty_85_fu_202[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_3 
       (.I0(\empty_85_fu_202_reg[31]_0 ),
        .I1(\empty_85_fu_202_reg[31] [29]),
        .I2(P[29]),
        .I3(\empty_85_fu_202[39]_i_16 [29]),
        .I4(\empty_85_fu_202_reg[39] [29]),
        .I5(\empty_85_fu_202_reg[39]_0 [29]),
        .O(\empty_85_fu_202[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_4 
       (.I0(\empty_85_fu_202_reg[31]_0 ),
        .I1(\empty_85_fu_202_reg[31] [28]),
        .I2(P[28]),
        .I3(\empty_85_fu_202[39]_i_16 [28]),
        .I4(\empty_85_fu_202_reg[39] [28]),
        .I5(\empty_85_fu_202_reg[39]_0 [28]),
        .O(\empty_85_fu_202[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_5 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [27]),
        .I2(P[27]),
        .I3(\empty_85_fu_202[39]_i_16 [27]),
        .I4(\empty_85_fu_202_reg[39] [27]),
        .I5(\empty_85_fu_202_reg[39]_0 [27]),
        .O(\empty_85_fu_202[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_6 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [26]),
        .I2(P[26]),
        .I3(\empty_85_fu_202[39]_i_16 [26]),
        .I4(\empty_85_fu_202_reg[39] [26]),
        .I5(\empty_85_fu_202_reg[39]_0 [26]),
        .O(\empty_85_fu_202[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_7 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [25]),
        .I2(P[25]),
        .I3(\empty_85_fu_202[39]_i_16 [25]),
        .I4(\empty_85_fu_202_reg[39] [25]),
        .I5(\empty_85_fu_202_reg[39]_0 [25]),
        .O(\empty_85_fu_202[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_8 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [24]),
        .I2(P[24]),
        .I3(\empty_85_fu_202[39]_i_16 [24]),
        .I4(\empty_85_fu_202_reg[39] [24]),
        .I5(\empty_85_fu_202_reg[39]_0 [24]),
        .O(\empty_85_fu_202[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[31]_i_9 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [23]),
        .I2(P[23]),
        .I3(\empty_85_fu_202[39]_i_16 [23]),
        .I4(\empty_85_fu_202_reg[39] [23]),
        .I5(\empty_85_fu_202_reg[39]_0 [23]),
        .O(\empty_85_fu_202[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \empty_85_fu_202[39]_i_15 
       (.I0(\empty_85_fu_202_reg[39]_0 [32]),
        .I1(\empty_85_fu_202_reg[39] [32]),
        .I2(\empty_85_fu_202_reg[32] ),
        .I3(\empty_85_fu_202_reg[39] [33]),
        .I4(\empty_85_fu_202_reg[31]_0 ),
        .I5(\empty_85_fu_202_reg[39]_0 [33]),
        .O(\L_ACF_load_4_reg_2418_reg[33] ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \empty_85_fu_202[39]_i_18 
       (.I0(\empty_85_fu_202_reg[39] [31]),
        .I1(\empty_85_fu_202_reg[39]_0 [31]),
        .I2(P[31]),
        .I3(\empty_85_fu_202_reg[31]_0 ),
        .I4(\empty_85_fu_202[39]_i_16 [32]),
        .O(\empty_85_fu_202_reg[32] ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \empty_85_fu_202[39]_i_7 
       (.I0(\empty_85_fu_202_reg[32] ),
        .I1(\empty_85_fu_202_reg[39] [32]),
        .I2(\empty_85_fu_202_reg[31]_0 ),
        .I3(\empty_85_fu_202_reg[39]_0 [32]),
        .O(DI));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_10 
       (.I0(\empty_85_fu_202[7]_i_3_n_12 ),
        .I1(P[6]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [6]),
        .I4(\empty_85_fu_202_reg[7]_6 ),
        .I5(\empty_85_fu_202_reg[31] [6]),
        .O(\empty_85_fu_202[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_11 
       (.I0(\empty_85_fu_202[7]_i_4_n_12 ),
        .I1(P[5]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [5]),
        .I4(\empty_85_fu_202_reg[7]_5 ),
        .I5(\empty_85_fu_202_reg[31] [5]),
        .O(\empty_85_fu_202[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_12 
       (.I0(\empty_85_fu_202[7]_i_5_n_12 ),
        .I1(P[4]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [4]),
        .I4(\empty_85_fu_202_reg[7]_4 ),
        .I5(\empty_85_fu_202_reg[31] [4]),
        .O(\empty_85_fu_202[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_13 
       (.I0(\empty_85_fu_202[7]_i_6_n_12 ),
        .I1(P[3]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [3]),
        .I4(\empty_85_fu_202_reg[7]_3 ),
        .I5(\empty_85_fu_202_reg[31] [3]),
        .O(\empty_85_fu_202[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_14 
       (.I0(\empty_85_fu_202[7]_i_7_n_12 ),
        .I1(P[2]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [2]),
        .I4(\empty_85_fu_202_reg[7]_2 ),
        .I5(\empty_85_fu_202_reg[31] [2]),
        .O(\empty_85_fu_202[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_15 
       (.I0(\empty_85_fu_202[7]_i_8_n_12 ),
        .I1(P[1]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [1]),
        .I4(\empty_85_fu_202_reg[7]_1 ),
        .I5(\empty_85_fu_202_reg[31] [1]),
        .O(\empty_85_fu_202[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_2 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [6]),
        .I2(P[6]),
        .I3(\empty_85_fu_202[39]_i_16 [6]),
        .I4(\empty_85_fu_202_reg[39] [6]),
        .I5(\empty_85_fu_202_reg[39]_0 [6]),
        .O(\empty_85_fu_202[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_3 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [5]),
        .I2(P[5]),
        .I3(\empty_85_fu_202[39]_i_16 [5]),
        .I4(\empty_85_fu_202_reg[39] [5]),
        .I5(\empty_85_fu_202_reg[39]_0 [5]),
        .O(\empty_85_fu_202[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_4 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [4]),
        .I2(P[4]),
        .I3(\empty_85_fu_202[39]_i_16 [4]),
        .I4(\empty_85_fu_202_reg[39] [4]),
        .I5(\empty_85_fu_202_reg[39]_0 [4]),
        .O(\empty_85_fu_202[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_5 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [3]),
        .I2(P[3]),
        .I3(\empty_85_fu_202[39]_i_16 [3]),
        .I4(\empty_85_fu_202_reg[39] [3]),
        .I5(\empty_85_fu_202_reg[39]_0 [3]),
        .O(\empty_85_fu_202[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_6 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [2]),
        .I2(P[2]),
        .I3(\empty_85_fu_202[39]_i_16 [2]),
        .I4(\empty_85_fu_202_reg[39] [2]),
        .I5(\empty_85_fu_202_reg[39]_0 [2]),
        .O(\empty_85_fu_202[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_7 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [1]),
        .I2(P[1]),
        .I3(\empty_85_fu_202[39]_i_16 [1]),
        .I4(\empty_85_fu_202_reg[39] [1]),
        .I5(\empty_85_fu_202_reg[39]_0 [1]),
        .O(\empty_85_fu_202[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAD8AA88D8508800)) 
    \empty_85_fu_202[7]_i_8 
       (.I0(\empty_85_fu_202_reg[7] ),
        .I1(\empty_85_fu_202_reg[31] [0]),
        .I2(P[0]),
        .I3(\empty_85_fu_202[39]_i_16 [0]),
        .I4(\empty_85_fu_202_reg[39] [0]),
        .I5(\empty_85_fu_202_reg[39]_0 [0]),
        .O(\empty_85_fu_202[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h59A9A656A95956A6)) 
    \empty_85_fu_202[7]_i_9 
       (.I0(\empty_85_fu_202[7]_i_2_n_12 ),
        .I1(P[7]),
        .I2(\empty_85_fu_202_reg[7] ),
        .I3(\empty_85_fu_202[39]_i_16 [7]),
        .I4(\empty_85_fu_202_reg[7]_7 ),
        .I5(\empty_85_fu_202_reg[31] [7]),
        .O(\empty_85_fu_202[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[15]_i_1 
       (.CI(\empty_85_fu_202_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[15]_i_1_n_12 ,\empty_85_fu_202_reg[15]_i_1_n_13 ,\empty_85_fu_202_reg[15]_i_1_n_14 ,\empty_85_fu_202_reg[15]_i_1_n_15 ,\empty_85_fu_202_reg[15]_i_1_n_16 ,\empty_85_fu_202_reg[15]_i_1_n_17 ,\empty_85_fu_202_reg[15]_i_1_n_18 ,\empty_85_fu_202_reg[15]_i_1_n_19 }),
        .DI({\empty_85_fu_202[15]_i_2_n_12 ,\empty_85_fu_202[15]_i_3_n_12 ,\empty_85_fu_202[15]_i_4_n_12 ,\empty_85_fu_202[15]_i_5_n_12 ,\empty_85_fu_202[15]_i_6_n_12 ,\empty_85_fu_202[15]_i_7_n_12 ,\empty_85_fu_202[15]_i_8_n_12 ,\empty_85_fu_202[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_85_fu_202[15]_i_10_n_12 ,\empty_85_fu_202[15]_i_11_n_12 ,\empty_85_fu_202[15]_i_12_n_12 ,\empty_85_fu_202[15]_i_13_n_12 ,\empty_85_fu_202[15]_i_14_n_12 ,\empty_85_fu_202[15]_i_15_n_12 ,\empty_85_fu_202[15]_i_16_n_12 ,\empty_85_fu_202[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[23]_i_1 
       (.CI(\empty_85_fu_202_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[23]_i_1_n_12 ,\empty_85_fu_202_reg[23]_i_1_n_13 ,\empty_85_fu_202_reg[23]_i_1_n_14 ,\empty_85_fu_202_reg[23]_i_1_n_15 ,\empty_85_fu_202_reg[23]_i_1_n_16 ,\empty_85_fu_202_reg[23]_i_1_n_17 ,\empty_85_fu_202_reg[23]_i_1_n_18 ,\empty_85_fu_202_reg[23]_i_1_n_19 }),
        .DI({\empty_85_fu_202[23]_i_2_n_12 ,\empty_85_fu_202[23]_i_3_n_12 ,\empty_85_fu_202[23]_i_4_n_12 ,\empty_85_fu_202[23]_i_5_n_12 ,\empty_85_fu_202[23]_i_6_n_12 ,\empty_85_fu_202[23]_i_7_n_12 ,\empty_85_fu_202[23]_i_8_n_12 ,\empty_85_fu_202[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_85_fu_202[23]_i_10_n_12 ,\empty_85_fu_202[23]_i_11_n_12 ,\empty_85_fu_202[23]_i_12_n_12 ,\empty_85_fu_202[23]_i_13_n_12 ,\empty_85_fu_202[23]_i_14_n_12 ,\empty_85_fu_202[23]_i_15_n_12 ,\empty_85_fu_202[23]_i_16_n_12 ,\empty_85_fu_202[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[31]_i_1 
       (.CI(\empty_85_fu_202_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_85_fu_202_reg[31]_i_1_n_13 ,\empty_85_fu_202_reg[31]_i_1_n_14 ,\empty_85_fu_202_reg[31]_i_1_n_15 ,\empty_85_fu_202_reg[31]_i_1_n_16 ,\empty_85_fu_202_reg[31]_i_1_n_17 ,\empty_85_fu_202_reg[31]_i_1_n_18 ,\empty_85_fu_202_reg[31]_i_1_n_19 }),
        .DI({\empty_85_fu_202[31]_i_2_n_12 ,\empty_85_fu_202[31]_i_3_n_12 ,\empty_85_fu_202[31]_i_4_n_12 ,\empty_85_fu_202[31]_i_5_n_12 ,\empty_85_fu_202[31]_i_6_n_12 ,\empty_85_fu_202[31]_i_7_n_12 ,\empty_85_fu_202[31]_i_8_n_12 ,\empty_85_fu_202[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_85_fu_202[31]_i_10_n_12 ,\empty_85_fu_202[31]_i_11_n_12 ,\empty_85_fu_202[31]_i_12_n_12 ,\empty_85_fu_202[31]_i_13_n_12 ,\empty_85_fu_202[31]_i_14_n_12 ,\empty_85_fu_202[31]_i_15_n_12 ,\empty_85_fu_202[31]_i_16_n_12 ,\empty_85_fu_202[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_85_fu_202_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_85_fu_202_reg[7]_i_1_n_12 ,\empty_85_fu_202_reg[7]_i_1_n_13 ,\empty_85_fu_202_reg[7]_i_1_n_14 ,\empty_85_fu_202_reg[7]_i_1_n_15 ,\empty_85_fu_202_reg[7]_i_1_n_16 ,\empty_85_fu_202_reg[7]_i_1_n_17 ,\empty_85_fu_202_reg[7]_i_1_n_18 ,\empty_85_fu_202_reg[7]_i_1_n_19 }),
        .DI({\empty_85_fu_202[7]_i_2_n_12 ,\empty_85_fu_202[7]_i_3_n_12 ,\empty_85_fu_202[7]_i_4_n_12 ,\empty_85_fu_202[7]_i_5_n_12 ,\empty_85_fu_202[7]_i_6_n_12 ,\empty_85_fu_202[7]_i_7_n_12 ,\empty_85_fu_202[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_85_fu_202[7]_i_9_n_12 ,\empty_85_fu_202[7]_i_10_n_12 ,\empty_85_fu_202[7]_i_11_n_12 ,\empty_85_fu_202[7]_i_12_n_12 ,\empty_85_fu_202[7]_i_13_n_12 ,\empty_85_fu_202[7]_i_14_n_12 ,\empty_85_fu_202[7]_i_15_n_12 ,\empty_85_fu_202_reg[7]_0 }));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_87_fu_210_reg[39]_0 [7]),
        .I2(empty_87_fu_210_reg[7]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_87_fu_210_reg[39]_0 [6]),
        .I2(empty_87_fu_210_reg[6]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_87_fu_210_reg[39]_0 [5]),
        .I2(empty_87_fu_210_reg[5]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_87_fu_210_reg[39]_0 [4]),
        .I2(empty_87_fu_210_reg[4]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_87_fu_210_reg[39]_0 [3]),
        .I2(empty_87_fu_210_reg[3]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_87_fu_210_reg[39]_0 [2]),
        .I2(empty_87_fu_210_reg[2]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_87_fu_210_reg[39]_0 [1]),
        .I2(empty_87_fu_210_reg[1]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_87_fu_210_reg[39]_0 [0]),
        .I2(empty_87_fu_210_reg[0]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_87_fu_210_reg[39]_0 [23]),
        .I2(empty_87_fu_210_reg[23]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [23]),
        .O(\empty_87_fu_210_reg[23] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_87_fu_210_reg[39]_0 [22]),
        .I2(empty_87_fu_210_reg[22]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [22]),
        .O(\empty_87_fu_210_reg[23] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_87_fu_210_reg[39]_0 [21]),
        .I2(empty_87_fu_210_reg[21]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [21]),
        .O(\empty_87_fu_210_reg[23] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_87_fu_210_reg[39]_0 [20]),
        .I2(empty_87_fu_210_reg[20]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [20]),
        .O(\empty_87_fu_210_reg[23] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_87_fu_210_reg[39]_0 [19]),
        .I2(empty_87_fu_210_reg[19]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [19]),
        .O(\empty_87_fu_210_reg[23] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_87_fu_210_reg[39]_0 [18]),
        .I2(empty_87_fu_210_reg[18]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [18]),
        .O(\empty_87_fu_210_reg[23] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_87_fu_210_reg[39]_0 [17]),
        .I2(empty_87_fu_210_reg[17]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [17]),
        .O(\empty_87_fu_210_reg[23] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_87_fu_210_reg[39]_0 [16]),
        .I2(empty_87_fu_210_reg[16]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [16]),
        .O(\empty_87_fu_210_reg[23] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [31]),
        .I2(empty_87_fu_210_reg[31]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [31]),
        .O(\empty_87_fu_210_reg[31] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_87_fu_210_reg[39]_0 [30]),
        .I2(empty_87_fu_210_reg[30]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [30]),
        .O(\empty_87_fu_210_reg[31] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_87_fu_210_reg[39]_0 [29]),
        .I2(empty_87_fu_210_reg[29]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [29]),
        .O(\empty_87_fu_210_reg[31] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_87_fu_210_reg[39]_0 [28]),
        .I2(empty_87_fu_210_reg[28]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [28]),
        .O(\empty_87_fu_210_reg[31] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_87_fu_210_reg[39]_0 [27]),
        .I2(empty_87_fu_210_reg[27]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [27]),
        .O(\empty_87_fu_210_reg[31] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_87_fu_210_reg[39]_0 [26]),
        .I2(empty_87_fu_210_reg[26]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [26]),
        .O(\empty_87_fu_210_reg[31] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_87_fu_210_reg[39]_0 [25]),
        .I2(empty_87_fu_210_reg[25]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [25]),
        .O(\empty_87_fu_210_reg[31] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_87_fu_210_reg[39]_0 [24]),
        .I2(empty_87_fu_210_reg[24]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [24]),
        .O(\empty_87_fu_210_reg[31] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[39]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [39]),
        .O(\empty_87_fu_210_reg[39] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[38]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [38]),
        .O(\empty_87_fu_210_reg[39] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[37]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [37]),
        .O(\empty_87_fu_210_reg[39] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[36]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [36]),
        .O(\empty_87_fu_210_reg[39] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[35]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [35]),
        .O(\empty_87_fu_210_reg[39] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[34]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [34]),
        .O(\empty_87_fu_210_reg[39] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[33]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [33]),
        .O(\empty_87_fu_210_reg[39] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[32]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [32]),
        .O(\empty_87_fu_210_reg[39] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[47]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [47]),
        .O(\empty_87_fu_210_reg[47] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[46]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [46]),
        .O(\empty_87_fu_210_reg[47] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[45]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [45]),
        .O(\empty_87_fu_210_reg[47] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[44]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [44]),
        .O(\empty_87_fu_210_reg[47] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[43]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [43]),
        .O(\empty_87_fu_210_reg[47] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[42]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [42]),
        .O(\empty_87_fu_210_reg[47] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[41]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [41]),
        .O(\empty_87_fu_210_reg[47] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[40]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [40]),
        .O(\empty_87_fu_210_reg[47] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[55]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [55]),
        .O(\empty_87_fu_210_reg[55] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[54]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [54]),
        .O(\empty_87_fu_210_reg[55] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[53]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [53]),
        .O(\empty_87_fu_210_reg[55] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[52]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [52]),
        .O(\empty_87_fu_210_reg[55] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[51]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [51]),
        .O(\empty_87_fu_210_reg[55] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[50]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [50]),
        .O(\empty_87_fu_210_reg[55] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[49]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [49]),
        .O(\empty_87_fu_210_reg[55] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[48]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [48]),
        .O(\empty_87_fu_210_reg[55] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[62]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [62]),
        .O(\empty_87_fu_210_reg[63] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[61]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [61]),
        .O(\empty_87_fu_210_reg[63] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[60]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [60]),
        .O(\empty_87_fu_210_reg[63] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[59]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [59]),
        .O(\empty_87_fu_210_reg[63] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[58]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [58]),
        .O(\empty_87_fu_210_reg[63] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[57]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [57]),
        .O(\empty_87_fu_210_reg[63] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[56]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [56]),
        .O(\empty_87_fu_210_reg[63] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[56]_i_9 
       (.I0(P[31]),
        .I1(\empty_87_fu_210_reg[39]_0 [32]),
        .I2(empty_87_fu_210_reg[63]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [63]),
        .O(\empty_87_fu_210_reg[63] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_87_fu_210_reg[39]_0 [15]),
        .I2(empty_87_fu_210_reg[15]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [15]),
        .O(\empty_87_fu_210_reg[15] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_87_fu_210_reg[39]_0 [14]),
        .I2(empty_87_fu_210_reg[14]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [14]),
        .O(\empty_87_fu_210_reg[15] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_87_fu_210_reg[39]_0 [13]),
        .I2(empty_87_fu_210_reg[13]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [13]),
        .O(\empty_87_fu_210_reg[15] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_87_fu_210_reg[39]_0 [12]),
        .I2(empty_87_fu_210_reg[12]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [12]),
        .O(\empty_87_fu_210_reg[15] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_87_fu_210_reg[39]_0 [11]),
        .I2(empty_87_fu_210_reg[11]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [11]),
        .O(\empty_87_fu_210_reg[15] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_87_fu_210_reg[39]_0 [10]),
        .I2(empty_87_fu_210_reg[10]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [10]),
        .O(\empty_87_fu_210_reg[15] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_87_fu_210_reg[39]_0 [9]),
        .I2(empty_87_fu_210_reg[9]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [9]),
        .O(\empty_87_fu_210_reg[15] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_87_fu_210[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_87_fu_210_reg[39]_0 [8]),
        .I2(empty_87_fu_210_reg[8]),
        .I3(Q[0]),
        .I4(\empty_87_fu_210_reg[63]_0 [8]),
        .O(\empty_87_fu_210_reg[15] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_10 
       (.I0(P[7]),
        .I1(empty_89_fu_218_reg[7]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [7]),
        .O(\empty_89_fu_218[0]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_11 
       (.I0(P[6]),
        .I1(empty_89_fu_218_reg[6]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [6]),
        .O(\empty_89_fu_218[0]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_12 
       (.I0(P[5]),
        .I1(empty_89_fu_218_reg[5]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [5]),
        .O(\empty_89_fu_218[0]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_13 
       (.I0(P[4]),
        .I1(empty_89_fu_218_reg[4]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [4]),
        .O(\empty_89_fu_218[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_14 
       (.I0(P[3]),
        .I1(empty_89_fu_218_reg[3]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [3]),
        .O(\empty_89_fu_218[0]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_15 
       (.I0(P[2]),
        .I1(empty_89_fu_218_reg[2]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [2]),
        .O(\empty_89_fu_218[0]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_16 
       (.I0(P[1]),
        .I1(empty_89_fu_218_reg[1]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [1]),
        .O(\empty_89_fu_218[0]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[0]_i_17 
       (.I0(P[0]),
        .I1(empty_89_fu_218_reg[0]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [0]),
        .O(\empty_89_fu_218[0]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_2 
       (.I0(P[7]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_3 
       (.I0(P[6]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_4 
       (.I0(P[5]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_5 
       (.I0(P[4]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_6 
       (.I0(P[3]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_7 
       (.I0(P[2]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_8 
       (.I0(P[1]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[0]_i_9 
       (.I0(P[0]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[0]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_10 
       (.I0(P[23]),
        .I1(empty_89_fu_218_reg[23]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [23]),
        .O(\empty_89_fu_218[16]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_11 
       (.I0(P[22]),
        .I1(empty_89_fu_218_reg[22]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [22]),
        .O(\empty_89_fu_218[16]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_12 
       (.I0(P[21]),
        .I1(empty_89_fu_218_reg[21]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [21]),
        .O(\empty_89_fu_218[16]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_13 
       (.I0(P[20]),
        .I1(empty_89_fu_218_reg[20]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [20]),
        .O(\empty_89_fu_218[16]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_14 
       (.I0(P[19]),
        .I1(empty_89_fu_218_reg[19]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [19]),
        .O(\empty_89_fu_218[16]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_15 
       (.I0(P[18]),
        .I1(empty_89_fu_218_reg[18]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [18]),
        .O(\empty_89_fu_218[16]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_16 
       (.I0(P[17]),
        .I1(empty_89_fu_218_reg[17]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [17]),
        .O(\empty_89_fu_218[16]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[16]_i_17 
       (.I0(P[16]),
        .I1(empty_89_fu_218_reg[16]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [16]),
        .O(\empty_89_fu_218[16]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_2 
       (.I0(P[23]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_3 
       (.I0(P[22]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_4 
       (.I0(P[21]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_5 
       (.I0(P[20]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_6 
       (.I0(P[19]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_7 
       (.I0(P[18]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_8 
       (.I0(P[17]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[16]_i_9 
       (.I0(P[16]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[31]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [31]),
        .O(\empty_89_fu_218[24]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_11 
       (.I0(P[30]),
        .I1(empty_89_fu_218_reg[30]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [30]),
        .O(\empty_89_fu_218[24]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_12 
       (.I0(P[29]),
        .I1(empty_89_fu_218_reg[29]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [29]),
        .O(\empty_89_fu_218[24]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_13 
       (.I0(P[28]),
        .I1(empty_89_fu_218_reg[28]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [28]),
        .O(\empty_89_fu_218[24]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_14 
       (.I0(P[27]),
        .I1(empty_89_fu_218_reg[27]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [27]),
        .O(\empty_89_fu_218[24]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_15 
       (.I0(P[26]),
        .I1(empty_89_fu_218_reg[26]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [26]),
        .O(\empty_89_fu_218[24]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_16 
       (.I0(P[25]),
        .I1(empty_89_fu_218_reg[25]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [25]),
        .O(\empty_89_fu_218[24]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[24]_i_17 
       (.I0(P[24]),
        .I1(empty_89_fu_218_reg[24]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [24]),
        .O(\empty_89_fu_218[24]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_3 
       (.I0(P[30]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_4 
       (.I0(P[29]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_5 
       (.I0(P[28]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_6 
       (.I0(P[27]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_7 
       (.I0(P[26]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_8 
       (.I0(P[25]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[24]_i_9 
       (.I0(P[24]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[39]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [39]),
        .O(\empty_89_fu_218[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[38]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [38]),
        .O(\empty_89_fu_218[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[37]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [37]),
        .O(\empty_89_fu_218[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[36]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [36]),
        .O(\empty_89_fu_218[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[35]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [35]),
        .O(\empty_89_fu_218[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[34]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [34]),
        .O(\empty_89_fu_218[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[33]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [33]),
        .O(\empty_89_fu_218[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[32]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[32]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [32]),
        .O(\empty_89_fu_218[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[32]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[47]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [47]),
        .O(\empty_89_fu_218[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[46]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [46]),
        .O(\empty_89_fu_218[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[45]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [45]),
        .O(\empty_89_fu_218[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[44]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [44]),
        .O(\empty_89_fu_218[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[43]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [43]),
        .O(\empty_89_fu_218[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[42]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [42]),
        .O(\empty_89_fu_218[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[41]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [41]),
        .O(\empty_89_fu_218[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[40]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[40]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [40]),
        .O(\empty_89_fu_218[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[40]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[55]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [55]),
        .O(\empty_89_fu_218[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[54]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [54]),
        .O(\empty_89_fu_218[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[53]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [53]),
        .O(\empty_89_fu_218[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[52]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [52]),
        .O(\empty_89_fu_218[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[51]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [51]),
        .O(\empty_89_fu_218[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[50]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [50]),
        .O(\empty_89_fu_218[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[49]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [49]),
        .O(\empty_89_fu_218[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[48]_i_17 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[48]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [48]),
        .O(\empty_89_fu_218[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[48]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_10 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[62]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [62]),
        .O(\empty_89_fu_218[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_11 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[61]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [61]),
        .O(\empty_89_fu_218[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_12 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[60]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [60]),
        .O(\empty_89_fu_218[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_13 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[59]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [59]),
        .O(\empty_89_fu_218[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_14 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[58]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [58]),
        .O(\empty_89_fu_218[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_15 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[57]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [57]),
        .O(\empty_89_fu_218[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_16 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[56]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [56]),
        .O(\empty_89_fu_218[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_2 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_3 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_4 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_5 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_6 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_7 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[56]_i_8 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg_63_sn_1),
        .O(\empty_89_fu_218[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[56]_i_9 
       (.I0(P[31]),
        .I1(empty_89_fu_218_reg[63]),
        .I2(empty_89_fu_218_reg_63_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [63]),
        .O(\empty_89_fu_218[56]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_10 
       (.I0(P[15]),
        .I1(empty_89_fu_218_reg[15]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [15]),
        .O(\empty_89_fu_218[8]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_11 
       (.I0(P[14]),
        .I1(empty_89_fu_218_reg[14]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [14]),
        .O(\empty_89_fu_218[8]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_12 
       (.I0(P[13]),
        .I1(empty_89_fu_218_reg[13]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [13]),
        .O(\empty_89_fu_218[8]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_13 
       (.I0(P[12]),
        .I1(empty_89_fu_218_reg[12]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [12]),
        .O(\empty_89_fu_218[8]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_14 
       (.I0(P[11]),
        .I1(empty_89_fu_218_reg[11]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [11]),
        .O(\empty_89_fu_218[8]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_15 
       (.I0(P[10]),
        .I1(empty_89_fu_218_reg[10]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [10]),
        .O(\empty_89_fu_218[8]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_16 
       (.I0(P[9]),
        .I1(empty_89_fu_218_reg[9]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [9]),
        .O(\empty_89_fu_218[8]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_89_fu_218[8]_i_17 
       (.I0(P[8]),
        .I1(empty_89_fu_218_reg[8]),
        .I2(empty_89_fu_218_reg_31_sn_1),
        .I3(\empty_89_fu_218_reg[63]_0 [8]),
        .O(\empty_89_fu_218[8]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_2 
       (.I0(P[15]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_3 
       (.I0(P[14]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_4 
       (.I0(P[13]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_5 
       (.I0(P[12]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_6 
       (.I0(P[11]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_7 
       (.I0(P[10]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_8 
       (.I0(P[9]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_89_fu_218[8]_i_9 
       (.I0(P[8]),
        .I1(empty_89_fu_218_reg_31_sn_1),
        .O(\empty_89_fu_218[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[0]_i_1_n_12 ,\empty_89_fu_218_reg[0]_i_1_n_13 ,\empty_89_fu_218_reg[0]_i_1_n_14 ,\empty_89_fu_218_reg[0]_i_1_n_15 ,\empty_89_fu_218_reg[0]_i_1_n_16 ,\empty_89_fu_218_reg[0]_i_1_n_17 ,\empty_89_fu_218_reg[0]_i_1_n_18 ,\empty_89_fu_218_reg[0]_i_1_n_19 }),
        .DI({\empty_89_fu_218[0]_i_2_n_12 ,\empty_89_fu_218[0]_i_3_n_12 ,\empty_89_fu_218[0]_i_4_n_12 ,\empty_89_fu_218[0]_i_5_n_12 ,\empty_89_fu_218[0]_i_6_n_12 ,\empty_89_fu_218[0]_i_7_n_12 ,\empty_89_fu_218[0]_i_8_n_12 ,\empty_89_fu_218[0]_i_9_n_12 }),
        .O(O),
        .S({\empty_89_fu_218[0]_i_10_n_12 ,\empty_89_fu_218[0]_i_11_n_12 ,\empty_89_fu_218[0]_i_12_n_12 ,\empty_89_fu_218[0]_i_13_n_12 ,\empty_89_fu_218[0]_i_14_n_12 ,\empty_89_fu_218[0]_i_15_n_12 ,\empty_89_fu_218[0]_i_16_n_12 ,\empty_89_fu_218[0]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[16]_i_1 
       (.CI(\empty_89_fu_218_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[16]_i_1_n_12 ,\empty_89_fu_218_reg[16]_i_1_n_13 ,\empty_89_fu_218_reg[16]_i_1_n_14 ,\empty_89_fu_218_reg[16]_i_1_n_15 ,\empty_89_fu_218_reg[16]_i_1_n_16 ,\empty_89_fu_218_reg[16]_i_1_n_17 ,\empty_89_fu_218_reg[16]_i_1_n_18 ,\empty_89_fu_218_reg[16]_i_1_n_19 }),
        .DI({\empty_89_fu_218[16]_i_2_n_12 ,\empty_89_fu_218[16]_i_3_n_12 ,\empty_89_fu_218[16]_i_4_n_12 ,\empty_89_fu_218[16]_i_5_n_12 ,\empty_89_fu_218[16]_i_6_n_12 ,\empty_89_fu_218[16]_i_7_n_12 ,\empty_89_fu_218[16]_i_8_n_12 ,\empty_89_fu_218[16]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__1_0 ),
        .S({\empty_89_fu_218[16]_i_10_n_12 ,\empty_89_fu_218[16]_i_11_n_12 ,\empty_89_fu_218[16]_i_12_n_12 ,\empty_89_fu_218[16]_i_13_n_12 ,\empty_89_fu_218[16]_i_14_n_12 ,\empty_89_fu_218[16]_i_15_n_12 ,\empty_89_fu_218[16]_i_16_n_12 ,\empty_89_fu_218[16]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[24]_i_1 
       (.CI(\empty_89_fu_218_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[24]_i_1_n_12 ,\empty_89_fu_218_reg[24]_i_1_n_13 ,\empty_89_fu_218_reg[24]_i_1_n_14 ,\empty_89_fu_218_reg[24]_i_1_n_15 ,\empty_89_fu_218_reg[24]_i_1_n_16 ,\empty_89_fu_218_reg[24]_i_1_n_17 ,\empty_89_fu_218_reg[24]_i_1_n_18 ,\empty_89_fu_218_reg[24]_i_1_n_19 }),
        .DI({\empty_89_fu_218[24]_i_2_n_12 ,\empty_89_fu_218[24]_i_3_n_12 ,\empty_89_fu_218[24]_i_4_n_12 ,\empty_89_fu_218[24]_i_5_n_12 ,\empty_89_fu_218[24]_i_6_n_12 ,\empty_89_fu_218[24]_i_7_n_12 ,\empty_89_fu_218[24]_i_8_n_12 ,\empty_89_fu_218[24]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__1_1 ),
        .S({\empty_89_fu_218[24]_i_10_n_12 ,\empty_89_fu_218[24]_i_11_n_12 ,\empty_89_fu_218[24]_i_12_n_12 ,\empty_89_fu_218[24]_i_13_n_12 ,\empty_89_fu_218[24]_i_14_n_12 ,\empty_89_fu_218[24]_i_15_n_12 ,\empty_89_fu_218[24]_i_16_n_12 ,\empty_89_fu_218[24]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[32]_i_1 
       (.CI(\empty_89_fu_218_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[32]_i_1_n_12 ,\empty_89_fu_218_reg[32]_i_1_n_13 ,\empty_89_fu_218_reg[32]_i_1_n_14 ,\empty_89_fu_218_reg[32]_i_1_n_15 ,\empty_89_fu_218_reg[32]_i_1_n_16 ,\empty_89_fu_218_reg[32]_i_1_n_17 ,\empty_89_fu_218_reg[32]_i_1_n_18 ,\empty_89_fu_218_reg[32]_i_1_n_19 }),
        .DI({\empty_89_fu_218[32]_i_2_n_12 ,\empty_89_fu_218[32]_i_3_n_12 ,\empty_89_fu_218[32]_i_4_n_12 ,\empty_89_fu_218[32]_i_5_n_12 ,\empty_89_fu_218[32]_i_6_n_12 ,\empty_89_fu_218[32]_i_7_n_12 ,\empty_89_fu_218[32]_i_8_n_12 ,\empty_89_fu_218[32]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__0 ),
        .S({\empty_89_fu_218[32]_i_10_n_12 ,\empty_89_fu_218[32]_i_11_n_12 ,\empty_89_fu_218[32]_i_12_n_12 ,\empty_89_fu_218[32]_i_13_n_12 ,\empty_89_fu_218[32]_i_14_n_12 ,\empty_89_fu_218[32]_i_15_n_12 ,\empty_89_fu_218[32]_i_16_n_12 ,\empty_89_fu_218[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[40]_i_1 
       (.CI(\empty_89_fu_218_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[40]_i_1_n_12 ,\empty_89_fu_218_reg[40]_i_1_n_13 ,\empty_89_fu_218_reg[40]_i_1_n_14 ,\empty_89_fu_218_reg[40]_i_1_n_15 ,\empty_89_fu_218_reg[40]_i_1_n_16 ,\empty_89_fu_218_reg[40]_i_1_n_17 ,\empty_89_fu_218_reg[40]_i_1_n_18 ,\empty_89_fu_218_reg[40]_i_1_n_19 }),
        .DI({\empty_89_fu_218[40]_i_2_n_12 ,\empty_89_fu_218[40]_i_3_n_12 ,\empty_89_fu_218[40]_i_4_n_12 ,\empty_89_fu_218[40]_i_5_n_12 ,\empty_89_fu_218[40]_i_6_n_12 ,\empty_89_fu_218[40]_i_7_n_12 ,\empty_89_fu_218[40]_i_8_n_12 ,\empty_89_fu_218[40]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__0_0 ),
        .S({\empty_89_fu_218[40]_i_10_n_12 ,\empty_89_fu_218[40]_i_11_n_12 ,\empty_89_fu_218[40]_i_12_n_12 ,\empty_89_fu_218[40]_i_13_n_12 ,\empty_89_fu_218[40]_i_14_n_12 ,\empty_89_fu_218[40]_i_15_n_12 ,\empty_89_fu_218[40]_i_16_n_12 ,\empty_89_fu_218[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[48]_i_1 
       (.CI(\empty_89_fu_218_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[48]_i_1_n_12 ,\empty_89_fu_218_reg[48]_i_1_n_13 ,\empty_89_fu_218_reg[48]_i_1_n_14 ,\empty_89_fu_218_reg[48]_i_1_n_15 ,\empty_89_fu_218_reg[48]_i_1_n_16 ,\empty_89_fu_218_reg[48]_i_1_n_17 ,\empty_89_fu_218_reg[48]_i_1_n_18 ,\empty_89_fu_218_reg[48]_i_1_n_19 }),
        .DI({\empty_89_fu_218[48]_i_2_n_12 ,\empty_89_fu_218[48]_i_3_n_12 ,\empty_89_fu_218[48]_i_4_n_12 ,\empty_89_fu_218[48]_i_5_n_12 ,\empty_89_fu_218[48]_i_6_n_12 ,\empty_89_fu_218[48]_i_7_n_12 ,\empty_89_fu_218[48]_i_8_n_12 ,\empty_89_fu_218[48]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__0_1 ),
        .S({\empty_89_fu_218[48]_i_10_n_12 ,\empty_89_fu_218[48]_i_11_n_12 ,\empty_89_fu_218[48]_i_12_n_12 ,\empty_89_fu_218[48]_i_13_n_12 ,\empty_89_fu_218[48]_i_14_n_12 ,\empty_89_fu_218[48]_i_15_n_12 ,\empty_89_fu_218[48]_i_16_n_12 ,\empty_89_fu_218[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[56]_i_1 
       (.CI(\empty_89_fu_218_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_89_fu_218_reg[56]_i_1_CO_UNCONNECTED [7],\empty_89_fu_218_reg[56]_i_1_n_13 ,\empty_89_fu_218_reg[56]_i_1_n_14 ,\empty_89_fu_218_reg[56]_i_1_n_15 ,\empty_89_fu_218_reg[56]_i_1_n_16 ,\empty_89_fu_218_reg[56]_i_1_n_17 ,\empty_89_fu_218_reg[56]_i_1_n_18 ,\empty_89_fu_218_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_89_fu_218[56]_i_2_n_12 ,\empty_89_fu_218[56]_i_3_n_12 ,\empty_89_fu_218[56]_i_4_n_12 ,\empty_89_fu_218[56]_i_5_n_12 ,\empty_89_fu_218[56]_i_6_n_12 ,\empty_89_fu_218[56]_i_7_n_12 ,\empty_89_fu_218[56]_i_8_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__0_2 ),
        .S({\empty_89_fu_218[56]_i_9_n_12 ,\empty_89_fu_218[56]_i_10_n_12 ,\empty_89_fu_218[56]_i_11_n_12 ,\empty_89_fu_218[56]_i_12_n_12 ,\empty_89_fu_218[56]_i_13_n_12 ,\empty_89_fu_218[56]_i_14_n_12 ,\empty_89_fu_218[56]_i_15_n_12 ,\empty_89_fu_218[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_89_fu_218_reg[8]_i_1 
       (.CI(\empty_89_fu_218_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_89_fu_218_reg[8]_i_1_n_12 ,\empty_89_fu_218_reg[8]_i_1_n_13 ,\empty_89_fu_218_reg[8]_i_1_n_14 ,\empty_89_fu_218_reg[8]_i_1_n_15 ,\empty_89_fu_218_reg[8]_i_1_n_16 ,\empty_89_fu_218_reg[8]_i_1_n_17 ,\empty_89_fu_218_reg[8]_i_1_n_18 ,\empty_89_fu_218_reg[8]_i_1_n_19 }),
        .DI({\empty_89_fu_218[8]_i_2_n_12 ,\empty_89_fu_218[8]_i_3_n_12 ,\empty_89_fu_218[8]_i_4_n_12 ,\empty_89_fu_218[8]_i_5_n_12 ,\empty_89_fu_218[8]_i_6_n_12 ,\empty_89_fu_218[8]_i_7_n_12 ,\empty_89_fu_218[8]_i_8_n_12 ,\empty_89_fu_218[8]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[17]_rep__1 ),
        .S({\empty_89_fu_218[8]_i_10_n_12 ,\empty_89_fu_218[8]_i_11_n_12 ,\empty_89_fu_218[8]_i_12_n_12 ,\empty_89_fu_218[8]_i_13_n_12 ,\empty_89_fu_218[8]_i_14_n_12 ,\empty_89_fu_218[8]_i_15_n_12 ,\empty_89_fu_218[8]_i_16_n_12 ,\empty_89_fu_218[8]_i_17_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_22
   (P,
    CEB2,
    B,
    D,
    ap_clk,
    Q,
    indata_q1,
    indata_q0,
    \add_ln119_1_reg_2500_reg[63] ,
    S,
    \add_ln119_1_reg_2500_reg[47] ,
    \add_ln119_1_reg_2500_reg[55] ,
    \add_ln119_1_reg_2500_reg[63]_0 );
  output [31:0]P;
  output CEB2;
  output [15:0]B;
  output [63:0]D;
  input ap_clk;
  input [1:0]Q;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [61:0]\add_ln119_1_reg_2500_reg[63] ;
  input [6:0]S;
  input [7:0]\add_ln119_1_reg_2500_reg[47] ;
  input [7:0]\add_ln119_1_reg_2500_reg[55] ;
  input [7:0]\add_ln119_1_reg_2500_reg[63]_0 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [31:0]P;
  wire [1:0]Q;
  wire [6:0]S;
  wire \add_ln119_1_reg_2500[15]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[15]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[23]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[31]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_10_n_12 ;
  wire \add_ln119_1_reg_2500[39]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_2_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_3_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_4_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_5_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_6_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_7_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_8_n_12 ;
  wire \add_ln119_1_reg_2500[7]_i_9_n_12 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[15]_i_1_n_19 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[23]_i_1_n_19 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[31]_i_1_n_19 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[39]_i_1_n_19 ;
  wire [7:0]\add_ln119_1_reg_2500_reg[47] ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[47]_i_1_n_19 ;
  wire [7:0]\add_ln119_1_reg_2500_reg[55] ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[55]_i_1_n_19 ;
  wire [61:0]\add_ln119_1_reg_2500_reg[63] ;
  wire [7:0]\add_ln119_1_reg_2500_reg[63]_0 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[63]_i_1_n_19 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_12 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_13 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_14 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_15 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_16 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_17 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_18 ;
  wire \add_ln119_1_reg_2500_reg[7]_i_1_n_19 ;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire [7:7]\NLW_add_ln119_1_reg_2500_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_2 
       (.I0(\add_ln119_1_reg_2500_reg[63] [15]),
        .I1(P[15]),
        .O(\add_ln119_1_reg_2500[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_3 
       (.I0(\add_ln119_1_reg_2500_reg[63] [14]),
        .I1(P[14]),
        .O(\add_ln119_1_reg_2500[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_4 
       (.I0(\add_ln119_1_reg_2500_reg[63] [13]),
        .I1(P[13]),
        .O(\add_ln119_1_reg_2500[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_5 
       (.I0(\add_ln119_1_reg_2500_reg[63] [12]),
        .I1(P[12]),
        .O(\add_ln119_1_reg_2500[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_6 
       (.I0(\add_ln119_1_reg_2500_reg[63] [11]),
        .I1(P[11]),
        .O(\add_ln119_1_reg_2500[15]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_7 
       (.I0(\add_ln119_1_reg_2500_reg[63] [10]),
        .I1(P[10]),
        .O(\add_ln119_1_reg_2500[15]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_8 
       (.I0(\add_ln119_1_reg_2500_reg[63] [9]),
        .I1(P[9]),
        .O(\add_ln119_1_reg_2500[15]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[15]_i_9 
       (.I0(\add_ln119_1_reg_2500_reg[63] [8]),
        .I1(P[8]),
        .O(\add_ln119_1_reg_2500[15]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_2 
       (.I0(\add_ln119_1_reg_2500_reg[63] [23]),
        .I1(P[23]),
        .O(\add_ln119_1_reg_2500[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_3 
       (.I0(\add_ln119_1_reg_2500_reg[63] [22]),
        .I1(P[22]),
        .O(\add_ln119_1_reg_2500[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_4 
       (.I0(\add_ln119_1_reg_2500_reg[63] [21]),
        .I1(P[21]),
        .O(\add_ln119_1_reg_2500[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_5 
       (.I0(\add_ln119_1_reg_2500_reg[63] [20]),
        .I1(P[20]),
        .O(\add_ln119_1_reg_2500[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_6 
       (.I0(\add_ln119_1_reg_2500_reg[63] [19]),
        .I1(P[19]),
        .O(\add_ln119_1_reg_2500[23]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_7 
       (.I0(\add_ln119_1_reg_2500_reg[63] [18]),
        .I1(P[18]),
        .O(\add_ln119_1_reg_2500[23]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_8 
       (.I0(\add_ln119_1_reg_2500_reg[63] [17]),
        .I1(P[17]),
        .O(\add_ln119_1_reg_2500[23]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[23]_i_9 
       (.I0(\add_ln119_1_reg_2500_reg[63] [16]),
        .I1(P[16]),
        .O(\add_ln119_1_reg_2500[23]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_2 
       (.I0(P[31]),
        .I1(\add_ln119_1_reg_2500_reg[63] [31]),
        .O(\add_ln119_1_reg_2500[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_3 
       (.I0(\add_ln119_1_reg_2500_reg[63] [30]),
        .I1(P[30]),
        .O(\add_ln119_1_reg_2500[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_4 
       (.I0(\add_ln119_1_reg_2500_reg[63] [29]),
        .I1(P[29]),
        .O(\add_ln119_1_reg_2500[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_5 
       (.I0(\add_ln119_1_reg_2500_reg[63] [28]),
        .I1(P[28]),
        .O(\add_ln119_1_reg_2500[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_6 
       (.I0(\add_ln119_1_reg_2500_reg[63] [27]),
        .I1(P[27]),
        .O(\add_ln119_1_reg_2500[31]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_7 
       (.I0(\add_ln119_1_reg_2500_reg[63] [26]),
        .I1(P[26]),
        .O(\add_ln119_1_reg_2500[31]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_8 
       (.I0(\add_ln119_1_reg_2500_reg[63] [25]),
        .I1(P[25]),
        .O(\add_ln119_1_reg_2500[31]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[31]_i_9 
       (.I0(\add_ln119_1_reg_2500_reg[63] [24]),
        .I1(P[24]),
        .O(\add_ln119_1_reg_2500[31]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[39]_i_10 
       (.I0(P[31]),
        .I1(\add_ln119_1_reg_2500_reg[63] [32]),
        .O(\add_ln119_1_reg_2500[39]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln119_1_reg_2500[39]_i_2 
       (.I0(P[31]),
        .O(\add_ln119_1_reg_2500[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_2 
       (.I0(\add_ln119_1_reg_2500_reg[63] [7]),
        .I1(P[7]),
        .O(\add_ln119_1_reg_2500[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_3 
       (.I0(\add_ln119_1_reg_2500_reg[63] [6]),
        .I1(P[6]),
        .O(\add_ln119_1_reg_2500[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_4 
       (.I0(\add_ln119_1_reg_2500_reg[63] [5]),
        .I1(P[5]),
        .O(\add_ln119_1_reg_2500[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_5 
       (.I0(\add_ln119_1_reg_2500_reg[63] [4]),
        .I1(P[4]),
        .O(\add_ln119_1_reg_2500[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_6 
       (.I0(\add_ln119_1_reg_2500_reg[63] [3]),
        .I1(P[3]),
        .O(\add_ln119_1_reg_2500[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_7 
       (.I0(\add_ln119_1_reg_2500_reg[63] [2]),
        .I1(P[2]),
        .O(\add_ln119_1_reg_2500[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_8 
       (.I0(\add_ln119_1_reg_2500_reg[63] [1]),
        .I1(P[1]),
        .O(\add_ln119_1_reg_2500[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2500[7]_i_9 
       (.I0(\add_ln119_1_reg_2500_reg[63] [0]),
        .I1(P[0]),
        .O(\add_ln119_1_reg_2500[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[15]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[15]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[15]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2500_reg[63] [15:8]),
        .O(D[15:8]),
        .S({\add_ln119_1_reg_2500[15]_i_2_n_12 ,\add_ln119_1_reg_2500[15]_i_3_n_12 ,\add_ln119_1_reg_2500[15]_i_4_n_12 ,\add_ln119_1_reg_2500[15]_i_5_n_12 ,\add_ln119_1_reg_2500[15]_i_6_n_12 ,\add_ln119_1_reg_2500[15]_i_7_n_12 ,\add_ln119_1_reg_2500[15]_i_8_n_12 ,\add_ln119_1_reg_2500[15]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[23]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[23]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[23]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2500_reg[63] [23:16]),
        .O(D[23:16]),
        .S({\add_ln119_1_reg_2500[23]_i_2_n_12 ,\add_ln119_1_reg_2500[23]_i_3_n_12 ,\add_ln119_1_reg_2500[23]_i_4_n_12 ,\add_ln119_1_reg_2500[23]_i_5_n_12 ,\add_ln119_1_reg_2500[23]_i_6_n_12 ,\add_ln119_1_reg_2500[23]_i_7_n_12 ,\add_ln119_1_reg_2500[23]_i_8_n_12 ,\add_ln119_1_reg_2500[23]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[31]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[31]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[31]_i_1_n_19 }),
        .DI({P[31],\add_ln119_1_reg_2500_reg[63] [30:24]}),
        .O(D[31:24]),
        .S({\add_ln119_1_reg_2500[31]_i_2_n_12 ,\add_ln119_1_reg_2500[31]_i_3_n_12 ,\add_ln119_1_reg_2500[31]_i_4_n_12 ,\add_ln119_1_reg_2500[31]_i_5_n_12 ,\add_ln119_1_reg_2500[31]_i_6_n_12 ,\add_ln119_1_reg_2500[31]_i_7_n_12 ,\add_ln119_1_reg_2500[31]_i_8_n_12 ,\add_ln119_1_reg_2500[31]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[39]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[39]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[39]_i_1_n_19 }),
        .DI({\add_ln119_1_reg_2500_reg[63] [38:32],\add_ln119_1_reg_2500[39]_i_2_n_12 }),
        .O(D[39:32]),
        .S({S,\add_ln119_1_reg_2500[39]_i_10_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[47]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[47]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[47]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2500_reg[63] [46:39]),
        .O(D[47:40]),
        .S(\add_ln119_1_reg_2500_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[55]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[55]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[55]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2500_reg[63] [54:47]),
        .O(D[55:48]),
        .S(\add_ln119_1_reg_2500_reg[55] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[63]_i_1 
       (.CI(\add_ln119_1_reg_2500_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln119_1_reg_2500_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln119_1_reg_2500_reg[63]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[63]_i_1_n_19 }),
        .DI({1'b0,\add_ln119_1_reg_2500_reg[63] [61:55]}),
        .O(D[63:56]),
        .S(\add_ln119_1_reg_2500_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2500_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2500_reg[7]_i_1_n_12 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_13 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_14 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_15 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_16 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_17 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_18 ,\add_ln119_1_reg_2500_reg[7]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2500_reg[63] [7:0]),
        .O(D[7:0]),
        .S({\add_ln119_1_reg_2500[7]_i_2_n_12 ,\add_ln119_1_reg_2500[7]_i_3_n_12 ,\add_ln119_1_reg_2500[7]_i_4_n_12 ,\add_ln119_1_reg_2500[7]_i_5_n_12 ,\add_ln119_1_reg_2500[7]_i_6_n_12 ,\add_ln119_1_reg_2500[7]_i_7_n_12 ,\add_ln119_1_reg_2500[7]_i_8_n_12 ,\add_ln119_1_reg_2500[7]_i_9_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_product_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(indata_q1[7]),
        .I1(Q[1]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(indata_q1[6]),
        .I1(Q[1]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(indata_q1[5]),
        .I1(Q[1]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(indata_q1[4]),
        .I1(Q[1]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(indata_q1[3]),
        .I1(Q[1]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(indata_q1[2]),
        .I1(Q[1]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(indata_q1[1]),
        .I1(Q[1]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(indata_q1[0]),
        .I1(Q[1]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2
       (.I0(indata_q1[15]),
        .I1(Q[1]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(indata_q1[14]),
        .I1(Q[1]),
        .I2(indata_q0[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(indata_q1[13]),
        .I1(Q[1]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(indata_q1[12]),
        .I1(Q[1]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(indata_q1[11]),
        .I1(Q[1]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(indata_q1[10]),
        .I1(Q[1]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(indata_q1[9]),
        .I1(Q[1]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(indata_q1[8]),
        .I1(Q[1]),
        .I2(indata_q0[8]),
        .O(B[8]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
