Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 57174fc282ef4b96bac6c4a167127b65 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -d OOB_SIM=1 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tready0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:104]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tuser0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:103]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tlast0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:102]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tvalid0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:101]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tkeep0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:100]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tdata0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:99]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_aclk0' on this module [/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
