Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Oct  7 22:27:32 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/HLS_FIR_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.267ns (62.574%)  route 0.758ns (37.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.758     2.132    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[28]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     9.463    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.465ns (67.543%)  route 0.704ns (32.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[6])
                                                      1.275     1.381 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=1, routed)           0.194     1.575    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[6]
    SLICE_X28Y46         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.190     1.765 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_30/O
                         net (fo=1, routed)           0.510     2.275    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[6]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[6])
                                                     -0.381     9.631    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.631    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.486ns (69.667%)  route 0.647ns (30.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[7])
                                                      1.266     1.372 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=1, routed)           0.321     1.693    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[7]
    SLICE_X27Y44         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     1.913 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.326     2.239    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[7]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[7])
                                                     -0.391     9.621    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -2.239    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.536ns (74.203%)  route 0.534ns (25.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      1.316     1.422 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, routed)           0.242     1.664    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[1]
    SLICE_X27Y45         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.220     1.884 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_35/O
                         net (fo=1, routed)           0.292     2.176    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[1]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.450     9.562    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -2.176    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.609ns (78.911%)  route 0.430ns (21.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     1.488 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.247     1.735    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[0]
    SLICE_X27Y46         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.962 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_36/O
                         net (fo=1, routed)           0.183     2.145    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[0]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.464     9.548    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -2.145    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.267ns (64.223%)  route 0.706ns (35.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.706     2.080    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[29]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.522     9.498    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.498    
                         arrival time                          -2.080    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.462ns (70.765%)  route 0.604ns (29.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[10])
                                                      1.274     1.380 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=1, routed)           0.431     1.811    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[10]
    SLICE_X27Y44         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.999 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.173     2.172    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[10]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.387     9.625    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -2.172    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 1.376ns (72.042%)  route 0.534ns (27.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      1.244     1.350 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=1, routed)           0.348     1.698    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[15]
    SLICE_X27Y46         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     1.830 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_21/O
                         net (fo=1, routed)           0.186     2.016    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[15]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[15])
                                                     -0.522     9.490    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.490ns (73.363%)  route 0.541ns (26.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.047ns = ( 10.047 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.106     0.106    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[5])
                                                      1.273     1.379 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, routed)           0.242     1.621    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_q1[5]
    SLICE_X27Y45         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.217     1.838 r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.299     2.137    bd_0_i/hls_inst/inst/H_filt_FIR_U/H_filt_FIR_d0[5]
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.047    10.047    bd_0_i/hls_inst/inst/H_filt_FIR_U/ap_clk
    RAMB18_X0Y18         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.047    
                         clock uncertainty           -0.035    10.012    
    RAMB18_X0Y18         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.400     9.612    bd_0_i/hls_inst/inst/H_filt_FIR_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 1.297ns (67.728%)  route 0.618ns (32.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.104     0.104    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/ap_clk
    RAMB18_X0Y19         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[5])
                                                      1.297     1.401 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U/q0_reg/DOUTADOUT[5]
                         net (fo=1, routed)           0.618     2.019    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/B[5]
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=177, unset)          0.055    10.055    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X7Y18        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X7Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.508     9.512    bd_0_i/hls_inst/inst/grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  7.493    




