{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720750190904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750190904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:09:50 2024 " "Processing started: Fri Jul 12 10:09:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750190904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750190904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750190904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720750191064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720750191064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpinb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenpinb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpinb-ak " "Found design unit 1: fenpinb-ak" {  } { { "fenpinb.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpinb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fenpinb " "Found entity 1: fenpinb" {  } { { "fenpinb.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpinb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqif-ak " "Found design unit 1: jishuqif-ak" {  } { { "jishuqif.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqif.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqif " "Found entity 1: jishuqif" {  } { { "jishuqif.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqif.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-ak " "Found design unit 1: demo-ak" {  } { { "demo.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/demo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/demo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yuanlitu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file yuanlitu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yuanlitu " "Found entity 1: yuanlitu" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpin-ak " "Found design unit 1: fenpin-ak" {  } { { "fenpin.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Found entity 1: fenpin" {  } { { "fenpin.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaodou.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xiaodou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodou-ak " "Found design unit 1: xiaodou-ak" {  } { { "xiaodou.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/xiaodou.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 xiaodou " "Found entity 1: xiaodou" {  } { { "xiaodou.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/xiaodou.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqia-ak " "Found design unit 1: jishuqia-ak" {  } { { "jishuqia.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqia.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqia " "Found entity 1: jishuqia" {  } { { "jishuqia.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqia.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqib.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqib-ak " "Found design unit 1: jishuqib-ak" {  } { { "jishuqib.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqib " "Found entity 1: jishuqib" {  } { { "jishuqib.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenpina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpina-ak " "Found design unit 1: fenpina-ak" {  } { { "fenpina.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpina.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 fenpina " "Found entity 1: fenpina" {  } { { "fenpina.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpina.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saomiao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saomiao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saomiao-ak " "Found design unit 1: saomiao-ak" {  } { { "saomiao.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/saomiao.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 saomiao " "Found entity 1: saomiao" {  } { { "saomiao.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/saomiao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yima-ak " "Found design unit 1: yima-ak" {  } { { "yima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yima.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 yima " "Found entity 1: yima" {  } { { "yima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yima.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqic-ak " "Found design unit 1: jishuqic-ak" {  } { { "jishuqic.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqic " "Found entity 1: jishuqic" {  } { { "jishuqic.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baoshi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baoshi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baoshi-ak " "Found design unit 1: baoshi-ak" {  } { { "baoshi.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshi.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 baoshi " "Found entity 1: baoshi" {  } { { "baoshi.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kongzhi1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kongzhi1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kongzhi1-ak " "Found design unit 1: kongzhi1-ak" {  } { { "kongzhi1.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/kongzhi1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 kongzhi1 " "Found entity 1: kongzhi1" {  } { { "kongzhi1.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/kongzhi1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin300.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fenpin300.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fenpin300-ak " "Found design unit 1: fenpin300-ak" {  } { { "fenpin300.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin300.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 fenpin300 " "Found entity 1: fenpin300" {  } { { "fenpin300.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin300.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhishu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zhishu-ak " "Found design unit 1: zhishu-ak" {  } { { "zhishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhishu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 zhishu " "Found entity 1: zhishu" {  } { { "zhishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhishu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duanmakaiguan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duanmakaiguan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duanmakaiguan-ak " "Found design unit 1: duanmakaiguan-ak" {  } { { "duanmakaiguan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/duanmakaiguan.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 duanmakaiguan " "Found entity 1: duanmakaiguan" {  } { { "duanmakaiguan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/duanmakaiguan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhenliejian.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhenliejian.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zhenliejian-ak " "Found design unit 1: zhenliejian-ak" {  } { { "zhenliejian.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhenliejian.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 zhenliejian " "Found entity 1: zhenliejian" {  } { { "zhenliejian.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhenliejian.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shanshuos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shanshuos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shanshuos-ak " "Found design unit 1: shanshuos-ak" {  } { { "shanshuos.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 shanshuos " "Found entity 1: shanshuos" {  } { { "shanshuos.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shanshuom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shanshuom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shanshuom-ak " "Found design unit 1: shanshuom-ak" {  } { { "shanshuom.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""} { "Info" "ISGN_ENTITY_NAME" "1 shanshuom " "Found entity 1: shanshuom" {  } { { "shanshuom.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shanshuoh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shanshuoh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shanshuoh-ak " "Found design unit 1: shanshuoh-ak" {  } { { "shanshuoh.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuoh.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""} { "Info" "ISGN_ENTITY_NAME" "1 shanshuoh " "Found entity 1: shanshuoh" {  } { { "shanshuoh.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shanshuoh.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhuangtaikey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhuangtaikey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zhuangtaikey-ak " "Found design unit 1: zhuangtaikey-ak" {  } { { "zhuangtaikey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhuangtaikey.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""} { "Info" "ISGN_ENTITY_NAME" "1 zhuangtaikey " "Found entity 1: zhuangtaikey" {  } { { "zhuangtaikey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/zhuangtaikey.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shinengxuan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shinengxuan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shinengxuan-ak " "Found design unit 1: shinengxuan-ak" {  } { { "shinengxuan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shinengxuan.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""} { "Info" "ISGN_ENTITY_NAME" "1 shinengxuan " "Found entity 1: shinengxuan" {  } { { "shinengxuan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shinengxuan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file naozhong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 naozhong-ak " "Found design unit 1: naozhong-ak" {  } { { "naozhong.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhong.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""} { "Info" "ISGN_ENTITY_NAME" "1 naozhong " "Found entity 1: naozhong" {  } { { "naozhong.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhong.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195721 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/fenpinb.vhd " "Can't analyze file -- file output_files/fenpinb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaodoukey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xiaodoukey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodoukey-ak " "Found design unit 1: xiaodoukey-ak" {  } { { "xiaodoukey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/xiaodoukey.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 xiaodoukey " "Found entity 1: xiaodoukey" {  } { { "xiaodoukey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/xiaodoukey.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqib2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqib2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqib2-ak " "Found design unit 1: jishuqib2-ak" {  } { { "jishuqib2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqib2 " "Found entity 1: jishuqib2" {  } { { "jishuqib2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jishuqic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jishuqic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jishuqic2-ak " "Found design unit 1: jishuqic2-ak" {  } { { "jishuqic2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 jishuqic2 " "Found entity 1: jishuqic2" {  } { { "jishuqic2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhongkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file naozhongkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 naozhongkey-ak " "Found design unit 1: naozhongkey-ak" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 naozhongkey " "Found entity 1: naozhongkey" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baoshijishu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baoshijishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baoshijishu-ak " "Found design unit 1: baoshijishu-ak" {  } { { "baoshijishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshijishu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 baoshijishu " "Found entity 1: baoshijishu" {  } { { "baoshijishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshijishu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baoshiyima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baoshiyima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baoshiyima-ak " "Found design unit 1: baoshiyima-ak" {  } { { "baoshiyima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshiyima.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 baoshiyima " "Found entity 1: baoshiyima" {  } { { "baoshiyima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshiyima.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhongjishu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file naozhongjishu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 naozhongjishu-ak " "Found design unit 1: naozhongjishu-ak" {  } { { "naozhongjishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongjishu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 naozhongjishu " "Found entity 1: naozhongjishu" {  } { { "naozhongjishu.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongjishu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naozhongyima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file naozhongyima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 naozhongyima-ak " "Found design unit 1: naozhongyima-ak" {  } { { "naozhongyima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongyima.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 naozhongyima " "Found entity 1: naozhongyima" {  } { { "naozhongyima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongyima.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bijiao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bijiao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bijiao-ak " "Found design unit 1: bijiao-ak" {  } { { "bijiao.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/bijiao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 bijiao " "Found entity 1: bijiao" {  } { { "bijiao.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/bijiao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jinzhixuan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jinzhixuan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jinzhixuan-ak " "Found design unit 1: jinzhixuan-ak" {  } { { "jinzhixuan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jinzhixuan.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 jinzhixuan " "Found entity 1: jinzhixuan" {  } { { "jinzhixuan.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jinzhixuan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shier24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shier24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shier24-ak " "Found design unit 1: shier24-ak" {  } { { "shier24.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shier24.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""} { "Info" "ISGN_ENTITY_NAME" "1 shier24 " "Found entity 1: shier24" {  } { { "shier24.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/shier24.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720750195724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yuanlitu " "Elaborating entity \"yuanlitu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3..0\] A3..0 " "Converted element name(s) from \"A\[3..0\]\" to \"A3..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[3..0\] A13..0 " "Converted element name(s) from \"A1\[3..0\]\" to \"A13..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A2 " "Converted elements in bus name \"A2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[3..0\] A23..0 " "Converted element name(s) from \"A2\[3..0\]\" to \"A23..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A3 " "Converted elements in bus name \"A3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A3\[3..0\] A33..0 " "Converted element name(s) from \"A3\[3..0\]\" to \"A33..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan " "Converted elements in bus name \"xuan\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan\[7..0\] xuan7..0 " "Converted element name(s) from \"xuan\[7..0\]\" to \"xuan7..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan1 " "Converted elements in bus name \"xuan1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan1\[7..0\] xuan17..0 " "Converted element name(s) from \"xuan1\[7..0\]\" to \"xuan17..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan2 " "Converted elements in bus name \"xuan2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan2\[7..0\] xuan27..0 " "Converted element name(s) from \"xuan2\[7..0\]\" to \"xuan27..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan3 " "Converted elements in bus name \"xuan3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan3\[7..0\] xuan37..0 " "Converted element name(s) from \"xuan3\[7..0\]\" to \"xuan37..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan4 " "Converted elements in bus name \"xuan4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan4\[7..0\] xuan47..0 " "Converted element name(s) from \"xuan4\[7..0\]\" to \"xuan47..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "xuan5 " "Converted elements in bus name \"xuan5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "xuan5\[7..0\] xuan57..0 " "Converted element name(s) from \"xuan5\[7..0\]\" to \"xuan57..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TLb2\[3..0\] TLb " "Bus \"TLb2\[3..0\]\" found using same base name as \"TLb\", which might lead to a name conflict." {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "THb2\[3..0\] THb " "Bus \"THb2\[3..0\]\" found using same base name as \"THb\", which might lead to a name conflict." {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TLc2\[3..0\] TLc " "Bus \"TLc2\[3..0\]\" found using same base name as \"TLc\", which might lead to a name conflict." {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "THc2\[3..0\] THc " "Bus \"THc2\[3..0\]\" found using same base name as \"THc\", which might lead to a name conflict." {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } { -456 936 1120 -312 "inst30" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "THb " "Converted elements in bus name \"THb\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "THb\[3..0\] THb3..0 " "Converted element name(s) from \"THb\[3..0\]\" to \"THb3..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195744 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195744 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "THb2 " "Converted elements in bus name \"THb2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "THb2\[3..0\] THb23..0 " "Converted element name(s) from \"THb2\[3..0\]\" to \"THb23..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "THc " "Converted elements in bus name \"THc\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "THc\[3..0\] THc3..0 " "Converted element name(s) from \"THc\[3..0\]\" to \"THc3..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "THc2 " "Converted elements in bus name \"THc2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "THc2\[3..0\] THc23..0 " "Converted element name(s) from \"THc2\[3..0\]\" to \"THc23..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLb " "Converted elements in bus name \"TLb\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLb\[3..0\] TLb3..0 " "Converted element name(s) from \"TLb\[3..0\]\" to \"TLb3..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLb2 " "Converted elements in bus name \"TLb2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLb2\[3..0\] TLb23..0 " "Converted element name(s) from \"TLb2\[3..0\]\" to \"TLb23..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLc " "Converted elements in bus name \"TLc\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLc\[3..0\] TLc3..0 " "Converted element name(s) from \"TLc\[3..0\]\" to \"TLc3..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLc2 " "Converted elements in bus name \"TLc2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLc2\[3..0\] TLc23..0 " "Converted element name(s) from \"TLc2\[3..0\]\" to \"TLc23..0\"" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1720750195751 ""}  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "jishuqic inst22 " "Block or symbol \"jishuqic\" of instance \"inst22\" overlaps another block or symbol" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 632 584 760 744 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bijiao bijiao:inst18 " "Elaborating entity \"bijiao\" for hierarchy \"bijiao:inst18\"" {  } { { "yuanlitu.bdf" "inst18" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 584 2000 2136 696 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshiyima baoshiyima:inst15 " "Elaborating entity \"baoshiyima\" for hierarchy \"baoshiyima:inst15\"" {  } { { "yuanlitu.bdf" "inst15" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 512 1800 1936 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin300 fenpin300:inst7 " "Elaborating entity \"fenpin300\" for hierarchy \"fenpin300:inst7\"" {  } { { "yuanlitu.bdf" "inst7" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 56 248 376 136 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:inst1 " "Elaborating entity \"fenpin\" for hierarchy \"fenpin:inst1\"" {  } { { "yuanlitu.bdf" "inst1" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 368 352 480 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshijishu baoshijishu:inst35 " "Elaborating entity \"baoshijishu\" for hierarchy \"baoshijishu:inst35\"" {  } { { "yuanlitu.bdf" "inst35" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 544 1616 1768 624 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baoshi baoshi:inst31 " "Elaborating entity \"baoshi\" for hierarchy \"baoshi:inst31\"" {  } { { "yuanlitu.bdf" "inst31" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 616 1392 1576 824 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naozhong naozhong:inst30 " "Elaborating entity \"naozhong\" for hierarchy \"naozhong:inst30\"" {  } { { "yuanlitu.bdf" "inst30" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 936 1120 -312 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpina fenpina:inst4 " "Elaborating entity \"fenpina\" for hierarchy \"fenpina:inst4\"" {  } { { "yuanlitu.bdf" "inst4" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 144 472 600 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naozhongkey naozhongkey:inst29 " "Elaborating entity \"naozhongkey\" for hierarchy \"naozhongkey:inst29\"" {  } { { "yuanlitu.bdf" "inst29" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -456 560 728 -312 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2b\[0\] naozhongkey.vhd(25) " "Inferred latch for \"q2b\[0\]\" at naozhongkey.vhd(25)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2b\[1\] naozhongkey.vhd(25) " "Inferred latch for \"q2b\[1\]\" at naozhongkey.vhd(25)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2b\[2\] naozhongkey.vhd(25) " "Inferred latch for \"q2b\[2\]\" at naozhongkey.vhd(25)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2b\[3\] naozhongkey.vhd(25) " "Inferred latch for \"q2b\[3\]\" at naozhongkey.vhd(25)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1b\[0\] naozhongkey.vhd(24) " "Inferred latch for \"q1b\[0\]\" at naozhongkey.vhd(24)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1b\[1\] naozhongkey.vhd(24) " "Inferred latch for \"q1b\[1\]\" at naozhongkey.vhd(24)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1b\[2\] naozhongkey.vhd(24) " "Inferred latch for \"q1b\[2\]\" at naozhongkey.vhd(24)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1b\[3\] naozhongkey.vhd(24) " "Inferred latch for \"q1b\[3\]\" at naozhongkey.vhd(24)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2a\[0\] naozhongkey.vhd(23) " "Inferred latch for \"q2a\[0\]\" at naozhongkey.vhd(23)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2a\[1\] naozhongkey.vhd(23) " "Inferred latch for \"q2a\[1\]\" at naozhongkey.vhd(23)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2a\[2\] naozhongkey.vhd(23) " "Inferred latch for \"q2a\[2\]\" at naozhongkey.vhd(23)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2a\[3\] naozhongkey.vhd(23) " "Inferred latch for \"q2a\[3\]\" at naozhongkey.vhd(23)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1a\[0\] naozhongkey.vhd(22) " "Inferred latch for \"q1a\[0\]\" at naozhongkey.vhd(22)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1a\[1\] naozhongkey.vhd(22) " "Inferred latch for \"q1a\[1\]\" at naozhongkey.vhd(22)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1a\[2\] naozhongkey.vhd(22) " "Inferred latch for \"q1a\[2\]\" at naozhongkey.vhd(22)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1a\[3\] naozhongkey.vhd(22) " "Inferred latch for \"q1a\[3\]\" at naozhongkey.vhd(22)" {  } { { "naozhongkey.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/naozhongkey.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|naozhongkey:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xiaodou xiaodou:inst27 " "Elaborating entity \"xiaodou\" for hierarchy \"xiaodou:inst27\"" {  } { { "yuanlitu.bdf" "inst27" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -448 360 496 -368 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xiaodoukey xiaodoukey:inst9 " "Elaborating entity \"xiaodoukey\" for hierarchy \"xiaodoukey:inst9\"" {  } { { "yuanlitu.bdf" "inst9" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 560 -96 48 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shier24 shier24:inst10 " "Elaborating entity \"shier24\" for hierarchy \"shier24:inst10\"" {  } { { "yuanlitu.bdf" "inst10" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 1032 880 1080 1144 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqif jishuqif:inst25 " "Elaborating entity \"jishuqif\" for hierarchy \"jishuqif:inst25\"" {  } { { "yuanlitu.bdf" "inst25" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 1056 584 760 1168 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqif.vhd(21) " "VHDL Process Statement warning at jishuqif.vhd(21): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqif.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqif.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqif:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSH jishuqif.vhd(22) " "VHDL Process Statement warning at jishuqif.vhd(22): signal \"ZSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqif.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqif.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqif:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqic2 jishuqic2:inst24 " "Elaborating entity \"jishuqic2\" for hierarchy \"jishuqic2:inst24\"" {  } { { "yuanlitu.bdf" "inst24" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 864 584 760 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqic2.vhd(22) " "VHDL Process Statement warning at jishuqic2.vhd(22): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqic2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqic2:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSL jishuqic2.vhd(23) " "VHDL Process Statement warning at jishuqic2.vhd(23): signal \"ZSL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqic2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic2.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqic2:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqib2 jishuqib2:inst23 " "Elaborating entity \"jishuqib2\" for hierarchy \"jishuqib2:inst23\"" {  } { { "yuanlitu.bdf" "inst23" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 736 584 760 848 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqib2.vhd(22) " "VHDL Process Statement warning at jishuqib2.vhd(22): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqib2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqib2:inst23"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSH jishuqib2.vhd(23) " "VHDL Process Statement warning at jishuqib2.vhd(23): signal \"ZSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqib2.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib2.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqib2:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqic jishuqic:inst22 " "Elaborating entity \"jishuqic\" for hierarchy \"jishuqic:inst22\"" {  } { { "yuanlitu.bdf" "inst22" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 632 584 760 744 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqic.vhd(22) " "VHDL Process Statement warning at jishuqic.vhd(22): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqic.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqic:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSL jishuqic.vhd(23) " "VHDL Process Statement warning at jishuqic.vhd(23): signal \"ZSL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqic.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqic.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqic:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqib jishuqib:inst " "Elaborating entity \"jishuqib\" for hierarchy \"jishuqib:inst\"" {  } { { "yuanlitu.bdf" "inst" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 512 584 760 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqib.vhd(22) " "VHDL Process Statement warning at jishuqib.vhd(22): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqib.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqib:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSH jishuqib.vhd(23) " "VHDL Process Statement warning at jishuqib.vhd(23): signal \"ZSH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqib.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqib.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqib:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqia jishuqia:inst21 " "Elaborating entity \"jishuqia\" for hierarchy \"jishuqia:inst21\"" {  } { { "yuanlitu.bdf" "inst21" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 376 536 720 488 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zhishu jishuqia.vhd(22) " "VHDL Process Statement warning at jishuqia.vhd(22): signal \"zhishu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqia.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqia.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqia:inst897"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZSL jishuqia.vhd(23) " "VHDL Process Statement warning at jishuqia.vhd(23): signal \"ZSL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqia.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqia:inst897"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key jishuqia.vhd(25) " "VHDL Process Statement warning at jishuqia.vhd(25): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jishuqia.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/jishuqia.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 "|yuanlitu|jishuqia:inst897"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zhuangtaikey zhuangtaikey:inst2 " "Elaborating entity \"zhuangtaikey\" for hierarchy \"zhuangtaikey:inst2\"" {  } { { "yuanlitu.bdf" "inst2" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 24 448 624 104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jinzhixuan jinzhixuan:inst5 " "Elaborating entity \"jinzhixuan\" for hierarchy \"jinzhixuan:inst5\"" {  } { { "yuanlitu.bdf" "inst5" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 1232 584 736 1312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naozhongyima naozhongyima:inst37 " "Elaborating entity \"naozhongyima\" for hierarchy \"naozhongyima:inst37\"" {  } { { "yuanlitu.bdf" "inst37" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 656 1816 1952 736 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "naozhongjishu naozhongjishu:inst36 " "Elaborating entity \"naozhongjishu\" for hierarchy \"naozhongjishu:inst36\"" {  } { { "yuanlitu.bdf" "inst36" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 656 1616 1768 736 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima yima:inst6 " "Elaborating entity \"yima\" for hierarchy \"yima:inst6\"" {  } { { "yuanlitu.bdf" "inst6" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 104 1416 1592 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shinengxuan shinengxuan:inst16 " "Elaborating entity \"shinengxuan\" for hierarchy \"shinengxuan:inst16\"" {  } { { "yuanlitu.bdf" "inst16" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -48 1200 1392 192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saomiao saomiao:inst453 " "Elaborating entity \"saomiao\" for hierarchy \"saomiao:inst453\"" {  } { { "yuanlitu.bdf" "inst453" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 288 944 1120 464 "inst453" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shanshuoh shanshuoh:inst14 " "Elaborating entity \"shanshuoh\" for hierarchy \"shanshuoh:inst14\"" {  } { { "yuanlitu.bdf" "inst14" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -304 936 1112 -128 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shanshuom shanshuom:inst13 " "Elaborating entity \"shanshuom\" for hierarchy \"shanshuom:inst13\"" {  } { { "yuanlitu.bdf" "inst13" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { -120 936 1112 56 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shanshuos shanshuos:inst12 " "Elaborating entity \"shanshuos\" for hierarchy \"shanshuos:inst12\"" {  } { { "yuanlitu.bdf" "inst12" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 88 936 1112 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720750195765 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[7\] VCC " "Pin \"seven\[7\]\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 128 1712 1888 144 "seven\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720750196072 "|yuanlitu|seven[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720750196072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720750196132 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720750196132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "369 " "Implemented 369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720750196132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720750196132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750196162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 10:09:56 2024 " "Processing ended: Fri Jul 12 10:09:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750196162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750196162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750196162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720750196162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720750197074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750197074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:09:56 2024 " "Processing started: Fri Jul 12 10:09:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750197074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720750197074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off demo -c demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720750197074 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720750197124 ""}
{ "Info" "0" "" "Project  = demo" {  } {  } 0 0 "Project  = demo" 0 0 "Fitter" 0 0 1720750197124 ""}
{ "Info" "0" "" "Revision = demo" {  } {  } 0 0 "Revision = demo" 0 0 "Fitter" 0 0 1720750197124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720750197164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720750197164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "demo EPM570T100C5 " "Selected device EPM570T100C5 for design \"demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720750197164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720750197194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720750197194 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720750197214 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720750197214 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720750197247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720750197247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720750197247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720750197247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720750197247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720750197247 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720750197274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "demo.sdc " "Synopsys Design Constraints File file not found: 'demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720750197274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720750197274 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1720750197274 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1720750197274 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fenpin300:inst7\|clkm " "   1.000 fenpin300:inst7\|clkm" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fenpin:inst1\|clkb " "   1.000 fenpin:inst1\|clkb" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fenpina:inst4\|clkm " "   1.000 fenpina:inst4\|clkm" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 xiaodou:inst27\|keya " "   1.000 xiaodou:inst27\|keya" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720750197274 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720750197274 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720750197284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "yuanlitu.bdf" "" { Schematic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/yuanlitu.bdf" { { 344 48 216 360 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fenpin300:inst7\|clkm Global clock " "Automatically promoted some destinations of signal \"fenpin300:inst7\|clkm\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fenpin300:inst7\|clkm " "Destination \"fenpin300:inst7\|clkm\" may be non-global or may not use global clock" {  } { { "fenpin300.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin300.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1720750197284 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "baoshiyima:inst15\|b~1 " "Destination \"baoshiyima:inst15\|b~1\" may be non-global or may not use global clock" {  } { { "baoshiyima.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/baoshiyima.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1720750197284 ""}  } { { "fenpin300.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin300.vhd" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fenpina:inst4\|clkm Global clock " "Automatically promoted some destinations of signal \"fenpina:inst4\|clkm\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fenpina:inst4\|clkm " "Destination \"fenpina:inst4\|clkm\" may be non-global or may not use global clock" {  } { { "fenpina.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpina.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1720750197284 ""}  } { { "fenpina.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpina.vhd" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fenpin:inst1\|clkb Global clock " "Automatically promoted some destinations of signal \"fenpin:inst1\|clkb\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "fenpin:inst1\|clkb " "Destination \"fenpin:inst1\|clkb\" may be non-global or may not use global clock" {  } { { "fenpin.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1720750197284 ""}  } { { "fenpin.vhd" "" { Text "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/fenpin.vhd" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1720750197284 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1720750197304 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1720750197314 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1720750197314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1720750197314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720750197314 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmah\[0\] " "Node \"duanmah\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmah\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmah\[1\] " "Node \"duanmah\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmah\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmah\[2\] " "Node \"duanmah\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmah\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmah\[3\] " "Node \"duanmah\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmah\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmal\[0\] " "Node \"duanmal\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmal\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmal\[1\] " "Node \"duanmal\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmal\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmal\[2\] " "Node \"duanmal\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmal\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "duanmal\[3\] " "Node \"duanmal\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "duanmal\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720750197324 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720750197324 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720750197324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720750197324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720750197384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720750197454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720750197464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720750197915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720750197915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720750197935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720750198026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720750198026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720750198206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720750198206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720750198206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720750198216 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720750198216 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720750198236 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1720750198236 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  D:\\quartus18\\license.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  D:\\quartus18\\license.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1720750198257 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  D:\\quartus18\\license.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  D:\\quartus18\\license.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1720750198257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/output_files/demo.fit.smsg " "Generated suppressed messages file C:/Users/Tiler/Desktop/Digital2024/D2024yjhshuzizhongmax/output_files/demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720750198267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6054 " "Peak virtual memory: 6054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750198287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 10:09:58 2024 " "Processing ended: Fri Jul 12 10:09:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750198287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750198287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750198287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720750198287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720750199078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750199078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:09:59 2024 " "Processing started: Fri Jul 12 10:09:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750199078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720750199078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off demo -c demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720750199078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720750199223 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720750199233 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720750199233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750199294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 10:09:59 2024 " "Processing ended: Fri Jul 12 10:09:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750199294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750199294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750199294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720750199294 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720750199881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720750200212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720750200212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 10:10:00 2024 " "Processing started: Fri Jul 12 10:10:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720750200212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720750200212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta demo -c demo " "Command: quartus_sta demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720750200212 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720750200262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720750200312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720750200312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720750200382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720750200513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720750200523 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "demo.sdc " "Synopsys Design Constraints File file not found: 'demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720750200533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin300:inst7\|clkm fenpin300:inst7\|clkm " "create_clock -period 1.000 -name fenpin300:inst7\|clkm fenpin300:inst7\|clkm" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750200533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpin:inst1\|clkb fenpin:inst1\|clkb " "create_clock -period 1.000 -name fenpin:inst1\|clkb fenpin:inst1\|clkb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750200533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750200533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fenpina:inst4\|clkm fenpina:inst4\|clkm " "create_clock -period 1.000 -name fenpina:inst4\|clkm fenpina:inst4\|clkm" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750200533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name xiaodou:inst27\|keya xiaodou:inst27\|keya " "create_clock -period 1.000 -name xiaodou:inst27\|keya xiaodou:inst27\|keya" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720750200533 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720750200533 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720750200533 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720750200543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720750200543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.274 " "Worst-case setup slack is -11.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.274            -199.514 fenpin:inst1\|clkb  " "  -11.274            -199.514 fenpin:inst1\|clkb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.464            -204.338 fenpina:inst4\|clkm  " "   -9.464            -204.338 fenpina:inst4\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.589            -268.962 clk  " "   -7.589            -268.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441             -79.965 xiaodou:inst27\|keya  " "   -6.441             -79.965 xiaodou:inst27\|keya " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.422            -198.933 fenpin300:inst7\|clkm  " "   -6.422            -198.933 fenpin300:inst7\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.398 " "Worst-case hold slack is -2.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.398              -6.488 clk  " "   -2.398              -6.488 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364              -2.364 fenpin300:inst7\|clkm  " "   -2.364              -2.364 fenpin300:inst7\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.475 fenpina:inst4\|clkm  " "   -0.262              -0.475 fenpina:inst4\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 fenpin:inst1\|clkb  " "    1.078               0.000 fenpin:inst1\|clkb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.202               0.000 xiaodou:inst27\|keya  " "    4.202               0.000 xiaodou:inst27\|keya " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.176 " "Worst-case recovery slack is -6.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.176            -117.912 fenpin:inst1\|clkb  " "   -6.176            -117.912 fenpin:inst1\|clkb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.116 " "Worst-case removal slack is 4.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.116               0.000 fenpin:inst1\|clkb  " "    4.116               0.000 fenpin:inst1\|clkb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 fenpin300:inst7\|clkm  " "    0.234               0.000 fenpin300:inst7\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 fenpin:inst1\|clkb  " "    0.234               0.000 fenpin:inst1\|clkb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 fenpina:inst4\|clkm  " "    0.234               0.000 fenpina:inst4\|clkm " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 xiaodou:inst27\|keya  " "    0.500               0.000 xiaodou:inst27\|keya " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720750200553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720750200553 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1720750200592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720750200604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720750200605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720750200630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 10:10:00 2024 " "Processing ended: Fri Jul 12 10:10:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720750200630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720750200630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720750200630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720750200630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720750201240 ""}
