// Seed: 1586898371
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  assign id_4 = 1;
  supply1 id_5;
  initial id_4 <= ~1'b0 == id_5;
  always $display(1, id_3, id_3, id_3, id_3, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  tri1 id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
  assign modCall_1.type_7 = 0;
  wire id_8;
  nor primCall (id_5, id_1, id_4, id_2);
endmodule
