/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 1/7/16 17:24:50
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -R -ST fxr_linkmux_cm -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/355_Memory_Map_LinkMux_CM.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_LINKMUX_CM_SW_DEF
#define DEF_FXR_LINKMUX_CM_SW_DEF

#ifndef FXR_LM_CM_CSRS
#define FXR_LM_CM_CSRS							0x000000000000
#endif
#define FXR_NUM_CONTEXTS						192
#define FXR_NUM_PIDS							4096
#define FXR_MAX_CONTEXT							191
#define FXR_TX_CONTEXT_ENTRIES						128
#define FXR_TX_CONTEXT_MAX						127
#define FXR_RX_CONTEXT_ENTRIES						16
#define FXR_RX_CONTEXT_MAX						15
#define FXR_NUM_SL							32
#define FXR_MAX_SL							31
#define CM_CONFIG_OFFSET						0
#define CM_CRDT_LIMIT_OFFSET						128
#define CM_CRDT_USED_OFFSET						640
#define CM_NUM_VL							10
/*
* Table #4 of fxr_top - TP_CFG_CM_RESET
* The TPORT reset control register provides a mechanism to reset specific blocks 
* within TPORT.
*/
#define FXR_TP_CFG_CM_RESET						(FXR_LM_CM_CSRS + 0x000000000000)
#define FXR_TP_CFG_CM_RESET_RESETCSR					0x0000000000000000ull
#define FXR_TP_CFG_CM_RESET_UNUSED_63_12_SHIFT				12
#define FXR_TP_CFG_CM_RESET_UNUSED_63_12_MASK				0xFFFFFFFFFFFFFull
#define FXR_TP_CFG_CM_RESET_UNUSED_63_12_SMASK				0xFFFFFFFFFFFFF000ull
#define FXR_TP_CFG_CM_RESET_CRDT_RTRN_RESET_SHIFT			2
#define FXR_TP_CFG_CM_RESET_CRDT_RTRN_RESET_MASK			0x3FFull
#define FXR_TP_CFG_CM_RESET_CRDT_RTRN_RESET_SMASK			0xFFCull
#define FXR_TP_CFG_CM_RESET_SOFT_RESET_SHIFT				1
#define FXR_TP_CFG_CM_RESET_SOFT_RESET_MASK				0x1ull
#define FXR_TP_CFG_CM_RESET_SOFT_RESET_SMASK				0x2ull
#define FXR_TP_CFG_CM_RESET_UNUSED_0_SHIFT				0
#define FXR_TP_CFG_CM_RESET_UNUSED_0_MASK				0x1ull
#define FXR_TP_CFG_CM_RESET_UNUSED_0_SMASK				0x1ull
/*
* Table #5 of fxr_top - TP_CFG_CM_CRDT_SEND
* The units register is used for configuring the granularity of the credits used 
* by the credit manager
*/
#define FXR_TP_CFG_CM_CRDT_SEND						(FXR_LM_CM_CSRS + 0x000000000008)
#define FXR_TP_CFG_CM_CRDT_SEND_RESETCSR				0x0000000010000601ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_63_30_SHIFT			30
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_63_30_MASK			0x3FFFFFFFFull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_63_30_SMASK			0xFFFFFFFFC0000000ull
#define FXR_TP_CFG_CM_CRDT_SEND_CRDT_UPDT_THRESHOLD_SHIFT		26
#define FXR_TP_CFG_CM_CRDT_SEND_CRDT_UPDT_THRESHOLD_MASK		0xFull
#define FXR_TP_CFG_CM_CRDT_SEND_CRDT_UPDT_THRESHOLD_SMASK		0x3C000000ull
#define FXR_TP_CFG_CM_CRDT_SEND_RETURN_CREDIT_STATUS_SHIFT		16
#define FXR_TP_CFG_CM_CRDT_SEND_RETURN_CREDIT_STATUS_MASK		0x3FFull
#define FXR_TP_CFG_CM_CRDT_SEND_RETURN_CREDIT_STATUS_SMASK		0x3FF0000ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_15_11_SHIFT			11
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_15_11_MASK			0x1Full
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_15_11_SMASK			0xF800ull
#define FXR_TP_CFG_CM_CRDT_SEND_FORCE_CR_MODE_SHIFT			10
#define FXR_TP_CFG_CM_CRDT_SEND_FORCE_CR_MODE_MASK			0x1ull
#define FXR_TP_CFG_CM_CRDT_SEND_FORCE_CR_MODE_SMASK			0x400ull
#define FXR_TP_CFG_CM_CRDT_SEND_SIDE_BAND_LIMIT_SHIFT			8
#define FXR_TP_CFG_CM_CRDT_SEND_SIDE_BAND_LIMIT_MASK			0x3ull
#define FXR_TP_CFG_CM_CRDT_SEND_SIDE_BAND_LIMIT_SMASK			0x300ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_7_SHIFT				7
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_7_MASK				0x1ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_7_SMASK				0x80ull
#define FXR_TP_CFG_CM_CRDT_SEND_VL15_INDEX_SHIFT			4
#define FXR_TP_CFG_CM_CRDT_SEND_VL15_INDEX_MASK				0x7ull
#define FXR_TP_CFG_CM_CRDT_SEND_VL15_INDEX_SMASK			0x70ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_3_SHIFT				3
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_3_MASK				0x1ull
#define FXR_TP_CFG_CM_CRDT_SEND_UNUSED_3_SMASK				0x8ull
#define FXR_TP_CFG_CM_CRDT_SEND_AU_SHIFT				0
#define FXR_TP_CFG_CM_CRDT_SEND_AU_MASK					0x7ull
#define FXR_TP_CFG_CM_CRDT_SEND_AU_SMASK				0x7ull
/*
* Table #6 of fxr_top - TP_CFG_CM_CRDT_RETURN_TIMER
* When using credit control flits, this registers controls the frequency in 
* which credit control fits are returned to the transmitter.
*/
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER					(FXR_LM_CM_CSRS + 0x000000000010)
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_RESETCSR			0x0000000000000040ull
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_UNUSED_63_32_SHIFT		32
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_COUNT_SHIFT			0
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_COUNT_MASK			0xFFFFFFFFull
#define FXR_TP_CFG_CM_CRDT_RETURN_TIMER_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #7 of fxr_top - TP_CFG_CM_CRDT_VL15_DOS_TIMER
* This register controls the frequency in which VL15 credit ack are returned to 
* the transmitter. 
*/
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER				(FXR_LM_CM_CSRS + 0x000000000018)
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_RESETCSR			0x0000000000000040ull
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_UNUSED_63_32_SHIFT		32
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_COUNT_SHIFT			0
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_COUNT_MASK			0xFFFFFFFFull
#define FXR_TP_CFG_CM_CRDT_VL15_DOS_TIMER_COUNT_SMASK			0xFFFFFFFFull
/*
* Table #8 of fxr_top - TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0
* The local credit return values table is written by firmware and is constructed 
* from the local CU, and CR values. The values in this table must be consistent 
* with the values in the neighboring remote table. Entry 0 must be 0, entries 1 
* through 7 are the number of AU's to return. Credits are accumulated and a 
* control flit (or sideband ack) is created. The number of AU's in the control 
* flit is determined by selecting the highest numbered entry that contains a 
* value equal to or less than the number of accumulated AU's that are available 
* to be returned. The control flit is sent to OC. see #%%#Local Credit Return 
* Table1#%%# for entries 4-7
*/
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0				(FXR_LM_CM_CSRS + 0x000000000020)
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_RESETCSR			0x0004000200010000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_63_62_SHIFT		62
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_63_62_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_63_62_SMASK		0xC000000000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY3_SHIFT		48
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY3_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY3_SMASK		0x3FFF000000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_47_46_SHIFT		46
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_47_46_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_47_46_SMASK		0xC00000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY2_SHIFT		32
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY2_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY2_SMASK		0x3FFF00000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_31_30_SHIFT		30
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_31_30_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_31_30_SMASK		0xC0000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY1_SHIFT		16
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY1_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY1_SMASK		0x3FFF0000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_15_14_SHIFT		14
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_15_14_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_UNUSED_15_14_SMASK		0xC000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY0_SHIFT		0
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY0_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL0_ENTRY0_SMASK		0x3FFFull
/*
* Table #9 of fxr_top - TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1
* Local Credit Return Table1 contains entries 4-7 of the 8 entry Local Credit 
* Return Table. Entires 4-7 are written with a number that represents the number 
* of Allocation Units (AU) to be returned for it's index
*/
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1				(FXR_LM_CM_CSRS + 0x000000000028)
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_RESETCSR			0x0040002000100008ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_63_62_SHIFT		62
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_63_62_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_63_62_SMASK		0xC000000000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY7_SHIFT		48
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY7_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY7_SMASK		0x3FFF000000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_47_46_SHIFT		46
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_47_46_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_47_46_SMASK		0xC00000000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY6_SHIFT		32
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY6_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY6_SMASK		0x3FFF00000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_31_30_SHIFT		30
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_31_30_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_31_30_SMASK		0xC0000000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY5_SHIFT		16
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY5_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY5_SMASK		0x3FFF0000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_15_14_SHIFT		14
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_15_14_MASK		0x3ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_UNUSED_15_14_SMASK		0xC000ull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY4_SHIFT		0
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY4_MASK		0x3FFFull
#define FXR_TP_CFG_CM_LOCAL_CRDT_RETURN_TBL1_ENTRY4_SMASK		0x3FFFull
/*
* Table #10 of fxr_top - TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0
* The remote credit return values table is written by firmware and is 
* constructed from the CU and CR values received from the remote device. The 
* values in this table must be consistent with the values in the neighboring 
* local table. Entry 0 must be 0, entries 1 through 7 are the number of AU's 
* returning. The number of AU's returned to the transmitter is based on the 
* index in the control flit (or sideband ack) received from DC. The control flit 
* index is derived from the local credit return table. The Remote Credit Return 
* Table is 8 entries. See #%%#Remote Credit Return Table 1#%%# for entries 
* 4-7.
*/
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0				(FXR_LM_CM_CSRS + 0x000000000030)
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_RESETCSR			0x0004000200010000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_63_62_SHIFT	62
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_63_62_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_63_62_SMASK	0xC000000000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY3_SHIFT		48
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY3_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY3_SMASK		0x3FFF000000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_47_46_SHIFT	46
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_47_46_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_47_46_SMASK	0xC00000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY2_SHIFT		32
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY2_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY2_SMASK		0x3FFF00000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_31_30_SHIFT	30
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_31_30_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_31_30_SMASK	0xC0000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY1_SHIFT		16
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY1_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY1_SMASK		0x3FFF0000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_15_14_SHIFT	14
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_15_14_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_UNUSED_15_14_SMASK	0xC000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY0_SHIFT		0
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY0_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL0_ENTRY0_SMASK		0x3FFFull
/*
* Table #11 of fxr_top - TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1
* Remote Credit Return Table1 contains entries 4-7 of the 8 entry Remote Credit 
* Return Table. Entires 4-7 are written with a number that represents the number 
* of Allocation Units (AU) to be returned for it's index.
*/
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1				(FXR_LM_CM_CSRS + 0x000000000038)
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_RESETCSR			0x0040002000100008ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_63_62_SHIFT	62
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_63_62_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_63_62_SMASK	0xC000000000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY7_SHIFT		48
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY7_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY7_SMASK		0x3FFF000000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_47_46_SHIFT	46
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_47_46_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_47_46_SMASK	0xC00000000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY6_SHIFT		32
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY6_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY6_SMASK		0x3FFF00000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_31_30_SHIFT	30
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_31_30_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_31_30_SMASK	0xC0000000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY5_SHIFT		16
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY5_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY5_SMASK		0x3FFF0000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_15_14_SHIFT	14
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_15_14_MASK		0x3ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_UNUSED_15_14_SMASK	0xC000ull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY4_SHIFT		0
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY4_MASK		0x3FFFull
#define FXR_TP_CFG_CM_REMOTE_CRDT_RETURN_TBL1_ENTRY4_SMASK		0x3FFFull
/*
* Table #12 of fxr_top - TP_CFG_CM_SC_TO_VLT_MAP
* SC to VL map registers are used to map the 32 SCs to the 16 VLs. There are 16 
* entries per CSR.
*/
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP					(FXR_LM_CM_CSRS + 0x000000000040)
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_RESETCSR				0xF432109876543210ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY15_SHIFT			60
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY15_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY15_SMASK			0xF000000000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY14_SHIFT			56
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY14_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY14_SMASK			0xF00000000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY13_SHIFT			52
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY13_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY13_SMASK			0xF0000000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY12_SHIFT			48
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY12_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY12_SMASK			0xF000000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY11_SHIFT			44
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY11_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY11_SMASK			0xF00000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY10_SHIFT			40
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY10_MASK			0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY10_SMASK			0xF0000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY9_SHIFT			36
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY9_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY9_SMASK			0xF000000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY8_SHIFT			32
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY8_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY8_SMASK			0xF00000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY7_SHIFT			28
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY7_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY7_SMASK			0xF0000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY6_SHIFT			24
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY6_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY6_SMASK			0xF000000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY5_SHIFT			20
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY5_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY5_SMASK			0xF00000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY4_SHIFT			16
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY4_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY4_SMASK			0xF0000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY3_SHIFT			12
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY3_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY3_SMASK			0xF000ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY2_SHIFT			8
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY2_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY2_SMASK			0xF00ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY1_SHIFT			4
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY1_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY1_SMASK			0xF0ull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY0_SHIFT			0
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY0_MASK				0xFull
#define FXR_TP_CFG_CM_SC_TO_VLT_MAP_ENTRY0_SMASK			0xFull
/*
* Table #13 of fxr_top - TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT
* The dedicated credit limit registers is used to set the dedicated limits for 
* the remote RBUF VL8:0, VL15.
*/
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT				(FXR_LM_CM_CSRS + 0x000000000080)
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_RESETCSR			0x000000000000FFFFull
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_UNUSED_63_16_SHIFT	16
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_UNUSED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_UNUSED_63_16_SMASK	0xFFFFFFFFFFFF0000ull
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_DEDICATED_SHIFT		0
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_DEDICATED_MASK		0xFFFFull
#define FXR_TP_CFG_CM_DEDICATED_VL_CRDT_LIMIT_DEDICATED_SMASK		0xFFFFull
/*
* Table #14 of fxr_top - TP_CFG_CM_SHARED_VL_CRDT_LIMIT
* The shared credit limit register is used to set the shared limits for the 
* remote RBUF VL8:0, VL15.
*/
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT				(FXR_LM_CM_CSRS + 0x000000000150)
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_RESETCSR			0x0000000000000000ull
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_UNUSED_63_16_SHIFT		16
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_UNUSED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_UNUSED_63_16_SMASK		0xFFFFFFFFFFFF0000ull
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_SHARED_SHIFT			0
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_SHARED_MASK			0xFFFFull
#define FXR_TP_CFG_CM_SHARED_VL_CRDT_LIMIT_SHARED_SMASK			0xFFFFull
/*
* Table #15 of fxr_top - TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT
* The global shared credit limit register for the remote RBUF VL8:0, 
* VL15.
*/
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT				(FXR_LM_CM_CSRS + 0x000000000220)
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_RESETCSR			0x0000000007FC0000ull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_UNUSED_63_32_SHIFT		32
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_TOTAL_CREDIT_LIMIT_SHIFT	16
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_TOTAL_CREDIT_LIMIT_MASK	0xFFFFull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_TOTAL_CREDIT_LIMIT_SMASK	0xFFFF0000ull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_SHARED_SHIFT		0
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_SHARED_MASK		0xFFFFull
#define FXR_TP_CFG_CM_GLOBAL_SHRD_CRDT_LIMIT_SHARED_SMASK		0xFFFFull
/*
* Table #16 of fxr_top - TP_DBG_CM_VL_CRDTS_USED
* The used VL credit registers provide the total VL used group, shared and 
* dedicated credit count for the Remote RBUF.
*/
#define FXR_TP_DBG_CM_VL_CRDTS_USED					(FXR_LM_CM_CSRS + 0x000000000280)
#define FXR_TP_DBG_CM_VL_CRDTS_USED_RESETCSR				0x0000000000000000ull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_UNUSED_63_32_SHIFT			32
#define FXR_TP_DBG_CM_VL_CRDTS_USED_UNUSED_63_32_MASK			0xFFFFFFFFull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_UNUSED_63_32_SMASK			0xFFFFFFFF00000000ull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_SHARED_SHIFT			16
#define FXR_TP_DBG_CM_VL_CRDTS_USED_SHARED_MASK				0xFFFFull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_SHARED_SMASK			0xFFFF0000ull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_DEDICATED_SHIFT			0
#define FXR_TP_DBG_CM_VL_CRDTS_USED_DEDICATED_MASK			0xFFFFull
#define FXR_TP_DBG_CM_VL_CRDTS_USED_DEDICATED_SMASK			0xFFFFull
/*
* Table #17 of fxr_top - TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED
* The used VL credit registers provide the total Global used shared credit count 
* for the Remote RBUF.
*/
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED				(FXR_LM_CM_CSRS + 0x0000000002D0)
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_RESETCSR			0x0000000000000000ull
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_UNUSED_63_16_SHIFT		16
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_UNUSED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_UNUSED_63_16_SMASK		0xFFFFFFFFFFFF0000ull
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_SHARED_SHIFT		0
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_SHARED_MASK		0xFFFFull
#define FXR_TP_DBG_CM_GLOBAL_SHRD_CRDTS_USED_SHARED_SMASK		0xFFFFull
/*
* Table #18 of fxr_top - TP_DBG_CM_TOTAL_CRDTS_USED
* The credit used registers provide the total used credits for dedicated and 
* shared space in the remote rbuf dedicated pool.
*/
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED					(FXR_LM_CM_CSRS + 0x0000000002D8)
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_RESETCSR				0x0000000000000000ull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_UNUSED_63_32_SHIFT		32
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_UNUSED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_SHARED_SHIFT			16
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_SHARED_MASK			0xFFFFull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_SHARED_SMASK			0xFFFF0000ull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_DEDICATED_SHIFT			0
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_DEDICATED_MASK			0xFFFFull
#define FXR_TP_DBG_CM_TOTAL_CRDTS_USED_DEDICATED_SMASK			0xFFFFull

#endif 		/* DEF_FXR_LINKMUX_CM_SW_DEF */
