// Seed: 1729078464
module module_0 (
    input wor  id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3
);
  wire [-1 : 1] id_5;
  assign #(id_0, -1) id_5 = -1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd43,
    parameter id_1 = 32'd95,
    parameter id_6 = 32'd99,
    parameter id_9 = 32'd24
) (
    output tri0 _id_0,
    input tri1 _id_1,
    input wor id_2,
    output tri1 id_3
    , id_8,
    input wor id_4,
    input uwire id_5,
    input supply0 _id_6
);
  logic ["" : id_0] _id_9, id_10, id_11;
  always begin : LABEL_0
    id_11[1'b0 :-1] = -1;
  end
  assign id_10 = id_4;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4
  );
  assign id_12 = 1;
  localparam id_13 = 1;
  assign id_8 = 1'b0;
  localparam integer id_14 = id_13[-1];
  logic [{  -1  ,  id_6  } : (  (  id_9  +  id_1  )  )] id_15;
  ;
endmodule
