

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_92_9'
================================================================
* Date:           Sun Sep 15 03:31:47 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_9  |       23|       23|         8|          4|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tile_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tile_1"   --->   Operation 12 'read' 'tile_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp131"   --->   Operation 13 'read' 'cmp131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body130"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [nn.cpp:92]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.68ns)   --->   "%icmp_ln92 = icmp_eq  i3 %i_1, i3 5" [nn.cpp:92]   --->   Operation 17 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.68ns)   --->   "%add_ln92 = add i3 %i_1, i3 1" [nn.cpp:92]   --->   Operation 18 'add' 'add_ln92' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.body130.split_ifconv, void %for.inc162.exitStub" [nn.cpp:92]   --->   Operation 19 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %i_1" [nn.cpp:92]   --->   Operation 20 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_bias_addr = getelementptr i9 %layer2_bias, i64 0, i64 %zext_ln92" [nn.cpp:94]   --->   Operation 21 'getelementptr' 'layer2_bias_addr' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%layer2_bias_load = load i3 %layer2_bias_addr" [nn.cpp:94]   --->   Operation 22 'load' 'layer2_bias_load' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 5> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_weight_tile_addr = getelementptr i12 %layer2_weight_tile, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 23 'getelementptr' 'layer2_weight_tile_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1_addr = getelementptr i12 %layer2_weight_tile_1, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 24 'getelementptr' 'layer2_weight_tile_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2_addr = getelementptr i12 %layer2_weight_tile_2, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 25 'getelementptr' 'layer2_weight_tile_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3_addr = getelementptr i12 %layer2_weight_tile_3, i64 0, i64 %zext_ln92" [nn.cpp:92]   --->   Operation 26 'getelementptr' 'layer2_weight_tile_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i3 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 27 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_1 : Operation 28 [2/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i3 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 28 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i3 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 29 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_1 : Operation 30 [2/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i3 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 30 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %tile_1_read, i32 2, i32 4" [nn.cpp:96]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %lshr_ln1" [nn.cpp:96]   --->   Operation 32 'zext' 'zext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 33 'getelementptr' 'layer1_output_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 34 'getelementptr' 'layer1_output_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 35 'getelementptr' 'layer1_output_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln96" [nn.cpp:96]   --->   Operation 36 'getelementptr' 'layer1_output_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr" [nn.cpp:96]   --->   Operation 37 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%layer1_output_1_load = load i3 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 38 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%layer1_output_2_load = load i3 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 39 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%layer1_output_3_load = load i3 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 40 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln92 = store i3 %add_ln92, i3 %i" [nn.cpp:92]   --->   Operation 41 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 42 [1/2] (2.15ns)   --->   "%layer2_bias_load = load i3 %layer2_bias_addr" [nn.cpp:94]   --->   Operation 42 'load' 'layer2_bias_load' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 5> <ROM>
ST_2 : Operation 43 [1/2] (2.15ns)   --->   "%layer2_weight_tile_load = load i3 %layer2_weight_tile_addr" [nn.cpp:92]   --->   Operation 43 'load' 'layer2_weight_tile_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_2 : Operation 44 [1/2] (2.15ns)   --->   "%layer2_weight_tile_1_load = load i3 %layer2_weight_tile_1_addr" [nn.cpp:92]   --->   Operation 44 'load' 'layer2_weight_tile_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_2 : Operation 45 [1/2] (2.15ns)   --->   "%layer2_weight_tile_2_load = load i3 %layer2_weight_tile_2_addr" [nn.cpp:92]   --->   Operation 45 'load' 'layer2_weight_tile_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_2 : Operation 46 [1/2] (2.15ns)   --->   "%layer2_weight_tile_3_load = load i3 %layer2_weight_tile_3_addr" [nn.cpp:92]   --->   Operation 46 'load' 'layer2_weight_tile_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 5> <RAM>
ST_2 : Operation 47 [1/2] (2.15ns)   --->   "%layer1_output_load = load i3 %layer1_output_addr" [nn.cpp:96]   --->   Operation 47 'load' 'layer1_output_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_2 : Operation 48 [1/2] (2.15ns)   --->   "%layer1_output_1_load = load i3 %layer1_output_1_addr" [nn.cpp:96]   --->   Operation 48 'load' 'layer1_output_1_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_2 : Operation 49 [1/2] (2.15ns)   --->   "%layer1_output_2_load = load i3 %layer1_output_2_addr" [nn.cpp:96]   --->   Operation 49 'load' 'layer1_output_2_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_2 : Operation 50 [1/2] (2.15ns)   --->   "%layer1_output_3_load = load i3 %layer1_output_3_addr" [nn.cpp:96]   --->   Operation 50 'load' 'layer1_output_3_load' <Predicate = (!icmp_ln92)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 5> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i15 %layer1_output_load" [nn.cpp:96]   --->   Operation 51 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i12 %layer2_weight_tile_load" [nn.cpp:96]   --->   Operation 52 'sext' 'sext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 53 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 54 [2/3] (1.45ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 54 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i15 %layer1_output_1_load" [nn.cpp:96]   --->   Operation 55 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i12 %layer2_weight_tile_1_load" [nn.cpp:96]   --->   Operation 56 'sext' 'sext_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 57 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%conv_i_i_le11_out_load = load i16 %conv_i_i_le11_out" [nn.cpp:98]   --->   Operation 58 'load' 'conv_i_i_le11_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%conv_i_i_le13_out_load = load i16 %conv_i_i_le13_out" [nn.cpp:98]   --->   Operation 59 'load' 'conv_i_i_le13_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i_i_le15_out_load = load i16 %conv_i_i_le15_out" [nn.cpp:98]   --->   Operation 60 'load' 'conv_i_i_le15_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i_i_le17_out_load = load i16 %conv_i_i_le17_out" [nn.cpp:98]   --->   Operation 61 'load' 'conv_i_i_le17_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv_i_i_le19_out_load = load i16 %conv_i_i_le19_out" [nn.cpp:98]   --->   Operation 62 'load' 'conv_i_i_le19_out_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i9 %layer2_bias_load" [nn.cpp:94]   --->   Operation 63 'sext' 'sext_ln94' <Predicate = (!icmp_ln92 & cmp131_read)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.70ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %conv_i_i_le11_out_load, i16 %conv_i_i_le13_out_load, i16 %conv_i_i_le15_out_load, i16 %conv_i_i_le17_out_load, i16 %conv_i_i_le19_out_load, i3 %i_1" [nn.cpp:94]   --->   Operation 64 'mux' 'tmp_4' <Predicate = (!icmp_ln92 & !cmp131_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln96)   --->   "%mul_ln96 = mul i24 %sext_ln96, i24 %zext_ln96_1" [nn.cpp:96]   --->   Operation 65 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.29ns)   --->   "%empty = select i1 %cmp131_read, i16 %sext_ln94, i16 %tmp_4" [nn.cpp:94]   --->   Operation 66 'select' 'empty' <Predicate = (!icmp_ln92)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty, i8 0" [nn.cpp:96]   --->   Operation 67 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln1, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 68 'add' 'add_ln96' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 69 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i15 %layer1_output_2_load" [nn.cpp:96]   --->   Operation 70 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i12 %layer2_weight_tile_2_load" [nn.cpp:96]   --->   Operation 71 'sext' 'sext_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 72 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96 = add i24 %shl_ln1, i24 %mul_ln96" [nn.cpp:96]   --->   Operation 73 'add' 'add_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_1)   --->   "%mul_ln96_1 = mul i24 %sext_ln96_1, i24 %zext_ln96_2" [nn.cpp:96]   --->   Operation 74 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96, i32 8, i32 23" [nn.cpp:96]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln96_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:96]   --->   Operation 76 'bitconcatenate' 'shl_ln96_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 77 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 78 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln96_4 = zext i15 %layer1_output_3_load" [nn.cpp:96]   --->   Operation 79 'zext' 'zext_ln96_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i12 %layer2_weight_tile_3_load" [nn.cpp:96]   --->   Operation 80 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [3/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 81 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_1 = add i24 %shl_ln96_1, i24 %mul_ln96_1" [nn.cpp:96]   --->   Operation 82 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_2)   --->   "%mul_ln96_2 = mul i24 %sext_ln96_2, i24 %zext_ln96_3" [nn.cpp:96]   --->   Operation 83 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_1, i32 8, i32 23" [nn.cpp:96]   --->   Operation 84 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln96_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:96]   --->   Operation 85 'bitconcatenate' 'shl_ln96_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 86 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [2/3] (1.45ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 87 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 88 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_2 = add i24 %shl_ln96_2, i24 %mul_ln96_2" [nn.cpp:96]   --->   Operation 88 'add' 'add_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln96_3)   --->   "%mul_ln96_3 = mul i24 %sext_ln96_3, i24 %zext_ln96_4" [nn.cpp:96]   --->   Operation 89 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_2, i32 8, i32 23" [nn.cpp:96]   --->   Operation 90 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln96_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:96]   --->   Operation 91 'bitconcatenate' 'shl_ln96_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 92 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_0114_i3_out_load = load i16 %p_0_0_0114_i3_out"   --->   Operation 93 'load' 'p_0_0_0114_i3_out_load' <Predicate = (cmp131_read)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [nn.cpp:93]   --->   Operation 94 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:92]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [nn.cpp:92]   --->   Operation 96 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%layer2_output_1 = select i1 %cmp131_read, i16 %p_0_0_0114_i3_out_load, i16 %conv_i_i_le11_out_load" [nn.cpp:98]   --->   Operation 97 'select' 'layer2_output_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln96_3 = add i24 %shl_ln96_3, i24 %mul_ln96_3" [nn.cpp:96]   --->   Operation 98 'add' 'add_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln96_3, i32 8, i32 23" [nn.cpp:96]   --->   Operation 99 'partselect' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.68ns)   --->   "%icmp_ln98 = icmp_eq  i3 %i_1, i3 0" [nn.cpp:98]   --->   Operation 100 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.68ns)   --->   "%icmp_ln98_1 = icmp_eq  i3 %i_1, i3 1" [nn.cpp:98]   --->   Operation 101 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.68ns)   --->   "%icmp_ln98_2 = icmp_eq  i3 %i_1, i3 2" [nn.cpp:98]   --->   Operation 102 'icmp' 'icmp_ln98_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.68ns)   --->   "%icmp_ln98_3 = icmp_eq  i3 %i_1, i3 3" [nn.cpp:98]   --->   Operation 103 'icmp' 'icmp_ln98_3' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node layer2_output)   --->   "%or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1" [nn.cpp:98]   --->   Operation 104 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node layer2_output)   --->   "%or_ln98_1 = or i1 %icmp_ln98_2, i1 %icmp_ln98_3" [nn.cpp:98]   --->   Operation 105 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node layer2_output)   --->   "%or_ln98_2 = or i1 %or_ln98_1, i1 %or_ln98" [nn.cpp:98]   --->   Operation 106 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.29ns) (out node of the LUT)   --->   "%layer2_output = select i1 %or_ln98_2, i16 %conv_i_i_le19_out_load, i16 %trunc_ln96_3" [nn.cpp:98]   --->   Operation 107 'select' 'layer2_output' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.29ns)   --->   "%layer2_output_2 = select i1 %icmp_ln98_3, i16 %trunc_ln96_3, i16 %conv_i_i_le17_out_load" [nn.cpp:98]   --->   Operation 108 'select' 'layer2_output_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.29ns)   --->   "%layer2_output_3 = select i1 %icmp_ln98_2, i16 %trunc_ln96_3, i16 %conv_i_i_le15_out_load" [nn.cpp:98]   --->   Operation 109 'select' 'layer2_output_3' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.29ns)   --->   "%layer2_output_4 = select i1 %icmp_ln98_1, i16 %trunc_ln96_3, i16 %conv_i_i_le13_out_load" [nn.cpp:98]   --->   Operation 110 'select' 'layer2_output_4' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.29ns)   --->   "%layer2_output_5 = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %conv_i_i_le11_out_load" [nn.cpp:98]   --->   Operation 111 'select' 'layer2_output_5' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.29ns) (out node of the LUT)   --->   "%max_val = select i1 %icmp_ln98, i16 %trunc_ln96_3, i16 %layer2_output_1" [nn.cpp:98]   --->   Operation 112 'select' 'max_val' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output, i16 %conv_i_i_le19_out" [nn.cpp:92]   --->   Operation 113 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_2, i16 %conv_i_i_le17_out" [nn.cpp:92]   --->   Operation 114 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_3, i16 %conv_i_i_le15_out" [nn.cpp:92]   --->   Operation 115 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_4, i16 %conv_i_i_le13_out" [nn.cpp:92]   --->   Operation 116 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %layer2_output_5, i16 %conv_i_i_le11_out" [nn.cpp:92]   --->   Operation 117 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %max_val, i16 %p_0_0_0114_i3_out" [nn.cpp:92]   --->   Operation 118 'store' 'store_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body130" [nn.cpp:92]   --->   Operation 119 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [18]  (0.000 ns)
	'load' operation ('i', nn.cpp:92) on local variable 'i' [24]  (0.000 ns)
	'add' operation ('add_ln92', nn.cpp:92) [26]  (1.680 ns)
	'store' operation ('store_ln92', nn.cpp:92) of variable 'add_ln92', nn.cpp:92 on local variable 'i' [106]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer2_weight_tile_load', nn.cpp:92) on array 'layer2_weight_tile' [48]  (2.152 ns)
	'mul' operation of DSP[67] ('mul_ln96', nn.cpp:96) [64]  (1.450 ns)

 <State 3>: 1.450ns
The critical path consists of the following:
	'mul' operation of DSP[67] ('mul_ln96', nn.cpp:96) [64]  (1.450 ns)

 <State 4>: 5.100ns
The critical path consists of the following:
	'load' operation ('conv_i_i_le11_out_load', nn.cpp:98) on local variable 'conv_i_i_le11_out' [30]  (0.000 ns)
	'mux' operation ('tmp_4', nn.cpp:94) [42]  (1.707 ns)
	'select' operation ('empty', nn.cpp:94) [65]  (1.293 ns)
	'add' operation of DSP[67] ('add_ln96', nn.cpp:96) [67]  (2.100 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[67] ('add_ln96', nn.cpp:96) [67]  (2.100 ns)
	'add' operation of DSP[73] ('add_ln96_1', nn.cpp:96) [73]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[73] ('add_ln96_1', nn.cpp:96) [73]  (2.100 ns)
	'add' operation of DSP[79] ('add_ln96_2', nn.cpp:96) [79]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[79] ('add_ln96_2', nn.cpp:96) [79]  (2.100 ns)
	'add' operation of DSP[85] ('add_ln96_3', nn.cpp:96) [85]  (2.100 ns)

 <State 8>: 3.393ns
The critical path consists of the following:
	'add' operation of DSP[85] ('add_ln96_3', nn.cpp:96) [85]  (2.100 ns)
	'select' operation ('layer2_output', nn.cpp:98) [94]  (1.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
