AIS01-Lorawan-EndNode Firmware

High-quality, production-architecture firmware for the Dragino AIS01-LB LoRaWAN AI Image Sensor, designed for:
	â€¢	LoRaWAN AU915 Sub-Band 2 (OEM-aligned)
	â€¢	Class A OTAA operation
	â€¢	Deep low-power operation suitable for long-term battery deployments
	â€¢	OEM-parity payloads, AT commands, and calibration workflows
	â€¢	Laboratory-grade stability for internal development and testing

This repository represents a full-stack rewrite of the AIS01-LB firmware, created through:
	â€¢	hardware bring-up,
	â€¢	reverse engineering of the OEM firmware,
	â€¢	LoRaWAN stack reconstruction,
	â€¢	careful architectural design,
	â€¢	and a fully open, maintainable codebase.

The firmware aims for full functional parity with the Dragino OEM firmware while providing an entirely transparent, auditable implementation suitable for R&D.

â¸»

ğŸ“˜ Table of Contents
	1.	Project Goalsï¿¼
	2.	Key Featuresï¿¼
	3.	Architectureï¿¼
	4.	Repository Layoutï¿¼
	5.	Build Systemï¿¼
	6.	Flashing Instructionsï¿¼
	7.	AT Command Interfaceï¿¼
	8.	LoRaWAN Payload Formats (OEM-Aligned)ï¿¼
	9.	Calibration Workflowï¿¼
	10.	Low-Power Designï¿¼
	11.	Roadmapï¿¼
	12.	Documentationï¿¼
	13.	Development Notesï¿¼
	14.	Licenseï¿¼

â¸»

1. Project Goals

The primary objectives of this firmware are:

ğŸ¯ OEM Parity

Match Dragino AIS01-LB OEM behavior:
	â€¢	Uplink formats
	â€¢	AT commands
	â€¢	Calibration flows
	â€¢	Bootloader compatibility

ğŸ¯ Transparency & Maintainability

Unlike the OEM binary, this firmware is:
	â€¢	fully readable,
	â€¢	well-architected,
	â€¢	thoroughly documented,
	â€¢	designed for long-term evolution.

ğŸ¯ Laboratory Stability

Version 1 focuses on internal reliability while providing hooks for future production deployments.

ğŸ¯ Extendability for R&D

The architecture is modular enough to:
	â€¢	add features without regressions,
	â€¢	onboard new peripherals,
	â€¢	expand LoRaWAN behavior,
	â€¢	implement advanced calibration.

â¸»

2. Key Features

âœ” LoRaWAN AU915 (Sub-Band 2)
	â€¢	Class A OTAA
	â€¢	OEM-style join and uplink behavior
	â€¢	Configurable uplink interval (TDC)

âœ” AT Command System
	â€¢	Full set of AT commands for provisioning
	â€¢	Boot-time safe AT window
	â€¢	Runtime AT stability (never locked out)

âœ” OEM-Aligned Uplinks
	â€¢	FPORT=2 periodic sensor reading
	â€¢	FPORT=5 device status (band, battery, model, fw)
	â€¢	FPORT=3 image transfer (basic v1 trigger)

âœ” Calibration Engine
	â€¢	Local calibration (UART + PC Tool)
	â€¢	Remote calibration (minimal v1)
	â€¢	ROI/digit wheel definitions aligned with Dragino documentation

âœ” Low-Power Operation
	â€¢	STOP mode + RTC
	â€¢	Peripheral clock gating
	â€¢	Radio sleep scheduling
	â€¢	Watchdog-friendly sleep segmentation

âœ” Reliability & Safety
	â€¢	Integrated IWDG watchdog
	â€¢	Clean error recovery paths
	â€¢	NV storage with CRC32 state protection

â¸»

3. Architecture

The firmware follows a layered, decoupled architecture common in high-reliability embedded systems.

+-----------------------------------------------------------+
| Application Layer (state machine, AT, calibration, sensor) |
+---------------------------+-------------------------------+
| LoRaWAN MAC Layer         | Calibration Engine           |
+---------------------------+-------------------------------+
| Board Support Package (STM32L072 + SX1276)               |
+---------------------------+-------------------------------+
| System Utilities (timers, uart, spi, fifo, crc32, power) |
+-----------------------------------------------------------+
| Low-level CMSIS / Startup / Linker / Bootloader interface |
+-----------------------------------------------------------+

Design Principles:
	â€¢	Small, pure C modules
	â€¢	Explicit interfaces
	â€¢	No hidden globals
	â€¢	Predictable state transitions
	â€¢	Clean separation between â€œlogicâ€ and â€œhardwareâ€

â¸»

4. Repository Layout

AIS01-Lorawan-EndNode/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ app/        # Application logic: AT, state machine, calibration engine
â”‚   â”œâ”€â”€ board/      # MCU board support package (GPIO, UART, SPI, RTC, IWDG, SX1276)
â”‚   â”œâ”€â”€ cmsis/      # ARM CMSIS + STM32 startup and clocks
â”‚   â”œâ”€â”€ lorawan/    # LoRaWAN MAC, crypto, region tables, AU915 implementation
â”‚   â”œâ”€â”€ radio/      # SX1276 radio driver
â”‚   â””â”€â”€ system/     # Drivers/utilities: timers, crc32, scheduler, fifo, uart, spi, adc
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ firmware/   # Engineering specs, payload mapping, AT dictionary
â”‚   â”œâ”€â”€ analysis/   # Reverse-engineering notes of OEM firmware
â”‚   â”œâ”€â”€ reports/    # System scans, engineering discussions
â”‚   â””â”€â”€ roadmap/    # Roadmap for v1-lab and future versions
â”œâ”€â”€ Makefile        # GNU Make build
â””â”€â”€ stm32l072xx_flash_app.ld  # Linker script (app at 0x08004000)


â¸»

5. Build System

Requirements
	â€¢	ARM GCC (arm-none-eabi-gcc) 10.xâ€“14.x
	â€¢	GNU Make
	â€¢	Optional: Python 3 for automation tooling

Build

make clean
make -j4

Artifacts produced in build/:
	â€¢	ais01.bin  â†’ Flashable file (OTA/SWD)
	â€¢	ais01.elf  â†’ Debuggable image
	â€¢	ais01.hex  â†’ Alternative flashing format
	â€¢	.map, .lst files

â¸»

6. Flashing Instructions

âœ” Dragino OTA Bootloader (Recommended)
	1.	Run the Dragino OTA Tool
	2.	Select ais01.bin
	3.	Flash to address 0x08004000

âœ” ST-Link (SWD)

st-flash write build/ais01.bin 0x08004000

âœ” Bootloader Compatibility

The binary layout respects Draginoâ€™s memory map:
	â€¢	Bootloader occupies: 0x08000000â€“0x08003FFF
	â€¢	Application starts at: 0x08004000

â¸»

7. AT Command Interface

Detailed specification: docs/firmware/specification/AT_Commands.md

Core Commands

Command	Meaning
AT	Ping / alive check
ATZ	Soft reboot
AT+VER	Firmware version
AT+FDR	Factory defaults

LoRaWAN Provisioning

Command	Description
AT+DEVEUI=<hex>	Set DevEUI
AT+APPEUI=<hex>	Set AppEUI
AT+APPKEY=<hex>	Set AppKey
AT+JOIN	Initiate OTAA join

Operation & Power

Command	Description
AT+TDC=<ms>	Uplink interval
AT+DR=<n>	DataRate
AT+ADR=<0/1>	ADR control
AT+TIMESTAMP=<epoch>	Set timestamp

Calibration

Command	Description
AT+CALIBREMOTE=<payload>	Apply remote calibration block


â¸»

8. LoRaWAN Payload Formats (OEM-Aligned)

See: docs/firmware/specification/Payload_Mapping.md

FPORT = 2 â€” Periodic Reading

[0..1]   Battery (mV)
[2..5]   Unix Timestamp
[6..9]   Integer reading
[10..13] Decimal reading (scaled)
[14]     Detection Mark (0x01 = camera OK)

FPORT = 5 â€” Device Status

Model (0x1C)
Firmware Version
Frequency Band (AU915 â†’ 0x04)
Subband
Battery (mV)

FPORT = 3 â€” Image Data (Minimal v1)

Triggered via downlink 0x0B 01.
Transmits JPEG chunks using OEM header format.

â¸»

9. Calibration Workflow

Local Calibration (Recommended)
	â€¢	PC Tool via UART
	â€¢	ROI coordinate definition
	â€¢	Digital wheel and decimal alignment

Remote Calibration (Minimal v1-Lab)
	â€¢	Single snapshot calibration payload
	â€¢	Applied atomically
	â€¢	Persistence configurable

Documentation: docs/firmware/implementation/Calibration_Engine.md

â¸»

10. Low-Powerç»¼åˆåœ¨çº¿
	â€¢	STOP mode with RTC wake
	â€¢	SX1276 powered down when idle
	â€¢	UART/SPI/I2C/ADC clock gating
	â€¢	Watchdog-friendly segmented sleeps

Engineering notes: docs/firmware/implementation/Hardware_Power.md

â¸»

11. Roadmap

Current roadmap is maintained in:

docs/roadmap/v1_lab_roadmap.md

Version 1 (Lab) focuses on:
	â€¢	AT stability + boot window
	â€¢	OEM uplink parity (FPORT=2,5)
	â€¢	Power gating finalization
	â€¢	Calibration flow reliability

â¸»

12. Documentation

All documentation lives under docs/:

Firmware Specifications

docs/firmware/

Reverse Engineering Notes

docs/analysis/, docs/reports/

Roadmaps

docs/roadmap/

â¸»

13. Development Notes

For engineering decisions, reversals, rationale, and deep analysis, see:

docs/reports/

These capture the evolution of the firmware and insights from OEM reverse engineering.

â¸»

14. License

Internal testing firmware for R&D and evaluation purposes.

â¸»

15. Contact

Engineering notes, discussions, and historical design records are under:

docs/reports/

Feel free to explore for detailed technical reasoning behind each subsystem.