Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Nov 25 10:34:08 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file RBU_timing_summary_routed.rpt -pb RBU_timing_summary_routed.pb -rpx RBU_timing_summary_routed.rpx -warn_on_violation
| Design            : RBU
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check       192         
TIMING-18  Warning   Missing input or output delay   390         
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (246)
6. checking no_output_delay (144)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (246)
--------------------------------
 There are 246 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (144)
---------------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.158        0.000                      0                 4084        0.016        0.000                      0                 4084        0.968        0.000                       0                  2605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.158        0.000                      0                 4084        0.016        0.000                      0                 4084        0.968        0.000                       0                  2605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_y4/out[48]_i_43_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.015ns (37.428%)  route 1.697ns (62.572%))
  Logic Levels:           12  (CARRY8=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 4.397 - 3.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.001ns, distribution 0.839ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.840     1.827    ModMul_0/mul_w1/mul_0/out_reg/CLK
    DSP48E2_X17Y86       DSP_OUTPUT                                   r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y86       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     2.037 r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.721     2.757    ModMul_0/mul_w1/mul_0/P[4]
    SLICE_X129Y228       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.808 r  ModMul_0/mul_w1/mul_0/out_reg_i_231/O
                         net (fo=1, routed)           0.022     2.830    ModMul_0/mul_w1/mul_0/out_reg_i_231_n_0
    SLICE_X129Y228       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.989 r  ModMul_0/mul_w1/mul_0/out_reg_i_199__0/CO[7]
                         net (fo=1, routed)           0.026     3.015    ModMul_0/mul_w1/mul_0/out_reg_i_199__0_n_0
    SLICE_X129Y229       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.030 r  ModMul_0/mul_w1/mul_0/out_reg_i_159__0/CO[7]
                         net (fo=1, routed)           0.026     3.056    ModMul_0/mul_w1/mul_0/out_reg_i_159__0_n_0
    SLICE_X129Y230       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.071 r  ModMul_0/mul_w1/mul_0/out_reg_i_108__0/CO[7]
                         net (fo=1, routed)           0.026     3.097    ModMul_0/mul_w1/mul_0/out_reg_i_108__0_n_0
    SLICE_X129Y231       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.112 r  ModMul_0/mul_w1/mul_0/out_reg_i_52__0/CO[7]
                         net (fo=1, routed)           0.026     3.138    ModMul_0/mul_w1/mul_0/out_reg_i_52__0_n_0
    SLICE_X129Y232       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.194 r  ModMul_0/mul_w1/mul_0/out_reg_i_25__1/O[0]
                         net (fo=2, routed)           0.321     3.516    ModMul_0/mul_w1/mul_0/w_mu_1_sub[32]
    SLICE_X134Y227       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.665 r  ModMul_0/mul_w1/mul_0/out_reg_i_33__1/O
                         net (fo=1, routed)           0.009     3.674    ModMul_0/mul_w1/mul_0/out_reg_i_33__1_n_0
    SLICE_X134Y227       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.864 r  ModMul_0/mul_w1/mul_0/out_reg_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     3.890    ModMul_0/mul_w_mu_2/buffer_reg[0][15][0]
    SLICE_X134Y228       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.905 r  ModMul_0/mul_w_mu_2/out_reg_i_1__5/CO[7]
                         net (fo=1, routed)           0.026     3.931    ModMul_0/mul_w_mu_4/buffer_reg[0][23][0]
    SLICE_X134Y229       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.946 r  ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     3.972    ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X134Y230       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.987 r  ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     4.013    ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X134Y231       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     4.123 r  ModMul_0/mul_w_mu_4/out_reg_i_2__7/O[6]
                         net (fo=2, routed)           0.416     4.539    ModMul_0/mul_y4/D[6]
    SLICE_X134Y231       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.703     4.397    ModMul_0/mul_y4/clk_IBUF_BUFG
    SLICE_X134Y231       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp_9/C
                         clock pessimism              0.310     4.707    
                         clock uncertainty           -0.035     4.672    
    SLICE_X134Y231       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.697    ModMul_0/mul_y4/out[48]_i_43_psdsp_9
  -------------------------------------------------------------------
                         required time                          4.697    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_w_mu_0/out_reg_i_115__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.594ns (59.656%)  route 1.078ns (40.344%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 4.395 - 3.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.815ns (routing 0.001ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.815     1.802    ModMul_0/mul_w1/mul_0/clk_IBUF_BUFG
    SLICE_X133Y221       FDRE                                         r  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y221       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.882 f  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/Q
                         net (fo=1, routed)           0.434     2.316    ModMul_0/mul_w_mu_0/out_reg/A[8]
    DSP48E2_X17Y83       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     2.508 r  ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     2.508    ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X17Y83       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     2.584 r  ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     2.584    ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X17Y83       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[24])
                                                      0.505     3.089 f  ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.089    ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<24>
    DSP48E2_X17Y83       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     3.136 r  ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.136    ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<24>
    DSP48E2_X17Y83       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.721 f  ModMul_0/mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.721    ModMul_0/mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<24>
    DSP48E2_X17Y83       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     3.830 r  ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.644     4.474    ModMul_0/mul_w_mu_0/out_reg_i_115__0_psdsp_n_1
    SLICE_X128Y228       FDRE                                         r  ModMul_0/mul_w_mu_0/out_reg_i_115__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.700     4.395    ModMul_0/mul_w_mu_0/clk_IBUF_BUFG
    SLICE_X128Y228       FDRE                                         r  ModMul_0/mul_w_mu_0/out_reg_i_115__0_psdsp_1/C
                         clock pessimism              0.310     4.705    
                         clock uncertainty           -0.035     4.669    
    SLICE_X128Y228       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     4.694    ModMul_0/mul_w_mu_0/out_reg_i_115__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          4.694    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_w_mu_2/out_reg_i_104__0_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 1.594ns (59.925%)  route 1.066ns (40.075%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 4.391 - 3.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.815ns (routing 0.001ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.815     1.802    ModMul_0/mul_w1/mul_0/clk_IBUF_BUFG
    SLICE_X133Y221       FDRE                                         r  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y221       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.882 f  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/Q
                         net (fo=1, routed)           0.434     2.316    ModMul_0/mul_w_mu_0/out_reg/A[8]
    DSP48E2_X17Y83       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     2.508 r  ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     2.508    ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X17Y83       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     2.584 r  ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     2.584    ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X17Y83       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[18])
                                                      0.505     3.089 f  ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     3.089    ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X17Y83       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     3.136 r  ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     3.136    ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X17Y83       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     3.721 f  ModMul_0/mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     3.721    ModMul_0/mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X17Y83       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     3.830 r  ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.632     4.462    ModMul_0/mul_w_mu_2/out_reg_i_104__0_psdsp_n_2
    SLICE_X128Y229       FDRE                                         r  ModMul_0/mul_w_mu_2/out_reg_i_104__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.697     4.391    ModMul_0/mul_w_mu_2/clk_IBUF_BUFG
    SLICE_X128Y229       FDRE                                         r  ModMul_0/mul_w_mu_2/out_reg_i_104__0_psdsp_2/C
                         clock pessimism              0.310     4.701    
                         clock uncertainty           -0.035     4.666    
    SLICE_X128Y229       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.691    ModMul_0/mul_w_mu_2/out_reg_i_104__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          4.691    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_y4/out[48]_i_43_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.043ns (39.644%)  route 1.588ns (60.356%))
  Logic Levels:           13  (CARRY8=11 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 4.397 - 3.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.001ns, distribution 0.839ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.840     1.827    ModMul_0/mul_w1/mul_0/out_reg/CLK
    DSP48E2_X17Y86       DSP_OUTPUT                                   r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y86       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     2.037 r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.721     2.757    ModMul_0/mul_w1/mul_0/P[4]
    SLICE_X129Y228       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.808 r  ModMul_0/mul_w1/mul_0/out_reg_i_231/O
                         net (fo=1, routed)           0.022     2.830    ModMul_0/mul_w1/mul_0/out_reg_i_231_n_0
    SLICE_X129Y228       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.989 r  ModMul_0/mul_w1/mul_0/out_reg_i_199__0/CO[7]
                         net (fo=1, routed)           0.026     3.015    ModMul_0/mul_w1/mul_0/out_reg_i_199__0_n_0
    SLICE_X129Y229       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.030 r  ModMul_0/mul_w1/mul_0/out_reg_i_159__0/CO[7]
                         net (fo=1, routed)           0.026     3.056    ModMul_0/mul_w1/mul_0/out_reg_i_159__0_n_0
    SLICE_X129Y230       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.071 r  ModMul_0/mul_w1/mul_0/out_reg_i_108__0/CO[7]
                         net (fo=1, routed)           0.026     3.097    ModMul_0/mul_w1/mul_0/out_reg_i_108__0_n_0
    SLICE_X129Y231       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.112 r  ModMul_0/mul_w1/mul_0/out_reg_i_52__0/CO[7]
                         net (fo=1, routed)           0.026     3.138    ModMul_0/mul_w1/mul_0/out_reg_i_52__0_n_0
    SLICE_X129Y232       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.194 r  ModMul_0/mul_w1/mul_0/out_reg_i_25__1/O[0]
                         net (fo=2, routed)           0.321     3.516    ModMul_0/mul_w1/mul_0/w_mu_1_sub[32]
    SLICE_X134Y227       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.665 r  ModMul_0/mul_w1/mul_0/out_reg_i_33__1/O
                         net (fo=1, routed)           0.009     3.674    ModMul_0/mul_w1/mul_0/out_reg_i_33__1_n_0
    SLICE_X134Y227       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.864 r  ModMul_0/mul_w1/mul_0/out_reg_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     3.890    ModMul_0/mul_w_mu_2/buffer_reg[0][15][0]
    SLICE_X134Y228       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.905 r  ModMul_0/mul_w_mu_2/out_reg_i_1__5/CO[7]
                         net (fo=1, routed)           0.026     3.931    ModMul_0/mul_w_mu_4/buffer_reg[0][23][0]
    SLICE_X134Y229       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.946 r  ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     3.972    ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X134Y230       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.987 r  ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     4.013    ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X134Y231       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.028 r  ModMul_0/mul_w_mu_4/out_reg_i_2__7/CO[7]
                         net (fo=1, routed)           0.026     4.054    ModMul_0/mul_w_mu_4/out_reg_i_2__7_n_0
    SLICE_X134Y232       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     4.177 r  ModMul_0/mul_w_mu_4/out_reg_i_1__7/O[7]
                         net (fo=2, routed)           0.281     4.458    ModMul_0/mul_y4/D[15]
    SLICE_X134Y232       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.703     4.397    ModMul_0/mul_y4/clk_IBUF_BUFG
    SLICE_X134Y232       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp/C
                         clock pessimism              0.310     4.707    
                         clock uncertainty           -0.035     4.672    
    SLICE_X134Y232       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     4.697    ModMul_0/mul_y4/out[48]_i_43_psdsp
  -------------------------------------------------------------------
                         required time                          4.697    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_w_mu_0/out_reg_i_111__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.594ns (60.310%)  route 1.049ns (39.690%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 4.399 - 3.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.815ns (routing 0.001ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.815     1.802    ModMul_0/mul_w1/mul_0/clk_IBUF_BUFG
    SLICE_X133Y221       FDRE                                         r  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y221       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.882 f  ModMul_0/mul_w1/mul_0/out_reg_i_56__0_psdsp_9/Q
                         net (fo=1, routed)           0.434     2.316    ModMul_0/mul_w_mu_0/out_reg/A[8]
    DSP48E2_X17Y83       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     2.508 r  ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     2.508    ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X17Y83       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     2.584 r  ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     2.584    ModMul_0/mul_w_mu_0/out_reg/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X17Y83       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[28])
                                                      0.505     3.089 f  ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     3.089    ModMul_0/mul_w_mu_0/out_reg/DSP_MULTIPLIER.U<28>
    DSP48E2_X17Y83       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.047     3.136 r  ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     3.136    ModMul_0/mul_w_mu_0/out_reg/DSP_M_DATA.U_DATA<28>
    DSP48E2_X17Y83       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[28])
                                                      0.585     3.721 f  ModMul_0/mul_w_mu_0/out_reg/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     3.721    ModMul_0/mul_w_mu_0/out_reg/DSP_ALU.ALU_OUT<28>
    DSP48E2_X17Y83       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.109     3.830 r  ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.615     4.445    ModMul_0/mul_w_mu_0/out_reg_i_111__0_psdsp_n_1
    SLICE_X129Y229       FDRE                                         r  ModMul_0/mul_w_mu_0/out_reg_i_111__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.704     4.399    ModMul_0/mul_w_mu_0/clk_IBUF_BUFG
    SLICE_X129Y229       FDRE                                         r  ModMul_0/mul_w_mu_0/out_reg_i_111__0_psdsp_1/C
                         clock pessimism              0.310     4.709    
                         clock uncertainty           -0.035     4.673    
    SLICE_X129Y229       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.698    ModMul_0/mul_w_mu_0/out_reg_i_111__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_y4/out[48]_i_43_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.028ns (39.449%)  route 1.578ns (60.551%))
  Logic Levels:           12  (CARRY8=10 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 4.397 - 3.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.001ns, distribution 0.839ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.001ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.840     1.827    ModMul_0/mul_w1/mul_0/out_reg/CLK
    DSP48E2_X17Y86       DSP_OUTPUT                                   r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y86       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.210     2.037 r  ModMul_0/mul_w1/mul_0/out_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.721     2.757    ModMul_0/mul_w1/mul_0/P[4]
    SLICE_X129Y228       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.808 r  ModMul_0/mul_w1/mul_0/out_reg_i_231/O
                         net (fo=1, routed)           0.022     2.830    ModMul_0/mul_w1/mul_0/out_reg_i_231_n_0
    SLICE_X129Y228       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.989 r  ModMul_0/mul_w1/mul_0/out_reg_i_199__0/CO[7]
                         net (fo=1, routed)           0.026     3.015    ModMul_0/mul_w1/mul_0/out_reg_i_199__0_n_0
    SLICE_X129Y229       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.030 r  ModMul_0/mul_w1/mul_0/out_reg_i_159__0/CO[7]
                         net (fo=1, routed)           0.026     3.056    ModMul_0/mul_w1/mul_0/out_reg_i_159__0_n_0
    SLICE_X129Y230       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.071 r  ModMul_0/mul_w1/mul_0/out_reg_i_108__0/CO[7]
                         net (fo=1, routed)           0.026     3.097    ModMul_0/mul_w1/mul_0/out_reg_i_108__0_n_0
    SLICE_X129Y231       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.112 r  ModMul_0/mul_w1/mul_0/out_reg_i_52__0/CO[7]
                         net (fo=1, routed)           0.026     3.138    ModMul_0/mul_w1/mul_0/out_reg_i_52__0_n_0
    SLICE_X129Y232       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.194 r  ModMul_0/mul_w1/mul_0/out_reg_i_25__1/O[0]
                         net (fo=2, routed)           0.321     3.516    ModMul_0/mul_w1/mul_0/w_mu_1_sub[32]
    SLICE_X134Y227       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.665 r  ModMul_0/mul_w1/mul_0/out_reg_i_33__1/O
                         net (fo=1, routed)           0.009     3.674    ModMul_0/mul_w1/mul_0/out_reg_i_33__1_n_0
    SLICE_X134Y227       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.864 r  ModMul_0/mul_w1/mul_0/out_reg_i_2__5/CO[7]
                         net (fo=1, routed)           0.026     3.890    ModMul_0/mul_w_mu_2/buffer_reg[0][15][0]
    SLICE_X134Y228       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.905 r  ModMul_0/mul_w_mu_2/out_reg_i_1__5/CO[7]
                         net (fo=1, routed)           0.026     3.931    ModMul_0/mul_w_mu_4/buffer_reg[0][23][0]
    SLICE_X134Y229       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.946 r  ModMul_0/mul_w_mu_4/out_reg_i_2__6/CO[7]
                         net (fo=1, routed)           0.026     3.972    ModMul_0/mul_w_mu_4/out_reg_i_2__6_n_0
    SLICE_X134Y230       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.987 r  ModMul_0/mul_w_mu_4/out_reg_i_1__6/CO[7]
                         net (fo=1, routed)           0.026     4.013    ModMul_0/mul_w_mu_4/out_reg_i_1__6_n_0
    SLICE_X134Y231       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.123     4.136 r  ModMul_0/mul_w_mu_4/out_reg_i_2__7/O[7]
                         net (fo=2, routed)           0.297     4.433    ModMul_0/mul_y4/D[7]
    SLICE_X134Y231       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.703     4.397    ModMul_0/mul_y4/clk_IBUF_BUFG
    SLICE_X134Y231       FDRE                                         r  ModMul_0/mul_y4/out[48]_i_43_psdsp_8/C
                         clock pessimism              0.310     4.707    
                         clock uncertainty           -0.035     4.672    
    SLICE_X134Y231       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     4.697    ModMul_0/mul_y4/out[48]_i_43_psdsp_8
  -------------------------------------------------------------------
                         required time                          4.697    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 ModMul_0/A_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[10]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.856ns (32.075%)  route 1.813ns (67.925%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 4.398 - 3.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.766ns (routing 0.001ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.766     1.753    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y222       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.834 f  ModMul_0/A_reg_reg[33]/Q
                         net (fo=3, routed)           1.813     3.647    ModMul_0/mul_z4/out_reg/A[1]
    DSP48E2_X17Y81       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.192     3.839 r  ModMul_0/mul_z4/out_reg/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.839    ModMul_0/mul_z4/out_reg/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X17Y81       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.076     3.915 r  ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.915    ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X17Y81       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_V[10])
                                                      0.507     4.422 r  ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     4.422    ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER.V<10>
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.704     4.398    ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/CLK
                         clock pessimism              0.310     4.709    
                         clock uncertainty           -0.035     4.673    
    DSP48E2_X17Y81       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[10])
                                                      0.014     4.687    ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 ModMul_0/A_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[11]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.856ns (32.075%)  route 1.813ns (67.925%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 4.398 - 3.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.766ns (routing 0.001ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.766     1.753    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y222       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.834 f  ModMul_0/A_reg_reg[33]/Q
                         net (fo=3, routed)           1.813     3.647    ModMul_0/mul_z4/out_reg/A[1]
    DSP48E2_X17Y81       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.192     3.839 r  ModMul_0/mul_z4/out_reg/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.839    ModMul_0/mul_z4/out_reg/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X17Y81       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.076     3.915 r  ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.915    ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X17Y81       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_V[11])
                                                      0.507     4.422 r  ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     4.422    ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER.V<11>
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.704     4.398    ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/CLK
                         clock pessimism              0.310     4.709    
                         clock uncertainty           -0.035     4.673    
    DSP48E2_X17Y81       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[11])
                                                      0.014     4.687    ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 ModMul_0/A_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[12]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.856ns (32.075%)  route 1.813ns (67.925%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 4.398 - 3.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.766ns (routing 0.001ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.766     1.753    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y222       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.834 f  ModMul_0/A_reg_reg[33]/Q
                         net (fo=3, routed)           1.813     3.647    ModMul_0/mul_z4/out_reg/A[1]
    DSP48E2_X17Y81       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.192     3.839 r  ModMul_0/mul_z4/out_reg/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.839    ModMul_0/mul_z4/out_reg/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X17Y81       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.076     3.915 r  ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.915    ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X17Y81       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_V[12])
                                                      0.507     4.422 r  ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     4.422    ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER.V<12>
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.704     4.398    ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/CLK
                         clock pessimism              0.310     4.709    
                         clock uncertainty           -0.035     4.673    
    DSP48E2_X17Y81       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[12])
                                                      0.014     4.687    ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 ModMul_0/A_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[13]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.856ns (32.075%)  route 1.813ns (67.925%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 4.398 - 3.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.766ns (routing 0.001ns, distribution 0.765ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.766     1.753    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y222       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.834 f  ModMul_0/A_reg_reg[33]/Q
                         net (fo=3, routed)           1.813     3.647    ModMul_0/mul_z4/out_reg/A[1]
    DSP48E2_X17Y81       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.192     3.839 r  ModMul_0/mul_z4/out_reg/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.839    ModMul_0/mul_z4/out_reg/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X17Y81       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.076     3.915 r  ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.915    ModMul_0/mul_z4/out_reg/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X17Y81       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_V[13])
                                                      0.507     4.422 r  ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     4.422    ModMul_0/mul_z4/out_reg/DSP_MULTIPLIER.V<13>
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/V[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    BH26                                              0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     3.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     3.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.704     4.398    ModMul_0/mul_z4/out_reg/CLK
    DSP48E2_X17Y81       DSP_M_DATA                                   r  ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST/CLK
                         clock pessimism              0.310     4.709    
                         clock uncertainty           -0.035     4.673    
    DSP48E2_X17Y81       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_V[13])
                                                      0.014     4.687    ModMul_0/mul_z4/out_reg/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ModMul_0/q_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/delay_q/buffer_reg[1][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.679ns (routing 0.001ns, distribution 0.678ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.679     1.373    ModMul_0/clk_IBUF_BUFG
    SLICE_X127Y216       FDCE                                         r  ModMul_0/q_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y216       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.433 r  ModMul_0/q_reg_reg[23]/Q
                         net (fo=1, routed)           0.109     1.542    ModMul_0/delay_q/Q[23]
    SLICE_X129Y216       SRL16E                                       r  ModMul_0/delay_q/buffer_reg[1][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.818     1.805    ModMul_0/delay_q/clk_IBUF_BUFG
    SLICE_X129Y216       SRL16E                                       r  ModMul_0/delay_q/buffer_reg[1][23]_srl2/CLK
                         clock pessimism             -0.310     1.495    
    SLICE_X129Y216       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.527    ModMul_0/delay_q/buffer_reg[1][23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 inv2_1/Q1_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inv2_1/M_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.681ns (routing 0.001ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.681     1.375    inv2_1/clk_IBUF_BUFG
    SLICE_X132Y212       FDCE                                         r  inv2_1/Q1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y212       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.434 r  inv2_1/Q1_reg[41]/Q
                         net (fo=1, routed)           0.058     1.492    inv2_1/Q1_reg_n_0_[41]
    SLICE_X133Y212       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.514 r  inv2_1/M[47]_i_7/O
                         net (fo=1, routed)           0.015     1.529    inv2_1/M[47]_i_7_n_0
    SLICE_X133Y212       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     1.557 r  inv2_1/M_reg[47]_i_1__1/O[1]
                         net (fo=1, routed)           0.010     1.567    inv2_1/M_reg[47]_i_1__1_n_14
    SLICE_X133Y212       FDRE                                         r  inv2_1/M_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.814     1.801    inv2_1/clk_IBUF_BUFG
    SLICE_X133Y212       FDRE                                         r  inv2_1/M_reg[41]/C
                         clock pessimism             -0.310     1.491    
    SLICE_X133Y212       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.551    inv2_1/M_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 inv2_1/Q1_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inv2_1/M_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.680ns (routing 0.001ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.001ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.680     1.374    inv2_1/clk_IBUF_BUFG
    SLICE_X132Y211       FDCE                                         r  inv2_1/Q1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y211       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.433 r  inv2_1/Q1_reg[33]/Q
                         net (fo=1, routed)           0.058     1.491    inv2_1/Q1_reg_n_0_[33]
    SLICE_X133Y211       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.513 r  inv2_1/M[39]_i_8/O
                         net (fo=1, routed)           0.015     1.528    inv2_1/M[39]_i_8_n_0
    SLICE_X133Y211       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     1.556 r  inv2_1/M_reg[39]_i_1__1/O[1]
                         net (fo=1, routed)           0.010     1.566    inv2_1/M_reg[39]_i_1__1_n_14
    SLICE_X133Y211       FDRE                                         r  inv2_1/M_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.813     1.800    inv2_1/clk_IBUF_BUFG
    SLICE_X133Y211       FDRE                                         r  inv2_1/M_reg[33]/C
                         clock pessimism             -0.310     1.490    
    SLICE_X133Y211       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.550    inv2_1/M_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ModMul_0/M_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inv2_1/X_S1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.059ns (32.451%)  route 0.123ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.692ns (routing 0.001ns, distribution 0.691ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.001ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.692     1.386    ModMul_0/clk_IBUF_BUFG
    SLICE_X134Y210       FDRE                                         r  ModMul_0/M_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y210       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.445 r  ModMul_0/M_reg_reg[3]/Q
                         net (fo=3, routed)           0.123     1.568    inv2_1/M[3]
    SLICE_X134Y207       FDCE                                         r  inv2_1/X_S1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.813     1.800    inv2_1/clk_IBUF_BUFG
    SLICE_X134Y207       FDCE                                         r  inv2_1/X_S1_reg[2]/C
                         clock pessimism             -0.310     1.490    
    SLICE_X134Y207       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.552    inv2_1/X_S1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ModSub_0/Sub_Mod_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/B_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.444%)  route 0.093ns (53.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.702ns (routing 0.001ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.001ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.702     1.397    ModSub_0/clk_IBUF_BUFG
    SLICE_X130Y206       FDRE                                         r  ModSub_0/Sub_Mod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y206       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.455 r  ModSub_0/Sub_Mod_reg[3]/Q
                         net (fo=2, routed)           0.069     1.524    ModSub_0/Sub_Mod_reg[47]_0[3]
    SLICE_X132Y206       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.547 r  ModSub_0/B_reg[3]_i_1/O
                         net (fo=1, routed)           0.024     1.571    ModMul_0/B[3]
    SLICE_X132Y206       FDCE                                         r  ModMul_0/B_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.817     1.804    ModMul_0/clk_IBUF_BUFG
    SLICE_X132Y206       FDCE                                         r  ModMul_0/B_reg_reg[3]/C
                         clock pessimism             -0.310     1.494    
    SLICE_X132Y206       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.554    ModMul_0/B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 inv2_1/Q1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inv2_1/M_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.679ns (routing 0.001ns, distribution 0.678ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.001ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.679     1.373    inv2_1/clk_IBUF_BUFG
    SLICE_X132Y210       FDCE                                         r  inv2_1/Q1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y210       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.432 r  inv2_1/Q1_reg[25]/Q
                         net (fo=1, routed)           0.058     1.490    inv2_1/Q1_reg_n_0_[25]
    SLICE_X133Y210       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.512 r  inv2_1/M[31]_i_8/O
                         net (fo=1, routed)           0.015     1.527    inv2_1/M[31]_i_8_n_0
    SLICE_X133Y210       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     1.555 r  inv2_1/M_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.010     1.565    inv2_1/M_reg[31]_i_1__1_n_14
    SLICE_X133Y210       FDRE                                         r  inv2_1/M_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.811     1.798    inv2_1/clk_IBUF_BUFG
    SLICE_X133Y210       FDRE                                         r  inv2_1/M_reg[25]/C
                         clock pessimism             -0.310     1.488    
    SLICE_X133Y210       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.548    inv2_1/M_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inv2_1/Q1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            inv2_1/M_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.691ns (routing 0.001ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.691     1.386    inv2_1/clk_IBUF_BUFG
    SLICE_X132Y209       FDCE                                         r  inv2_1/Q1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y209       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.445 r  inv2_1/Q1_reg[17]/Q
                         net (fo=1, routed)           0.058     1.503    inv2_1/Q1_reg_n_0_[17]
    SLICE_X133Y209       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.525 r  inv2_1/M[23]_i_8/O
                         net (fo=1, routed)           0.015     1.540    inv2_1/M[23]_i_8_n_0
    SLICE_X133Y209       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028     1.568 r  inv2_1/M_reg[23]_i_1__1/O[1]
                         net (fo=1, routed)           0.010     1.578    inv2_1/M_reg[23]_i_1__1_n_14
    SLICE_X133Y209       FDRE                                         r  inv2_1/M_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.821     1.808    inv2_1/clk_IBUF_BUFG
    SLICE_X133Y209       FDRE                                         r  inv2_1/M_reg[17]/C
                         clock pessimism             -0.310     1.498    
    SLICE_X133Y209       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.558    inv2_1/M_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ModMul_0/delay_q/buffer_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/delay_q_final/buffer_reg[2][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.875%)  route 0.101ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.700ns (routing 0.001ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.001ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.700     1.394    ModMul_0/delay_q/clk_IBUF_BUFG
    SLICE_X136Y216       FDRE                                         r  ModMul_0/delay_q/buffer_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y216       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.453 r  ModMul_0/delay_q/buffer_reg[3][23]/Q
                         net (fo=1, routed)           0.101     1.554    ModMul_0/delay_q_final/buffer_reg[3]_1[23]
    SLICE_X137Y215       SRL16E                                       r  ModMul_0/delay_q_final/buffer_reg[2][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.823     1.810    ModMul_0/delay_q_final/clk_IBUF_BUFG
    SLICE_X137Y215       SRL16E                                       r  ModMul_0/delay_q_final/buffer_reg[2][23]_srl4/CLK
                         clock pessimism             -0.310     1.500    
    SLICE_X137Y215       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.532    ModMul_0/delay_q_final/buffer_reg[2][23]_srl4
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mu_delay_1/buffer_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mu_delay_1/buffer_reg[1][38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.156ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.441ns (routing 0.000ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.441     0.871    mu_delay_1/clk_IBUF_BUFG
    SLICE_X126Y229       FDRE                                         r  mu_delay_1/buffer_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y229       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.910 r  mu_delay_1/buffer_reg[0][38]/Q
                         net (fo=1, routed)           0.038     0.948    mu_delay_1/buffer_reg_n_0_[0][38]
    SLICE_X126Y229       FDRE                                         r  mu_delay_1/buffer_reg[1][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.500     1.156    mu_delay_1/clk_IBUF_BUFG
    SLICE_X126Y229       FDRE                                         r  mu_delay_1/buffer_reg[1][38]/C
                         clock pessimism             -0.279     0.877    
    SLICE_X126Y229       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.924    mu_delay_1/buffer_reg[1][38]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ModMul_0/delay_mu/buffer_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ModMul_0/delay_mu/buffer_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.461     0.891    ModMul_0/delay_mu/clk_IBUF_BUFG
    SLICE_X129Y234       FDRE                                         r  ModMul_0/delay_mu/buffer_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y234       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.929 r  ModMul_0/delay_mu/buffer_reg[1][25]/Q
                         net (fo=1, routed)           0.039     0.968    ModMul_0/delay_mu/buffer_reg[1]_3[25]
    SLICE_X129Y234       FDRE                                         r  ModMul_0/delay_mu/buffer_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.525     1.180    ModMul_0/delay_mu/clk_IBUF_BUFG
    SLICE_X129Y234       FDRE                                         r  ModMul_0/delay_mu/buffer_reg[2][25]/C
                         clock pessimism             -0.283     0.897    
    SLICE_X129Y234       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.944    ModMul_0/delay_mu/buffer_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         3.000       1.710      BUFGCE_X0Y72    clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][0]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][10]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][11]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][12]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][13]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][14]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X126Y204  A0_delay_2/buffer_reg[9][15]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X122Y208  A0_delay_2/buffer_reg[9][16]_srl10/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.000       1.936      SLICE_X122Y208  A0_delay_2/buffer_reg[9][17]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][0]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][10]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][10]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][11]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][11]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][12]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][12]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][13]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][13]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][0]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][10]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][10]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][11]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][11]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][12]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][12]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][13]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.500       0.968      SLICE_X126Y204  A0_delay_2/buffer_reg[9][13]_srl10/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 1.691ns (18.974%)  route 7.220ns (81.026%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.656     3.312    A1_delay_2/mode_IBUF[2]
    SLICE_X131Y205       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.362 r  A1_delay_2/M_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.564     7.926    M_OBUF[3]
    SLR Crossing[0->1]   
    A18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     8.911 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.911    M[3]
    A18                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.901ns  (logic 1.763ns (19.812%)  route 7.137ns (80.188%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.753     3.409    A1_delay_2/mode_IBUF[2]
    SLICE_X129Y204       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     3.532 r  A1_delay_2/M_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.384     7.916    M_OBUF[5]
    SLR Crossing[0->1]   
    A20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     8.901 r  M_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.901    M[5]
    A20                                                               r  M[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 1.695ns (19.268%)  route 7.100ns (80.732%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.780     3.436    A1_delay_2/mode_IBUF[2]
    SLICE_X132Y205       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.487 r  A1_delay_2/M_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.320     7.807    M_OBUF[8]
    SLR Crossing[0->1]   
    B21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.988     8.795 r  M_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.795    M[8]
    B21                                                               r  M[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 1.790ns (20.690%)  route 6.862ns (79.310%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.778     3.434    A1_delay_2/mode_IBUF[2]
    SLICE_X131Y207       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.584 r  A1_delay_2/M_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.084     7.668    M_OBUF[2]
    SLR Crossing[0->1]   
    A19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.985     8.653 r  M_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.653    M[2]
    A19                                                               r  M[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 1.788ns (21.005%)  route 6.726ns (78.995%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.660     3.315    A1_delay_2/mode_IBUF[2]
    SLICE_X130Y206       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.463 r  A1_delay_2/M_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.066     7.529    M_OBUF[6]
    SLR Crossing[0->1]   
    B18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.985     8.514 r  M_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.514    M[6]
    B18                                                               r  M[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 1.790ns (21.078%)  route 6.703ns (78.922%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.646     3.302    A1_delay_2/mode_IBUF[2]
    SLICE_X129Y205       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.425 r  A1_delay_2/M_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.057     7.482    M_OBUF[0]
    SLR Crossing[0->1]   
    B16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.012     8.494 r  M_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.494    M[0]
    B16                                                               r  M[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 1.775ns (21.006%)  route 6.675ns (78.994%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.725     3.381    A1_delay_2/mode_IBUF[2]
    SLICE_X132Y206       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.530 r  A1_delay_2/M_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.950     7.480    M_OBUF[12]
    SLR Crossing[0->1]   
    D20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.971     8.451 r  M_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.451    M[12]
    D20                                                               r  M[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 1.787ns (21.245%)  route 6.626ns (78.755%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.583     3.239    A1_delay_2/mode_IBUF[2]
    SLICE_X130Y206       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.386 r  A1_delay_2/M_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.043     7.429    M_OBUF[7]
    SLR Crossing[0->1]   
    B17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     8.414 r  M_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.414    M[7]
    B17                                                               r  M[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 1.764ns (20.974%)  route 6.647ns (79.026%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.298     2.953    A1_delay_2/mode_IBUF[2]
    SLICE_X125Y207       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.077 r  A1_delay_2/M_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.349     7.426    M_OBUF[11]
    SLR Crossing[0->1]   
    C17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     8.411 r  M_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.411    M[11]
    C17                                                               r  M[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[2]
                            (input port)
  Destination:            M[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 1.690ns (20.141%)  route 6.703ns (79.859%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP27                                              0.000     0.000 r  mode[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[2]_inst/I
    BP27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.656     0.656 r  mode_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.656    mode_IBUF[2]_inst/OUT
    BP27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.656 r  mode_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         2.776     3.431    A1_delay_2/mode_IBUF[2]
    SLICE_X132Y206       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     3.480 r  A1_delay_2/M_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.927     7.407    M_OBUF[15]
    SLR Crossing[0->1]   
    D16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.986     8.393 r  M_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.393    M[15]
    D16                                                               r  M[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            mux_lat_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.311ns (28.831%)  route 0.767ns (71.169%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.708     0.978    mode_IBUF[1]
    SLICE_X125Y217       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     1.018 r  mux_lat_sel_reg[2]_i_1/O
                         net (fo=2, routed)           0.059     1.077    mux_lat_sel_reg[2]_i_1_n_0
    SLICE_X125Y217       LDCE                                         r  mux_lat_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            mux_lat_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.311ns (27.914%)  route 0.802ns (72.086%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.708     0.978    mode_IBUF[1]
    SLICE_X125Y217       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     1.018 r  mux_lat_sel_reg[2]_i_1/O
                         net (fo=2, routed)           0.094     1.113    mux_lat_sel_reg[2]_i_1_n_0
    SLICE_X123Y217       LDCE                                         r  mux_lat_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            mux_lat_sel_mu_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.309ns (26.890%)  route 0.839ns (73.110%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.708     0.978    mode_IBUF[1]
    SLICE_X125Y217       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     1.016 r  mux_lat_sel_mu_reg_i_1/O
                         net (fo=1, routed)           0.131     1.147    mux_lat_sel_mu_reg_i_1_n_0
    SLICE_X125Y217       LDCE                                         r  mux_lat_sel_mu_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            mux_lat_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.331ns (22.576%)  route 1.134ns (77.424%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 f  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 f  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 f  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.802     1.072    mode_IBUF[1]
    SLICE_X130Y206       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     1.132 r  mux_lat_sel_reg[4]_i_1/O
                         net (fo=1, routed)           0.332     1.464    mux_lat_sel_reg[4]_i_1_n_0
    SLICE_X123Y214       LDCE                                         r  mux_lat_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 0.878ns (41.338%)  route 1.246ns (58.662%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.464     0.735    ModAdd_0/mode_IBUF[1]
    SLICE_X125Y206       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.785 r  ModAdd_0/B0_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.782     1.567    B0_OBUF[8]
    BG50                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.557     2.124 r  B0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.124    B0[8]
    BG50                                                              r  B0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 0.861ns (39.488%)  route 1.319ns (60.512%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.577     0.848    ModAdd_0/mode_IBUF[1]
    SLICE_X121Y207       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     0.863 r  ModAdd_0/B0_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.742     1.605    B0_OBUF[19]
    BG52                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.575     2.180 r  B0_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.180    B0[19]
    BG52                                                              r  B0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.870ns (39.724%)  route 1.320ns (60.276%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.531     0.802    ModAdd_0/mode_IBUF[1]
    SLICE_X121Y208       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     0.842 r  ModAdd_0/B0_OBUF[32]_inst_i_1/O
                         net (fo=1, routed)           0.789     1.631    B0_OBUF[32]
    BK51                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.560     2.191 r  B0_OBUF[32]_inst/O
                         net (fo=0)                   0.000     2.191    B0[32]
    BK51                                                              r  B0[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.869ns (39.659%)  route 1.322ns (60.341%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.533     0.804    ModAdd_0/mode_IBUF[1]
    SLICE_X121Y208       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.845 r  ModAdd_0/B0_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.789     1.634    B0_OBUF[31]
    BK50                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.558     2.191 r  B0_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.191    B0[31]
    BK50                                                              r  B0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 0.885ns (39.402%)  route 1.361ns (60.598%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.624     0.895    ModAdd_0/mode_IBUF[1]
    SLICE_X121Y207       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     0.935 r  ModAdd_0/B0_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.737     1.672    B0_OBUF[20]
    BH52                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.575     2.247 r  B0_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.247    B0[20]
    BH52                                                              r  B0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            B0[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 0.878ns (38.987%)  route 1.374ns (61.013%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BN27                                              0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    BN27                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.271     0.271 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    mode_IBUF[1]_inst/OUT
    BN27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.271 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=295, routed)         0.560     0.831    ModAdd_0/mode_IBUF[1]
    SLICE_X122Y212       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     0.871 r  ModAdd_0/B0_OBUF[39]_inst_i_1/O
                         net (fo=1, routed)           0.814     1.685    B0_OBUF[39]
    BM49                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.568     2.253 r  B0_OBUF[39]_inst/O
                         net (fo=0)                   0.000     2.253    B0[39]
    BM49                                                              r  B0[39] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.065ns  (logic 1.100ns (18.139%)  route 4.965ns (81.861%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.809     1.796    ModMul_0/clk_IBUF_BUFG
    SLICE_X134Y210       FDRE                                         r  ModMul_0/M_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y210       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.876 r  ModMul_0/M_reg_reg[3]/Q
                         net (fo=3, routed)           0.401     2.277    A1_delay_2/M[3]
    SLICE_X131Y205       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.312 r  A1_delay_2/M_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.564     6.876    M_OBUF[3]
    SLR Crossing[0->1]   
    A18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     7.861 r  M_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.861    M[3]
    A18                                                               r  M[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 1.164ns (19.231%)  route 4.887ns (80.769%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.001ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.806     1.792    ModMul_0/clk_IBUF_BUFG
    SLICE_X135Y209       FDRE                                         r  ModMul_0/M_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y209       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.872 r  ModMul_0/M_reg_reg[11]/Q
                         net (fo=3, routed)           0.538     2.410    A1_delay_2/M[11]
    SLICE_X125Y207       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.509 r  A1_delay_2/M_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.349     6.858    M_OBUF[11]
    SLR Crossing[0->1]   
    C17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     7.843 r  M_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.843    M[11]
    C17                                                               r  M[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 1.176ns (19.510%)  route 4.854ns (80.490%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.812     1.799    ModMul_0/clk_IBUF_BUFG
    SLICE_X134Y212       FDRE                                         r  ModMul_0/M_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y212       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.879 r  ModMul_0/M_reg_reg[17]/Q
                         net (fo=3, routed)           0.615     2.493    A1_delay_2/M[17]
    SLICE_X127Y204       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.617 r  A1_delay_2/M_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           4.239     6.856    M_OBUF[17]
    SLR Crossing[0->1]   
    D21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.972     7.829 r  M_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.829    M[17]
    D21                                                               r  M[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 1.138ns (19.059%)  route 4.832ns (80.941%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.814     1.801    ModMul_0/clk_IBUF_BUFG
    SLICE_X133Y213       FDRE                                         r  ModMul_0/M_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y213       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.879 r  ModMul_0/M_reg_reg[25]/Q
                         net (fo=3, routed)           0.473     2.351    A1_delay_2/M[25]
    SLICE_X127Y203       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.441 r  A1_delay_2/M_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.359     6.800    M_OBUF[25]
    SLR Crossing[0->1]   
    F19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.970     7.770 r  M_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.770    M[25]
    F19                                                               r  M[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 1.163ns (19.760%)  route 4.722ns (80.240%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.814     1.801    ModMul_0/clk_IBUF_BUFG
    SLICE_X131Y208       FDRE                                         r  ModMul_0/M_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y208       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.881 r  ModMul_0/M_reg_reg[5]/Q
                         net (fo=3, routed)           0.338     2.219    A1_delay_2/M[5]
    SLICE_X129Y204       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     2.317 r  A1_delay_2/M_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.384     6.701    M_OBUF[5]
    SLR Crossing[0->1]   
    A20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.985     7.685 r  M_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.685    M[5]
    A20                                                               r  M[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 1.147ns (19.597%)  route 4.705ns (80.403%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.802ns (routing 0.001ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.802     1.789    ModMul_0/clk_IBUF_BUFG
    SLICE_X132Y214       FDRE                                         r  ModMul_0/M_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y214       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.868 r  ModMul_0/M_reg_reg[31]/Q
                         net (fo=3, routed)           0.633     2.501    A1_delay_2/M[31]
    SLICE_X126Y205       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     2.601 r  A1_delay_2/M_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.072     6.673    M_OBUF[31]
    SLR Crossing[0->1]   
    H18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.968     7.640 r  M_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.640    M[31]
    H18                                                               r  M[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 1.152ns (19.831%)  route 4.658ns (80.169%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.809     1.796    ModMul_0/clk_IBUF_BUFG
    SLICE_X134Y213       FDRE                                         r  ModMul_0/M_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y213       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.877 r  ModMul_0/M_reg_reg[27]/Q
                         net (fo=3, routed)           0.540     2.417    A1_delay_2/M[27]
    SLICE_X127Y204       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.514 r  A1_delay_2/M_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.118     6.632    M_OBUF[27]
    SLR Crossing[0->1]   
    G17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.974     7.606 r  M_OBUF[27]_inst/O
                         net (fo=0)                   0.000     7.606    M[27]
    G17                                                               r  M[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 1.150ns (19.761%)  route 4.670ns (80.239%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.001ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.787     1.774    ModMul_0/clk_IBUF_BUFG
    SLICE_X136Y212       FDRE                                         r  ModMul_0/M_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y212       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.855 r  ModMul_0/M_reg_reg[24]/Q
                         net (fo=3, routed)           0.563     2.418    A1_delay_2/M[24]
    SLICE_X128Y203       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     2.518 r  A1_delay_2/M_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.107     6.625    M_OBUF[24]
    SLR Crossing[0->1]   
    F20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.969     7.594 r  M_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.594    M[24]
    F20                                                               r  M[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 1.166ns (20.168%)  route 4.616ns (79.832%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.001ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.809     1.796    ModMul_0/clk_IBUF_BUFG
    SLICE_X134Y210       FDRE                                         r  ModMul_0/M_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y210       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.875 r  ModMul_0/M_reg_reg[8]/Q
                         net (fo=3, routed)           0.296     2.171    A1_delay_2/M[8]
    SLICE_X132Y205       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     2.270 r  A1_delay_2/M_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.320     6.590    M_OBUF[8]
    SLR Crossing[0->1]   
    B21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.988     7.578 r  M_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.578    M[8]
    B21                                                               r  M[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModMul_0/M_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            M[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 1.124ns (19.717%)  route 4.575ns (80.283%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.798ns (routing 0.001ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.636     0.636 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.636    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.636 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.959    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.987 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.798     1.785    ModMul_0/clk_IBUF_BUFG
    SLICE_X132Y215       FDRE                                         r  ModMul_0/M_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y215       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.865 r  ModMul_0/M_reg_reg[43]/Q
                         net (fo=3, routed)           0.833     2.698    A1_delay_2/M[43]
    SLICE_X123Y214       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     2.788 r  A1_delay_2/M_OBUF[43]_inst_i_1/O
                         net (fo=1, routed)           3.742     6.530    M_OBUF[43]
    SLR Crossing[0->1]   
    L20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.954     7.483 r  M_OBUF[43]_inst/O
                         net (fo=0)                   0.000     7.483    M[43]
    L20                                                               r  M[43] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B0_DIV2_delay/buffer_reg[10][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.642ns (46.832%)  route 0.729ns (53.168%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.443ns (routing 0.000ns, distribution 0.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.443     0.874    B0_DIV2_delay/clk_IBUF_BUFG
    SLICE_X126Y203       FDRE                                         r  B0_DIV2_delay/buffer_reg[10][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y203       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.912 r  B0_DIV2_delay/buffer_reg[10][0]__0/Q
                         net (fo=1, routed)           0.106     1.018    ModAdd_0/B0[0]
    SLICE_X123Y204       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     1.053 r  ModAdd_0/B0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.623     1.676    B0_OBUF[0]
    BE51                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.569     2.245 r  B0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.245    B0[0]
    BE51                                                              r  B0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.644ns (46.279%)  route 0.748ns (53.721%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.431     0.861    ModAdd_0/clk_IBUF_BUFG
    SLICE_X125Y205       FDCE                                         r  ModAdd_0/Add_Mod_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y205       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.900 r  ModAdd_0/Add_Mod_reg[10]/Q
                         net (fo=2, routed)           0.054     0.954    ModAdd_0/Q[10]
    SLICE_X126Y205       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     0.995 r  ModAdd_0/B0_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.689    B0_OBUF[10]
    BG49                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.564     2.253 r  B0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.253    B0[10]
    BG49                                                              r  B0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.632ns (45.393%)  route 0.760ns (54.607%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.434     0.864    ModAdd_0/clk_IBUF_BUFG
    SLICE_X122Y206       FDCE                                         r  ModAdd_0/Add_Mod_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y206       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.905 r  ModAdd_0/Add_Mod_reg[2]/Q
                         net (fo=2, routed)           0.071     0.976    ModAdd_0/Q[2]
    SLICE_X122Y206       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     0.998 r  ModAdd_0/B0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.687    B0_OBUF[2]
    BE50                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.569     2.256 r  B0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.256    B0[2]
    BE50                                                              r  B0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.452ns  (logic 0.681ns (46.927%)  route 0.771ns (53.074%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.429     0.859    ModAdd_0/clk_IBUF_BUFG
    SLICE_X123Y205       FDCE                                         r  ModAdd_0/Add_Mod_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y205       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.899 r  ModAdd_0/Add_Mod_reg[18]/Q
                         net (fo=2, routed)           0.051     0.950    ModAdd_0/Q[18]
    SLICE_X122Y205       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     0.990 r  ModAdd_0/B0_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.720     1.710    B0_OBUF[18]
    BK54                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.601     2.311 r  B0_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.311    B0[18]
    BK54                                                              r  B0[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.455ns  (logic 0.687ns (47.211%)  route 0.768ns (52.789%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.431     0.861    ModAdd_0/clk_IBUF_BUFG
    SLICE_X125Y205       FDCE                                         r  ModAdd_0/Add_Mod_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y205       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.900 r  ModAdd_0/Add_Mod_reg[13]/Q
                         net (fo=2, routed)           0.082     0.982    ModAdd_0/Q[13]
    SLICE_X123Y205       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     1.032 r  ModAdd_0/B0_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.686     1.718    B0_OBUF[13]
    BG53                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.598     2.316 r  B0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.316    B0[13]
    BG53                                                              r  B0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B0_DIV2_delay/buffer_reg[10][20]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.452ns  (logic 0.627ns (43.168%)  route 0.825ns (56.832%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.434     0.865    B0_DIV2_delay/clk_IBUF_BUFG
    SLICE_X122Y209       FDRE                                         r  B0_DIV2_delay/buffer_reg[10][20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y209       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.903 r  B0_DIV2_delay/buffer_reg[10][20]__0/Q
                         net (fo=1, routed)           0.088     0.991    ModAdd_0/B0[20]
    SLICE_X121Y207       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     1.005 r  ModAdd_0/B0_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.737     1.742    B0_OBUF[20]
    BH52                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.575     2.316 r  B0_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.316    B0[20]
    BH52                                                              r  B0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.459ns  (logic 0.676ns (46.345%)  route 0.783ns (53.655%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.429     0.859    ModAdd_0/clk_IBUF_BUFG
    SLICE_X123Y205       FDCE                                         r  ModAdd_0/Add_Mod_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y205       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.899 r  ModAdd_0/Add_Mod_reg[16]/Q
                         net (fo=2, routed)           0.058     0.957    ModAdd_0/Q[16]
    SLICE_X122Y205       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     1.007 r  ModAdd_0/B0_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.725     1.732    B0_OBUF[16]
    BJ54                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.586     2.318 r  B0_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.318    B0[16]
    BJ54                                                              r  B0[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.467ns  (logic 0.666ns (45.370%)  route 0.802ns (54.630%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.429     0.859    ModAdd_0/clk_IBUF_BUFG
    SLICE_X123Y205       FDCE                                         r  ModAdd_0/Add_Mod_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y205       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.899 r  ModAdd_0/Add_Mod_reg[22]/Q
                         net (fo=2, routed)           0.051     0.950    ModAdd_0/Q[22]
    SLICE_X122Y205       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.985 r  ModAdd_0/B0_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.751     1.736    B0_OBUF[22]
    BJ53                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.591     2.327 r  B0_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.327    B0[22]
    BJ53                                                              r  B0[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.613ns (41.898%)  route 0.851ns (58.102%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.433     0.863    ModAdd_0/clk_IBUF_BUFG
    SLICE_X122Y207       FDCE                                         r  ModAdd_0/Add_Mod_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y207       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.902 r  ModAdd_0/Add_Mod_reg[27]/Q
                         net (fo=2, routed)           0.060     0.962    ModAdd_0/Q[27]
    SLICE_X121Y207       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.976 r  ModAdd_0/B0_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.791     1.767    B0_OBUF[27]
    BH47                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.560     2.327 r  B0_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.327    B0[27]
    BH47                                                              r  B0[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ModAdd_0/Add_Mod_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            B0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.472ns  (logic 0.632ns (42.897%)  route 0.841ns (57.103%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     0.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.270    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.414    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.431 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.425     0.856    ModAdd_0/clk_IBUF_BUFG
    SLICE_X121Y208       FDCE                                         r  ModAdd_0/Add_Mod_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y208       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.895 r  ModAdd_0/Add_Mod_reg[31]/Q
                         net (fo=2, routed)           0.052     0.946    ModAdd_0/Q[31]
    SLICE_X121Y208       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.981 r  ModAdd_0/B0_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.789     1.770    B0_OBUF[31]
    BK50                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.558     2.328 r  B0_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.328    B0[31]
    BK50                                                              r  B0[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1645 Endpoints
Min Delay          1645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C[38]
                            (input port)
  Destination:            ModMul_0/A_reg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 0.717ns (16.158%)  route 3.719ns (83.842%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.676ns (routing 0.001ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  C[38] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[38]_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.629     0.629 r  C_IBUF[38]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.629    C_IBUF[38]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.629 r  C_IBUF[38]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.647     4.276    mux_lat_2/D[38]
    SLR Crossing[1->0]   
    SLICE_X126Y222       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.364 r  mux_lat_2/A_reg[38]_i_1/O
                         net (fo=1, routed)           0.072     4.436    ModMul_0/A[38]
    SLICE_X126Y222       FDCE                                         r  ModMul_0/A_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.676     1.370    ModMul_0/clk_IBUF_BUFG
    SLICE_X126Y222       FDCE                                         r  ModMul_0/A_reg_reg[38]/C

Slack:                    inf
  Source:                 C[38]
                            (input port)
  Destination:            C_delay_1/buffer_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.629ns (14.177%)  route 3.806ns (85.823%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.001ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  C[38] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[38]_inst/I
    H13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.629     0.629 r  C_IBUF[38]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.629    C_IBUF[38]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.629 r  C_IBUF[38]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.806     4.435    C_delay_1/D[38]
    SLR Crossing[1->0]   
    SLICE_X126Y222       FDRE                                         r  C_delay_1/buffer_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.675     1.369    C_delay_1/clk_IBUF_BUFG
    SLICE_X126Y222       FDRE                                         r  C_delay_1/buffer_reg[0][38]/C

Slack:                    inf
  Source:                 C[33]
                            (input port)
  Destination:            ModMul_0/A_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 0.756ns (17.362%)  route 3.598ns (82.638%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.666ns (routing 0.001ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  C[33] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[33]_inst/I
    F10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.660     0.660 r  C_IBUF[33]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.660    C_IBUF[33]_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.660 r  C_IBUF[33]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.583     4.243    mux_lat_2/D[33]
    SLR Crossing[1->0]   
    SLICE_X123Y222       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.339 r  mux_lat_2/A_reg[33]_i_1/O
                         net (fo=1, routed)           0.015     4.354    ModMul_0/A[33]
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.666     1.360    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y222       FDCE                                         r  ModMul_0/A_reg_reg[33]/C

Slack:                    inf
  Source:                 C[2]
                            (input port)
  Destination:            C_delay_1/buffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 0.667ns (15.469%)  route 3.647ns (84.531%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.671ns (routing 0.001ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  C[2] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[2]_inst/I
    A11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.667     0.667 r  C_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.667    C_IBUF[2]_inst/OUT
    A11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.667 r  C_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.647     4.315    C_delay_1/D[2]
    SLR Crossing[1->0]   
    SLICE_X125Y222       FDRE                                         r  C_delay_1/buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.671     1.365    C_delay_1/clk_IBUF_BUFG
    SLICE_X125Y222       FDRE                                         r  C_delay_1/buffer_reg[0][2]/C

Slack:                    inf
  Source:                 C[33]
                            (input port)
  Destination:            C_delay_1/buffer_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.264ns  (logic 0.660ns (15.477%)  route 3.604ns (84.522%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.668ns (routing 0.001ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  C[33] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[33]_inst/I
    F10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.660     0.660 r  C_IBUF[33]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.660    C_IBUF[33]_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.660 r  C_IBUF[33]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.604     4.264    C_delay_1/D[33]
    SLR Crossing[1->0]   
    SLICE_X123Y222       FDRE                                         r  C_delay_1/buffer_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.668     1.362    C_delay_1/clk_IBUF_BUFG
    SLICE_X123Y222       FDRE                                         r  C_delay_1/buffer_reg[0][33]/C

Slack:                    inf
  Source:                 C[12]
                            (input port)
  Destination:            C_delay_1/buffer_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.245ns  (logic 0.647ns (15.252%)  route 3.597ns (84.748%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.676ns (routing 0.001ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  C[12] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[12]_inst/I
    A15                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.647     0.647 r  C_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.647    C_IBUF[12]_inst/OUT
    A15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  C_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.597     4.245    C_delay_1/D[12]
    SLR Crossing[1->0]   
    SLICE_X126Y224       FDRE                                         r  C_delay_1/buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.676     1.370    C_delay_1/clk_IBUF_BUFG
    SLICE_X126Y224       FDRE                                         r  C_delay_1/buffer_reg[0][12]/C

Slack:                    inf
  Source:                 A0[18]
                            (input port)
  Destination:            ModSub_0/A_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.721ns (17.209%)  route 3.471ns (82.791%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BG34                                              0.000     0.000 r  A0[18] (IN)
                         net (fo=0)                   0.000     0.000    A0_IBUF[18]_inst/I
    BG34                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.597     0.597 r  A0_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    A0_IBUF[18]_inst/OUT
    BG34                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.597 r  A0_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.422     4.019    mux_lat_4/A0_IBUF[18]
    SLICE_X131Y208       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.143 r  mux_lat_4/A_reg[18]_i_1/O
                         net (fo=1, routed)           0.049     4.192    ModSub_0/A_reg_reg[47]_1[18]
    SLICE_X131Y208       FDCE                                         r  ModSub_0/A_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.693     1.388    ModSub_0/clk_IBUF_BUFG
    SLICE_X131Y208       FDCE                                         r  ModSub_0/A_reg_reg[18]/C

Slack:                    inf
  Source:                 q[42]
                            (input port)
  Destination:            ModSub_0/q_reg_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.850ns (20.280%)  route 3.341ns (79.720%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BM12                                              0.000     0.000 r  q[42] (IN)
                         net (fo=0)                   0.000     0.000    q_IBUF[42]_inst/I
    BM12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.700     0.700 r  q_IBUF[42]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.700    q_IBUF[42]_inst/OUT
    BM12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.700 r  q_IBUF[42]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.288     3.987    q_delay_3/q_reg_reg[47][42]
    SLR Crossing[1->0]   
    SLICE_X128Y220       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     4.137 r  q_delay_3/q_reg[42]_i_1/O
                         net (fo=1, routed)           0.053     4.190    ModSub_0/D[42]
    SLICE_X128Y220       FDCE                                         r  ModSub_0/q_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.691     1.385    ModSub_0/clk_IBUF_BUFG
    SLICE_X128Y220       FDCE                                         r  ModSub_0/q_reg_reg[42]/C

Slack:                    inf
  Source:                 C[0]
                            (input port)
  Destination:            C_delay_1/buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 0.682ns (16.308%)  route 3.501ns (83.692%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.676ns (routing 0.001ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  C[0] (IN)
                         net (fo=0)                   0.000     0.000    C_IBUF[0]_inst/I
    A9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.682     0.682 r  C_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.682    C_IBUF[0]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.682 r  C_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.501     4.183    C_delay_1/D[0]
    SLR Crossing[1->0]   
    SLICE_X126Y223       FDRE                                         r  C_delay_1/buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.676     1.370    C_delay_1/clk_IBUF_BUFG
    SLICE_X126Y223       FDRE                                         r  C_delay_1/buffer_reg[0][0]/C

Slack:                    inf
  Source:                 A0[44]
                            (input port)
  Destination:            A0_delay_2/buffer_reg[9][44]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 0.583ns (13.999%)  route 3.580ns (86.001%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.707ns (routing 0.001ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BP28                                              0.000     0.000 r  A0[44] (IN)
                         net (fo=0)                   0.000     0.000    A0_IBUF[44]_inst/I
    BP28                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.583     0.583 r  A0_IBUF[44]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.583    A0_IBUF[44]_inst/OUT
    BP28                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  A0_IBUF[44]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.580     4.163    A0_delay_2/A0_IBUF[44]
    SLICE_X128Y214       SRL16E                                       r  A0_delay_2/buffer_reg[9][44]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.385     0.385 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.385    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.385 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.671    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.695 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.707     1.402    A0_delay_2/clk_IBUF_BUFG
    SLICE_X128Y214       SRL16E                                       r  A0_delay_2/buffer_reg[9][44]_srl10/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.396%)  route 0.112ns (58.604%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.106     0.165    mux_lat_2/A_reg_reg[0]
    SLICE_X125Y221       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     0.185 r  mux_lat_2/A_reg[31]_i_1/O
                         net (fo=1, routed)           0.006     0.191    ModMul_0/A[31]
    SLICE_X125Y221       FDCE                                         r  ModMul_0/A_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.491     1.147    ModMul_0/clk_IBUF_BUFG
    SLICE_X125Y221       FDCE                                         r  ModMul_0/A_reg_reg[31]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ModSub_0/A_reg_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.106ns (52.431%)  route 0.096ns (47.569%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y214       LDCE                         0.000     0.000 r  mux_lat_sel_reg[4]/G
    SLICE_X123Y214       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[4]/Q
                         net (fo=48, routed)          0.089     0.148    mux_lat_4/A_reg_reg[0]_0
    SLICE_X123Y212       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.047     0.195 r  mux_lat_4/A_reg[45]_i_1/O
                         net (fo=1, routed)           0.007     0.202    ModSub_0/A_reg_reg[47]_1[45]
    SLICE_X123Y212       FDCE                                         r  ModSub_0/A_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.483     1.139    ModSub_0/clk_IBUF_BUFG
    SLICE_X123Y212       FDCE                                         r  ModSub_0/A_reg_reg[45]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.081ns (39.737%)  route 0.123ns (60.263%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.106     0.165    mux_lat_2/A_reg_reg[0]
    SLICE_X125Y221       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     0.187 r  mux_lat_2/A_reg[30]_i_1/O
                         net (fo=1, routed)           0.017     0.204    ModMul_0/A[30]
    SLICE_X125Y221       FDCE                                         r  ModMul_0/A_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.491     1.147    ModMul_0/clk_IBUF_BUFG
    SLICE_X125Y221       FDCE                                         r  ModMul_0/A_reg_reg[30]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.098ns (47.901%)  route 0.107ns (52.099%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.101     0.160    mux_lat_2/A_reg_reg[0]
    SLICE_X125Y220       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     0.199 r  mux_lat_2/A_reg[27]_i_1/O
                         net (fo=1, routed)           0.006     0.205    ModMul_0/A[27]
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.491     1.147    ModMul_0/clk_IBUF_BUFG
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[27]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.116ns (55.612%)  route 0.093ns (44.388%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.087     0.146    mux_lat_2/A_reg_reg[0]
    SLICE_X125Y220       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.203 r  mux_lat_2/A_reg[37]_i_1/O
                         net (fo=1, routed)           0.006     0.209    ModMul_0/A[37]
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.491     1.147    ModMul_0/clk_IBUF_BUFG
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[37]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ModSub_0/A_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.109ns (50.894%)  route 0.105ns (49.106%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y214       LDCE                         0.000     0.000 r  mux_lat_sel_reg[4]/G
    SLICE_X123Y214       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[4]/Q
                         net (fo=48, routed)          0.089     0.148    mux_lat_4/A_reg_reg[0]_0
    SLICE_X123Y212       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     0.198 r  mux_lat_4/A_reg[44]_i_1/O
                         net (fo=1, routed)           0.016     0.214    ModSub_0/A_reg_reg[47]_1[44]
    SLICE_X123Y212       FDCE                                         r  ModSub_0/A_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.483     1.139    ModSub_0/clk_IBUF_BUFG
    SLICE_X123Y212       FDCE                                         r  ModSub_0/A_reg_reg[44]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.171%)  route 0.117ns (53.829%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.101     0.160    mux_lat_2/A_reg_reg[0]
    SLICE_X125Y220       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     0.201 r  mux_lat_2/A_reg[26]_i_1/O
                         net (fo=1, routed)           0.016     0.217    ModMul_0/A[26]
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.491     1.147    ModMul_0/clk_IBUF_BUFG
    SLICE_X125Y220       FDCE                                         r  ModMul_0/A_reg_reg[26]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/A_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.079ns (36.254%)  route 0.139ns (63.746%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[2]/G
    SLICE_X125Y217       LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mux_lat_sel_reg[2]/Q
                         net (fo=48, routed)          0.133     0.192    mux_lat_2/A_reg_reg[0]
    SLICE_X123Y221       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.212 r  mux_lat_2/A_reg[21]_i_1/O
                         net (fo=1, routed)           0.006     0.218    ModMul_0/A[21]
    SLICE_X123Y221       FDCE                                         r  ModMul_0/A_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.489     1.145    ModMul_0/clk_IBUF_BUFG
    SLICE_X123Y221       FDCE                                         r  ModMul_0/A_reg_reg[21]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/q_reg_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.101ns (46.252%)  route 0.117ns (53.748%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[0]/G
    SLICE_X123Y217       LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  mux_lat_sel_reg[0]/Q
                         net (fo=48, routed)          0.109     0.169    q_delay_1/q_reg_reg[47]
    SLICE_X126Y218       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.041     0.210 r  q_delay_1/q_reg[37]_i_1__0/O
                         net (fo=1, routed)           0.008     0.218    ModMul_0/q[37]
    SLICE_X126Y218       FDCE                                         r  ModMul_0/q_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.496     1.152    ModMul_0/clk_IBUF_BUFG
    SLICE_X126Y218       FDCE                                         r  ModMul_0/q_reg_reg[37]/C

Slack:                    inf
  Source:                 mux_lat_sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ModMul_0/q_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.102ns (46.077%)  route 0.119ns (53.923%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y217       LDCE                         0.000     0.000 r  mux_lat_sel_reg[0]/G
    SLICE_X123Y217       LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  mux_lat_sel_reg[0]/Q
                         net (fo=48, routed)          0.110     0.170    q_delay_1/q_reg_reg[47]
    SLICE_X126Y218       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     0.212 r  q_delay_1/q_reg[35]_i_1__0/O
                         net (fo=1, routed)           0.009     0.221    ModMul_0/q[35]
    SLICE_X126Y218       FDCE                                         r  ModMul_0/q_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BH26                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BH26                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.456     0.456 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    clk_IBUF_inst/OUT
    BH26                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.456 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.637    clk_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=2692, routed)        0.496     1.152    ModMul_0/clk_IBUF_BUFG
    SLICE_X126Y218       FDCE                                         r  ModMul_0/q_reg_reg[35]/C





