Release 14.5 Drc P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Nov 25 15:32:08 2019

drc -z ShiftRegister.ncd ShiftRegister.pcf

WARNING:PhysDesignRules:367 - The signal <RESET_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
