

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:41:22 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Filter_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2899417|  2899417|  2899417|  2899417|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2899416|  2899416|    111516|          -|          -|    26|    no    |
        | + Col_Loop         |   111514|   111514|      4289|          -|          -|    26|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |      132|      132|        44|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       42|       42|        14|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 227
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 10 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 17 12 
12 --> 13 11 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 24 19 
19 --> 20 18 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 31 26 
26 --> 27 25 
27 --> 28 26 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 
32 --> 38 33 
33 --> 34 32 
34 --> 35 33 
35 --> 36 
36 --> 37 
37 --> 34 
38 --> 39 
39 --> 45 40 
40 --> 41 39 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 41 
45 --> 46 
46 --> 52 47 
47 --> 48 46 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 48 
52 --> 53 
53 --> 59 54 
54 --> 55 53 
55 --> 56 54 
56 --> 57 
57 --> 58 
58 --> 55 
59 --> 60 
60 --> 66 61 
61 --> 62 60 
62 --> 63 61 
63 --> 64 
64 --> 65 
65 --> 62 
66 --> 67 
67 --> 73 68 
68 --> 69 67 
69 --> 70 68 
70 --> 71 
71 --> 72 
72 --> 69 
73 --> 74 
74 --> 80 75 
75 --> 76 74 
76 --> 77 75 
77 --> 78 
78 --> 79 
79 --> 76 
80 --> 81 
81 --> 87 82 
82 --> 83 81 
83 --> 84 82 
84 --> 85 
85 --> 86 
86 --> 83 
87 --> 88 
88 --> 94 89 
89 --> 90 88 
90 --> 91 89 
91 --> 92 
92 --> 93 
93 --> 90 
94 --> 95 
95 --> 101 96 
96 --> 97 95 
97 --> 98 96 
98 --> 99 
99 --> 100 
100 --> 97 
101 --> 102 
102 --> 108 103 
103 --> 104 102 
104 --> 105 103 
105 --> 106 
106 --> 107 
107 --> 104 
108 --> 109 
109 --> 115 110 
110 --> 111 109 
111 --> 112 110 
112 --> 113 
113 --> 114 
114 --> 111 
115 --> 116 
116 --> 122 117 
117 --> 118 116 
118 --> 119 117 
119 --> 120 
120 --> 121 
121 --> 118 
122 --> 123 
123 --> 129 124 
124 --> 125 123 
125 --> 126 124 
126 --> 127 
127 --> 128 
128 --> 125 
129 --> 130 
130 --> 136 131 
131 --> 132 130 
132 --> 133 131 
133 --> 134 
134 --> 135 
135 --> 132 
136 --> 137 
137 --> 143 138 
138 --> 139 137 
139 --> 140 138 
140 --> 141 
141 --> 142 
142 --> 139 
143 --> 144 
144 --> 150 145 
145 --> 146 144 
146 --> 147 145 
147 --> 148 
148 --> 149 
149 --> 146 
150 --> 151 
151 --> 157 152 
152 --> 153 151 
153 --> 154 152 
154 --> 155 
155 --> 156 
156 --> 153 
157 --> 158 
158 --> 164 159 
159 --> 160 158 
160 --> 161 159 
161 --> 162 
162 --> 163 
163 --> 160 
164 --> 165 
165 --> 171 166 
166 --> 167 165 
167 --> 168 166 
168 --> 169 
169 --> 170 
170 --> 167 
171 --> 172 
172 --> 178 173 
173 --> 174 172 
174 --> 175 173 
175 --> 176 
176 --> 177 
177 --> 174 
178 --> 179 
179 --> 185 180 
180 --> 181 179 
181 --> 182 180 
182 --> 183 
183 --> 184 
184 --> 181 
185 --> 186 
186 --> 192 187 
187 --> 188 186 
188 --> 189 187 
189 --> 190 
190 --> 191 
191 --> 188 
192 --> 193 
193 --> 199 194 
194 --> 195 193 
195 --> 196 194 
196 --> 197 
197 --> 198 
198 --> 195 
199 --> 200 
200 --> 206 201 
201 --> 202 200 
202 --> 203 201 
203 --> 204 
204 --> 205 
205 --> 202 
206 --> 207 
207 --> 213 208 
208 --> 209 207 
209 --> 210 208 
210 --> 211 
211 --> 212 
212 --> 209 
213 --> 214 
214 --> 220 215 
215 --> 216 214 
216 --> 217 215 
217 --> 218 
218 --> 219 
219 --> 216 
220 --> 221 
221 --> 227 222 
222 --> 223 221 
223 --> 224 222 
224 --> 225 
225 --> 226 
226 --> 223 
227 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 228 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 229 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 230 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 232 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 233 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv_1/conv_1.cpp:8]   --->   Operation 234 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 235 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 236 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 237 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %131, label %Row_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 239 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 240 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 241 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 242 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Filter1_Loop_end ]"   --->   Operation 243 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv_1/conv_1.cpp:11]   --->   Operation 244 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 245 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:11]   --->   Operation 246 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:11]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 248 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 249 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 250 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_161 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:35]   --->   Operation 251 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i15 %tmp_161 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 252 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 253 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln35_31 = or i15 %tmp_161, 1" [conv_1/conv_1.cpp:35]   --->   Operation 254 'or' 'or_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_31)" [conv_1/conv_1.cpp:35]   --->   Operation 255 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i16 %or_ln to i64" [conv_1/conv_1.cpp:35]   --->   Operation 256 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 257 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %tmp_161, 2" [conv_1/conv_1.cpp:35]   --->   Operation 258 'or' 'or_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35)" [conv_1/conv_1.cpp:35]   --->   Operation 259 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %or_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 260 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 261 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln35_32 = or i15 %tmp_161, 3" [conv_1/conv_1.cpp:35]   --->   Operation 262 'or' 'or_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_32)" [conv_1/conv_1.cpp:35]   --->   Operation 263 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %or_ln35_2 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 264 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 265 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln35_33 = or i15 %tmp_161, 4" [conv_1/conv_1.cpp:35]   --->   Operation 266 'or' 'or_ln35_33' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_33)" [conv_1/conv_1.cpp:35]   --->   Operation 267 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %or_ln35_3 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 268 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 269 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln35_34 = or i15 %tmp_161, 5" [conv_1/conv_1.cpp:35]   --->   Operation 270 'or' 'or_ln35_34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_34)" [conv_1/conv_1.cpp:35]   --->   Operation 271 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %or_ln35_4 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 272 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv_1/conv_1.cpp:35]   --->   Operation 273 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln35_35 = or i15 %tmp_161, 6" [conv_1/conv_1.cpp:35]   --->   Operation 274 'or' 'or_ln35_35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_35)" [conv_1/conv_1.cpp:35]   --->   Operation 275 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %or_ln35_5 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 276 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv_1/conv_1.cpp:35]   --->   Operation 277 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln35_36 = or i15 %tmp_161, 7" [conv_1/conv_1.cpp:35]   --->   Operation 278 'or' 'or_ln35_36' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_36)" [conv_1/conv_1.cpp:35]   --->   Operation 279 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i16 %or_ln35_6 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 280 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_8" [conv_1/conv_1.cpp:35]   --->   Operation 281 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln35_37 = or i15 %tmp_161, 8" [conv_1/conv_1.cpp:35]   --->   Operation 282 'or' 'or_ln35_37' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_37)" [conv_1/conv_1.cpp:35]   --->   Operation 283 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i16 %or_ln35_7 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 284 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv_1/conv_1.cpp:35]   --->   Operation 285 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln35_38 = or i15 %tmp_161, 9" [conv_1/conv_1.cpp:35]   --->   Operation 286 'or' 'or_ln35_38' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_38)" [conv_1/conv_1.cpp:35]   --->   Operation 287 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i16 %or_ln35_8 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 288 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv_1/conv_1.cpp:35]   --->   Operation 289 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln35_39 = or i15 %tmp_161, 10" [conv_1/conv_1.cpp:35]   --->   Operation 290 'or' 'or_ln35_39' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_39)" [conv_1/conv_1.cpp:35]   --->   Operation 291 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i16 %or_ln35_9 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 292 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv_1/conv_1.cpp:35]   --->   Operation 293 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln35_40 = or i15 %tmp_161, 11" [conv_1/conv_1.cpp:35]   --->   Operation 294 'or' 'or_ln35_40' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln35_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_40)" [conv_1/conv_1.cpp:35]   --->   Operation 295 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i16 %or_ln35_s to i64" [conv_1/conv_1.cpp:35]   --->   Operation 296 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv_1/conv_1.cpp:35]   --->   Operation 297 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%or_ln35_41 = or i15 %tmp_161, 12" [conv_1/conv_1.cpp:35]   --->   Operation 298 'or' 'or_ln35_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_41)" [conv_1/conv_1.cpp:35]   --->   Operation 299 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i16 %or_ln35_10 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 300 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv_1/conv_1.cpp:35]   --->   Operation 301 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln35_42 = or i15 %tmp_161, 13" [conv_1/conv_1.cpp:35]   --->   Operation 302 'or' 'or_ln35_42' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_42)" [conv_1/conv_1.cpp:35]   --->   Operation 303 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i16 %or_ln35_11 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 304 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_14" [conv_1/conv_1.cpp:35]   --->   Operation 305 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln35_43 = or i15 %tmp_161, 14" [conv_1/conv_1.cpp:35]   --->   Operation 306 'or' 'or_ln35_43' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_43)" [conv_1/conv_1.cpp:35]   --->   Operation 307 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i16 %or_ln35_12 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 308 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv_1/conv_1.cpp:35]   --->   Operation 309 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln35_44 = or i15 %tmp_161, 15" [conv_1/conv_1.cpp:35]   --->   Operation 310 'or' 'or_ln35_44' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_44)" [conv_1/conv_1.cpp:35]   --->   Operation 311 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i16 %or_ln35_13 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 312 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_16" [conv_1/conv_1.cpp:35]   --->   Operation 313 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln35_45 = or i15 %tmp_161, 16" [conv_1/conv_1.cpp:35]   --->   Operation 314 'or' 'or_ln35_45' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln35_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_45)" [conv_1/conv_1.cpp:35]   --->   Operation 315 'bitconcatenate' 'or_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i16 %or_ln35_14 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 316 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv_1/conv_1.cpp:35]   --->   Operation 317 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln35_46 = or i15 %tmp_161, 17" [conv_1/conv_1.cpp:35]   --->   Operation 318 'or' 'or_ln35_46' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln35_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_46)" [conv_1/conv_1.cpp:35]   --->   Operation 319 'bitconcatenate' 'or_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i16 %or_ln35_15 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 320 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_18" [conv_1/conv_1.cpp:35]   --->   Operation 321 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln35_47 = or i15 %tmp_161, 18" [conv_1/conv_1.cpp:35]   --->   Operation 322 'or' 'or_ln35_47' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln35_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_47)" [conv_1/conv_1.cpp:35]   --->   Operation 323 'bitconcatenate' 'or_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %or_ln35_16 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 324 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv_1/conv_1.cpp:35]   --->   Operation 325 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln35_48 = or i15 %tmp_161, 19" [conv_1/conv_1.cpp:35]   --->   Operation 326 'or' 'or_ln35_48' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln35_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_48)" [conv_1/conv_1.cpp:35]   --->   Operation 327 'bitconcatenate' 'or_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i16 %or_ln35_17 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 328 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv_1/conv_1.cpp:35]   --->   Operation 329 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln35_49 = or i15 %tmp_161, 20" [conv_1/conv_1.cpp:35]   --->   Operation 330 'or' 'or_ln35_49' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln35_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_49)" [conv_1/conv_1.cpp:35]   --->   Operation 331 'bitconcatenate' 'or_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i16 %or_ln35_18 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 332 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_21" [conv_1/conv_1.cpp:35]   --->   Operation 333 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln35_50 = or i15 %tmp_161, 21" [conv_1/conv_1.cpp:35]   --->   Operation 334 'or' 'or_ln35_50' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln35_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_50)" [conv_1/conv_1.cpp:35]   --->   Operation 335 'bitconcatenate' 'or_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i16 %or_ln35_19 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 336 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv_1/conv_1.cpp:35]   --->   Operation 337 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln35_51 = or i15 %tmp_161, 22" [conv_1/conv_1.cpp:35]   --->   Operation 338 'or' 'or_ln35_51' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln35_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_51)" [conv_1/conv_1.cpp:35]   --->   Operation 339 'bitconcatenate' 'or_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i16 %or_ln35_20 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 340 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_23" [conv_1/conv_1.cpp:35]   --->   Operation 341 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln35_52 = or i15 %tmp_161, 23" [conv_1/conv_1.cpp:35]   --->   Operation 342 'or' 'or_ln35_52' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln35_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_52)" [conv_1/conv_1.cpp:35]   --->   Operation 343 'bitconcatenate' 'or_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i16 %or_ln35_21 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 344 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_24" [conv_1/conv_1.cpp:35]   --->   Operation 345 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln35_53 = or i15 %tmp_161, 24" [conv_1/conv_1.cpp:35]   --->   Operation 346 'or' 'or_ln35_53' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln35_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_53)" [conv_1/conv_1.cpp:35]   --->   Operation 347 'bitconcatenate' 'or_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i16 %or_ln35_22 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 348 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv_1/conv_1.cpp:35]   --->   Operation 349 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln35_54 = or i15 %tmp_161, 25" [conv_1/conv_1.cpp:35]   --->   Operation 350 'or' 'or_ln35_54' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln35_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_54)" [conv_1/conv_1.cpp:35]   --->   Operation 351 'bitconcatenate' 'or_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i16 %or_ln35_23 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 352 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_26" [conv_1/conv_1.cpp:35]   --->   Operation 353 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln35_55 = or i15 %tmp_161, 26" [conv_1/conv_1.cpp:35]   --->   Operation 354 'or' 'or_ln35_55' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln35_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_55)" [conv_1/conv_1.cpp:35]   --->   Operation 355 'bitconcatenate' 'or_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i16 %or_ln35_24 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 356 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv_1/conv_1.cpp:35]   --->   Operation 357 'getelementptr' 'conv_out_addr_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln35_56 = or i15 %tmp_161, 27" [conv_1/conv_1.cpp:35]   --->   Operation 358 'or' 'or_ln35_56' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln35_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_56)" [conv_1/conv_1.cpp:35]   --->   Operation 359 'bitconcatenate' 'or_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i16 %or_ln35_25 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 360 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_28" [conv_1/conv_1.cpp:35]   --->   Operation 361 'getelementptr' 'conv_out_addr_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln35_57 = or i15 %tmp_161, 28" [conv_1/conv_1.cpp:35]   --->   Operation 362 'or' 'or_ln35_57' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%or_ln35_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_57)" [conv_1/conv_1.cpp:35]   --->   Operation 363 'bitconcatenate' 'or_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i16 %or_ln35_26 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 364 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_29" [conv_1/conv_1.cpp:35]   --->   Operation 365 'getelementptr' 'conv_out_addr_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln35_58 = or i15 %tmp_161, 29" [conv_1/conv_1.cpp:35]   --->   Operation 366 'or' 'or_ln35_58' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln35_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_58)" [conv_1/conv_1.cpp:35]   --->   Operation 367 'bitconcatenate' 'or_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i16 %or_ln35_27 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 368 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv_1/conv_1.cpp:35]   --->   Operation 369 'getelementptr' 'conv_out_addr_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln35_59 = or i15 %tmp_161, 30" [conv_1/conv_1.cpp:35]   --->   Operation 370 'or' 'or_ln35_59' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln35_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_59)" [conv_1/conv_1.cpp:35]   --->   Operation 371 'bitconcatenate' 'or_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i16 %or_ln35_28 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 372 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv_1/conv_1.cpp:35]   --->   Operation 373 'getelementptr' 'conv_out_addr_30' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln35_60 = or i15 %tmp_161, 31" [conv_1/conv_1.cpp:35]   --->   Operation 374 'or' 'or_ln35_60' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln35_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_60)" [conv_1/conv_1.cpp:35]   --->   Operation 375 'bitconcatenate' 'or_ln35_29' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i16 %or_ln35_29 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 376 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv_1/conv_1.cpp:35]   --->   Operation 377 'getelementptr' 'conv_out_addr_31' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 378 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:18]   --->   Operation 379 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv_1/conv_1.cpp:41]   --->   Operation 380 'specregionend' 'empty_197' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 381 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:18]   --->   Operation 382 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 383 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 384 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 385 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 386 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 387 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop, label %W_Row_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 389 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 390 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_162 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 391 'bitconcatenate' 'tmp_162' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %tmp_162 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 392 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 393 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 394 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 395 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_163 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 396 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_163 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 397 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_164 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 398 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_164 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 399 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 400 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 401 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 402 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 403 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv_1/conv_1.cpp:31]   --->   Operation 403 'fadd' 'w_sum_s' <Predicate = (icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 404 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 405 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:21]   --->   Operation 406 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 407 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 408 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 409 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv_1/conv_1.cpp:21]   --->   Operation 410 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:21]   --->   Operation 411 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 412 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 413 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %wc_0_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 414 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (1.78ns)   --->   "%add_ln26_64 = add i6 %zext_ln26_6, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 415 'add' 'add_ln26_64' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_4)   --->   "%shl_ln26 = shl i6 %add_ln26_64, 2" [conv_1/conv_1.cpp:26]   --->   Operation 416 'shl' 'shl_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_4 = sub i6 %shl_ln26, %add_ln26_64" [conv_1/conv_1.cpp:26]   --->   Operation 417 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i5 %c_0, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 418 'add' 'add_ln26_32' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %add_ln26_32 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 419 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i12 %zext_ln26_7, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 420 'add' 'add_ln26_65' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i12 %add_ln26_65 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 421 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_65 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 422 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 423 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (1.67ns)   --->   "%sub_ln26_5 = sub i13 %p_shl3_cast, %sext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 424 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 425 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 426 'specregionend' 'empty_7' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:18]   --->   Operation 427 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 428 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv_1/conv_1.cpp:24]   --->   Operation 429 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 430 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 431 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 432 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv_1/conv_1.cpp:24]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 434 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 435 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (1.82ns)   --->   "%add_ln26_68 = add i6 %sub_ln26_4, %zext_ln26_14" [conv_1/conv_1.cpp:26]   --->   Operation 436 'add' 'add_ln26_68' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i6 %add_ln26_68 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 437 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [27 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 438 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (1.67ns)   --->   "%add_ln26_69 = add i13 %sub_ln26_5, %zext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 439 'add' 'add_ln26_69' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i13 %add_ln26_69 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 440 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 441 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 442 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 442 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_6 : Operation 443 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 443 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 444 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:21]   --->   Operation 445 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 446 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 446 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_7 : Operation 447 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 447 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 448 [2/2] (12.3ns)   --->   "%tmp_15 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 448 'fmul' 'tmp_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 449 [1/2] (12.3ns)   --->   "%tmp_15 = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 449 'fmul' 'tmp_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv_1/conv_1.cpp:26]   --->   Operation 450 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 451 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv_1/conv_1.cpp:26]   --->   Operation 452 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 33.5>
ST_10 : Operation 454 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv_1/conv_1.cpp:31]   --->   Operation 454 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv_1/conv_1.cpp:34]   --->   Operation 455 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 456 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 457 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_2, -1" [conv_1/conv_1.cpp:34]   --->   Operation 458 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 459 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 460 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 461 'fcmp' 'tmp_3' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_3" [conv_1/conv_1.cpp:34]   --->   Operation 462 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 463 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 464 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_1) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 465 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (1.76ns)   --->   "br label %7" [conv_1/conv_1.cpp:18]   --->   Operation 466 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 5> <Delay = 22.5>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv_1/conv_1.cpp:18]   --->   Operation 467 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 468 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 469 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv_1/conv_1.cpp:18]   --->   Operation 470 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 471 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv_1/conv_1.cpp:18]   --->   Operation 472 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop1, label %W_Row_Loop_begin1" [conv_1/conv_1.cpp:18]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 474 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 475 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_165 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 476 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %tmp_165 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 477 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_3, %zext_ln18_1" [conv_1/conv_1.cpp:26]   --->   Operation 478 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i5 %sub_ln26_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 479 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln18_1, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 480 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_166 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_1, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 481 'bitconcatenate' 'tmp_166' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i10 %tmp_166 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 482 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_167 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 483 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_167 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 484 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_4, %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 485 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %sub_ln26_3 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 486 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 487 [1/1] (1.76ns)   --->   "br label %8" [conv_1/conv_1.cpp:21]   --->   Operation 487 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_11 : Operation 488 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv_1/conv_1.cpp:31]   --->   Operation 488 'fadd' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 489 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.09>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:26]   --->   Operation 490 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv_1/conv_1.cpp:21]   --->   Operation 491 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 492 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv_1/conv_1.cpp:21]   --->   Operation 493 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 494 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv_1/conv_1.cpp:21]   --->   Operation 495 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv_1/conv_1.cpp:21]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 497 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 498 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i2 %wc_0_1 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 499 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i6 %zext_ln26_11, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 500 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_8)   --->   "%shl_ln26_1 = shl i6 %add_ln26_66, 2" [conv_1/conv_1.cpp:26]   --->   Operation 501 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_8 = sub i6 %shl_ln26_1, %add_ln26_66" [conv_1/conv_1.cpp:26]   --->   Operation 502 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [1/1] (1.78ns)   --->   "%add_ln26_33 = add i5 %c_0, %zext_ln21_1" [conv_1/conv_1.cpp:26]   --->   Operation 503 'add' 'add_ln26_33' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i5 %add_ln26_33 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 504 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (1.63ns)   --->   "%add_ln26_67 = add i12 %zext_ln26_12, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 505 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i12 %add_ln26_67 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 506 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_67 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 507 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 508 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (1.67ns)   --->   "%sub_ln26_9 = sub i13 %p_shl8_cast, %sext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 509 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln21_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (1.76ns)   --->   "br label %9" [conv_1/conv_1.cpp:24]   --->   Operation 510 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_8) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 511 'specregionend' 'empty_13' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "br label %7" [conv_1/conv_1.cpp:18]   --->   Operation 512 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 5.07>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 513 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %10 ]" [conv_1/conv_1.cpp:24]   --->   Operation 514 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 515 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 516 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 517 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %10" [conv_1/conv_1.cpp:24]   --->   Operation 518 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 519 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i2 %ch_0_1 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 520 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (1.82ns)   --->   "%add_ln26_72 = add i6 %sub_ln26_8, %zext_ln26_23" [conv_1/conv_1.cpp:26]   --->   Operation 521 'add' 'add_ln26_72' <Predicate = (!icmp_ln24_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i6 %add_ln26_72 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 522 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [27 x float]* @conv_1_weights_1, i64 0, i64 %zext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 523 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (1.67ns)   --->   "%add_ln26_73 = add i13 %sub_ln26_9, %zext_ln26_22" [conv_1/conv_1.cpp:26]   --->   Operation 524 'add' 'add_ln26_73' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i13 %add_ln26_73 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 525 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_25" [conv_1/conv_1.cpp:26]   --->   Operation 526 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 527 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 527 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_13 : Operation 528 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 528 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 529 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_14) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 529 'specregionend' 'empty_15' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "br label %8" [conv_1/conv_1.cpp:21]   --->   Operation 530 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 15.6>
ST_14 : Operation 531 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 531 'load' 'conv_1_weights_1_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_14 : Operation 532 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 532 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 533 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 533 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 34.9>
ST_15 : Operation 534 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 534 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 535 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 535 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 22.5>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 536 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 537 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (0.00ns)   --->   "br label %9" [conv_1/conv_1.cpp:24]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 33.5>
ST_17 : Operation 539 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv_1/conv_1.cpp:31]   --->   Operation 539 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 540 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 541 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 542 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_5, -1" [conv_1/conv_1.cpp:34]   --->   Operation 543 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv_1/conv_1.cpp:34]   --->   Operation 544 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv_1/conv_1.cpp:34]   --->   Operation 545 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 546 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 546 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_6" [conv_1/conv_1.cpp:34]   --->   Operation 547 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 548 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 549 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 549 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_17 : Operation 550 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 550 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 551 [1/1] (1.76ns)   --->   "br label %11" [conv_1/conv_1.cpp:18]   --->   Operation 551 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 7> <Delay = 22.5>
ST_18 : Operation 552 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop1 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv_1/conv_1.cpp:18]   --->   Operation 552 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop1 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 553 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 554 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv_1/conv_1.cpp:18]   --->   Operation 555 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 556 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv_1/conv_1.cpp:18]   --->   Operation 557 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop2, label %W_Row_Loop_begin2" [conv_1/conv_1.cpp:18]   --->   Operation 558 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 559 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 560 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_168 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 561 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i4 %tmp_168 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 562 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 563 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i5 %zext_ln26_8, %zext_ln18_2" [conv_1/conv_1.cpp:26]   --->   Operation 563 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i5 %sub_ln26_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 564 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 565 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln18_2, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 565 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_169 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 566 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i10 %tmp_169 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 567 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_170 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 568 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %tmp_170 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 569 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i11 %zext_ln26_9, %zext_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 570 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %sub_ln26_7 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 571 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (1.76ns)   --->   "br label %12" [conv_1/conv_1.cpp:21]   --->   Operation 572 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_18 : Operation 573 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv_1/conv_1.cpp:31]   --->   Operation 573 'fadd' 'w_sum_2' <Predicate = (icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 574 'specregionbegin' 'tmp_12' <Predicate = (icmp_ln18_2)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 5.09>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:26]   --->   Operation 575 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 576 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv_1/conv_1.cpp:21]   --->   Operation 576 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 577 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 578 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv_1/conv_1.cpp:21]   --->   Operation 578 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 579 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 580 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv_1/conv_1.cpp:21]   --->   Operation 580 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 581 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv_1/conv_1.cpp:21]   --->   Operation 581 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 582 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 583 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i2 %wc_0_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 584 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 585 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i6 %zext_ln26_20, %sext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 585 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_12)   --->   "%shl_ln26_2 = shl i6 %add_ln26_70, 2" [conv_1/conv_1.cpp:26]   --->   Operation 586 'shl' 'shl_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_12 = sub i6 %shl_ln26_2, %add_ln26_70" [conv_1/conv_1.cpp:26]   --->   Operation 587 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln21_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 588 [1/1] (1.78ns)   --->   "%add_ln26_34 = add i5 %c_0, %zext_ln21_2" [conv_1/conv_1.cpp:26]   --->   Operation 588 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i5 %add_ln26_34 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 589 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (1.63ns)   --->   "%add_ln26_71 = add i12 %zext_ln26_21, %sext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 590 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i12 %add_ln26_71 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 591 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_71 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 592 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 593 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (1.67ns)   --->   "%sub_ln26_13 = sub i13 %p_shl1_cast, %sext_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 594 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln21_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 595 [1/1] (1.76ns)   --->   "br label %13" [conv_1/conv_1.cpp:24]   --->   Operation 595 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_13) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 596 'specregionend' 'empty_19' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "br label %11" [conv_1/conv_1.cpp:18]   --->   Operation 597 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 5.07>
ST_20 : Operation 598 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %14 ]" [conv_1/conv_1.cpp:26]   --->   Operation 598 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 599 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %14 ]" [conv_1/conv_1.cpp:24]   --->   Operation 599 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 600 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 600 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 601 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 601 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 602 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 602 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %14" [conv_1/conv_1.cpp:24]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 604 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i2 %ch_0_2 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 605 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (1.82ns)   --->   "%add_ln26_76 = add i6 %sub_ln26_12, %zext_ln26_32" [conv_1/conv_1.cpp:26]   --->   Operation 606 'add' 'add_ln26_76' <Predicate = (!icmp_ln24_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i6 %add_ln26_76 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 607 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [27 x float]* @conv_1_weights_2, i64 0, i64 %zext_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 608 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (1.67ns)   --->   "%add_ln26_77 = add i13 %sub_ln26_13, %zext_ln26_31" [conv_1/conv_1.cpp:26]   --->   Operation 609 'add' 'add_ln26_77' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i13 %add_ln26_77 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 610 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 611 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_34" [conv_1/conv_1.cpp:26]   --->   Operation 611 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 612 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 612 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_20 : Operation 613 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 613 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_20 : Operation 614 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_20) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 614 'specregionend' 'empty_21' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 615 [1/1] (0.00ns)   --->   "br label %12" [conv_1/conv_1.cpp:21]   --->   Operation 615 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 15.6>
ST_21 : Operation 616 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 616 'load' 'conv_1_weights_2_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_21 : Operation 617 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 617 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_21 : Operation 618 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 618 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 34.9>
ST_22 : Operation 619 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 619 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 620 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 620 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 22.5>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 621 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 622 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 622 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "br label %13" [conv_1/conv_1.cpp:24]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 33.5>
ST_24 : Operation 624 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv_1/conv_1.cpp:31]   --->   Operation 624 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 625 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 626 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 627 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 628 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_10, -1" [conv_1/conv_1.cpp:34]   --->   Operation 628 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 629 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv_1/conv_1.cpp:34]   --->   Operation 629 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv_1/conv_1.cpp:34]   --->   Operation 630 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 631 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 631 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_11" [conv_1/conv_1.cpp:34]   --->   Operation 632 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 633 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 633 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 634 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 635 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 635 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 636 [1/1] (1.76ns)   --->   "br label %15" [conv_1/conv_1.cpp:18]   --->   Operation 636 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 9> <Delay = 22.5>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop2 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv_1/conv_1.cpp:18]   --->   Operation 637 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop2 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv_1/conv_1.cpp:26]   --->   Operation 638 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 639 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 640 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv_1/conv_1.cpp:18]   --->   Operation 640 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 641 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 641 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 642 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv_1/conv_1.cpp:18]   --->   Operation 642 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 643 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop3, label %W_Row_Loop_begin3" [conv_1/conv_1.cpp:18]   --->   Operation 643 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 644 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 645 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_171 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 646 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i4 %tmp_171 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 647 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 648 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_17, %zext_ln18_3" [conv_1/conv_1.cpp:26]   --->   Operation 648 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i5 %sub_ln26_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 649 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 650 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln18_3, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 650 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_172 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_3, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 651 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i10 %tmp_172 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 652 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_173 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 653 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i7 %tmp_173 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 654 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 655 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i11 %zext_ln26_18, %zext_ln26_19" [conv_1/conv_1.cpp:26]   --->   Operation 655 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %sub_ln26_11 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 656 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_25 : Operation 657 [1/1] (1.76ns)   --->   "br label %16" [conv_1/conv_1.cpp:21]   --->   Operation 657 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_25 : Operation 658 [2/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv_1/conv_1.cpp:31]   --->   Operation 658 'fadd' 'w_sum_32' <Predicate = (icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 659 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln18_3)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 5.09>
ST_26 : Operation 660 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]" [conv_1/conv_1.cpp:26]   --->   Operation 660 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_3, %W_Col_Loop_end3 ]" [conv_1/conv_1.cpp:21]   --->   Operation 661 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_3 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 662 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 663 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv_1/conv_1.cpp:21]   --->   Operation 663 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 664 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 664 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 665 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_3, 1" [conv_1/conv_1.cpp:21]   --->   Operation 665 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 666 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3" [conv_1/conv_1.cpp:21]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 667 'specloopname' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 668 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i2 %wc_0_3 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 669 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (1.78ns)   --->   "%add_ln26_74 = add i6 %zext_ln26_29, %sext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 670 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_16)   --->   "%shl_ln26_3 = shl i6 %add_ln26_74, 2" [conv_1/conv_1.cpp:26]   --->   Operation 671 'shl' 'shl_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_16 = sub i6 %shl_ln26_3, %add_ln26_74" [conv_1/conv_1.cpp:26]   --->   Operation 672 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln21_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 673 [1/1] (1.78ns)   --->   "%add_ln26_35 = add i5 %c_0, %zext_ln21_3" [conv_1/conv_1.cpp:26]   --->   Operation 673 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i5 %add_ln26_35 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 674 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (1.63ns)   --->   "%add_ln26_75 = add i12 %zext_ln26_30, %sext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 675 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i12 %add_ln26_75 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 676 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i12 %add_ln26_75 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 677 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 678 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 678 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 679 [1/1] (1.67ns)   --->   "%sub_ln26_17 = sub i13 %p_shl5_cast, %sext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 679 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln21_3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 680 [1/1] (1.76ns)   --->   "br label %17" [conv_1/conv_1.cpp:24]   --->   Operation 680 'br' <Predicate = (!icmp_ln21_3)> <Delay = 1.76>
ST_26 : Operation 681 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_19) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 681 'specregionend' 'empty_25' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_26 : Operation 682 [1/1] (0.00ns)   --->   "br label %15" [conv_1/conv_1.cpp:18]   --->   Operation 682 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 27 <SV = 11> <Delay = 5.07>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %18 ]" [conv_1/conv_1.cpp:26]   --->   Operation 683 'phi' 'w_sum_2_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 684 [1/1] (0.00ns)   --->   "%ch_0_3 = phi i2 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %18 ]" [conv_1/conv_1.cpp:24]   --->   Operation 684 'phi' 'ch_0_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 685 [1/1] (0.95ns)   --->   "%icmp_ln24_3 = icmp eq i2 %ch_0_3, -1" [conv_1/conv_1.cpp:24]   --->   Operation 685 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 686 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 686 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 687 [1/1] (1.56ns)   --->   "%add_ln24_3 = add i2 %ch_0_3, 1" [conv_1/conv_1.cpp:24]   --->   Operation 687 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 688 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %18" [conv_1/conv_1.cpp:24]   --->   Operation 688 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i2 %ch_0_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 689 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i2 %ch_0_3 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 690 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 691 [1/1] (1.82ns)   --->   "%add_ln26_80 = add i6 %sub_ln26_16, %zext_ln26_41" [conv_1/conv_1.cpp:26]   --->   Operation 691 'add' 'add_ln26_80' <Predicate = (!icmp_ln24_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i6 %add_ln26_80 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 692 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%conv_1_weights_3_add = getelementptr [27 x float]* @conv_1_weights_3, i64 0, i64 %zext_ln26_42" [conv_1/conv_1.cpp:26]   --->   Operation 693 'getelementptr' 'conv_1_weights_3_add' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (1.67ns)   --->   "%add_ln26_81 = add i13 %sub_ln26_17, %zext_ln26_40" [conv_1/conv_1.cpp:26]   --->   Operation 694 'add' 'add_ln26_81' <Predicate = (!icmp_ln24_3)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i13 %add_ln26_81 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 695 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_43" [conv_1/conv_1.cpp:26]   --->   Operation 696 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 697 [2/2] (3.25ns)   --->   "%conv_1_weights_3_loa = load float* %conv_1_weights_3_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 697 'load' 'conv_1_weights_3_loa' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_27 : Operation 698 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 698 'load' 'conv_input_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 699 'specregionend' 'empty_27' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_27 : Operation 700 [1/1] (0.00ns)   --->   "br label %16" [conv_1/conv_1.cpp:21]   --->   Operation 700 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>

State 28 <SV = 12> <Delay = 15.6>
ST_28 : Operation 701 [1/2] (3.25ns)   --->   "%conv_1_weights_3_loa = load float* %conv_1_weights_3_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 701 'load' 'conv_1_weights_3_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_28 : Operation 702 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 702 'load' 'conv_input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_28 : Operation 703 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_3_loa, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 703 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 34.9>
ST_29 : Operation 704 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_1_weights_3_loa, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 704 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 705 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv_1/conv_1.cpp:26]   --->   Operation 705 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 22.5>
ST_30 : Operation 706 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 706 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 707 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv_1/conv_1.cpp:26]   --->   Operation 707 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 708 [1/1] (0.00ns)   --->   "br label %17" [conv_1/conv_1.cpp:24]   --->   Operation 708 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 10> <Delay = 33.5>
ST_31 : Operation 709 [1/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv_1/conv_1.cpp:31]   --->   Operation 709 'fadd' 'w_sum_32' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_32 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 710 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 711 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 712 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_16, -1" [conv_1/conv_1.cpp:34]   --->   Operation 713 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 714 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv_1/conv_1.cpp:34]   --->   Operation 714 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv_1/conv_1.cpp:34]   --->   Operation 715 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 716 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_32, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 716 'fcmp' 'tmp_17' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_17" [conv_1/conv_1.cpp:34]   --->   Operation 717 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 718 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_32, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 718 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 719 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 719 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_31 : Operation 720 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_12) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 720 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 721 [1/1] (1.76ns)   --->   "br label %19" [conv_1/conv_1.cpp:18]   --->   Operation 721 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 11> <Delay = 22.5>
ST_32 : Operation 722 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop3 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv_1/conv_1.cpp:18]   --->   Operation 722 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 723 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop3 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv_1/conv_1.cpp:26]   --->   Operation 723 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 724 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 725 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv_1/conv_1.cpp:18]   --->   Operation 725 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 726 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 727 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv_1/conv_1.cpp:18]   --->   Operation 727 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop4, label %W_Row_Loop_begin4" [conv_1/conv_1.cpp:18]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 729 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 729 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 730 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_174 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 731 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i4 %tmp_174 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 732 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 733 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i5 %zext_ln26_26, %zext_ln18_4" [conv_1/conv_1.cpp:26]   --->   Operation 733 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i5 %sub_ln26_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 734 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 735 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln18_4, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 735 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_175 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_4, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 736 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i10 %tmp_175 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 737 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_176 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 738 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i7 %tmp_176 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 739 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 740 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_27, %zext_ln26_28" [conv_1/conv_1.cpp:26]   --->   Operation 740 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i11 %sub_ln26_15 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 741 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_32 : Operation 742 [1/1] (1.76ns)   --->   "br label %20" [conv_1/conv_1.cpp:21]   --->   Operation 742 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_32 : Operation 743 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv_1/conv_1.cpp:31]   --->   Operation 743 'fadd' 'w_sum_4' <Predicate = (icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 744 'specregionbegin' 'tmp_23' <Predicate = (icmp_ln18_4)> <Delay = 0.00>

State 33 <SV = 12> <Delay = 5.09>
ST_33 : Operation 745 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]" [conv_1/conv_1.cpp:26]   --->   Operation 745 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 746 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_4, %W_Col_Loop_end4 ]" [conv_1/conv_1.cpp:21]   --->   Operation 746 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_4 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 747 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 748 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv_1/conv_1.cpp:21]   --->   Operation 748 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 749 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 749 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 750 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_4, 1" [conv_1/conv_1.cpp:21]   --->   Operation 750 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 751 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4" [conv_1/conv_1.cpp:21]   --->   Operation 751 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 752 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 752 'specloopname' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 753 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i2 %wc_0_4 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 754 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 755 [1/1] (1.78ns)   --->   "%add_ln26_78 = add i6 %zext_ln26_38, %sext_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 755 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_20)   --->   "%shl_ln26_4 = shl i6 %add_ln26_78, 2" [conv_1/conv_1.cpp:26]   --->   Operation 756 'shl' 'shl_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 757 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_20 = sub i6 %shl_ln26_4, %add_ln26_78" [conv_1/conv_1.cpp:26]   --->   Operation 757 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln21_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [1/1] (1.78ns)   --->   "%add_ln26_36 = add i5 %c_0, %zext_ln21_4" [conv_1/conv_1.cpp:26]   --->   Operation 758 'add' 'add_ln26_36' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i5 %add_ln26_36 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 759 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 760 [1/1] (1.63ns)   --->   "%add_ln26_79 = add i12 %zext_ln26_39, %sext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 760 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i12 %add_ln26_79 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 761 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i12 %add_ln26_79 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 762 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 763 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 763 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 764 [1/1] (1.67ns)   --->   "%sub_ln26_21 = sub i13 %p_shl7_cast, %sext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 764 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln21_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [1/1] (1.76ns)   --->   "br label %21" [conv_1/conv_1.cpp:24]   --->   Operation 765 'br' <Predicate = (!icmp_ln21_4)> <Delay = 1.76>
ST_33 : Operation 766 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 766 'specregionend' 'empty_31' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_33 : Operation 767 [1/1] (0.00ns)   --->   "br label %19" [conv_1/conv_1.cpp:18]   --->   Operation 767 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 34 <SV = 13> <Delay = 5.07>
ST_34 : Operation 768 [1/1] (0.00ns)   --->   "%w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %22 ]" [conv_1/conv_1.cpp:26]   --->   Operation 768 'phi' 'w_sum_2_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 769 [1/1] (0.00ns)   --->   "%ch_0_4 = phi i2 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %22 ]" [conv_1/conv_1.cpp:24]   --->   Operation 769 'phi' 'ch_0_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 770 [1/1] (0.95ns)   --->   "%icmp_ln24_4 = icmp eq i2 %ch_0_4, -1" [conv_1/conv_1.cpp:24]   --->   Operation 770 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 771 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 771 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 772 [1/1] (1.56ns)   --->   "%add_ln24_4 = add i2 %ch_0_4, 1" [conv_1/conv_1.cpp:24]   --->   Operation 772 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 773 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %22" [conv_1/conv_1.cpp:24]   --->   Operation 773 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i2 %ch_0_4 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 774 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i2 %ch_0_4 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 775 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 776 [1/1] (1.82ns)   --->   "%add_ln26_84 = add i6 %sub_ln26_20, %zext_ln26_50" [conv_1/conv_1.cpp:26]   --->   Operation 776 'add' 'add_ln26_84' <Predicate = (!icmp_ln24_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i6 %add_ln26_84 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 777 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 778 [1/1] (0.00ns)   --->   "%conv_1_weights_4_add = getelementptr [27 x float]* @conv_1_weights_4, i64 0, i64 %zext_ln26_51" [conv_1/conv_1.cpp:26]   --->   Operation 778 'getelementptr' 'conv_1_weights_4_add' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 779 [1/1] (1.67ns)   --->   "%add_ln26_85 = add i13 %sub_ln26_21, %zext_ln26_49" [conv_1/conv_1.cpp:26]   --->   Operation 779 'add' 'add_ln26_85' <Predicate = (!icmp_ln24_4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i13 %add_ln26_85 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 780 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 781 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_52" [conv_1/conv_1.cpp:26]   --->   Operation 781 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 782 [2/2] (3.25ns)   --->   "%conv_1_weights_4_loa = load float* %conv_1_weights_4_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 782 'load' 'conv_1_weights_4_loa' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_34 : Operation 783 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 783 'load' 'conv_input_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 784 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_30) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 784 'specregionend' 'empty_33' <Predicate = (icmp_ln24_4)> <Delay = 0.00>
ST_34 : Operation 785 [1/1] (0.00ns)   --->   "br label %20" [conv_1/conv_1.cpp:21]   --->   Operation 785 'br' <Predicate = (icmp_ln24_4)> <Delay = 0.00>

State 35 <SV = 14> <Delay = 15.6>
ST_35 : Operation 786 [1/2] (3.25ns)   --->   "%conv_1_weights_4_loa = load float* %conv_1_weights_4_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 786 'load' 'conv_1_weights_4_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_35 : Operation 787 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 787 'load' 'conv_input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_35 : Operation 788 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_4_loa, %conv_input_load_4" [conv_1/conv_1.cpp:26]   --->   Operation 788 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 34.9>
ST_36 : Operation 789 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_1_weights_4_loa, %conv_input_load_4" [conv_1/conv_1.cpp:26]   --->   Operation 789 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 790 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv_1/conv_1.cpp:26]   --->   Operation 790 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 22.5>
ST_37 : Operation 791 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 791 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 792 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv_1/conv_1.cpp:26]   --->   Operation 792 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 793 [1/1] (0.00ns)   --->   "br label %21" [conv_1/conv_1.cpp:24]   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 12> <Delay = 33.5>
ST_38 : Operation 794 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv_1/conv_1.cpp:31]   --->   Operation 794 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 795 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 795 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 796 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 797 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 798 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_21, -1" [conv_1/conv_1.cpp:34]   --->   Operation 798 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 799 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv_1/conv_1.cpp:34]   --->   Operation 799 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv_1/conv_1.cpp:34]   --->   Operation 800 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 801 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 801 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_22" [conv_1/conv_1.cpp:34]   --->   Operation 802 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 803 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 803 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 804 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 804 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_38 : Operation 805 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_18) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 805 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 806 [1/1] (1.76ns)   --->   "br label %23" [conv_1/conv_1.cpp:18]   --->   Operation 806 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 13> <Delay = 22.5>
ST_39 : Operation 807 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop4 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv_1/conv_1.cpp:18]   --->   Operation 807 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 808 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop4 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv_1/conv_1.cpp:26]   --->   Operation 808 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 809 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 810 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv_1/conv_1.cpp:18]   --->   Operation 810 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 811 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 811 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 812 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv_1/conv_1.cpp:18]   --->   Operation 812 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop5, label %W_Row_Loop_begin5" [conv_1/conv_1.cpp:18]   --->   Operation 813 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 814 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 815 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_177 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 816 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i4 %tmp_177 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 817 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 818 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i5 %zext_ln26_35, %zext_ln18_5" [conv_1/conv_1.cpp:26]   --->   Operation 818 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i5 %sub_ln26_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 819 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 820 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln18_5, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 820 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_178 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_5, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 821 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i10 %tmp_178 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 822 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_179 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 823 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i7 %tmp_179 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 824 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 825 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i11 %zext_ln26_36, %zext_ln26_37" [conv_1/conv_1.cpp:26]   --->   Operation 825 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i11 %sub_ln26_19 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 826 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_39 : Operation 827 [1/1] (1.76ns)   --->   "br label %24" [conv_1/conv_1.cpp:21]   --->   Operation 827 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_39 : Operation 828 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 828 'fadd' 'w_sum_5' <Predicate = (icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 829 'specregionbegin' 'tmp_28' <Predicate = (icmp_ln18_5)> <Delay = 0.00>

State 40 <SV = 14> <Delay = 5.09>
ST_40 : Operation 830 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]" [conv_1/conv_1.cpp:26]   --->   Operation 830 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 831 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_5, %W_Col_Loop_end5 ]" [conv_1/conv_1.cpp:21]   --->   Operation 831 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_5 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 832 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 833 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv_1/conv_1.cpp:21]   --->   Operation 833 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 834 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 834 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 835 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_5, 1" [conv_1/conv_1.cpp:21]   --->   Operation 835 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 836 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5" [conv_1/conv_1.cpp:21]   --->   Operation 836 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 837 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 837 'specloopname' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 838 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i2 %wc_0_5 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 839 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 840 [1/1] (1.78ns)   --->   "%add_ln26_82 = add i6 %zext_ln26_47, %sext_ln26_14" [conv_1/conv_1.cpp:26]   --->   Operation 840 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_24)   --->   "%shl_ln26_5 = shl i6 %add_ln26_82, 2" [conv_1/conv_1.cpp:26]   --->   Operation 841 'shl' 'shl_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 842 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_24 = sub i6 %shl_ln26_5, %add_ln26_82" [conv_1/conv_1.cpp:26]   --->   Operation 842 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln21_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 843 [1/1] (1.78ns)   --->   "%add_ln26_37 = add i5 %c_0, %zext_ln21_5" [conv_1/conv_1.cpp:26]   --->   Operation 843 'add' 'add_ln26_37' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i5 %add_ln26_37 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 844 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 845 [1/1] (1.63ns)   --->   "%add_ln26_83 = add i12 %zext_ln26_48, %sext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 845 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i12 %add_ln26_83 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 846 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i12 %add_ln26_83 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 847 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 848 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_5, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 848 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 849 [1/1] (1.67ns)   --->   "%sub_ln26_25 = sub i13 %p_shl11_cast, %sext_ln26_19" [conv_1/conv_1.cpp:26]   --->   Operation 849 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln21_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 850 [1/1] (1.76ns)   --->   "br label %25" [conv_1/conv_1.cpp:24]   --->   Operation 850 'br' <Predicate = (!icmp_ln21_5)> <Delay = 1.76>
ST_40 : Operation 851 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_29) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 851 'specregionend' 'empty_37' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_40 : Operation 852 [1/1] (0.00ns)   --->   "br label %23" [conv_1/conv_1.cpp:18]   --->   Operation 852 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 41 <SV = 15> <Delay = 5.07>
ST_41 : Operation 853 [1/1] (0.00ns)   --->   "%w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %26 ]" [conv_1/conv_1.cpp:26]   --->   Operation 853 'phi' 'w_sum_2_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 854 [1/1] (0.00ns)   --->   "%ch_0_5 = phi i2 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %26 ]" [conv_1/conv_1.cpp:24]   --->   Operation 854 'phi' 'ch_0_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 855 [1/1] (0.95ns)   --->   "%icmp_ln24_5 = icmp eq i2 %ch_0_5, -1" [conv_1/conv_1.cpp:24]   --->   Operation 855 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 856 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 856 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 857 [1/1] (1.56ns)   --->   "%add_ln24_5 = add i2 %ch_0_5, 1" [conv_1/conv_1.cpp:24]   --->   Operation 857 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 858 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %26" [conv_1/conv_1.cpp:24]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i2 %ch_0_5 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 859 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i2 %ch_0_5 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 860 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 861 [1/1] (1.82ns)   --->   "%add_ln26_88 = add i6 %sub_ln26_24, %zext_ln26_59" [conv_1/conv_1.cpp:26]   --->   Operation 861 'add' 'add_ln26_88' <Predicate = (!icmp_ln24_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i6 %add_ln26_88 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 862 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 863 [1/1] (0.00ns)   --->   "%conv_1_weights_5_add = getelementptr [27 x float]* @conv_1_weights_5, i64 0, i64 %zext_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 863 'getelementptr' 'conv_1_weights_5_add' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 864 [1/1] (1.67ns)   --->   "%add_ln26_89 = add i13 %sub_ln26_25, %zext_ln26_58" [conv_1/conv_1.cpp:26]   --->   Operation 864 'add' 'add_ln26_89' <Predicate = (!icmp_ln24_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i13 %add_ln26_89 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 865 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 866 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_61" [conv_1/conv_1.cpp:26]   --->   Operation 866 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 867 [2/2] (3.25ns)   --->   "%conv_1_weights_5_loa = load float* %conv_1_weights_5_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 867 'load' 'conv_1_weights_5_loa' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_41 : Operation 868 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 868 'load' 'conv_input_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_41 : Operation 869 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_35) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 869 'specregionend' 'empty_39' <Predicate = (icmp_ln24_5)> <Delay = 0.00>
ST_41 : Operation 870 [1/1] (0.00ns)   --->   "br label %24" [conv_1/conv_1.cpp:21]   --->   Operation 870 'br' <Predicate = (icmp_ln24_5)> <Delay = 0.00>

State 42 <SV = 16> <Delay = 15.6>
ST_42 : Operation 871 [1/2] (3.25ns)   --->   "%conv_1_weights_5_loa = load float* %conv_1_weights_5_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 871 'load' 'conv_1_weights_5_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_42 : Operation 872 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 872 'load' 'conv_input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 873 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_5_loa, %conv_input_load_5" [conv_1/conv_1.cpp:26]   --->   Operation 873 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 17> <Delay = 34.9>
ST_43 : Operation 874 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_1_weights_5_loa, %conv_input_load_5" [conv_1/conv_1.cpp:26]   --->   Operation 874 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 875 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv_1/conv_1.cpp:26]   --->   Operation 875 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 18> <Delay = 22.5>
ST_44 : Operation 876 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 876 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 877 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv_1/conv_1.cpp:26]   --->   Operation 877 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 878 [1/1] (0.00ns)   --->   "br label %25" [conv_1/conv_1.cpp:24]   --->   Operation 878 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 14> <Delay = 33.5>
ST_45 : Operation 879 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 879 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 880 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 880 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 881 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 882 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 883 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_26, -1" [conv_1/conv_1.cpp:34]   --->   Operation 883 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 884 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv_1/conv_1.cpp:34]   --->   Operation 884 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv_1/conv_1.cpp:34]   --->   Operation 885 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 886 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 886 'fcmp' 'tmp_27' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_27" [conv_1/conv_1.cpp:34]   --->   Operation 887 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 888 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 888 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 889 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 889 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_45 : Operation 890 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_23) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 890 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 891 [1/1] (1.76ns)   --->   "br label %27" [conv_1/conv_1.cpp:18]   --->   Operation 891 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 15> <Delay = 22.5>
ST_46 : Operation 892 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop5 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv_1/conv_1.cpp:18]   --->   Operation 892 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 893 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop5 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 893 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 894 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 895 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv_1/conv_1.cpp:18]   --->   Operation 895 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 896 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 896 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 897 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv_1/conv_1.cpp:18]   --->   Operation 897 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop6, label %W_Row_Loop_begin6" [conv_1/conv_1.cpp:18]   --->   Operation 898 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 899 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 900 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_180 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 901 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i4 %tmp_180 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 902 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 903 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_44, %zext_ln18_6" [conv_1/conv_1.cpp:26]   --->   Operation 903 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i5 %sub_ln26_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 904 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 905 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln18_6, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 905 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_181 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 906 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i10 %tmp_181 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 907 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_182 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 908 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i7 %tmp_182 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 909 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 910 [1/1] (1.73ns)   --->   "%sub_ln26_23 = sub i11 %zext_ln26_45, %zext_ln26_46" [conv_1/conv_1.cpp:26]   --->   Operation 910 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i11 %sub_ln26_23 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 911 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_46 : Operation 912 [1/1] (1.76ns)   --->   "br label %28" [conv_1/conv_1.cpp:21]   --->   Operation 912 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_46 : Operation 913 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv_1/conv_1.cpp:31]   --->   Operation 913 'fadd' 'w_sum_6' <Predicate = (icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 914 'specregionbegin' 'tmp_33' <Predicate = (icmp_ln18_6)> <Delay = 0.00>

State 47 <SV = 16> <Delay = 5.09>
ST_47 : Operation 915 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 915 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 916 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_6, %W_Col_Loop_end6 ]" [conv_1/conv_1.cpp:21]   --->   Operation 916 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_6 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 917 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 918 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv_1/conv_1.cpp:21]   --->   Operation 918 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 919 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 919 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 920 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_6, 1" [conv_1/conv_1.cpp:21]   --->   Operation 920 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 921 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6" [conv_1/conv_1.cpp:21]   --->   Operation 921 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 922 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 922 'specloopname' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 923 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i2 %wc_0_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 924 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 925 [1/1] (1.78ns)   --->   "%add_ln26_86 = add i6 %zext_ln26_56, %sext_ln26_17" [conv_1/conv_1.cpp:26]   --->   Operation 925 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_28)   --->   "%shl_ln26_6 = shl i6 %add_ln26_86, 2" [conv_1/conv_1.cpp:26]   --->   Operation 926 'shl' 'shl_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 927 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_28 = sub i6 %shl_ln26_6, %add_ln26_86" [conv_1/conv_1.cpp:26]   --->   Operation 927 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln21_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 928 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i5 %c_0, %zext_ln21_6" [conv_1/conv_1.cpp:26]   --->   Operation 928 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i5 %add_ln26_38 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 929 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 930 [1/1] (1.63ns)   --->   "%add_ln26_87 = add i12 %zext_ln26_57, %sext_ln26_18" [conv_1/conv_1.cpp:26]   --->   Operation 930 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i12 %add_ln26_87 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 931 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i12 %add_ln26_87 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 932 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 933 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 933 'bitconcatenate' 'p_shl13_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 934 [1/1] (1.67ns)   --->   "%sub_ln26_29 = sub i13 %p_shl13_cast, %sext_ln26_22" [conv_1/conv_1.cpp:26]   --->   Operation 934 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln21_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 935 [1/1] (1.76ns)   --->   "br label %29" [conv_1/conv_1.cpp:24]   --->   Operation 935 'br' <Predicate = (!icmp_ln21_6)> <Delay = 1.76>
ST_47 : Operation 936 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_34) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 936 'specregionend' 'empty_43' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_47 : Operation 937 [1/1] (0.00ns)   --->   "br label %27" [conv_1/conv_1.cpp:18]   --->   Operation 937 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 48 <SV = 17> <Delay = 5.07>
ST_48 : Operation 938 [1/1] (0.00ns)   --->   "%w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %30 ]" [conv_1/conv_1.cpp:26]   --->   Operation 938 'phi' 'w_sum_2_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 939 [1/1] (0.00ns)   --->   "%ch_0_6 = phi i2 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %30 ]" [conv_1/conv_1.cpp:24]   --->   Operation 939 'phi' 'ch_0_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 940 [1/1] (0.95ns)   --->   "%icmp_ln24_6 = icmp eq i2 %ch_0_6, -1" [conv_1/conv_1.cpp:24]   --->   Operation 940 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 941 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 941 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 942 [1/1] (1.56ns)   --->   "%add_ln24_6 = add i2 %ch_0_6, 1" [conv_1/conv_1.cpp:24]   --->   Operation 942 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 943 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %30" [conv_1/conv_1.cpp:24]   --->   Operation 943 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i2 %ch_0_6 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 944 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i2 %ch_0_6 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 945 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 946 [1/1] (1.82ns)   --->   "%add_ln26_92 = add i6 %sub_ln26_28, %zext_ln26_68" [conv_1/conv_1.cpp:26]   --->   Operation 946 'add' 'add_ln26_92' <Predicate = (!icmp_ln24_6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i6 %add_ln26_92 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 947 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 948 [1/1] (0.00ns)   --->   "%conv_1_weights_6_add = getelementptr [27 x float]* @conv_1_weights_6, i64 0, i64 %zext_ln26_69" [conv_1/conv_1.cpp:26]   --->   Operation 948 'getelementptr' 'conv_1_weights_6_add' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 949 [1/1] (1.67ns)   --->   "%add_ln26_93 = add i13 %sub_ln26_29, %zext_ln26_67" [conv_1/conv_1.cpp:26]   --->   Operation 949 'add' 'add_ln26_93' <Predicate = (!icmp_ln24_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i13 %add_ln26_93 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 950 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 951 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_70" [conv_1/conv_1.cpp:26]   --->   Operation 951 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 952 [2/2] (3.25ns)   --->   "%conv_1_weights_6_loa = load float* %conv_1_weights_6_add, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 952 'load' 'conv_1_weights_6_loa' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_48 : Operation 953 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 953 'load' 'conv_input_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_48 : Operation 954 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_40) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 954 'specregionend' 'empty_45' <Predicate = (icmp_ln24_6)> <Delay = 0.00>
ST_48 : Operation 955 [1/1] (0.00ns)   --->   "br label %28" [conv_1/conv_1.cpp:21]   --->   Operation 955 'br' <Predicate = (icmp_ln24_6)> <Delay = 0.00>

State 49 <SV = 18> <Delay = 15.6>
ST_49 : Operation 956 [1/2] (3.25ns)   --->   "%conv_1_weights_6_loa = load float* %conv_1_weights_6_add, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 956 'load' 'conv_1_weights_6_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_49 : Operation 957 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 957 'load' 'conv_input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_49 : Operation 958 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_6_loa, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 958 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 34.9>
ST_50 : Operation 959 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_1_weights_6_loa, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 959 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 960 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv_1/conv_1.cpp:26]   --->   Operation 960 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 22.5>
ST_51 : Operation 961 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 961 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 962 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv_1/conv_1.cpp:26]   --->   Operation 962 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 963 [1/1] (0.00ns)   --->   "br label %29" [conv_1/conv_1.cpp:24]   --->   Operation 963 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 16> <Delay = 33.5>
ST_52 : Operation 964 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv_1/conv_1.cpp:31]   --->   Operation 964 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 965 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 965 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 966 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 967 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 968 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_31, -1" [conv_1/conv_1.cpp:34]   --->   Operation 968 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 969 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv_1/conv_1.cpp:34]   --->   Operation 969 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv_1/conv_1.cpp:34]   --->   Operation 970 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 971 [1/1] (6.78ns)   --->   "%tmp_32 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 971 'fcmp' 'tmp_32' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_32" [conv_1/conv_1.cpp:34]   --->   Operation 972 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 973 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 973 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 974 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_52 : Operation 975 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_28) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 975 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 976 [1/1] (1.76ns)   --->   "br label %31" [conv_1/conv_1.cpp:18]   --->   Operation 976 'br' <Predicate = true> <Delay = 1.76>

State 53 <SV = 17> <Delay = 22.5>
ST_53 : Operation 977 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop6 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv_1/conv_1.cpp:18]   --->   Operation 977 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 978 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop6 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv_1/conv_1.cpp:26]   --->   Operation 978 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 979 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 980 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv_1/conv_1.cpp:18]   --->   Operation 980 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 981 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 981 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 982 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv_1/conv_1.cpp:18]   --->   Operation 982 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 983 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop7, label %W_Row_Loop_begin7" [conv_1/conv_1.cpp:18]   --->   Operation 983 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 984 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 985 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_183 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 986 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i4 %tmp_183 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 987 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 988 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i5 %zext_ln26_53, %zext_ln18_7" [conv_1/conv_1.cpp:26]   --->   Operation 988 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i5 %sub_ln26_26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 989 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 990 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln18_7, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 990 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_184 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 991 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i10 %tmp_184 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 992 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_185 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 993 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i7 %tmp_185 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 994 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 995 [1/1] (1.73ns)   --->   "%sub_ln26_27 = sub i11 %zext_ln26_54, %zext_ln26_55" [conv_1/conv_1.cpp:26]   --->   Operation 995 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i11 %sub_ln26_27 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 996 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_53 : Operation 997 [1/1] (1.76ns)   --->   "br label %32" [conv_1/conv_1.cpp:21]   --->   Operation 997 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_53 : Operation 998 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv_1/conv_1.cpp:31]   --->   Operation 998 'fadd' 'w_sum_7' <Predicate = (icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 999 'specregionbegin' 'tmp_38' <Predicate = (icmp_ln18_7)> <Delay = 0.00>

State 54 <SV = 18> <Delay = 5.09>
ST_54 : Operation 1000 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1000 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1001 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_7, %W_Col_Loop_end7 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1001 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_7 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1002 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1003 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1003 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1004 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1004 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1005 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_7, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1005 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1006 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7" [conv_1/conv_1.cpp:21]   --->   Operation 1006 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1007 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1007 'specloopname' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1008 'specregionbegin' 'tmp_45' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i2 %wc_0_7 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1009 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1010 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i6 %zext_ln26_65, %sext_ln26_20" [conv_1/conv_1.cpp:26]   --->   Operation 1010 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_32)   --->   "%shl_ln26_7 = shl i6 %add_ln26_90, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1011 'shl' 'shl_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1012 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_32 = sub i6 %shl_ln26_7, %add_ln26_90" [conv_1/conv_1.cpp:26]   --->   Operation 1012 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln21_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1013 [1/1] (1.78ns)   --->   "%add_ln26_39 = add i5 %c_0, %zext_ln21_7" [conv_1/conv_1.cpp:26]   --->   Operation 1013 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i5 %add_ln26_39 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1014 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1015 [1/1] (1.63ns)   --->   "%add_ln26_91 = add i12 %zext_ln26_66, %sext_ln26_21" [conv_1/conv_1.cpp:26]   --->   Operation 1015 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i12 %add_ln26_91 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1016 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i12 %add_ln26_91 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1017 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1018 [1/1] (0.00ns)   --->   "%p_shl15_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_7, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1018 'bitconcatenate' 'p_shl15_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1019 [1/1] (1.67ns)   --->   "%sub_ln26_33 = sub i13 %p_shl15_cast, %sext_ln26_25" [conv_1/conv_1.cpp:26]   --->   Operation 1019 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln21_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1020 [1/1] (1.76ns)   --->   "br label %33" [conv_1/conv_1.cpp:24]   --->   Operation 1020 'br' <Predicate = (!icmp_ln21_7)> <Delay = 1.76>
ST_54 : Operation 1021 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_39) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1021 'specregionend' 'empty_49' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_54 : Operation 1022 [1/1] (0.00ns)   --->   "br label %31" [conv_1/conv_1.cpp:18]   --->   Operation 1022 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 55 <SV = 19> <Delay = 5.07>
ST_55 : Operation 1023 [1/1] (0.00ns)   --->   "%w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %34 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1023 'phi' 'w_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1024 [1/1] (0.00ns)   --->   "%ch_0_7 = phi i2 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %34 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1024 'phi' 'ch_0_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1025 [1/1] (0.95ns)   --->   "%icmp_ln24_7 = icmp eq i2 %ch_0_7, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1025 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1026 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1026 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1027 [1/1] (1.56ns)   --->   "%add_ln24_7 = add i2 %ch_0_7, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1027 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1028 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %34" [conv_1/conv_1.cpp:24]   --->   Operation 1028 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i2 %ch_0_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1029 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i2 %ch_0_7 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1030 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1031 [1/1] (1.82ns)   --->   "%add_ln26_96 = add i6 %sub_ln26_32, %zext_ln26_77" [conv_1/conv_1.cpp:26]   --->   Operation 1031 'add' 'add_ln26_96' <Predicate = (!icmp_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i6 %add_ln26_96 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1032 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1033 [1/1] (0.00ns)   --->   "%conv_1_weights_7_add = getelementptr [27 x float]* @conv_1_weights_7, i64 0, i64 %zext_ln26_78" [conv_1/conv_1.cpp:26]   --->   Operation 1033 'getelementptr' 'conv_1_weights_7_add' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1034 [1/1] (1.67ns)   --->   "%add_ln26_97 = add i13 %sub_ln26_33, %zext_ln26_76" [conv_1/conv_1.cpp:26]   --->   Operation 1034 'add' 'add_ln26_97' <Predicate = (!icmp_ln24_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i13 %add_ln26_97 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1035 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1036 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_79" [conv_1/conv_1.cpp:26]   --->   Operation 1036 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1037 [2/2] (3.25ns)   --->   "%conv_1_weights_7_loa = load float* %conv_1_weights_7_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1037 'load' 'conv_1_weights_7_loa' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_55 : Operation 1038 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1038 'load' 'conv_input_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_55 : Operation 1039 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_45) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1039 'specregionend' 'empty_51' <Predicate = (icmp_ln24_7)> <Delay = 0.00>
ST_55 : Operation 1040 [1/1] (0.00ns)   --->   "br label %32" [conv_1/conv_1.cpp:21]   --->   Operation 1040 'br' <Predicate = (icmp_ln24_7)> <Delay = 0.00>

State 56 <SV = 20> <Delay = 15.6>
ST_56 : Operation 1041 [1/2] (3.25ns)   --->   "%conv_1_weights_7_loa = load float* %conv_1_weights_7_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1041 'load' 'conv_1_weights_7_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_56 : Operation 1042 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1042 'load' 'conv_input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_56 : Operation 1043 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_7_loa, %conv_input_load_7" [conv_1/conv_1.cpp:26]   --->   Operation 1043 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 21> <Delay = 34.9>
ST_57 : Operation 1044 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_1_weights_7_loa, %conv_input_load_7" [conv_1/conv_1.cpp:26]   --->   Operation 1044 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1045 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv_1/conv_1.cpp:26]   --->   Operation 1045 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 22> <Delay = 22.5>
ST_58 : Operation 1046 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1046 'specloopname' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1047 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv_1/conv_1.cpp:26]   --->   Operation 1047 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1048 [1/1] (0.00ns)   --->   "br label %33" [conv_1/conv_1.cpp:24]   --->   Operation 1048 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 18> <Delay = 33.5>
ST_59 : Operation 1049 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv_1/conv_1.cpp:31]   --->   Operation 1049 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1050 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1051 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1052 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1053 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_36, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1053 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1054 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1054 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv_1/conv_1.cpp:34]   --->   Operation 1055 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1056 [1/1] (6.78ns)   --->   "%tmp_37 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1056 'fcmp' 'tmp_37' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_37" [conv_1/conv_1.cpp:34]   --->   Operation 1057 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1058 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1058 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1059 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1059 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_59 : Operation 1060 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_33) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1060 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1061 [1/1] (1.76ns)   --->   "br label %35" [conv_1/conv_1.cpp:18]   --->   Operation 1061 'br' <Predicate = true> <Delay = 1.76>

State 60 <SV = 19> <Delay = 22.5>
ST_60 : Operation 1062 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop7 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1062 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1063 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop7 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1063 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1064 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1065 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1065 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1066 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1066 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1067 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1067 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1068 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop8, label %W_Row_Loop_begin8" [conv_1/conv_1.cpp:18]   --->   Operation 1068 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1069 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1069 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1070 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_186 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1071 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i4 %tmp_186 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1072 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1073 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i5 %zext_ln26_62, %zext_ln18_8" [conv_1/conv_1.cpp:26]   --->   Operation 1073 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i5 %sub_ln26_30 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1074 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1075 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln18_8, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1075 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_187 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_8, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1076 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i10 %tmp_187 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1077 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_188 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1078 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i7 %tmp_188 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1079 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1080 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_63, %zext_ln26_64" [conv_1/conv_1.cpp:26]   --->   Operation 1080 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i11 %sub_ln26_31 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1081 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_60 : Operation 1082 [1/1] (1.76ns)   --->   "br label %36" [conv_1/conv_1.cpp:21]   --->   Operation 1082 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_60 : Operation 1083 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1083 'fadd' 'w_sum_8' <Predicate = (icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1084 'specregionbegin' 'tmp_43' <Predicate = (icmp_ln18_8)> <Delay = 0.00>

State 61 <SV = 20> <Delay = 5.09>
ST_61 : Operation 1085 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1085 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1086 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_8, %W_Col_Loop_end8 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1086 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_8 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1087 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1088 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1088 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1089 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1089 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1090 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_8, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1090 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1091 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8" [conv_1/conv_1.cpp:21]   --->   Operation 1091 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1092 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1092 'specloopname' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1093 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i2 %wc_0_8 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1094 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1095 [1/1] (1.78ns)   --->   "%add_ln26_94 = add i6 %zext_ln26_74, %sext_ln26_23" [conv_1/conv_1.cpp:26]   --->   Operation 1095 'add' 'add_ln26_94' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_36)   --->   "%shl_ln26_8 = shl i6 %add_ln26_94, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1096 'shl' 'shl_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1097 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_36 = sub i6 %shl_ln26_8, %add_ln26_94" [conv_1/conv_1.cpp:26]   --->   Operation 1097 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln21_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1098 [1/1] (1.78ns)   --->   "%add_ln26_40 = add i5 %c_0, %zext_ln21_8" [conv_1/conv_1.cpp:26]   --->   Operation 1098 'add' 'add_ln26_40' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i5 %add_ln26_40 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1099 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1100 [1/1] (1.63ns)   --->   "%add_ln26_95 = add i12 %zext_ln26_75, %sext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 1100 'add' 'add_ln26_95' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i12 %add_ln26_95 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1101 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i12 %add_ln26_95 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1102 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1103 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1103 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1104 [1/1] (1.67ns)   --->   "%sub_ln26_37 = sub i13 %p_shl17_cast, %sext_ln26_28" [conv_1/conv_1.cpp:26]   --->   Operation 1104 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln21_8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1105 [1/1] (1.76ns)   --->   "br label %37" [conv_1/conv_1.cpp:24]   --->   Operation 1105 'br' <Predicate = (!icmp_ln21_8)> <Delay = 1.76>
ST_61 : Operation 1106 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_44) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1106 'specregionend' 'empty_55' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_61 : Operation 1107 [1/1] (0.00ns)   --->   "br label %35" [conv_1/conv_1.cpp:18]   --->   Operation 1107 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 62 <SV = 21> <Delay = 5.07>
ST_62 : Operation 1108 [1/1] (0.00ns)   --->   "%w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %38 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1108 'phi' 'w_sum_2_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1109 [1/1] (0.00ns)   --->   "%ch_0_8 = phi i2 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %38 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1109 'phi' 'ch_0_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1110 [1/1] (0.95ns)   --->   "%icmp_ln24_8 = icmp eq i2 %ch_0_8, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1110 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1111 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1111 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1112 [1/1] (1.56ns)   --->   "%add_ln24_8 = add i2 %ch_0_8, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1112 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %38" [conv_1/conv_1.cpp:24]   --->   Operation 1113 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i2 %ch_0_8 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1114 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i2 %ch_0_8 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1115 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1116 [1/1] (1.82ns)   --->   "%add_ln26_100 = add i6 %sub_ln26_36, %zext_ln26_86" [conv_1/conv_1.cpp:26]   --->   Operation 1116 'add' 'add_ln26_100' <Predicate = (!icmp_ln24_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i6 %add_ln26_100 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1117 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1118 [1/1] (0.00ns)   --->   "%conv_1_weights_8_add = getelementptr [27 x float]* @conv_1_weights_8, i64 0, i64 %zext_ln26_87" [conv_1/conv_1.cpp:26]   --->   Operation 1118 'getelementptr' 'conv_1_weights_8_add' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1119 [1/1] (1.67ns)   --->   "%add_ln26_101 = add i13 %sub_ln26_37, %zext_ln26_85" [conv_1/conv_1.cpp:26]   --->   Operation 1119 'add' 'add_ln26_101' <Predicate = (!icmp_ln24_8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i13 %add_ln26_101 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1120 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1121 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_88" [conv_1/conv_1.cpp:26]   --->   Operation 1121 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1122 [2/2] (3.25ns)   --->   "%conv_1_weights_8_loa = load float* %conv_1_weights_8_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1122 'load' 'conv_1_weights_8_loa' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_62 : Operation 1123 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1123 'load' 'conv_input_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_62 : Operation 1124 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_50) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1124 'specregionend' 'empty_57' <Predicate = (icmp_ln24_8)> <Delay = 0.00>
ST_62 : Operation 1125 [1/1] (0.00ns)   --->   "br label %36" [conv_1/conv_1.cpp:21]   --->   Operation 1125 'br' <Predicate = (icmp_ln24_8)> <Delay = 0.00>

State 63 <SV = 22> <Delay = 15.6>
ST_63 : Operation 1126 [1/2] (3.25ns)   --->   "%conv_1_weights_8_loa = load float* %conv_1_weights_8_add, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1126 'load' 'conv_1_weights_8_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_63 : Operation 1127 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1127 'load' 'conv_input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_63 : Operation 1128 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_8_loa, %conv_input_load_8" [conv_1/conv_1.cpp:26]   --->   Operation 1128 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 23> <Delay = 34.9>
ST_64 : Operation 1129 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_1_weights_8_loa, %conv_input_load_8" [conv_1/conv_1.cpp:26]   --->   Operation 1129 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1130 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv_1/conv_1.cpp:26]   --->   Operation 1130 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 24> <Delay = 22.5>
ST_65 : Operation 1131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1132 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv_1/conv_1.cpp:26]   --->   Operation 1132 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1133 [1/1] (0.00ns)   --->   "br label %37" [conv_1/conv_1.cpp:24]   --->   Operation 1133 'br' <Predicate = true> <Delay = 0.00>

State 66 <SV = 20> <Delay = 33.5>
ST_66 : Operation 1134 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1134 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1135 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1135 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1136 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1137 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1138 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_41, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1138 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1139 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1139 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv_1/conv_1.cpp:34]   --->   Operation 1140 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1141 [1/1] (6.78ns)   --->   "%tmp_42 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1141 'fcmp' 'tmp_42' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_42" [conv_1/conv_1.cpp:34]   --->   Operation 1142 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1143 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1143 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1144 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_66 : Operation 1145 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_38) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1145 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1146 [1/1] (1.76ns)   --->   "br label %39" [conv_1/conv_1.cpp:18]   --->   Operation 1146 'br' <Predicate = true> <Delay = 1.76>

State 67 <SV = 21> <Delay = 22.5>
ST_67 : Operation 1147 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop8 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1147 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1148 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop8 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1148 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1149 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1150 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1150 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1151 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1151 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1152 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1152 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop9, label %W_Row_Loop_begin9" [conv_1/conv_1.cpp:18]   --->   Operation 1153 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1154 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1155 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_189 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1156 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i4 %tmp_189 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1157 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1158 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_71, %zext_ln18_9" [conv_1/conv_1.cpp:26]   --->   Operation 1158 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i5 %sub_ln26_34 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1159 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1160 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln18_9, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1160 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_190 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1161 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i10 %tmp_190 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1162 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_191 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1163 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i7 %tmp_191 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1164 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1165 [1/1] (1.73ns)   --->   "%sub_ln26_35 = sub i11 %zext_ln26_72, %zext_ln26_73" [conv_1/conv_1.cpp:26]   --->   Operation 1165 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i11 %sub_ln26_35 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1166 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_67 : Operation 1167 [1/1] (1.76ns)   --->   "br label %40" [conv_1/conv_1.cpp:21]   --->   Operation 1167 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_67 : Operation 1168 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1168 'fadd' 'w_sum_9' <Predicate = (icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1169 'specregionbegin' 'tmp_48' <Predicate = (icmp_ln18_9)> <Delay = 0.00>

State 68 <SV = 22> <Delay = 5.09>
ST_68 : Operation 1170 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1170 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1171 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_9, %W_Col_Loop_end9 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1171 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_9 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1172 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1173 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1173 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1174 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1174 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1175 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_9, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1175 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9" [conv_1/conv_1.cpp:21]   --->   Operation 1176 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1177 'specloopname' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1178 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i2 %wc_0_9 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1179 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1180 [1/1] (1.78ns)   --->   "%add_ln26_98 = add i6 %zext_ln26_83, %sext_ln26_26" [conv_1/conv_1.cpp:26]   --->   Operation 1180 'add' 'add_ln26_98' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_40)   --->   "%shl_ln26_9 = shl i6 %add_ln26_98, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1181 'shl' 'shl_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1182 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_40 = sub i6 %shl_ln26_9, %add_ln26_98" [conv_1/conv_1.cpp:26]   --->   Operation 1182 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln21_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1183 [1/1] (1.78ns)   --->   "%add_ln26_41 = add i5 %c_0, %zext_ln21_9" [conv_1/conv_1.cpp:26]   --->   Operation 1183 'add' 'add_ln26_41' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i5 %add_ln26_41 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1184 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1185 [1/1] (1.63ns)   --->   "%add_ln26_99 = add i12 %zext_ln26_84, %sext_ln26_27" [conv_1/conv_1.cpp:26]   --->   Operation 1185 'add' 'add_ln26_99' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i12 %add_ln26_99 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1186 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i12 %add_ln26_99 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1187 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1188 [1/1] (0.00ns)   --->   "%p_shl19_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1188 'bitconcatenate' 'p_shl19_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1189 [1/1] (1.67ns)   --->   "%sub_ln26_41 = sub i13 %p_shl19_cast, %sext_ln26_31" [conv_1/conv_1.cpp:26]   --->   Operation 1189 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln21_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1190 [1/1] (1.76ns)   --->   "br label %41" [conv_1/conv_1.cpp:24]   --->   Operation 1190 'br' <Predicate = (!icmp_ln21_9)> <Delay = 1.76>
ST_68 : Operation 1191 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_49) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1191 'specregionend' 'empty_61' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_68 : Operation 1192 [1/1] (0.00ns)   --->   "br label %39" [conv_1/conv_1.cpp:18]   --->   Operation 1192 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 69 <SV = 23> <Delay = 5.07>
ST_69 : Operation 1193 [1/1] (0.00ns)   --->   "%w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %42 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1193 'phi' 'w_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1194 [1/1] (0.00ns)   --->   "%ch_0_9 = phi i2 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %42 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1194 'phi' 'ch_0_9' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1195 [1/1] (0.95ns)   --->   "%icmp_ln24_9 = icmp eq i2 %ch_0_9, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1195 'icmp' 'icmp_ln24_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1196 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1197 [1/1] (1.56ns)   --->   "%add_ln24_9 = add i2 %ch_0_9, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1197 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %42" [conv_1/conv_1.cpp:24]   --->   Operation 1198 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i2 %ch_0_9 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1199 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i2 %ch_0_9 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1200 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1201 [1/1] (1.82ns)   --->   "%add_ln26_104 = add i6 %sub_ln26_40, %zext_ln26_95" [conv_1/conv_1.cpp:26]   --->   Operation 1201 'add' 'add_ln26_104' <Predicate = (!icmp_ln24_9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i6 %add_ln26_104 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1202 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1203 [1/1] (0.00ns)   --->   "%conv_1_weights_9_add = getelementptr [27 x float]* @conv_1_weights_9, i64 0, i64 %zext_ln26_96" [conv_1/conv_1.cpp:26]   --->   Operation 1203 'getelementptr' 'conv_1_weights_9_add' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1204 [1/1] (1.67ns)   --->   "%add_ln26_105 = add i13 %sub_ln26_41, %zext_ln26_94" [conv_1/conv_1.cpp:26]   --->   Operation 1204 'add' 'add_ln26_105' <Predicate = (!icmp_ln24_9)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i13 %add_ln26_105 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1205 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1206 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_97" [conv_1/conv_1.cpp:26]   --->   Operation 1206 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1207 [2/2] (3.25ns)   --->   "%conv_1_weights_9_loa = load float* %conv_1_weights_9_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1207 'load' 'conv_1_weights_9_loa' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_69 : Operation 1208 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1208 'load' 'conv_input_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_69 : Operation 1209 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_55) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1209 'specregionend' 'empty_63' <Predicate = (icmp_ln24_9)> <Delay = 0.00>
ST_69 : Operation 1210 [1/1] (0.00ns)   --->   "br label %40" [conv_1/conv_1.cpp:21]   --->   Operation 1210 'br' <Predicate = (icmp_ln24_9)> <Delay = 0.00>

State 70 <SV = 24> <Delay = 15.6>
ST_70 : Operation 1211 [1/2] (3.25ns)   --->   "%conv_1_weights_9_loa = load float* %conv_1_weights_9_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1211 'load' 'conv_1_weights_9_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_70 : Operation 1212 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1212 'load' 'conv_input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_70 : Operation 1213 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_9_loa, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 1213 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 25> <Delay = 34.9>
ST_71 : Operation 1214 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_1_weights_9_loa, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 1214 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1215 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv_1/conv_1.cpp:26]   --->   Operation 1215 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 26> <Delay = 22.5>
ST_72 : Operation 1216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1217 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv_1/conv_1.cpp:26]   --->   Operation 1217 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1218 [1/1] (0.00ns)   --->   "br label %41" [conv_1/conv_1.cpp:24]   --->   Operation 1218 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 22> <Delay = 33.5>
ST_73 : Operation 1219 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1219 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1220 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1220 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1221 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1222 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1223 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_46, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1223 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1224 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1224 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv_1/conv_1.cpp:34]   --->   Operation 1225 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1226 [1/1] (6.78ns)   --->   "%tmp_47 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1226 'fcmp' 'tmp_47' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_47" [conv_1/conv_1.cpp:34]   --->   Operation 1227 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1228 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1228 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1229 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_73 : Operation 1230 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_43) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1230 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1231 [1/1] (1.76ns)   --->   "br label %43" [conv_1/conv_1.cpp:18]   --->   Operation 1231 'br' <Predicate = true> <Delay = 1.76>

State 74 <SV = 23> <Delay = 22.5>
ST_74 : Operation 1232 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop9 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1232 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1233 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop9 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1233 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1234 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1235 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1235 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1236 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1237 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1237 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop10, label %W_Row_Loop_begin10" [conv_1/conv_1.cpp:18]   --->   Operation 1238 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1239 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1240 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_192 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1241 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i4 %tmp_192 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1242 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1243 [1/1] (1.73ns)   --->   "%sub_ln26_38 = sub i5 %zext_ln26_80, %zext_ln18_10" [conv_1/conv_1.cpp:26]   --->   Operation 1243 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i5 %sub_ln26_38 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1244 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1245 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln18_10, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1245 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_193 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_10, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1246 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i10 %tmp_193 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1247 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_194 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1248 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i7 %tmp_194 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1249 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1250 [1/1] (1.73ns)   --->   "%sub_ln26_39 = sub i11 %zext_ln26_81, %zext_ln26_82" [conv_1/conv_1.cpp:26]   --->   Operation 1250 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i11 %sub_ln26_39 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1251 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_74 : Operation 1252 [1/1] (1.76ns)   --->   "br label %44" [conv_1/conv_1.cpp:21]   --->   Operation 1252 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_74 : Operation 1253 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv_1/conv_1.cpp:31]   --->   Operation 1253 'fadd' 'w_sum_10' <Predicate = (icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1254 'specregionbegin' 'tmp_53' <Predicate = (icmp_ln18_10)> <Delay = 0.00>

State 75 <SV = 24> <Delay = 5.09>
ST_75 : Operation 1255 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1255 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1256 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_10, %W_Col_Loop_end10 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1256 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_10 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1257 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1258 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1258 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1259 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1259 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1260 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_10, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1260 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10" [conv_1/conv_1.cpp:21]   --->   Operation 1261 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1262 'specloopname' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1263 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i2 %wc_0_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1264 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1265 [1/1] (1.78ns)   --->   "%add_ln26_102 = add i6 %zext_ln26_92, %sext_ln26_29" [conv_1/conv_1.cpp:26]   --->   Operation 1265 'add' 'add_ln26_102' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_44)   --->   "%shl_ln26_10 = shl i6 %add_ln26_102, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1266 'shl' 'shl_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1267 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_44 = sub i6 %shl_ln26_10, %add_ln26_102" [conv_1/conv_1.cpp:26]   --->   Operation 1267 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln21_10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1268 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i5 %c_0, %zext_ln21_10" [conv_1/conv_1.cpp:26]   --->   Operation 1268 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i5 %add_ln26_42 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1269 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1270 [1/1] (1.63ns)   --->   "%add_ln26_103 = add i12 %zext_ln26_93, %sext_ln26_30" [conv_1/conv_1.cpp:26]   --->   Operation 1270 'add' 'add_ln26_103' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i12 %add_ln26_103 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1271 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i12 %add_ln26_103 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1272 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1273 [1/1] (0.00ns)   --->   "%p_shl21_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_10, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1273 'bitconcatenate' 'p_shl21_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1274 [1/1] (1.67ns)   --->   "%sub_ln26_45 = sub i13 %p_shl21_cast, %sext_ln26_34" [conv_1/conv_1.cpp:26]   --->   Operation 1274 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln21_10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1275 [1/1] (1.76ns)   --->   "br label %45" [conv_1/conv_1.cpp:24]   --->   Operation 1275 'br' <Predicate = (!icmp_ln21_10)> <Delay = 1.76>
ST_75 : Operation 1276 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_54) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1276 'specregionend' 'empty_67' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_75 : Operation 1277 [1/1] (0.00ns)   --->   "br label %43" [conv_1/conv_1.cpp:18]   --->   Operation 1277 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 76 <SV = 25> <Delay = 5.07>
ST_76 : Operation 1278 [1/1] (0.00ns)   --->   "%w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %46 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1278 'phi' 'w_sum_2_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1279 [1/1] (0.00ns)   --->   "%ch_0_10 = phi i2 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %46 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1279 'phi' 'ch_0_10' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1280 [1/1] (0.95ns)   --->   "%icmp_ln24_10 = icmp eq i2 %ch_0_10, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1280 'icmp' 'icmp_ln24_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1281 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1282 [1/1] (1.56ns)   --->   "%add_ln24_10 = add i2 %ch_0_10, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1282 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %46" [conv_1/conv_1.cpp:24]   --->   Operation 1283 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i2 %ch_0_10 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1284 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i2 %ch_0_10 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1285 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1286 [1/1] (1.82ns)   --->   "%add_ln26_108 = add i6 %sub_ln26_44, %zext_ln26_104" [conv_1/conv_1.cpp:26]   --->   Operation 1286 'add' 'add_ln26_108' <Predicate = (!icmp_ln24_10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i6 %add_ln26_108 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1287 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1288 [1/1] (0.00ns)   --->   "%conv_1_weights_10_ad = getelementptr [27 x float]* @conv_1_weights_10, i64 0, i64 %zext_ln26_105" [conv_1/conv_1.cpp:26]   --->   Operation 1288 'getelementptr' 'conv_1_weights_10_ad' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1289 [1/1] (1.67ns)   --->   "%add_ln26_109 = add i13 %sub_ln26_45, %zext_ln26_103" [conv_1/conv_1.cpp:26]   --->   Operation 1289 'add' 'add_ln26_109' <Predicate = (!icmp_ln24_10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i13 %add_ln26_109 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1290 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1291 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_106" [conv_1/conv_1.cpp:26]   --->   Operation 1291 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1292 [2/2] (3.25ns)   --->   "%conv_1_weights_10_lo = load float* %conv_1_weights_10_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1292 'load' 'conv_1_weights_10_lo' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_76 : Operation 1293 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1293 'load' 'conv_input_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_76 : Operation 1294 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_60) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1294 'specregionend' 'empty_69' <Predicate = (icmp_ln24_10)> <Delay = 0.00>
ST_76 : Operation 1295 [1/1] (0.00ns)   --->   "br label %44" [conv_1/conv_1.cpp:21]   --->   Operation 1295 'br' <Predicate = (icmp_ln24_10)> <Delay = 0.00>

State 77 <SV = 26> <Delay = 15.6>
ST_77 : Operation 1296 [1/2] (3.25ns)   --->   "%conv_1_weights_10_lo = load float* %conv_1_weights_10_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1296 'load' 'conv_1_weights_10_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_77 : Operation 1297 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1297 'load' 'conv_input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_77 : Operation 1298 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_10_lo, %conv_input_load_10" [conv_1/conv_1.cpp:26]   --->   Operation 1298 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 27> <Delay = 34.9>
ST_78 : Operation 1299 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_1_weights_10_lo, %conv_input_load_10" [conv_1/conv_1.cpp:26]   --->   Operation 1299 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1300 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv_1/conv_1.cpp:26]   --->   Operation 1300 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 28> <Delay = 22.5>
ST_79 : Operation 1301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1301 'specloopname' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1302 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv_1/conv_1.cpp:26]   --->   Operation 1302 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1303 [1/1] (0.00ns)   --->   "br label %45" [conv_1/conv_1.cpp:24]   --->   Operation 1303 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 24> <Delay = 33.5>
ST_80 : Operation 1304 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv_1/conv_1.cpp:31]   --->   Operation 1304 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1305 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1305 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1306 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1307 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1308 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_51, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1308 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1309 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1309 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv_1/conv_1.cpp:34]   --->   Operation 1310 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1311 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1311 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_52" [conv_1/conv_1.cpp:34]   --->   Operation 1312 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1313 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1313 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1314 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1314 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_80 : Operation 1315 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_48) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1315 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1316 [1/1] (1.76ns)   --->   "br label %47" [conv_1/conv_1.cpp:18]   --->   Operation 1316 'br' <Predicate = true> <Delay = 1.76>

State 81 <SV = 25> <Delay = 22.5>
ST_81 : Operation 1317 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop10 ], [ %add_ln18_11, %W_Row_Loop_end11 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1317 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1318 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop10 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1318 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1319 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1320 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1320 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1321 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1321 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1322 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1322 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1323 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop11, label %W_Row_Loop_begin11" [conv_1/conv_1.cpp:18]   --->   Operation 1323 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1324 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1325 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_195 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1326 'bitconcatenate' 'tmp_195' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i4 %tmp_195 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1327 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1328 [1/1] (1.73ns)   --->   "%sub_ln26_42 = sub i5 %zext_ln26_89, %zext_ln18_11" [conv_1/conv_1.cpp:26]   --->   Operation 1328 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i5 %sub_ln26_42 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1329 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1330 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln18_11, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1330 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_196 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1331 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i10 %tmp_196 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1332 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_197 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1333 'bitconcatenate' 'tmp_197' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i7 %tmp_197 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1334 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1335 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i11 %zext_ln26_90, %zext_ln26_91" [conv_1/conv_1.cpp:26]   --->   Operation 1335 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i11 %sub_ln26_43 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1336 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_81 : Operation 1337 [1/1] (1.76ns)   --->   "br label %48" [conv_1/conv_1.cpp:21]   --->   Operation 1337 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_81 : Operation 1338 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv_1/conv_1.cpp:31]   --->   Operation 1338 'fadd' 'w_sum_11' <Predicate = (icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1339 'specregionbegin' 'tmp_58' <Predicate = (icmp_ln18_11)> <Delay = 0.00>

State 82 <SV = 26> <Delay = 5.09>
ST_82 : Operation 1340 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_2_11, %W_Col_Loop_end11 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1340 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1341 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_11, %W_Col_Loop_end11 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1341 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_11 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1342 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1343 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1343 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1344 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1344 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1345 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_11, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1345 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1346 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %W_Col_Loop_begin11" [conv_1/conv_1.cpp:21]   --->   Operation 1346 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1347 'specloopname' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1348 'specregionbegin' 'tmp_65' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i2 %wc_0_11 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1349 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1350 [1/1] (1.78ns)   --->   "%add_ln26_106 = add i6 %zext_ln26_101, %sext_ln26_32" [conv_1/conv_1.cpp:26]   --->   Operation 1350 'add' 'add_ln26_106' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_48)   --->   "%shl_ln26_11 = shl i6 %add_ln26_106, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1351 'shl' 'shl_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1352 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_48 = sub i6 %shl_ln26_11, %add_ln26_106" [conv_1/conv_1.cpp:26]   --->   Operation 1352 'sub' 'sub_ln26_48' <Predicate = (!icmp_ln21_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1353 [1/1] (1.78ns)   --->   "%add_ln26_43 = add i5 %c_0, %zext_ln21_11" [conv_1/conv_1.cpp:26]   --->   Operation 1353 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i5 %add_ln26_43 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1354 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1355 [1/1] (1.63ns)   --->   "%add_ln26_107 = add i12 %zext_ln26_102, %sext_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 1355 'add' 'add_ln26_107' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i12 %add_ln26_107 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1356 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = trunc i12 %add_ln26_107 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1357 'trunc' 'trunc_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1358 [1/1] (0.00ns)   --->   "%p_shl23_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1358 'bitconcatenate' 'p_shl23_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1359 [1/1] (1.67ns)   --->   "%sub_ln26_49 = sub i13 %p_shl23_cast, %sext_ln26_37" [conv_1/conv_1.cpp:26]   --->   Operation 1359 'sub' 'sub_ln26_49' <Predicate = (!icmp_ln21_11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1360 [1/1] (1.76ns)   --->   "br label %49" [conv_1/conv_1.cpp:24]   --->   Operation 1360 'br' <Predicate = (!icmp_ln21_11)> <Delay = 1.76>
ST_82 : Operation 1361 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_59) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1361 'specregionend' 'empty_73' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_82 : Operation 1362 [1/1] (0.00ns)   --->   "br label %47" [conv_1/conv_1.cpp:18]   --->   Operation 1362 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 83 <SV = 27> <Delay = 5.07>
ST_83 : Operation 1363 [1/1] (0.00ns)   --->   "%w_sum_2_11 = phi float [ %w_sum_1_11, %W_Col_Loop_begin11 ], [ %w_sum_3_10, %50 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1363 'phi' 'w_sum_2_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1364 [1/1] (0.00ns)   --->   "%ch_0_11 = phi i2 [ 0, %W_Col_Loop_begin11 ], [ %add_ln24_11, %50 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1364 'phi' 'ch_0_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1365 [1/1] (0.95ns)   --->   "%icmp_ln24_11 = icmp eq i2 %ch_0_11, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1365 'icmp' 'icmp_ln24_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1366 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1366 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1367 [1/1] (1.56ns)   --->   "%add_ln24_11 = add i2 %ch_0_11, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1367 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1368 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_11, label %W_Col_Loop_end11, label %50" [conv_1/conv_1.cpp:24]   --->   Operation 1368 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i2 %ch_0_11 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1369 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i2 %ch_0_11 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1370 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1371 [1/1] (1.82ns)   --->   "%add_ln26_112 = add i6 %sub_ln26_48, %zext_ln26_113" [conv_1/conv_1.cpp:26]   --->   Operation 1371 'add' 'add_ln26_112' <Predicate = (!icmp_ln24_11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i6 %add_ln26_112 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1372 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1373 [1/1] (0.00ns)   --->   "%conv_1_weights_11_ad = getelementptr [27 x float]* @conv_1_weights_11, i64 0, i64 %zext_ln26_114" [conv_1/conv_1.cpp:26]   --->   Operation 1373 'getelementptr' 'conv_1_weights_11_ad' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1374 [1/1] (1.67ns)   --->   "%add_ln26_113 = add i13 %sub_ln26_49, %zext_ln26_112" [conv_1/conv_1.cpp:26]   --->   Operation 1374 'add' 'add_ln26_113' <Predicate = (!icmp_ln24_11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i13 %add_ln26_113 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1375 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1376 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_115" [conv_1/conv_1.cpp:26]   --->   Operation 1376 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1377 [2/2] (3.25ns)   --->   "%conv_1_weights_11_lo = load float* %conv_1_weights_11_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1377 'load' 'conv_1_weights_11_lo' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_83 : Operation 1378 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1378 'load' 'conv_input_load_11' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_83 : Operation 1379 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_65) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1379 'specregionend' 'empty_75' <Predicate = (icmp_ln24_11)> <Delay = 0.00>
ST_83 : Operation 1380 [1/1] (0.00ns)   --->   "br label %48" [conv_1/conv_1.cpp:21]   --->   Operation 1380 'br' <Predicate = (icmp_ln24_11)> <Delay = 0.00>

State 84 <SV = 28> <Delay = 15.6>
ST_84 : Operation 1381 [1/2] (3.25ns)   --->   "%conv_1_weights_11_lo = load float* %conv_1_weights_11_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1381 'load' 'conv_1_weights_11_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_84 : Operation 1382 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1382 'load' 'conv_input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_84 : Operation 1383 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_11_lo, %conv_input_load_11" [conv_1/conv_1.cpp:26]   --->   Operation 1383 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 29> <Delay = 34.9>
ST_85 : Operation 1384 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_1_weights_11_lo, %conv_input_load_11" [conv_1/conv_1.cpp:26]   --->   Operation 1384 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1385 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv_1/conv_1.cpp:26]   --->   Operation 1385 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 30> <Delay = 22.5>
ST_86 : Operation 1386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1386 'specloopname' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1387 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv_1/conv_1.cpp:26]   --->   Operation 1387 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1388 [1/1] (0.00ns)   --->   "br label %49" [conv_1/conv_1.cpp:24]   --->   Operation 1388 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 26> <Delay = 33.5>
ST_87 : Operation 1389 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv_1/conv_1.cpp:31]   --->   Operation 1389 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1390 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1390 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1391 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1392 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1392 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1393 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_56, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1393 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1394 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1394 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv_1/conv_1.cpp:34]   --->   Operation 1395 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1396 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1396 'fcmp' 'tmp_57' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_57" [conv_1/conv_1.cpp:34]   --->   Operation 1397 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1398 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1398 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1399 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_87 : Operation 1400 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_53) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1400 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1401 [1/1] (1.76ns)   --->   "br label %51" [conv_1/conv_1.cpp:18]   --->   Operation 1401 'br' <Predicate = true> <Delay = 1.76>

State 88 <SV = 27> <Delay = 22.5>
ST_88 : Operation 1402 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop11 ], [ %add_ln18_12, %W_Row_Loop_end12 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1402 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1403 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop11 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1403 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1404 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1405 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1405 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1406 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1406 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1407 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1407 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1408 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop12, label %W_Row_Loop_begin12" [conv_1/conv_1.cpp:18]   --->   Operation 1408 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1409 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1410 'specregionbegin' 'tmp_64' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_198 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1411 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i4 %tmp_198 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1412 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1413 [1/1] (1.73ns)   --->   "%sub_ln26_46 = sub i5 %zext_ln26_98, %zext_ln18_12" [conv_1/conv_1.cpp:26]   --->   Operation 1413 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i5 %sub_ln26_46 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1414 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1415 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln18_12, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1415 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_199 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1416 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i10 %tmp_199 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1417 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_200 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1418 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i7 %tmp_200 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1419 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1420 [1/1] (1.73ns)   --->   "%sub_ln26_47 = sub i11 %zext_ln26_99, %zext_ln26_100" [conv_1/conv_1.cpp:26]   --->   Operation 1420 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i11 %sub_ln26_47 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1421 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_88 : Operation 1422 [1/1] (1.76ns)   --->   "br label %52" [conv_1/conv_1.cpp:21]   --->   Operation 1422 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_88 : Operation 1423 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv_1/conv_1.cpp:31]   --->   Operation 1423 'fadd' 'w_sum_12' <Predicate = (icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1424 'specregionbegin' 'tmp_63' <Predicate = (icmp_ln18_12)> <Delay = 0.00>

State 89 <SV = 28> <Delay = 5.09>
ST_89 : Operation 1425 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_2_12, %W_Col_Loop_end12 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1425 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1426 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_12, %W_Col_Loop_end12 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1426 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_12 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1427 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1428 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1428 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1429 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1429 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1430 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_12, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1430 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1431 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %W_Col_Loop_begin12" [conv_1/conv_1.cpp:21]   --->   Operation 1431 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1432 'specloopname' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1433 'specregionbegin' 'tmp_70' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i2 %wc_0_12 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1434 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1435 [1/1] (1.78ns)   --->   "%add_ln26_110 = add i6 %zext_ln26_110, %sext_ln26_35" [conv_1/conv_1.cpp:26]   --->   Operation 1435 'add' 'add_ln26_110' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_52)   --->   "%shl_ln26_12 = shl i6 %add_ln26_110, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1436 'shl' 'shl_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1437 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_52 = sub i6 %shl_ln26_12, %add_ln26_110" [conv_1/conv_1.cpp:26]   --->   Operation 1437 'sub' 'sub_ln26_52' <Predicate = (!icmp_ln21_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1438 [1/1] (1.78ns)   --->   "%add_ln26_44 = add i5 %c_0, %zext_ln21_12" [conv_1/conv_1.cpp:26]   --->   Operation 1438 'add' 'add_ln26_44' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i5 %add_ln26_44 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1439 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1440 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i12 %zext_ln26_111, %sext_ln26_36" [conv_1/conv_1.cpp:26]   --->   Operation 1440 'add' 'add_ln26_111' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i12 %add_ln26_111 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1441 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i12 %add_ln26_111 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1442 'trunc' 'trunc_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1443 [1/1] (0.00ns)   --->   "%p_shl25_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_12, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1443 'bitconcatenate' 'p_shl25_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1444 [1/1] (1.67ns)   --->   "%sub_ln26_53 = sub i13 %p_shl25_cast, %sext_ln26_40" [conv_1/conv_1.cpp:26]   --->   Operation 1444 'sub' 'sub_ln26_53' <Predicate = (!icmp_ln21_12)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1445 [1/1] (1.76ns)   --->   "br label %53" [conv_1/conv_1.cpp:24]   --->   Operation 1445 'br' <Predicate = (!icmp_ln21_12)> <Delay = 1.76>
ST_89 : Operation 1446 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_64) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1446 'specregionend' 'empty_79' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_89 : Operation 1447 [1/1] (0.00ns)   --->   "br label %51" [conv_1/conv_1.cpp:18]   --->   Operation 1447 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 90 <SV = 29> <Delay = 5.07>
ST_90 : Operation 1448 [1/1] (0.00ns)   --->   "%w_sum_2_12 = phi float [ %w_sum_1_12, %W_Col_Loop_begin12 ], [ %w_sum_3_11, %54 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1448 'phi' 'w_sum_2_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1449 [1/1] (0.00ns)   --->   "%ch_0_12 = phi i2 [ 0, %W_Col_Loop_begin12 ], [ %add_ln24_12, %54 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1449 'phi' 'ch_0_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1450 [1/1] (0.95ns)   --->   "%icmp_ln24_12 = icmp eq i2 %ch_0_12, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1450 'icmp' 'icmp_ln24_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1451 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1451 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1452 [1/1] (1.56ns)   --->   "%add_ln24_12 = add i2 %ch_0_12, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1452 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1453 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_12, label %W_Col_Loop_end12, label %54" [conv_1/conv_1.cpp:24]   --->   Operation 1453 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1454 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i2 %ch_0_12 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1454 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i2 %ch_0_12 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1455 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1456 [1/1] (1.82ns)   --->   "%add_ln26_116 = add i6 %sub_ln26_52, %zext_ln26_122" [conv_1/conv_1.cpp:26]   --->   Operation 1456 'add' 'add_ln26_116' <Predicate = (!icmp_ln24_12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i6 %add_ln26_116 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1457 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1458 [1/1] (0.00ns)   --->   "%conv_1_weights_12_ad = getelementptr [27 x float]* @conv_1_weights_12, i64 0, i64 %zext_ln26_123" [conv_1/conv_1.cpp:26]   --->   Operation 1458 'getelementptr' 'conv_1_weights_12_ad' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1459 [1/1] (1.67ns)   --->   "%add_ln26_117 = add i13 %sub_ln26_53, %zext_ln26_121" [conv_1/conv_1.cpp:26]   --->   Operation 1459 'add' 'add_ln26_117' <Predicate = (!icmp_ln24_12)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i13 %add_ln26_117 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1460 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1461 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_124" [conv_1/conv_1.cpp:26]   --->   Operation 1461 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1462 [2/2] (3.25ns)   --->   "%conv_1_weights_12_lo = load float* %conv_1_weights_12_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1462 'load' 'conv_1_weights_12_lo' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_90 : Operation 1463 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1463 'load' 'conv_input_load_12' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_90 : Operation 1464 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_70) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1464 'specregionend' 'empty_81' <Predicate = (icmp_ln24_12)> <Delay = 0.00>
ST_90 : Operation 1465 [1/1] (0.00ns)   --->   "br label %52" [conv_1/conv_1.cpp:21]   --->   Operation 1465 'br' <Predicate = (icmp_ln24_12)> <Delay = 0.00>

State 91 <SV = 30> <Delay = 15.6>
ST_91 : Operation 1466 [1/2] (3.25ns)   --->   "%conv_1_weights_12_lo = load float* %conv_1_weights_12_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1466 'load' 'conv_1_weights_12_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_91 : Operation 1467 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1467 'load' 'conv_input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_91 : Operation 1468 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_12_lo, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 1468 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 31> <Delay = 34.9>
ST_92 : Operation 1469 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_1_weights_12_lo, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 1469 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1470 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv_1/conv_1.cpp:26]   --->   Operation 1470 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 32> <Delay = 22.5>
ST_93 : Operation 1471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1471 'specloopname' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1472 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv_1/conv_1.cpp:26]   --->   Operation 1472 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1473 [1/1] (0.00ns)   --->   "br label %53" [conv_1/conv_1.cpp:24]   --->   Operation 1473 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 28> <Delay = 33.5>
ST_94 : Operation 1474 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv_1/conv_1.cpp:31]   --->   Operation 1474 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1475 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1475 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1476 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1477 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1478 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_61, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1478 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1479 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1479 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv_1/conv_1.cpp:34]   --->   Operation 1480 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1481 [1/1] (6.78ns)   --->   "%tmp_62 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1481 'fcmp' 'tmp_62' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_62" [conv_1/conv_1.cpp:34]   --->   Operation 1482 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1483 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1483 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 1484 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_94 : Operation 1485 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_58) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1485 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1486 [1/1] (1.76ns)   --->   "br label %55" [conv_1/conv_1.cpp:18]   --->   Operation 1486 'br' <Predicate = true> <Delay = 1.76>

State 95 <SV = 29> <Delay = 22.5>
ST_95 : Operation 1487 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop12 ], [ %add_ln18_13, %W_Row_Loop_end13 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1487 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1488 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop12 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1488 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1489 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1490 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1490 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1491 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1491 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1492 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1492 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1493 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop13, label %W_Row_Loop_begin13" [conv_1/conv_1.cpp:18]   --->   Operation 1493 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1494 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1495 'specregionbegin' 'tmp_69' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_201 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1496 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i4 %tmp_201 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1497 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1498 [1/1] (1.73ns)   --->   "%sub_ln26_50 = sub i5 %zext_ln26_107, %zext_ln18_13" [conv_1/conv_1.cpp:26]   --->   Operation 1498 'sub' 'sub_ln26_50' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i5 %sub_ln26_50 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1499 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1500 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln18_13, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1500 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_202 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_13, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1501 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i10 %tmp_202 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1502 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_203 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1503 'bitconcatenate' 'tmp_203' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i7 %tmp_203 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1504 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1505 [1/1] (1.73ns)   --->   "%sub_ln26_51 = sub i11 %zext_ln26_108, %zext_ln26_109" [conv_1/conv_1.cpp:26]   --->   Operation 1505 'sub' 'sub_ln26_51' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i11 %sub_ln26_51 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1506 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_95 : Operation 1507 [1/1] (1.76ns)   --->   "br label %56" [conv_1/conv_1.cpp:21]   --->   Operation 1507 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_95 : Operation 1508 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 1508 'fadd' 'w_sum_13' <Predicate = (icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1509 'specregionbegin' 'tmp_68' <Predicate = (icmp_ln18_13)> <Delay = 0.00>

State 96 <SV = 30> <Delay = 5.09>
ST_96 : Operation 1510 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_2_13, %W_Col_Loop_end13 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1510 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1511 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_13, %W_Col_Loop_end13 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1511 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_13 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1512 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1513 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1513 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1514 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1514 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1515 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_13, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1515 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1516 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %W_Col_Loop_begin13" [conv_1/conv_1.cpp:21]   --->   Operation 1516 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1517 'specloopname' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1518 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i2 %wc_0_13 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1519 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1520 [1/1] (1.78ns)   --->   "%add_ln26_114 = add i6 %zext_ln26_119, %sext_ln26_38" [conv_1/conv_1.cpp:26]   --->   Operation 1520 'add' 'add_ln26_114' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_56)   --->   "%shl_ln26_13 = shl i6 %add_ln26_114, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1521 'shl' 'shl_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1522 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_56 = sub i6 %shl_ln26_13, %add_ln26_114" [conv_1/conv_1.cpp:26]   --->   Operation 1522 'sub' 'sub_ln26_56' <Predicate = (!icmp_ln21_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1523 [1/1] (1.78ns)   --->   "%add_ln26_45 = add i5 %c_0, %zext_ln21_13" [conv_1/conv_1.cpp:26]   --->   Operation 1523 'add' 'add_ln26_45' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i5 %add_ln26_45 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1524 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1525 [1/1] (1.63ns)   --->   "%add_ln26_115 = add i12 %zext_ln26_120, %sext_ln26_39" [conv_1/conv_1.cpp:26]   --->   Operation 1525 'add' 'add_ln26_115' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i12 %add_ln26_115 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1526 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = trunc i12 %add_ln26_115 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1527 'trunc' 'trunc_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1528 [1/1] (0.00ns)   --->   "%p_shl27_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1528 'bitconcatenate' 'p_shl27_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1529 [1/1] (1.67ns)   --->   "%sub_ln26_57 = sub i13 %p_shl27_cast, %sext_ln26_43" [conv_1/conv_1.cpp:26]   --->   Operation 1529 'sub' 'sub_ln26_57' <Predicate = (!icmp_ln21_13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1530 [1/1] (1.76ns)   --->   "br label %57" [conv_1/conv_1.cpp:24]   --->   Operation 1530 'br' <Predicate = (!icmp_ln21_13)> <Delay = 1.76>
ST_96 : Operation 1531 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_69) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1531 'specregionend' 'empty_85' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_96 : Operation 1532 [1/1] (0.00ns)   --->   "br label %55" [conv_1/conv_1.cpp:18]   --->   Operation 1532 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 97 <SV = 31> <Delay = 5.07>
ST_97 : Operation 1533 [1/1] (0.00ns)   --->   "%w_sum_2_13 = phi float [ %w_sum_1_13, %W_Col_Loop_begin13 ], [ %w_sum_3_12, %58 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1533 'phi' 'w_sum_2_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1534 [1/1] (0.00ns)   --->   "%ch_0_13 = phi i2 [ 0, %W_Col_Loop_begin13 ], [ %add_ln24_13, %58 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1534 'phi' 'ch_0_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1535 [1/1] (0.95ns)   --->   "%icmp_ln24_13 = icmp eq i2 %ch_0_13, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1535 'icmp' 'icmp_ln24_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1536 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1536 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1537 [1/1] (1.56ns)   --->   "%add_ln24_13 = add i2 %ch_0_13, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1537 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_13, label %W_Col_Loop_end13, label %58" [conv_1/conv_1.cpp:24]   --->   Operation 1538 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln26_130 = zext i2 %ch_0_13 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1539 'zext' 'zext_ln26_130' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln26_131 = zext i2 %ch_0_13 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1540 'zext' 'zext_ln26_131' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1541 [1/1] (1.82ns)   --->   "%add_ln26_120 = add i6 %sub_ln26_56, %zext_ln26_131" [conv_1/conv_1.cpp:26]   --->   Operation 1541 'add' 'add_ln26_120' <Predicate = (!icmp_ln24_13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln26_132 = zext i6 %add_ln26_120 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1542 'zext' 'zext_ln26_132' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1543 [1/1] (0.00ns)   --->   "%conv_1_weights_13_ad = getelementptr [27 x float]* @conv_1_weights_13, i64 0, i64 %zext_ln26_132" [conv_1/conv_1.cpp:26]   --->   Operation 1543 'getelementptr' 'conv_1_weights_13_ad' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1544 [1/1] (1.67ns)   --->   "%add_ln26_121 = add i13 %sub_ln26_57, %zext_ln26_130" [conv_1/conv_1.cpp:26]   --->   Operation 1544 'add' 'add_ln26_121' <Predicate = (!icmp_ln24_13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln26_133 = zext i13 %add_ln26_121 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1545 'zext' 'zext_ln26_133' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1546 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_133" [conv_1/conv_1.cpp:26]   --->   Operation 1546 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1547 [2/2] (3.25ns)   --->   "%conv_1_weights_13_lo = load float* %conv_1_weights_13_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1547 'load' 'conv_1_weights_13_lo' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_97 : Operation 1548 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1548 'load' 'conv_input_load_13' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_97 : Operation 1549 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_75) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1549 'specregionend' 'empty_87' <Predicate = (icmp_ln24_13)> <Delay = 0.00>
ST_97 : Operation 1550 [1/1] (0.00ns)   --->   "br label %56" [conv_1/conv_1.cpp:21]   --->   Operation 1550 'br' <Predicate = (icmp_ln24_13)> <Delay = 0.00>

State 98 <SV = 32> <Delay = 15.6>
ST_98 : Operation 1551 [1/2] (3.25ns)   --->   "%conv_1_weights_13_lo = load float* %conv_1_weights_13_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1551 'load' 'conv_1_weights_13_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_98 : Operation 1552 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1552 'load' 'conv_input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_98 : Operation 1553 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_13_lo, %conv_input_load_13" [conv_1/conv_1.cpp:26]   --->   Operation 1553 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 33> <Delay = 34.9>
ST_99 : Operation 1554 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_1_weights_13_lo, %conv_input_load_13" [conv_1/conv_1.cpp:26]   --->   Operation 1554 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1555 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv_1/conv_1.cpp:26]   --->   Operation 1555 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 34> <Delay = 22.5>
ST_100 : Operation 1556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1556 'specloopname' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1557 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv_1/conv_1.cpp:26]   --->   Operation 1557 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1558 [1/1] (0.00ns)   --->   "br label %57" [conv_1/conv_1.cpp:24]   --->   Operation 1558 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 30> <Delay = 33.5>
ST_101 : Operation 1559 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 1559 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1560 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1560 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1561 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1562 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1563 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_66, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1563 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1564 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1564 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv_1/conv_1.cpp:34]   --->   Operation 1565 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1566 [1/1] (6.78ns)   --->   "%tmp_67 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1566 'fcmp' 'tmp_67' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_67" [conv_1/conv_1.cpp:34]   --->   Operation 1567 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1568 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1568 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1569 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_101 : Operation 1570 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_63) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1570 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1571 [1/1] (1.76ns)   --->   "br label %59" [conv_1/conv_1.cpp:18]   --->   Operation 1571 'br' <Predicate = true> <Delay = 1.76>

State 102 <SV = 31> <Delay = 22.5>
ST_102 : Operation 1572 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop13 ], [ %add_ln18_14, %W_Row_Loop_end14 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1572 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1573 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop13 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1573 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1574 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1575 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1575 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1576 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1576 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1577 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1577 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1578 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop14, label %W_Row_Loop_begin14" [conv_1/conv_1.cpp:18]   --->   Operation 1578 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1579 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1579 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1580 'specregionbegin' 'tmp_74' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_204 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1581 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i4 %tmp_204 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1582 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1583 [1/1] (1.73ns)   --->   "%sub_ln26_54 = sub i5 %zext_ln26_116, %zext_ln18_14" [conv_1/conv_1.cpp:26]   --->   Operation 1583 'sub' 'sub_ln26_54' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i5 %sub_ln26_54 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1584 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1585 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_14, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1585 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_205 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1586 'bitconcatenate' 'tmp_205' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i10 %tmp_205 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1587 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_206 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1588 'bitconcatenate' 'tmp_206' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i7 %tmp_206 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1589 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1590 [1/1] (1.73ns)   --->   "%sub_ln26_55 = sub i11 %zext_ln26_117, %zext_ln26_118" [conv_1/conv_1.cpp:26]   --->   Operation 1590 'sub' 'sub_ln26_55' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i11 %sub_ln26_55 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1591 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_102 : Operation 1592 [1/1] (1.76ns)   --->   "br label %60" [conv_1/conv_1.cpp:21]   --->   Operation 1592 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_102 : Operation 1593 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1593 'fadd' 'w_sum_14' <Predicate = (icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1594 'specregionbegin' 'tmp_73' <Predicate = (icmp_ln18_14)> <Delay = 0.00>

State 103 <SV = 32> <Delay = 5.09>
ST_103 : Operation 1595 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_2_14, %W_Col_Loop_end14 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1595 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1596 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_14, %W_Col_Loop_end14 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1596 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_14 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1597 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1598 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1598 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1599 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1599 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1600 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_14, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1600 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1601 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %W_Col_Loop_begin14" [conv_1/conv_1.cpp:21]   --->   Operation 1601 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1602 'specloopname' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1603 'specregionbegin' 'tmp_78' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln26_128 = zext i2 %wc_0_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1604 'zext' 'zext_ln26_128' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1605 [1/1] (1.78ns)   --->   "%add_ln26_118 = add i6 %zext_ln26_128, %sext_ln26_41" [conv_1/conv_1.cpp:26]   --->   Operation 1605 'add' 'add_ln26_118' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_60)   --->   "%shl_ln26_14 = shl i6 %add_ln26_118, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1606 'shl' 'shl_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1607 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_60 = sub i6 %shl_ln26_14, %add_ln26_118" [conv_1/conv_1.cpp:26]   --->   Operation 1607 'sub' 'sub_ln26_60' <Predicate = (!icmp_ln21_14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1608 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i5 %c_0, %zext_ln21_14" [conv_1/conv_1.cpp:26]   --->   Operation 1608 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln26_129 = zext i5 %add_ln26_46 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1609 'zext' 'zext_ln26_129' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1610 [1/1] (1.63ns)   --->   "%add_ln26_119 = add i12 %zext_ln26_129, %sext_ln26_42" [conv_1/conv_1.cpp:26]   --->   Operation 1610 'add' 'add_ln26_119' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i12 %add_ln26_119 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1611 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i12 %add_ln26_119 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1612 'trunc' 'trunc_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1613 [1/1] (0.00ns)   --->   "%p_shl29_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1613 'bitconcatenate' 'p_shl29_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1614 [1/1] (1.67ns)   --->   "%sub_ln26_61 = sub i13 %p_shl29_cast, %sext_ln26_46" [conv_1/conv_1.cpp:26]   --->   Operation 1614 'sub' 'sub_ln26_61' <Predicate = (!icmp_ln21_14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1615 [1/1] (1.76ns)   --->   "br label %61" [conv_1/conv_1.cpp:24]   --->   Operation 1615 'br' <Predicate = (!icmp_ln21_14)> <Delay = 1.76>
ST_103 : Operation 1616 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_74) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1616 'specregionend' 'empty_91' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_103 : Operation 1617 [1/1] (0.00ns)   --->   "br label %59" [conv_1/conv_1.cpp:18]   --->   Operation 1617 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 104 <SV = 33> <Delay = 5.07>
ST_104 : Operation 1618 [1/1] (0.00ns)   --->   "%w_sum_2_14 = phi float [ %w_sum_1_14, %W_Col_Loop_begin14 ], [ %w_sum_3_13, %62 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1618 'phi' 'w_sum_2_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1619 [1/1] (0.00ns)   --->   "%ch_0_14 = phi i2 [ 0, %W_Col_Loop_begin14 ], [ %add_ln24_14, %62 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1619 'phi' 'ch_0_14' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1620 [1/1] (0.95ns)   --->   "%icmp_ln24_14 = icmp eq i2 %ch_0_14, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1620 'icmp' 'icmp_ln24_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1621 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1621 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1622 [1/1] (1.56ns)   --->   "%add_ln24_14 = add i2 %ch_0_14, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1622 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_14, label %W_Col_Loop_end14, label %62" [conv_1/conv_1.cpp:24]   --->   Operation 1623 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln26_139 = zext i2 %ch_0_14 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1624 'zext' 'zext_ln26_139' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln26_140 = zext i2 %ch_0_14 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1625 'zext' 'zext_ln26_140' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1626 [1/1] (1.82ns)   --->   "%add_ln26_124 = add i6 %sub_ln26_60, %zext_ln26_140" [conv_1/conv_1.cpp:26]   --->   Operation 1626 'add' 'add_ln26_124' <Predicate = (!icmp_ln24_14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln26_141 = zext i6 %add_ln26_124 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1627 'zext' 'zext_ln26_141' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1628 [1/1] (0.00ns)   --->   "%conv_1_weights_14_ad = getelementptr [27 x float]* @conv_1_weights_14, i64 0, i64 %zext_ln26_141" [conv_1/conv_1.cpp:26]   --->   Operation 1628 'getelementptr' 'conv_1_weights_14_ad' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1629 [1/1] (1.67ns)   --->   "%add_ln26_125 = add i13 %sub_ln26_61, %zext_ln26_139" [conv_1/conv_1.cpp:26]   --->   Operation 1629 'add' 'add_ln26_125' <Predicate = (!icmp_ln24_14)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln26_142 = zext i13 %add_ln26_125 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1630 'zext' 'zext_ln26_142' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1631 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_142" [conv_1/conv_1.cpp:26]   --->   Operation 1631 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1632 [2/2] (3.25ns)   --->   "%conv_1_weights_14_lo = load float* %conv_1_weights_14_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1632 'load' 'conv_1_weights_14_lo' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_104 : Operation 1633 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1633 'load' 'conv_input_load_14' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_104 : Operation 1634 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_78) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1634 'specregionend' 'empty_93' <Predicate = (icmp_ln24_14)> <Delay = 0.00>
ST_104 : Operation 1635 [1/1] (0.00ns)   --->   "br label %60" [conv_1/conv_1.cpp:21]   --->   Operation 1635 'br' <Predicate = (icmp_ln24_14)> <Delay = 0.00>

State 105 <SV = 34> <Delay = 15.6>
ST_105 : Operation 1636 [1/2] (3.25ns)   --->   "%conv_1_weights_14_lo = load float* %conv_1_weights_14_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1636 'load' 'conv_1_weights_14_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_105 : Operation 1637 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1637 'load' 'conv_input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_105 : Operation 1638 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_14_lo, %conv_input_load_14" [conv_1/conv_1.cpp:26]   --->   Operation 1638 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 35> <Delay = 34.9>
ST_106 : Operation 1639 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_1_weights_14_lo, %conv_input_load_14" [conv_1/conv_1.cpp:26]   --->   Operation 1639 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1640 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv_1/conv_1.cpp:26]   --->   Operation 1640 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 36> <Delay = 22.5>
ST_107 : Operation 1641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1641 'specloopname' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1642 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv_1/conv_1.cpp:26]   --->   Operation 1642 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1643 [1/1] (0.00ns)   --->   "br label %61" [conv_1/conv_1.cpp:24]   --->   Operation 1643 'br' <Predicate = true> <Delay = 0.00>

State 108 <SV = 32> <Delay = 33.5>
ST_108 : Operation 1644 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1644 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1645 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1645 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1646 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1647 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1648 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_71, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1648 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1649 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1649 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv_1/conv_1.cpp:34]   --->   Operation 1650 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1651 [1/1] (6.78ns)   --->   "%tmp_72 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1651 'fcmp' 'tmp_72' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_72" [conv_1/conv_1.cpp:34]   --->   Operation 1652 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1653 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1653 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1654 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1654 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_108 : Operation 1655 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_68) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1655 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1656 [1/1] (1.76ns)   --->   "br label %63" [conv_1/conv_1.cpp:18]   --->   Operation 1656 'br' <Predicate = true> <Delay = 1.76>

State 109 <SV = 33> <Delay = 22.5>
ST_109 : Operation 1657 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop14 ], [ %add_ln18_15, %W_Row_Loop_end15 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1657 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1658 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop14 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1658 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1659 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1660 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1660 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1661 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1661 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1662 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1662 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1663 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop15, label %W_Row_Loop_begin15" [conv_1/conv_1.cpp:18]   --->   Operation 1663 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1664 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1665 'specregionbegin' 'tmp_77' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_207 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1666 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i4 %tmp_207 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1667 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1668 [1/1] (1.73ns)   --->   "%sub_ln26_58 = sub i5 %zext_ln26_125, %zext_ln18_15" [conv_1/conv_1.cpp:26]   --->   Operation 1668 'sub' 'sub_ln26_58' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i5 %sub_ln26_58 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1669 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1670 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_15, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1670 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_208 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1671 'bitconcatenate' 'tmp_208' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i10 %tmp_208 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1672 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_209 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1673 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i7 %tmp_209 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1674 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1675 [1/1] (1.73ns)   --->   "%sub_ln26_59 = sub i11 %zext_ln26_126, %zext_ln26_127" [conv_1/conv_1.cpp:26]   --->   Operation 1675 'sub' 'sub_ln26_59' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i11 %sub_ln26_59 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1676 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_109 : Operation 1677 [1/1] (1.76ns)   --->   "br label %64" [conv_1/conv_1.cpp:21]   --->   Operation 1677 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_109 : Operation 1678 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1678 'fadd' 'w_sum_15' <Predicate = (icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1679 'specregionbegin' 'tmp_76' <Predicate = (icmp_ln18_15)> <Delay = 0.00>

State 110 <SV = 34> <Delay = 5.09>
ST_110 : Operation 1680 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_2_15, %W_Col_Loop_end15 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1680 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1681 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_15, %W_Col_Loop_end15 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1681 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_15 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1682 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1683 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1683 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1684 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1684 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1685 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_15, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1685 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1686 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %W_Col_Loop_begin15" [conv_1/conv_1.cpp:21]   --->   Operation 1686 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1687 'specloopname' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1688 'specregionbegin' 'tmp_81' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln26_137 = zext i2 %wc_0_15 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1689 'zext' 'zext_ln26_137' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1690 [1/1] (1.78ns)   --->   "%add_ln26_122 = add i6 %zext_ln26_137, %sext_ln26_44" [conv_1/conv_1.cpp:26]   --->   Operation 1690 'add' 'add_ln26_122' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_64)   --->   "%shl_ln26_15 = shl i6 %add_ln26_122, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1691 'shl' 'shl_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1692 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_64 = sub i6 %shl_ln26_15, %add_ln26_122" [conv_1/conv_1.cpp:26]   --->   Operation 1692 'sub' 'sub_ln26_64' <Predicate = (!icmp_ln21_15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1693 [1/1] (1.78ns)   --->   "%add_ln26_47 = add i5 %c_0, %zext_ln21_15" [conv_1/conv_1.cpp:26]   --->   Operation 1693 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln26_138 = zext i5 %add_ln26_47 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1694 'zext' 'zext_ln26_138' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1695 [1/1] (1.63ns)   --->   "%add_ln26_123 = add i12 %zext_ln26_138, %sext_ln26_45" [conv_1/conv_1.cpp:26]   --->   Operation 1695 'add' 'add_ln26_123' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i12 %add_ln26_123 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1696 'sext' 'sext_ln26_49' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = trunc i12 %add_ln26_123 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1697 'trunc' 'trunc_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1698 [1/1] (0.00ns)   --->   "%p_shl31_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_15, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1698 'bitconcatenate' 'p_shl31_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1699 [1/1] (1.67ns)   --->   "%sub_ln26_65 = sub i13 %p_shl31_cast, %sext_ln26_49" [conv_1/conv_1.cpp:26]   --->   Operation 1699 'sub' 'sub_ln26_65' <Predicate = (!icmp_ln21_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1700 [1/1] (1.76ns)   --->   "br label %65" [conv_1/conv_1.cpp:24]   --->   Operation 1700 'br' <Predicate = (!icmp_ln21_15)> <Delay = 1.76>
ST_110 : Operation 1701 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_77) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1701 'specregionend' 'empty_97' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_110 : Operation 1702 [1/1] (0.00ns)   --->   "br label %63" [conv_1/conv_1.cpp:18]   --->   Operation 1702 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 111 <SV = 35> <Delay = 5.07>
ST_111 : Operation 1703 [1/1] (0.00ns)   --->   "%w_sum_2_15 = phi float [ %w_sum_1_15, %W_Col_Loop_begin15 ], [ %w_sum_3_14, %66 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1703 'phi' 'w_sum_2_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1704 [1/1] (0.00ns)   --->   "%ch_0_15 = phi i2 [ 0, %W_Col_Loop_begin15 ], [ %add_ln24_15, %66 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1704 'phi' 'ch_0_15' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1705 [1/1] (0.95ns)   --->   "%icmp_ln24_15 = icmp eq i2 %ch_0_15, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1705 'icmp' 'icmp_ln24_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1706 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1706 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1707 [1/1] (1.56ns)   --->   "%add_ln24_15 = add i2 %ch_0_15, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1707 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1708 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_15, label %W_Col_Loop_end15, label %66" [conv_1/conv_1.cpp:24]   --->   Operation 1708 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln26_148 = zext i2 %ch_0_15 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1709 'zext' 'zext_ln26_148' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln26_149 = zext i2 %ch_0_15 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1710 'zext' 'zext_ln26_149' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1711 [1/1] (1.82ns)   --->   "%add_ln26_128 = add i6 %sub_ln26_64, %zext_ln26_149" [conv_1/conv_1.cpp:26]   --->   Operation 1711 'add' 'add_ln26_128' <Predicate = (!icmp_ln24_15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln26_150 = zext i6 %add_ln26_128 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1712 'zext' 'zext_ln26_150' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1713 [1/1] (0.00ns)   --->   "%conv_1_weights_15_ad = getelementptr [27 x float]* @conv_1_weights_15, i64 0, i64 %zext_ln26_150" [conv_1/conv_1.cpp:26]   --->   Operation 1713 'getelementptr' 'conv_1_weights_15_ad' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1714 [1/1] (1.67ns)   --->   "%add_ln26_129 = add i13 %sub_ln26_65, %zext_ln26_148" [conv_1/conv_1.cpp:26]   --->   Operation 1714 'add' 'add_ln26_129' <Predicate = (!icmp_ln24_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln26_151 = zext i13 %add_ln26_129 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1715 'zext' 'zext_ln26_151' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1716 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_151" [conv_1/conv_1.cpp:26]   --->   Operation 1716 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1717 [2/2] (3.25ns)   --->   "%conv_1_weights_15_lo = load float* %conv_1_weights_15_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1717 'load' 'conv_1_weights_15_lo' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_111 : Operation 1718 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1718 'load' 'conv_input_load_15' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_111 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_81) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1719 'specregionend' 'empty_99' <Predicate = (icmp_ln24_15)> <Delay = 0.00>
ST_111 : Operation 1720 [1/1] (0.00ns)   --->   "br label %64" [conv_1/conv_1.cpp:21]   --->   Operation 1720 'br' <Predicate = (icmp_ln24_15)> <Delay = 0.00>

State 112 <SV = 36> <Delay = 15.6>
ST_112 : Operation 1721 [1/2] (3.25ns)   --->   "%conv_1_weights_15_lo = load float* %conv_1_weights_15_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1721 'load' 'conv_1_weights_15_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_112 : Operation 1722 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1722 'load' 'conv_input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_112 : Operation 1723 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_15_lo, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 1723 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 37> <Delay = 34.9>
ST_113 : Operation 1724 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_1_weights_15_lo, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 1724 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1725 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv_1/conv_1.cpp:26]   --->   Operation 1725 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 38> <Delay = 22.5>
ST_114 : Operation 1726 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1726 'specloopname' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1727 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv_1/conv_1.cpp:26]   --->   Operation 1727 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1728 [1/1] (0.00ns)   --->   "br label %65" [conv_1/conv_1.cpp:24]   --->   Operation 1728 'br' <Predicate = true> <Delay = 0.00>

State 115 <SV = 34> <Delay = 33.5>
ST_115 : Operation 1729 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1729 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1730 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1730 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1731 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1732 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1733 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_110, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1733 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1734 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1734 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv_1/conv_1.cpp:34]   --->   Operation 1735 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1736 [1/1] (6.78ns)   --->   "%tmp_128 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1736 'fcmp' 'tmp_128' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_128" [conv_1/conv_1.cpp:34]   --->   Operation 1737 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1738 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1738 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1739 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_115 : Operation 1740 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_73) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1740 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1741 [1/1] (1.76ns)   --->   "br label %67" [conv_1/conv_1.cpp:18]   --->   Operation 1741 'br' <Predicate = true> <Delay = 1.76>

State 116 <SV = 35> <Delay = 22.5>
ST_116 : Operation 1742 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop15 ], [ %add_ln18_16, %W_Row_Loop_end16 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1742 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1743 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop15 ], [ %w_sum_1_16, %W_Row_Loop_end16 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1743 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_16 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1744 'zext' 'zext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1745 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1745 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1746 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1746 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1747 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_16, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1747 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1748 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop16, label %W_Row_Loop_begin16" [conv_1/conv_1.cpp:18]   --->   Operation 1748 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1749 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1749 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1750 'specregionbegin' 'tmp_80' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_210 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1751 'bitconcatenate' 'tmp_210' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln26_134 = zext i4 %tmp_210 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1752 'zext' 'zext_ln26_134' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1753 [1/1] (1.73ns)   --->   "%sub_ln26_62 = sub i5 %zext_ln26_134, %zext_ln18_16" [conv_1/conv_1.cpp:26]   --->   Operation 1753 'sub' 'sub_ln26_62' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i5 %sub_ln26_62 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1754 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1755 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln18_16, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1755 'add' 'add_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_211 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_16, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1756 'bitconcatenate' 'tmp_211' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln26_135 = zext i10 %tmp_211 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1757 'zext' 'zext_ln26_135' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_212 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1758 'bitconcatenate' 'tmp_212' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln26_136 = zext i7 %tmp_212 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1759 'zext' 'zext_ln26_136' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1760 [1/1] (1.73ns)   --->   "%sub_ln26_63 = sub i11 %zext_ln26_135, %zext_ln26_136" [conv_1/conv_1.cpp:26]   --->   Operation 1760 'sub' 'sub_ln26_63' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i11 %sub_ln26_63 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1761 'sext' 'sext_ln26_48' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_116 : Operation 1762 [1/1] (1.76ns)   --->   "br label %68" [conv_1/conv_1.cpp:21]   --->   Operation 1762 'br' <Predicate = (!icmp_ln18_16)> <Delay = 1.76>
ST_116 : Operation 1763 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1763 'fadd' 'w_sum_16' <Predicate = (icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1764 'specregionbegin' 'tmp_79' <Predicate = (icmp_ln18_16)> <Delay = 0.00>

State 117 <SV = 36> <Delay = 5.09>
ST_117 : Operation 1765 [1/1] (0.00ns)   --->   "%w_sum_1_16 = phi float [ %w_sum_0_16, %W_Row_Loop_begin16 ], [ %w_sum_2_16, %W_Col_Loop_end16 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1765 'phi' 'w_sum_1_16' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1766 [1/1] (0.00ns)   --->   "%wc_0_16 = phi i2 [ 0, %W_Row_Loop_begin16 ], [ %add_ln21_16, %W_Col_Loop_end16 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1766 'phi' 'wc_0_16' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i2 %wc_0_16 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1767 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1768 [1/1] (0.95ns)   --->   "%icmp_ln21_16 = icmp eq i2 %wc_0_16, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1768 'icmp' 'icmp_ln21_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1769 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1769 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1770 [1/1] (1.56ns)   --->   "%add_ln21_16 = add i2 %wc_0_16, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1770 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1771 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_16, label %W_Row_Loop_end16, label %W_Col_Loop_begin16" [conv_1/conv_1.cpp:21]   --->   Operation 1771 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1772 'specloopname' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1773 'specregionbegin' 'tmp_84' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln26_146 = zext i2 %wc_0_16 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1774 'zext' 'zext_ln26_146' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1775 [1/1] (1.78ns)   --->   "%add_ln26_126 = add i6 %zext_ln26_146, %sext_ln26_47" [conv_1/conv_1.cpp:26]   --->   Operation 1775 'add' 'add_ln26_126' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_68)   --->   "%shl_ln26_16 = shl i6 %add_ln26_126, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1776 'shl' 'shl_ln26_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1777 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_68 = sub i6 %shl_ln26_16, %add_ln26_126" [conv_1/conv_1.cpp:26]   --->   Operation 1777 'sub' 'sub_ln26_68' <Predicate = (!icmp_ln21_16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1778 [1/1] (1.78ns)   --->   "%add_ln26_48 = add i5 %c_0, %zext_ln21_16" [conv_1/conv_1.cpp:26]   --->   Operation 1778 'add' 'add_ln26_48' <Predicate = (!icmp_ln21_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln26_147 = zext i5 %add_ln26_48 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1779 'zext' 'zext_ln26_147' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1780 [1/1] (1.63ns)   --->   "%add_ln26_127 = add i12 %zext_ln26_147, %sext_ln26_48" [conv_1/conv_1.cpp:26]   --->   Operation 1780 'add' 'add_ln26_127' <Predicate = (!icmp_ln21_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i12 %add_ln26_127 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1781 'sext' 'sext_ln26_52' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1782 [1/1] (0.00ns)   --->   "%trunc_ln26_16 = trunc i12 %add_ln26_127 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1782 'trunc' 'trunc_ln26_16' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1783 [1/1] (0.00ns)   --->   "%p_shl33_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_16, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1783 'bitconcatenate' 'p_shl33_cast' <Predicate = (!icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1784 [1/1] (1.67ns)   --->   "%sub_ln26_69 = sub i13 %p_shl33_cast, %sext_ln26_52" [conv_1/conv_1.cpp:26]   --->   Operation 1784 'sub' 'sub_ln26_69' <Predicate = (!icmp_ln21_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1785 [1/1] (1.76ns)   --->   "br label %69" [conv_1/conv_1.cpp:24]   --->   Operation 1785 'br' <Predicate = (!icmp_ln21_16)> <Delay = 1.76>
ST_117 : Operation 1786 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_80) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1786 'specregionend' 'empty_103' <Predicate = (icmp_ln21_16)> <Delay = 0.00>
ST_117 : Operation 1787 [1/1] (0.00ns)   --->   "br label %67" [conv_1/conv_1.cpp:18]   --->   Operation 1787 'br' <Predicate = (icmp_ln21_16)> <Delay = 0.00>

State 118 <SV = 37> <Delay = 5.07>
ST_118 : Operation 1788 [1/1] (0.00ns)   --->   "%w_sum_2_16 = phi float [ %w_sum_1_16, %W_Col_Loop_begin16 ], [ %w_sum_3_15, %70 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1788 'phi' 'w_sum_2_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1789 [1/1] (0.00ns)   --->   "%ch_0_16 = phi i2 [ 0, %W_Col_Loop_begin16 ], [ %add_ln24_16, %70 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1789 'phi' 'ch_0_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1790 [1/1] (0.95ns)   --->   "%icmp_ln24_16 = icmp eq i2 %ch_0_16, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1790 'icmp' 'icmp_ln24_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1791 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1791 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1792 [1/1] (1.56ns)   --->   "%add_ln24_16 = add i2 %ch_0_16, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1792 'add' 'add_ln24_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1793 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_16, label %W_Col_Loop_end16, label %70" [conv_1/conv_1.cpp:24]   --->   Operation 1793 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln26_157 = zext i2 %ch_0_16 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1794 'zext' 'zext_ln26_157' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln26_158 = zext i2 %ch_0_16 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1795 'zext' 'zext_ln26_158' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1796 [1/1] (1.82ns)   --->   "%add_ln26_132 = add i6 %sub_ln26_68, %zext_ln26_158" [conv_1/conv_1.cpp:26]   --->   Operation 1796 'add' 'add_ln26_132' <Predicate = (!icmp_ln24_16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln26_159 = zext i6 %add_ln26_132 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1797 'zext' 'zext_ln26_159' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1798 [1/1] (0.00ns)   --->   "%conv_1_weights_16_ad = getelementptr [27 x float]* @conv_1_weights_16, i64 0, i64 %zext_ln26_159" [conv_1/conv_1.cpp:26]   --->   Operation 1798 'getelementptr' 'conv_1_weights_16_ad' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1799 [1/1] (1.67ns)   --->   "%add_ln26_133 = add i13 %sub_ln26_69, %zext_ln26_157" [conv_1/conv_1.cpp:26]   --->   Operation 1799 'add' 'add_ln26_133' <Predicate = (!icmp_ln24_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln26_160 = zext i13 %add_ln26_133 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1800 'zext' 'zext_ln26_160' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1801 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_160" [conv_1/conv_1.cpp:26]   --->   Operation 1801 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1802 [2/2] (3.25ns)   --->   "%conv_1_weights_16_lo = load float* %conv_1_weights_16_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1802 'load' 'conv_1_weights_16_lo' <Predicate = (!icmp_ln24_16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_118 : Operation 1803 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1803 'load' 'conv_input_load_16' <Predicate = (!icmp_ln24_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_118 : Operation 1804 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_84) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1804 'specregionend' 'empty_105' <Predicate = (icmp_ln24_16)> <Delay = 0.00>
ST_118 : Operation 1805 [1/1] (0.00ns)   --->   "br label %68" [conv_1/conv_1.cpp:21]   --->   Operation 1805 'br' <Predicate = (icmp_ln24_16)> <Delay = 0.00>

State 119 <SV = 38> <Delay = 15.6>
ST_119 : Operation 1806 [1/2] (3.25ns)   --->   "%conv_1_weights_16_lo = load float* %conv_1_weights_16_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 1806 'load' 'conv_1_weights_16_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_119 : Operation 1807 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1807 'load' 'conv_input_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_119 : Operation 1808 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_16_lo, %conv_input_load_16" [conv_1/conv_1.cpp:26]   --->   Operation 1808 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 39> <Delay = 34.9>
ST_120 : Operation 1809 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %conv_1_weights_16_lo, %conv_input_load_16" [conv_1/conv_1.cpp:26]   --->   Operation 1809 'fmul' 'tmp_1_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1810 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_2_16, %tmp_1_15" [conv_1/conv_1.cpp:26]   --->   Operation 1810 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 40> <Delay = 22.5>
ST_121 : Operation 1811 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1811 'specloopname' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1812 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_2_16, %tmp_1_15" [conv_1/conv_1.cpp:26]   --->   Operation 1812 'fadd' 'w_sum_3_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1813 [1/1] (0.00ns)   --->   "br label %69" [conv_1/conv_1.cpp:24]   --->   Operation 1813 'br' <Predicate = true> <Delay = 0.00>

State 122 <SV = 36> <Delay = 33.5>
ST_122 : Operation 1814 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 1814 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1815 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1815 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1816 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1817 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1818 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_129, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1818 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1819 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1819 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv_1/conv_1.cpp:34]   --->   Operation 1820 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1821 [1/1] (6.78ns)   --->   "%tmp_130 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1821 'fcmp' 'tmp_130' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_130" [conv_1/conv_1.cpp:34]   --->   Operation 1822 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1823 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1823 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1824 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_122 : Operation 1825 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_76) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1825 'specregionend' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1826 [1/1] (1.76ns)   --->   "br label %71" [conv_1/conv_1.cpp:18]   --->   Operation 1826 'br' <Predicate = true> <Delay = 1.76>

State 123 <SV = 37> <Delay = 22.5>
ST_123 : Operation 1827 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop16 ], [ %add_ln18_17, %W_Row_Loop_end17 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1827 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1828 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop16 ], [ %w_sum_1_17, %W_Row_Loop_end17 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1828 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_17 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1829 'zext' 'zext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1830 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1830 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1831 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1831 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1832 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_17, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1832 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1833 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop17, label %W_Row_Loop_begin17" [conv_1/conv_1.cpp:18]   --->   Operation 1833 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1834 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1834 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1835 'specregionbegin' 'tmp_83' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_213 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1836 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln26_143 = zext i4 %tmp_213 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1837 'zext' 'zext_ln26_143' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1838 [1/1] (1.73ns)   --->   "%sub_ln26_66 = sub i5 %zext_ln26_143, %zext_ln18_17" [conv_1/conv_1.cpp:26]   --->   Operation 1838 'sub' 'sub_ln26_66' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i5 %sub_ln26_66 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1839 'sext' 'sext_ln26_50' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1840 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_17, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1840 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_214 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1841 'bitconcatenate' 'tmp_214' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln26_144 = zext i10 %tmp_214 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1842 'zext' 'zext_ln26_144' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_215 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1843 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln26_145 = zext i7 %tmp_215 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1844 'zext' 'zext_ln26_145' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1845 [1/1] (1.73ns)   --->   "%sub_ln26_67 = sub i11 %zext_ln26_144, %zext_ln26_145" [conv_1/conv_1.cpp:26]   --->   Operation 1845 'sub' 'sub_ln26_67' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i11 %sub_ln26_67 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1846 'sext' 'sext_ln26_51' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_123 : Operation 1847 [1/1] (1.76ns)   --->   "br label %72" [conv_1/conv_1.cpp:21]   --->   Operation 1847 'br' <Predicate = (!icmp_ln18_17)> <Delay = 1.76>
ST_123 : Operation 1848 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv_1/conv_1.cpp:31]   --->   Operation 1848 'fadd' 'w_sum_17' <Predicate = (icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1849 'specregionbegin' 'tmp_82' <Predicate = (icmp_ln18_17)> <Delay = 0.00>

State 124 <SV = 38> <Delay = 5.09>
ST_124 : Operation 1850 [1/1] (0.00ns)   --->   "%w_sum_1_17 = phi float [ %w_sum_0_17, %W_Row_Loop_begin17 ], [ %w_sum_2_17, %W_Col_Loop_end17 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1850 'phi' 'w_sum_1_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1851 [1/1] (0.00ns)   --->   "%wc_0_17 = phi i2 [ 0, %W_Row_Loop_begin17 ], [ %add_ln21_17, %W_Col_Loop_end17 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1851 'phi' 'wc_0_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i2 %wc_0_17 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1852 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1853 [1/1] (0.95ns)   --->   "%icmp_ln21_17 = icmp eq i2 %wc_0_17, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1853 'icmp' 'icmp_ln21_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1854 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1854 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1855 [1/1] (1.56ns)   --->   "%add_ln21_17 = add i2 %wc_0_17, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1855 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1856 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_17, label %W_Row_Loop_end17, label %W_Col_Loop_begin17" [conv_1/conv_1.cpp:21]   --->   Operation 1856 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1857 'specloopname' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1858 'specregionbegin' 'tmp_87' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln26_155 = zext i2 %wc_0_17 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1859 'zext' 'zext_ln26_155' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1860 [1/1] (1.78ns)   --->   "%add_ln26_130 = add i6 %zext_ln26_155, %sext_ln26_50" [conv_1/conv_1.cpp:26]   --->   Operation 1860 'add' 'add_ln26_130' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_72)   --->   "%shl_ln26_17 = shl i6 %add_ln26_130, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1861 'shl' 'shl_ln26_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1862 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_72 = sub i6 %shl_ln26_17, %add_ln26_130" [conv_1/conv_1.cpp:26]   --->   Operation 1862 'sub' 'sub_ln26_72' <Predicate = (!icmp_ln21_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1863 [1/1] (1.78ns)   --->   "%add_ln26_49 = add i5 %c_0, %zext_ln21_17" [conv_1/conv_1.cpp:26]   --->   Operation 1863 'add' 'add_ln26_49' <Predicate = (!icmp_ln21_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln26_156 = zext i5 %add_ln26_49 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1864 'zext' 'zext_ln26_156' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1865 [1/1] (1.63ns)   --->   "%add_ln26_131 = add i12 %zext_ln26_156, %sext_ln26_51" [conv_1/conv_1.cpp:26]   --->   Operation 1865 'add' 'add_ln26_131' <Predicate = (!icmp_ln21_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i12 %add_ln26_131 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1866 'sext' 'sext_ln26_55' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln26_17 = trunc i12 %add_ln26_131 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1867 'trunc' 'trunc_ln26_17' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1868 [1/1] (0.00ns)   --->   "%p_shl35_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_17, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1868 'bitconcatenate' 'p_shl35_cast' <Predicate = (!icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1869 [1/1] (1.67ns)   --->   "%sub_ln26_73 = sub i13 %p_shl35_cast, %sext_ln26_55" [conv_1/conv_1.cpp:26]   --->   Operation 1869 'sub' 'sub_ln26_73' <Predicate = (!icmp_ln21_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1870 [1/1] (1.76ns)   --->   "br label %73" [conv_1/conv_1.cpp:24]   --->   Operation 1870 'br' <Predicate = (!icmp_ln21_17)> <Delay = 1.76>
ST_124 : Operation 1871 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_83) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1871 'specregionend' 'empty_109' <Predicate = (icmp_ln21_17)> <Delay = 0.00>
ST_124 : Operation 1872 [1/1] (0.00ns)   --->   "br label %71" [conv_1/conv_1.cpp:18]   --->   Operation 1872 'br' <Predicate = (icmp_ln21_17)> <Delay = 0.00>

State 125 <SV = 39> <Delay = 5.07>
ST_125 : Operation 1873 [1/1] (0.00ns)   --->   "%w_sum_2_17 = phi float [ %w_sum_1_17, %W_Col_Loop_begin17 ], [ %w_sum_3_16, %74 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1873 'phi' 'w_sum_2_17' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1874 [1/1] (0.00ns)   --->   "%ch_0_17 = phi i2 [ 0, %W_Col_Loop_begin17 ], [ %add_ln24_17, %74 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1874 'phi' 'ch_0_17' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1875 [1/1] (0.95ns)   --->   "%icmp_ln24_17 = icmp eq i2 %ch_0_17, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1875 'icmp' 'icmp_ln24_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1876 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1876 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1877 [1/1] (1.56ns)   --->   "%add_ln24_17 = add i2 %ch_0_17, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1877 'add' 'add_ln24_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1878 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_17, label %W_Col_Loop_end17, label %74" [conv_1/conv_1.cpp:24]   --->   Operation 1878 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln26_166 = zext i2 %ch_0_17 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1879 'zext' 'zext_ln26_166' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln26_167 = zext i2 %ch_0_17 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1880 'zext' 'zext_ln26_167' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1881 [1/1] (1.82ns)   --->   "%add_ln26_136 = add i6 %sub_ln26_72, %zext_ln26_167" [conv_1/conv_1.cpp:26]   --->   Operation 1881 'add' 'add_ln26_136' <Predicate = (!icmp_ln24_17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln26_168 = zext i6 %add_ln26_136 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1882 'zext' 'zext_ln26_168' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1883 [1/1] (0.00ns)   --->   "%conv_1_weights_17_ad = getelementptr [27 x float]* @conv_1_weights_17, i64 0, i64 %zext_ln26_168" [conv_1/conv_1.cpp:26]   --->   Operation 1883 'getelementptr' 'conv_1_weights_17_ad' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1884 [1/1] (1.67ns)   --->   "%add_ln26_137 = add i13 %sub_ln26_73, %zext_ln26_166" [conv_1/conv_1.cpp:26]   --->   Operation 1884 'add' 'add_ln26_137' <Predicate = (!icmp_ln24_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln26_169 = zext i13 %add_ln26_137 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1885 'zext' 'zext_ln26_169' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1886 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_169" [conv_1/conv_1.cpp:26]   --->   Operation 1886 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1887 [2/2] (3.25ns)   --->   "%conv_1_weights_17_lo = load float* %conv_1_weights_17_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1887 'load' 'conv_1_weights_17_lo' <Predicate = (!icmp_ln24_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_125 : Operation 1888 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1888 'load' 'conv_input_load_17' <Predicate = (!icmp_ln24_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_125 : Operation 1889 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_87) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1889 'specregionend' 'empty_111' <Predicate = (icmp_ln24_17)> <Delay = 0.00>
ST_125 : Operation 1890 [1/1] (0.00ns)   --->   "br label %72" [conv_1/conv_1.cpp:21]   --->   Operation 1890 'br' <Predicate = (icmp_ln24_17)> <Delay = 0.00>

State 126 <SV = 40> <Delay = 15.6>
ST_126 : Operation 1891 [1/2] (3.25ns)   --->   "%conv_1_weights_17_lo = load float* %conv_1_weights_17_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1891 'load' 'conv_1_weights_17_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_126 : Operation 1892 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1892 'load' 'conv_input_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_126 : Operation 1893 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_17_lo, %conv_input_load_17" [conv_1/conv_1.cpp:26]   --->   Operation 1893 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 41> <Delay = 34.9>
ST_127 : Operation 1894 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %conv_1_weights_17_lo, %conv_input_load_17" [conv_1/conv_1.cpp:26]   --->   Operation 1894 'fmul' 'tmp_1_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1895 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_2_17, %tmp_1_16" [conv_1/conv_1.cpp:26]   --->   Operation 1895 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 42> <Delay = 22.5>
ST_128 : Operation 1896 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1896 'specloopname' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1897 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_2_17, %tmp_1_16" [conv_1/conv_1.cpp:26]   --->   Operation 1897 'fadd' 'w_sum_3_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1898 [1/1] (0.00ns)   --->   "br label %73" [conv_1/conv_1.cpp:24]   --->   Operation 1898 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 38> <Delay = 33.5>
ST_129 : Operation 1899 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv_1/conv_1.cpp:31]   --->   Operation 1899 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1900 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1900 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1901 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1902 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1903 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_131, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1903 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1904 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1904 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv_1/conv_1.cpp:34]   --->   Operation 1905 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1906 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1906 'fcmp' 'tmp_132' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_132" [conv_1/conv_1.cpp:34]   --->   Operation 1907 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1908 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1908 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1909 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1909 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_129 : Operation 1910 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_79) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1910 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1911 [1/1] (1.76ns)   --->   "br label %75" [conv_1/conv_1.cpp:18]   --->   Operation 1911 'br' <Predicate = true> <Delay = 1.76>

State 130 <SV = 39> <Delay = 22.5>
ST_130 : Operation 1912 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop17 ], [ %add_ln18_18, %W_Row_Loop_end18 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1912 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1913 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop17 ], [ %w_sum_1_18, %W_Row_Loop_end18 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1913 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %wr_0_18 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1914 'zext' 'zext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1915 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv_1/conv_1.cpp:18]   --->   Operation 1915 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1916 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1916 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1917 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_18, 1" [conv_1/conv_1.cpp:18]   --->   Operation 1917 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1918 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop18, label %W_Row_Loop_begin18" [conv_1/conv_1.cpp:18]   --->   Operation 1918 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1919 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 1920 'specregionbegin' 'tmp_86' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_216 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1921 'bitconcatenate' 'tmp_216' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln26_152 = zext i4 %tmp_216 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 1922 'zext' 'zext_ln26_152' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1923 [1/1] (1.73ns)   --->   "%sub_ln26_70 = sub i5 %zext_ln26_152, %zext_ln18_18" [conv_1/conv_1.cpp:26]   --->   Operation 1923 'sub' 'sub_ln26_70' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i5 %sub_ln26_70 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1924 'sext' 'sext_ln26_53' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1925 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 1925 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_217 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1926 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln26_153 = zext i10 %tmp_217 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1927 'zext' 'zext_ln26_153' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_218 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1928 'bitconcatenate' 'tmp_218' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln26_154 = zext i7 %tmp_218 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1929 'zext' 'zext_ln26_154' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1930 [1/1] (1.73ns)   --->   "%sub_ln26_71 = sub i11 %zext_ln26_153, %zext_ln26_154" [conv_1/conv_1.cpp:26]   --->   Operation 1930 'sub' 'sub_ln26_71' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i11 %sub_ln26_71 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1931 'sext' 'sext_ln26_54' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_130 : Operation 1932 [1/1] (1.76ns)   --->   "br label %76" [conv_1/conv_1.cpp:21]   --->   Operation 1932 'br' <Predicate = (!icmp_ln18_18)> <Delay = 1.76>
ST_130 : Operation 1933 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv_1/conv_1.cpp:31]   --->   Operation 1933 'fadd' 'w_sum_18' <Predicate = (icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 1934 'specregionbegin' 'tmp_85' <Predicate = (icmp_ln18_18)> <Delay = 0.00>

State 131 <SV = 40> <Delay = 5.09>
ST_131 : Operation 1935 [1/1] (0.00ns)   --->   "%w_sum_1_18 = phi float [ %w_sum_0_18, %W_Row_Loop_begin18 ], [ %w_sum_2_18, %W_Col_Loop_end18 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1935 'phi' 'w_sum_1_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1936 [1/1] (0.00ns)   --->   "%wc_0_18 = phi i2 [ 0, %W_Row_Loop_begin18 ], [ %add_ln21_18, %W_Col_Loop_end18 ]" [conv_1/conv_1.cpp:21]   --->   Operation 1936 'phi' 'wc_0_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i2 %wc_0_18 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 1937 'zext' 'zext_ln21_18' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1938 [1/1] (0.95ns)   --->   "%icmp_ln21_18 = icmp eq i2 %wc_0_18, -1" [conv_1/conv_1.cpp:21]   --->   Operation 1938 'icmp' 'icmp_ln21_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1939 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1939 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1940 [1/1] (1.56ns)   --->   "%add_ln21_18 = add i2 %wc_0_18, 1" [conv_1/conv_1.cpp:21]   --->   Operation 1940 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1941 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_18, label %W_Row_Loop_end18, label %W_Col_Loop_begin18" [conv_1/conv_1.cpp:21]   --->   Operation 1941 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1942 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1942 'specloopname' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 1943 'specregionbegin' 'tmp_90' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln26_164 = zext i2 %wc_0_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1944 'zext' 'zext_ln26_164' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1945 [1/1] (1.78ns)   --->   "%add_ln26_134 = add i6 %zext_ln26_164, %sext_ln26_53" [conv_1/conv_1.cpp:26]   --->   Operation 1945 'add' 'add_ln26_134' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_76)   --->   "%shl_ln26_18 = shl i6 %add_ln26_134, 2" [conv_1/conv_1.cpp:26]   --->   Operation 1946 'shl' 'shl_ln26_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1947 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_76 = sub i6 %shl_ln26_18, %add_ln26_134" [conv_1/conv_1.cpp:26]   --->   Operation 1947 'sub' 'sub_ln26_76' <Predicate = (!icmp_ln21_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1948 [1/1] (1.78ns)   --->   "%add_ln26_50 = add i5 %c_0, %zext_ln21_18" [conv_1/conv_1.cpp:26]   --->   Operation 1948 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln26_165 = zext i5 %add_ln26_50 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 1949 'zext' 'zext_ln26_165' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1950 [1/1] (1.63ns)   --->   "%add_ln26_135 = add i12 %zext_ln26_165, %sext_ln26_54" [conv_1/conv_1.cpp:26]   --->   Operation 1950 'add' 'add_ln26_135' <Predicate = (!icmp_ln21_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i12 %add_ln26_135 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1951 'sext' 'sext_ln26_58' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln26_18 = trunc i12 %add_ln26_135 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 1952 'trunc' 'trunc_ln26_18' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1953 [1/1] (0.00ns)   --->   "%p_shl37_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 1953 'bitconcatenate' 'p_shl37_cast' <Predicate = (!icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1954 [1/1] (1.67ns)   --->   "%sub_ln26_77 = sub i13 %p_shl37_cast, %sext_ln26_58" [conv_1/conv_1.cpp:26]   --->   Operation 1954 'sub' 'sub_ln26_77' <Predicate = (!icmp_ln21_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1955 [1/1] (1.76ns)   --->   "br label %77" [conv_1/conv_1.cpp:24]   --->   Operation 1955 'br' <Predicate = (!icmp_ln21_18)> <Delay = 1.76>
ST_131 : Operation 1956 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_86) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 1956 'specregionend' 'empty_115' <Predicate = (icmp_ln21_18)> <Delay = 0.00>
ST_131 : Operation 1957 [1/1] (0.00ns)   --->   "br label %75" [conv_1/conv_1.cpp:18]   --->   Operation 1957 'br' <Predicate = (icmp_ln21_18)> <Delay = 0.00>

State 132 <SV = 41> <Delay = 5.07>
ST_132 : Operation 1958 [1/1] (0.00ns)   --->   "%w_sum_2_18 = phi float [ %w_sum_1_18, %W_Col_Loop_begin18 ], [ %w_sum_3_17, %78 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1958 'phi' 'w_sum_2_18' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1959 [1/1] (0.00ns)   --->   "%ch_0_18 = phi i2 [ 0, %W_Col_Loop_begin18 ], [ %add_ln24_18, %78 ]" [conv_1/conv_1.cpp:24]   --->   Operation 1959 'phi' 'ch_0_18' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1960 [1/1] (0.95ns)   --->   "%icmp_ln24_18 = icmp eq i2 %ch_0_18, -1" [conv_1/conv_1.cpp:24]   --->   Operation 1960 'icmp' 'icmp_ln24_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1961 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1961 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1962 [1/1] (1.56ns)   --->   "%add_ln24_18 = add i2 %ch_0_18, 1" [conv_1/conv_1.cpp:24]   --->   Operation 1962 'add' 'add_ln24_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1963 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_18, label %W_Col_Loop_end18, label %78" [conv_1/conv_1.cpp:24]   --->   Operation 1963 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln26_175 = zext i2 %ch_0_18 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 1964 'zext' 'zext_ln26_175' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln26_176 = zext i2 %ch_0_18 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 1965 'zext' 'zext_ln26_176' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1966 [1/1] (1.82ns)   --->   "%add_ln26_140 = add i6 %sub_ln26_76, %zext_ln26_176" [conv_1/conv_1.cpp:26]   --->   Operation 1966 'add' 'add_ln26_140' <Predicate = (!icmp_ln24_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln26_177 = zext i6 %add_ln26_140 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1967 'zext' 'zext_ln26_177' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1968 [1/1] (0.00ns)   --->   "%conv_1_weights_18_ad = getelementptr [27 x float]* @conv_1_weights_18, i64 0, i64 %zext_ln26_177" [conv_1/conv_1.cpp:26]   --->   Operation 1968 'getelementptr' 'conv_1_weights_18_ad' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1969 [1/1] (1.67ns)   --->   "%add_ln26_141 = add i13 %sub_ln26_77, %zext_ln26_175" [conv_1/conv_1.cpp:26]   --->   Operation 1969 'add' 'add_ln26_141' <Predicate = (!icmp_ln24_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln26_178 = zext i13 %add_ln26_141 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 1970 'zext' 'zext_ln26_178' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1971 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_178" [conv_1/conv_1.cpp:26]   --->   Operation 1971 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1972 [2/2] (3.25ns)   --->   "%conv_1_weights_18_lo = load float* %conv_1_weights_18_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1972 'load' 'conv_1_weights_18_lo' <Predicate = (!icmp_ln24_18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_132 : Operation 1973 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1973 'load' 'conv_input_load_18' <Predicate = (!icmp_ln24_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_132 : Operation 1974 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_90) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 1974 'specregionend' 'empty_117' <Predicate = (icmp_ln24_18)> <Delay = 0.00>
ST_132 : Operation 1975 [1/1] (0.00ns)   --->   "br label %76" [conv_1/conv_1.cpp:21]   --->   Operation 1975 'br' <Predicate = (icmp_ln24_18)> <Delay = 0.00>

State 133 <SV = 42> <Delay = 15.6>
ST_133 : Operation 1976 [1/2] (3.25ns)   --->   "%conv_1_weights_18_lo = load float* %conv_1_weights_18_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 1976 'load' 'conv_1_weights_18_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_133 : Operation 1977 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 1977 'load' 'conv_input_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_133 : Operation 1978 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_18_lo, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 1978 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 43> <Delay = 34.9>
ST_134 : Operation 1979 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %conv_1_weights_18_lo, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 1979 'fmul' 'tmp_1_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1980 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_2_18, %tmp_1_17" [conv_1/conv_1.cpp:26]   --->   Operation 1980 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 44> <Delay = 22.5>
ST_135 : Operation 1981 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 1981 'specloopname' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1982 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_2_18, %tmp_1_17" [conv_1/conv_1.cpp:26]   --->   Operation 1982 'fadd' 'w_sum_3_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1983 [1/1] (0.00ns)   --->   "br label %77" [conv_1/conv_1.cpp:24]   --->   Operation 1983 'br' <Predicate = true> <Delay = 0.00>

State 136 <SV = 40> <Delay = 33.5>
ST_136 : Operation 1984 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv_1/conv_1.cpp:31]   --->   Operation 1984 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1985 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 1985 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 1986 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1987 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 1987 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1988 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_133, -1" [conv_1/conv_1.cpp:34]   --->   Operation 1988 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1989 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv_1/conv_1.cpp:34]   --->   Operation 1989 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv_1/conv_1.cpp:34]   --->   Operation 1990 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1991 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1991 'fcmp' 'tmp_134' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_134" [conv_1/conv_1.cpp:34]   --->   Operation 1992 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1993 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 1993 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1994 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 1994 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_136 : Operation 1995 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_82) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 1995 'specregionend' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1996 [1/1] (1.76ns)   --->   "br label %79" [conv_1/conv_1.cpp:18]   --->   Operation 1996 'br' <Predicate = true> <Delay = 1.76>

State 137 <SV = 41> <Delay = 22.5>
ST_137 : Operation 1997 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop18 ], [ %add_ln18_19, %W_Row_Loop_end19 ]" [conv_1/conv_1.cpp:18]   --->   Operation 1997 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1998 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop18 ], [ %w_sum_1_19, %W_Row_Loop_end19 ]" [conv_1/conv_1.cpp:26]   --->   Operation 1998 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i2 %wr_0_19 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 1999 'zext' 'zext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2000 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2000 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2001 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2001 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2002 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_19, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2002 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2003 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop19, label %W_Row_Loop_begin19" [conv_1/conv_1.cpp:18]   --->   Operation 2003 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2004 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2005 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_219 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2006 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln26_161 = zext i4 %tmp_219 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2007 'zext' 'zext_ln26_161' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2008 [1/1] (1.73ns)   --->   "%sub_ln26_74 = sub i5 %zext_ln26_161, %zext_ln18_19" [conv_1/conv_1.cpp:26]   --->   Operation 2008 'sub' 'sub_ln26_74' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i5 %sub_ln26_74 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2009 'sext' 'sext_ln26_56' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2010 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_19, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2010 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_220 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2011 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln26_162 = zext i10 %tmp_220 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2012 'zext' 'zext_ln26_162' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_221 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2013 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln26_163 = zext i7 %tmp_221 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2014 'zext' 'zext_ln26_163' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2015 [1/1] (1.73ns)   --->   "%sub_ln26_75 = sub i11 %zext_ln26_162, %zext_ln26_163" [conv_1/conv_1.cpp:26]   --->   Operation 2015 'sub' 'sub_ln26_75' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i11 %sub_ln26_75 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2016 'sext' 'sext_ln26_57' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_137 : Operation 2017 [1/1] (1.76ns)   --->   "br label %80" [conv_1/conv_1.cpp:21]   --->   Operation 2017 'br' <Predicate = (!icmp_ln18_19)> <Delay = 1.76>
ST_137 : Operation 2018 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv_1/conv_1.cpp:31]   --->   Operation 2018 'fadd' 'w_sum_19' <Predicate = (icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2019 'specregionbegin' 'tmp_88' <Predicate = (icmp_ln18_19)> <Delay = 0.00>

State 138 <SV = 42> <Delay = 5.09>
ST_138 : Operation 2020 [1/1] (0.00ns)   --->   "%w_sum_1_19 = phi float [ %w_sum_0_19, %W_Row_Loop_begin19 ], [ %w_sum_2_19, %W_Col_Loop_end19 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2020 'phi' 'w_sum_1_19' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2021 [1/1] (0.00ns)   --->   "%wc_0_19 = phi i2 [ 0, %W_Row_Loop_begin19 ], [ %add_ln21_19, %W_Col_Loop_end19 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2021 'phi' 'wc_0_19' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i2 %wc_0_19 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2022 'zext' 'zext_ln21_19' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2023 [1/1] (0.95ns)   --->   "%icmp_ln21_19 = icmp eq i2 %wc_0_19, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2023 'icmp' 'icmp_ln21_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2024 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2024 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2025 [1/1] (1.56ns)   --->   "%add_ln21_19 = add i2 %wc_0_19, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2025 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2026 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_19, label %W_Row_Loop_end19, label %W_Col_Loop_begin19" [conv_1/conv_1.cpp:21]   --->   Operation 2026 'br' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2027 'specloopname' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2028 'specregionbegin' 'tmp_93' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln26_173 = zext i2 %wc_0_19 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2029 'zext' 'zext_ln26_173' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2030 [1/1] (1.78ns)   --->   "%add_ln26_138 = add i6 %zext_ln26_173, %sext_ln26_56" [conv_1/conv_1.cpp:26]   --->   Operation 2030 'add' 'add_ln26_138' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_80)   --->   "%shl_ln26_19 = shl i6 %add_ln26_138, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2031 'shl' 'shl_ln26_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2032 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_80 = sub i6 %shl_ln26_19, %add_ln26_138" [conv_1/conv_1.cpp:26]   --->   Operation 2032 'sub' 'sub_ln26_80' <Predicate = (!icmp_ln21_19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2033 [1/1] (1.78ns)   --->   "%add_ln26_51 = add i5 %c_0, %zext_ln21_19" [conv_1/conv_1.cpp:26]   --->   Operation 2033 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln26_174 = zext i5 %add_ln26_51 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2034 'zext' 'zext_ln26_174' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2035 [1/1] (1.63ns)   --->   "%add_ln26_139 = add i12 %zext_ln26_174, %sext_ln26_57" [conv_1/conv_1.cpp:26]   --->   Operation 2035 'add' 'add_ln26_139' <Predicate = (!icmp_ln21_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i12 %add_ln26_139 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2036 'sext' 'sext_ln26_61' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln26_19 = trunc i12 %add_ln26_139 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2037 'trunc' 'trunc_ln26_19' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2038 [1/1] (0.00ns)   --->   "%p_shl39_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_19, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2038 'bitconcatenate' 'p_shl39_cast' <Predicate = (!icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2039 [1/1] (1.67ns)   --->   "%sub_ln26_81 = sub i13 %p_shl39_cast, %sext_ln26_61" [conv_1/conv_1.cpp:26]   --->   Operation 2039 'sub' 'sub_ln26_81' <Predicate = (!icmp_ln21_19)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2040 [1/1] (1.76ns)   --->   "br label %81" [conv_1/conv_1.cpp:24]   --->   Operation 2040 'br' <Predicate = (!icmp_ln21_19)> <Delay = 1.76>
ST_138 : Operation 2041 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2041 'specregionend' 'empty_121' <Predicate = (icmp_ln21_19)> <Delay = 0.00>
ST_138 : Operation 2042 [1/1] (0.00ns)   --->   "br label %79" [conv_1/conv_1.cpp:18]   --->   Operation 2042 'br' <Predicate = (icmp_ln21_19)> <Delay = 0.00>

State 139 <SV = 43> <Delay = 5.07>
ST_139 : Operation 2043 [1/1] (0.00ns)   --->   "%w_sum_2_19 = phi float [ %w_sum_1_19, %W_Col_Loop_begin19 ], [ %w_sum_3_18, %82 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2043 'phi' 'w_sum_2_19' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2044 [1/1] (0.00ns)   --->   "%ch_0_19 = phi i2 [ 0, %W_Col_Loop_begin19 ], [ %add_ln24_19, %82 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2044 'phi' 'ch_0_19' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2045 [1/1] (0.95ns)   --->   "%icmp_ln24_19 = icmp eq i2 %ch_0_19, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2045 'icmp' 'icmp_ln24_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2046 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2046 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2047 [1/1] (1.56ns)   --->   "%add_ln24_19 = add i2 %ch_0_19, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2047 'add' 'add_ln24_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2048 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_19, label %W_Col_Loop_end19, label %82" [conv_1/conv_1.cpp:24]   --->   Operation 2048 'br' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln26_184 = zext i2 %ch_0_19 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2049 'zext' 'zext_ln26_184' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln26_185 = zext i2 %ch_0_19 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2050 'zext' 'zext_ln26_185' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2051 [1/1] (1.82ns)   --->   "%add_ln26_144 = add i6 %sub_ln26_80, %zext_ln26_185" [conv_1/conv_1.cpp:26]   --->   Operation 2051 'add' 'add_ln26_144' <Predicate = (!icmp_ln24_19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln26_186 = zext i6 %add_ln26_144 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2052 'zext' 'zext_ln26_186' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2053 [1/1] (0.00ns)   --->   "%conv_1_weights_19_ad = getelementptr [27 x float]* @conv_1_weights_19, i64 0, i64 %zext_ln26_186" [conv_1/conv_1.cpp:26]   --->   Operation 2053 'getelementptr' 'conv_1_weights_19_ad' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2054 [1/1] (1.67ns)   --->   "%add_ln26_145 = add i13 %sub_ln26_81, %zext_ln26_184" [conv_1/conv_1.cpp:26]   --->   Operation 2054 'add' 'add_ln26_145' <Predicate = (!icmp_ln24_19)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln26_187 = zext i13 %add_ln26_145 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2055 'zext' 'zext_ln26_187' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2056 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_187" [conv_1/conv_1.cpp:26]   --->   Operation 2056 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2057 [2/2] (3.25ns)   --->   "%conv_1_weights_19_lo = load float* %conv_1_weights_19_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2057 'load' 'conv_1_weights_19_lo' <Predicate = (!icmp_ln24_19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_139 : Operation 2058 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2058 'load' 'conv_input_load_19' <Predicate = (!icmp_ln24_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_139 : Operation 2059 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_93) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2059 'specregionend' 'empty_123' <Predicate = (icmp_ln24_19)> <Delay = 0.00>
ST_139 : Operation 2060 [1/1] (0.00ns)   --->   "br label %80" [conv_1/conv_1.cpp:21]   --->   Operation 2060 'br' <Predicate = (icmp_ln24_19)> <Delay = 0.00>

State 140 <SV = 44> <Delay = 15.6>
ST_140 : Operation 2061 [1/2] (3.25ns)   --->   "%conv_1_weights_19_lo = load float* %conv_1_weights_19_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2061 'load' 'conv_1_weights_19_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_140 : Operation 2062 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2062 'load' 'conv_input_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_140 : Operation 2063 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_19_lo, %conv_input_load_19" [conv_1/conv_1.cpp:26]   --->   Operation 2063 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 45> <Delay = 34.9>
ST_141 : Operation 2064 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %conv_1_weights_19_lo, %conv_input_load_19" [conv_1/conv_1.cpp:26]   --->   Operation 2064 'fmul' 'tmp_1_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2065 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_2_19, %tmp_1_18" [conv_1/conv_1.cpp:26]   --->   Operation 2065 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 46> <Delay = 22.5>
ST_142 : Operation 2066 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2066 'specloopname' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2067 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_2_19, %tmp_1_18" [conv_1/conv_1.cpp:26]   --->   Operation 2067 'fadd' 'w_sum_3_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2068 [1/1] (0.00ns)   --->   "br label %81" [conv_1/conv_1.cpp:24]   --->   Operation 2068 'br' <Predicate = true> <Delay = 0.00>

State 143 <SV = 42> <Delay = 33.5>
ST_143 : Operation 2069 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv_1/conv_1.cpp:31]   --->   Operation 2069 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2070 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2070 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2071 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2072 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2073 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_135, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2073 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2074 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2074 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv_1/conv_1.cpp:34]   --->   Operation 2075 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2076 [1/1] (6.78ns)   --->   "%tmp_136 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2076 'fcmp' 'tmp_136' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_136" [conv_1/conv_1.cpp:34]   --->   Operation 2077 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2078 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2078 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 2079 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_143 : Operation 2080 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_85) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2080 'specregionend' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2081 [1/1] (1.76ns)   --->   "br label %83" [conv_1/conv_1.cpp:18]   --->   Operation 2081 'br' <Predicate = true> <Delay = 1.76>

State 144 <SV = 43> <Delay = 22.5>
ST_144 : Operation 2082 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop19 ], [ %add_ln18_20, %W_Row_Loop_end20 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2082 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2083 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop19 ], [ %w_sum_1_20, %W_Row_Loop_end20 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2083 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %wr_0_20 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2084 'zext' 'zext_ln18_20' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2085 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2085 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2086 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2086 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2087 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_20, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2087 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2088 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop20, label %W_Row_Loop_begin20" [conv_1/conv_1.cpp:18]   --->   Operation 2088 'br' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 2089 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2089 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2090 'specregionbegin' 'tmp_92' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_222 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2091 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln26_170 = zext i4 %tmp_222 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2092 'zext' 'zext_ln26_170' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2093 [1/1] (1.73ns)   --->   "%sub_ln26_78 = sub i5 %zext_ln26_170, %zext_ln18_20" [conv_1/conv_1.cpp:26]   --->   Operation 2093 'sub' 'sub_ln26_78' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i5 %sub_ln26_78 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2094 'sext' 'sext_ln26_59' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2095 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln18_20, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2095 'add' 'add_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_223 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_20, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2096 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln26_171 = zext i10 %tmp_223 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2097 'zext' 'zext_ln26_171' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_224 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2098 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln26_172 = zext i7 %tmp_224 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2099 'zext' 'zext_ln26_172' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2100 [1/1] (1.73ns)   --->   "%sub_ln26_79 = sub i11 %zext_ln26_171, %zext_ln26_172" [conv_1/conv_1.cpp:26]   --->   Operation 2100 'sub' 'sub_ln26_79' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i11 %sub_ln26_79 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2101 'sext' 'sext_ln26_60' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_144 : Operation 2102 [1/1] (1.76ns)   --->   "br label %84" [conv_1/conv_1.cpp:21]   --->   Operation 2102 'br' <Predicate = (!icmp_ln18_20)> <Delay = 1.76>
ST_144 : Operation 2103 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 2103 'fadd' 'w_sum_20' <Predicate = (icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2104 'specregionbegin' 'tmp_91' <Predicate = (icmp_ln18_20)> <Delay = 0.00>

State 145 <SV = 44> <Delay = 5.09>
ST_145 : Operation 2105 [1/1] (0.00ns)   --->   "%w_sum_1_20 = phi float [ %w_sum_0_20, %W_Row_Loop_begin20 ], [ %w_sum_2_20, %W_Col_Loop_end20 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2105 'phi' 'w_sum_1_20' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2106 [1/1] (0.00ns)   --->   "%wc_0_20 = phi i2 [ 0, %W_Row_Loop_begin20 ], [ %add_ln21_20, %W_Col_Loop_end20 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2106 'phi' 'wc_0_20' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i2 %wc_0_20 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2107 'zext' 'zext_ln21_20' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2108 [1/1] (0.95ns)   --->   "%icmp_ln21_20 = icmp eq i2 %wc_0_20, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2108 'icmp' 'icmp_ln21_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2109 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2109 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2110 [1/1] (1.56ns)   --->   "%add_ln21_20 = add i2 %wc_0_20, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2110 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_20, label %W_Row_Loop_end20, label %W_Col_Loop_begin20" [conv_1/conv_1.cpp:21]   --->   Operation 2111 'br' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 2112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2112 'specloopname' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2113 'specregionbegin' 'tmp_96' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln26_182 = zext i2 %wc_0_20 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2114 'zext' 'zext_ln26_182' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2115 [1/1] (1.78ns)   --->   "%add_ln26_142 = add i6 %zext_ln26_182, %sext_ln26_59" [conv_1/conv_1.cpp:26]   --->   Operation 2115 'add' 'add_ln26_142' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_84)   --->   "%shl_ln26_20 = shl i6 %add_ln26_142, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2116 'shl' 'shl_ln26_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2117 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_84 = sub i6 %shl_ln26_20, %add_ln26_142" [conv_1/conv_1.cpp:26]   --->   Operation 2117 'sub' 'sub_ln26_84' <Predicate = (!icmp_ln21_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2118 [1/1] (1.78ns)   --->   "%add_ln26_52 = add i5 %c_0, %zext_ln21_20" [conv_1/conv_1.cpp:26]   --->   Operation 2118 'add' 'add_ln26_52' <Predicate = (!icmp_ln21_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln26_183 = zext i5 %add_ln26_52 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2119 'zext' 'zext_ln26_183' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2120 [1/1] (1.63ns)   --->   "%add_ln26_143 = add i12 %zext_ln26_183, %sext_ln26_60" [conv_1/conv_1.cpp:26]   --->   Operation 2120 'add' 'add_ln26_143' <Predicate = (!icmp_ln21_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln26_64 = sext i12 %add_ln26_143 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2121 'sext' 'sext_ln26_64' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln26_20 = trunc i12 %add_ln26_143 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2122 'trunc' 'trunc_ln26_20' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2123 [1/1] (0.00ns)   --->   "%p_shl41_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_20, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2123 'bitconcatenate' 'p_shl41_cast' <Predicate = (!icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2124 [1/1] (1.67ns)   --->   "%sub_ln26_85 = sub i13 %p_shl41_cast, %sext_ln26_64" [conv_1/conv_1.cpp:26]   --->   Operation 2124 'sub' 'sub_ln26_85' <Predicate = (!icmp_ln21_20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2125 [1/1] (1.76ns)   --->   "br label %85" [conv_1/conv_1.cpp:24]   --->   Operation 2125 'br' <Predicate = (!icmp_ln21_20)> <Delay = 1.76>
ST_145 : Operation 2126 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_92) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2126 'specregionend' 'empty_127' <Predicate = (icmp_ln21_20)> <Delay = 0.00>
ST_145 : Operation 2127 [1/1] (0.00ns)   --->   "br label %83" [conv_1/conv_1.cpp:18]   --->   Operation 2127 'br' <Predicate = (icmp_ln21_20)> <Delay = 0.00>

State 146 <SV = 45> <Delay = 5.07>
ST_146 : Operation 2128 [1/1] (0.00ns)   --->   "%w_sum_2_20 = phi float [ %w_sum_1_20, %W_Col_Loop_begin20 ], [ %w_sum_3_19, %86 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2128 'phi' 'w_sum_2_20' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2129 [1/1] (0.00ns)   --->   "%ch_0_20 = phi i2 [ 0, %W_Col_Loop_begin20 ], [ %add_ln24_20, %86 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2129 'phi' 'ch_0_20' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2130 [1/1] (0.95ns)   --->   "%icmp_ln24_20 = icmp eq i2 %ch_0_20, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2130 'icmp' 'icmp_ln24_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2131 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2131 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2132 [1/1] (1.56ns)   --->   "%add_ln24_20 = add i2 %ch_0_20, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2132 'add' 'add_ln24_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_20, label %W_Col_Loop_end20, label %86" [conv_1/conv_1.cpp:24]   --->   Operation 2133 'br' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln26_193 = zext i2 %ch_0_20 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2134 'zext' 'zext_ln26_193' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln26_194 = zext i2 %ch_0_20 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2135 'zext' 'zext_ln26_194' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2136 [1/1] (1.82ns)   --->   "%add_ln26_148 = add i6 %sub_ln26_84, %zext_ln26_194" [conv_1/conv_1.cpp:26]   --->   Operation 2136 'add' 'add_ln26_148' <Predicate = (!icmp_ln24_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln26_195 = zext i6 %add_ln26_148 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2137 'zext' 'zext_ln26_195' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2138 [1/1] (0.00ns)   --->   "%conv_1_weights_20_ad = getelementptr [27 x float]* @conv_1_weights_20, i64 0, i64 %zext_ln26_195" [conv_1/conv_1.cpp:26]   --->   Operation 2138 'getelementptr' 'conv_1_weights_20_ad' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2139 [1/1] (1.67ns)   --->   "%add_ln26_149 = add i13 %sub_ln26_85, %zext_ln26_193" [conv_1/conv_1.cpp:26]   --->   Operation 2139 'add' 'add_ln26_149' <Predicate = (!icmp_ln24_20)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln26_196 = zext i13 %add_ln26_149 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2140 'zext' 'zext_ln26_196' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2141 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_196" [conv_1/conv_1.cpp:26]   --->   Operation 2141 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2142 [2/2] (3.25ns)   --->   "%conv_1_weights_20_lo = load float* %conv_1_weights_20_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2142 'load' 'conv_1_weights_20_lo' <Predicate = (!icmp_ln24_20)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_146 : Operation 2143 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2143 'load' 'conv_input_load_20' <Predicate = (!icmp_ln24_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_146 : Operation 2144 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_96) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2144 'specregionend' 'empty_129' <Predicate = (icmp_ln24_20)> <Delay = 0.00>
ST_146 : Operation 2145 [1/1] (0.00ns)   --->   "br label %84" [conv_1/conv_1.cpp:21]   --->   Operation 2145 'br' <Predicate = (icmp_ln24_20)> <Delay = 0.00>

State 147 <SV = 46> <Delay = 15.6>
ST_147 : Operation 2146 [1/2] (3.25ns)   --->   "%conv_1_weights_20_lo = load float* %conv_1_weights_20_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2146 'load' 'conv_1_weights_20_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_147 : Operation 2147 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2147 'load' 'conv_input_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_147 : Operation 2148 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_20_lo, %conv_input_load_20" [conv_1/conv_1.cpp:26]   --->   Operation 2148 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 47> <Delay = 34.9>
ST_148 : Operation 2149 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %conv_1_weights_20_lo, %conv_input_load_20" [conv_1/conv_1.cpp:26]   --->   Operation 2149 'fmul' 'tmp_1_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2150 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_2_20, %tmp_1_19" [conv_1/conv_1.cpp:26]   --->   Operation 2150 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 48> <Delay = 22.5>
ST_149 : Operation 2151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2152 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_2_20, %tmp_1_19" [conv_1/conv_1.cpp:26]   --->   Operation 2152 'fadd' 'w_sum_3_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2153 [1/1] (0.00ns)   --->   "br label %85" [conv_1/conv_1.cpp:24]   --->   Operation 2153 'br' <Predicate = true> <Delay = 0.00>

State 150 <SV = 44> <Delay = 33.5>
ST_150 : Operation 2154 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 2154 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2155 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2155 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2156 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2156 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2157 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2158 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_137, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2158 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2159 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2159 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv_1/conv_1.cpp:34]   --->   Operation 2160 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2161 [1/1] (6.78ns)   --->   "%tmp_138 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2161 'fcmp' 'tmp_138' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_138" [conv_1/conv_1.cpp:34]   --->   Operation 2162 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2163 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2163 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 2164 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_150 : Operation 2165 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_88) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2165 'specregionend' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2166 [1/1] (1.76ns)   --->   "br label %87" [conv_1/conv_1.cpp:18]   --->   Operation 2166 'br' <Predicate = true> <Delay = 1.76>

State 151 <SV = 45> <Delay = 22.5>
ST_151 : Operation 2167 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop20 ], [ %add_ln18_21, %W_Row_Loop_end21 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2167 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2168 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop20 ], [ %w_sum_1_21, %W_Row_Loop_end21 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2168 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %wr_0_21 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2169 'zext' 'zext_ln18_21' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2170 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2170 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2171 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2171 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2172 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_21, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2172 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop21, label %W_Row_Loop_begin21" [conv_1/conv_1.cpp:18]   --->   Operation 2173 'br' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 2174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2174 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2175 'specregionbegin' 'tmp_95' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_225 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2176 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln26_179 = zext i4 %tmp_225 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2177 'zext' 'zext_ln26_179' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2178 [1/1] (1.73ns)   --->   "%sub_ln26_82 = sub i5 %zext_ln26_179, %zext_ln18_21" [conv_1/conv_1.cpp:26]   --->   Operation 2178 'sub' 'sub_ln26_82' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i5 %sub_ln26_82 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2179 'sext' 'sext_ln26_62' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2180 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_21, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2180 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_226 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2181 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2182 [1/1] (0.00ns)   --->   "%zext_ln26_180 = zext i10 %tmp_226 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2182 'zext' 'zext_ln26_180' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_227 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2183 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln26_181 = zext i7 %tmp_227 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2184 'zext' 'zext_ln26_181' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2185 [1/1] (1.73ns)   --->   "%sub_ln26_83 = sub i11 %zext_ln26_180, %zext_ln26_181" [conv_1/conv_1.cpp:26]   --->   Operation 2185 'sub' 'sub_ln26_83' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i11 %sub_ln26_83 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2186 'sext' 'sext_ln26_63' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_151 : Operation 2187 [1/1] (1.76ns)   --->   "br label %88" [conv_1/conv_1.cpp:21]   --->   Operation 2187 'br' <Predicate = (!icmp_ln18_21)> <Delay = 1.76>
ST_151 : Operation 2188 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2188 'fadd' 'w_sum_21' <Predicate = (icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2189 'specregionbegin' 'tmp_94' <Predicate = (icmp_ln18_21)> <Delay = 0.00>

State 152 <SV = 46> <Delay = 5.09>
ST_152 : Operation 2190 [1/1] (0.00ns)   --->   "%w_sum_1_21 = phi float [ %w_sum_0_21, %W_Row_Loop_begin21 ], [ %w_sum_2_21, %W_Col_Loop_end21 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2190 'phi' 'w_sum_1_21' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2191 [1/1] (0.00ns)   --->   "%wc_0_21 = phi i2 [ 0, %W_Row_Loop_begin21 ], [ %add_ln21_21, %W_Col_Loop_end21 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2191 'phi' 'wc_0_21' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i2 %wc_0_21 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2192 'zext' 'zext_ln21_21' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2193 [1/1] (0.95ns)   --->   "%icmp_ln21_21 = icmp eq i2 %wc_0_21, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2193 'icmp' 'icmp_ln21_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2194 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2194 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2195 [1/1] (1.56ns)   --->   "%add_ln21_21 = add i2 %wc_0_21, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2195 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_21, label %W_Row_Loop_end21, label %W_Col_Loop_begin21" [conv_1/conv_1.cpp:21]   --->   Operation 2196 'br' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2197 'specloopname' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2198 'specregionbegin' 'tmp_99' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln26_191 = zext i2 %wc_0_21 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2199 'zext' 'zext_ln26_191' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2200 [1/1] (1.78ns)   --->   "%add_ln26_146 = add i6 %zext_ln26_191, %sext_ln26_62" [conv_1/conv_1.cpp:26]   --->   Operation 2200 'add' 'add_ln26_146' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_88)   --->   "%shl_ln26_21 = shl i6 %add_ln26_146, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2201 'shl' 'shl_ln26_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2202 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_88 = sub i6 %shl_ln26_21, %add_ln26_146" [conv_1/conv_1.cpp:26]   --->   Operation 2202 'sub' 'sub_ln26_88' <Predicate = (!icmp_ln21_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2203 [1/1] (1.78ns)   --->   "%add_ln26_53 = add i5 %c_0, %zext_ln21_21" [conv_1/conv_1.cpp:26]   --->   Operation 2203 'add' 'add_ln26_53' <Predicate = (!icmp_ln21_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln26_192 = zext i5 %add_ln26_53 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2204 'zext' 'zext_ln26_192' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2205 [1/1] (1.63ns)   --->   "%add_ln26_147 = add i12 %zext_ln26_192, %sext_ln26_63" [conv_1/conv_1.cpp:26]   --->   Operation 2205 'add' 'add_ln26_147' <Predicate = (!icmp_ln21_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln26_67 = sext i12 %add_ln26_147 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2206 'sext' 'sext_ln26_67' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln26_21 = trunc i12 %add_ln26_147 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2207 'trunc' 'trunc_ln26_21' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2208 [1/1] (0.00ns)   --->   "%p_shl43_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_21, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2208 'bitconcatenate' 'p_shl43_cast' <Predicate = (!icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2209 [1/1] (1.67ns)   --->   "%sub_ln26_89 = sub i13 %p_shl43_cast, %sext_ln26_67" [conv_1/conv_1.cpp:26]   --->   Operation 2209 'sub' 'sub_ln26_89' <Predicate = (!icmp_ln21_21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2210 [1/1] (1.76ns)   --->   "br label %89" [conv_1/conv_1.cpp:24]   --->   Operation 2210 'br' <Predicate = (!icmp_ln21_21)> <Delay = 1.76>
ST_152 : Operation 2211 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_95) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2211 'specregionend' 'empty_133' <Predicate = (icmp_ln21_21)> <Delay = 0.00>
ST_152 : Operation 2212 [1/1] (0.00ns)   --->   "br label %87" [conv_1/conv_1.cpp:18]   --->   Operation 2212 'br' <Predicate = (icmp_ln21_21)> <Delay = 0.00>

State 153 <SV = 47> <Delay = 5.07>
ST_153 : Operation 2213 [1/1] (0.00ns)   --->   "%w_sum_2_21 = phi float [ %w_sum_1_21, %W_Col_Loop_begin21 ], [ %w_sum_3_20, %90 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2213 'phi' 'w_sum_2_21' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2214 [1/1] (0.00ns)   --->   "%ch_0_21 = phi i2 [ 0, %W_Col_Loop_begin21 ], [ %add_ln24_21, %90 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2214 'phi' 'ch_0_21' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2215 [1/1] (0.95ns)   --->   "%icmp_ln24_21 = icmp eq i2 %ch_0_21, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2215 'icmp' 'icmp_ln24_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2216 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2216 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2217 [1/1] (1.56ns)   --->   "%add_ln24_21 = add i2 %ch_0_21, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2217 'add' 'add_ln24_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_21, label %W_Col_Loop_end21, label %90" [conv_1/conv_1.cpp:24]   --->   Operation 2218 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln26_202 = zext i2 %ch_0_21 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2219 'zext' 'zext_ln26_202' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln26_203 = zext i2 %ch_0_21 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2220 'zext' 'zext_ln26_203' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2221 [1/1] (1.82ns)   --->   "%add_ln26_152 = add i6 %sub_ln26_88, %zext_ln26_203" [conv_1/conv_1.cpp:26]   --->   Operation 2221 'add' 'add_ln26_152' <Predicate = (!icmp_ln24_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln26_204 = zext i6 %add_ln26_152 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2222 'zext' 'zext_ln26_204' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2223 [1/1] (0.00ns)   --->   "%conv_1_weights_21_ad = getelementptr [27 x float]* @conv_1_weights_21, i64 0, i64 %zext_ln26_204" [conv_1/conv_1.cpp:26]   --->   Operation 2223 'getelementptr' 'conv_1_weights_21_ad' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2224 [1/1] (1.67ns)   --->   "%add_ln26_153 = add i13 %sub_ln26_89, %zext_ln26_202" [conv_1/conv_1.cpp:26]   --->   Operation 2224 'add' 'add_ln26_153' <Predicate = (!icmp_ln24_21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln26_205 = zext i13 %add_ln26_153 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2225 'zext' 'zext_ln26_205' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2226 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_205" [conv_1/conv_1.cpp:26]   --->   Operation 2226 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2227 [2/2] (3.25ns)   --->   "%conv_1_weights_21_lo = load float* %conv_1_weights_21_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2227 'load' 'conv_1_weights_21_lo' <Predicate = (!icmp_ln24_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_153 : Operation 2228 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2228 'load' 'conv_input_load_21' <Predicate = (!icmp_ln24_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_153 : Operation 2229 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_99) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2229 'specregionend' 'empty_135' <Predicate = (icmp_ln24_21)> <Delay = 0.00>
ST_153 : Operation 2230 [1/1] (0.00ns)   --->   "br label %88" [conv_1/conv_1.cpp:21]   --->   Operation 2230 'br' <Predicate = (icmp_ln24_21)> <Delay = 0.00>

State 154 <SV = 48> <Delay = 15.6>
ST_154 : Operation 2231 [1/2] (3.25ns)   --->   "%conv_1_weights_21_lo = load float* %conv_1_weights_21_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2231 'load' 'conv_1_weights_21_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_154 : Operation 2232 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2232 'load' 'conv_input_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_154 : Operation 2233 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_21_lo, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 2233 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 49> <Delay = 34.9>
ST_155 : Operation 2234 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %conv_1_weights_21_lo, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 2234 'fmul' 'tmp_1_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2235 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_2_21, %tmp_1_20" [conv_1/conv_1.cpp:26]   --->   Operation 2235 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 50> <Delay = 22.5>
ST_156 : Operation 2236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2236 'specloopname' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2237 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_2_21, %tmp_1_20" [conv_1/conv_1.cpp:26]   --->   Operation 2237 'fadd' 'w_sum_3_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2238 [1/1] (0.00ns)   --->   "br label %89" [conv_1/conv_1.cpp:24]   --->   Operation 2238 'br' <Predicate = true> <Delay = 0.00>

State 157 <SV = 46> <Delay = 33.5>
ST_157 : Operation 2239 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2239 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2240 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2240 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2241 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2242 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2243 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_139, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2243 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2244 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2244 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv_1/conv_1.cpp:34]   --->   Operation 2245 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2246 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2246 'fcmp' 'tmp_140' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_140" [conv_1/conv_1.cpp:34]   --->   Operation 2247 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2248 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_157 : Operation 2249 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_157 : Operation 2250 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_91) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2250 'specregionend' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2251 [1/1] (1.76ns)   --->   "br label %91" [conv_1/conv_1.cpp:18]   --->   Operation 2251 'br' <Predicate = true> <Delay = 1.76>

State 158 <SV = 47> <Delay = 22.5>
ST_158 : Operation 2252 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop21 ], [ %add_ln18_22, %W_Row_Loop_end22 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2252 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2253 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop21 ], [ %w_sum_1_22, %W_Row_Loop_end22 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2253 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i2 %wr_0_22 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2254 'zext' 'zext_ln18_22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2255 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2255 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2256 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2256 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2257 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_22, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2257 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop22, label %W_Row_Loop_begin22" [conv_1/conv_1.cpp:18]   --->   Operation 2258 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2259 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2260 'specregionbegin' 'tmp_98' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_228 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2261 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln26_188 = zext i4 %tmp_228 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2262 'zext' 'zext_ln26_188' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2263 [1/1] (1.73ns)   --->   "%sub_ln26_86 = sub i5 %zext_ln26_188, %zext_ln18_22" [conv_1/conv_1.cpp:26]   --->   Operation 2263 'sub' 'sub_ln26_86' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln26_65 = sext i5 %sub_ln26_86 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2264 'sext' 'sext_ln26_65' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2265 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_22, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2265 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_229 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2266 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln26_189 = zext i10 %tmp_229 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2267 'zext' 'zext_ln26_189' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_230 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2268 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln26_190 = zext i7 %tmp_230 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2269 'zext' 'zext_ln26_190' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2270 [1/1] (1.73ns)   --->   "%sub_ln26_87 = sub i11 %zext_ln26_189, %zext_ln26_190" [conv_1/conv_1.cpp:26]   --->   Operation 2270 'sub' 'sub_ln26_87' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln26_66 = sext i11 %sub_ln26_87 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2271 'sext' 'sext_ln26_66' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_158 : Operation 2272 [1/1] (1.76ns)   --->   "br label %92" [conv_1/conv_1.cpp:21]   --->   Operation 2272 'br' <Predicate = (!icmp_ln18_22)> <Delay = 1.76>
ST_158 : Operation 2273 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv_1/conv_1.cpp:31]   --->   Operation 2273 'fadd' 'w_sum_22' <Predicate = (icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2274 'specregionbegin' 'tmp_97' <Predicate = (icmp_ln18_22)> <Delay = 0.00>

State 159 <SV = 48> <Delay = 5.09>
ST_159 : Operation 2275 [1/1] (0.00ns)   --->   "%w_sum_1_22 = phi float [ %w_sum_0_22, %W_Row_Loop_begin22 ], [ %w_sum_2_22, %W_Col_Loop_end22 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2275 'phi' 'w_sum_1_22' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2276 [1/1] (0.00ns)   --->   "%wc_0_22 = phi i2 [ 0, %W_Row_Loop_begin22 ], [ %add_ln21_22, %W_Col_Loop_end22 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2276 'phi' 'wc_0_22' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i2 %wc_0_22 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2277 'zext' 'zext_ln21_22' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2278 [1/1] (0.95ns)   --->   "%icmp_ln21_22 = icmp eq i2 %wc_0_22, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2278 'icmp' 'icmp_ln21_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2279 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2279 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2280 [1/1] (1.56ns)   --->   "%add_ln21_22 = add i2 %wc_0_22, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2280 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2281 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_22, label %W_Row_Loop_end22, label %W_Col_Loop_begin22" [conv_1/conv_1.cpp:21]   --->   Operation 2281 'br' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2282 'specloopname' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2283 'specregionbegin' 'tmp_102' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln26_200 = zext i2 %wc_0_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2284 'zext' 'zext_ln26_200' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2285 [1/1] (1.78ns)   --->   "%add_ln26_150 = add i6 %zext_ln26_200, %sext_ln26_65" [conv_1/conv_1.cpp:26]   --->   Operation 2285 'add' 'add_ln26_150' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_92)   --->   "%shl_ln26_22 = shl i6 %add_ln26_150, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2286 'shl' 'shl_ln26_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2287 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_92 = sub i6 %shl_ln26_22, %add_ln26_150" [conv_1/conv_1.cpp:26]   --->   Operation 2287 'sub' 'sub_ln26_92' <Predicate = (!icmp_ln21_22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2288 [1/1] (1.78ns)   --->   "%add_ln26_54 = add i5 %c_0, %zext_ln21_22" [conv_1/conv_1.cpp:26]   --->   Operation 2288 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln26_201 = zext i5 %add_ln26_54 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2289 'zext' 'zext_ln26_201' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2290 [1/1] (1.63ns)   --->   "%add_ln26_151 = add i12 %zext_ln26_201, %sext_ln26_66" [conv_1/conv_1.cpp:26]   --->   Operation 2290 'add' 'add_ln26_151' <Predicate = (!icmp_ln21_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln26_70 = sext i12 %add_ln26_151 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2291 'sext' 'sext_ln26_70' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln26_22 = trunc i12 %add_ln26_151 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2292 'trunc' 'trunc_ln26_22' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2293 [1/1] (0.00ns)   --->   "%p_shl45_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_22, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2293 'bitconcatenate' 'p_shl45_cast' <Predicate = (!icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2294 [1/1] (1.67ns)   --->   "%sub_ln26_93 = sub i13 %p_shl45_cast, %sext_ln26_70" [conv_1/conv_1.cpp:26]   --->   Operation 2294 'sub' 'sub_ln26_93' <Predicate = (!icmp_ln21_22)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2295 [1/1] (1.76ns)   --->   "br label %93" [conv_1/conv_1.cpp:24]   --->   Operation 2295 'br' <Predicate = (!icmp_ln21_22)> <Delay = 1.76>
ST_159 : Operation 2296 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_98) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2296 'specregionend' 'empty_139' <Predicate = (icmp_ln21_22)> <Delay = 0.00>
ST_159 : Operation 2297 [1/1] (0.00ns)   --->   "br label %91" [conv_1/conv_1.cpp:18]   --->   Operation 2297 'br' <Predicate = (icmp_ln21_22)> <Delay = 0.00>

State 160 <SV = 49> <Delay = 5.07>
ST_160 : Operation 2298 [1/1] (0.00ns)   --->   "%w_sum_2_22 = phi float [ %w_sum_1_22, %W_Col_Loop_begin22 ], [ %w_sum_3_21, %94 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2298 'phi' 'w_sum_2_22' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2299 [1/1] (0.00ns)   --->   "%ch_0_22 = phi i2 [ 0, %W_Col_Loop_begin22 ], [ %add_ln24_22, %94 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2299 'phi' 'ch_0_22' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2300 [1/1] (0.95ns)   --->   "%icmp_ln24_22 = icmp eq i2 %ch_0_22, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2300 'icmp' 'icmp_ln24_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2301 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2301 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2302 [1/1] (1.56ns)   --->   "%add_ln24_22 = add i2 %ch_0_22, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2302 'add' 'add_ln24_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_22, label %W_Col_Loop_end22, label %94" [conv_1/conv_1.cpp:24]   --->   Operation 2303 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln26_211 = zext i2 %ch_0_22 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2304 'zext' 'zext_ln26_211' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln26_212 = zext i2 %ch_0_22 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2305 'zext' 'zext_ln26_212' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2306 [1/1] (1.82ns)   --->   "%add_ln26_156 = add i6 %sub_ln26_92, %zext_ln26_212" [conv_1/conv_1.cpp:26]   --->   Operation 2306 'add' 'add_ln26_156' <Predicate = (!icmp_ln24_22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln26_213 = zext i6 %add_ln26_156 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2307 'zext' 'zext_ln26_213' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2308 [1/1] (0.00ns)   --->   "%conv_1_weights_22_ad = getelementptr [27 x float]* @conv_1_weights_22, i64 0, i64 %zext_ln26_213" [conv_1/conv_1.cpp:26]   --->   Operation 2308 'getelementptr' 'conv_1_weights_22_ad' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2309 [1/1] (1.67ns)   --->   "%add_ln26_157 = add i13 %sub_ln26_93, %zext_ln26_211" [conv_1/conv_1.cpp:26]   --->   Operation 2309 'add' 'add_ln26_157' <Predicate = (!icmp_ln24_22)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2310 [1/1] (0.00ns)   --->   "%zext_ln26_214 = zext i13 %add_ln26_157 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2310 'zext' 'zext_ln26_214' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2311 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_214" [conv_1/conv_1.cpp:26]   --->   Operation 2311 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2312 [2/2] (3.25ns)   --->   "%conv_1_weights_22_lo = load float* %conv_1_weights_22_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2312 'load' 'conv_1_weights_22_lo' <Predicate = (!icmp_ln24_22)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_160 : Operation 2313 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2313 'load' 'conv_input_load_22' <Predicate = (!icmp_ln24_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_160 : Operation 2314 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_102) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2314 'specregionend' 'empty_141' <Predicate = (icmp_ln24_22)> <Delay = 0.00>
ST_160 : Operation 2315 [1/1] (0.00ns)   --->   "br label %92" [conv_1/conv_1.cpp:21]   --->   Operation 2315 'br' <Predicate = (icmp_ln24_22)> <Delay = 0.00>

State 161 <SV = 50> <Delay = 15.6>
ST_161 : Operation 2316 [1/2] (3.25ns)   --->   "%conv_1_weights_22_lo = load float* %conv_1_weights_22_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2316 'load' 'conv_1_weights_22_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_161 : Operation 2317 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2317 'load' 'conv_input_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_161 : Operation 2318 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_22_lo, %conv_input_load_22" [conv_1/conv_1.cpp:26]   --->   Operation 2318 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 51> <Delay = 34.9>
ST_162 : Operation 2319 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %conv_1_weights_22_lo, %conv_input_load_22" [conv_1/conv_1.cpp:26]   --->   Operation 2319 'fmul' 'tmp_1_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2320 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_2_22, %tmp_1_21" [conv_1/conv_1.cpp:26]   --->   Operation 2320 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 52> <Delay = 22.5>
ST_163 : Operation 2321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2321 'specloopname' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 2322 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_2_22, %tmp_1_21" [conv_1/conv_1.cpp:26]   --->   Operation 2322 'fadd' 'w_sum_3_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2323 [1/1] (0.00ns)   --->   "br label %93" [conv_1/conv_1.cpp:24]   --->   Operation 2323 'br' <Predicate = true> <Delay = 0.00>

State 164 <SV = 48> <Delay = 33.5>
ST_164 : Operation 2324 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv_1/conv_1.cpp:31]   --->   Operation 2324 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2325 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2325 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2326 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2327 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2328 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_141, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2328 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2329 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2329 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv_1/conv_1.cpp:34]   --->   Operation 2330 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2331 [1/1] (6.78ns)   --->   "%tmp_142 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2331 'fcmp' 'tmp_142' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_142" [conv_1/conv_1.cpp:34]   --->   Operation 2332 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2333 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2333 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 2334 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2334 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_164 : Operation 2335 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_94) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2335 'specregionend' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 2336 [1/1] (1.76ns)   --->   "br label %95" [conv_1/conv_1.cpp:18]   --->   Operation 2336 'br' <Predicate = true> <Delay = 1.76>

State 165 <SV = 49> <Delay = 22.5>
ST_165 : Operation 2337 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop22 ], [ %add_ln18_23, %W_Row_Loop_end23 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2337 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2338 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop22 ], [ %w_sum_1_23, %W_Row_Loop_end23 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2338 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %wr_0_23 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2339 'zext' 'zext_ln18_23' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2340 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2340 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2341 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2341 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2342 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_23, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2342 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop23, label %W_Row_Loop_begin23" [conv_1/conv_1.cpp:18]   --->   Operation 2343 'br' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2344 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2345 'specregionbegin' 'tmp_101' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_231 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2346 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln26_197 = zext i4 %tmp_231 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2347 'zext' 'zext_ln26_197' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2348 [1/1] (1.73ns)   --->   "%sub_ln26_90 = sub i5 %zext_ln26_197, %zext_ln18_23" [conv_1/conv_1.cpp:26]   --->   Operation 2348 'sub' 'sub_ln26_90' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln26_68 = sext i5 %sub_ln26_90 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2349 'sext' 'sext_ln26_68' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2350 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_23, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2350 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_232 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2351 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln26_198 = zext i10 %tmp_232 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2352 'zext' 'zext_ln26_198' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_233 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2353 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln26_199 = zext i7 %tmp_233 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2354 'zext' 'zext_ln26_199' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2355 [1/1] (1.73ns)   --->   "%sub_ln26_91 = sub i11 %zext_ln26_198, %zext_ln26_199" [conv_1/conv_1.cpp:26]   --->   Operation 2355 'sub' 'sub_ln26_91' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln26_69 = sext i11 %sub_ln26_91 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2356 'sext' 'sext_ln26_69' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_165 : Operation 2357 [1/1] (1.76ns)   --->   "br label %96" [conv_1/conv_1.cpp:21]   --->   Operation 2357 'br' <Predicate = (!icmp_ln18_23)> <Delay = 1.76>
ST_165 : Operation 2358 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2358 'fadd' 'w_sum_23' <Predicate = (icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2359 'specregionbegin' 'tmp_100' <Predicate = (icmp_ln18_23)> <Delay = 0.00>

State 166 <SV = 50> <Delay = 5.09>
ST_166 : Operation 2360 [1/1] (0.00ns)   --->   "%w_sum_1_23 = phi float [ %w_sum_0_23, %W_Row_Loop_begin23 ], [ %w_sum_2_23, %W_Col_Loop_end23 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2360 'phi' 'w_sum_1_23' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2361 [1/1] (0.00ns)   --->   "%wc_0_23 = phi i2 [ 0, %W_Row_Loop_begin23 ], [ %add_ln21_23, %W_Col_Loop_end23 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2361 'phi' 'wc_0_23' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i2 %wc_0_23 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2362 'zext' 'zext_ln21_23' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2363 [1/1] (0.95ns)   --->   "%icmp_ln21_23 = icmp eq i2 %wc_0_23, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2363 'icmp' 'icmp_ln21_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2364 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2364 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2365 [1/1] (1.56ns)   --->   "%add_ln21_23 = add i2 %wc_0_23, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2365 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_23, label %W_Row_Loop_end23, label %W_Col_Loop_begin23" [conv_1/conv_1.cpp:21]   --->   Operation 2366 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2367 'specloopname' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2368 'specregionbegin' 'tmp_105' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln26_209 = zext i2 %wc_0_23 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2369 'zext' 'zext_ln26_209' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2370 [1/1] (1.78ns)   --->   "%add_ln26_154 = add i6 %zext_ln26_209, %sext_ln26_68" [conv_1/conv_1.cpp:26]   --->   Operation 2370 'add' 'add_ln26_154' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_96)   --->   "%shl_ln26_23 = shl i6 %add_ln26_154, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2371 'shl' 'shl_ln26_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2372 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_96 = sub i6 %shl_ln26_23, %add_ln26_154" [conv_1/conv_1.cpp:26]   --->   Operation 2372 'sub' 'sub_ln26_96' <Predicate = (!icmp_ln21_23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2373 [1/1] (1.78ns)   --->   "%add_ln26_55 = add i5 %c_0, %zext_ln21_23" [conv_1/conv_1.cpp:26]   --->   Operation 2373 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln26_210 = zext i5 %add_ln26_55 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2374 'zext' 'zext_ln26_210' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2375 [1/1] (1.63ns)   --->   "%add_ln26_155 = add i12 %zext_ln26_210, %sext_ln26_69" [conv_1/conv_1.cpp:26]   --->   Operation 2375 'add' 'add_ln26_155' <Predicate = (!icmp_ln21_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln26_73 = sext i12 %add_ln26_155 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2376 'sext' 'sext_ln26_73' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2377 [1/1] (0.00ns)   --->   "%trunc_ln26_23 = trunc i12 %add_ln26_155 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2377 'trunc' 'trunc_ln26_23' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2378 [1/1] (0.00ns)   --->   "%p_shl47_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_23, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2378 'bitconcatenate' 'p_shl47_cast' <Predicate = (!icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2379 [1/1] (1.67ns)   --->   "%sub_ln26_97 = sub i13 %p_shl47_cast, %sext_ln26_73" [conv_1/conv_1.cpp:26]   --->   Operation 2379 'sub' 'sub_ln26_97' <Predicate = (!icmp_ln21_23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2380 [1/1] (1.76ns)   --->   "br label %97" [conv_1/conv_1.cpp:24]   --->   Operation 2380 'br' <Predicate = (!icmp_ln21_23)> <Delay = 1.76>
ST_166 : Operation 2381 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_101) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2381 'specregionend' 'empty_145' <Predicate = (icmp_ln21_23)> <Delay = 0.00>
ST_166 : Operation 2382 [1/1] (0.00ns)   --->   "br label %95" [conv_1/conv_1.cpp:18]   --->   Operation 2382 'br' <Predicate = (icmp_ln21_23)> <Delay = 0.00>

State 167 <SV = 51> <Delay = 5.07>
ST_167 : Operation 2383 [1/1] (0.00ns)   --->   "%w_sum_2_23 = phi float [ %w_sum_1_23, %W_Col_Loop_begin23 ], [ %w_sum_3_22, %98 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2383 'phi' 'w_sum_2_23' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2384 [1/1] (0.00ns)   --->   "%ch_0_23 = phi i2 [ 0, %W_Col_Loop_begin23 ], [ %add_ln24_23, %98 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2384 'phi' 'ch_0_23' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2385 [1/1] (0.95ns)   --->   "%icmp_ln24_23 = icmp eq i2 %ch_0_23, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2385 'icmp' 'icmp_ln24_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2386 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2386 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2387 [1/1] (1.56ns)   --->   "%add_ln24_23 = add i2 %ch_0_23, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2387 'add' 'add_ln24_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2388 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_23, label %W_Col_Loop_end23, label %98" [conv_1/conv_1.cpp:24]   --->   Operation 2388 'br' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln26_220 = zext i2 %ch_0_23 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2389 'zext' 'zext_ln26_220' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln26_221 = zext i2 %ch_0_23 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2390 'zext' 'zext_ln26_221' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2391 [1/1] (1.82ns)   --->   "%add_ln26_160 = add i6 %sub_ln26_96, %zext_ln26_221" [conv_1/conv_1.cpp:26]   --->   Operation 2391 'add' 'add_ln26_160' <Predicate = (!icmp_ln24_23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln26_222 = zext i6 %add_ln26_160 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2392 'zext' 'zext_ln26_222' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2393 [1/1] (0.00ns)   --->   "%conv_1_weights_23_ad = getelementptr [27 x float]* @conv_1_weights_23, i64 0, i64 %zext_ln26_222" [conv_1/conv_1.cpp:26]   --->   Operation 2393 'getelementptr' 'conv_1_weights_23_ad' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2394 [1/1] (1.67ns)   --->   "%add_ln26_161 = add i13 %sub_ln26_97, %zext_ln26_220" [conv_1/conv_1.cpp:26]   --->   Operation 2394 'add' 'add_ln26_161' <Predicate = (!icmp_ln24_23)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln26_223 = zext i13 %add_ln26_161 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2395 'zext' 'zext_ln26_223' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2396 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_223" [conv_1/conv_1.cpp:26]   --->   Operation 2396 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2397 [2/2] (3.25ns)   --->   "%conv_1_weights_23_lo = load float* %conv_1_weights_23_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2397 'load' 'conv_1_weights_23_lo' <Predicate = (!icmp_ln24_23)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_167 : Operation 2398 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2398 'load' 'conv_input_load_23' <Predicate = (!icmp_ln24_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_167 : Operation 2399 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_105) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2399 'specregionend' 'empty_147' <Predicate = (icmp_ln24_23)> <Delay = 0.00>
ST_167 : Operation 2400 [1/1] (0.00ns)   --->   "br label %96" [conv_1/conv_1.cpp:21]   --->   Operation 2400 'br' <Predicate = (icmp_ln24_23)> <Delay = 0.00>

State 168 <SV = 52> <Delay = 15.6>
ST_168 : Operation 2401 [1/2] (3.25ns)   --->   "%conv_1_weights_23_lo = load float* %conv_1_weights_23_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2401 'load' 'conv_1_weights_23_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_168 : Operation 2402 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2402 'load' 'conv_input_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_168 : Operation 2403 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_23_lo, %conv_input_load_23" [conv_1/conv_1.cpp:26]   --->   Operation 2403 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 53> <Delay = 34.9>
ST_169 : Operation 2404 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %conv_1_weights_23_lo, %conv_input_load_23" [conv_1/conv_1.cpp:26]   --->   Operation 2404 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2405 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_2_23, %tmp_1_22" [conv_1/conv_1.cpp:26]   --->   Operation 2405 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 54> <Delay = 22.5>
ST_170 : Operation 2406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2406 'specloopname' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2407 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_2_23, %tmp_1_22" [conv_1/conv_1.cpp:26]   --->   Operation 2407 'fadd' 'w_sum_3_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2408 [1/1] (0.00ns)   --->   "br label %97" [conv_1/conv_1.cpp:24]   --->   Operation 2408 'br' <Predicate = true> <Delay = 0.00>

State 171 <SV = 50> <Delay = 33.5>
ST_171 : Operation 2409 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2409 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2410 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2410 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2411 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2412 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2413 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_143, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2413 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2414 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2414 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv_1/conv_1.cpp:34]   --->   Operation 2415 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2416 [1/1] (6.78ns)   --->   "%tmp_144 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2416 'fcmp' 'tmp_144' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_144" [conv_1/conv_1.cpp:34]   --->   Operation 2417 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2418 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2418 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 2419 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_171 : Operation 2420 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_97) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2420 'specregionend' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2421 [1/1] (1.76ns)   --->   "br label %99" [conv_1/conv_1.cpp:18]   --->   Operation 2421 'br' <Predicate = true> <Delay = 1.76>

State 172 <SV = 51> <Delay = 22.5>
ST_172 : Operation 2422 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop23 ], [ %add_ln18_24, %W_Row_Loop_end24 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2422 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2423 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop23 ], [ %w_sum_1_24, %W_Row_Loop_end24 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2423 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %wr_0_24 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2424 'zext' 'zext_ln18_24' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2425 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2425 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2426 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2426 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2427 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_24, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2427 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2428 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop24, label %W_Row_Loop_begin24" [conv_1/conv_1.cpp:18]   --->   Operation 2428 'br' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 2429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2429 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2430 'specregionbegin' 'tmp_104' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_234 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2431 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln26_206 = zext i4 %tmp_234 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2432 'zext' 'zext_ln26_206' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2433 [1/1] (1.73ns)   --->   "%sub_ln26_94 = sub i5 %zext_ln26_206, %zext_ln18_24" [conv_1/conv_1.cpp:26]   --->   Operation 2433 'sub' 'sub_ln26_94' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln26_71 = sext i5 %sub_ln26_94 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2434 'sext' 'sext_ln26_71' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2435 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln18_24, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2435 'add' 'add_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_235 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_24, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2436 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln26_207 = zext i10 %tmp_235 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2437 'zext' 'zext_ln26_207' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_236 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2438 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln26_208 = zext i7 %tmp_236 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2439 'zext' 'zext_ln26_208' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2440 [1/1] (1.73ns)   --->   "%sub_ln26_95 = sub i11 %zext_ln26_207, %zext_ln26_208" [conv_1/conv_1.cpp:26]   --->   Operation 2440 'sub' 'sub_ln26_95' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln26_72 = sext i11 %sub_ln26_95 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2441 'sext' 'sext_ln26_72' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_172 : Operation 2442 [1/1] (1.76ns)   --->   "br label %100" [conv_1/conv_1.cpp:21]   --->   Operation 2442 'br' <Predicate = (!icmp_ln18_24)> <Delay = 1.76>
ST_172 : Operation 2443 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv_1/conv_1.cpp:31]   --->   Operation 2443 'fadd' 'w_sum_24' <Predicate = (icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2444 'specregionbegin' 'tmp_103' <Predicate = (icmp_ln18_24)> <Delay = 0.00>

State 173 <SV = 52> <Delay = 5.09>
ST_173 : Operation 2445 [1/1] (0.00ns)   --->   "%w_sum_1_24 = phi float [ %w_sum_0_24, %W_Row_Loop_begin24 ], [ %w_sum_2_24, %W_Col_Loop_end24 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2445 'phi' 'w_sum_1_24' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2446 [1/1] (0.00ns)   --->   "%wc_0_24 = phi i2 [ 0, %W_Row_Loop_begin24 ], [ %add_ln21_24, %W_Col_Loop_end24 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2446 'phi' 'wc_0_24' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i2 %wc_0_24 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2447 'zext' 'zext_ln21_24' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2448 [1/1] (0.95ns)   --->   "%icmp_ln21_24 = icmp eq i2 %wc_0_24, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2448 'icmp' 'icmp_ln21_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2449 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2449 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2450 [1/1] (1.56ns)   --->   "%add_ln21_24 = add i2 %wc_0_24, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2450 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2451 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_24, label %W_Row_Loop_end24, label %W_Col_Loop_begin24" [conv_1/conv_1.cpp:21]   --->   Operation 2451 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2452 'specloopname' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2453 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2453 'specregionbegin' 'tmp_108' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln26_218 = zext i2 %wc_0_24 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2454 'zext' 'zext_ln26_218' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2455 [1/1] (1.78ns)   --->   "%add_ln26_158 = add i6 %zext_ln26_218, %sext_ln26_71" [conv_1/conv_1.cpp:26]   --->   Operation 2455 'add' 'add_ln26_158' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_100)   --->   "%shl_ln26_24 = shl i6 %add_ln26_158, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2456 'shl' 'shl_ln26_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2457 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_100 = sub i6 %shl_ln26_24, %add_ln26_158" [conv_1/conv_1.cpp:26]   --->   Operation 2457 'sub' 'sub_ln26_100' <Predicate = (!icmp_ln21_24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2458 [1/1] (1.78ns)   --->   "%add_ln26_56 = add i5 %c_0, %zext_ln21_24" [conv_1/conv_1.cpp:26]   --->   Operation 2458 'add' 'add_ln26_56' <Predicate = (!icmp_ln21_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln26_219 = zext i5 %add_ln26_56 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2459 'zext' 'zext_ln26_219' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2460 [1/1] (1.63ns)   --->   "%add_ln26_159 = add i12 %zext_ln26_219, %sext_ln26_72" [conv_1/conv_1.cpp:26]   --->   Operation 2460 'add' 'add_ln26_159' <Predicate = (!icmp_ln21_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln26_76 = sext i12 %add_ln26_159 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2461 'sext' 'sext_ln26_76' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln26_24 = trunc i12 %add_ln26_159 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2462 'trunc' 'trunc_ln26_24' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2463 [1/1] (0.00ns)   --->   "%p_shl49_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_24, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2463 'bitconcatenate' 'p_shl49_cast' <Predicate = (!icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2464 [1/1] (1.67ns)   --->   "%sub_ln26_101 = sub i13 %p_shl49_cast, %sext_ln26_76" [conv_1/conv_1.cpp:26]   --->   Operation 2464 'sub' 'sub_ln26_101' <Predicate = (!icmp_ln21_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2465 [1/1] (1.76ns)   --->   "br label %101" [conv_1/conv_1.cpp:24]   --->   Operation 2465 'br' <Predicate = (!icmp_ln21_24)> <Delay = 1.76>
ST_173 : Operation 2466 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_104) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2466 'specregionend' 'empty_151' <Predicate = (icmp_ln21_24)> <Delay = 0.00>
ST_173 : Operation 2467 [1/1] (0.00ns)   --->   "br label %99" [conv_1/conv_1.cpp:18]   --->   Operation 2467 'br' <Predicate = (icmp_ln21_24)> <Delay = 0.00>

State 174 <SV = 53> <Delay = 5.07>
ST_174 : Operation 2468 [1/1] (0.00ns)   --->   "%w_sum_2_24 = phi float [ %w_sum_1_24, %W_Col_Loop_begin24 ], [ %w_sum_3_23, %102 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2468 'phi' 'w_sum_2_24' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2469 [1/1] (0.00ns)   --->   "%ch_0_24 = phi i2 [ 0, %W_Col_Loop_begin24 ], [ %add_ln24_24, %102 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2469 'phi' 'ch_0_24' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2470 [1/1] (0.95ns)   --->   "%icmp_ln24_24 = icmp eq i2 %ch_0_24, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2470 'icmp' 'icmp_ln24_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2471 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2471 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2472 [1/1] (1.56ns)   --->   "%add_ln24_24 = add i2 %ch_0_24, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2472 'add' 'add_ln24_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_24, label %W_Col_Loop_end24, label %102" [conv_1/conv_1.cpp:24]   --->   Operation 2473 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln26_229 = zext i2 %ch_0_24 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2474 'zext' 'zext_ln26_229' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln26_230 = zext i2 %ch_0_24 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2475 'zext' 'zext_ln26_230' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2476 [1/1] (1.82ns)   --->   "%add_ln26_164 = add i6 %sub_ln26_100, %zext_ln26_230" [conv_1/conv_1.cpp:26]   --->   Operation 2476 'add' 'add_ln26_164' <Predicate = (!icmp_ln24_24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln26_231 = zext i6 %add_ln26_164 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2477 'zext' 'zext_ln26_231' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2478 [1/1] (0.00ns)   --->   "%conv_1_weights_24_ad = getelementptr [27 x float]* @conv_1_weights_24, i64 0, i64 %zext_ln26_231" [conv_1/conv_1.cpp:26]   --->   Operation 2478 'getelementptr' 'conv_1_weights_24_ad' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2479 [1/1] (1.67ns)   --->   "%add_ln26_165 = add i13 %sub_ln26_101, %zext_ln26_229" [conv_1/conv_1.cpp:26]   --->   Operation 2479 'add' 'add_ln26_165' <Predicate = (!icmp_ln24_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln26_232 = zext i13 %add_ln26_165 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2480 'zext' 'zext_ln26_232' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2481 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_232" [conv_1/conv_1.cpp:26]   --->   Operation 2481 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2482 [2/2] (3.25ns)   --->   "%conv_1_weights_24_lo = load float* %conv_1_weights_24_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2482 'load' 'conv_1_weights_24_lo' <Predicate = (!icmp_ln24_24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_174 : Operation 2483 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2483 'load' 'conv_input_load_24' <Predicate = (!icmp_ln24_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 2484 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_108) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2484 'specregionend' 'empty_153' <Predicate = (icmp_ln24_24)> <Delay = 0.00>
ST_174 : Operation 2485 [1/1] (0.00ns)   --->   "br label %100" [conv_1/conv_1.cpp:21]   --->   Operation 2485 'br' <Predicate = (icmp_ln24_24)> <Delay = 0.00>

State 175 <SV = 54> <Delay = 15.6>
ST_175 : Operation 2486 [1/2] (3.25ns)   --->   "%conv_1_weights_24_lo = load float* %conv_1_weights_24_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2486 'load' 'conv_1_weights_24_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_175 : Operation 2487 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2487 'load' 'conv_input_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_175 : Operation 2488 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_24_lo, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 2488 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 55> <Delay = 34.9>
ST_176 : Operation 2489 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %conv_1_weights_24_lo, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 2489 'fmul' 'tmp_1_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2490 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_2_24, %tmp_1_23" [conv_1/conv_1.cpp:26]   --->   Operation 2490 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 56> <Delay = 22.5>
ST_177 : Operation 2491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2491 'specloopname' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2492 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_2_24, %tmp_1_23" [conv_1/conv_1.cpp:26]   --->   Operation 2492 'fadd' 'w_sum_3_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2493 [1/1] (0.00ns)   --->   "br label %101" [conv_1/conv_1.cpp:24]   --->   Operation 2493 'br' <Predicate = true> <Delay = 0.00>

State 178 <SV = 52> <Delay = 33.5>
ST_178 : Operation 2494 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv_1/conv_1.cpp:31]   --->   Operation 2494 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2495 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2495 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2496 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2497 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2498 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_145, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2498 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2499 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2499 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv_1/conv_1.cpp:34]   --->   Operation 2500 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2501 [1/1] (6.78ns)   --->   "%tmp_146 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2501 'fcmp' 'tmp_146' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_146" [conv_1/conv_1.cpp:34]   --->   Operation 2502 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2503 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2503 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 2504 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2504 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_178 : Operation 2505 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_100) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2505 'specregionend' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2506 [1/1] (1.76ns)   --->   "br label %103" [conv_1/conv_1.cpp:18]   --->   Operation 2506 'br' <Predicate = true> <Delay = 1.76>

State 179 <SV = 53> <Delay = 22.5>
ST_179 : Operation 2507 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop24 ], [ %add_ln18_25, %W_Row_Loop_end25 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2507 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2508 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop24 ], [ %w_sum_1_25, %W_Row_Loop_end25 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2508 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i2 %wr_0_25 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2509 'zext' 'zext_ln18_25' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2510 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2510 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2511 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2511 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2512 [1/1] (1.56ns)   --->   "%add_ln18_25 = add i2 %wr_0_25, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2512 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2513 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop25, label %W_Row_Loop_begin25" [conv_1/conv_1.cpp:18]   --->   Operation 2513 'br' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2514 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2515 'specregionbegin' 'tmp_107' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_237 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2516 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln26_215 = zext i4 %tmp_237 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2517 'zext' 'zext_ln26_215' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2518 [1/1] (1.73ns)   --->   "%sub_ln26_98 = sub i5 %zext_ln26_215, %zext_ln18_25" [conv_1/conv_1.cpp:26]   --->   Operation 2518 'sub' 'sub_ln26_98' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln26_74 = sext i5 %sub_ln26_98 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2519 'sext' 'sext_ln26_74' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2520 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln18_25, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2520 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_238 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_25, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2521 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln26_216 = zext i10 %tmp_238 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2522 'zext' 'zext_ln26_216' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_239 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2523 'bitconcatenate' 'tmp_239' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln26_217 = zext i7 %tmp_239 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2524 'zext' 'zext_ln26_217' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2525 [1/1] (1.73ns)   --->   "%sub_ln26_99 = sub i11 %zext_ln26_216, %zext_ln26_217" [conv_1/conv_1.cpp:26]   --->   Operation 2525 'sub' 'sub_ln26_99' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln26_75 = sext i11 %sub_ln26_99 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2526 'sext' 'sext_ln26_75' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_179 : Operation 2527 [1/1] (1.76ns)   --->   "br label %104" [conv_1/conv_1.cpp:21]   --->   Operation 2527 'br' <Predicate = (!icmp_ln18_25)> <Delay = 1.76>
ST_179 : Operation 2528 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2528 'fadd' 'w_sum_25' <Predicate = (icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2529 'specregionbegin' 'tmp_106' <Predicate = (icmp_ln18_25)> <Delay = 0.00>

State 180 <SV = 54> <Delay = 5.09>
ST_180 : Operation 2530 [1/1] (0.00ns)   --->   "%w_sum_1_25 = phi float [ %w_sum_0_25, %W_Row_Loop_begin25 ], [ %w_sum_2_25, %W_Col_Loop_end25 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2530 'phi' 'w_sum_1_25' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2531 [1/1] (0.00ns)   --->   "%wc_0_25 = phi i2 [ 0, %W_Row_Loop_begin25 ], [ %add_ln21_25, %W_Col_Loop_end25 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2531 'phi' 'wc_0_25' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2532 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i2 %wc_0_25 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2532 'zext' 'zext_ln21_25' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2533 [1/1] (0.95ns)   --->   "%icmp_ln21_25 = icmp eq i2 %wc_0_25, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2533 'icmp' 'icmp_ln21_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2534 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2534 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2535 [1/1] (1.56ns)   --->   "%add_ln21_25 = add i2 %wc_0_25, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2535 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2536 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_25, label %W_Row_Loop_end25, label %W_Col_Loop_begin25" [conv_1/conv_1.cpp:21]   --->   Operation 2536 'br' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 2537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2537 'specloopname' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2538 'specregionbegin' 'tmp_112' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln26_227 = zext i2 %wc_0_25 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2539 'zext' 'zext_ln26_227' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2540 [1/1] (1.78ns)   --->   "%add_ln26_162 = add i6 %zext_ln26_227, %sext_ln26_74" [conv_1/conv_1.cpp:26]   --->   Operation 2540 'add' 'add_ln26_162' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_104)   --->   "%shl_ln26_25 = shl i6 %add_ln26_162, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2541 'shl' 'shl_ln26_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2542 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_104 = sub i6 %shl_ln26_25, %add_ln26_162" [conv_1/conv_1.cpp:26]   --->   Operation 2542 'sub' 'sub_ln26_104' <Predicate = (!icmp_ln21_25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2543 [1/1] (1.78ns)   --->   "%add_ln26_57 = add i5 %c_0, %zext_ln21_25" [conv_1/conv_1.cpp:26]   --->   Operation 2543 'add' 'add_ln26_57' <Predicate = (!icmp_ln21_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln26_228 = zext i5 %add_ln26_57 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2544 'zext' 'zext_ln26_228' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2545 [1/1] (1.63ns)   --->   "%add_ln26_163 = add i12 %zext_ln26_228, %sext_ln26_75" [conv_1/conv_1.cpp:26]   --->   Operation 2545 'add' 'add_ln26_163' <Predicate = (!icmp_ln21_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln26_79 = sext i12 %add_ln26_163 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2546 'sext' 'sext_ln26_79' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln26_25 = trunc i12 %add_ln26_163 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2547 'trunc' 'trunc_ln26_25' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2548 [1/1] (0.00ns)   --->   "%p_shl51_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_25, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2548 'bitconcatenate' 'p_shl51_cast' <Predicate = (!icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2549 [1/1] (1.67ns)   --->   "%sub_ln26_105 = sub i13 %p_shl51_cast, %sext_ln26_79" [conv_1/conv_1.cpp:26]   --->   Operation 2549 'sub' 'sub_ln26_105' <Predicate = (!icmp_ln21_25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2550 [1/1] (1.76ns)   --->   "br label %105" [conv_1/conv_1.cpp:24]   --->   Operation 2550 'br' <Predicate = (!icmp_ln21_25)> <Delay = 1.76>
ST_180 : Operation 2551 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_107) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2551 'specregionend' 'empty_157' <Predicate = (icmp_ln21_25)> <Delay = 0.00>
ST_180 : Operation 2552 [1/1] (0.00ns)   --->   "br label %103" [conv_1/conv_1.cpp:18]   --->   Operation 2552 'br' <Predicate = (icmp_ln21_25)> <Delay = 0.00>

State 181 <SV = 55> <Delay = 5.07>
ST_181 : Operation 2553 [1/1] (0.00ns)   --->   "%w_sum_2_25 = phi float [ %w_sum_1_25, %W_Col_Loop_begin25 ], [ %w_sum_3_24, %106 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2553 'phi' 'w_sum_2_25' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2554 [1/1] (0.00ns)   --->   "%ch_0_25 = phi i2 [ 0, %W_Col_Loop_begin25 ], [ %add_ln24_25, %106 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2554 'phi' 'ch_0_25' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2555 [1/1] (0.95ns)   --->   "%icmp_ln24_25 = icmp eq i2 %ch_0_25, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2555 'icmp' 'icmp_ln24_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2556 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2556 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2557 [1/1] (1.56ns)   --->   "%add_ln24_25 = add i2 %ch_0_25, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2557 'add' 'add_ln24_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_25, label %W_Col_Loop_end25, label %106" [conv_1/conv_1.cpp:24]   --->   Operation 2558 'br' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln26_238 = zext i2 %ch_0_25 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2559 'zext' 'zext_ln26_238' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln26_239 = zext i2 %ch_0_25 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2560 'zext' 'zext_ln26_239' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2561 [1/1] (1.82ns)   --->   "%add_ln26_168 = add i6 %sub_ln26_104, %zext_ln26_239" [conv_1/conv_1.cpp:26]   --->   Operation 2561 'add' 'add_ln26_168' <Predicate = (!icmp_ln24_25)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln26_240 = zext i6 %add_ln26_168 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2562 'zext' 'zext_ln26_240' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2563 [1/1] (0.00ns)   --->   "%conv_1_weights_25_ad = getelementptr [27 x float]* @conv_1_weights_25, i64 0, i64 %zext_ln26_240" [conv_1/conv_1.cpp:26]   --->   Operation 2563 'getelementptr' 'conv_1_weights_25_ad' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2564 [1/1] (1.67ns)   --->   "%add_ln26_169 = add i13 %sub_ln26_105, %zext_ln26_238" [conv_1/conv_1.cpp:26]   --->   Operation 2564 'add' 'add_ln26_169' <Predicate = (!icmp_ln24_25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln26_241 = zext i13 %add_ln26_169 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2565 'zext' 'zext_ln26_241' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2566 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_241" [conv_1/conv_1.cpp:26]   --->   Operation 2566 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2567 [2/2] (3.25ns)   --->   "%conv_1_weights_25_lo = load float* %conv_1_weights_25_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2567 'load' 'conv_1_weights_25_lo' <Predicate = (!icmp_ln24_25)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_181 : Operation 2568 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2568 'load' 'conv_input_load_25' <Predicate = (!icmp_ln24_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_181 : Operation 2569 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_112) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2569 'specregionend' 'empty_159' <Predicate = (icmp_ln24_25)> <Delay = 0.00>
ST_181 : Operation 2570 [1/1] (0.00ns)   --->   "br label %104" [conv_1/conv_1.cpp:21]   --->   Operation 2570 'br' <Predicate = (icmp_ln24_25)> <Delay = 0.00>

State 182 <SV = 56> <Delay = 15.6>
ST_182 : Operation 2571 [1/2] (3.25ns)   --->   "%conv_1_weights_25_lo = load float* %conv_1_weights_25_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2571 'load' 'conv_1_weights_25_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_182 : Operation 2572 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2572 'load' 'conv_input_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_182 : Operation 2573 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_25_lo, %conv_input_load_25" [conv_1/conv_1.cpp:26]   --->   Operation 2573 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 57> <Delay = 34.9>
ST_183 : Operation 2574 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %conv_1_weights_25_lo, %conv_input_load_25" [conv_1/conv_1.cpp:26]   --->   Operation 2574 'fmul' 'tmp_1_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2575 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_2_25, %tmp_1_24" [conv_1/conv_1.cpp:26]   --->   Operation 2575 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 58> <Delay = 22.5>
ST_184 : Operation 2576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2576 'specloopname' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2577 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_2_25, %tmp_1_24" [conv_1/conv_1.cpp:26]   --->   Operation 2577 'fadd' 'w_sum_3_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2578 [1/1] (0.00ns)   --->   "br label %105" [conv_1/conv_1.cpp:24]   --->   Operation 2578 'br' <Predicate = true> <Delay = 0.00>

State 185 <SV = 54> <Delay = 33.5>
ST_185 : Operation 2579 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2579 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2580 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2580 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2581 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2582 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2582 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2583 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_147, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2583 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2584 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2584 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv_1/conv_1.cpp:34]   --->   Operation 2585 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2586 [1/1] (6.78ns)   --->   "%tmp_148 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2586 'fcmp' 'tmp_148' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_148" [conv_1/conv_1.cpp:34]   --->   Operation 2587 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2588 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2588 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 2589 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2589 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_185 : Operation 2590 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_103) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2590 'specregionend' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2591 [1/1] (1.76ns)   --->   "br label %107" [conv_1/conv_1.cpp:18]   --->   Operation 2591 'br' <Predicate = true> <Delay = 1.76>

State 186 <SV = 55> <Delay = 22.5>
ST_186 : Operation 2592 [1/1] (0.00ns)   --->   "%wr_0_26 = phi i2 [ 0, %Filter1_Loop25 ], [ %add_ln18_26, %W_Row_Loop_end26 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2592 'phi' 'wr_0_26' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2593 [1/1] (0.00ns)   --->   "%w_sum_0_26 = phi float [ 0.000000e+00, %Filter1_Loop25 ], [ %w_sum_1_26, %W_Row_Loop_end26 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2593 'phi' 'w_sum_0_26' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2594 [1/1] (0.00ns)   --->   "%zext_ln18_26 = zext i2 %wr_0_26 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2594 'zext' 'zext_ln18_26' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2595 [1/1] (0.95ns)   --->   "%icmp_ln18_26 = icmp eq i2 %wr_0_26, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2595 'icmp' 'icmp_ln18_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2596 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2596 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2597 [1/1] (1.56ns)   --->   "%add_ln18_26 = add i2 %wr_0_26, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2597 'add' 'add_ln18_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2598 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_26, label %Filter1_Loop26, label %W_Row_Loop_begin26" [conv_1/conv_1.cpp:18]   --->   Operation 2598 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2599 'specloopname' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2600 'specregionbegin' 'tmp_111' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_240 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2601 'bitconcatenate' 'tmp_240' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln26_224 = zext i4 %tmp_240 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2602 'zext' 'zext_ln26_224' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2603 [1/1] (1.73ns)   --->   "%sub_ln26_102 = sub i5 %zext_ln26_224, %zext_ln18_26" [conv_1/conv_1.cpp:26]   --->   Operation 2603 'sub' 'sub_ln26_102' <Predicate = (!icmp_ln18_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln26_77 = sext i5 %sub_ln26_102 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2604 'sext' 'sext_ln26_77' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2605 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %zext_ln18_26, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2605 'add' 'add_ln26_26' <Predicate = (!icmp_ln18_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_241 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2606 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln26_225 = zext i10 %tmp_241 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2607 'zext' 'zext_ln26_225' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_242 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2608 'bitconcatenate' 'tmp_242' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln26_226 = zext i7 %tmp_242 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2609 'zext' 'zext_ln26_226' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2610 [1/1] (1.73ns)   --->   "%sub_ln26_103 = sub i11 %zext_ln26_225, %zext_ln26_226" [conv_1/conv_1.cpp:26]   --->   Operation 2610 'sub' 'sub_ln26_103' <Predicate = (!icmp_ln18_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln26_78 = sext i11 %sub_ln26_103 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2611 'sext' 'sext_ln26_78' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_186 : Operation 2612 [1/1] (1.76ns)   --->   "br label %108" [conv_1/conv_1.cpp:21]   --->   Operation 2612 'br' <Predicate = (!icmp_ln18_26)> <Delay = 1.76>
ST_186 : Operation 2613 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv_1/conv_1.cpp:31]   --->   Operation 2613 'fadd' 'w_sum_26' <Predicate = (icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2614 'specregionbegin' 'tmp_109' <Predicate = (icmp_ln18_26)> <Delay = 0.00>

State 187 <SV = 56> <Delay = 5.09>
ST_187 : Operation 2615 [1/1] (0.00ns)   --->   "%w_sum_1_26 = phi float [ %w_sum_0_26, %W_Row_Loop_begin26 ], [ %w_sum_2_26, %W_Col_Loop_end26 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2615 'phi' 'w_sum_1_26' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2616 [1/1] (0.00ns)   --->   "%wc_0_26 = phi i2 [ 0, %W_Row_Loop_begin26 ], [ %add_ln21_26, %W_Col_Loop_end26 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2616 'phi' 'wc_0_26' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln21_26 = zext i2 %wc_0_26 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2617 'zext' 'zext_ln21_26' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2618 [1/1] (0.95ns)   --->   "%icmp_ln21_26 = icmp eq i2 %wc_0_26, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2618 'icmp' 'icmp_ln21_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2619 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2619 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2620 [1/1] (1.56ns)   --->   "%add_ln21_26 = add i2 %wc_0_26, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2620 'add' 'add_ln21_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2621 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_26, label %W_Row_Loop_end26, label %W_Col_Loop_begin26" [conv_1/conv_1.cpp:21]   --->   Operation 2621 'br' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2622 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2622 'specloopname' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2623 'specregionbegin' 'tmp_115' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln26_236 = zext i2 %wc_0_26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2624 'zext' 'zext_ln26_236' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2625 [1/1] (1.78ns)   --->   "%add_ln26_166 = add i6 %zext_ln26_236, %sext_ln26_77" [conv_1/conv_1.cpp:26]   --->   Operation 2625 'add' 'add_ln26_166' <Predicate = (!icmp_ln21_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_108)   --->   "%shl_ln26_26 = shl i6 %add_ln26_166, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2626 'shl' 'shl_ln26_26' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2627 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_108 = sub i6 %shl_ln26_26, %add_ln26_166" [conv_1/conv_1.cpp:26]   --->   Operation 2627 'sub' 'sub_ln26_108' <Predicate = (!icmp_ln21_26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2628 [1/1] (1.78ns)   --->   "%add_ln26_58 = add i5 %c_0, %zext_ln21_26" [conv_1/conv_1.cpp:26]   --->   Operation 2628 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln26_237 = zext i5 %add_ln26_58 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2629 'zext' 'zext_ln26_237' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2630 [1/1] (1.63ns)   --->   "%add_ln26_167 = add i12 %zext_ln26_237, %sext_ln26_78" [conv_1/conv_1.cpp:26]   --->   Operation 2630 'add' 'add_ln26_167' <Predicate = (!icmp_ln21_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln26_82 = sext i12 %add_ln26_167 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2631 'sext' 'sext_ln26_82' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln26_26 = trunc i12 %add_ln26_167 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2632 'trunc' 'trunc_ln26_26' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2633 [1/1] (0.00ns)   --->   "%p_shl53_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2633 'bitconcatenate' 'p_shl53_cast' <Predicate = (!icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2634 [1/1] (1.67ns)   --->   "%sub_ln26_109 = sub i13 %p_shl53_cast, %sext_ln26_82" [conv_1/conv_1.cpp:26]   --->   Operation 2634 'sub' 'sub_ln26_109' <Predicate = (!icmp_ln21_26)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2635 [1/1] (1.76ns)   --->   "br label %109" [conv_1/conv_1.cpp:24]   --->   Operation 2635 'br' <Predicate = (!icmp_ln21_26)> <Delay = 1.76>
ST_187 : Operation 2636 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_111) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2636 'specregionend' 'empty_163' <Predicate = (icmp_ln21_26)> <Delay = 0.00>
ST_187 : Operation 2637 [1/1] (0.00ns)   --->   "br label %107" [conv_1/conv_1.cpp:18]   --->   Operation 2637 'br' <Predicate = (icmp_ln21_26)> <Delay = 0.00>

State 188 <SV = 57> <Delay = 5.07>
ST_188 : Operation 2638 [1/1] (0.00ns)   --->   "%w_sum_2_26 = phi float [ %w_sum_1_26, %W_Col_Loop_begin26 ], [ %w_sum_3_25, %110 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2638 'phi' 'w_sum_2_26' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2639 [1/1] (0.00ns)   --->   "%ch_0_26 = phi i2 [ 0, %W_Col_Loop_begin26 ], [ %add_ln24_26, %110 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2639 'phi' 'ch_0_26' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2640 [1/1] (0.95ns)   --->   "%icmp_ln24_26 = icmp eq i2 %ch_0_26, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2640 'icmp' 'icmp_ln24_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2641 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2641 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2642 [1/1] (1.56ns)   --->   "%add_ln24_26 = add i2 %ch_0_26, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2642 'add' 'add_ln24_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2643 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_26, label %W_Col_Loop_end26, label %110" [conv_1/conv_1.cpp:24]   --->   Operation 2643 'br' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln26_247 = zext i2 %ch_0_26 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2644 'zext' 'zext_ln26_247' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln26_248 = zext i2 %ch_0_26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2645 'zext' 'zext_ln26_248' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2646 [1/1] (1.82ns)   --->   "%add_ln26_172 = add i6 %sub_ln26_108, %zext_ln26_248" [conv_1/conv_1.cpp:26]   --->   Operation 2646 'add' 'add_ln26_172' <Predicate = (!icmp_ln24_26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2647 [1/1] (0.00ns)   --->   "%zext_ln26_249 = zext i6 %add_ln26_172 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2647 'zext' 'zext_ln26_249' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2648 [1/1] (0.00ns)   --->   "%conv_1_weights_26_ad = getelementptr [27 x float]* @conv_1_weights_26, i64 0, i64 %zext_ln26_249" [conv_1/conv_1.cpp:26]   --->   Operation 2648 'getelementptr' 'conv_1_weights_26_ad' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2649 [1/1] (1.67ns)   --->   "%add_ln26_173 = add i13 %sub_ln26_109, %zext_ln26_247" [conv_1/conv_1.cpp:26]   --->   Operation 2649 'add' 'add_ln26_173' <Predicate = (!icmp_ln24_26)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln26_250 = zext i13 %add_ln26_173 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2650 'zext' 'zext_ln26_250' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2651 [1/1] (0.00ns)   --->   "%conv_input_addr_26 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_250" [conv_1/conv_1.cpp:26]   --->   Operation 2651 'getelementptr' 'conv_input_addr_26' <Predicate = (!icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2652 [2/2] (3.25ns)   --->   "%conv_1_weights_26_lo = load float* %conv_1_weights_26_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2652 'load' 'conv_1_weights_26_lo' <Predicate = (!icmp_ln24_26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_188 : Operation 2653 [2/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2653 'load' 'conv_input_load_26' <Predicate = (!icmp_ln24_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_188 : Operation 2654 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_115) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2654 'specregionend' 'empty_165' <Predicate = (icmp_ln24_26)> <Delay = 0.00>
ST_188 : Operation 2655 [1/1] (0.00ns)   --->   "br label %108" [conv_1/conv_1.cpp:21]   --->   Operation 2655 'br' <Predicate = (icmp_ln24_26)> <Delay = 0.00>

State 189 <SV = 58> <Delay = 15.6>
ST_189 : Operation 2656 [1/2] (3.25ns)   --->   "%conv_1_weights_26_lo = load float* %conv_1_weights_26_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2656 'load' 'conv_1_weights_26_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_189 : Operation 2657 [1/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2657 'load' 'conv_input_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_189 : Operation 2658 [2/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %conv_1_weights_26_lo, %conv_input_load_26" [conv_1/conv_1.cpp:26]   --->   Operation 2658 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 59> <Delay = 34.9>
ST_190 : Operation 2659 [1/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %conv_1_weights_26_lo, %conv_input_load_26" [conv_1/conv_1.cpp:26]   --->   Operation 2659 'fmul' 'tmp_1_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2660 [2/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_2_26, %tmp_1_25" [conv_1/conv_1.cpp:26]   --->   Operation 2660 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 60> <Delay = 22.5>
ST_191 : Operation 2661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2661 'specloopname' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2662 [1/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_2_26, %tmp_1_25" [conv_1/conv_1.cpp:26]   --->   Operation 2662 'fadd' 'w_sum_3_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2663 [1/1] (0.00ns)   --->   "br label %109" [conv_1/conv_1.cpp:24]   --->   Operation 2663 'br' <Predicate = true> <Delay = 0.00>

State 192 <SV = 56> <Delay = 33.5>
ST_192 : Operation 2664 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv_1/conv_1.cpp:31]   --->   Operation 2664 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2665 [1/1] (0.00ns)   --->   "%bitcast_ln34_26 = bitcast float %w_sum_26 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2665 'bitcast' 'bitcast_ln34_26' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_26, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2666 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2667 [1/1] (0.00ns)   --->   "%trunc_ln34_26 = trunc i32 %bitcast_ln34_26 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2667 'trunc' 'trunc_ln34_26' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2668 [1/1] (1.55ns)   --->   "%icmp_ln34_52 = icmp ne i8 %tmp_149, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2668 'icmp' 'icmp_ln34_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2669 [1/1] (2.44ns)   --->   "%icmp_ln34_53 = icmp eq i23 %trunc_ln34_26, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2669 'icmp' 'icmp_ln34_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%or_ln34_26 = or i1 %icmp_ln34_53, %icmp_ln34_52" [conv_1/conv_1.cpp:34]   --->   Operation 2670 'or' 'or_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2671 [1/1] (6.78ns)   --->   "%tmp_150 = fcmp ogt float %w_sum_26, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2671 'fcmp' 'tmp_150' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%and_ln34_26 = and i1 %or_ln34_26, %tmp_150" [conv_1/conv_1.cpp:34]   --->   Operation 2672 'and' 'and_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2673 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_26 = select i1 %and_ln34_26, float %w_sum_26, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2673 'select' 'select_ln34_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 2674 [1/1] (3.25ns)   --->   "store float %select_ln34_26, float* %conv_out_addr_26, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2674 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_192 : Operation 2675 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_106) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2675 'specregionend' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2676 [1/1] (1.76ns)   --->   "br label %111" [conv_1/conv_1.cpp:18]   --->   Operation 2676 'br' <Predicate = true> <Delay = 1.76>

State 193 <SV = 57> <Delay = 22.5>
ST_193 : Operation 2677 [1/1] (0.00ns)   --->   "%wr_0_27 = phi i2 [ 0, %Filter1_Loop26 ], [ %add_ln18_27, %W_Row_Loop_end27 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2677 'phi' 'wr_0_27' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2678 [1/1] (0.00ns)   --->   "%w_sum_0_27 = phi float [ 0.000000e+00, %Filter1_Loop26 ], [ %w_sum_1_27, %W_Row_Loop_end27 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2678 'phi' 'w_sum_0_27' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2679 [1/1] (0.00ns)   --->   "%zext_ln18_27 = zext i2 %wr_0_27 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2679 'zext' 'zext_ln18_27' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2680 [1/1] (0.95ns)   --->   "%icmp_ln18_27 = icmp eq i2 %wr_0_27, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2680 'icmp' 'icmp_ln18_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2681 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2681 'speclooptripcount' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2682 [1/1] (1.56ns)   --->   "%add_ln18_27 = add i2 %wr_0_27, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2682 'add' 'add_ln18_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2683 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_27, label %Filter1_Loop27, label %W_Row_Loop_begin27" [conv_1/conv_1.cpp:18]   --->   Operation 2683 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2684 'specloopname' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2685 'specregionbegin' 'tmp_114' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_243 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_27, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2686 'bitconcatenate' 'tmp_243' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln26_233 = zext i4 %tmp_243 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2687 'zext' 'zext_ln26_233' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2688 [1/1] (1.73ns)   --->   "%sub_ln26_106 = sub i5 %zext_ln26_233, %zext_ln18_27" [conv_1/conv_1.cpp:26]   --->   Operation 2688 'sub' 'sub_ln26_106' <Predicate = (!icmp_ln18_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln26_80 = sext i5 %sub_ln26_106 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2689 'sext' 'sext_ln26_80' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2690 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %zext_ln18_27, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2690 'add' 'add_ln26_27' <Predicate = (!icmp_ln18_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_244 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_27, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2691 'bitconcatenate' 'tmp_244' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln26_234 = zext i10 %tmp_244 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2692 'zext' 'zext_ln26_234' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_245 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_27, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2693 'bitconcatenate' 'tmp_245' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln26_235 = zext i7 %tmp_245 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2694 'zext' 'zext_ln26_235' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2695 [1/1] (1.73ns)   --->   "%sub_ln26_107 = sub i11 %zext_ln26_234, %zext_ln26_235" [conv_1/conv_1.cpp:26]   --->   Operation 2695 'sub' 'sub_ln26_107' <Predicate = (!icmp_ln18_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln26_81 = sext i11 %sub_ln26_107 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2696 'sext' 'sext_ln26_81' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_193 : Operation 2697 [1/1] (1.76ns)   --->   "br label %112" [conv_1/conv_1.cpp:21]   --->   Operation 2697 'br' <Predicate = (!icmp_ln18_27)> <Delay = 1.76>
ST_193 : Operation 2698 [2/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv_1/conv_1.cpp:31]   --->   Operation 2698 'fadd' 'w_sum_27' <Predicate = (icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2699 'specregionbegin' 'tmp_113' <Predicate = (icmp_ln18_27)> <Delay = 0.00>

State 194 <SV = 58> <Delay = 5.09>
ST_194 : Operation 2700 [1/1] (0.00ns)   --->   "%w_sum_1_27 = phi float [ %w_sum_0_27, %W_Row_Loop_begin27 ], [ %w_sum_2_27, %W_Col_Loop_end27 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2700 'phi' 'w_sum_1_27' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2701 [1/1] (0.00ns)   --->   "%wc_0_27 = phi i2 [ 0, %W_Row_Loop_begin27 ], [ %add_ln21_27, %W_Col_Loop_end27 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2701 'phi' 'wc_0_27' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln21_27 = zext i2 %wc_0_27 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2702 'zext' 'zext_ln21_27' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2703 [1/1] (0.95ns)   --->   "%icmp_ln21_27 = icmp eq i2 %wc_0_27, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2703 'icmp' 'icmp_ln21_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2704 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2704 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2705 [1/1] (1.56ns)   --->   "%add_ln21_27 = add i2 %wc_0_27, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2705 'add' 'add_ln21_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_27, label %W_Row_Loop_end27, label %W_Col_Loop_begin27" [conv_1/conv_1.cpp:21]   --->   Operation 2706 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2707 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2707 'specloopname' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2708 'specregionbegin' 'tmp_118' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2709 [1/1] (0.00ns)   --->   "%zext_ln26_245 = zext i2 %wc_0_27 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2709 'zext' 'zext_ln26_245' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2710 [1/1] (1.78ns)   --->   "%add_ln26_170 = add i6 %zext_ln26_245, %sext_ln26_80" [conv_1/conv_1.cpp:26]   --->   Operation 2710 'add' 'add_ln26_170' <Predicate = (!icmp_ln21_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_112)   --->   "%shl_ln26_27 = shl i6 %add_ln26_170, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2711 'shl' 'shl_ln26_27' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2712 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_112 = sub i6 %shl_ln26_27, %add_ln26_170" [conv_1/conv_1.cpp:26]   --->   Operation 2712 'sub' 'sub_ln26_112' <Predicate = (!icmp_ln21_27)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2713 [1/1] (1.78ns)   --->   "%add_ln26_59 = add i5 %c_0, %zext_ln21_27" [conv_1/conv_1.cpp:26]   --->   Operation 2713 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2714 [1/1] (0.00ns)   --->   "%zext_ln26_246 = zext i5 %add_ln26_59 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2714 'zext' 'zext_ln26_246' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2715 [1/1] (1.63ns)   --->   "%add_ln26_171 = add i12 %zext_ln26_246, %sext_ln26_81" [conv_1/conv_1.cpp:26]   --->   Operation 2715 'add' 'add_ln26_171' <Predicate = (!icmp_ln21_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln26_85 = sext i12 %add_ln26_171 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2716 'sext' 'sext_ln26_85' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2717 [1/1] (0.00ns)   --->   "%trunc_ln26_27 = trunc i12 %add_ln26_171 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2717 'trunc' 'trunc_ln26_27' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2718 [1/1] (0.00ns)   --->   "%p_shl55_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_27, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2718 'bitconcatenate' 'p_shl55_cast' <Predicate = (!icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2719 [1/1] (1.67ns)   --->   "%sub_ln26_113 = sub i13 %p_shl55_cast, %sext_ln26_85" [conv_1/conv_1.cpp:26]   --->   Operation 2719 'sub' 'sub_ln26_113' <Predicate = (!icmp_ln21_27)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2720 [1/1] (1.76ns)   --->   "br label %113" [conv_1/conv_1.cpp:24]   --->   Operation 2720 'br' <Predicate = (!icmp_ln21_27)> <Delay = 1.76>
ST_194 : Operation 2721 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_114) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2721 'specregionend' 'empty_169' <Predicate = (icmp_ln21_27)> <Delay = 0.00>
ST_194 : Operation 2722 [1/1] (0.00ns)   --->   "br label %111" [conv_1/conv_1.cpp:18]   --->   Operation 2722 'br' <Predicate = (icmp_ln21_27)> <Delay = 0.00>

State 195 <SV = 59> <Delay = 5.07>
ST_195 : Operation 2723 [1/1] (0.00ns)   --->   "%w_sum_2_27 = phi float [ %w_sum_1_27, %W_Col_Loop_begin27 ], [ %w_sum_3_26, %114 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2723 'phi' 'w_sum_2_27' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2724 [1/1] (0.00ns)   --->   "%ch_0_27 = phi i2 [ 0, %W_Col_Loop_begin27 ], [ %add_ln24_27, %114 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2724 'phi' 'ch_0_27' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2725 [1/1] (0.95ns)   --->   "%icmp_ln24_27 = icmp eq i2 %ch_0_27, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2725 'icmp' 'icmp_ln24_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2726 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2726 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2727 [1/1] (1.56ns)   --->   "%add_ln24_27 = add i2 %ch_0_27, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2727 'add' 'add_ln24_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2728 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_27, label %W_Col_Loop_end27, label %114" [conv_1/conv_1.cpp:24]   --->   Operation 2728 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln26_256 = zext i2 %ch_0_27 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2729 'zext' 'zext_ln26_256' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln26_257 = zext i2 %ch_0_27 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2730 'zext' 'zext_ln26_257' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2731 [1/1] (1.82ns)   --->   "%add_ln26_176 = add i6 %sub_ln26_112, %zext_ln26_257" [conv_1/conv_1.cpp:26]   --->   Operation 2731 'add' 'add_ln26_176' <Predicate = (!icmp_ln24_27)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln26_258 = zext i6 %add_ln26_176 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2732 'zext' 'zext_ln26_258' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2733 [1/1] (0.00ns)   --->   "%conv_1_weights_27_ad = getelementptr [27 x float]* @conv_1_weights_27, i64 0, i64 %zext_ln26_258" [conv_1/conv_1.cpp:26]   --->   Operation 2733 'getelementptr' 'conv_1_weights_27_ad' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2734 [1/1] (1.67ns)   --->   "%add_ln26_177 = add i13 %sub_ln26_113, %zext_ln26_256" [conv_1/conv_1.cpp:26]   --->   Operation 2734 'add' 'add_ln26_177' <Predicate = (!icmp_ln24_27)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln26_259 = zext i13 %add_ln26_177 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2735 'zext' 'zext_ln26_259' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2736 [1/1] (0.00ns)   --->   "%conv_input_addr_27 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_259" [conv_1/conv_1.cpp:26]   --->   Operation 2736 'getelementptr' 'conv_input_addr_27' <Predicate = (!icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2737 [2/2] (3.25ns)   --->   "%conv_1_weights_27_lo = load float* %conv_1_weights_27_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2737 'load' 'conv_1_weights_27_lo' <Predicate = (!icmp_ln24_27)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_195 : Operation 2738 [2/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2738 'load' 'conv_input_load_27' <Predicate = (!icmp_ln24_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_195 : Operation 2739 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_118) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2739 'specregionend' 'empty_171' <Predicate = (icmp_ln24_27)> <Delay = 0.00>
ST_195 : Operation 2740 [1/1] (0.00ns)   --->   "br label %112" [conv_1/conv_1.cpp:21]   --->   Operation 2740 'br' <Predicate = (icmp_ln24_27)> <Delay = 0.00>

State 196 <SV = 60> <Delay = 15.6>
ST_196 : Operation 2741 [1/2] (3.25ns)   --->   "%conv_1_weights_27_lo = load float* %conv_1_weights_27_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2741 'load' 'conv_1_weights_27_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_196 : Operation 2742 [1/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2742 'load' 'conv_input_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_196 : Operation 2743 [2/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %conv_1_weights_27_lo, %conv_input_load_27" [conv_1/conv_1.cpp:26]   --->   Operation 2743 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 61> <Delay = 34.9>
ST_197 : Operation 2744 [1/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %conv_1_weights_27_lo, %conv_input_load_27" [conv_1/conv_1.cpp:26]   --->   Operation 2744 'fmul' 'tmp_1_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2745 [2/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_2_27, %tmp_1_26" [conv_1/conv_1.cpp:26]   --->   Operation 2745 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 62> <Delay = 22.5>
ST_198 : Operation 2746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2746 'specloopname' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2747 [1/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_2_27, %tmp_1_26" [conv_1/conv_1.cpp:26]   --->   Operation 2747 'fadd' 'w_sum_3_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2748 [1/1] (0.00ns)   --->   "br label %113" [conv_1/conv_1.cpp:24]   --->   Operation 2748 'br' <Predicate = true> <Delay = 0.00>

State 199 <SV = 58> <Delay = 33.5>
ST_199 : Operation 2749 [1/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv_1/conv_1.cpp:31]   --->   Operation 2749 'fadd' 'w_sum_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2750 [1/1] (0.00ns)   --->   "%bitcast_ln34_27 = bitcast float %w_sum_27 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2750 'bitcast' 'bitcast_ln34_27' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2751 [1/1] (0.00ns)   --->   "%tmp_151 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_27, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2751 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2752 [1/1] (0.00ns)   --->   "%trunc_ln34_27 = trunc i32 %bitcast_ln34_27 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2752 'trunc' 'trunc_ln34_27' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2753 [1/1] (1.55ns)   --->   "%icmp_ln34_54 = icmp ne i8 %tmp_151, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2753 'icmp' 'icmp_ln34_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2754 [1/1] (2.44ns)   --->   "%icmp_ln34_55 = icmp eq i23 %trunc_ln34_27, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2754 'icmp' 'icmp_ln34_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%or_ln34_27 = or i1 %icmp_ln34_55, %icmp_ln34_54" [conv_1/conv_1.cpp:34]   --->   Operation 2755 'or' 'or_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2756 [1/1] (6.78ns)   --->   "%tmp_152 = fcmp ogt float %w_sum_27, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2756 'fcmp' 'tmp_152' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%and_ln34_27 = and i1 %or_ln34_27, %tmp_152" [conv_1/conv_1.cpp:34]   --->   Operation 2757 'and' 'and_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2758 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_27 = select i1 %and_ln34_27, float %w_sum_27, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2758 'select' 'select_ln34_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 2759 [1/1] (3.25ns)   --->   "store float %select_ln34_27, float* %conv_out_addr_27, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_199 : Operation 2760 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_109) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2760 'specregionend' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2761 [1/1] (1.76ns)   --->   "br label %115" [conv_1/conv_1.cpp:18]   --->   Operation 2761 'br' <Predicate = true> <Delay = 1.76>

State 200 <SV = 59> <Delay = 22.5>
ST_200 : Operation 2762 [1/1] (0.00ns)   --->   "%wr_0_28 = phi i2 [ 0, %Filter1_Loop27 ], [ %add_ln18_28, %W_Row_Loop_end28 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2762 'phi' 'wr_0_28' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2763 [1/1] (0.00ns)   --->   "%w_sum_0_28 = phi float [ 0.000000e+00, %Filter1_Loop27 ], [ %w_sum_1_28, %W_Row_Loop_end28 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2763 'phi' 'w_sum_0_28' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln18_28 = zext i2 %wr_0_28 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2764 'zext' 'zext_ln18_28' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2765 [1/1] (0.95ns)   --->   "%icmp_ln18_28 = icmp eq i2 %wr_0_28, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2765 'icmp' 'icmp_ln18_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2766 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2766 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2767 [1/1] (1.56ns)   --->   "%add_ln18_28 = add i2 %wr_0_28, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2767 'add' 'add_ln18_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_28, label %Filter1_Loop28, label %W_Row_Loop_begin28" [conv_1/conv_1.cpp:18]   --->   Operation 2768 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2769 'specloopname' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2770 'specregionbegin' 'tmp_117' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_246 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_28, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2771 'bitconcatenate' 'tmp_246' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln26_242 = zext i4 %tmp_246 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2772 'zext' 'zext_ln26_242' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2773 [1/1] (1.73ns)   --->   "%sub_ln26_110 = sub i5 %zext_ln26_242, %zext_ln18_28" [conv_1/conv_1.cpp:26]   --->   Operation 2773 'sub' 'sub_ln26_110' <Predicate = (!icmp_ln18_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln26_83 = sext i5 %sub_ln26_110 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2774 'sext' 'sext_ln26_83' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2775 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %zext_ln18_28, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2775 'add' 'add_ln26_28' <Predicate = (!icmp_ln18_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2776 [1/1] (0.00ns)   --->   "%tmp_247 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_28, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2776 'bitconcatenate' 'tmp_247' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln26_243 = zext i10 %tmp_247 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2777 'zext' 'zext_ln26_243' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_248 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_28, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2778 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln26_244 = zext i7 %tmp_248 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2779 'zext' 'zext_ln26_244' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2780 [1/1] (1.73ns)   --->   "%sub_ln26_111 = sub i11 %zext_ln26_243, %zext_ln26_244" [conv_1/conv_1.cpp:26]   --->   Operation 2780 'sub' 'sub_ln26_111' <Predicate = (!icmp_ln18_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln26_84 = sext i11 %sub_ln26_111 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2781 'sext' 'sext_ln26_84' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_200 : Operation 2782 [1/1] (1.76ns)   --->   "br label %116" [conv_1/conv_1.cpp:21]   --->   Operation 2782 'br' <Predicate = (!icmp_ln18_28)> <Delay = 1.76>
ST_200 : Operation 2783 [2/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2783 'fadd' 'w_sum_28' <Predicate = (icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2784 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2784 'specregionbegin' 'tmp_116' <Predicate = (icmp_ln18_28)> <Delay = 0.00>

State 201 <SV = 60> <Delay = 5.09>
ST_201 : Operation 2785 [1/1] (0.00ns)   --->   "%w_sum_1_28 = phi float [ %w_sum_0_28, %W_Row_Loop_begin28 ], [ %w_sum_2_28, %W_Col_Loop_end28 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2785 'phi' 'w_sum_1_28' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2786 [1/1] (0.00ns)   --->   "%wc_0_28 = phi i2 [ 0, %W_Row_Loop_begin28 ], [ %add_ln21_28, %W_Col_Loop_end28 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2786 'phi' 'wc_0_28' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln21_28 = zext i2 %wc_0_28 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2787 'zext' 'zext_ln21_28' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2788 [1/1] (0.95ns)   --->   "%icmp_ln21_28 = icmp eq i2 %wc_0_28, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2788 'icmp' 'icmp_ln21_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2789 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2789 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2790 [1/1] (1.56ns)   --->   "%add_ln21_28 = add i2 %wc_0_28, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2790 'add' 'add_ln21_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2791 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_28, label %W_Row_Loop_end28, label %W_Col_Loop_begin28" [conv_1/conv_1.cpp:21]   --->   Operation 2791 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2792 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2792 'specloopname' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2793 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2793 'specregionbegin' 'tmp_121' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln26_254 = zext i2 %wc_0_28 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2794 'zext' 'zext_ln26_254' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2795 [1/1] (1.78ns)   --->   "%add_ln26_174 = add i6 %zext_ln26_254, %sext_ln26_83" [conv_1/conv_1.cpp:26]   --->   Operation 2795 'add' 'add_ln26_174' <Predicate = (!icmp_ln21_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_116)   --->   "%shl_ln26_28 = shl i6 %add_ln26_174, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2796 'shl' 'shl_ln26_28' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2797 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_116 = sub i6 %shl_ln26_28, %add_ln26_174" [conv_1/conv_1.cpp:26]   --->   Operation 2797 'sub' 'sub_ln26_116' <Predicate = (!icmp_ln21_28)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2798 [1/1] (1.78ns)   --->   "%add_ln26_60 = add i5 %c_0, %zext_ln21_28" [conv_1/conv_1.cpp:26]   --->   Operation 2798 'add' 'add_ln26_60' <Predicate = (!icmp_ln21_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln26_255 = zext i5 %add_ln26_60 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2799 'zext' 'zext_ln26_255' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2800 [1/1] (1.63ns)   --->   "%add_ln26_175 = add i12 %zext_ln26_255, %sext_ln26_84" [conv_1/conv_1.cpp:26]   --->   Operation 2800 'add' 'add_ln26_175' <Predicate = (!icmp_ln21_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln26_88 = sext i12 %add_ln26_175 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2801 'sext' 'sext_ln26_88' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2802 [1/1] (0.00ns)   --->   "%trunc_ln26_28 = trunc i12 %add_ln26_175 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2802 'trunc' 'trunc_ln26_28' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2803 [1/1] (0.00ns)   --->   "%p_shl57_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_28, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2803 'bitconcatenate' 'p_shl57_cast' <Predicate = (!icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2804 [1/1] (1.67ns)   --->   "%sub_ln26_117 = sub i13 %p_shl57_cast, %sext_ln26_88" [conv_1/conv_1.cpp:26]   --->   Operation 2804 'sub' 'sub_ln26_117' <Predicate = (!icmp_ln21_28)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2805 [1/1] (1.76ns)   --->   "br label %117" [conv_1/conv_1.cpp:24]   --->   Operation 2805 'br' <Predicate = (!icmp_ln21_28)> <Delay = 1.76>
ST_201 : Operation 2806 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_117) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2806 'specregionend' 'empty_175' <Predicate = (icmp_ln21_28)> <Delay = 0.00>
ST_201 : Operation 2807 [1/1] (0.00ns)   --->   "br label %115" [conv_1/conv_1.cpp:18]   --->   Operation 2807 'br' <Predicate = (icmp_ln21_28)> <Delay = 0.00>

State 202 <SV = 61> <Delay = 5.07>
ST_202 : Operation 2808 [1/1] (0.00ns)   --->   "%w_sum_2_28 = phi float [ %w_sum_1_28, %W_Col_Loop_begin28 ], [ %w_sum_3_27, %118 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2808 'phi' 'w_sum_2_28' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2809 [1/1] (0.00ns)   --->   "%ch_0_28 = phi i2 [ 0, %W_Col_Loop_begin28 ], [ %add_ln24_28, %118 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2809 'phi' 'ch_0_28' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2810 [1/1] (0.95ns)   --->   "%icmp_ln24_28 = icmp eq i2 %ch_0_28, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2810 'icmp' 'icmp_ln24_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2811 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2811 'speclooptripcount' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2812 [1/1] (1.56ns)   --->   "%add_ln24_28 = add i2 %ch_0_28, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2812 'add' 'add_ln24_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2813 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_28, label %W_Col_Loop_end28, label %118" [conv_1/conv_1.cpp:24]   --->   Operation 2813 'br' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln26_265 = zext i2 %ch_0_28 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2814 'zext' 'zext_ln26_265' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln26_266 = zext i2 %ch_0_28 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2815 'zext' 'zext_ln26_266' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2816 [1/1] (1.82ns)   --->   "%add_ln26_180 = add i6 %sub_ln26_116, %zext_ln26_266" [conv_1/conv_1.cpp:26]   --->   Operation 2816 'add' 'add_ln26_180' <Predicate = (!icmp_ln24_28)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln26_267 = zext i6 %add_ln26_180 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2817 'zext' 'zext_ln26_267' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2818 [1/1] (0.00ns)   --->   "%conv_1_weights_28_ad = getelementptr [27 x float]* @conv_1_weights_28, i64 0, i64 %zext_ln26_267" [conv_1/conv_1.cpp:26]   --->   Operation 2818 'getelementptr' 'conv_1_weights_28_ad' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2819 [1/1] (1.67ns)   --->   "%add_ln26_181 = add i13 %sub_ln26_117, %zext_ln26_265" [conv_1/conv_1.cpp:26]   --->   Operation 2819 'add' 'add_ln26_181' <Predicate = (!icmp_ln24_28)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln26_268 = zext i13 %add_ln26_181 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2820 'zext' 'zext_ln26_268' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2821 [1/1] (0.00ns)   --->   "%conv_input_addr_28 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_268" [conv_1/conv_1.cpp:26]   --->   Operation 2821 'getelementptr' 'conv_input_addr_28' <Predicate = (!icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2822 [2/2] (3.25ns)   --->   "%conv_1_weights_28_lo = load float* %conv_1_weights_28_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2822 'load' 'conv_1_weights_28_lo' <Predicate = (!icmp_ln24_28)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_202 : Operation 2823 [2/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2823 'load' 'conv_input_load_28' <Predicate = (!icmp_ln24_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_202 : Operation 2824 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_121) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2824 'specregionend' 'empty_177' <Predicate = (icmp_ln24_28)> <Delay = 0.00>
ST_202 : Operation 2825 [1/1] (0.00ns)   --->   "br label %116" [conv_1/conv_1.cpp:21]   --->   Operation 2825 'br' <Predicate = (icmp_ln24_28)> <Delay = 0.00>

State 203 <SV = 62> <Delay = 15.6>
ST_203 : Operation 2826 [1/2] (3.25ns)   --->   "%conv_1_weights_28_lo = load float* %conv_1_weights_28_ad, align 16" [conv_1/conv_1.cpp:26]   --->   Operation 2826 'load' 'conv_1_weights_28_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_203 : Operation 2827 [1/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2827 'load' 'conv_input_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_203 : Operation 2828 [2/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %conv_1_weights_28_lo, %conv_input_load_28" [conv_1/conv_1.cpp:26]   --->   Operation 2828 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 63> <Delay = 34.9>
ST_204 : Operation 2829 [1/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %conv_1_weights_28_lo, %conv_input_load_28" [conv_1/conv_1.cpp:26]   --->   Operation 2829 'fmul' 'tmp_1_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2830 [2/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_2_28, %tmp_1_27" [conv_1/conv_1.cpp:26]   --->   Operation 2830 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 64> <Delay = 22.5>
ST_205 : Operation 2831 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2831 'specloopname' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2832 [1/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_2_28, %tmp_1_27" [conv_1/conv_1.cpp:26]   --->   Operation 2832 'fadd' 'w_sum_3_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2833 [1/1] (0.00ns)   --->   "br label %117" [conv_1/conv_1.cpp:24]   --->   Operation 2833 'br' <Predicate = true> <Delay = 0.00>

State 206 <SV = 60> <Delay = 33.5>
ST_206 : Operation 2834 [1/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv_1/conv_1.cpp:31]   --->   Operation 2834 'fadd' 'w_sum_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2835 [1/1] (0.00ns)   --->   "%bitcast_ln34_28 = bitcast float %w_sum_28 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2835 'bitcast' 'bitcast_ln34_28' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_28, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2836 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2837 [1/1] (0.00ns)   --->   "%trunc_ln34_28 = trunc i32 %bitcast_ln34_28 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2837 'trunc' 'trunc_ln34_28' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2838 [1/1] (1.55ns)   --->   "%icmp_ln34_56 = icmp ne i8 %tmp_153, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2838 'icmp' 'icmp_ln34_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2839 [1/1] (2.44ns)   --->   "%icmp_ln34_57 = icmp eq i23 %trunc_ln34_28, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2839 'icmp' 'icmp_ln34_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%or_ln34_28 = or i1 %icmp_ln34_57, %icmp_ln34_56" [conv_1/conv_1.cpp:34]   --->   Operation 2840 'or' 'or_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2841 [1/1] (6.78ns)   --->   "%tmp_154 = fcmp ogt float %w_sum_28, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2841 'fcmp' 'tmp_154' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%and_ln34_28 = and i1 %or_ln34_28, %tmp_154" [conv_1/conv_1.cpp:34]   --->   Operation 2842 'and' 'and_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2843 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_28 = select i1 %and_ln34_28, float %w_sum_28, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2843 'select' 'select_ln34_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_206 : Operation 2844 [1/1] (3.25ns)   --->   "store float %select_ln34_28, float* %conv_out_addr_28, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2844 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_206 : Operation 2845 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_113) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2845 'specregionend' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2846 [1/1] (1.76ns)   --->   "br label %119" [conv_1/conv_1.cpp:18]   --->   Operation 2846 'br' <Predicate = true> <Delay = 1.76>

State 207 <SV = 61> <Delay = 22.5>
ST_207 : Operation 2847 [1/1] (0.00ns)   --->   "%wr_0_29 = phi i2 [ 0, %Filter1_Loop28 ], [ %add_ln18_29, %W_Row_Loop_end29 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2847 'phi' 'wr_0_29' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2848 [1/1] (0.00ns)   --->   "%w_sum_0_29 = phi float [ 0.000000e+00, %Filter1_Loop28 ], [ %w_sum_1_29, %W_Row_Loop_end29 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2848 'phi' 'w_sum_0_29' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln18_29 = zext i2 %wr_0_29 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2849 'zext' 'zext_ln18_29' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2850 [1/1] (0.95ns)   --->   "%icmp_ln18_29 = icmp eq i2 %wr_0_29, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2850 'icmp' 'icmp_ln18_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2851 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2851 'speclooptripcount' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2852 [1/1] (1.56ns)   --->   "%add_ln18_29 = add i2 %wr_0_29, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2852 'add' 'add_ln18_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2853 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_29, label %Filter1_Loop29, label %W_Row_Loop_begin29" [conv_1/conv_1.cpp:18]   --->   Operation 2853 'br' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2854 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2854 'specloopname' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2855 'specregionbegin' 'tmp_120' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_249 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_29, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2856 'bitconcatenate' 'tmp_249' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2857 [1/1] (0.00ns)   --->   "%zext_ln26_251 = zext i4 %tmp_249 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2857 'zext' 'zext_ln26_251' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2858 [1/1] (1.73ns)   --->   "%sub_ln26_114 = sub i5 %zext_ln26_251, %zext_ln18_29" [conv_1/conv_1.cpp:26]   --->   Operation 2858 'sub' 'sub_ln26_114' <Predicate = (!icmp_ln18_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln26_86 = sext i5 %sub_ln26_114 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2859 'sext' 'sext_ln26_86' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2860 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %zext_ln18_29, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2860 'add' 'add_ln26_29' <Predicate = (!icmp_ln18_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_250 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_29, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2861 'bitconcatenate' 'tmp_250' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln26_252 = zext i10 %tmp_250 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2862 'zext' 'zext_ln26_252' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_251 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_29, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2863 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2864 [1/1] (0.00ns)   --->   "%zext_ln26_253 = zext i7 %tmp_251 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2864 'zext' 'zext_ln26_253' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2865 [1/1] (1.73ns)   --->   "%sub_ln26_115 = sub i11 %zext_ln26_252, %zext_ln26_253" [conv_1/conv_1.cpp:26]   --->   Operation 2865 'sub' 'sub_ln26_115' <Predicate = (!icmp_ln18_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln26_87 = sext i11 %sub_ln26_115 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2866 'sext' 'sext_ln26_87' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_207 : Operation 2867 [1/1] (1.76ns)   --->   "br label %120" [conv_1/conv_1.cpp:21]   --->   Operation 2867 'br' <Predicate = (!icmp_ln18_29)> <Delay = 1.76>
ST_207 : Operation 2868 [2/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 2868 'fadd' 'w_sum_29' <Predicate = (icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2869 'specregionbegin' 'tmp_119' <Predicate = (icmp_ln18_29)> <Delay = 0.00>

State 208 <SV = 62> <Delay = 5.09>
ST_208 : Operation 2870 [1/1] (0.00ns)   --->   "%w_sum_1_29 = phi float [ %w_sum_0_29, %W_Row_Loop_begin29 ], [ %w_sum_2_29, %W_Col_Loop_end29 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2870 'phi' 'w_sum_1_29' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2871 [1/1] (0.00ns)   --->   "%wc_0_29 = phi i2 [ 0, %W_Row_Loop_begin29 ], [ %add_ln21_29, %W_Col_Loop_end29 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2871 'phi' 'wc_0_29' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln21_29 = zext i2 %wc_0_29 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2872 'zext' 'zext_ln21_29' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2873 [1/1] (0.95ns)   --->   "%icmp_ln21_29 = icmp eq i2 %wc_0_29, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2873 'icmp' 'icmp_ln21_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2874 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2874 'speclooptripcount' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2875 [1/1] (1.56ns)   --->   "%add_ln21_29 = add i2 %wc_0_29, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2875 'add' 'add_ln21_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2876 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_29, label %W_Row_Loop_end29, label %W_Col_Loop_begin29" [conv_1/conv_1.cpp:21]   --->   Operation 2876 'br' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2877 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2877 'specloopname' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2878 'specregionbegin' 'tmp_124' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln26_263 = zext i2 %wc_0_29 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2879 'zext' 'zext_ln26_263' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2880 [1/1] (1.78ns)   --->   "%add_ln26_178 = add i6 %zext_ln26_263, %sext_ln26_86" [conv_1/conv_1.cpp:26]   --->   Operation 2880 'add' 'add_ln26_178' <Predicate = (!icmp_ln21_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_120)   --->   "%shl_ln26_29 = shl i6 %add_ln26_178, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2881 'shl' 'shl_ln26_29' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2882 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_120 = sub i6 %shl_ln26_29, %add_ln26_178" [conv_1/conv_1.cpp:26]   --->   Operation 2882 'sub' 'sub_ln26_120' <Predicate = (!icmp_ln21_29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2883 [1/1] (1.78ns)   --->   "%add_ln26_61 = add i5 %c_0, %zext_ln21_29" [conv_1/conv_1.cpp:26]   --->   Operation 2883 'add' 'add_ln26_61' <Predicate = (!icmp_ln21_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln26_264 = zext i5 %add_ln26_61 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2884 'zext' 'zext_ln26_264' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2885 [1/1] (1.63ns)   --->   "%add_ln26_179 = add i12 %zext_ln26_264, %sext_ln26_87" [conv_1/conv_1.cpp:26]   --->   Operation 2885 'add' 'add_ln26_179' <Predicate = (!icmp_ln21_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln26_91 = sext i12 %add_ln26_179 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2886 'sext' 'sext_ln26_91' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln26_29 = trunc i12 %add_ln26_179 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2887 'trunc' 'trunc_ln26_29' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2888 [1/1] (0.00ns)   --->   "%p_shl59_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_29, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2888 'bitconcatenate' 'p_shl59_cast' <Predicate = (!icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2889 [1/1] (1.67ns)   --->   "%sub_ln26_121 = sub i13 %p_shl59_cast, %sext_ln26_91" [conv_1/conv_1.cpp:26]   --->   Operation 2889 'sub' 'sub_ln26_121' <Predicate = (!icmp_ln21_29)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2890 [1/1] (1.76ns)   --->   "br label %121" [conv_1/conv_1.cpp:24]   --->   Operation 2890 'br' <Predicate = (!icmp_ln21_29)> <Delay = 1.76>
ST_208 : Operation 2891 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_120) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2891 'specregionend' 'empty_181' <Predicate = (icmp_ln21_29)> <Delay = 0.00>
ST_208 : Operation 2892 [1/1] (0.00ns)   --->   "br label %119" [conv_1/conv_1.cpp:18]   --->   Operation 2892 'br' <Predicate = (icmp_ln21_29)> <Delay = 0.00>

State 209 <SV = 63> <Delay = 5.07>
ST_209 : Operation 2893 [1/1] (0.00ns)   --->   "%w_sum_2_29 = phi float [ %w_sum_1_29, %W_Col_Loop_begin29 ], [ %w_sum_3_28, %122 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2893 'phi' 'w_sum_2_29' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2894 [1/1] (0.00ns)   --->   "%ch_0_29 = phi i2 [ 0, %W_Col_Loop_begin29 ], [ %add_ln24_29, %122 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2894 'phi' 'ch_0_29' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2895 [1/1] (0.95ns)   --->   "%icmp_ln24_29 = icmp eq i2 %ch_0_29, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2895 'icmp' 'icmp_ln24_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2896 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2896 'speclooptripcount' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2897 [1/1] (1.56ns)   --->   "%add_ln24_29 = add i2 %ch_0_29, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2897 'add' 'add_ln24_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2898 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_29, label %W_Col_Loop_end29, label %122" [conv_1/conv_1.cpp:24]   --->   Operation 2898 'br' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln26_274 = zext i2 %ch_0_29 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2899 'zext' 'zext_ln26_274' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln26_275 = zext i2 %ch_0_29 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2900 'zext' 'zext_ln26_275' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2901 [1/1] (1.82ns)   --->   "%add_ln26_184 = add i6 %sub_ln26_120, %zext_ln26_275" [conv_1/conv_1.cpp:26]   --->   Operation 2901 'add' 'add_ln26_184' <Predicate = (!icmp_ln24_29)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln26_276 = zext i6 %add_ln26_184 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2902 'zext' 'zext_ln26_276' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2903 [1/1] (0.00ns)   --->   "%conv_1_weights_29_ad = getelementptr [27 x float]* @conv_1_weights_29, i64 0, i64 %zext_ln26_276" [conv_1/conv_1.cpp:26]   --->   Operation 2903 'getelementptr' 'conv_1_weights_29_ad' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2904 [1/1] (1.67ns)   --->   "%add_ln26_185 = add i13 %sub_ln26_121, %zext_ln26_274" [conv_1/conv_1.cpp:26]   --->   Operation 2904 'add' 'add_ln26_185' <Predicate = (!icmp_ln24_29)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2905 [1/1] (0.00ns)   --->   "%zext_ln26_277 = zext i13 %add_ln26_185 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2905 'zext' 'zext_ln26_277' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2906 [1/1] (0.00ns)   --->   "%conv_input_addr_29 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_277" [conv_1/conv_1.cpp:26]   --->   Operation 2906 'getelementptr' 'conv_input_addr_29' <Predicate = (!icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2907 [2/2] (3.25ns)   --->   "%conv_1_weights_29_lo = load float* %conv_1_weights_29_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2907 'load' 'conv_1_weights_29_lo' <Predicate = (!icmp_ln24_29)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_209 : Operation 2908 [2/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2908 'load' 'conv_input_load_29' <Predicate = (!icmp_ln24_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_209 : Operation 2909 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_124) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2909 'specregionend' 'empty_183' <Predicate = (icmp_ln24_29)> <Delay = 0.00>
ST_209 : Operation 2910 [1/1] (0.00ns)   --->   "br label %120" [conv_1/conv_1.cpp:21]   --->   Operation 2910 'br' <Predicate = (icmp_ln24_29)> <Delay = 0.00>

State 210 <SV = 64> <Delay = 15.6>
ST_210 : Operation 2911 [1/2] (3.25ns)   --->   "%conv_1_weights_29_lo = load float* %conv_1_weights_29_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2911 'load' 'conv_1_weights_29_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_210 : Operation 2912 [1/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2912 'load' 'conv_input_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_210 : Operation 2913 [2/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %conv_1_weights_29_lo, %conv_input_load_29" [conv_1/conv_1.cpp:26]   --->   Operation 2913 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 65> <Delay = 34.9>
ST_211 : Operation 2914 [1/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %conv_1_weights_29_lo, %conv_input_load_29" [conv_1/conv_1.cpp:26]   --->   Operation 2914 'fmul' 'tmp_1_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2915 [2/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_2_29, %tmp_1_28" [conv_1/conv_1.cpp:26]   --->   Operation 2915 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 66> <Delay = 22.5>
ST_212 : Operation 2916 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 2916 'specloopname' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 2917 [1/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_2_29, %tmp_1_28" [conv_1/conv_1.cpp:26]   --->   Operation 2917 'fadd' 'w_sum_3_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2918 [1/1] (0.00ns)   --->   "br label %121" [conv_1/conv_1.cpp:24]   --->   Operation 2918 'br' <Predicate = true> <Delay = 0.00>

State 213 <SV = 62> <Delay = 33.5>
ST_213 : Operation 2919 [1/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv_1/conv_1.cpp:31]   --->   Operation 2919 'fadd' 'w_sum_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2920 [1/1] (0.00ns)   --->   "%bitcast_ln34_29 = bitcast float %w_sum_29 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 2920 'bitcast' 'bitcast_ln34_29' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_29, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 2921 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2922 [1/1] (0.00ns)   --->   "%trunc_ln34_29 = trunc i32 %bitcast_ln34_29 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 2922 'trunc' 'trunc_ln34_29' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2923 [1/1] (1.55ns)   --->   "%icmp_ln34_58 = icmp ne i8 %tmp_155, -1" [conv_1/conv_1.cpp:34]   --->   Operation 2923 'icmp' 'icmp_ln34_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2924 [1/1] (2.44ns)   --->   "%icmp_ln34_59 = icmp eq i23 %trunc_ln34_29, 0" [conv_1/conv_1.cpp:34]   --->   Operation 2924 'icmp' 'icmp_ln34_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%or_ln34_29 = or i1 %icmp_ln34_59, %icmp_ln34_58" [conv_1/conv_1.cpp:34]   --->   Operation 2925 'or' 'or_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2926 [1/1] (6.78ns)   --->   "%tmp_156 = fcmp ogt float %w_sum_29, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2926 'fcmp' 'tmp_156' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%and_ln34_29 = and i1 %or_ln34_29, %tmp_156" [conv_1/conv_1.cpp:34]   --->   Operation 2927 'and' 'and_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2928 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_29 = select i1 %and_ln34_29, float %w_sum_29, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 2928 'select' 'select_ln34_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_213 : Operation 2929 [1/1] (3.25ns)   --->   "store float %select_ln34_29, float* %conv_out_addr_29, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 2929 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_213 : Operation 2930 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_116) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 2930 'specregionend' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 2931 [1/1] (1.76ns)   --->   "br label %123" [conv_1/conv_1.cpp:18]   --->   Operation 2931 'br' <Predicate = true> <Delay = 1.76>

State 214 <SV = 63> <Delay = 22.5>
ST_214 : Operation 2932 [1/1] (0.00ns)   --->   "%wr_0_30 = phi i2 [ 0, %Filter1_Loop29 ], [ %add_ln18_30, %W_Row_Loop_end30 ]" [conv_1/conv_1.cpp:18]   --->   Operation 2932 'phi' 'wr_0_30' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2933 [1/1] (0.00ns)   --->   "%w_sum_0_30 = phi float [ 0.000000e+00, %Filter1_Loop29 ], [ %w_sum_1_30, %W_Row_Loop_end30 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2933 'phi' 'w_sum_0_30' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln18_30 = zext i2 %wr_0_30 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 2934 'zext' 'zext_ln18_30' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2935 [1/1] (0.95ns)   --->   "%icmp_ln18_30 = icmp eq i2 %wr_0_30, -1" [conv_1/conv_1.cpp:18]   --->   Operation 2935 'icmp' 'icmp_ln18_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2936 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2936 'speclooptripcount' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2937 [1/1] (1.56ns)   --->   "%add_ln18_30 = add i2 %wr_0_30, 1" [conv_1/conv_1.cpp:18]   --->   Operation 2937 'add' 'add_ln18_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2938 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_30, label %Filter1_Loop30, label %W_Row_Loop_begin30" [conv_1/conv_1.cpp:18]   --->   Operation 2938 'br' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2939 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2939 'specloopname' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 2940 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_252 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_30, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2941 'bitconcatenate' 'tmp_252' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln26_260 = zext i4 %tmp_252 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 2942 'zext' 'zext_ln26_260' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2943 [1/1] (1.73ns)   --->   "%sub_ln26_118 = sub i5 %zext_ln26_260, %zext_ln18_30" [conv_1/conv_1.cpp:26]   --->   Operation 2943 'sub' 'sub_ln26_118' <Predicate = (!icmp_ln18_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln26_89 = sext i5 %sub_ln26_118 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2944 'sext' 'sext_ln26_89' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2945 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %zext_ln18_30, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 2945 'add' 'add_ln26_30' <Predicate = (!icmp_ln18_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_253 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_30, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2946 'bitconcatenate' 'tmp_253' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln26_261 = zext i10 %tmp_253 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2947 'zext' 'zext_ln26_261' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_254 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_30, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2948 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln26_262 = zext i7 %tmp_254 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2949 'zext' 'zext_ln26_262' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2950 [1/1] (1.73ns)   --->   "%sub_ln26_119 = sub i11 %zext_ln26_261, %zext_ln26_262" [conv_1/conv_1.cpp:26]   --->   Operation 2950 'sub' 'sub_ln26_119' <Predicate = (!icmp_ln18_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln26_90 = sext i11 %sub_ln26_119 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2951 'sext' 'sext_ln26_90' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_214 : Operation 2952 [1/1] (1.76ns)   --->   "br label %124" [conv_1/conv_1.cpp:21]   --->   Operation 2952 'br' <Predicate = (!icmp_ln18_30)> <Delay = 1.76>
ST_214 : Operation 2953 [2/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv_1/conv_1.cpp:31]   --->   Operation 2953 'fadd' 'w_sum_30' <Predicate = (icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2954 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 2954 'specregionbegin' 'tmp_122' <Predicate = (icmp_ln18_30)> <Delay = 0.00>

State 215 <SV = 64> <Delay = 5.09>
ST_215 : Operation 2955 [1/1] (0.00ns)   --->   "%w_sum_1_30 = phi float [ %w_sum_0_30, %W_Row_Loop_begin30 ], [ %w_sum_2_30, %W_Col_Loop_end30 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2955 'phi' 'w_sum_1_30' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2956 [1/1] (0.00ns)   --->   "%wc_0_30 = phi i2 [ 0, %W_Row_Loop_begin30 ], [ %add_ln21_30, %W_Col_Loop_end30 ]" [conv_1/conv_1.cpp:21]   --->   Operation 2956 'phi' 'wc_0_30' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln21_30 = zext i2 %wc_0_30 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 2957 'zext' 'zext_ln21_30' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2958 [1/1] (0.95ns)   --->   "%icmp_ln21_30 = icmp eq i2 %wc_0_30, -1" [conv_1/conv_1.cpp:21]   --->   Operation 2958 'icmp' 'icmp_ln21_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2959 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2959 'speclooptripcount' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2960 [1/1] (1.56ns)   --->   "%add_ln21_30 = add i2 %wc_0_30, 1" [conv_1/conv_1.cpp:21]   --->   Operation 2960 'add' 'add_ln21_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2961 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_30, label %W_Row_Loop_end30, label %W_Col_Loop_begin30" [conv_1/conv_1.cpp:21]   --->   Operation 2961 'br' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2962 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2962 'specloopname' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 2963 'specregionbegin' 'tmp_126' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln26_272 = zext i2 %wc_0_30 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2964 'zext' 'zext_ln26_272' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2965 [1/1] (1.78ns)   --->   "%add_ln26_182 = add i6 %zext_ln26_272, %sext_ln26_89" [conv_1/conv_1.cpp:26]   --->   Operation 2965 'add' 'add_ln26_182' <Predicate = (!icmp_ln21_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_124)   --->   "%shl_ln26_30 = shl i6 %add_ln26_182, 2" [conv_1/conv_1.cpp:26]   --->   Operation 2966 'shl' 'shl_ln26_30' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2967 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_124 = sub i6 %shl_ln26_30, %add_ln26_182" [conv_1/conv_1.cpp:26]   --->   Operation 2967 'sub' 'sub_ln26_124' <Predicate = (!icmp_ln21_30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2968 [1/1] (1.78ns)   --->   "%add_ln26_62 = add i5 %c_0, %zext_ln21_30" [conv_1/conv_1.cpp:26]   --->   Operation 2968 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln26_273 = zext i5 %add_ln26_62 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 2969 'zext' 'zext_ln26_273' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2970 [1/1] (1.63ns)   --->   "%add_ln26_183 = add i12 %zext_ln26_273, %sext_ln26_90" [conv_1/conv_1.cpp:26]   --->   Operation 2970 'add' 'add_ln26_183' <Predicate = (!icmp_ln21_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln26_94 = sext i12 %add_ln26_183 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2971 'sext' 'sext_ln26_94' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2972 [1/1] (0.00ns)   --->   "%trunc_ln26_30 = trunc i12 %add_ln26_183 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 2972 'trunc' 'trunc_ln26_30' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2973 [1/1] (0.00ns)   --->   "%p_shl61_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_30, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 2973 'bitconcatenate' 'p_shl61_cast' <Predicate = (!icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2974 [1/1] (1.67ns)   --->   "%sub_ln26_125 = sub i13 %p_shl61_cast, %sext_ln26_94" [conv_1/conv_1.cpp:26]   --->   Operation 2974 'sub' 'sub_ln26_125' <Predicate = (!icmp_ln21_30)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2975 [1/1] (1.76ns)   --->   "br label %125" [conv_1/conv_1.cpp:24]   --->   Operation 2975 'br' <Predicate = (!icmp_ln21_30)> <Delay = 1.76>
ST_215 : Operation 2976 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_123) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 2976 'specregionend' 'empty_187' <Predicate = (icmp_ln21_30)> <Delay = 0.00>
ST_215 : Operation 2977 [1/1] (0.00ns)   --->   "br label %123" [conv_1/conv_1.cpp:18]   --->   Operation 2977 'br' <Predicate = (icmp_ln21_30)> <Delay = 0.00>

State 216 <SV = 65> <Delay = 5.07>
ST_216 : Operation 2978 [1/1] (0.00ns)   --->   "%w_sum_2_30 = phi float [ %w_sum_1_30, %W_Col_Loop_begin30 ], [ %w_sum_3_29, %126 ]" [conv_1/conv_1.cpp:26]   --->   Operation 2978 'phi' 'w_sum_2_30' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2979 [1/1] (0.00ns)   --->   "%ch_0_30 = phi i2 [ 0, %W_Col_Loop_begin30 ], [ %add_ln24_30, %126 ]" [conv_1/conv_1.cpp:24]   --->   Operation 2979 'phi' 'ch_0_30' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2980 [1/1] (0.95ns)   --->   "%icmp_ln24_30 = icmp eq i2 %ch_0_30, -1" [conv_1/conv_1.cpp:24]   --->   Operation 2980 'icmp' 'icmp_ln24_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2981 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2981 'speclooptripcount' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2982 [1/1] (1.56ns)   --->   "%add_ln24_30 = add i2 %ch_0_30, 1" [conv_1/conv_1.cpp:24]   --->   Operation 2982 'add' 'add_ln24_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2983 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_30, label %W_Col_Loop_end30, label %126" [conv_1/conv_1.cpp:24]   --->   Operation 2983 'br' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln26_280 = zext i2 %ch_0_30 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 2984 'zext' 'zext_ln26_280' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln26_281 = zext i2 %ch_0_30 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 2985 'zext' 'zext_ln26_281' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2986 [1/1] (1.82ns)   --->   "%add_ln26_188 = add i6 %sub_ln26_124, %zext_ln26_281" [conv_1/conv_1.cpp:26]   --->   Operation 2986 'add' 'add_ln26_188' <Predicate = (!icmp_ln24_30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln26_282 = zext i6 %add_ln26_188 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2987 'zext' 'zext_ln26_282' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2988 [1/1] (0.00ns)   --->   "%conv_1_weights_30_ad = getelementptr [27 x float]* @conv_1_weights_30, i64 0, i64 %zext_ln26_282" [conv_1/conv_1.cpp:26]   --->   Operation 2988 'getelementptr' 'conv_1_weights_30_ad' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2989 [1/1] (1.67ns)   --->   "%add_ln26_189 = add i13 %sub_ln26_125, %zext_ln26_280" [conv_1/conv_1.cpp:26]   --->   Operation 2989 'add' 'add_ln26_189' <Predicate = (!icmp_ln24_30)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln26_283 = zext i13 %add_ln26_189 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 2990 'zext' 'zext_ln26_283' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2991 [1/1] (0.00ns)   --->   "%conv_input_addr_30 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_283" [conv_1/conv_1.cpp:26]   --->   Operation 2991 'getelementptr' 'conv_input_addr_30' <Predicate = (!icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2992 [2/2] (3.25ns)   --->   "%conv_1_weights_30_lo = load float* %conv_1_weights_30_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2992 'load' 'conv_1_weights_30_lo' <Predicate = (!icmp_ln24_30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_216 : Operation 2993 [2/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2993 'load' 'conv_input_load_30' <Predicate = (!icmp_ln24_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_216 : Operation 2994 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_126) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 2994 'specregionend' 'empty_189' <Predicate = (icmp_ln24_30)> <Delay = 0.00>
ST_216 : Operation 2995 [1/1] (0.00ns)   --->   "br label %124" [conv_1/conv_1.cpp:21]   --->   Operation 2995 'br' <Predicate = (icmp_ln24_30)> <Delay = 0.00>

State 217 <SV = 66> <Delay = 15.6>
ST_217 : Operation 2996 [1/2] (3.25ns)   --->   "%conv_1_weights_30_lo = load float* %conv_1_weights_30_ad, align 8" [conv_1/conv_1.cpp:26]   --->   Operation 2996 'load' 'conv_1_weights_30_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_217 : Operation 2997 [1/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 2997 'load' 'conv_input_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_217 : Operation 2998 [2/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %conv_1_weights_30_lo, %conv_input_load_30" [conv_1/conv_1.cpp:26]   --->   Operation 2998 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 67> <Delay = 34.9>
ST_218 : Operation 2999 [1/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %conv_1_weights_30_lo, %conv_input_load_30" [conv_1/conv_1.cpp:26]   --->   Operation 2999 'fmul' 'tmp_1_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3000 [2/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_2_30, %tmp_1_29" [conv_1/conv_1.cpp:26]   --->   Operation 3000 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 68> <Delay = 22.5>
ST_219 : Operation 3001 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 3001 'specloopname' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 3002 [1/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_2_30, %tmp_1_29" [conv_1/conv_1.cpp:26]   --->   Operation 3002 'fadd' 'w_sum_3_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 3003 [1/1] (0.00ns)   --->   "br label %125" [conv_1/conv_1.cpp:24]   --->   Operation 3003 'br' <Predicate = true> <Delay = 0.00>

State 220 <SV = 64> <Delay = 33.5>
ST_220 : Operation 3004 [1/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv_1/conv_1.cpp:31]   --->   Operation 3004 'fadd' 'w_sum_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3005 [1/1] (0.00ns)   --->   "%bitcast_ln34_30 = bitcast float %w_sum_30 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 3005 'bitcast' 'bitcast_ln34_30' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 3006 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_30, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 3006 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 3007 [1/1] (0.00ns)   --->   "%trunc_ln34_30 = trunc i32 %bitcast_ln34_30 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 3007 'trunc' 'trunc_ln34_30' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 3008 [1/1] (1.55ns)   --->   "%icmp_ln34_60 = icmp ne i8 %tmp_157, -1" [conv_1/conv_1.cpp:34]   --->   Operation 3008 'icmp' 'icmp_ln34_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3009 [1/1] (2.44ns)   --->   "%icmp_ln34_61 = icmp eq i23 %trunc_ln34_30, 0" [conv_1/conv_1.cpp:34]   --->   Operation 3009 'icmp' 'icmp_ln34_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%or_ln34_30 = or i1 %icmp_ln34_61, %icmp_ln34_60" [conv_1/conv_1.cpp:34]   --->   Operation 3010 'or' 'or_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3011 [1/1] (6.78ns)   --->   "%tmp_158 = fcmp ogt float %w_sum_30, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3011 'fcmp' 'tmp_158' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%and_ln34_30 = and i1 %or_ln34_30, %tmp_158" [conv_1/conv_1.cpp:34]   --->   Operation 3012 'and' 'and_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 3013 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_30 = select i1 %and_ln34_30, float %w_sum_30, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3013 'select' 'select_ln34_30' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 3014 [1/1] (3.25ns)   --->   "store float %select_ln34_30, float* %conv_out_addr_30, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 3014 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_220 : Operation 3015 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_119) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 3015 'specregionend' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 3016 [1/1] (1.76ns)   --->   "br label %127" [conv_1/conv_1.cpp:18]   --->   Operation 3016 'br' <Predicate = true> <Delay = 1.76>

State 221 <SV = 65> <Delay = 22.5>
ST_221 : Operation 3017 [1/1] (0.00ns)   --->   "%wr_0_31 = phi i2 [ 0, %Filter1_Loop30 ], [ %add_ln18_31, %W_Row_Loop_end31 ]" [conv_1/conv_1.cpp:18]   --->   Operation 3017 'phi' 'wr_0_31' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 3018 [1/1] (0.00ns)   --->   "%w_sum_0_31 = phi float [ 0.000000e+00, %Filter1_Loop30 ], [ %w_sum_1_31, %W_Row_Loop_end31 ]" [conv_1/conv_1.cpp:26]   --->   Operation 3018 'phi' 'w_sum_0_31' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln18_31 = zext i2 %wr_0_31 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 3019 'zext' 'zext_ln18_31' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 3020 [1/1] (0.95ns)   --->   "%icmp_ln18_31 = icmp eq i2 %wr_0_31, -1" [conv_1/conv_1.cpp:18]   --->   Operation 3020 'icmp' 'icmp_ln18_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3021 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3021 'speclooptripcount' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 3022 [1/1] (1.56ns)   --->   "%add_ln18_31 = add i2 %wr_0_31, 1" [conv_1/conv_1.cpp:18]   --->   Operation 3022 'add' 'add_ln18_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3023 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_31, label %Filter1_Loop_end, label %W_Row_Loop_begin31" [conv_1/conv_1.cpp:18]   --->   Operation 3023 'br' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 3024 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 3024 'specloopname' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3025 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 3025 'specregionbegin' 'tmp_125' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3026 [1/1] (0.00ns)   --->   "%tmp_255 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_31, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 3026 'bitconcatenate' 'tmp_255' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln26_269 = zext i4 %tmp_255 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 3027 'zext' 'zext_ln26_269' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3028 [1/1] (1.73ns)   --->   "%sub_ln26_122 = sub i5 %zext_ln26_269, %zext_ln18_31" [conv_1/conv_1.cpp:26]   --->   Operation 3028 'sub' 'sub_ln26_122' <Predicate = (!icmp_ln18_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln26_92 = sext i5 %sub_ln26_122 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 3029 'sext' 'sext_ln26_92' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3030 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %zext_ln18_31, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 3030 'add' 'add_ln26_31' <Predicate = (!icmp_ln18_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_256 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_31, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 3031 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln26_270 = zext i10 %tmp_256 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 3032 'zext' 'zext_ln26_270' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3033 [1/1] (0.00ns)   --->   "%tmp_257 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_31, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 3033 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln26_271 = zext i7 %tmp_257 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 3034 'zext' 'zext_ln26_271' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3035 [1/1] (1.73ns)   --->   "%sub_ln26_123 = sub i11 %zext_ln26_270, %zext_ln26_271" [conv_1/conv_1.cpp:26]   --->   Operation 3035 'sub' 'sub_ln26_123' <Predicate = (!icmp_ln18_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln26_93 = sext i11 %sub_ln26_123 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 3036 'sext' 'sext_ln26_93' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_221 : Operation 3037 [1/1] (1.76ns)   --->   "br label %128" [conv_1/conv_1.cpp:21]   --->   Operation 3037 'br' <Predicate = (!icmp_ln18_31)> <Delay = 1.76>
ST_221 : Operation 3038 [2/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv_1/conv_1.cpp:31]   --->   Operation 3038 'fadd' 'w_sum_31' <Predicate = (icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 66> <Delay = 5.09>
ST_222 : Operation 3039 [1/1] (0.00ns)   --->   "%w_sum_1_31 = phi float [ %w_sum_0_31, %W_Row_Loop_begin31 ], [ %w_sum_2_31, %W_Col_Loop_end31 ]" [conv_1/conv_1.cpp:26]   --->   Operation 3039 'phi' 'w_sum_1_31' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 3040 [1/1] (0.00ns)   --->   "%wc_0_31 = phi i2 [ 0, %W_Row_Loop_begin31 ], [ %add_ln21_31, %W_Col_Loop_end31 ]" [conv_1/conv_1.cpp:21]   --->   Operation 3040 'phi' 'wc_0_31' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln21_31 = zext i2 %wc_0_31 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 3041 'zext' 'zext_ln21_31' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 3042 [1/1] (0.95ns)   --->   "%icmp_ln21_31 = icmp eq i2 %wc_0_31, -1" [conv_1/conv_1.cpp:21]   --->   Operation 3042 'icmp' 'icmp_ln21_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3043 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3043 'speclooptripcount' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 3044 [1/1] (1.56ns)   --->   "%add_ln21_31 = add i2 %wc_0_31, 1" [conv_1/conv_1.cpp:21]   --->   Operation 3044 'add' 'add_ln21_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3045 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_31, label %W_Row_Loop_end31, label %W_Col_Loop_begin31" [conv_1/conv_1.cpp:21]   --->   Operation 3045 'br' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 3046 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 3046 'specloopname' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3047 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 3047 'specregionbegin' 'tmp_127' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3048 [1/1] (0.00ns)   --->   "%zext_ln26_278 = zext i2 %wc_0_31 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 3048 'zext' 'zext_ln26_278' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3049 [1/1] (1.78ns)   --->   "%add_ln26_186 = add i6 %zext_ln26_278, %sext_ln26_92" [conv_1/conv_1.cpp:26]   --->   Operation 3049 'add' 'add_ln26_186' <Predicate = (!icmp_ln21_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_126)   --->   "%shl_ln26_31 = shl i6 %add_ln26_186, 2" [conv_1/conv_1.cpp:26]   --->   Operation 3050 'shl' 'shl_ln26_31' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3051 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_126 = sub i6 %shl_ln26_31, %add_ln26_186" [conv_1/conv_1.cpp:26]   --->   Operation 3051 'sub' 'sub_ln26_126' <Predicate = (!icmp_ln21_31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3052 [1/1] (1.78ns)   --->   "%add_ln26_63 = add i5 %c_0, %zext_ln21_31" [conv_1/conv_1.cpp:26]   --->   Operation 3052 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln26_279 = zext i5 %add_ln26_63 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 3053 'zext' 'zext_ln26_279' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3054 [1/1] (1.63ns)   --->   "%add_ln26_187 = add i12 %zext_ln26_279, %sext_ln26_93" [conv_1/conv_1.cpp:26]   --->   Operation 3054 'add' 'add_ln26_187' <Predicate = (!icmp_ln21_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln26_95 = sext i12 %add_ln26_187 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 3055 'sext' 'sext_ln26_95' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln26_31 = trunc i12 %add_ln26_187 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 3056 'trunc' 'trunc_ln26_31' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3057 [1/1] (0.00ns)   --->   "%p_shl63_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_31, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 3057 'bitconcatenate' 'p_shl63_cast' <Predicate = (!icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3058 [1/1] (1.67ns)   --->   "%sub_ln26_127 = sub i13 %p_shl63_cast, %sext_ln26_95" [conv_1/conv_1.cpp:26]   --->   Operation 3058 'sub' 'sub_ln26_127' <Predicate = (!icmp_ln21_31)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 3059 [1/1] (1.76ns)   --->   "br label %129" [conv_1/conv_1.cpp:24]   --->   Operation 3059 'br' <Predicate = (!icmp_ln21_31)> <Delay = 1.76>
ST_222 : Operation 3060 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_125) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 3060 'specregionend' 'empty_193' <Predicate = (icmp_ln21_31)> <Delay = 0.00>
ST_222 : Operation 3061 [1/1] (0.00ns)   --->   "br label %127" [conv_1/conv_1.cpp:18]   --->   Operation 3061 'br' <Predicate = (icmp_ln21_31)> <Delay = 0.00>

State 223 <SV = 67> <Delay = 5.07>
ST_223 : Operation 3062 [1/1] (0.00ns)   --->   "%w_sum_2_31 = phi float [ %w_sum_1_31, %W_Col_Loop_begin31 ], [ %w_sum_3_30, %130 ]" [conv_1/conv_1.cpp:26]   --->   Operation 3062 'phi' 'w_sum_2_31' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3063 [1/1] (0.00ns)   --->   "%ch_0_31 = phi i2 [ 0, %W_Col_Loop_begin31 ], [ %add_ln24_31, %130 ]" [conv_1/conv_1.cpp:24]   --->   Operation 3063 'phi' 'ch_0_31' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3064 [1/1] (0.95ns)   --->   "%icmp_ln24_31 = icmp eq i2 %ch_0_31, -1" [conv_1/conv_1.cpp:24]   --->   Operation 3064 'icmp' 'icmp_ln24_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3065 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 3065 'speclooptripcount' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3066 [1/1] (1.56ns)   --->   "%add_ln24_31 = add i2 %ch_0_31, 1" [conv_1/conv_1.cpp:24]   --->   Operation 3066 'add' 'add_ln24_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3067 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_31, label %W_Col_Loop_end31, label %130" [conv_1/conv_1.cpp:24]   --->   Operation 3067 'br' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln26_284 = zext i2 %ch_0_31 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 3068 'zext' 'zext_ln26_284' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln26_285 = zext i2 %ch_0_31 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 3069 'zext' 'zext_ln26_285' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3070 [1/1] (1.82ns)   --->   "%add_ln26_190 = add i6 %sub_ln26_126, %zext_ln26_285" [conv_1/conv_1.cpp:26]   --->   Operation 3070 'add' 'add_ln26_190' <Predicate = (!icmp_ln24_31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln26_286 = zext i6 %add_ln26_190 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 3071 'zext' 'zext_ln26_286' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3072 [1/1] (0.00ns)   --->   "%conv_1_weights_31_ad = getelementptr [27 x float]* @conv_1_weights_31, i64 0, i64 %zext_ln26_286" [conv_1/conv_1.cpp:26]   --->   Operation 3072 'getelementptr' 'conv_1_weights_31_ad' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3073 [1/1] (1.67ns)   --->   "%add_ln26_191 = add i13 %sub_ln26_127, %zext_ln26_284" [conv_1/conv_1.cpp:26]   --->   Operation 3073 'add' 'add_ln26_191' <Predicate = (!icmp_ln24_31)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln26_287 = zext i13 %add_ln26_191 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 3074 'zext' 'zext_ln26_287' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3075 [1/1] (0.00ns)   --->   "%conv_input_addr_31 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_287" [conv_1/conv_1.cpp:26]   --->   Operation 3075 'getelementptr' 'conv_input_addr_31' <Predicate = (!icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3076 [2/2] (3.25ns)   --->   "%conv_1_weights_31_lo = load float* %conv_1_weights_31_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3076 'load' 'conv_1_weights_31_lo' <Predicate = (!icmp_ln24_31)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_223 : Operation 3077 [2/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3077 'load' 'conv_input_load_31' <Predicate = (!icmp_ln24_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_223 : Operation 3078 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_127) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 3078 'specregionend' 'empty_195' <Predicate = (icmp_ln24_31)> <Delay = 0.00>
ST_223 : Operation 3079 [1/1] (0.00ns)   --->   "br label %128" [conv_1/conv_1.cpp:21]   --->   Operation 3079 'br' <Predicate = (icmp_ln24_31)> <Delay = 0.00>

State 224 <SV = 68> <Delay = 15.6>
ST_224 : Operation 3080 [1/2] (3.25ns)   --->   "%conv_1_weights_31_lo = load float* %conv_1_weights_31_ad, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3080 'load' 'conv_1_weights_31_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 27> <ROM>
ST_224 : Operation 3081 [1/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 3081 'load' 'conv_input_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_224 : Operation 3082 [2/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %conv_1_weights_31_lo, %conv_input_load_31" [conv_1/conv_1.cpp:26]   --->   Operation 3082 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 69> <Delay = 34.9>
ST_225 : Operation 3083 [1/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %conv_1_weights_31_lo, %conv_input_load_31" [conv_1/conv_1.cpp:26]   --->   Operation 3083 'fmul' 'tmp_1_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3084 [2/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_2_31, %tmp_1_30" [conv_1/conv_1.cpp:26]   --->   Operation 3084 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 70> <Delay = 22.5>
ST_226 : Operation 3085 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 3085 'specloopname' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 3086 [1/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_2_31, %tmp_1_30" [conv_1/conv_1.cpp:26]   --->   Operation 3086 'fadd' 'w_sum_3_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3087 [1/1] (0.00ns)   --->   "br label %129" [conv_1/conv_1.cpp:24]   --->   Operation 3087 'br' <Predicate = true> <Delay = 0.00>

State 227 <SV = 66> <Delay = 33.5>
ST_227 : Operation 3088 [1/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv_1/conv_1.cpp:31]   --->   Operation 3088 'fadd' 'w_sum_31' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3089 [1/1] (0.00ns)   --->   "%bitcast_ln34_31 = bitcast float %w_sum_31 to i32" [conv_1/conv_1.cpp:34]   --->   Operation 3089 'bitcast' 'bitcast_ln34_31' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 3090 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_31, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 3090 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 3091 [1/1] (0.00ns)   --->   "%trunc_ln34_31 = trunc i32 %bitcast_ln34_31 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 3091 'trunc' 'trunc_ln34_31' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 3092 [1/1] (1.55ns)   --->   "%icmp_ln34_62 = icmp ne i8 %tmp_159, -1" [conv_1/conv_1.cpp:34]   --->   Operation 3092 'icmp' 'icmp_ln34_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3093 [1/1] (2.44ns)   --->   "%icmp_ln34_63 = icmp eq i23 %trunc_ln34_31, 0" [conv_1/conv_1.cpp:34]   --->   Operation 3093 'icmp' 'icmp_ln34_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%or_ln34_31 = or i1 %icmp_ln34_63, %icmp_ln34_62" [conv_1/conv_1.cpp:34]   --->   Operation 3094 'or' 'or_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3095 [1/1] (6.78ns)   --->   "%tmp_160 = fcmp ogt float %w_sum_31, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3095 'fcmp' 'tmp_160' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%and_ln34_31 = and i1 %or_ln34_31, %tmp_160" [conv_1/conv_1.cpp:34]   --->   Operation 3096 'and' 'and_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3097 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_31 = select i1 %and_ln34_31, float %w_sum_31, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 3097 'select' 'select_ln34_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 3098 [1/1] (3.25ns)   --->   "store float %select_ln34_31, float* %conv_out_addr_31, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 3098 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_227 : Operation 3099 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_122) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 3099 'specregionend' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 3100 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 3100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv_1/conv_1.cpp:8) [40]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', conv_1/conv_1.cpp:8) [40]  (0 ns)
	'add' operation ('r', conv_1/conv_1.cpp:8) [45]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv_1/conv_1.cpp:11) [52]  (0 ns)
	'add' operation ('c', conv_1/conv_1.cpp:11) [55]  (1.78 ns)

 <State 4>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_0', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3', conv_1/conv_1.cpp:26) [192]  (0 ns)
	'fadd' operation ('w_sum_s', conv_1/conv_1.cpp:31) [265]  (22.6 ns)

 <State 5>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21', conv_1/conv_1.cpp:21) [215]  (0 ns)
	'add' operation ('add_ln26_32', conv_1/conv_1.cpp:26) [228]  (1.78 ns)
	'add' operation ('add_ln26_65', conv_1/conv_1.cpp:26) [230]  (1.64 ns)
	'sub' operation ('sub_ln26_5', conv_1/conv_1.cpp:26) [234]  (1.68 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24', conv_1/conv_1.cpp:24) [238]  (0 ns)
	'add' operation ('add_ln26_68', conv_1/conv_1.cpp:26) [247]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_0_add', conv_1/conv_1.cpp:26) [249]  (0 ns)
	'load' operation ('conv_1_weights_0_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_0' [253]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_0' [253]  (3.25 ns)
	'fmul' operation ('tmp_15', conv_1/conv_1.cpp:26) [255]  (12.4 ns)

 <State 8>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', conv_1/conv_1.cpp:26) [255]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [256]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [256]  (22.6 ns)

 <State 10>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv_1/conv_1.cpp:31) [265]  (22.6 ns)
	'fcmp' operation ('tmp_3', conv_1/conv_1.cpp:34) [272]  (6.79 ns)
	'and' operation ('and_ln34', conv_1/conv_1.cpp:34) [273]  (0 ns)
	'select' operation ('select_ln34', conv_1/conv_1.cpp:34) [274]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34', conv_1/conv_1.cpp:34 on array 'conv_out' [275]  (3.25 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_1', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_1', conv_1/conv_1.cpp:26) [281]  (0 ns)
	'fadd' operation ('w_sum_1', conv_1/conv_1.cpp:31) [354]  (22.6 ns)

 <State 12>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_1', conv_1/conv_1.cpp:21) [304]  (0 ns)
	'add' operation ('add_ln26_33', conv_1/conv_1.cpp:26) [317]  (1.78 ns)
	'add' operation ('add_ln26_67', conv_1/conv_1.cpp:26) [319]  (1.64 ns)
	'sub' operation ('sub_ln26_9', conv_1/conv_1.cpp:26) [323]  (1.68 ns)

 <State 13>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_1', conv_1/conv_1.cpp:24) [327]  (0 ns)
	'add' operation ('add_ln26_72', conv_1/conv_1.cpp:26) [336]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_1_add', conv_1/conv_1.cpp:26) [338]  (0 ns)
	'load' operation ('conv_1_weights_1_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_1' [342]  (3.25 ns)

 <State 14>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_1_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_1' [342]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv_1/conv_1.cpp:26) [344]  (12.4 ns)

 <State 15>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv_1/conv_1.cpp:26) [344]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [345]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [345]  (22.6 ns)

 <State 17>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv_1/conv_1.cpp:31) [354]  (22.6 ns)
	'fcmp' operation ('tmp_6', conv_1/conv_1.cpp:34) [361]  (6.79 ns)
	'and' operation ('and_ln34_1', conv_1/conv_1.cpp:34) [362]  (0 ns)
	'select' operation ('select_ln34_1', conv_1/conv_1.cpp:34) [363]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_1', conv_1/conv_1.cpp:34 on array 'conv_out' [364]  (3.25 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_2', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_2', conv_1/conv_1.cpp:26) [370]  (0 ns)
	'fadd' operation ('w_sum_2', conv_1/conv_1.cpp:31) [443]  (22.6 ns)

 <State 19>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_2', conv_1/conv_1.cpp:21) [393]  (0 ns)
	'add' operation ('add_ln26_34', conv_1/conv_1.cpp:26) [406]  (1.78 ns)
	'add' operation ('add_ln26_71', conv_1/conv_1.cpp:26) [408]  (1.64 ns)
	'sub' operation ('sub_ln26_13', conv_1/conv_1.cpp:26) [412]  (1.68 ns)

 <State 20>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_2', conv_1/conv_1.cpp:24) [416]  (0 ns)
	'add' operation ('add_ln26_76', conv_1/conv_1.cpp:26) [425]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_2_add', conv_1/conv_1.cpp:26) [427]  (0 ns)
	'load' operation ('conv_1_weights_2_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_2' [431]  (3.25 ns)

 <State 21>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_2_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_2' [431]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv_1/conv_1.cpp:26) [433]  (12.4 ns)

 <State 22>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv_1/conv_1.cpp:26) [433]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [434]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [434]  (22.6 ns)

 <State 24>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv_1/conv_1.cpp:31) [443]  (22.6 ns)
	'fcmp' operation ('tmp_11', conv_1/conv_1.cpp:34) [450]  (6.79 ns)
	'and' operation ('and_ln34_2', conv_1/conv_1.cpp:34) [451]  (0 ns)
	'select' operation ('select_ln34_2', conv_1/conv_1.cpp:34) [452]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_2', conv_1/conv_1.cpp:34 on array 'conv_out' [453]  (3.25 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_3', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_3', conv_1/conv_1.cpp:26) [459]  (0 ns)
	'fadd' operation ('w_sum_32', conv_1/conv_1.cpp:31) [532]  (22.6 ns)

 <State 26>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_3', conv_1/conv_1.cpp:21) [482]  (0 ns)
	'add' operation ('add_ln26_35', conv_1/conv_1.cpp:26) [495]  (1.78 ns)
	'add' operation ('add_ln26_75', conv_1/conv_1.cpp:26) [497]  (1.64 ns)
	'sub' operation ('sub_ln26_17', conv_1/conv_1.cpp:26) [501]  (1.68 ns)

 <State 27>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_3', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_3', conv_1/conv_1.cpp:24) [505]  (0 ns)
	'add' operation ('add_ln26_80', conv_1/conv_1.cpp:26) [514]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_3_add', conv_1/conv_1.cpp:26) [516]  (0 ns)
	'load' operation ('conv_1_weights_3_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_3' [520]  (3.25 ns)

 <State 28>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_3_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_3' [520]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv_1/conv_1.cpp:26) [522]  (12.4 ns)

 <State 29>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv_1/conv_1.cpp:26) [522]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv_1/conv_1.cpp:26) [523]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv_1/conv_1.cpp:26) [523]  (22.6 ns)

 <State 31>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_32', conv_1/conv_1.cpp:31) [532]  (22.6 ns)
	'fcmp' operation ('tmp_17', conv_1/conv_1.cpp:34) [539]  (6.79 ns)
	'and' operation ('and_ln34_3', conv_1/conv_1.cpp:34) [540]  (0 ns)
	'select' operation ('select_ln34_3', conv_1/conv_1.cpp:34) [541]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_3', conv_1/conv_1.cpp:34 on array 'conv_out' [542]  (3.25 ns)

 <State 32>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_4', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_4', conv_1/conv_1.cpp:26) [548]  (0 ns)
	'fadd' operation ('w_sum_4', conv_1/conv_1.cpp:31) [621]  (22.6 ns)

 <State 33>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_4', conv_1/conv_1.cpp:21) [571]  (0 ns)
	'add' operation ('add_ln26_36', conv_1/conv_1.cpp:26) [584]  (1.78 ns)
	'add' operation ('add_ln26_79', conv_1/conv_1.cpp:26) [586]  (1.64 ns)
	'sub' operation ('sub_ln26_21', conv_1/conv_1.cpp:26) [590]  (1.68 ns)

 <State 34>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_4', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_4', conv_1/conv_1.cpp:24) [594]  (0 ns)
	'add' operation ('add_ln26_84', conv_1/conv_1.cpp:26) [603]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_4_add', conv_1/conv_1.cpp:26) [605]  (0 ns)
	'load' operation ('conv_1_weights_4_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_4' [609]  (3.25 ns)

 <State 35>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_4_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_4' [609]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv_1/conv_1.cpp:26) [611]  (12.4 ns)

 <State 36>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv_1/conv_1.cpp:26) [611]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv_1/conv_1.cpp:26) [612]  (22.6 ns)

 <State 37>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv_1/conv_1.cpp:26) [612]  (22.6 ns)

 <State 38>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv_1/conv_1.cpp:31) [621]  (22.6 ns)
	'fcmp' operation ('tmp_22', conv_1/conv_1.cpp:34) [628]  (6.79 ns)
	'and' operation ('and_ln34_4', conv_1/conv_1.cpp:34) [629]  (0 ns)
	'select' operation ('select_ln34_4', conv_1/conv_1.cpp:34) [630]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_4', conv_1/conv_1.cpp:34 on array 'conv_out' [631]  (3.25 ns)

 <State 39>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_5', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_5', conv_1/conv_1.cpp:26) [637]  (0 ns)
	'fadd' operation ('w_sum_5', conv_1/conv_1.cpp:31) [710]  (22.6 ns)

 <State 40>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_5', conv_1/conv_1.cpp:21) [660]  (0 ns)
	'add' operation ('add_ln26_37', conv_1/conv_1.cpp:26) [673]  (1.78 ns)
	'add' operation ('add_ln26_83', conv_1/conv_1.cpp:26) [675]  (1.64 ns)
	'sub' operation ('sub_ln26_25', conv_1/conv_1.cpp:26) [679]  (1.68 ns)

 <State 41>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_5', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_5', conv_1/conv_1.cpp:24) [683]  (0 ns)
	'add' operation ('add_ln26_88', conv_1/conv_1.cpp:26) [692]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_5_add', conv_1/conv_1.cpp:26) [694]  (0 ns)
	'load' operation ('conv_1_weights_5_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_5' [698]  (3.25 ns)

 <State 42>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_5_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_5' [698]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv_1/conv_1.cpp:26) [700]  (12.4 ns)

 <State 43>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv_1/conv_1.cpp:26) [700]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv_1/conv_1.cpp:26) [701]  (22.6 ns)

 <State 44>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv_1/conv_1.cpp:26) [701]  (22.6 ns)

 <State 45>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv_1/conv_1.cpp:31) [710]  (22.6 ns)
	'fcmp' operation ('tmp_27', conv_1/conv_1.cpp:34) [717]  (6.79 ns)
	'and' operation ('and_ln34_5', conv_1/conv_1.cpp:34) [718]  (0 ns)
	'select' operation ('select_ln34_5', conv_1/conv_1.cpp:34) [719]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_5', conv_1/conv_1.cpp:34 on array 'conv_out' [720]  (3.25 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_6', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_6', conv_1/conv_1.cpp:26) [726]  (0 ns)
	'fadd' operation ('w_sum_6', conv_1/conv_1.cpp:31) [799]  (22.6 ns)

 <State 47>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_6', conv_1/conv_1.cpp:21) [749]  (0 ns)
	'add' operation ('add_ln26_38', conv_1/conv_1.cpp:26) [762]  (1.78 ns)
	'add' operation ('add_ln26_87', conv_1/conv_1.cpp:26) [764]  (1.64 ns)
	'sub' operation ('sub_ln26_29', conv_1/conv_1.cpp:26) [768]  (1.68 ns)

 <State 48>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_6', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_6', conv_1/conv_1.cpp:24) [772]  (0 ns)
	'add' operation ('add_ln26_92', conv_1/conv_1.cpp:26) [781]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_6_add', conv_1/conv_1.cpp:26) [783]  (0 ns)
	'load' operation ('conv_1_weights_6_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_6' [787]  (3.25 ns)

 <State 49>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_6_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_6' [787]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv_1/conv_1.cpp:26) [789]  (12.4 ns)

 <State 50>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv_1/conv_1.cpp:26) [789]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv_1/conv_1.cpp:26) [790]  (22.6 ns)

 <State 51>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv_1/conv_1.cpp:26) [790]  (22.6 ns)

 <State 52>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv_1/conv_1.cpp:31) [799]  (22.6 ns)
	'fcmp' operation ('tmp_32', conv_1/conv_1.cpp:34) [806]  (6.79 ns)
	'and' operation ('and_ln34_6', conv_1/conv_1.cpp:34) [807]  (0 ns)
	'select' operation ('select_ln34_6', conv_1/conv_1.cpp:34) [808]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_6', conv_1/conv_1.cpp:34 on array 'conv_out' [809]  (3.25 ns)

 <State 53>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_7', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_7', conv_1/conv_1.cpp:26) [815]  (0 ns)
	'fadd' operation ('w_sum_7', conv_1/conv_1.cpp:31) [888]  (22.6 ns)

 <State 54>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_7', conv_1/conv_1.cpp:21) [838]  (0 ns)
	'add' operation ('add_ln26_39', conv_1/conv_1.cpp:26) [851]  (1.78 ns)
	'add' operation ('add_ln26_91', conv_1/conv_1.cpp:26) [853]  (1.64 ns)
	'sub' operation ('sub_ln26_33', conv_1/conv_1.cpp:26) [857]  (1.68 ns)

 <State 55>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_7', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_7', conv_1/conv_1.cpp:24) [861]  (0 ns)
	'add' operation ('add_ln26_96', conv_1/conv_1.cpp:26) [870]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_7_add', conv_1/conv_1.cpp:26) [872]  (0 ns)
	'load' operation ('conv_1_weights_7_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_7' [876]  (3.25 ns)

 <State 56>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_7_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_7' [876]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv_1/conv_1.cpp:26) [878]  (12.4 ns)

 <State 57>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv_1/conv_1.cpp:26) [878]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv_1/conv_1.cpp:26) [879]  (22.6 ns)

 <State 58>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv_1/conv_1.cpp:26) [879]  (22.6 ns)

 <State 59>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv_1/conv_1.cpp:31) [888]  (22.6 ns)
	'fcmp' operation ('tmp_37', conv_1/conv_1.cpp:34) [895]  (6.79 ns)
	'and' operation ('and_ln34_7', conv_1/conv_1.cpp:34) [896]  (0 ns)
	'select' operation ('select_ln34_7', conv_1/conv_1.cpp:34) [897]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_7', conv_1/conv_1.cpp:34 on array 'conv_out' [898]  (3.25 ns)

 <State 60>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_8', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_8', conv_1/conv_1.cpp:26) [904]  (0 ns)
	'fadd' operation ('w_sum_8', conv_1/conv_1.cpp:31) [977]  (22.6 ns)

 <State 61>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_8', conv_1/conv_1.cpp:21) [927]  (0 ns)
	'add' operation ('add_ln26_40', conv_1/conv_1.cpp:26) [940]  (1.78 ns)
	'add' operation ('add_ln26_95', conv_1/conv_1.cpp:26) [942]  (1.64 ns)
	'sub' operation ('sub_ln26_37', conv_1/conv_1.cpp:26) [946]  (1.68 ns)

 <State 62>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_8', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_8', conv_1/conv_1.cpp:24) [950]  (0 ns)
	'add' operation ('add_ln26_100', conv_1/conv_1.cpp:26) [959]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_8_add', conv_1/conv_1.cpp:26) [961]  (0 ns)
	'load' operation ('conv_1_weights_8_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_8' [965]  (3.25 ns)

 <State 63>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_8_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_8' [965]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv_1/conv_1.cpp:26) [967]  (12.4 ns)

 <State 64>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv_1/conv_1.cpp:26) [967]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv_1/conv_1.cpp:26) [968]  (22.6 ns)

 <State 65>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv_1/conv_1.cpp:26) [968]  (22.6 ns)

 <State 66>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv_1/conv_1.cpp:31) [977]  (22.6 ns)
	'fcmp' operation ('tmp_42', conv_1/conv_1.cpp:34) [984]  (6.79 ns)
	'and' operation ('and_ln34_8', conv_1/conv_1.cpp:34) [985]  (0 ns)
	'select' operation ('select_ln34_8', conv_1/conv_1.cpp:34) [986]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_8', conv_1/conv_1.cpp:34 on array 'conv_out' [987]  (3.25 ns)

 <State 67>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_9', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_9', conv_1/conv_1.cpp:26) [993]  (0 ns)
	'fadd' operation ('w_sum_9', conv_1/conv_1.cpp:31) [1066]  (22.6 ns)

 <State 68>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_9', conv_1/conv_1.cpp:21) [1016]  (0 ns)
	'add' operation ('add_ln26_41', conv_1/conv_1.cpp:26) [1029]  (1.78 ns)
	'add' operation ('add_ln26_99', conv_1/conv_1.cpp:26) [1031]  (1.64 ns)
	'sub' operation ('sub_ln26_41', conv_1/conv_1.cpp:26) [1035]  (1.68 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_9', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_9', conv_1/conv_1.cpp:24) [1039]  (0 ns)
	'add' operation ('add_ln26_104', conv_1/conv_1.cpp:26) [1048]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_9_add', conv_1/conv_1.cpp:26) [1050]  (0 ns)
	'load' operation ('conv_1_weights_9_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_9' [1054]  (3.25 ns)

 <State 70>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_9_loa', conv_1/conv_1.cpp:26) on array 'conv_1_weights_9' [1054]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv_1/conv_1.cpp:26) [1056]  (12.4 ns)

 <State 71>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv_1/conv_1.cpp:26) [1056]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv_1/conv_1.cpp:26) [1057]  (22.6 ns)

 <State 72>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv_1/conv_1.cpp:26) [1057]  (22.6 ns)

 <State 73>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv_1/conv_1.cpp:31) [1066]  (22.6 ns)
	'fcmp' operation ('tmp_47', conv_1/conv_1.cpp:34) [1073]  (6.79 ns)
	'and' operation ('and_ln34_9', conv_1/conv_1.cpp:34) [1074]  (0 ns)
	'select' operation ('select_ln34_9', conv_1/conv_1.cpp:34) [1075]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_9', conv_1/conv_1.cpp:34 on array 'conv_out' [1076]  (3.25 ns)

 <State 74>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_10', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_s', conv_1/conv_1.cpp:26) [1082]  (0 ns)
	'fadd' operation ('w_sum_10', conv_1/conv_1.cpp:31) [1155]  (22.6 ns)

 <State 75>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_10', conv_1/conv_1.cpp:21) [1105]  (0 ns)
	'add' operation ('add_ln26_42', conv_1/conv_1.cpp:26) [1118]  (1.78 ns)
	'add' operation ('add_ln26_103', conv_1/conv_1.cpp:26) [1120]  (1.64 ns)
	'sub' operation ('sub_ln26_45', conv_1/conv_1.cpp:26) [1124]  (1.68 ns)

 <State 76>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_10', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_10', conv_1/conv_1.cpp:24) [1128]  (0 ns)
	'add' operation ('add_ln26_108', conv_1/conv_1.cpp:26) [1137]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_10_ad', conv_1/conv_1.cpp:26) [1139]  (0 ns)
	'load' operation ('conv_1_weights_10_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_10' [1143]  (3.25 ns)

 <State 77>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_10_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_10' [1143]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv_1/conv_1.cpp:26) [1145]  (12.4 ns)

 <State 78>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv_1/conv_1.cpp:26) [1145]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv_1/conv_1.cpp:26) [1146]  (22.6 ns)

 <State 79>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv_1/conv_1.cpp:26) [1146]  (22.6 ns)

 <State 80>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv_1/conv_1.cpp:31) [1155]  (22.6 ns)
	'fcmp' operation ('tmp_52', conv_1/conv_1.cpp:34) [1162]  (6.79 ns)
	'and' operation ('and_ln34_10', conv_1/conv_1.cpp:34) [1163]  (0 ns)
	'select' operation ('select_ln34_10', conv_1/conv_1.cpp:34) [1164]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_10', conv_1/conv_1.cpp:34 on array 'conv_out' [1165]  (3.25 ns)

 <State 81>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_11', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_10', conv_1/conv_1.cpp:26) [1171]  (0 ns)
	'fadd' operation ('w_sum_11', conv_1/conv_1.cpp:31) [1244]  (22.6 ns)

 <State 82>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_11', conv_1/conv_1.cpp:21) [1194]  (0 ns)
	'add' operation ('add_ln26_43', conv_1/conv_1.cpp:26) [1207]  (1.78 ns)
	'add' operation ('add_ln26_107', conv_1/conv_1.cpp:26) [1209]  (1.64 ns)
	'sub' operation ('sub_ln26_49', conv_1/conv_1.cpp:26) [1213]  (1.68 ns)

 <State 83>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_11', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_11', conv_1/conv_1.cpp:24) [1217]  (0 ns)
	'add' operation ('add_ln26_112', conv_1/conv_1.cpp:26) [1226]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_11_ad', conv_1/conv_1.cpp:26) [1228]  (0 ns)
	'load' operation ('conv_1_weights_11_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_11' [1232]  (3.25 ns)

 <State 84>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_11_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_11' [1232]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv_1/conv_1.cpp:26) [1234]  (12.4 ns)

 <State 85>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv_1/conv_1.cpp:26) [1234]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv_1/conv_1.cpp:26) [1235]  (22.6 ns)

 <State 86>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv_1/conv_1.cpp:26) [1235]  (22.6 ns)

 <State 87>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv_1/conv_1.cpp:31) [1244]  (22.6 ns)
	'fcmp' operation ('tmp_57', conv_1/conv_1.cpp:34) [1251]  (6.79 ns)
	'and' operation ('and_ln34_11', conv_1/conv_1.cpp:34) [1252]  (0 ns)
	'select' operation ('select_ln34_11', conv_1/conv_1.cpp:34) [1253]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_11', conv_1/conv_1.cpp:34 on array 'conv_out' [1254]  (3.25 ns)

 <State 88>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_12', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_11', conv_1/conv_1.cpp:26) [1260]  (0 ns)
	'fadd' operation ('w_sum_12', conv_1/conv_1.cpp:31) [1333]  (22.6 ns)

 <State 89>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_12', conv_1/conv_1.cpp:21) [1283]  (0 ns)
	'add' operation ('add_ln26_44', conv_1/conv_1.cpp:26) [1296]  (1.78 ns)
	'add' operation ('add_ln26_111', conv_1/conv_1.cpp:26) [1298]  (1.64 ns)
	'sub' operation ('sub_ln26_53', conv_1/conv_1.cpp:26) [1302]  (1.68 ns)

 <State 90>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_12', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_12', conv_1/conv_1.cpp:24) [1306]  (0 ns)
	'add' operation ('add_ln26_116', conv_1/conv_1.cpp:26) [1315]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_12_ad', conv_1/conv_1.cpp:26) [1317]  (0 ns)
	'load' operation ('conv_1_weights_12_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_12' [1321]  (3.25 ns)

 <State 91>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_12_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_12' [1321]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv_1/conv_1.cpp:26) [1323]  (12.4 ns)

 <State 92>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv_1/conv_1.cpp:26) [1323]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv_1/conv_1.cpp:26) [1324]  (22.6 ns)

 <State 93>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv_1/conv_1.cpp:26) [1324]  (22.6 ns)

 <State 94>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv_1/conv_1.cpp:31) [1333]  (22.6 ns)
	'fcmp' operation ('tmp_62', conv_1/conv_1.cpp:34) [1340]  (6.79 ns)
	'and' operation ('and_ln34_12', conv_1/conv_1.cpp:34) [1341]  (0 ns)
	'select' operation ('select_ln34_12', conv_1/conv_1.cpp:34) [1342]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_12', conv_1/conv_1.cpp:34 on array 'conv_out' [1343]  (3.25 ns)

 <State 95>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_13', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_12', conv_1/conv_1.cpp:26) [1349]  (0 ns)
	'fadd' operation ('w_sum_13', conv_1/conv_1.cpp:31) [1422]  (22.6 ns)

 <State 96>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_13', conv_1/conv_1.cpp:21) [1372]  (0 ns)
	'add' operation ('add_ln26_45', conv_1/conv_1.cpp:26) [1385]  (1.78 ns)
	'add' operation ('add_ln26_115', conv_1/conv_1.cpp:26) [1387]  (1.64 ns)
	'sub' operation ('sub_ln26_57', conv_1/conv_1.cpp:26) [1391]  (1.68 ns)

 <State 97>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_13', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_13', conv_1/conv_1.cpp:24) [1395]  (0 ns)
	'add' operation ('add_ln26_120', conv_1/conv_1.cpp:26) [1404]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_13_ad', conv_1/conv_1.cpp:26) [1406]  (0 ns)
	'load' operation ('conv_1_weights_13_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_13' [1410]  (3.25 ns)

 <State 98>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_13_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_13' [1410]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv_1/conv_1.cpp:26) [1412]  (12.4 ns)

 <State 99>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv_1/conv_1.cpp:26) [1412]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv_1/conv_1.cpp:26) [1413]  (22.6 ns)

 <State 100>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv_1/conv_1.cpp:26) [1413]  (22.6 ns)

 <State 101>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv_1/conv_1.cpp:31) [1422]  (22.6 ns)
	'fcmp' operation ('tmp_67', conv_1/conv_1.cpp:34) [1429]  (6.79 ns)
	'and' operation ('and_ln34_13', conv_1/conv_1.cpp:34) [1430]  (0 ns)
	'select' operation ('select_ln34_13', conv_1/conv_1.cpp:34) [1431]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_13', conv_1/conv_1.cpp:34 on array 'conv_out' [1432]  (3.25 ns)

 <State 102>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_14', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_13', conv_1/conv_1.cpp:26) [1438]  (0 ns)
	'fadd' operation ('w_sum_14', conv_1/conv_1.cpp:31) [1511]  (22.6 ns)

 <State 103>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_14', conv_1/conv_1.cpp:21) [1461]  (0 ns)
	'add' operation ('add_ln26_46', conv_1/conv_1.cpp:26) [1474]  (1.78 ns)
	'add' operation ('add_ln26_119', conv_1/conv_1.cpp:26) [1476]  (1.64 ns)
	'sub' operation ('sub_ln26_61', conv_1/conv_1.cpp:26) [1480]  (1.68 ns)

 <State 104>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_14', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_14', conv_1/conv_1.cpp:24) [1484]  (0 ns)
	'add' operation ('add_ln26_124', conv_1/conv_1.cpp:26) [1493]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_14_ad', conv_1/conv_1.cpp:26) [1495]  (0 ns)
	'load' operation ('conv_1_weights_14_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_14' [1499]  (3.25 ns)

 <State 105>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_14_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_14' [1499]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv_1/conv_1.cpp:26) [1501]  (12.4 ns)

 <State 106>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv_1/conv_1.cpp:26) [1501]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv_1/conv_1.cpp:26) [1502]  (22.6 ns)

 <State 107>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv_1/conv_1.cpp:26) [1502]  (22.6 ns)

 <State 108>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv_1/conv_1.cpp:31) [1511]  (22.6 ns)
	'fcmp' operation ('tmp_72', conv_1/conv_1.cpp:34) [1518]  (6.79 ns)
	'and' operation ('and_ln34_14', conv_1/conv_1.cpp:34) [1519]  (0 ns)
	'select' operation ('select_ln34_14', conv_1/conv_1.cpp:34) [1520]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_14', conv_1/conv_1.cpp:34 on array 'conv_out' [1521]  (3.25 ns)

 <State 109>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_15', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_14', conv_1/conv_1.cpp:26) [1527]  (0 ns)
	'fadd' operation ('w_sum_15', conv_1/conv_1.cpp:31) [1600]  (22.6 ns)

 <State 110>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_15', conv_1/conv_1.cpp:21) [1550]  (0 ns)
	'add' operation ('add_ln26_47', conv_1/conv_1.cpp:26) [1563]  (1.78 ns)
	'add' operation ('add_ln26_123', conv_1/conv_1.cpp:26) [1565]  (1.64 ns)
	'sub' operation ('sub_ln26_65', conv_1/conv_1.cpp:26) [1569]  (1.68 ns)

 <State 111>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_15', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_15', conv_1/conv_1.cpp:24) [1573]  (0 ns)
	'add' operation ('add_ln26_128', conv_1/conv_1.cpp:26) [1582]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_15_ad', conv_1/conv_1.cpp:26) [1584]  (0 ns)
	'load' operation ('conv_1_weights_15_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_15' [1588]  (3.25 ns)

 <State 112>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_15_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_15' [1588]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv_1/conv_1.cpp:26) [1590]  (12.4 ns)

 <State 113>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv_1/conv_1.cpp:26) [1590]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv_1/conv_1.cpp:26) [1591]  (22.6 ns)

 <State 114>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv_1/conv_1.cpp:26) [1591]  (22.6 ns)

 <State 115>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv_1/conv_1.cpp:31) [1600]  (22.6 ns)
	'fcmp' operation ('tmp_128', conv_1/conv_1.cpp:34) [1607]  (6.79 ns)
	'and' operation ('and_ln34_15', conv_1/conv_1.cpp:34) [1608]  (0 ns)
	'select' operation ('select_ln34_15', conv_1/conv_1.cpp:34) [1609]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_15', conv_1/conv_1.cpp:34 on array 'conv_out' [1610]  (3.25 ns)

 <State 116>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_16', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_15', conv_1/conv_1.cpp:26) [1616]  (0 ns)
	'fadd' operation ('w_sum_16', conv_1/conv_1.cpp:31) [1689]  (22.6 ns)

 <State 117>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_16', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_16', conv_1/conv_1.cpp:21) [1639]  (0 ns)
	'add' operation ('add_ln26_48', conv_1/conv_1.cpp:26) [1652]  (1.78 ns)
	'add' operation ('add_ln26_127', conv_1/conv_1.cpp:26) [1654]  (1.64 ns)
	'sub' operation ('sub_ln26_69', conv_1/conv_1.cpp:26) [1658]  (1.68 ns)

 <State 118>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_16', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_16', conv_1/conv_1.cpp:24) [1662]  (0 ns)
	'add' operation ('add_ln26_132', conv_1/conv_1.cpp:26) [1671]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_16_ad', conv_1/conv_1.cpp:26) [1673]  (0 ns)
	'load' operation ('conv_1_weights_16_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_16' [1677]  (3.25 ns)

 <State 119>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_16_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_16' [1677]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv_1/conv_1.cpp:26) [1679]  (12.4 ns)

 <State 120>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv_1/conv_1.cpp:26) [1679]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv_1/conv_1.cpp:26) [1680]  (22.6 ns)

 <State 121>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv_1/conv_1.cpp:26) [1680]  (22.6 ns)

 <State 122>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv_1/conv_1.cpp:31) [1689]  (22.6 ns)
	'fcmp' operation ('tmp_130', conv_1/conv_1.cpp:34) [1696]  (6.79 ns)
	'and' operation ('and_ln34_16', conv_1/conv_1.cpp:34) [1697]  (0 ns)
	'select' operation ('select_ln34_16', conv_1/conv_1.cpp:34) [1698]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_16', conv_1/conv_1.cpp:34 on array 'conv_out' [1699]  (3.25 ns)

 <State 123>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_17', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_16', conv_1/conv_1.cpp:26) [1705]  (0 ns)
	'fadd' operation ('w_sum_17', conv_1/conv_1.cpp:31) [1778]  (22.6 ns)

 <State 124>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_17', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_17', conv_1/conv_1.cpp:21) [1728]  (0 ns)
	'add' operation ('add_ln26_49', conv_1/conv_1.cpp:26) [1741]  (1.78 ns)
	'add' operation ('add_ln26_131', conv_1/conv_1.cpp:26) [1743]  (1.64 ns)
	'sub' operation ('sub_ln26_73', conv_1/conv_1.cpp:26) [1747]  (1.68 ns)

 <State 125>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_17', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_17', conv_1/conv_1.cpp:24) [1751]  (0 ns)
	'add' operation ('add_ln26_136', conv_1/conv_1.cpp:26) [1760]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_17_ad', conv_1/conv_1.cpp:26) [1762]  (0 ns)
	'load' operation ('conv_1_weights_17_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_17' [1766]  (3.25 ns)

 <State 126>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_17_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_17' [1766]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv_1/conv_1.cpp:26) [1768]  (12.4 ns)

 <State 127>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv_1/conv_1.cpp:26) [1768]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv_1/conv_1.cpp:26) [1769]  (22.6 ns)

 <State 128>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv_1/conv_1.cpp:26) [1769]  (22.6 ns)

 <State 129>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv_1/conv_1.cpp:31) [1778]  (22.6 ns)
	'fcmp' operation ('tmp_132', conv_1/conv_1.cpp:34) [1785]  (6.79 ns)
	'and' operation ('and_ln34_17', conv_1/conv_1.cpp:34) [1786]  (0 ns)
	'select' operation ('select_ln34_17', conv_1/conv_1.cpp:34) [1787]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_17', conv_1/conv_1.cpp:34 on array 'conv_out' [1788]  (3.25 ns)

 <State 130>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_18', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_17', conv_1/conv_1.cpp:26) [1794]  (0 ns)
	'fadd' operation ('w_sum_18', conv_1/conv_1.cpp:31) [1867]  (22.6 ns)

 <State 131>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_18', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_18', conv_1/conv_1.cpp:21) [1817]  (0 ns)
	'add' operation ('add_ln26_50', conv_1/conv_1.cpp:26) [1830]  (1.78 ns)
	'add' operation ('add_ln26_135', conv_1/conv_1.cpp:26) [1832]  (1.64 ns)
	'sub' operation ('sub_ln26_77', conv_1/conv_1.cpp:26) [1836]  (1.68 ns)

 <State 132>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_18', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_18', conv_1/conv_1.cpp:24) [1840]  (0 ns)
	'add' operation ('add_ln26_140', conv_1/conv_1.cpp:26) [1849]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_18_ad', conv_1/conv_1.cpp:26) [1851]  (0 ns)
	'load' operation ('conv_1_weights_18_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_18' [1855]  (3.25 ns)

 <State 133>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_18_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_18' [1855]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv_1/conv_1.cpp:26) [1857]  (12.4 ns)

 <State 134>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv_1/conv_1.cpp:26) [1857]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv_1/conv_1.cpp:26) [1858]  (22.6 ns)

 <State 135>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv_1/conv_1.cpp:26) [1858]  (22.6 ns)

 <State 136>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv_1/conv_1.cpp:31) [1867]  (22.6 ns)
	'fcmp' operation ('tmp_134', conv_1/conv_1.cpp:34) [1874]  (6.79 ns)
	'and' operation ('and_ln34_18', conv_1/conv_1.cpp:34) [1875]  (0 ns)
	'select' operation ('select_ln34_18', conv_1/conv_1.cpp:34) [1876]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_18', conv_1/conv_1.cpp:34 on array 'conv_out' [1877]  (3.25 ns)

 <State 137>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_19', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_18', conv_1/conv_1.cpp:26) [1883]  (0 ns)
	'fadd' operation ('w_sum_19', conv_1/conv_1.cpp:31) [1956]  (22.6 ns)

 <State 138>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_19', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_19', conv_1/conv_1.cpp:21) [1906]  (0 ns)
	'add' operation ('add_ln26_51', conv_1/conv_1.cpp:26) [1919]  (1.78 ns)
	'add' operation ('add_ln26_139', conv_1/conv_1.cpp:26) [1921]  (1.64 ns)
	'sub' operation ('sub_ln26_81', conv_1/conv_1.cpp:26) [1925]  (1.68 ns)

 <State 139>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_19', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_19', conv_1/conv_1.cpp:24) [1929]  (0 ns)
	'add' operation ('add_ln26_144', conv_1/conv_1.cpp:26) [1938]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_19_ad', conv_1/conv_1.cpp:26) [1940]  (0 ns)
	'load' operation ('conv_1_weights_19_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_19' [1944]  (3.25 ns)

 <State 140>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_19_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_19' [1944]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv_1/conv_1.cpp:26) [1946]  (12.4 ns)

 <State 141>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv_1/conv_1.cpp:26) [1946]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv_1/conv_1.cpp:26) [1947]  (22.6 ns)

 <State 142>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv_1/conv_1.cpp:26) [1947]  (22.6 ns)

 <State 143>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv_1/conv_1.cpp:31) [1956]  (22.6 ns)
	'fcmp' operation ('tmp_136', conv_1/conv_1.cpp:34) [1963]  (6.79 ns)
	'and' operation ('and_ln34_19', conv_1/conv_1.cpp:34) [1964]  (0 ns)
	'select' operation ('select_ln34_19', conv_1/conv_1.cpp:34) [1965]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_19', conv_1/conv_1.cpp:34 on array 'conv_out' [1966]  (3.25 ns)

 <State 144>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_20', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_19', conv_1/conv_1.cpp:26) [1972]  (0 ns)
	'fadd' operation ('w_sum_20', conv_1/conv_1.cpp:31) [2045]  (22.6 ns)

 <State 145>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_20', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_20', conv_1/conv_1.cpp:21) [1995]  (0 ns)
	'add' operation ('add_ln26_52', conv_1/conv_1.cpp:26) [2008]  (1.78 ns)
	'add' operation ('add_ln26_143', conv_1/conv_1.cpp:26) [2010]  (1.64 ns)
	'sub' operation ('sub_ln26_85', conv_1/conv_1.cpp:26) [2014]  (1.68 ns)

 <State 146>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_20', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_20', conv_1/conv_1.cpp:24) [2018]  (0 ns)
	'add' operation ('add_ln26_148', conv_1/conv_1.cpp:26) [2027]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_20_ad', conv_1/conv_1.cpp:26) [2029]  (0 ns)
	'load' operation ('conv_1_weights_20_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_20' [2033]  (3.25 ns)

 <State 147>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_20_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_20' [2033]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv_1/conv_1.cpp:26) [2035]  (12.4 ns)

 <State 148>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv_1/conv_1.cpp:26) [2035]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv_1/conv_1.cpp:26) [2036]  (22.6 ns)

 <State 149>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv_1/conv_1.cpp:26) [2036]  (22.6 ns)

 <State 150>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv_1/conv_1.cpp:31) [2045]  (22.6 ns)
	'fcmp' operation ('tmp_138', conv_1/conv_1.cpp:34) [2052]  (6.79 ns)
	'and' operation ('and_ln34_20', conv_1/conv_1.cpp:34) [2053]  (0 ns)
	'select' operation ('select_ln34_20', conv_1/conv_1.cpp:34) [2054]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_20', conv_1/conv_1.cpp:34 on array 'conv_out' [2055]  (3.25 ns)

 <State 151>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_21', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_20', conv_1/conv_1.cpp:26) [2061]  (0 ns)
	'fadd' operation ('w_sum_21', conv_1/conv_1.cpp:31) [2134]  (22.6 ns)

 <State 152>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_21', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_21', conv_1/conv_1.cpp:21) [2084]  (0 ns)
	'add' operation ('add_ln26_53', conv_1/conv_1.cpp:26) [2097]  (1.78 ns)
	'add' operation ('add_ln26_147', conv_1/conv_1.cpp:26) [2099]  (1.64 ns)
	'sub' operation ('sub_ln26_89', conv_1/conv_1.cpp:26) [2103]  (1.68 ns)

 <State 153>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_21', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_21', conv_1/conv_1.cpp:24) [2107]  (0 ns)
	'add' operation ('add_ln26_152', conv_1/conv_1.cpp:26) [2116]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_21_ad', conv_1/conv_1.cpp:26) [2118]  (0 ns)
	'load' operation ('conv_1_weights_21_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_21' [2122]  (3.25 ns)

 <State 154>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_21_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_21' [2122]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv_1/conv_1.cpp:26) [2124]  (12.4 ns)

 <State 155>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv_1/conv_1.cpp:26) [2124]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv_1/conv_1.cpp:26) [2125]  (22.6 ns)

 <State 156>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv_1/conv_1.cpp:26) [2125]  (22.6 ns)

 <State 157>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv_1/conv_1.cpp:31) [2134]  (22.6 ns)
	'fcmp' operation ('tmp_140', conv_1/conv_1.cpp:34) [2141]  (6.79 ns)
	'and' operation ('and_ln34_21', conv_1/conv_1.cpp:34) [2142]  (0 ns)
	'select' operation ('select_ln34_21', conv_1/conv_1.cpp:34) [2143]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_21', conv_1/conv_1.cpp:34 on array 'conv_out' [2144]  (3.25 ns)

 <State 158>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_22', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_21', conv_1/conv_1.cpp:26) [2150]  (0 ns)
	'fadd' operation ('w_sum_22', conv_1/conv_1.cpp:31) [2223]  (22.6 ns)

 <State 159>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_22', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_22', conv_1/conv_1.cpp:21) [2173]  (0 ns)
	'add' operation ('add_ln26_54', conv_1/conv_1.cpp:26) [2186]  (1.78 ns)
	'add' operation ('add_ln26_151', conv_1/conv_1.cpp:26) [2188]  (1.64 ns)
	'sub' operation ('sub_ln26_93', conv_1/conv_1.cpp:26) [2192]  (1.68 ns)

 <State 160>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_22', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_22', conv_1/conv_1.cpp:24) [2196]  (0 ns)
	'add' operation ('add_ln26_156', conv_1/conv_1.cpp:26) [2205]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_22_ad', conv_1/conv_1.cpp:26) [2207]  (0 ns)
	'load' operation ('conv_1_weights_22_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_22' [2211]  (3.25 ns)

 <State 161>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_22_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_22' [2211]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv_1/conv_1.cpp:26) [2213]  (12.4 ns)

 <State 162>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv_1/conv_1.cpp:26) [2213]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv_1/conv_1.cpp:26) [2214]  (22.6 ns)

 <State 163>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv_1/conv_1.cpp:26) [2214]  (22.6 ns)

 <State 164>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv_1/conv_1.cpp:31) [2223]  (22.6 ns)
	'fcmp' operation ('tmp_142', conv_1/conv_1.cpp:34) [2230]  (6.79 ns)
	'and' operation ('and_ln34_22', conv_1/conv_1.cpp:34) [2231]  (0 ns)
	'select' operation ('select_ln34_22', conv_1/conv_1.cpp:34) [2232]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_22', conv_1/conv_1.cpp:34 on array 'conv_out' [2233]  (3.25 ns)

 <State 165>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_23', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_22', conv_1/conv_1.cpp:26) [2239]  (0 ns)
	'fadd' operation ('w_sum_23', conv_1/conv_1.cpp:31) [2312]  (22.6 ns)

 <State 166>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_23', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_23', conv_1/conv_1.cpp:21) [2262]  (0 ns)
	'add' operation ('add_ln26_55', conv_1/conv_1.cpp:26) [2275]  (1.78 ns)
	'add' operation ('add_ln26_155', conv_1/conv_1.cpp:26) [2277]  (1.64 ns)
	'sub' operation ('sub_ln26_97', conv_1/conv_1.cpp:26) [2281]  (1.68 ns)

 <State 167>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_23', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_23', conv_1/conv_1.cpp:24) [2285]  (0 ns)
	'add' operation ('add_ln26_160', conv_1/conv_1.cpp:26) [2294]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_23_ad', conv_1/conv_1.cpp:26) [2296]  (0 ns)
	'load' operation ('conv_1_weights_23_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_23' [2300]  (3.25 ns)

 <State 168>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_23_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_23' [2300]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv_1/conv_1.cpp:26) [2302]  (12.4 ns)

 <State 169>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv_1/conv_1.cpp:26) [2302]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv_1/conv_1.cpp:26) [2303]  (22.6 ns)

 <State 170>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv_1/conv_1.cpp:26) [2303]  (22.6 ns)

 <State 171>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv_1/conv_1.cpp:31) [2312]  (22.6 ns)
	'fcmp' operation ('tmp_144', conv_1/conv_1.cpp:34) [2319]  (6.79 ns)
	'and' operation ('and_ln34_23', conv_1/conv_1.cpp:34) [2320]  (0 ns)
	'select' operation ('select_ln34_23', conv_1/conv_1.cpp:34) [2321]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_23', conv_1/conv_1.cpp:34 on array 'conv_out' [2322]  (3.25 ns)

 <State 172>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_24', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_23', conv_1/conv_1.cpp:26) [2328]  (0 ns)
	'fadd' operation ('w_sum_24', conv_1/conv_1.cpp:31) [2401]  (22.6 ns)

 <State 173>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_24', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_24', conv_1/conv_1.cpp:21) [2351]  (0 ns)
	'add' operation ('add_ln26_56', conv_1/conv_1.cpp:26) [2364]  (1.78 ns)
	'add' operation ('add_ln26_159', conv_1/conv_1.cpp:26) [2366]  (1.64 ns)
	'sub' operation ('sub_ln26_101', conv_1/conv_1.cpp:26) [2370]  (1.68 ns)

 <State 174>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_24', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_24', conv_1/conv_1.cpp:24) [2374]  (0 ns)
	'add' operation ('add_ln26_164', conv_1/conv_1.cpp:26) [2383]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_24_ad', conv_1/conv_1.cpp:26) [2385]  (0 ns)
	'load' operation ('conv_1_weights_24_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_24' [2389]  (3.25 ns)

 <State 175>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_24_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_24' [2389]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv_1/conv_1.cpp:26) [2391]  (12.4 ns)

 <State 176>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv_1/conv_1.cpp:26) [2391]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv_1/conv_1.cpp:26) [2392]  (22.6 ns)

 <State 177>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv_1/conv_1.cpp:26) [2392]  (22.6 ns)

 <State 178>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv_1/conv_1.cpp:31) [2401]  (22.6 ns)
	'fcmp' operation ('tmp_146', conv_1/conv_1.cpp:34) [2408]  (6.79 ns)
	'and' operation ('and_ln34_24', conv_1/conv_1.cpp:34) [2409]  (0 ns)
	'select' operation ('select_ln34_24', conv_1/conv_1.cpp:34) [2410]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_24', conv_1/conv_1.cpp:34 on array 'conv_out' [2411]  (3.25 ns)

 <State 179>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_25', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_24', conv_1/conv_1.cpp:26) [2417]  (0 ns)
	'fadd' operation ('w_sum_25', conv_1/conv_1.cpp:31) [2490]  (22.6 ns)

 <State 180>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_25', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_25', conv_1/conv_1.cpp:21) [2440]  (0 ns)
	'add' operation ('add_ln26_57', conv_1/conv_1.cpp:26) [2453]  (1.78 ns)
	'add' operation ('add_ln26_163', conv_1/conv_1.cpp:26) [2455]  (1.64 ns)
	'sub' operation ('sub_ln26_105', conv_1/conv_1.cpp:26) [2459]  (1.68 ns)

 <State 181>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_25', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_25', conv_1/conv_1.cpp:24) [2463]  (0 ns)
	'add' operation ('add_ln26_168', conv_1/conv_1.cpp:26) [2472]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_25_ad', conv_1/conv_1.cpp:26) [2474]  (0 ns)
	'load' operation ('conv_1_weights_25_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_25' [2478]  (3.25 ns)

 <State 182>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_25_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_25' [2478]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv_1/conv_1.cpp:26) [2480]  (12.4 ns)

 <State 183>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv_1/conv_1.cpp:26) [2480]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv_1/conv_1.cpp:26) [2481]  (22.6 ns)

 <State 184>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv_1/conv_1.cpp:26) [2481]  (22.6 ns)

 <State 185>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv_1/conv_1.cpp:31) [2490]  (22.6 ns)
	'fcmp' operation ('tmp_148', conv_1/conv_1.cpp:34) [2497]  (6.79 ns)
	'and' operation ('and_ln34_25', conv_1/conv_1.cpp:34) [2498]  (0 ns)
	'select' operation ('select_ln34_25', conv_1/conv_1.cpp:34) [2499]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_25', conv_1/conv_1.cpp:34 on array 'conv_out' [2500]  (3.25 ns)

 <State 186>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_26', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_25', conv_1/conv_1.cpp:26) [2506]  (0 ns)
	'fadd' operation ('w_sum_26', conv_1/conv_1.cpp:31) [2579]  (22.6 ns)

 <State 187>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_26', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_26', conv_1/conv_1.cpp:21) [2529]  (0 ns)
	'add' operation ('add_ln26_58', conv_1/conv_1.cpp:26) [2542]  (1.78 ns)
	'add' operation ('add_ln26_167', conv_1/conv_1.cpp:26) [2544]  (1.64 ns)
	'sub' operation ('sub_ln26_109', conv_1/conv_1.cpp:26) [2548]  (1.68 ns)

 <State 188>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_26', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_26', conv_1/conv_1.cpp:24) [2552]  (0 ns)
	'add' operation ('add_ln26_172', conv_1/conv_1.cpp:26) [2561]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_26_ad', conv_1/conv_1.cpp:26) [2563]  (0 ns)
	'load' operation ('conv_1_weights_26_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_26' [2567]  (3.25 ns)

 <State 189>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_26_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_26' [2567]  (3.25 ns)
	'fmul' operation ('tmp_1_25', conv_1/conv_1.cpp:26) [2569]  (12.4 ns)

 <State 190>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25', conv_1/conv_1.cpp:26) [2569]  (12.4 ns)
	'fadd' operation ('w_sum_3_25', conv_1/conv_1.cpp:26) [2570]  (22.6 ns)

 <State 191>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25', conv_1/conv_1.cpp:26) [2570]  (22.6 ns)

 <State 192>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv_1/conv_1.cpp:31) [2579]  (22.6 ns)
	'fcmp' operation ('tmp_150', conv_1/conv_1.cpp:34) [2586]  (6.79 ns)
	'and' operation ('and_ln34_26', conv_1/conv_1.cpp:34) [2587]  (0 ns)
	'select' operation ('select_ln34_26', conv_1/conv_1.cpp:34) [2588]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_26', conv_1/conv_1.cpp:34 on array 'conv_out' [2589]  (3.25 ns)

 <State 193>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_27', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_26', conv_1/conv_1.cpp:26) [2595]  (0 ns)
	'fadd' operation ('w_sum_27', conv_1/conv_1.cpp:31) [2668]  (22.6 ns)

 <State 194>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_27', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_27', conv_1/conv_1.cpp:21) [2618]  (0 ns)
	'add' operation ('add_ln26_59', conv_1/conv_1.cpp:26) [2631]  (1.78 ns)
	'add' operation ('add_ln26_171', conv_1/conv_1.cpp:26) [2633]  (1.64 ns)
	'sub' operation ('sub_ln26_113', conv_1/conv_1.cpp:26) [2637]  (1.68 ns)

 <State 195>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_27', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_27', conv_1/conv_1.cpp:24) [2641]  (0 ns)
	'add' operation ('add_ln26_176', conv_1/conv_1.cpp:26) [2650]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_27_ad', conv_1/conv_1.cpp:26) [2652]  (0 ns)
	'load' operation ('conv_1_weights_27_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_27' [2656]  (3.25 ns)

 <State 196>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_27_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_27' [2656]  (3.25 ns)
	'fmul' operation ('tmp_1_26', conv_1/conv_1.cpp:26) [2658]  (12.4 ns)

 <State 197>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26', conv_1/conv_1.cpp:26) [2658]  (12.4 ns)
	'fadd' operation ('w_sum_3_26', conv_1/conv_1.cpp:26) [2659]  (22.6 ns)

 <State 198>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26', conv_1/conv_1.cpp:26) [2659]  (22.6 ns)

 <State 199>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_27', conv_1/conv_1.cpp:31) [2668]  (22.6 ns)
	'fcmp' operation ('tmp_152', conv_1/conv_1.cpp:34) [2675]  (6.79 ns)
	'and' operation ('and_ln34_27', conv_1/conv_1.cpp:34) [2676]  (0 ns)
	'select' operation ('select_ln34_27', conv_1/conv_1.cpp:34) [2677]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_27', conv_1/conv_1.cpp:34 on array 'conv_out' [2678]  (3.25 ns)

 <State 200>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_28', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_27', conv_1/conv_1.cpp:26) [2684]  (0 ns)
	'fadd' operation ('w_sum_28', conv_1/conv_1.cpp:31) [2757]  (22.6 ns)

 <State 201>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_28', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_28', conv_1/conv_1.cpp:21) [2707]  (0 ns)
	'add' operation ('add_ln26_60', conv_1/conv_1.cpp:26) [2720]  (1.78 ns)
	'add' operation ('add_ln26_175', conv_1/conv_1.cpp:26) [2722]  (1.64 ns)
	'sub' operation ('sub_ln26_117', conv_1/conv_1.cpp:26) [2726]  (1.68 ns)

 <State 202>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_28', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_28', conv_1/conv_1.cpp:24) [2730]  (0 ns)
	'add' operation ('add_ln26_180', conv_1/conv_1.cpp:26) [2739]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_28_ad', conv_1/conv_1.cpp:26) [2741]  (0 ns)
	'load' operation ('conv_1_weights_28_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_28' [2745]  (3.25 ns)

 <State 203>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_28_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_28' [2745]  (3.25 ns)
	'fmul' operation ('tmp_1_27', conv_1/conv_1.cpp:26) [2747]  (12.4 ns)

 <State 204>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27', conv_1/conv_1.cpp:26) [2747]  (12.4 ns)
	'fadd' operation ('w_sum_3_27', conv_1/conv_1.cpp:26) [2748]  (22.6 ns)

 <State 205>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27', conv_1/conv_1.cpp:26) [2748]  (22.6 ns)

 <State 206>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_28', conv_1/conv_1.cpp:31) [2757]  (22.6 ns)
	'fcmp' operation ('tmp_154', conv_1/conv_1.cpp:34) [2764]  (6.79 ns)
	'and' operation ('and_ln34_28', conv_1/conv_1.cpp:34) [2765]  (0 ns)
	'select' operation ('select_ln34_28', conv_1/conv_1.cpp:34) [2766]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_28', conv_1/conv_1.cpp:34 on array 'conv_out' [2767]  (3.25 ns)

 <State 207>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_29', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_28', conv_1/conv_1.cpp:26) [2773]  (0 ns)
	'fadd' operation ('w_sum_29', conv_1/conv_1.cpp:31) [2846]  (22.6 ns)

 <State 208>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_29', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_29', conv_1/conv_1.cpp:21) [2796]  (0 ns)
	'add' operation ('add_ln26_61', conv_1/conv_1.cpp:26) [2809]  (1.78 ns)
	'add' operation ('add_ln26_179', conv_1/conv_1.cpp:26) [2811]  (1.64 ns)
	'sub' operation ('sub_ln26_121', conv_1/conv_1.cpp:26) [2815]  (1.68 ns)

 <State 209>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_29', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_29', conv_1/conv_1.cpp:24) [2819]  (0 ns)
	'add' operation ('add_ln26_184', conv_1/conv_1.cpp:26) [2828]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_29_ad', conv_1/conv_1.cpp:26) [2830]  (0 ns)
	'load' operation ('conv_1_weights_29_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_29' [2834]  (3.25 ns)

 <State 210>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_29_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_29' [2834]  (3.25 ns)
	'fmul' operation ('tmp_1_28', conv_1/conv_1.cpp:26) [2836]  (12.4 ns)

 <State 211>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28', conv_1/conv_1.cpp:26) [2836]  (12.4 ns)
	'fadd' operation ('w_sum_3_28', conv_1/conv_1.cpp:26) [2837]  (22.6 ns)

 <State 212>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28', conv_1/conv_1.cpp:26) [2837]  (22.6 ns)

 <State 213>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_29', conv_1/conv_1.cpp:31) [2846]  (22.6 ns)
	'fcmp' operation ('tmp_156', conv_1/conv_1.cpp:34) [2853]  (6.79 ns)
	'and' operation ('and_ln34_29', conv_1/conv_1.cpp:34) [2854]  (0 ns)
	'select' operation ('select_ln34_29', conv_1/conv_1.cpp:34) [2855]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_29', conv_1/conv_1.cpp:34 on array 'conv_out' [2856]  (3.25 ns)

 <State 214>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_30', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_29', conv_1/conv_1.cpp:26) [2862]  (0 ns)
	'fadd' operation ('w_sum_30', conv_1/conv_1.cpp:31) [2935]  (22.6 ns)

 <State 215>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_30', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_30', conv_1/conv_1.cpp:21) [2885]  (0 ns)
	'add' operation ('add_ln26_62', conv_1/conv_1.cpp:26) [2898]  (1.78 ns)
	'add' operation ('add_ln26_183', conv_1/conv_1.cpp:26) [2900]  (1.64 ns)
	'sub' operation ('sub_ln26_125', conv_1/conv_1.cpp:26) [2904]  (1.68 ns)

 <State 216>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_30', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_30', conv_1/conv_1.cpp:24) [2908]  (0 ns)
	'add' operation ('add_ln26_188', conv_1/conv_1.cpp:26) [2917]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_30_ad', conv_1/conv_1.cpp:26) [2919]  (0 ns)
	'load' operation ('conv_1_weights_30_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_30' [2923]  (3.25 ns)

 <State 217>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_30_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_30' [2923]  (3.25 ns)
	'fmul' operation ('tmp_1_29', conv_1/conv_1.cpp:26) [2925]  (12.4 ns)

 <State 218>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29', conv_1/conv_1.cpp:26) [2925]  (12.4 ns)
	'fadd' operation ('w_sum_3_29', conv_1/conv_1.cpp:26) [2926]  (22.6 ns)

 <State 219>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29', conv_1/conv_1.cpp:26) [2926]  (22.6 ns)

 <State 220>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_30', conv_1/conv_1.cpp:31) [2935]  (22.6 ns)
	'fcmp' operation ('tmp_158', conv_1/conv_1.cpp:34) [2942]  (6.79 ns)
	'and' operation ('and_ln34_30', conv_1/conv_1.cpp:34) [2943]  (0 ns)
	'select' operation ('select_ln34_30', conv_1/conv_1.cpp:34) [2944]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_30', conv_1/conv_1.cpp:34 on array 'conv_out' [2945]  (3.25 ns)

 <State 221>: 22.6ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_31', conv_1/conv_1.cpp:26) with incoming values : ('w_sum_3_30', conv_1/conv_1.cpp:26) [2951]  (0 ns)
	'fadd' operation ('w_sum_31', conv_1/conv_1.cpp:31) [3024]  (22.6 ns)

 <State 222>: 5.1ns
The critical path consists of the following:
	'phi' operation ('wc_0_31', conv_1/conv_1.cpp:21) with incoming values : ('add_ln21_31', conv_1/conv_1.cpp:21) [2974]  (0 ns)
	'add' operation ('add_ln26_63', conv_1/conv_1.cpp:26) [2987]  (1.78 ns)
	'add' operation ('add_ln26_187', conv_1/conv_1.cpp:26) [2989]  (1.64 ns)
	'sub' operation ('sub_ln26_127', conv_1/conv_1.cpp:26) [2993]  (1.68 ns)

 <State 223>: 5.08ns
The critical path consists of the following:
	'phi' operation ('ch_0_31', conv_1/conv_1.cpp:24) with incoming values : ('add_ln24_31', conv_1/conv_1.cpp:24) [2997]  (0 ns)
	'add' operation ('add_ln26_190', conv_1/conv_1.cpp:26) [3006]  (1.83 ns)
	'getelementptr' operation ('conv_1_weights_31_ad', conv_1/conv_1.cpp:26) [3008]  (0 ns)
	'load' operation ('conv_1_weights_31_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_31' [3012]  (3.25 ns)

 <State 224>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_31_lo', conv_1/conv_1.cpp:26) on array 'conv_1_weights_31' [3012]  (3.25 ns)
	'fmul' operation ('tmp_1_30', conv_1/conv_1.cpp:26) [3014]  (12.4 ns)

 <State 225>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30', conv_1/conv_1.cpp:26) [3014]  (12.4 ns)
	'fadd' operation ('w_sum_3_30', conv_1/conv_1.cpp:26) [3015]  (22.6 ns)

 <State 226>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30', conv_1/conv_1.cpp:26) [3015]  (22.6 ns)

 <State 227>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_31', conv_1/conv_1.cpp:31) [3024]  (22.6 ns)
	'fcmp' operation ('tmp_160', conv_1/conv_1.cpp:34) [3031]  (6.79 ns)
	'and' operation ('and_ln34_31', conv_1/conv_1.cpp:34) [3032]  (0 ns)
	'select' operation ('select_ln34_31', conv_1/conv_1.cpp:34) [3033]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'select_ln34_31', conv_1/conv_1.cpp:34 on array 'conv_out' [3034]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
