<!-- om-mahesh/om-mahesh -->
<!-- Dark-themed profile README -->

<p align="center">
  <img src="https://img.shields.io/badge/Focus-Hardware%20Security%20%E2%80%A2%20RISC%E2%80%91V%20%E2%80%A2%20FPGA%20%E2%80%A2%20IoT-0d6efd?labelColor=2f3136" alt="focus"/>
  <img src="https://img.shields.io/badge/Location-India-8b949e?labelColor=2f3136" alt="location"/>
  <img src="https://img.shields.io/badge/Open%20to-Collaboration-success?labelColor=2f3136" alt="open"/>
</p>

<h1 align="center">Om Maheshwari</h1>
<p align="center">
  <b>Student builder @ IIT Mandi (SCEE)</b><br/>
  Hardwareâ€‘first approach to <b>secure compute</b>: timingâ€‘attack detection (ETS), RISCâ€‘V microâ€‘architecture, FPGA/SoC prototyping, and sensorâ€‘rich IoT.
</p>

<p align="center">
  <a href="mailto:b23089@students.iitmandi.ac.in"><img src="https://img.shields.io/badge/Email-b23089%40students.iitmandi.ac.in-58a6ff?labelColor=2f3136"></a>
  <a href="https://github.com/om-mahesh"><img src="https://img.shields.io/github/followers/om-mahesh?label=Follow&style=social"></a>
</p>

---

### ğŸ”­ What I'm building
- **ETS â€“ Execution Time Signatures**: realâ€‘time, hardwareâ€‘based timingâ€‘attack detection for embedded/RISCâ€‘V systems.
- **Branch Prediction with Temporal Properties**: FSMâ€‘optimized predictors and analysis.
- **SmartRF**: RF signal classification & monitoring pipeline (dataset â†’ training â†’ live inference).
- **Neuromorphicâ€‘RISCâ€‘V**: eventâ€‘driven compute experiments on RISCâ€‘V.
- **RISCâ€‘V utilities**: small cores/tools, searchâ€‘andâ€‘replace flows, and verification benches.
- **IoT/Floodâ€‘monitoring**: LoRaâ€‘based edge nodes, telemetry, and remote dashboards.

> I like designs that are **observable**, **testable**, and **resourceâ€‘aware**.

---

### ğŸ§° Tech stack
<p>
  <img src="https://img.shields.io/badge/HDL-Verilog%20%7C%20SystemVerilog%20%7C%20Chisel-8b949e?labelColor=2f3136" />
  <img src="https://img.shields.io/badge/Platforms-RISC%E2%80%91V%20%7C%20Zynq%20%7C%20ESP32%20%7C%20Raspberry%20Pi-8b949e?labelColor=2f3136" />
  <img src="https://img.shields.io/badge/Tools-Vivado%20%7C%20Quartus%20%7C%20ModelSim%20%7C%20KiCad-8b949e?labelColor=2f3136" />
  <img src="https://img.shields.io/badge/Languages-C/C%2B%2B%20%7C%20Python%20%7C%20MATLAB-8b949e?labelColor=2f3136" />
  <img src="https://img.shields.io/badge/IoT-LoRa%20%7C%20MQTT%20%7C%20AWS-8b949e?labelColor=2f3136" />
  <img src="https://img.shields.io/badge/ML-PyTorch%20%7C%20NumPy%20%7C%20OpenCV-8b949e?labelColor=2f3136" />
</p>

---

### ğŸ“Œ Featured repositories
<table>
  <tr>
    <td>
      <a href="https://github.com/om-mahesh/Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks&theme=github_dark&hide_border=true" />
      </a>
    </td>
    <td>
      <a href="https://github.com/om-mahesh/Branch-Prediction-Unit-with-Temporal-Properties-and-Optimized-FSM">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=Branch-Prediction-Unit-with-Temporal-Properties-and-Optimized-FSM&theme=github_dark&hide_border=true" />
      </a>
    </td>
  </tr>
  <tr>
    <td>
      <a href="https://github.com/om-mahesh/SmartRF">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=SmartRF&theme=github_dark&hide_border=true" />
      </a>
    </td>
    <td>
      <a href="https://github.com/om-mahesh/neuromorphic-riscv">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=neuromorphic-riscv&theme=github_dark&hide_border=true" />
      </a>
    </td>
  </tr>
  <tr>
    <td>
      <a href="https://github.com/om-mahesh/RISC_4-1">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=RISC_4-1&theme=github_dark&hide_border=true" />
      </a>
    </td>
    <td>
      <a href="https://github.com/om-mahesh/AI-Powered-Ghibli-Storybook-Creator-">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=AI-Powered-Ghibli-Storybook-Creator-&theme=github_dark&hide_border=true" />
      </a>
    </td>
  </tr>
</table>

> Pro tip: add a **Social preview** banner (1280Ã—640) in each repoâ€™s settings for a cohesive grid.

---

### ğŸ§­ Selected experience & interests
- **Undergraduate (VLSI), IIT Mandi (SCEE)** â€” securityâ€‘oriented RISCâ€‘V + FPGA projects.
- **Hardware security**: timingâ€‘attack detection (ETS), sideâ€‘channel aware design.
- **Embedded systems**: ESP32/Teensy/RPi, sensor fusion, telemetry backends (MQTTâ€‘TLS â†’ AWS).
- **RISCâ€‘V microâ€‘architecture**: branch prediction, pipelines, verification benches.
- **RF & comms**: SmartRF dataset and inference; LoRa edge deployments for environmental monitoring.

---

### ğŸ¤ Get in touch
If youâ€™re working on **embedded security**, **RISCâ€‘V**, **FPGA/SoC**, or **IoT sensing**, Iâ€™d love to collaborate.
<br/>
<b>Email:</b> b23089@students.iitmandi.ac.in

---

<!-- Linguist hints to improve language bar -->
<!--
*.sv linguist-language=SystemVerilog
*.v  linguist-language=Verilog
sim/* linguist-vendored
third_party/* linguist-vendored
-->
