{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 22:42:21 2014 " "Info: Processing started: Tue Oct 14 22:42:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux_2_4_8bit -c Mux_2_4_8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux_2_4_8bit -c Mux_2_4_8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "InA\[3\] OutData\[3\] 17.641 ns Longest " "Info: Longest tpd from source pin \"InA\[3\]\" to destination pin \"OutData\[3\]\" is 17.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns InA\[3\] 1 PIN PIN_J18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J18; Fanout = 1; PIN Node = 'InA\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { InA[3] } "NODE_NAME" } } { "Mux_2_4_8bit.v" "" { Text "C:/Users/Shengli/Desktop/Datapath/Mux_2_4_8bit/Mux_2_4_8bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.495 ns) + CELL(0.544 ns) 6.883 ns Mux4~0 2 COMB LCCOMB_X49_Y14_N12 1 " "Info: 2: + IC(5.495 ns) + CELL(0.544 ns) = 6.883 ns; Loc. = LCCOMB_X49_Y14_N12; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.039 ns" { InA[3] Mux4~0 } "NODE_NAME" } } { "Mux_2_4_8bit.v" "" { Text "C:/Users/Shengli/Desktop/Datapath/Mux_2_4_8bit/Mux_2_4_8bit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.266 ns) + CELL(0.322 ns) 11.471 ns Mux4~1 3 COMB LCCOMB_X12_Y2_N24 1 " "Info: 3: + IC(4.266 ns) + CELL(0.322 ns) = 11.471 ns; Loc. = LCCOMB_X12_Y2_N24; Fanout = 1; COMB Node = 'Mux4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "Mux_2_4_8bit.v" "" { Text "C:/Users/Shengli/Desktop/Datapath/Mux_2_4_8bit/Mux_2_4_8bit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.330 ns) + CELL(2.840 ns) 17.641 ns OutData\[3\] 4 PIN PIN_V19 0 " "Info: 4: + IC(3.330 ns) + CELL(2.840 ns) = 17.641 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'OutData\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { Mux4~1 OutData[3] } "NODE_NAME" } } { "Mux_2_4_8bit.v" "" { Text "C:/Users/Shengli/Desktop/Datapath/Mux_2_4_8bit/Mux_2_4_8bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.550 ns ( 25.79 % ) " "Info: Total cell delay = 4.550 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.091 ns ( 74.21 % ) " "Info: Total interconnect delay = 13.091 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.641 ns" { InA[3] Mux4~0 Mux4~1 OutData[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.641 ns" { InA[3] {} InA[3]~combout {} Mux4~0 {} Mux4~1 {} OutData[3] {} } { 0.000ns 0.000ns 5.495ns 4.266ns 3.330ns } { 0.000ns 0.844ns 0.544ns 0.322ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 22:42:21 2014 " "Info: Processing ended: Tue Oct 14 22:42:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
