Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/TESTCPU_isim_beh.exe" -prj "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/TESTCPU_beh.prj" "work.TESTCPU" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/InputSelectInvert.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/AluFunctionBlock.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/Registers.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/ProgramStore.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/Instruction_Decoder.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Desktop/PLC/VHDL-PLC/TESTCPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package attributes
Compiling package std_logic_misc
Compiling architecture behavioral of entity InputSelectInvert [inputselectinvert_default]
Compiling architecture behavioral of entity AluFunctionBlock [alufunctionblock_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity Instruction_Decoder [\Instruction_Decoder(('0','1','1...]
Compiling architecture behavioral of entity ProgramStore [programstore_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity testcpu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/Jonas/Desktop/PLC/VHDL-PLC/TESTCPU_isim_beh.exe
Fuse Memory Usage: 36112 KB
Fuse CPU Usage: 608 ms
