$comment
	File created using the following command:
		vcd file lab6_b.msim.vcd -direction
$end
$date
	Sun Nov 08 15:57:36 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module lab6_b_vlg_vec_tst $end
$var reg 1 ! add_sub $end
$var reg 5 " X [4:0] $end
$var reg 5 # Y [4:0] $end
$var wire 1 $ Overflow $end
$var wire 1 % Result [4] $end
$var wire 1 & Result [3] $end
$var wire 1 ' Result [2] $end
$var wire 1 ( Result [1] $end
$var wire 1 ) Result [0] $end
$var wire 1 * zero_flag $end
$var wire 1 + sampler $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 add_sub~input_o $end
$var wire 1 4 Y[4]~input_o $end
$var wire 1 5 X[4]~input_o $end
$var wire 1 6 Y[3]~input_o $end
$var wire 1 7 X[3]~input_o $end
$var wire 1 8 X[2]~input_o $end
$var wire 1 9 Y[2]~input_o $end
$var wire 1 : X[1]~input_o $end
$var wire 1 ; Y[1]~input_o $end
$var wire 1 < X[0]~input_o $end
$var wire 1 = Y[0]~input_o $end
$var wire 1 > Add1~26_cout $end
$var wire 1 ? Add1~2 $end
$var wire 1 @ Add1~6 $end
$var wire 1 A Add1~10 $end
$var wire 1 B Add1~14 $end
$var wire 1 C Add1~17_sumout $end
$var wire 1 D Add1~5_sumout $end
$var wire 1 E Add1~18 $end
$var wire 1 F Add1~21_sumout $end
$var wire 1 G Add1~13_sumout $end
$var wire 1 H Add1~1_sumout $end
$var wire 1 I Add1~9_sumout $end
$var wire 1 J Equal0~0_combout $end
$var wire 1 K Overflow~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b1000 "
b1000 #
1$
0)
0(
0'
0&
1%
0*
x+
0,
1-
x.
1/
10
11
02
13
04
05
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
1C
0D
0E
0F
0G
0H
0I
0J
1K
$end
#100000
b11000 "
b11000 #
14
15
0+
1E
1F
0K
0$
#200000
b11010 "
b10000 #
b10100 #
b10110 #
b1010 "
b110 #
1;
19
06
04
1:
05
1+
0E
1@
0B
1G
1I
0F
1A
1'
1&
0I
0C
1B
0%
0'
0G
0&
1C
1J
1*
1%
1K
0J
0*
1$
#300000
b1110 "
b1111 "
b11111 "
b10110 #
14
1<
18
15
0+
1E
1I
1H
1F
1)
1'
0K
0$
#400000
0!
b11101 "
b11110 #
b11010 #
b11000 #
b11001 "
b11000 "
b1000 "
b1000 #
03
0;
09
16
04
0<
0:
08
05
1+
0@
0F
1>
0C
0I
1D
0A
1?
1(
0'
0%
1I
0H
0B
1@
0)
1'
1G
0D
0E
1A
0(
1&
1C
0I
1F
1B
0'
1%
0G
1K
1E
1$
0&
0C
0K
0F
0$
0%
1K
1$
0K
1J
1*
0$
#500000
b1010 "
b1010 #
b11010 #
1;
14
1:
0+
0E
1K
1C
1F
1%
1$
0K
0J
0*
0$
1K
1$
#600000
1!
b10010 #
b1110 "
b1111 "
b10000 #
13
1<
18
0;
06
1+
0F
1E
0>
0C
1F
0?
0%
1H
1J
0@
1*
1)
1D
0K
0J
0A
0*
0$
1(
1I
0B
1'
1G
0E
1&
1C
0F
1%
1K
1$
0K
0$
#700000
b10001 #
b10101 #
0!
b1011 "
03
08
1=
19
0+
1F
1B
1@
1>
0I
0C
0G
0D
1?
0(
0&
0%
0'
1C
1I
0H
0)
1'
1%
1D
1K
1$
1(
#800000
b11 "
b1 "
b101 #
b111 #
b110 #
1!
b101 "
0=
1;
04
0:
18
07
13
1+
0F
0B
1A
0>
0D
0K
0?
0$
0(
0C
1G
1H
1K
0@
1$
1)
1&
0%
1D
0K
0$
1(
0I
0'
#900000
b10110 #
b10100 #
b10101 #
1=
0;
14
0+
1?
1K
1C
0D
0H
0)
0(
1%
1$
1D
0K
0$
1(
#1000000
