Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 25 10:45:27 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xczu29dr
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   595 |
|    Minimum number of control sets                        |   595 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   553 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   595 |
| >= 0 to < 4        |   130 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     9 |
| >= 16              |   234 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5295 |         1330 |
| No           | No                    | Yes                    |             153 |           46 |
| No           | Yes                   | No                     |            2192 |          700 |
| Yes          | No                    | No                     |            2491 |          667 |
| Yes          | No                    | Yes                    |             108 |           36 |
| Yes          | Yes                   | No                     |            3040 |          762 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                              Clock Signal                                             |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg_3                                                                                                                       |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                            |                1 |              1 |
| ~top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                             |                1 |              1 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                         | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                              |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                           |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                         |                1 |              1 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                 |                1 |              1 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                    |                1 |              1 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                 |                1 |              1 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              1 |
| ~top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     |                                                                                                                                                                                                                                                          | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                           |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg                                            | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_A.casdoa_mux_reg_top_dly_i_1_n_0 |                1 |              1 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                      |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg                                            | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_B.casdob_mux_reg_top_dly_i_1_n_0 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_div_iterate_reg                                                                                                                        | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_stop_if_delay_i_reg                                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA_I_3                                                                            | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[17]                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENB_I_7                                                                            | top_level_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[17]                                                                                                 |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                                            |                1 |              1 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_1__1_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/status[3]_i_2__0_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_1__0_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                2 |              2 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_1_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1_n_0                                                                                                   | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1_n_0                                                                                                                          |                1 |              2 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1_n_0                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__0_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                1 |              2 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                       |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                          |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_27_out                                                                                                                                                                           |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[4]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                       |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[6]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                                                            |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[3]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[6]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[5]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                             | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                              |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[5]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[1]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                              | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                 |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                          | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[1]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[3]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]_3                                                                                                                                                                 |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[4]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                       |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_1__4_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status[3]_i_2_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/ex_sel_fsl_i                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_is_div_instr_I                                                                                                                                                |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status[3]_i_2__2_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                              |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_1__2_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/status[3]_i_2__5_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/status[3]_i_2__1_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpen_por_i_1__6_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/status[3]_i_2__4_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpen_por_i_1__5_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                       | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                1 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_1__3_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                2 |              2 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status[3]_i_2__3_n_0                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                                               |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                    |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                             | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                 |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                         |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                      | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                              |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                               | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_sm_state                                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/pll_state_machine.drpaddr_status[10]_i_1_n_0                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_reg_0                                                                                                                                                                   |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                         |                1 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              3 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                                          |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                 | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                       | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                3 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                               | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                 | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              4 |
| ~top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     |                                                                                                                                                                                                                                                          | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                             |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                              |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                3 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                           |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                3 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                     |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_11[0]                                                                                                                                      | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_8[0]                                                                                                                                       | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                      |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                     |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                               |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_9[0]                                                                                                                                       | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_13[0]                                                                                                                                      | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                    |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                              |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                    |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                     |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                     |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                               |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[8]_i_1_n_0                                                                                                                                                                                 |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                        |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1_n_0                                                                                                        | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                3 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1_n_0                                                                                               | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1_n_0                                                                                                                      |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                  |                2 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |              4 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                          |                1 |              4 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                4 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                3 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[2]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                        | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__2_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                5 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                1 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                         | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__5_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                3 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__6_n_0                                                                                                                         |                4 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac2_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                3 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                                     |                1 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac3_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                3 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                         | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                       |                1 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                         | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                       |                1 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[2]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                2 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                5 |              5 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                           |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                           |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                        |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/clock_en_count[5]_i_1__6_n_0                                                                                                                         |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                3 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[3][0]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                               |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                        |                3 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                                            |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1__0_n_0                                                                                                                         |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__1_n_0                                                                                                                         |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              6 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1__2_n_0                                                                                                                         |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__4_n_0                                                                                                                         |                1 |              6 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                                                                         |                1 |              6 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/Q[5]                                                                                                                                                 |                4 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | top_level_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                    |                1 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/clock_en_count[5]_i_1__5_n_0                                                                                                                         |                2 |              6 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                        |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                     | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                           |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[7]                                                                                                                                                                | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[7]                                                                                                                                                                                       |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                    |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                        | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                     |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                               |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                        | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                     |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                           |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                             |                2 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                           |                1 |              7 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                            |                2 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                4 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                     | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                3 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                2 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                3 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count0                                                                                                                                                                                       | top_level_i/usp_rf_data_converter_0/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                              |                                                                                                                                                                                                                                                                                 |                7 |              8 |
|  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              8 |
| ~top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                     | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                      |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                               |                7 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                              |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                            | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in1_in                                                                                                                                                        |                1 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[1]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                               |                3 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in1_in                                                                                                                                                        |                7 |              8 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                              |                4 |              9 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                       |                4 |              9 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                7 |              9 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                              | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                     |                2 |              9 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                     |                2 |              9 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                  |                3 |             10 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_stop_if_delay_i_reg_0                                                                                        | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                7 |             10 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                       |                4 |             10 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                           |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                          |                4 |             10 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                |                2 |             10 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                4 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                2 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                3 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                5 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                          |                3 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                2 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                3 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                          |                3 |             12 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                                                          |                7 |             13 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                       |                9 |             13 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                     |               11 |             13 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/axis_wr_eop                                                                                                                                                                                | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[2]                                                                                                                                                             |                3 |             13 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                |                5 |             13 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/p_2_in                                                                                                                                                                                     | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                3 |             13 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                       |                9 |             14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                  |                3 |             14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                  |                3 |             14 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                        |                3 |             14 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             14 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                        |                3 |             14 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                7 |             15 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             15 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                5 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                |                2 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[4]                                                                                                                                                         |                5 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                4 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                5 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/FSM_onehot_por_sm_state_reg_n_0_[10]                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/FSM_onehot_por_sm_state_reg_n_0_[9]                                                                                           | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               13 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               13 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                          |                4 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               11 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                          |                4 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                              | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                              |                4 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                                                                           | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16][0]                                                                                                                                         | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[7]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               11 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[7]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               11 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1_n_0                                                                                                             | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                                                                     |                7 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                9 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc1/E[0]                                                                                                                      | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                6 |             16 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             17 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                3 |             17 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                          |                5 |             18 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                          |                3 |             18 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                9 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                6 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |               13 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                7 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                9 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |               10 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                8 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             19 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               12 |             20 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                                            |                3 |             21 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |               10 |             22 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                              |                8 |             23 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       |                                                                                                                                                                                                                                                          | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]_0                                                                                                                                                                                                            |                5 |             23 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_count[0]_i_1__5_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/p_7_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_2_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_0                                                                                                                                 | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                                  |                6 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                    | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                                                         |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_3_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[0]_i_1__6_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/p_8_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_stop_if_delay_i_reg_0                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_4_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/status_timer_count[0]_i_1_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                 | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_6_in                                                                                                                                               |                3 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_div_iterate_reg                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             24 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               14 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             25 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                              |               12 |             26 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                            | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |               11 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                2 |             28 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                         |                6 |             28 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                8 |             28 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                |                7 |             30 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                              |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                          |                7 |             31 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                       |               21 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                          |               16 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                 |                2 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               17 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               19 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               24 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               18 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[8]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               19 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data[191]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data[159]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[63]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[95]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_data[127]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[6].acc_data[223]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               21 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                            |                8 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               16 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank7_write[9]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               22 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               17 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               21 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               23 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                         | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               10 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                       | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               12 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                      | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                   |               14 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[9]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               24 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                 |                2 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               18 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               25 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank5_write[8]                                                                                                                                                     | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               22 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                             | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               11 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               17 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                8 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                    | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               16 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                             | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               12 |             33 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               15 |             33 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                6 |             33 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             33 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                     |                7 |             34 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               21 |             38 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               13 |             38 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                     |               35 |             43 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       | top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             49 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                           | top_level_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                    |               16 |             52 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/p_5_in                                                                                                                                               |               20 |             52 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                  |               16 |             54 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             57 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               30 |             65 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/IReady_0                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             75 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               29 |             76 |
|  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               29 |             79 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               64 |             97 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               22 |            103 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               25 |            103 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                  |               37 |            114 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[10]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |            128 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                     | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               80 |            174 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |               80 |            205 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               80 |            207 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                    | top_level_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                        |               92 |            235 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |            273 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |            273 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |            273 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |            273 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               27 |            273 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               28 |            273 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          | top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                |               59 |            275 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          | top_level_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                |               62 |            311 |
|  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              145 |           1147 |
|  top_level_i/clk_wiz_1/inst/clk_out1                                                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |             1154 |           4656 |
+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


