[16:17:37.25] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee91043358a18402d3fe01eb4215c734e6103ebf0b7deb01df58553f9003208b37 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session10_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Thu Apr  3 16:17:35 2025
              /c Host: viper.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[16:17:41.90] /m Information: Registering ICV PERC package...
[16:17:47.58] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[16:17:48.06] /o 
[16:17:48.07] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/sim_server_init.tcl
[16:17:48.26] /o SimServer socket started on viper.ece.ncsu.edu:36567
[16:17:48.44] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_UNuXDZ -unique_string 424077b79e1069ee86332e8131640ebb1821bd3b15388cbc66f921a156078c1a5436d32e2b3ebddc4cac97bc8e854d756649df0220ee50f7 -lic_type 2   -parent_cc_pid 101491  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/logs/viewer.log 2>&1"
[16:17:48.67] /o ==== Received Msg ====
              /c len=213 sourceSoc=sock4f3db3c0 msgIndex=24 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/task0/sim_script0.tcl 0 saeSession5 1 overwrite
[16:17:48.67] /o 
[16:17:48.72] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock4f3db3c0 msgIndex=40 rawMsg=evalCmd ::wf::viewerExited
[16:17:48.72] /o 
[16:17:49.90] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[16:17:49.95] /o Loading: Callback files...
[16:17:49.96] /o Loading: scripts/callbacks/callbacks.tcl
[16:17:49.96] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[16:17:49.96] /o 
[16:17:49.98] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[16:17:49.98] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[16:17:49.98] /o 	#######################################
[16:17:49.98] /o 	CC-PDK Library Name	: FreePDK3
[16:17:49.98] /o 	#######################################
[16:17:49.98] /o 
[16:17:50.02] /o Netlisting
[16:17:50.02] /o Creating output directories
[16:17:50.32] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[16:17:50.32] /o Scanning: group8/SRAM_8x4_array/schematic
[16:17:50.47] /o Scanning: group8/sram_6t/schematic
[16:17:50.58] /o Scanning: group8/static_row_decoder_3by8/schematic
[16:17:50.61] /o Scanning: group8/nand_i3/schematic
[16:17:50.63] /o Scanning: group8/inv/schematic
[16:17:50.66] /o Scanning: group8/2to4_decoder/schematic
[16:17:50.69] /o Scanning: group8/precharge_logic/schematic
[16:17:50.76] /o Scanning: group8/nand/schematic
[16:17:50.79] /o Computing terminal lists
[16:17:50.79] /o Processing terminals of module group8/sram_6t/schematic
[16:17:50.81] /o Processing terminals of module group8/nand_i3/schematic
[16:17:50.81] /o Processing terminals of module group8/inv/schematic
[16:17:50.81] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[16:17:50.81] /o Processing terminals of module group8/2to4_decoder/schematic
[16:17:50.81] /o Processing terminals of module group8/precharge_logic/schematic
[16:17:50.81] /o Processing terminals of module group8/nand/schematic
[16:17:50.81] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[16:17:50.82] /o Starting netlisting
[16:17:50.90] /o Formatting group8/sram_6t/schematic
[16:17:50.90] /m Information: "group8 sram_6t schematic" renetlisted. (NETLISTING-056)
[16:17:51.00] /o Formatting group8/2to4_decoder/schematic
[16:17:51.02] /m Information: "group8 2to4_decoder schematic" renetlisted. (NETLISTING-056)
[16:17:51.06] /o Formatting group8/precharge_logic/schematic
[16:17:51.06] /m Information: "group8 precharge_logic schematic" renetlisted. (NETLISTING-056)
[16:17:51.16] /o Formatting group8/SRAM_8x4_array/schematic
[16:17:51.18] /m Information: "group8 SRAM_8x4_array schematic" renetlisted. (NETLISTING-056)
[16:17:51.39] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[16:17:51.45] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[16:17:53.18] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[16:17:53.29] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/HSPICE_default/HSPICE/nominal/results/outputs.tcl for AVA evaluation.
[16:17:54.41] /o 
[16:17:55.27] /o                                          Composing Nominal                                         
[16:17:55.54] /o                         Launching jobs for testbench HSPICE_default started                        
[16:17:55.56] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[16:17:55.60] /o                          Creating jobs for testbench HSPICE_default (0 / 1)                         
[16:17:55.65] /o                            Launching 1 jobs for testbench HSPICE_default                           
[16:17:55.91] /o                         Launching jobs for testbench HSPICE_default finished                        
[16:17:55.92] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock4f3db3c0 msgIndex=41 rawMsg=evalCmd ::wf::updateViewerLicense 2
[16:17:55.92] /o 
[16:17:57.24] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[16:17:58.05] /m Information: Job distribution master (saeSession5,HSPICE_default.Simulation_Simulation session:session0 testbench:HSPICE_default) : up to 1 job running workers.
[16:18:17.84] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[16:18:17.90] /# Netlisting and simulation completed for testbench: HSPICE_default in 28s
[16:18:17.91] /# Evaluating and plotting outputs...
[16:18:21.41] /m Information: Jobs distribution master quit! (PW_GUI-822)
[16:18:21.81] /# Evaluating and plotting completed for testbench: HSPICE_default in 4s
[16:18:21.86] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[16:18:47.77] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock4f3db3c0 msgIndex=42 rawMsg=evalCmd ::wf::viewerExited
[16:18:47.77] /o 
[16:18:49.41] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock4f3db3c0 msgIndex=43 rawMsg=evalCmd ::wf::updateViewerLicense 2
[16:18:49.41] /o 
[16:19:07.63] /o ==== Received Msg ====
              /c len=213 sourceSoc=sock4e4d84a0 msgIndex=25 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session10/task1/sim_script1.tcl 1 saeSession5 1 overwrite
[16:19:07.63] /o 
[16:19:07.73] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[16:19:07.75] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[16:19:08.91] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[16:19:08.96] /o Netlisting
[16:19:08.96] /o Creating output directories
[16:19:09.11] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[16:19:09.11] /o Scanning: group8/SRAM_8x4_array/schematic
[16:19:09.17] /o Scanning: group8/sram_6t/schematic
[16:19:09.30] /o Scanning: group8/static_row_decoder_3by8/schematic
[16:19:09.33] /o Scanning: group8/nand_i3/schematic
[16:19:09.35] /o Scanning: group8/inv/schematic
[16:19:09.38] /o Scanning: group8/2to4_decoder/schematic
[16:19:09.41] /o Scanning: group8/precharge_logic/schematic
[16:19:09.48] /o Scanning: group8/nand/schematic
[16:19:09.51] /o Computing terminal lists
[16:19:09.51] /o Processing terminals of module group8/sram_6t/schematic
[16:19:09.52] /o Processing terminals of module group8/nand_i3/schematic
[16:19:09.52] /o Processing terminals of module group8/inv/schematic
[16:19:09.52] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[16:19:09.52] /o Processing terminals of module group8/2to4_decoder/schematic
[16:19:09.52] /o Processing terminals of module group8/precharge_logic/schematic
[16:19:09.52] /o Processing terminals of module group8/nand/schematic
[16:19:09.52] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[16:19:09.53] /o Starting netlisting
[16:19:09.93] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[16:19:09.97] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[16:19:11.67] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[16:19:11.77] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/HSPICE_default/HSPICE/nominal/results/outputs.tcl for AVA evaluation.
[16:19:12.82] /o 
[16:19:13.65] /o                                          Composing Nominal                                         
[16:19:13.91] /o                         Launching jobs for testbench HSPICE_default started                        
[16:19:13.92] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[16:19:13.97] /o                          Creating jobs for testbench HSPICE_default (0 / 1)                         
[16:19:14.02] /o                            Launching 1 jobs for testbench HSPICE_default                           
[16:19:14.28] /o                         Launching jobs for testbench HSPICE_default finished                        
[16:19:14.29] /o 
[16:19:15.60] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[16:19:17.05] /m Information: Job distribution master (saeSession5,HSPICE_default.Simulation_Simulation session:session1 testbench:HSPICE_default) : up to 1 job running workers.
[16:19:37.04] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[16:19:37.11] /# Netlisting and simulation completed for testbench: HSPICE_default in 29s
[16:19:37.12] /# Evaluating and plotting outputs...
[16:19:41.20] /m Information: Jobs distribution master quit! (PW_GUI-822)
[16:19:41.31] /# Evaluating and plotting completed for testbench: HSPICE_default in 4s
[16:19:41.35] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[16:22:35.57] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock4e4d84a0 msgIndex=44 rawMsg=idleExit
[16:22:35.57] /o 
[16:22:35.63] /m Information: Exiting simulation server process. (PW_GUI-984)
[16:22:36.67] /o Shutdown time: Thu Apr  3 16:22:36 2025
[16:22:36.67] /o Elapsed session real time: 5 minutes
[16:22:36.67] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.hrajesh.2025_4_3_161735_101491.log
[16:22:36.67] /e Error: {}
