{
  "module_name": "axg-audio.c",
  "hash_id": "08524ea30d41bc36f88597ad8c8e8fc7c0926ad05921a44853b7f22dbab7e66c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/meson/axg-audio.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/reset.h>\n#include <linux/reset-controller.h>\n#include <linux/slab.h>\n\n#include \"meson-clkc-utils.h\"\n#include \"axg-audio.h\"\n#include \"clk-regmap.h\"\n#include \"clk-phase.h\"\n#include \"sclk-div.h\"\n\n#include <dt-bindings/clock/axg-audio-clkc.h>\n\n#define AUD_GATE(_name, _reg, _bit, _pname, _iflags) {\t\t\t\\\n\t.data = &(struct clk_regmap_gate_data){\t\t\t\t\\\n\t\t.offset = (_reg),\t\t\t\t\t\\\n\t\t.bit_idx = (_bit),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &clk_regmap_gate_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = CLK_DUTY_CYCLE_PARENT | (_iflags),\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_MUX(_name, _reg, _mask, _shift, _dflags, _pdata, _iflags) {\t\\\n\t.data = &(struct clk_regmap_mux_data){\t\t\t\t\\\n\t\t.offset = (_reg),\t\t\t\t\t\\\n\t\t.mask = (_mask),\t\t\t\t\t\\\n\t\t.shift = (_shift),\t\t\t\t\t\\\n\t\t.flags = (_dflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data){\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &clk_regmap_mux_ops,\t\t\t\t\\\n\t\t.parent_data = _pdata,\t\t\t\t\t\\\n\t\t.num_parents = ARRAY_SIZE(_pdata),\t\t\t\\\n\t\t.flags = CLK_DUTY_CYCLE_PARENT | (_iflags),\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_DIV(_name, _reg, _shift, _width, _dflags, _pname, _iflags) { \\\n\t.data = &(struct clk_regmap_div_data){\t\t\t\t\\\n\t\t.offset = (_reg),\t\t\t\t\t\\\n\t\t.shift = (_shift),\t\t\t\t\t\\\n\t\t.width = (_width),\t\t\t\t\t\\\n\t\t.flags = (_dflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data){\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &clk_regmap_divider_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = (_iflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_PCLK_GATE(_name, _reg, _bit) {\t\t\t\t\\\n\t.data = &(struct clk_regmap_gate_data){\t\t\t\t\\\n\t\t.offset = (_reg),\t\t\t\t\t\\\n\t\t.bit_idx = (_bit),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &clk_regmap_gate_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ \"aud_top\" },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_SCLK_DIV(_name, _reg, _div_shift, _div_width,\t\t\\\n\t\t     _hi_shift, _hi_width, _pname, _iflags) {\t\t\\\n\t.data = &(struct meson_sclk_div_data) {\t\t\t\t\\\n\t\t.div = {\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_div_shift),\t\t\t\\\n\t\t\t.width   = (_div_width),\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.hi = {\t\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_hi_shift),\t\t\t\t\\\n\t\t\t.width   = (_hi_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &meson_sclk_div_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = (_iflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_TRIPHASE(_name, _reg, _width, _shift0, _shift1, _shift2,\t\\\n\t\t     _pname, _iflags) {\t\t\t\t\t\\\n\t.data = &(struct meson_clk_triphase_data) {\t\t\t\\\n\t\t.ph0 = {\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift0),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.ph1 = {\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift1),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.ph2 = {\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift2),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &meson_clk_triphase_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = CLK_DUTY_CYCLE_PARENT | (_iflags),\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_PHASE(_name, _reg, _width, _shift, _pname, _iflags) {\t\\\n\t.data = &(struct meson_clk_phase_data) {\t\t\t\\\n\t\t.ph = {\t\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &meson_clk_phase_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = (_iflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n#define AUD_SCLK_WS(_name, _reg, _width, _shift_ph, _shift_ws, _pname,\t\\\n\t\t    _iflags) {\t\t\t\t\t\t\\\n\t.data = &(struct meson_sclk_ws_inv_data) {\t\t\t\\\n\t\t.ph = {\t\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift_ph),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.ws = {\t\t\t\t\t\t\t\\\n\t\t\t.reg_off = (_reg),\t\t\t\t\\\n\t\t\t.shift   = (_shift_ws),\t\t\t\t\\\n\t\t\t.width   = (_width),\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.hw.init = &(struct clk_init_data) {\t\t\t\t\\\n\t\t.name = \"aud_\"#_name,\t\t\t\t\t\\\n\t\t.ops = &meson_clk_phase_ops,\t\t\t\t\\\n\t\t.parent_names = (const char *[]){ #_pname },\t\t\\\n\t\t.num_parents = 1,\t\t\t\t\t\\\n\t\t.flags = (_iflags),\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n}\n\n \nstatic const struct clk_parent_data mst_mux_parent_data[] = {\n\t{ .fw_name = \"mst_in0\", },\n\t{ .fw_name = \"mst_in1\", },\n\t{ .fw_name = \"mst_in2\", },\n\t{ .fw_name = \"mst_in3\", },\n\t{ .fw_name = \"mst_in4\", },\n\t{ .fw_name = \"mst_in5\", },\n\t{ .fw_name = \"mst_in6\", },\n\t{ .fw_name = \"mst_in7\", },\n};\n\n#define AUD_MST_MUX(_name, _reg, _flag)\t\t\t\t\t\\\n\tAUD_MUX(_name##_sel, _reg, 0x7, 24, _flag,\t\t\t\\\n\t\tmst_mux_parent_data, 0)\n#define AUD_MST_DIV(_name, _reg, _flag)\t\t\t\t\t\\\n\tAUD_DIV(_name##_div, _reg, 0, 16, _flag,\t\t\t\\\n\t\taud_##_name##_sel, CLK_SET_RATE_PARENT)\n#define AUD_MST_MCLK_GATE(_name, _reg)\t\t\t\t\t\\\n\tAUD_GATE(_name, _reg, 31, aud_##_name##_div,\t\t\t\\\n\t\t CLK_SET_RATE_PARENT)\n\n#define AUD_MST_MCLK_MUX(_name, _reg)\t\t\t\t\t\\\n\tAUD_MST_MUX(_name, _reg, CLK_MUX_ROUND_CLOSEST)\n#define AUD_MST_MCLK_DIV(_name, _reg)\t\t\t\t\t\\\n\tAUD_MST_DIV(_name, _reg, CLK_DIVIDER_ROUND_CLOSEST)\n\n#define AUD_MST_SYS_MUX(_name, _reg)\t\t\t\t\t\\\n\tAUD_MST_MUX(_name, _reg, 0)\n#define AUD_MST_SYS_DIV(_name, _reg)\t\t\t\t\t\\\n\tAUD_MST_DIV(_name, _reg, 0)\n\n \n#define AUD_MST_SCLK_PRE_EN(_name, _reg)\t\t\t\t\\\n\tAUD_GATE(mst_##_name##_sclk_pre_en, _reg, 31,\t\t\t\\\n\t\t aud_mst_##_name##_mclk, 0)\n#define AUD_MST_SCLK_DIV(_name, _reg)\t\t\t\t\t\\\n\tAUD_SCLK_DIV(mst_##_name##_sclk_div, _reg, 20, 10, 0, 0,\t\\\n\t\t     aud_mst_##_name##_sclk_pre_en,\t\t\t\\\n\t\t     CLK_SET_RATE_PARENT)\n#define AUD_MST_SCLK_POST_EN(_name, _reg)\t\t\t\t\\\n\tAUD_GATE(mst_##_name##_sclk_post_en, _reg, 30,\t\t\t\\\n\t\t aud_mst_##_name##_sclk_div, CLK_SET_RATE_PARENT)\n#define AUD_MST_SCLK(_name, _reg)\t\t\t\t\t\\\n\tAUD_TRIPHASE(mst_##_name##_sclk, _reg, 1, 0, 2, 4,\t\t\\\n\t\t     aud_mst_##_name##_sclk_post_en, CLK_SET_RATE_PARENT)\n\n#define AUD_MST_LRCLK_DIV(_name, _reg)\t\t\t\t\t\\\n\tAUD_SCLK_DIV(mst_##_name##_lrclk_div, _reg, 0, 10, 10, 10,\t\\\n\t\t     aud_mst_##_name##_sclk_post_en, 0)\n#define AUD_MST_LRCLK(_name, _reg)\t\t\t\t\t\\\n\tAUD_TRIPHASE(mst_##_name##_lrclk, _reg, 1, 1, 3, 5,\t\t\\\n\t\t     aud_mst_##_name##_lrclk_div, CLK_SET_RATE_PARENT)\n\n \nstatic const struct clk_parent_data tdm_sclk_parent_data[] = {\n\t{ .name = \"aud_mst_a_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_b_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_c_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_d_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_e_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_f_sclk\", .index = -1, },\n\t{ .fw_name = \"slv_sclk0\", },\n\t{ .fw_name = \"slv_sclk1\", },\n\t{ .fw_name = \"slv_sclk2\", },\n\t{ .fw_name = \"slv_sclk3\", },\n\t{ .fw_name = \"slv_sclk4\", },\n\t{ .fw_name = \"slv_sclk5\", },\n\t{ .fw_name = \"slv_sclk6\", },\n\t{ .fw_name = \"slv_sclk7\", },\n\t{ .fw_name = \"slv_sclk8\", },\n\t{ .fw_name = \"slv_sclk9\", },\n};\n\n \nstatic const struct clk_parent_data tdm_lrclk_parent_data[] = {\n\t{ .name = \"aud_mst_a_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_b_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_c_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_d_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_e_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_f_lrclk\", .index = -1, },\n\t{ .fw_name = \"slv_lrclk0\", },\n\t{ .fw_name = \"slv_lrclk1\", },\n\t{ .fw_name = \"slv_lrclk2\", },\n\t{ .fw_name = \"slv_lrclk3\", },\n\t{ .fw_name = \"slv_lrclk4\", },\n\t{ .fw_name = \"slv_lrclk5\", },\n\t{ .fw_name = \"slv_lrclk6\", },\n\t{ .fw_name = \"slv_lrclk7\", },\n\t{ .fw_name = \"slv_lrclk8\", },\n\t{ .fw_name = \"slv_lrclk9\", },\n};\n\n#define AUD_TDM_SCLK_MUX(_name, _reg)\t\t\t\t\t\\\n\tAUD_MUX(tdm##_name##_sclk_sel, _reg, 0xf, 24,\t\t\t\\\n\t\tCLK_MUX_ROUND_CLOSEST, tdm_sclk_parent_data, 0)\n#define AUD_TDM_SCLK_PRE_EN(_name, _reg)\t\t\t\t\\\n\tAUD_GATE(tdm##_name##_sclk_pre_en, _reg, 31,\t\t\t\\\n\t\t aud_tdm##_name##_sclk_sel, CLK_SET_RATE_PARENT)\n#define AUD_TDM_SCLK_POST_EN(_name, _reg)\t\t\t\t\\\n\tAUD_GATE(tdm##_name##_sclk_post_en, _reg, 30,\t\t\t\\\n\t\t aud_tdm##_name##_sclk_pre_en, CLK_SET_RATE_PARENT)\n#define AUD_TDM_SCLK(_name, _reg)\t\t\t\t\t\\\n\tAUD_PHASE(tdm##_name##_sclk, _reg, 1, 29,\t\t\t\\\n\t\t  aud_tdm##_name##_sclk_post_en,\t\t\t\\\n\t\t  CLK_DUTY_CYCLE_PARENT | CLK_SET_RATE_PARENT)\n#define AUD_TDM_SCLK_WS(_name, _reg)\t\t\t\t\t\\\n\tAUD_SCLK_WS(tdm##_name##_sclk, _reg, 1, 29, 28,\t\t\t\\\n\t\t    aud_tdm##_name##_sclk_post_en,\t\t\t\\\n\t\t    CLK_DUTY_CYCLE_PARENT | CLK_SET_RATE_PARENT)\n\n#define AUD_TDM_LRLCK(_name, _reg)\t\t\t\t\t\\\n\tAUD_MUX(tdm##_name##_lrclk, _reg, 0xf, 20,\t\t\t\\\n\t\tCLK_MUX_ROUND_CLOSEST, tdm_lrclk_parent_data, 0)\n\n \nstatic const struct clk_parent_data mclk_pad_ctrl_parent_data[] = {\n\t{ .name = \"aud_mst_a_mclk\", .index = -1,  },\n\t{ .name = \"aud_mst_b_mclk\", .index = -1,  },\n\t{ .name = \"aud_mst_c_mclk\", .index = -1,  },\n\t{ .name = \"aud_mst_d_mclk\", .index = -1,  },\n\t{ .name = \"aud_mst_e_mclk\", .index = -1,  },\n\t{ .name = \"aud_mst_f_mclk\", .index = -1,  },\n};\n\n \nstatic const struct clk_parent_data sclk_pad_ctrl_parent_data[] = {\n\t{ .name = \"aud_mst_a_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_b_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_c_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_d_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_e_sclk\", .index = -1, },\n\t{ .name = \"aud_mst_f_sclk\", .index = -1, },\n};\n\n \nstatic const struct clk_parent_data lrclk_pad_ctrl_parent_data[] = {\n\t{ .name = \"aud_mst_a_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_b_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_c_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_d_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_e_lrclk\", .index = -1, },\n\t{ .name = \"aud_mst_f_lrclk\", .index = -1, },\n};\n\n#define AUD_TDM_PAD_CTRL(_name, _reg, _shift, _parents)\t\t\\\n\tAUD_MUX(_name, _reg, 0x7, _shift, 0, _parents,\t\t\\\n\t\tCLK_SET_RATE_NO_REPARENT)\n\n \nstatic struct clk_regmap ddr_arb =\n\tAUD_PCLK_GATE(ddr_arb, AUDIO_CLK_GATE_EN, 0);\nstatic struct clk_regmap pdm =\n\tAUD_PCLK_GATE(pdm, AUDIO_CLK_GATE_EN, 1);\nstatic struct clk_regmap tdmin_a =\n\tAUD_PCLK_GATE(tdmin_a, AUDIO_CLK_GATE_EN, 2);\nstatic struct clk_regmap tdmin_b =\n\tAUD_PCLK_GATE(tdmin_b, AUDIO_CLK_GATE_EN, 3);\nstatic struct clk_regmap tdmin_c =\n\tAUD_PCLK_GATE(tdmin_c, AUDIO_CLK_GATE_EN, 4);\nstatic struct clk_regmap tdmin_lb =\n\tAUD_PCLK_GATE(tdmin_lb, AUDIO_CLK_GATE_EN, 5);\nstatic struct clk_regmap tdmout_a =\n\tAUD_PCLK_GATE(tdmout_a, AUDIO_CLK_GATE_EN, 6);\nstatic struct clk_regmap tdmout_b =\n\tAUD_PCLK_GATE(tdmout_b, AUDIO_CLK_GATE_EN, 7);\nstatic struct clk_regmap tdmout_c =\n\tAUD_PCLK_GATE(tdmout_c, AUDIO_CLK_GATE_EN, 8);\nstatic struct clk_regmap frddr_a =\n\tAUD_PCLK_GATE(frddr_a, AUDIO_CLK_GATE_EN, 9);\nstatic struct clk_regmap frddr_b =\n\tAUD_PCLK_GATE(frddr_b, AUDIO_CLK_GATE_EN, 10);\nstatic struct clk_regmap frddr_c =\n\tAUD_PCLK_GATE(frddr_c, AUDIO_CLK_GATE_EN, 11);\nstatic struct clk_regmap toddr_a =\n\tAUD_PCLK_GATE(toddr_a, AUDIO_CLK_GATE_EN, 12);\nstatic struct clk_regmap toddr_b =\n\tAUD_PCLK_GATE(toddr_b, AUDIO_CLK_GATE_EN, 13);\nstatic struct clk_regmap toddr_c =\n\tAUD_PCLK_GATE(toddr_c, AUDIO_CLK_GATE_EN, 14);\nstatic struct clk_regmap loopback =\n\tAUD_PCLK_GATE(loopback, AUDIO_CLK_GATE_EN, 15);\nstatic struct clk_regmap spdifin =\n\tAUD_PCLK_GATE(spdifin, AUDIO_CLK_GATE_EN, 16);\nstatic struct clk_regmap spdifout =\n\tAUD_PCLK_GATE(spdifout, AUDIO_CLK_GATE_EN, 17);\nstatic struct clk_regmap resample =\n\tAUD_PCLK_GATE(resample, AUDIO_CLK_GATE_EN, 18);\nstatic struct clk_regmap power_detect =\n\tAUD_PCLK_GATE(power_detect, AUDIO_CLK_GATE_EN, 19);\n\nstatic struct clk_regmap spdifout_clk_sel =\n\tAUD_MST_MCLK_MUX(spdifout_clk, AUDIO_CLK_SPDIFOUT_CTRL);\nstatic struct clk_regmap pdm_dclk_sel =\n\tAUD_MST_MCLK_MUX(pdm_dclk, AUDIO_CLK_PDMIN_CTRL0);\nstatic struct clk_regmap spdifin_clk_sel =\n\tAUD_MST_SYS_MUX(spdifin_clk, AUDIO_CLK_SPDIFIN_CTRL);\nstatic struct clk_regmap pdm_sysclk_sel =\n\tAUD_MST_SYS_MUX(pdm_sysclk, AUDIO_CLK_PDMIN_CTRL1);\nstatic struct clk_regmap spdifout_b_clk_sel =\n\tAUD_MST_MCLK_MUX(spdifout_b_clk, AUDIO_CLK_SPDIFOUT_B_CTRL);\n\nstatic struct clk_regmap spdifout_clk_div =\n\tAUD_MST_MCLK_DIV(spdifout_clk, AUDIO_CLK_SPDIFOUT_CTRL);\nstatic struct clk_regmap pdm_dclk_div =\n\tAUD_MST_MCLK_DIV(pdm_dclk, AUDIO_CLK_PDMIN_CTRL0);\nstatic struct clk_regmap spdifin_clk_div =\n\tAUD_MST_SYS_DIV(spdifin_clk, AUDIO_CLK_SPDIFIN_CTRL);\nstatic struct clk_regmap pdm_sysclk_div =\n\tAUD_MST_SYS_DIV(pdm_sysclk, AUDIO_CLK_PDMIN_CTRL1);\nstatic struct clk_regmap spdifout_b_clk_div =\n\tAUD_MST_MCLK_DIV(spdifout_b_clk, AUDIO_CLK_SPDIFOUT_B_CTRL);\n\nstatic struct clk_regmap spdifout_clk =\n\tAUD_MST_MCLK_GATE(spdifout_clk, AUDIO_CLK_SPDIFOUT_CTRL);\nstatic struct clk_regmap spdifin_clk =\n\tAUD_MST_MCLK_GATE(spdifin_clk, AUDIO_CLK_SPDIFIN_CTRL);\nstatic struct clk_regmap pdm_dclk =\n\tAUD_MST_MCLK_GATE(pdm_dclk, AUDIO_CLK_PDMIN_CTRL0);\nstatic struct clk_regmap pdm_sysclk =\n\tAUD_MST_MCLK_GATE(pdm_sysclk, AUDIO_CLK_PDMIN_CTRL1);\nstatic struct clk_regmap spdifout_b_clk =\n\tAUD_MST_MCLK_GATE(spdifout_b_clk, AUDIO_CLK_SPDIFOUT_B_CTRL);\n\nstatic struct clk_regmap mst_a_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(a, AUDIO_MST_A_SCLK_CTRL0);\nstatic struct clk_regmap mst_b_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(b, AUDIO_MST_B_SCLK_CTRL0);\nstatic struct clk_regmap mst_c_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(c, AUDIO_MST_C_SCLK_CTRL0);\nstatic struct clk_regmap mst_d_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(d, AUDIO_MST_D_SCLK_CTRL0);\nstatic struct clk_regmap mst_e_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(e, AUDIO_MST_E_SCLK_CTRL0);\nstatic struct clk_regmap mst_f_sclk_pre_en =\n\tAUD_MST_SCLK_PRE_EN(f, AUDIO_MST_F_SCLK_CTRL0);\n\nstatic struct clk_regmap mst_a_sclk_div =\n\tAUD_MST_SCLK_DIV(a, AUDIO_MST_A_SCLK_CTRL0);\nstatic struct clk_regmap mst_b_sclk_div =\n\tAUD_MST_SCLK_DIV(b, AUDIO_MST_B_SCLK_CTRL0);\nstatic struct clk_regmap mst_c_sclk_div =\n\tAUD_MST_SCLK_DIV(c, AUDIO_MST_C_SCLK_CTRL0);\nstatic struct clk_regmap mst_d_sclk_div =\n\tAUD_MST_SCLK_DIV(d, AUDIO_MST_D_SCLK_CTRL0);\nstatic struct clk_regmap mst_e_sclk_div =\n\tAUD_MST_SCLK_DIV(e, AUDIO_MST_E_SCLK_CTRL0);\nstatic struct clk_regmap mst_f_sclk_div =\n\tAUD_MST_SCLK_DIV(f, AUDIO_MST_F_SCLK_CTRL0);\n\nstatic struct clk_regmap mst_a_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(a, AUDIO_MST_A_SCLK_CTRL0);\nstatic struct clk_regmap mst_b_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(b, AUDIO_MST_B_SCLK_CTRL0);\nstatic struct clk_regmap mst_c_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(c, AUDIO_MST_C_SCLK_CTRL0);\nstatic struct clk_regmap mst_d_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(d, AUDIO_MST_D_SCLK_CTRL0);\nstatic struct clk_regmap mst_e_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(e, AUDIO_MST_E_SCLK_CTRL0);\nstatic struct clk_regmap mst_f_sclk_post_en =\n\tAUD_MST_SCLK_POST_EN(f, AUDIO_MST_F_SCLK_CTRL0);\n\nstatic struct clk_regmap mst_a_sclk =\n\tAUD_MST_SCLK(a, AUDIO_MST_A_SCLK_CTRL1);\nstatic struct clk_regmap mst_b_sclk =\n\tAUD_MST_SCLK(b, AUDIO_MST_B_SCLK_CTRL1);\nstatic struct clk_regmap mst_c_sclk =\n\tAUD_MST_SCLK(c, AUDIO_MST_C_SCLK_CTRL1);\nstatic struct clk_regmap mst_d_sclk =\n\tAUD_MST_SCLK(d, AUDIO_MST_D_SCLK_CTRL1);\nstatic struct clk_regmap mst_e_sclk =\n\tAUD_MST_SCLK(e, AUDIO_MST_E_SCLK_CTRL1);\nstatic struct clk_regmap mst_f_sclk =\n\tAUD_MST_SCLK(f, AUDIO_MST_F_SCLK_CTRL1);\n\nstatic struct clk_regmap mst_a_lrclk_div =\n\tAUD_MST_LRCLK_DIV(a, AUDIO_MST_A_SCLK_CTRL0);\nstatic struct clk_regmap mst_b_lrclk_div =\n\tAUD_MST_LRCLK_DIV(b, AUDIO_MST_B_SCLK_CTRL0);\nstatic struct clk_regmap mst_c_lrclk_div =\n\tAUD_MST_LRCLK_DIV(c, AUDIO_MST_C_SCLK_CTRL0);\nstatic struct clk_regmap mst_d_lrclk_div =\n\tAUD_MST_LRCLK_DIV(d, AUDIO_MST_D_SCLK_CTRL0);\nstatic struct clk_regmap mst_e_lrclk_div =\n\tAUD_MST_LRCLK_DIV(e, AUDIO_MST_E_SCLK_CTRL0);\nstatic struct clk_regmap mst_f_lrclk_div =\n\tAUD_MST_LRCLK_DIV(f, AUDIO_MST_F_SCLK_CTRL0);\n\nstatic struct clk_regmap mst_a_lrclk =\n\tAUD_MST_LRCLK(a, AUDIO_MST_A_SCLK_CTRL1);\nstatic struct clk_regmap mst_b_lrclk =\n\tAUD_MST_LRCLK(b, AUDIO_MST_B_SCLK_CTRL1);\nstatic struct clk_regmap mst_c_lrclk =\n\tAUD_MST_LRCLK(c, AUDIO_MST_C_SCLK_CTRL1);\nstatic struct clk_regmap mst_d_lrclk =\n\tAUD_MST_LRCLK(d, AUDIO_MST_D_SCLK_CTRL1);\nstatic struct clk_regmap mst_e_lrclk =\n\tAUD_MST_LRCLK(e, AUDIO_MST_E_SCLK_CTRL1);\nstatic struct clk_regmap mst_f_lrclk =\n\tAUD_MST_LRCLK(f, AUDIO_MST_F_SCLK_CTRL1);\n\nstatic struct clk_regmap tdmin_a_sclk_sel =\n\tAUD_TDM_SCLK_MUX(in_a, AUDIO_CLK_TDMIN_A_CTRL);\nstatic struct clk_regmap tdmin_b_sclk_sel =\n\tAUD_TDM_SCLK_MUX(in_b, AUDIO_CLK_TDMIN_B_CTRL);\nstatic struct clk_regmap tdmin_c_sclk_sel =\n\tAUD_TDM_SCLK_MUX(in_c, AUDIO_CLK_TDMIN_C_CTRL);\nstatic struct clk_regmap tdmin_lb_sclk_sel =\n\tAUD_TDM_SCLK_MUX(in_lb, AUDIO_CLK_TDMIN_LB_CTRL);\nstatic struct clk_regmap tdmout_a_sclk_sel =\n\tAUD_TDM_SCLK_MUX(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap tdmout_b_sclk_sel =\n\tAUD_TDM_SCLK_MUX(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap tdmout_c_sclk_sel =\n\tAUD_TDM_SCLK_MUX(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\nstatic struct clk_regmap tdmin_a_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(in_a, AUDIO_CLK_TDMIN_A_CTRL);\nstatic struct clk_regmap tdmin_b_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(in_b, AUDIO_CLK_TDMIN_B_CTRL);\nstatic struct clk_regmap tdmin_c_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(in_c, AUDIO_CLK_TDMIN_C_CTRL);\nstatic struct clk_regmap tdmin_lb_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(in_lb, AUDIO_CLK_TDMIN_LB_CTRL);\nstatic struct clk_regmap tdmout_a_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap tdmout_b_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap tdmout_c_sclk_pre_en =\n\tAUD_TDM_SCLK_PRE_EN(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\nstatic struct clk_regmap tdmin_a_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(in_a, AUDIO_CLK_TDMIN_A_CTRL);\nstatic struct clk_regmap tdmin_b_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(in_b, AUDIO_CLK_TDMIN_B_CTRL);\nstatic struct clk_regmap tdmin_c_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(in_c, AUDIO_CLK_TDMIN_C_CTRL);\nstatic struct clk_regmap tdmin_lb_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(in_lb, AUDIO_CLK_TDMIN_LB_CTRL);\nstatic struct clk_regmap tdmout_a_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap tdmout_b_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap tdmout_c_sclk_post_en =\n\tAUD_TDM_SCLK_POST_EN(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\nstatic struct clk_regmap tdmin_a_sclk =\n\tAUD_TDM_SCLK(in_a, AUDIO_CLK_TDMIN_A_CTRL);\nstatic struct clk_regmap tdmin_b_sclk =\n\tAUD_TDM_SCLK(in_b, AUDIO_CLK_TDMIN_B_CTRL);\nstatic struct clk_regmap tdmin_c_sclk =\n\tAUD_TDM_SCLK(in_c, AUDIO_CLK_TDMIN_C_CTRL);\nstatic struct clk_regmap tdmin_lb_sclk =\n\tAUD_TDM_SCLK(in_lb, AUDIO_CLK_TDMIN_LB_CTRL);\n\nstatic struct clk_regmap tdmin_a_lrclk =\n\tAUD_TDM_LRLCK(in_a, AUDIO_CLK_TDMIN_A_CTRL);\nstatic struct clk_regmap tdmin_b_lrclk =\n\tAUD_TDM_LRLCK(in_b, AUDIO_CLK_TDMIN_B_CTRL);\nstatic struct clk_regmap tdmin_c_lrclk =\n\tAUD_TDM_LRLCK(in_c, AUDIO_CLK_TDMIN_C_CTRL);\nstatic struct clk_regmap tdmin_lb_lrclk =\n\tAUD_TDM_LRLCK(in_lb, AUDIO_CLK_TDMIN_LB_CTRL);\nstatic struct clk_regmap tdmout_a_lrclk =\n\tAUD_TDM_LRLCK(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap tdmout_b_lrclk =\n\tAUD_TDM_LRLCK(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap tdmout_c_lrclk =\n\tAUD_TDM_LRLCK(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\n \nstatic struct clk_regmap axg_tdmout_a_sclk =\n\tAUD_TDM_SCLK(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap axg_tdmout_b_sclk =\n\tAUD_TDM_SCLK(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap axg_tdmout_c_sclk =\n\tAUD_TDM_SCLK(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\n \nstatic struct clk_hw axg_aud_top = {\n\t.init = &(struct clk_init_data) {\n\t\t \n\t\t.name = \"aud_top\",\n\t\t.ops = &(const struct clk_ops) {},\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"pclk\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap mst_a_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_a_mclk, AUDIO_MCLK_A_CTRL);\nstatic struct clk_regmap mst_b_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_b_mclk, AUDIO_MCLK_B_CTRL);\nstatic struct clk_regmap mst_c_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_c_mclk, AUDIO_MCLK_C_CTRL);\nstatic struct clk_regmap mst_d_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_d_mclk, AUDIO_MCLK_D_CTRL);\nstatic struct clk_regmap mst_e_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_e_mclk, AUDIO_MCLK_E_CTRL);\nstatic struct clk_regmap mst_f_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_f_mclk, AUDIO_MCLK_F_CTRL);\n\nstatic struct clk_regmap mst_a_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_a_mclk, AUDIO_MCLK_A_CTRL);\nstatic struct clk_regmap mst_b_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_b_mclk, AUDIO_MCLK_B_CTRL);\nstatic struct clk_regmap mst_c_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_c_mclk, AUDIO_MCLK_C_CTRL);\nstatic struct clk_regmap mst_d_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_d_mclk, AUDIO_MCLK_D_CTRL);\nstatic struct clk_regmap mst_e_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_e_mclk, AUDIO_MCLK_E_CTRL);\nstatic struct clk_regmap mst_f_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_f_mclk, AUDIO_MCLK_F_CTRL);\n\nstatic struct clk_regmap mst_a_mclk =\n\tAUD_MST_MCLK_GATE(mst_a_mclk, AUDIO_MCLK_A_CTRL);\nstatic struct clk_regmap mst_b_mclk =\n\tAUD_MST_MCLK_GATE(mst_b_mclk, AUDIO_MCLK_B_CTRL);\nstatic struct clk_regmap mst_c_mclk =\n\tAUD_MST_MCLK_GATE(mst_c_mclk, AUDIO_MCLK_C_CTRL);\nstatic struct clk_regmap mst_d_mclk =\n\tAUD_MST_MCLK_GATE(mst_d_mclk, AUDIO_MCLK_D_CTRL);\nstatic struct clk_regmap mst_e_mclk =\n\tAUD_MST_MCLK_GATE(mst_e_mclk, AUDIO_MCLK_E_CTRL);\nstatic struct clk_regmap mst_f_mclk =\n\tAUD_MST_MCLK_GATE(mst_f_mclk, AUDIO_MCLK_F_CTRL);\n\n \nstatic struct clk_regmap g12a_tdm_mclk_pad_0 = AUD_TDM_PAD_CTRL(\n\tmclk_pad_0, AUDIO_MST_PAD_CTRL0, 0, mclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_mclk_pad_1 = AUD_TDM_PAD_CTRL(\n\tmclk_pad_1, AUDIO_MST_PAD_CTRL0, 4, mclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_lrclk_pad_0 = AUD_TDM_PAD_CTRL(\n\tlrclk_pad_0, AUDIO_MST_PAD_CTRL1, 16, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_lrclk_pad_1 = AUD_TDM_PAD_CTRL(\n\tlrclk_pad_1, AUDIO_MST_PAD_CTRL1, 20, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_lrclk_pad_2 = AUD_TDM_PAD_CTRL(\n\tlrclk_pad_2, AUDIO_MST_PAD_CTRL1, 24, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_sclk_pad_0 = AUD_TDM_PAD_CTRL(\n\tsclk_pad_0, AUDIO_MST_PAD_CTRL1, 0, sclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_sclk_pad_1 = AUD_TDM_PAD_CTRL(\n\tsclk_pad_1, AUDIO_MST_PAD_CTRL1, 4, sclk_pad_ctrl_parent_data);\nstatic struct clk_regmap g12a_tdm_sclk_pad_2 = AUD_TDM_PAD_CTRL(\n\tsclk_pad_2, AUDIO_MST_PAD_CTRL1, 8, sclk_pad_ctrl_parent_data);\n\nstatic struct clk_regmap g12a_tdmout_a_sclk =\n\tAUD_TDM_SCLK_WS(out_a, AUDIO_CLK_TDMOUT_A_CTRL);\nstatic struct clk_regmap g12a_tdmout_b_sclk =\n\tAUD_TDM_SCLK_WS(out_b, AUDIO_CLK_TDMOUT_B_CTRL);\nstatic struct clk_regmap g12a_tdmout_c_sclk =\n\tAUD_TDM_SCLK_WS(out_c, AUDIO_CLK_TDMOUT_C_CTRL);\n\nstatic struct clk_regmap toram =\n\tAUD_PCLK_GATE(toram, AUDIO_CLK_GATE_EN, 20);\nstatic struct clk_regmap spdifout_b =\n\tAUD_PCLK_GATE(spdifout_b, AUDIO_CLK_GATE_EN, 21);\nstatic struct clk_regmap eqdrc =\n\tAUD_PCLK_GATE(eqdrc, AUDIO_CLK_GATE_EN, 22);\n\n \nstatic struct clk_regmap sm1_clk81_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = AUDIO_CLK81_EN,\n\t\t.bit_idx = 31,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"aud_clk81_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t.fw_name = \"pclk\",\n\t\t},\n\t\t.num_parents = 1,\n\t},\n};\n\nstatic struct clk_regmap sm1_sysclk_a_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = AUDIO_CLK81_CTRL,\n\t\t.shift = 0,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"aud_sysclk_a_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_clk81_en.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_sysclk_a_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = AUDIO_CLK81_CTRL,\n\t\t.bit_idx = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"aud_sysclk_a_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_sysclk_a_div.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_sysclk_b_div = {\n\t.data = &(struct clk_regmap_div_data){\n\t\t.offset = AUDIO_CLK81_CTRL,\n\t\t.shift = 16,\n\t\t.width = 8,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"aud_sysclk_b_div\",\n\t\t.ops = &clk_regmap_divider_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_clk81_en.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap sm1_sysclk_b_en = {\n\t.data = &(struct clk_regmap_gate_data){\n\t\t.offset = AUDIO_CLK81_CTRL,\n\t\t.bit_idx = 24,\n\t},\n\t.hw.init = &(struct clk_init_data) {\n\t\t.name = \"aud_sysclk_b_en\",\n\t\t.ops = &clk_regmap_gate_ops,\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&sm1_sysclk_b_div.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct clk_hw *sm1_aud_top_parents[] = {\n\t&sm1_sysclk_a_en.hw,\n\t&sm1_sysclk_b_en.hw,\n};\n\nstatic struct clk_regmap sm1_aud_top = {\n\t.data = &(struct clk_regmap_mux_data){\n\t\t.offset = AUDIO_CLK81_CTRL,\n\t\t.mask = 0x1,\n\t\t.shift = 31,\n\t},\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"aud_top\",\n\t\t.ops = &clk_regmap_mux_ops,\n\t\t.parent_hws = sm1_aud_top_parents,\n\t\t.num_parents = ARRAY_SIZE(sm1_aud_top_parents),\n\t\t.flags = CLK_SET_RATE_NO_REPARENT,\n\t},\n};\n\nstatic struct clk_regmap resample_b =\n\tAUD_PCLK_GATE(resample_b, AUDIO_CLK_GATE_EN, 26);\nstatic struct clk_regmap tovad =\n\tAUD_PCLK_GATE(tovad, AUDIO_CLK_GATE_EN, 27);\nstatic struct clk_regmap locker =\n\tAUD_PCLK_GATE(locker, AUDIO_CLK_GATE_EN, 28);\nstatic struct clk_regmap spdifin_lb =\n\tAUD_PCLK_GATE(spdifin_lb, AUDIO_CLK_GATE_EN, 29);\nstatic struct clk_regmap frddr_d =\n\tAUD_PCLK_GATE(frddr_d, AUDIO_CLK_GATE_EN1, 0);\nstatic struct clk_regmap toddr_d =\n\tAUD_PCLK_GATE(toddr_d, AUDIO_CLK_GATE_EN1, 1);\nstatic struct clk_regmap loopback_b =\n\tAUD_PCLK_GATE(loopback_b, AUDIO_CLK_GATE_EN1, 2);\n\nstatic struct clk_regmap sm1_mst_a_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_a_mclk, AUDIO_SM1_MCLK_A_CTRL);\nstatic struct clk_regmap sm1_mst_b_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_b_mclk, AUDIO_SM1_MCLK_B_CTRL);\nstatic struct clk_regmap sm1_mst_c_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_c_mclk, AUDIO_SM1_MCLK_C_CTRL);\nstatic struct clk_regmap sm1_mst_d_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_d_mclk, AUDIO_SM1_MCLK_D_CTRL);\nstatic struct clk_regmap sm1_mst_e_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_e_mclk, AUDIO_SM1_MCLK_E_CTRL);\nstatic struct clk_regmap sm1_mst_f_mclk_sel =\n\tAUD_MST_MCLK_MUX(mst_f_mclk, AUDIO_SM1_MCLK_F_CTRL);\n\nstatic struct clk_regmap sm1_mst_a_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_a_mclk, AUDIO_SM1_MCLK_A_CTRL);\nstatic struct clk_regmap sm1_mst_b_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_b_mclk, AUDIO_SM1_MCLK_B_CTRL);\nstatic struct clk_regmap sm1_mst_c_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_c_mclk, AUDIO_SM1_MCLK_C_CTRL);\nstatic struct clk_regmap sm1_mst_d_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_d_mclk, AUDIO_SM1_MCLK_D_CTRL);\nstatic struct clk_regmap sm1_mst_e_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_e_mclk, AUDIO_SM1_MCLK_E_CTRL);\nstatic struct clk_regmap sm1_mst_f_mclk_div =\n\tAUD_MST_MCLK_DIV(mst_f_mclk, AUDIO_SM1_MCLK_F_CTRL);\n\nstatic struct clk_regmap sm1_mst_a_mclk =\n\tAUD_MST_MCLK_GATE(mst_a_mclk, AUDIO_SM1_MCLK_A_CTRL);\nstatic struct clk_regmap sm1_mst_b_mclk =\n\tAUD_MST_MCLK_GATE(mst_b_mclk, AUDIO_SM1_MCLK_B_CTRL);\nstatic struct clk_regmap sm1_mst_c_mclk =\n\tAUD_MST_MCLK_GATE(mst_c_mclk, AUDIO_SM1_MCLK_C_CTRL);\nstatic struct clk_regmap sm1_mst_d_mclk =\n\tAUD_MST_MCLK_GATE(mst_d_mclk, AUDIO_SM1_MCLK_D_CTRL);\nstatic struct clk_regmap sm1_mst_e_mclk =\n\tAUD_MST_MCLK_GATE(mst_e_mclk, AUDIO_SM1_MCLK_E_CTRL);\nstatic struct clk_regmap sm1_mst_f_mclk =\n\tAUD_MST_MCLK_GATE(mst_f_mclk, AUDIO_SM1_MCLK_F_CTRL);\n\nstatic struct clk_regmap sm1_tdm_mclk_pad_0 = AUD_TDM_PAD_CTRL(\n\ttdm_mclk_pad_0, AUDIO_SM1_MST_PAD_CTRL0, 0, mclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_mclk_pad_1 = AUD_TDM_PAD_CTRL(\n\ttdm_mclk_pad_1, AUDIO_SM1_MST_PAD_CTRL0, 4, mclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_lrclk_pad_0 = AUD_TDM_PAD_CTRL(\n\ttdm_lrclk_pad_0, AUDIO_SM1_MST_PAD_CTRL1, 16, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_lrclk_pad_1 = AUD_TDM_PAD_CTRL(\n\ttdm_lrclk_pad_1, AUDIO_SM1_MST_PAD_CTRL1, 20, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_lrclk_pad_2 = AUD_TDM_PAD_CTRL(\n\ttdm_lrclk_pad_2, AUDIO_SM1_MST_PAD_CTRL1, 24, lrclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_sclk_pad_0 = AUD_TDM_PAD_CTRL(\n\ttdm_sclk_pad_0, AUDIO_SM1_MST_PAD_CTRL1, 0, sclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_sclk_pad_1 = AUD_TDM_PAD_CTRL(\n\ttdm_sclk_pad_1, AUDIO_SM1_MST_PAD_CTRL1, 4, sclk_pad_ctrl_parent_data);\nstatic struct clk_regmap sm1_tdm_sclk_pad_2 = AUD_TDM_PAD_CTRL(\n\ttdm_sclk_pad_2, AUDIO_SM1_MST_PAD_CTRL1, 8, sclk_pad_ctrl_parent_data);\n\n \nstatic struct clk_hw *axg_audio_hw_clks[] = {\n\t[AUD_CLKID_DDR_ARB]\t\t= &ddr_arb.hw,\n\t[AUD_CLKID_PDM]\t\t\t= &pdm.hw,\n\t[AUD_CLKID_TDMIN_A]\t\t= &tdmin_a.hw,\n\t[AUD_CLKID_TDMIN_B]\t\t= &tdmin_b.hw,\n\t[AUD_CLKID_TDMIN_C]\t\t= &tdmin_c.hw,\n\t[AUD_CLKID_TDMIN_LB]\t\t= &tdmin_lb.hw,\n\t[AUD_CLKID_TDMOUT_A]\t\t= &tdmout_a.hw,\n\t[AUD_CLKID_TDMOUT_B]\t\t= &tdmout_b.hw,\n\t[AUD_CLKID_TDMOUT_C]\t\t= &tdmout_c.hw,\n\t[AUD_CLKID_FRDDR_A]\t\t= &frddr_a.hw,\n\t[AUD_CLKID_FRDDR_B]\t\t= &frddr_b.hw,\n\t[AUD_CLKID_FRDDR_C]\t\t= &frddr_c.hw,\n\t[AUD_CLKID_TODDR_A]\t\t= &toddr_a.hw,\n\t[AUD_CLKID_TODDR_B]\t\t= &toddr_b.hw,\n\t[AUD_CLKID_TODDR_C]\t\t= &toddr_c.hw,\n\t[AUD_CLKID_LOOPBACK]\t\t= &loopback.hw,\n\t[AUD_CLKID_SPDIFIN]\t\t= &spdifin.hw,\n\t[AUD_CLKID_SPDIFOUT]\t\t= &spdifout.hw,\n\t[AUD_CLKID_RESAMPLE]\t\t= &resample.hw,\n\t[AUD_CLKID_POWER_DETECT]\t= &power_detect.hw,\n\t[AUD_CLKID_MST_A_MCLK_SEL]\t= &mst_a_mclk_sel.hw,\n\t[AUD_CLKID_MST_B_MCLK_SEL]\t= &mst_b_mclk_sel.hw,\n\t[AUD_CLKID_MST_C_MCLK_SEL]\t= &mst_c_mclk_sel.hw,\n\t[AUD_CLKID_MST_D_MCLK_SEL]\t= &mst_d_mclk_sel.hw,\n\t[AUD_CLKID_MST_E_MCLK_SEL]\t= &mst_e_mclk_sel.hw,\n\t[AUD_CLKID_MST_F_MCLK_SEL]\t= &mst_f_mclk_sel.hw,\n\t[AUD_CLKID_MST_A_MCLK_DIV]\t= &mst_a_mclk_div.hw,\n\t[AUD_CLKID_MST_B_MCLK_DIV]\t= &mst_b_mclk_div.hw,\n\t[AUD_CLKID_MST_C_MCLK_DIV]\t= &mst_c_mclk_div.hw,\n\t[AUD_CLKID_MST_D_MCLK_DIV]\t= &mst_d_mclk_div.hw,\n\t[AUD_CLKID_MST_E_MCLK_DIV]\t= &mst_e_mclk_div.hw,\n\t[AUD_CLKID_MST_F_MCLK_DIV]\t= &mst_f_mclk_div.hw,\n\t[AUD_CLKID_MST_A_MCLK]\t\t= &mst_a_mclk.hw,\n\t[AUD_CLKID_MST_B_MCLK]\t\t= &mst_b_mclk.hw,\n\t[AUD_CLKID_MST_C_MCLK]\t\t= &mst_c_mclk.hw,\n\t[AUD_CLKID_MST_D_MCLK]\t\t= &mst_d_mclk.hw,\n\t[AUD_CLKID_MST_E_MCLK]\t\t= &mst_e_mclk.hw,\n\t[AUD_CLKID_MST_F_MCLK]\t\t= &mst_f_mclk.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_SEL]\t= &spdifout_clk_sel.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_DIV]\t= &spdifout_clk_div.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK]\t= &spdifout_clk.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_SEL]\t= &spdifin_clk_sel.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_DIV]\t= &spdifin_clk_div.hw,\n\t[AUD_CLKID_SPDIFIN_CLK]\t\t= &spdifin_clk.hw,\n\t[AUD_CLKID_PDM_DCLK_SEL]\t= &pdm_dclk_sel.hw,\n\t[AUD_CLKID_PDM_DCLK_DIV]\t= &pdm_dclk_div.hw,\n\t[AUD_CLKID_PDM_DCLK]\t\t= &pdm_dclk.hw,\n\t[AUD_CLKID_PDM_SYSCLK_SEL]\t= &pdm_sysclk_sel.hw,\n\t[AUD_CLKID_PDM_SYSCLK_DIV]\t= &pdm_sysclk_div.hw,\n\t[AUD_CLKID_PDM_SYSCLK]\t\t= &pdm_sysclk.hw,\n\t[AUD_CLKID_MST_A_SCLK_PRE_EN]\t= &mst_a_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_PRE_EN]\t= &mst_b_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_PRE_EN]\t= &mst_c_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_PRE_EN]\t= &mst_d_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_PRE_EN]\t= &mst_e_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_PRE_EN]\t= &mst_f_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_A_SCLK_DIV]\t= &mst_a_sclk_div.hw,\n\t[AUD_CLKID_MST_B_SCLK_DIV]\t= &mst_b_sclk_div.hw,\n\t[AUD_CLKID_MST_C_SCLK_DIV]\t= &mst_c_sclk_div.hw,\n\t[AUD_CLKID_MST_D_SCLK_DIV]\t= &mst_d_sclk_div.hw,\n\t[AUD_CLKID_MST_E_SCLK_DIV]\t= &mst_e_sclk_div.hw,\n\t[AUD_CLKID_MST_F_SCLK_DIV]\t= &mst_f_sclk_div.hw,\n\t[AUD_CLKID_MST_A_SCLK_POST_EN]\t= &mst_a_sclk_post_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_POST_EN]\t= &mst_b_sclk_post_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_POST_EN]\t= &mst_c_sclk_post_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_POST_EN]\t= &mst_d_sclk_post_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_POST_EN]\t= &mst_e_sclk_post_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_POST_EN]\t= &mst_f_sclk_post_en.hw,\n\t[AUD_CLKID_MST_A_SCLK]\t\t= &mst_a_sclk.hw,\n\t[AUD_CLKID_MST_B_SCLK]\t\t= &mst_b_sclk.hw,\n\t[AUD_CLKID_MST_C_SCLK]\t\t= &mst_c_sclk.hw,\n\t[AUD_CLKID_MST_D_SCLK]\t\t= &mst_d_sclk.hw,\n\t[AUD_CLKID_MST_E_SCLK]\t\t= &mst_e_sclk.hw,\n\t[AUD_CLKID_MST_F_SCLK]\t\t= &mst_f_sclk.hw,\n\t[AUD_CLKID_MST_A_LRCLK_DIV]\t= &mst_a_lrclk_div.hw,\n\t[AUD_CLKID_MST_B_LRCLK_DIV]\t= &mst_b_lrclk_div.hw,\n\t[AUD_CLKID_MST_C_LRCLK_DIV]\t= &mst_c_lrclk_div.hw,\n\t[AUD_CLKID_MST_D_LRCLK_DIV]\t= &mst_d_lrclk_div.hw,\n\t[AUD_CLKID_MST_E_LRCLK_DIV]\t= &mst_e_lrclk_div.hw,\n\t[AUD_CLKID_MST_F_LRCLK_DIV]\t= &mst_f_lrclk_div.hw,\n\t[AUD_CLKID_MST_A_LRCLK]\t\t= &mst_a_lrclk.hw,\n\t[AUD_CLKID_MST_B_LRCLK]\t\t= &mst_b_lrclk.hw,\n\t[AUD_CLKID_MST_C_LRCLK]\t\t= &mst_c_lrclk.hw,\n\t[AUD_CLKID_MST_D_LRCLK]\t\t= &mst_d_lrclk.hw,\n\t[AUD_CLKID_MST_E_LRCLK]\t\t= &mst_e_lrclk.hw,\n\t[AUD_CLKID_MST_F_LRCLK]\t\t= &mst_f_lrclk.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_SEL]\t= &tdmin_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_SEL]\t= &tdmin_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_SEL]\t= &tdmin_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_SEL]\t= &tdmin_lb_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_SEL]\t= &tdmout_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_SEL]\t= &tdmout_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_SEL]\t= &tdmout_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_PRE_EN]\t= &tdmin_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_PRE_EN]\t= &tdmin_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_PRE_EN]\t= &tdmin_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_PRE_EN] = &tdmin_lb_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_PRE_EN] = &tdmout_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_PRE_EN] = &tdmout_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_PRE_EN] = &tdmout_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_POST_EN] = &tdmin_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_POST_EN] = &tdmin_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_POST_EN] = &tdmin_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_POST_EN] = &tdmin_lb_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_POST_EN] = &tdmout_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_POST_EN] = &tdmout_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_POST_EN] = &tdmout_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK]\t= &tdmin_a_sclk.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK]\t= &tdmin_b_sclk.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK]\t= &tdmin_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK]\t= &tdmin_lb_sclk.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK]\t= &axg_tdmout_a_sclk.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK]\t= &axg_tdmout_b_sclk.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK]\t= &axg_tdmout_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_A_LRCLK]\t= &tdmin_a_lrclk.hw,\n\t[AUD_CLKID_TDMIN_B_LRCLK]\t= &tdmin_b_lrclk.hw,\n\t[AUD_CLKID_TDMIN_C_LRCLK]\t= &tdmin_c_lrclk.hw,\n\t[AUD_CLKID_TDMIN_LB_LRCLK]\t= &tdmin_lb_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_A_LRCLK]\t= &tdmout_a_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_B_LRCLK]\t= &tdmout_b_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_C_LRCLK]\t= &tdmout_c_lrclk.hw,\n\t[AUD_CLKID_TOP]\t\t\t= &axg_aud_top,\n};\n\n \nstatic struct clk_hw *g12a_audio_hw_clks[] = {\n\t[AUD_CLKID_DDR_ARB]\t\t= &ddr_arb.hw,\n\t[AUD_CLKID_PDM]\t\t\t= &pdm.hw,\n\t[AUD_CLKID_TDMIN_A]\t\t= &tdmin_a.hw,\n\t[AUD_CLKID_TDMIN_B]\t\t= &tdmin_b.hw,\n\t[AUD_CLKID_TDMIN_C]\t\t= &tdmin_c.hw,\n\t[AUD_CLKID_TDMIN_LB]\t\t= &tdmin_lb.hw,\n\t[AUD_CLKID_TDMOUT_A]\t\t= &tdmout_a.hw,\n\t[AUD_CLKID_TDMOUT_B]\t\t= &tdmout_b.hw,\n\t[AUD_CLKID_TDMOUT_C]\t\t= &tdmout_c.hw,\n\t[AUD_CLKID_FRDDR_A]\t\t= &frddr_a.hw,\n\t[AUD_CLKID_FRDDR_B]\t\t= &frddr_b.hw,\n\t[AUD_CLKID_FRDDR_C]\t\t= &frddr_c.hw,\n\t[AUD_CLKID_TODDR_A]\t\t= &toddr_a.hw,\n\t[AUD_CLKID_TODDR_B]\t\t= &toddr_b.hw,\n\t[AUD_CLKID_TODDR_C]\t\t= &toddr_c.hw,\n\t[AUD_CLKID_LOOPBACK]\t\t= &loopback.hw,\n\t[AUD_CLKID_SPDIFIN]\t\t= &spdifin.hw,\n\t[AUD_CLKID_SPDIFOUT]\t\t= &spdifout.hw,\n\t[AUD_CLKID_RESAMPLE]\t\t= &resample.hw,\n\t[AUD_CLKID_POWER_DETECT]\t= &power_detect.hw,\n\t[AUD_CLKID_SPDIFOUT_B]\t\t= &spdifout_b.hw,\n\t[AUD_CLKID_MST_A_MCLK_SEL]\t= &mst_a_mclk_sel.hw,\n\t[AUD_CLKID_MST_B_MCLK_SEL]\t= &mst_b_mclk_sel.hw,\n\t[AUD_CLKID_MST_C_MCLK_SEL]\t= &mst_c_mclk_sel.hw,\n\t[AUD_CLKID_MST_D_MCLK_SEL]\t= &mst_d_mclk_sel.hw,\n\t[AUD_CLKID_MST_E_MCLK_SEL]\t= &mst_e_mclk_sel.hw,\n\t[AUD_CLKID_MST_F_MCLK_SEL]\t= &mst_f_mclk_sel.hw,\n\t[AUD_CLKID_MST_A_MCLK_DIV]\t= &mst_a_mclk_div.hw,\n\t[AUD_CLKID_MST_B_MCLK_DIV]\t= &mst_b_mclk_div.hw,\n\t[AUD_CLKID_MST_C_MCLK_DIV]\t= &mst_c_mclk_div.hw,\n\t[AUD_CLKID_MST_D_MCLK_DIV]\t= &mst_d_mclk_div.hw,\n\t[AUD_CLKID_MST_E_MCLK_DIV]\t= &mst_e_mclk_div.hw,\n\t[AUD_CLKID_MST_F_MCLK_DIV]\t= &mst_f_mclk_div.hw,\n\t[AUD_CLKID_MST_A_MCLK]\t\t= &mst_a_mclk.hw,\n\t[AUD_CLKID_MST_B_MCLK]\t\t= &mst_b_mclk.hw,\n\t[AUD_CLKID_MST_C_MCLK]\t\t= &mst_c_mclk.hw,\n\t[AUD_CLKID_MST_D_MCLK]\t\t= &mst_d_mclk.hw,\n\t[AUD_CLKID_MST_E_MCLK]\t\t= &mst_e_mclk.hw,\n\t[AUD_CLKID_MST_F_MCLK]\t\t= &mst_f_mclk.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_SEL]\t= &spdifout_clk_sel.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_DIV]\t= &spdifout_clk_div.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK]\t= &spdifout_clk.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK_SEL]\t= &spdifout_b_clk_sel.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK_DIV]\t= &spdifout_b_clk_div.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK]\t= &spdifout_b_clk.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_SEL]\t= &spdifin_clk_sel.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_DIV]\t= &spdifin_clk_div.hw,\n\t[AUD_CLKID_SPDIFIN_CLK]\t\t= &spdifin_clk.hw,\n\t[AUD_CLKID_PDM_DCLK_SEL]\t= &pdm_dclk_sel.hw,\n\t[AUD_CLKID_PDM_DCLK_DIV]\t= &pdm_dclk_div.hw,\n\t[AUD_CLKID_PDM_DCLK]\t\t= &pdm_dclk.hw,\n\t[AUD_CLKID_PDM_SYSCLK_SEL]\t= &pdm_sysclk_sel.hw,\n\t[AUD_CLKID_PDM_SYSCLK_DIV]\t= &pdm_sysclk_div.hw,\n\t[AUD_CLKID_PDM_SYSCLK]\t\t= &pdm_sysclk.hw,\n\t[AUD_CLKID_MST_A_SCLK_PRE_EN]\t= &mst_a_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_PRE_EN]\t= &mst_b_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_PRE_EN]\t= &mst_c_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_PRE_EN]\t= &mst_d_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_PRE_EN]\t= &mst_e_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_PRE_EN]\t= &mst_f_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_A_SCLK_DIV]\t= &mst_a_sclk_div.hw,\n\t[AUD_CLKID_MST_B_SCLK_DIV]\t= &mst_b_sclk_div.hw,\n\t[AUD_CLKID_MST_C_SCLK_DIV]\t= &mst_c_sclk_div.hw,\n\t[AUD_CLKID_MST_D_SCLK_DIV]\t= &mst_d_sclk_div.hw,\n\t[AUD_CLKID_MST_E_SCLK_DIV]\t= &mst_e_sclk_div.hw,\n\t[AUD_CLKID_MST_F_SCLK_DIV]\t= &mst_f_sclk_div.hw,\n\t[AUD_CLKID_MST_A_SCLK_POST_EN]\t= &mst_a_sclk_post_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_POST_EN]\t= &mst_b_sclk_post_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_POST_EN]\t= &mst_c_sclk_post_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_POST_EN]\t= &mst_d_sclk_post_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_POST_EN]\t= &mst_e_sclk_post_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_POST_EN]\t= &mst_f_sclk_post_en.hw,\n\t[AUD_CLKID_MST_A_SCLK]\t\t= &mst_a_sclk.hw,\n\t[AUD_CLKID_MST_B_SCLK]\t\t= &mst_b_sclk.hw,\n\t[AUD_CLKID_MST_C_SCLK]\t\t= &mst_c_sclk.hw,\n\t[AUD_CLKID_MST_D_SCLK]\t\t= &mst_d_sclk.hw,\n\t[AUD_CLKID_MST_E_SCLK]\t\t= &mst_e_sclk.hw,\n\t[AUD_CLKID_MST_F_SCLK]\t\t= &mst_f_sclk.hw,\n\t[AUD_CLKID_MST_A_LRCLK_DIV]\t= &mst_a_lrclk_div.hw,\n\t[AUD_CLKID_MST_B_LRCLK_DIV]\t= &mst_b_lrclk_div.hw,\n\t[AUD_CLKID_MST_C_LRCLK_DIV]\t= &mst_c_lrclk_div.hw,\n\t[AUD_CLKID_MST_D_LRCLK_DIV]\t= &mst_d_lrclk_div.hw,\n\t[AUD_CLKID_MST_E_LRCLK_DIV]\t= &mst_e_lrclk_div.hw,\n\t[AUD_CLKID_MST_F_LRCLK_DIV]\t= &mst_f_lrclk_div.hw,\n\t[AUD_CLKID_MST_A_LRCLK]\t\t= &mst_a_lrclk.hw,\n\t[AUD_CLKID_MST_B_LRCLK]\t\t= &mst_b_lrclk.hw,\n\t[AUD_CLKID_MST_C_LRCLK]\t\t= &mst_c_lrclk.hw,\n\t[AUD_CLKID_MST_D_LRCLK]\t\t= &mst_d_lrclk.hw,\n\t[AUD_CLKID_MST_E_LRCLK]\t\t= &mst_e_lrclk.hw,\n\t[AUD_CLKID_MST_F_LRCLK]\t\t= &mst_f_lrclk.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_SEL]\t= &tdmin_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_SEL]\t= &tdmin_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_SEL]\t= &tdmin_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_SEL]\t= &tdmin_lb_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_SEL]\t= &tdmout_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_SEL]\t= &tdmout_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_SEL]\t= &tdmout_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_PRE_EN]\t= &tdmin_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_PRE_EN]\t= &tdmin_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_PRE_EN]\t= &tdmin_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_PRE_EN] = &tdmin_lb_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_PRE_EN] = &tdmout_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_PRE_EN] = &tdmout_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_PRE_EN] = &tdmout_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_POST_EN] = &tdmin_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_POST_EN] = &tdmin_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_POST_EN] = &tdmin_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_POST_EN] = &tdmin_lb_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_POST_EN] = &tdmout_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_POST_EN] = &tdmout_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_POST_EN] = &tdmout_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK]\t= &tdmin_a_sclk.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK]\t= &tdmin_b_sclk.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK]\t= &tdmin_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK]\t= &tdmin_lb_sclk.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK]\t= &g12a_tdmout_a_sclk.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK]\t= &g12a_tdmout_b_sclk.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK]\t= &g12a_tdmout_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_A_LRCLK]\t= &tdmin_a_lrclk.hw,\n\t[AUD_CLKID_TDMIN_B_LRCLK]\t= &tdmin_b_lrclk.hw,\n\t[AUD_CLKID_TDMIN_C_LRCLK]\t= &tdmin_c_lrclk.hw,\n\t[AUD_CLKID_TDMIN_LB_LRCLK]\t= &tdmin_lb_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_A_LRCLK]\t= &tdmout_a_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_B_LRCLK]\t= &tdmout_b_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_C_LRCLK]\t= &tdmout_c_lrclk.hw,\n\t[AUD_CLKID_TDM_MCLK_PAD0]\t= &g12a_tdm_mclk_pad_0.hw,\n\t[AUD_CLKID_TDM_MCLK_PAD1]\t= &g12a_tdm_mclk_pad_1.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD0]\t= &g12a_tdm_lrclk_pad_0.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD1]\t= &g12a_tdm_lrclk_pad_1.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD2]\t= &g12a_tdm_lrclk_pad_2.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD0]\t= &g12a_tdm_sclk_pad_0.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD1]\t= &g12a_tdm_sclk_pad_1.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD2]\t= &g12a_tdm_sclk_pad_2.hw,\n\t[AUD_CLKID_TOP]\t\t\t= &axg_aud_top,\n};\n\n \nstatic struct clk_hw *sm1_audio_hw_clks[] = {\n\t[AUD_CLKID_DDR_ARB]\t\t= &ddr_arb.hw,\n\t[AUD_CLKID_PDM]\t\t\t= &pdm.hw,\n\t[AUD_CLKID_TDMIN_A]\t\t= &tdmin_a.hw,\n\t[AUD_CLKID_TDMIN_B]\t\t= &tdmin_b.hw,\n\t[AUD_CLKID_TDMIN_C]\t\t= &tdmin_c.hw,\n\t[AUD_CLKID_TDMIN_LB]\t\t= &tdmin_lb.hw,\n\t[AUD_CLKID_TDMOUT_A]\t\t= &tdmout_a.hw,\n\t[AUD_CLKID_TDMOUT_B]\t\t= &tdmout_b.hw,\n\t[AUD_CLKID_TDMOUT_C]\t\t= &tdmout_c.hw,\n\t[AUD_CLKID_FRDDR_A]\t\t= &frddr_a.hw,\n\t[AUD_CLKID_FRDDR_B]\t\t= &frddr_b.hw,\n\t[AUD_CLKID_FRDDR_C]\t\t= &frddr_c.hw,\n\t[AUD_CLKID_TODDR_A]\t\t= &toddr_a.hw,\n\t[AUD_CLKID_TODDR_B]\t\t= &toddr_b.hw,\n\t[AUD_CLKID_TODDR_C]\t\t= &toddr_c.hw,\n\t[AUD_CLKID_LOOPBACK]\t\t= &loopback.hw,\n\t[AUD_CLKID_SPDIFIN]\t\t= &spdifin.hw,\n\t[AUD_CLKID_SPDIFOUT]\t\t= &spdifout.hw,\n\t[AUD_CLKID_RESAMPLE]\t\t= &resample.hw,\n\t[AUD_CLKID_SPDIFOUT_B]\t\t= &spdifout_b.hw,\n\t[AUD_CLKID_MST_A_MCLK_SEL]\t= &sm1_mst_a_mclk_sel.hw,\n\t[AUD_CLKID_MST_B_MCLK_SEL]\t= &sm1_mst_b_mclk_sel.hw,\n\t[AUD_CLKID_MST_C_MCLK_SEL]\t= &sm1_mst_c_mclk_sel.hw,\n\t[AUD_CLKID_MST_D_MCLK_SEL]\t= &sm1_mst_d_mclk_sel.hw,\n\t[AUD_CLKID_MST_E_MCLK_SEL]\t= &sm1_mst_e_mclk_sel.hw,\n\t[AUD_CLKID_MST_F_MCLK_SEL]\t= &sm1_mst_f_mclk_sel.hw,\n\t[AUD_CLKID_MST_A_MCLK_DIV]\t= &sm1_mst_a_mclk_div.hw,\n\t[AUD_CLKID_MST_B_MCLK_DIV]\t= &sm1_mst_b_mclk_div.hw,\n\t[AUD_CLKID_MST_C_MCLK_DIV]\t= &sm1_mst_c_mclk_div.hw,\n\t[AUD_CLKID_MST_D_MCLK_DIV]\t= &sm1_mst_d_mclk_div.hw,\n\t[AUD_CLKID_MST_E_MCLK_DIV]\t= &sm1_mst_e_mclk_div.hw,\n\t[AUD_CLKID_MST_F_MCLK_DIV]\t= &sm1_mst_f_mclk_div.hw,\n\t[AUD_CLKID_MST_A_MCLK]\t\t= &sm1_mst_a_mclk.hw,\n\t[AUD_CLKID_MST_B_MCLK]\t\t= &sm1_mst_b_mclk.hw,\n\t[AUD_CLKID_MST_C_MCLK]\t\t= &sm1_mst_c_mclk.hw,\n\t[AUD_CLKID_MST_D_MCLK]\t\t= &sm1_mst_d_mclk.hw,\n\t[AUD_CLKID_MST_E_MCLK]\t\t= &sm1_mst_e_mclk.hw,\n\t[AUD_CLKID_MST_F_MCLK]\t\t= &sm1_mst_f_mclk.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_SEL]\t= &spdifout_clk_sel.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK_DIV]\t= &spdifout_clk_div.hw,\n\t[AUD_CLKID_SPDIFOUT_CLK]\t= &spdifout_clk.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK_SEL]\t= &spdifout_b_clk_sel.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK_DIV]\t= &spdifout_b_clk_div.hw,\n\t[AUD_CLKID_SPDIFOUT_B_CLK]\t= &spdifout_b_clk.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_SEL]\t= &spdifin_clk_sel.hw,\n\t[AUD_CLKID_SPDIFIN_CLK_DIV]\t= &spdifin_clk_div.hw,\n\t[AUD_CLKID_SPDIFIN_CLK]\t\t= &spdifin_clk.hw,\n\t[AUD_CLKID_PDM_DCLK_SEL]\t= &pdm_dclk_sel.hw,\n\t[AUD_CLKID_PDM_DCLK_DIV]\t= &pdm_dclk_div.hw,\n\t[AUD_CLKID_PDM_DCLK]\t\t= &pdm_dclk.hw,\n\t[AUD_CLKID_PDM_SYSCLK_SEL]\t= &pdm_sysclk_sel.hw,\n\t[AUD_CLKID_PDM_SYSCLK_DIV]\t= &pdm_sysclk_div.hw,\n\t[AUD_CLKID_PDM_SYSCLK]\t\t= &pdm_sysclk.hw,\n\t[AUD_CLKID_MST_A_SCLK_PRE_EN]\t= &mst_a_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_PRE_EN]\t= &mst_b_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_PRE_EN]\t= &mst_c_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_PRE_EN]\t= &mst_d_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_PRE_EN]\t= &mst_e_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_PRE_EN]\t= &mst_f_sclk_pre_en.hw,\n\t[AUD_CLKID_MST_A_SCLK_DIV]\t= &mst_a_sclk_div.hw,\n\t[AUD_CLKID_MST_B_SCLK_DIV]\t= &mst_b_sclk_div.hw,\n\t[AUD_CLKID_MST_C_SCLK_DIV]\t= &mst_c_sclk_div.hw,\n\t[AUD_CLKID_MST_D_SCLK_DIV]\t= &mst_d_sclk_div.hw,\n\t[AUD_CLKID_MST_E_SCLK_DIV]\t= &mst_e_sclk_div.hw,\n\t[AUD_CLKID_MST_F_SCLK_DIV]\t= &mst_f_sclk_div.hw,\n\t[AUD_CLKID_MST_A_SCLK_POST_EN]\t= &mst_a_sclk_post_en.hw,\n\t[AUD_CLKID_MST_B_SCLK_POST_EN]\t= &mst_b_sclk_post_en.hw,\n\t[AUD_CLKID_MST_C_SCLK_POST_EN]\t= &mst_c_sclk_post_en.hw,\n\t[AUD_CLKID_MST_D_SCLK_POST_EN]\t= &mst_d_sclk_post_en.hw,\n\t[AUD_CLKID_MST_E_SCLK_POST_EN]\t= &mst_e_sclk_post_en.hw,\n\t[AUD_CLKID_MST_F_SCLK_POST_EN]\t= &mst_f_sclk_post_en.hw,\n\t[AUD_CLKID_MST_A_SCLK]\t\t= &mst_a_sclk.hw,\n\t[AUD_CLKID_MST_B_SCLK]\t\t= &mst_b_sclk.hw,\n\t[AUD_CLKID_MST_C_SCLK]\t\t= &mst_c_sclk.hw,\n\t[AUD_CLKID_MST_D_SCLK]\t\t= &mst_d_sclk.hw,\n\t[AUD_CLKID_MST_E_SCLK]\t\t= &mst_e_sclk.hw,\n\t[AUD_CLKID_MST_F_SCLK]\t\t= &mst_f_sclk.hw,\n\t[AUD_CLKID_MST_A_LRCLK_DIV]\t= &mst_a_lrclk_div.hw,\n\t[AUD_CLKID_MST_B_LRCLK_DIV]\t= &mst_b_lrclk_div.hw,\n\t[AUD_CLKID_MST_C_LRCLK_DIV]\t= &mst_c_lrclk_div.hw,\n\t[AUD_CLKID_MST_D_LRCLK_DIV]\t= &mst_d_lrclk_div.hw,\n\t[AUD_CLKID_MST_E_LRCLK_DIV]\t= &mst_e_lrclk_div.hw,\n\t[AUD_CLKID_MST_F_LRCLK_DIV]\t= &mst_f_lrclk_div.hw,\n\t[AUD_CLKID_MST_A_LRCLK]\t\t= &mst_a_lrclk.hw,\n\t[AUD_CLKID_MST_B_LRCLK]\t\t= &mst_b_lrclk.hw,\n\t[AUD_CLKID_MST_C_LRCLK]\t\t= &mst_c_lrclk.hw,\n\t[AUD_CLKID_MST_D_LRCLK]\t\t= &mst_d_lrclk.hw,\n\t[AUD_CLKID_MST_E_LRCLK]\t\t= &mst_e_lrclk.hw,\n\t[AUD_CLKID_MST_F_LRCLK]\t\t= &mst_f_lrclk.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_SEL]\t= &tdmin_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_SEL]\t= &tdmin_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_SEL]\t= &tdmin_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_SEL]\t= &tdmin_lb_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_SEL]\t= &tdmout_a_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_SEL]\t= &tdmout_b_sclk_sel.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_SEL]\t= &tdmout_c_sclk_sel.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_PRE_EN]\t= &tdmin_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_PRE_EN]\t= &tdmin_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_PRE_EN]\t= &tdmin_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_PRE_EN] = &tdmin_lb_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_PRE_EN] = &tdmout_a_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_PRE_EN] = &tdmout_b_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_PRE_EN] = &tdmout_c_sclk_pre_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK_POST_EN] = &tdmin_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK_POST_EN] = &tdmin_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK_POST_EN] = &tdmin_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK_POST_EN] = &tdmin_lb_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK_POST_EN] = &tdmout_a_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK_POST_EN] = &tdmout_b_sclk_post_en.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK_POST_EN] = &tdmout_c_sclk_post_en.hw,\n\t[AUD_CLKID_TDMIN_A_SCLK]\t= &tdmin_a_sclk.hw,\n\t[AUD_CLKID_TDMIN_B_SCLK]\t= &tdmin_b_sclk.hw,\n\t[AUD_CLKID_TDMIN_C_SCLK]\t= &tdmin_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_LB_SCLK]\t= &tdmin_lb_sclk.hw,\n\t[AUD_CLKID_TDMOUT_A_SCLK]\t= &g12a_tdmout_a_sclk.hw,\n\t[AUD_CLKID_TDMOUT_B_SCLK]\t= &g12a_tdmout_b_sclk.hw,\n\t[AUD_CLKID_TDMOUT_C_SCLK]\t= &g12a_tdmout_c_sclk.hw,\n\t[AUD_CLKID_TDMIN_A_LRCLK]\t= &tdmin_a_lrclk.hw,\n\t[AUD_CLKID_TDMIN_B_LRCLK]\t= &tdmin_b_lrclk.hw,\n\t[AUD_CLKID_TDMIN_C_LRCLK]\t= &tdmin_c_lrclk.hw,\n\t[AUD_CLKID_TDMIN_LB_LRCLK]\t= &tdmin_lb_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_A_LRCLK]\t= &tdmout_a_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_B_LRCLK]\t= &tdmout_b_lrclk.hw,\n\t[AUD_CLKID_TDMOUT_C_LRCLK]\t= &tdmout_c_lrclk.hw,\n\t[AUD_CLKID_TDM_MCLK_PAD0]\t= &sm1_tdm_mclk_pad_0.hw,\n\t[AUD_CLKID_TDM_MCLK_PAD1]\t= &sm1_tdm_mclk_pad_1.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD0]\t= &sm1_tdm_lrclk_pad_0.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD1]\t= &sm1_tdm_lrclk_pad_1.hw,\n\t[AUD_CLKID_TDM_LRCLK_PAD2]\t= &sm1_tdm_lrclk_pad_2.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD0]\t= &sm1_tdm_sclk_pad_0.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD1]\t= &sm1_tdm_sclk_pad_1.hw,\n\t[AUD_CLKID_TDM_SCLK_PAD2]\t= &sm1_tdm_sclk_pad_2.hw,\n\t[AUD_CLKID_TOP]\t\t\t= &sm1_aud_top.hw,\n\t[AUD_CLKID_TORAM]\t\t= &toram.hw,\n\t[AUD_CLKID_EQDRC]\t\t= &eqdrc.hw,\n\t[AUD_CLKID_RESAMPLE_B]\t\t= &resample_b.hw,\n\t[AUD_CLKID_TOVAD]\t\t= &tovad.hw,\n\t[AUD_CLKID_LOCKER]\t\t= &locker.hw,\n\t[AUD_CLKID_SPDIFIN_LB]\t\t= &spdifin_lb.hw,\n\t[AUD_CLKID_FRDDR_D]\t\t= &frddr_d.hw,\n\t[AUD_CLKID_TODDR_D]\t\t= &toddr_d.hw,\n\t[AUD_CLKID_LOOPBACK_B]\t\t= &loopback_b.hw,\n\t[AUD_CLKID_CLK81_EN]\t\t= &sm1_clk81_en.hw,\n\t[AUD_CLKID_SYSCLK_A_DIV]\t= &sm1_sysclk_a_div.hw,\n\t[AUD_CLKID_SYSCLK_A_EN]\t\t= &sm1_sysclk_a_en.hw,\n\t[AUD_CLKID_SYSCLK_B_DIV]\t= &sm1_sysclk_b_div.hw,\n\t[AUD_CLKID_SYSCLK_B_EN]\t\t= &sm1_sysclk_b_en.hw,\n};\n\n\n \nstatic struct clk_regmap *const axg_clk_regmaps[] = {\n\t&ddr_arb,\n\t&pdm,\n\t&tdmin_a,\n\t&tdmin_b,\n\t&tdmin_c,\n\t&tdmin_lb,\n\t&tdmout_a,\n\t&tdmout_b,\n\t&tdmout_c,\n\t&frddr_a,\n\t&frddr_b,\n\t&frddr_c,\n\t&toddr_a,\n\t&toddr_b,\n\t&toddr_c,\n\t&loopback,\n\t&spdifin,\n\t&spdifout,\n\t&resample,\n\t&power_detect,\n\t&mst_a_mclk_sel,\n\t&mst_b_mclk_sel,\n\t&mst_c_mclk_sel,\n\t&mst_d_mclk_sel,\n\t&mst_e_mclk_sel,\n\t&mst_f_mclk_sel,\n\t&mst_a_mclk_div,\n\t&mst_b_mclk_div,\n\t&mst_c_mclk_div,\n\t&mst_d_mclk_div,\n\t&mst_e_mclk_div,\n\t&mst_f_mclk_div,\n\t&mst_a_mclk,\n\t&mst_b_mclk,\n\t&mst_c_mclk,\n\t&mst_d_mclk,\n\t&mst_e_mclk,\n\t&mst_f_mclk,\n\t&spdifout_clk_sel,\n\t&spdifout_clk_div,\n\t&spdifout_clk,\n\t&spdifin_clk_sel,\n\t&spdifin_clk_div,\n\t&spdifin_clk,\n\t&pdm_dclk_sel,\n\t&pdm_dclk_div,\n\t&pdm_dclk,\n\t&pdm_sysclk_sel,\n\t&pdm_sysclk_div,\n\t&pdm_sysclk,\n\t&mst_a_sclk_pre_en,\n\t&mst_b_sclk_pre_en,\n\t&mst_c_sclk_pre_en,\n\t&mst_d_sclk_pre_en,\n\t&mst_e_sclk_pre_en,\n\t&mst_f_sclk_pre_en,\n\t&mst_a_sclk_div,\n\t&mst_b_sclk_div,\n\t&mst_c_sclk_div,\n\t&mst_d_sclk_div,\n\t&mst_e_sclk_div,\n\t&mst_f_sclk_div,\n\t&mst_a_sclk_post_en,\n\t&mst_b_sclk_post_en,\n\t&mst_c_sclk_post_en,\n\t&mst_d_sclk_post_en,\n\t&mst_e_sclk_post_en,\n\t&mst_f_sclk_post_en,\n\t&mst_a_sclk,\n\t&mst_b_sclk,\n\t&mst_c_sclk,\n\t&mst_d_sclk,\n\t&mst_e_sclk,\n\t&mst_f_sclk,\n\t&mst_a_lrclk_div,\n\t&mst_b_lrclk_div,\n\t&mst_c_lrclk_div,\n\t&mst_d_lrclk_div,\n\t&mst_e_lrclk_div,\n\t&mst_f_lrclk_div,\n\t&mst_a_lrclk,\n\t&mst_b_lrclk,\n\t&mst_c_lrclk,\n\t&mst_d_lrclk,\n\t&mst_e_lrclk,\n\t&mst_f_lrclk,\n\t&tdmin_a_sclk_sel,\n\t&tdmin_b_sclk_sel,\n\t&tdmin_c_sclk_sel,\n\t&tdmin_lb_sclk_sel,\n\t&tdmout_a_sclk_sel,\n\t&tdmout_b_sclk_sel,\n\t&tdmout_c_sclk_sel,\n\t&tdmin_a_sclk_pre_en,\n\t&tdmin_b_sclk_pre_en,\n\t&tdmin_c_sclk_pre_en,\n\t&tdmin_lb_sclk_pre_en,\n\t&tdmout_a_sclk_pre_en,\n\t&tdmout_b_sclk_pre_en,\n\t&tdmout_c_sclk_pre_en,\n\t&tdmin_a_sclk_post_en,\n\t&tdmin_b_sclk_post_en,\n\t&tdmin_c_sclk_post_en,\n\t&tdmin_lb_sclk_post_en,\n\t&tdmout_a_sclk_post_en,\n\t&tdmout_b_sclk_post_en,\n\t&tdmout_c_sclk_post_en,\n\t&tdmin_a_sclk,\n\t&tdmin_b_sclk,\n\t&tdmin_c_sclk,\n\t&tdmin_lb_sclk,\n\t&axg_tdmout_a_sclk,\n\t&axg_tdmout_b_sclk,\n\t&axg_tdmout_c_sclk,\n\t&tdmin_a_lrclk,\n\t&tdmin_b_lrclk,\n\t&tdmin_c_lrclk,\n\t&tdmin_lb_lrclk,\n\t&tdmout_a_lrclk,\n\t&tdmout_b_lrclk,\n\t&tdmout_c_lrclk,\n};\n\nstatic struct clk_regmap *const g12a_clk_regmaps[] = {\n\t&ddr_arb,\n\t&pdm,\n\t&tdmin_a,\n\t&tdmin_b,\n\t&tdmin_c,\n\t&tdmin_lb,\n\t&tdmout_a,\n\t&tdmout_b,\n\t&tdmout_c,\n\t&frddr_a,\n\t&frddr_b,\n\t&frddr_c,\n\t&toddr_a,\n\t&toddr_b,\n\t&toddr_c,\n\t&loopback,\n\t&spdifin,\n\t&spdifout,\n\t&resample,\n\t&power_detect,\n\t&spdifout_b,\n\t&mst_a_mclk_sel,\n\t&mst_b_mclk_sel,\n\t&mst_c_mclk_sel,\n\t&mst_d_mclk_sel,\n\t&mst_e_mclk_sel,\n\t&mst_f_mclk_sel,\n\t&mst_a_mclk_div,\n\t&mst_b_mclk_div,\n\t&mst_c_mclk_div,\n\t&mst_d_mclk_div,\n\t&mst_e_mclk_div,\n\t&mst_f_mclk_div,\n\t&mst_a_mclk,\n\t&mst_b_mclk,\n\t&mst_c_mclk,\n\t&mst_d_mclk,\n\t&mst_e_mclk,\n\t&mst_f_mclk,\n\t&spdifout_clk_sel,\n\t&spdifout_clk_div,\n\t&spdifout_clk,\n\t&spdifin_clk_sel,\n\t&spdifin_clk_div,\n\t&spdifin_clk,\n\t&pdm_dclk_sel,\n\t&pdm_dclk_div,\n\t&pdm_dclk,\n\t&pdm_sysclk_sel,\n\t&pdm_sysclk_div,\n\t&pdm_sysclk,\n\t&mst_a_sclk_pre_en,\n\t&mst_b_sclk_pre_en,\n\t&mst_c_sclk_pre_en,\n\t&mst_d_sclk_pre_en,\n\t&mst_e_sclk_pre_en,\n\t&mst_f_sclk_pre_en,\n\t&mst_a_sclk_div,\n\t&mst_b_sclk_div,\n\t&mst_c_sclk_div,\n\t&mst_d_sclk_div,\n\t&mst_e_sclk_div,\n\t&mst_f_sclk_div,\n\t&mst_a_sclk_post_en,\n\t&mst_b_sclk_post_en,\n\t&mst_c_sclk_post_en,\n\t&mst_d_sclk_post_en,\n\t&mst_e_sclk_post_en,\n\t&mst_f_sclk_post_en,\n\t&mst_a_sclk,\n\t&mst_b_sclk,\n\t&mst_c_sclk,\n\t&mst_d_sclk,\n\t&mst_e_sclk,\n\t&mst_f_sclk,\n\t&mst_a_lrclk_div,\n\t&mst_b_lrclk_div,\n\t&mst_c_lrclk_div,\n\t&mst_d_lrclk_div,\n\t&mst_e_lrclk_div,\n\t&mst_f_lrclk_div,\n\t&mst_a_lrclk,\n\t&mst_b_lrclk,\n\t&mst_c_lrclk,\n\t&mst_d_lrclk,\n\t&mst_e_lrclk,\n\t&mst_f_lrclk,\n\t&tdmin_a_sclk_sel,\n\t&tdmin_b_sclk_sel,\n\t&tdmin_c_sclk_sel,\n\t&tdmin_lb_sclk_sel,\n\t&tdmout_a_sclk_sel,\n\t&tdmout_b_sclk_sel,\n\t&tdmout_c_sclk_sel,\n\t&tdmin_a_sclk_pre_en,\n\t&tdmin_b_sclk_pre_en,\n\t&tdmin_c_sclk_pre_en,\n\t&tdmin_lb_sclk_pre_en,\n\t&tdmout_a_sclk_pre_en,\n\t&tdmout_b_sclk_pre_en,\n\t&tdmout_c_sclk_pre_en,\n\t&tdmin_a_sclk_post_en,\n\t&tdmin_b_sclk_post_en,\n\t&tdmin_c_sclk_post_en,\n\t&tdmin_lb_sclk_post_en,\n\t&tdmout_a_sclk_post_en,\n\t&tdmout_b_sclk_post_en,\n\t&tdmout_c_sclk_post_en,\n\t&tdmin_a_sclk,\n\t&tdmin_b_sclk,\n\t&tdmin_c_sclk,\n\t&tdmin_lb_sclk,\n\t&g12a_tdmout_a_sclk,\n\t&g12a_tdmout_b_sclk,\n\t&g12a_tdmout_c_sclk,\n\t&tdmin_a_lrclk,\n\t&tdmin_b_lrclk,\n\t&tdmin_c_lrclk,\n\t&tdmin_lb_lrclk,\n\t&tdmout_a_lrclk,\n\t&tdmout_b_lrclk,\n\t&tdmout_c_lrclk,\n\t&spdifout_b_clk_sel,\n\t&spdifout_b_clk_div,\n\t&spdifout_b_clk,\n\t&g12a_tdm_mclk_pad_0,\n\t&g12a_tdm_mclk_pad_1,\n\t&g12a_tdm_lrclk_pad_0,\n\t&g12a_tdm_lrclk_pad_1,\n\t&g12a_tdm_lrclk_pad_2,\n\t&g12a_tdm_sclk_pad_0,\n\t&g12a_tdm_sclk_pad_1,\n\t&g12a_tdm_sclk_pad_2,\n\t&toram,\n\t&eqdrc,\n};\n\nstatic struct clk_regmap *const sm1_clk_regmaps[] = {\n\t&ddr_arb,\n\t&pdm,\n\t&tdmin_a,\n\t&tdmin_b,\n\t&tdmin_c,\n\t&tdmin_lb,\n\t&tdmout_a,\n\t&tdmout_b,\n\t&tdmout_c,\n\t&frddr_a,\n\t&frddr_b,\n\t&frddr_c,\n\t&toddr_a,\n\t&toddr_b,\n\t&toddr_c,\n\t&loopback,\n\t&spdifin,\n\t&spdifout,\n\t&resample,\n\t&spdifout_b,\n\t&sm1_mst_a_mclk_sel,\n\t&sm1_mst_b_mclk_sel,\n\t&sm1_mst_c_mclk_sel,\n\t&sm1_mst_d_mclk_sel,\n\t&sm1_mst_e_mclk_sel,\n\t&sm1_mst_f_mclk_sel,\n\t&sm1_mst_a_mclk_div,\n\t&sm1_mst_b_mclk_div,\n\t&sm1_mst_c_mclk_div,\n\t&sm1_mst_d_mclk_div,\n\t&sm1_mst_e_mclk_div,\n\t&sm1_mst_f_mclk_div,\n\t&sm1_mst_a_mclk,\n\t&sm1_mst_b_mclk,\n\t&sm1_mst_c_mclk,\n\t&sm1_mst_d_mclk,\n\t&sm1_mst_e_mclk,\n\t&sm1_mst_f_mclk,\n\t&spdifout_clk_sel,\n\t&spdifout_clk_div,\n\t&spdifout_clk,\n\t&spdifin_clk_sel,\n\t&spdifin_clk_div,\n\t&spdifin_clk,\n\t&pdm_dclk_sel,\n\t&pdm_dclk_div,\n\t&pdm_dclk,\n\t&pdm_sysclk_sel,\n\t&pdm_sysclk_div,\n\t&pdm_sysclk,\n\t&mst_a_sclk_pre_en,\n\t&mst_b_sclk_pre_en,\n\t&mst_c_sclk_pre_en,\n\t&mst_d_sclk_pre_en,\n\t&mst_e_sclk_pre_en,\n\t&mst_f_sclk_pre_en,\n\t&mst_a_sclk_div,\n\t&mst_b_sclk_div,\n\t&mst_c_sclk_div,\n\t&mst_d_sclk_div,\n\t&mst_e_sclk_div,\n\t&mst_f_sclk_div,\n\t&mst_a_sclk_post_en,\n\t&mst_b_sclk_post_en,\n\t&mst_c_sclk_post_en,\n\t&mst_d_sclk_post_en,\n\t&mst_e_sclk_post_en,\n\t&mst_f_sclk_post_en,\n\t&mst_a_sclk,\n\t&mst_b_sclk,\n\t&mst_c_sclk,\n\t&mst_d_sclk,\n\t&mst_e_sclk,\n\t&mst_f_sclk,\n\t&mst_a_lrclk_div,\n\t&mst_b_lrclk_div,\n\t&mst_c_lrclk_div,\n\t&mst_d_lrclk_div,\n\t&mst_e_lrclk_div,\n\t&mst_f_lrclk_div,\n\t&mst_a_lrclk,\n\t&mst_b_lrclk,\n\t&mst_c_lrclk,\n\t&mst_d_lrclk,\n\t&mst_e_lrclk,\n\t&mst_f_lrclk,\n\t&tdmin_a_sclk_sel,\n\t&tdmin_b_sclk_sel,\n\t&tdmin_c_sclk_sel,\n\t&tdmin_lb_sclk_sel,\n\t&tdmout_a_sclk_sel,\n\t&tdmout_b_sclk_sel,\n\t&tdmout_c_sclk_sel,\n\t&tdmin_a_sclk_pre_en,\n\t&tdmin_b_sclk_pre_en,\n\t&tdmin_c_sclk_pre_en,\n\t&tdmin_lb_sclk_pre_en,\n\t&tdmout_a_sclk_pre_en,\n\t&tdmout_b_sclk_pre_en,\n\t&tdmout_c_sclk_pre_en,\n\t&tdmin_a_sclk_post_en,\n\t&tdmin_b_sclk_post_en,\n\t&tdmin_c_sclk_post_en,\n\t&tdmin_lb_sclk_post_en,\n\t&tdmout_a_sclk_post_en,\n\t&tdmout_b_sclk_post_en,\n\t&tdmout_c_sclk_post_en,\n\t&tdmin_a_sclk,\n\t&tdmin_b_sclk,\n\t&tdmin_c_sclk,\n\t&tdmin_lb_sclk,\n\t&g12a_tdmout_a_sclk,\n\t&g12a_tdmout_b_sclk,\n\t&g12a_tdmout_c_sclk,\n\t&tdmin_a_lrclk,\n\t&tdmin_b_lrclk,\n\t&tdmin_c_lrclk,\n\t&tdmin_lb_lrclk,\n\t&tdmout_a_lrclk,\n\t&tdmout_b_lrclk,\n\t&tdmout_c_lrclk,\n\t&spdifout_b_clk_sel,\n\t&spdifout_b_clk_div,\n\t&spdifout_b_clk,\n\t&sm1_tdm_mclk_pad_0,\n\t&sm1_tdm_mclk_pad_1,\n\t&sm1_tdm_lrclk_pad_0,\n\t&sm1_tdm_lrclk_pad_1,\n\t&sm1_tdm_lrclk_pad_2,\n\t&sm1_tdm_sclk_pad_0,\n\t&sm1_tdm_sclk_pad_1,\n\t&sm1_tdm_sclk_pad_2,\n\t&sm1_aud_top,\n\t&toram,\n\t&eqdrc,\n\t&resample_b,\n\t&tovad,\n\t&locker,\n\t&spdifin_lb,\n\t&frddr_d,\n\t&toddr_d,\n\t&loopback_b,\n\t&sm1_clk81_en,\n\t&sm1_sysclk_a_div,\n\t&sm1_sysclk_a_en,\n\t&sm1_sysclk_b_div,\n\t&sm1_sysclk_b_en,\n};\n\nstruct axg_audio_reset_data {\n\tstruct reset_controller_dev rstc;\n\tstruct regmap *map;\n\tunsigned int offset;\n};\n\nstatic void axg_audio_reset_reg_and_bit(struct axg_audio_reset_data *rst,\n\t\t\t\t\tunsigned long id,\n\t\t\t\t\tunsigned int *reg,\n\t\t\t\t\tunsigned int *bit)\n{\n\tunsigned int stride = regmap_get_reg_stride(rst->map);\n\n\t*reg = (id / (stride * BITS_PER_BYTE)) * stride;\n\t*reg += rst->offset;\n\t*bit = id % (stride * BITS_PER_BYTE);\n}\n\nstatic int axg_audio_reset_update(struct reset_controller_dev *rcdev,\n\t\t\t\tunsigned long id, bool assert)\n{\n\tstruct axg_audio_reset_data *rst =\n\t\tcontainer_of(rcdev, struct axg_audio_reset_data, rstc);\n\tunsigned int offset, bit;\n\n\taxg_audio_reset_reg_and_bit(rst, id, &offset, &bit);\n\n\tregmap_update_bits(rst->map, offset, BIT(bit),\n\t\t\tassert ? BIT(bit) : 0);\n\n\treturn 0;\n}\n\nstatic int axg_audio_reset_status(struct reset_controller_dev *rcdev,\n\t\t\t\tunsigned long id)\n{\n\tstruct axg_audio_reset_data *rst =\n\t\tcontainer_of(rcdev, struct axg_audio_reset_data, rstc);\n\tunsigned int val, offset, bit;\n\n\taxg_audio_reset_reg_and_bit(rst, id, &offset, &bit);\n\n\tregmap_read(rst->map, offset, &val);\n\n\treturn !!(val & BIT(bit));\n}\n\nstatic int axg_audio_reset_assert(struct reset_controller_dev *rcdev,\n\t\t\t\tunsigned long id)\n{\n\treturn axg_audio_reset_update(rcdev, id, true);\n}\n\nstatic int axg_audio_reset_deassert(struct reset_controller_dev *rcdev,\n\t\t\t\tunsigned long id)\n{\n\treturn axg_audio_reset_update(rcdev, id, false);\n}\n\nstatic int axg_audio_reset_toggle(struct reset_controller_dev *rcdev,\n\t\t\t\tunsigned long id)\n{\n\tint ret;\n\n\tret = axg_audio_reset_assert(rcdev, id);\n\tif (ret)\n\t\treturn ret;\n\n\treturn axg_audio_reset_deassert(rcdev, id);\n}\n\nstatic const struct reset_control_ops axg_audio_rstc_ops = {\n\t.assert = axg_audio_reset_assert,\n\t.deassert = axg_audio_reset_deassert,\n\t.reset = axg_audio_reset_toggle,\n\t.status = axg_audio_reset_status,\n};\n\nstatic const struct regmap_config axg_audio_regmap_cfg = {\n\t.reg_bits\t= 32,\n\t.val_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.max_register\t= AUDIO_CLK_SPDIFOUT_B_CTRL,\n};\n\nstruct audioclk_data {\n\tstruct clk_regmap *const *regmap_clks;\n\tunsigned int regmap_clk_num;\n\tstruct meson_clk_hw_data hw_clks;\n\tunsigned int reset_offset;\n\tunsigned int reset_num;\n};\n\nstatic int axg_audio_clkc_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tconst struct audioclk_data *data;\n\tstruct axg_audio_reset_data *rst;\n\tstruct regmap *map;\n\tvoid __iomem *regs;\n\tstruct clk_hw *hw;\n\tstruct clk *clk;\n\tint ret, i;\n\n\tdata = of_device_get_match_data(dev);\n\tif (!data)\n\t\treturn -EINVAL;\n\n\tregs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\tmap = devm_regmap_init_mmio(dev, regs, &axg_audio_regmap_cfg);\n\tif (IS_ERR(map)) {\n\t\tdev_err(dev, \"failed to init regmap: %ld\\n\", PTR_ERR(map));\n\t\treturn PTR_ERR(map);\n\t}\n\n\t \n\tclk = devm_clk_get_enabled(dev, \"pclk\");\n\tif (IS_ERR(clk))\n\t\treturn PTR_ERR(clk);\n\n\tret = device_reset(dev);\n\tif (ret) {\n\t\tdev_err_probe(dev, ret, \"failed to reset device\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tfor (i = 0; i < data->regmap_clk_num; i++)\n\t\tdata->regmap_clks[i]->map = map;\n\n\t \n\tfor (i = AUD_CLKID_DDR_ARB; i < data->hw_clks.num; i++) {\n\t\tconst char *name;\n\n\t\thw = data->hw_clks.hws[i];\n\t\t \n\t\tif (!hw)\n\t\t\tcontinue;\n\n\t\tname = hw->init->name;\n\n\t\tret = devm_clk_hw_register(dev, hw);\n\t\tif (ret) {\n\t\t\tdev_err(dev, \"failed to register clock %s\\n\", name);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tret = devm_of_clk_add_hw_provider(dev, meson_clk_hw_get, (void *)&data->hw_clks);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (!data->reset_num)\n\t\treturn 0;\n\n\trst = devm_kzalloc(dev, sizeof(*rst), GFP_KERNEL);\n\tif (!rst)\n\t\treturn -ENOMEM;\n\n\trst->map = map;\n\trst->offset = data->reset_offset;\n\trst->rstc.nr_resets = data->reset_num;\n\trst->rstc.ops = &axg_audio_rstc_ops;\n\trst->rstc.of_node = dev->of_node;\n\trst->rstc.owner = THIS_MODULE;\n\n\treturn devm_reset_controller_register(dev, &rst->rstc);\n}\n\nstatic const struct audioclk_data axg_audioclk_data = {\n\t.regmap_clks = axg_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(axg_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = axg_audio_hw_clks,\n\t\t.num = ARRAY_SIZE(axg_audio_hw_clks),\n\t},\n};\n\nstatic const struct audioclk_data g12a_audioclk_data = {\n\t.regmap_clks = g12a_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(g12a_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = g12a_audio_hw_clks,\n\t\t.num = ARRAY_SIZE(g12a_audio_hw_clks),\n\t},\n\t.reset_offset = AUDIO_SW_RESET,\n\t.reset_num = 26,\n};\n\nstatic const struct audioclk_data sm1_audioclk_data = {\n\t.regmap_clks = sm1_clk_regmaps,\n\t.regmap_clk_num = ARRAY_SIZE(sm1_clk_regmaps),\n\t.hw_clks = {\n\t\t.hws = sm1_audio_hw_clks,\n\t\t.num = ARRAY_SIZE(sm1_audio_hw_clks),\n\t},\n\t.reset_offset = AUDIO_SM1_SW_RESET0,\n\t.reset_num = 39,\n};\n\nstatic const struct of_device_id clkc_match_table[] = {\n\t{\n\t\t.compatible = \"amlogic,axg-audio-clkc\",\n\t\t.data = &axg_audioclk_data\n\t}, {\n\t\t.compatible = \"amlogic,g12a-audio-clkc\",\n\t\t.data = &g12a_audioclk_data\n\t}, {\n\t\t.compatible = \"amlogic,sm1-audio-clkc\",\n\t\t.data = &sm1_audioclk_data\n\t}, {}\n};\nMODULE_DEVICE_TABLE(of, clkc_match_table);\n\nstatic struct platform_driver axg_audio_driver = {\n\t.probe\t\t= axg_audio_clkc_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"axg-audio-clkc\",\n\t\t.of_match_table = clkc_match_table,\n\t},\n};\nmodule_platform_driver(axg_audio_driver);\n\nMODULE_DESCRIPTION(\"Amlogic AXG/G12A/SM1 Audio Clock driver\");\nMODULE_AUTHOR(\"Jerome Brunet <jbrunet@baylibre.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}