# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:07:26 on Oct 08,2025
# vlog -reportprogress 300 fsm_mealy_1010.v "+acc" 
# -- Compiling module fsm_mealy_101
# -- Compiling module fsm_mealy_tb
# 
# Top level modules:
# 	fsm_mealy_tb
# End time: 12:07:26 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fsm_mealy_tb 
# Start time: 12:07:26 on Oct 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-2293) The parameter 's3' in the instance ('/fsm_mealy_tb/M1') of ('fsm_mealy_101') is declared without a value,
# and the instantiation does not provide a value for this parameter.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:08:02 on Oct 08,2025
# vlog -reportprogress 300 fsm_mealy_1010.v "+acc" 
# -- Compiling module fsm_mealy_101
# -- Compiling module fsm_mealy_tb
# 
# Top level modules:
# 	fsm_mealy_tb
# End time: 12:08:02 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fsm_mealy_tb 
# Start time: 12:07:26 on Oct 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_mealy_101(fast)".
# Loading work.fsm_mealy_tb(fast)
# Loading work.fsm_mealy_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=1 rst=0 x=0 y=0 $time=5
# clk=0 rst=0 x=0 y=0 $time=10
# clk=1 rst=0 x=0 y=0 $time=15
# clk=0 rst=1 x=0 y=0 $time=20
# clk=1 rst=1 x=0 y=0 $time=25
# clk=0 rst=1 x=1 y=0 $time=30
# clk=1 rst=1 x=1 y=0 $time=35
# clk=0 rst=1 x=0 y=0 $time=40
# clk=1 rst=1 x=0 y=0 $time=45
# clk=0 rst=1 x=1 y=0 $time=50
# clk=1 rst=1 x=1 y=0 $time=55
# clk=0 rst=1 x=0 y=0 $time=60
# clk=1 rst=1 x=0 y=0 $time=65
# clk=0 rst=1 x=1 y=0 $time=70
# clk=1 rst=1 x=1 y=0 $time=75
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=0 y=0 $time=85
# clk=0 rst=1 x=1 y=0 $time=90
# clk=1 rst=1 x=1 y=0 $time=95
# clk=0 rst=1 x=0 y=0 $time=100
# clk=1 rst=1 x=0 y=0 $time=105
# clk=0 rst=1 x=1 y=0 $time=110
# clk=1 rst=1 x=1 y=0 $time=115
# clk=0 rst=1 x=0 y=0 $time=120
# clk=1 rst=1 x=0 y=0 $time=125
# clk=0 rst=1 x=1 y=0 $time=130
# clk=1 rst=1 x=1 y=0 $time=135
# clk=0 rst=1 x=0 y=0 $time=140
# clk=1 rst=1 x=0 y=0 $time=145
# clk=0 rst=1 x=1 y=0 $time=150
# clk=1 rst=1 x=1 y=0 $time=155
# clk=0 rst=1 x=0 y=0 $time=160
# clk=1 rst=1 x=0 y=0 $time=165
# clk=0 rst=1 x=1 y=0 $time=170
# clk=1 rst=1 x=1 y=0 $time=175
# clk=0 rst=1 x=0 y=0 $time=180
# clk=1 rst=1 x=0 y=0 $time=185
# clk=0 rst=1 x=1 y=0 $time=190
# clk=1 rst=1 x=1 y=0 $time=195
# ** Note: $stop    : fsm_mealy_1010.v(103)
#    Time: 200 ns  Iteration: 0  Instance: /fsm_mealy_tb
# Break in Module fsm_mealy_tb at fsm_mealy_1010.v line 103
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:14:13 on Oct 08,2025
# vlog -reportprogress 300 fsm_mealy_1010.v "+acc" 
# -- Compiling module fsm_mealy_101
# -- Compiling module fsm_mealy_tb
# 
# Top level modules:
# 	fsm_mealy_tb
# End time: 12:14:13 on Oct 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:16 on Oct 08,2025, Elapsed time: 0:06:50
# Errors: 1, Warnings: 0
# vsim fsm_mealy_tb 
# Start time: 12:14:16 on Oct 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_mealy_101(fast)".
# Loading work.fsm_mealy_tb(fast)
# Loading work.fsm_mealy_101(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=1 rst=0 x=0 y=0 $time=5
# clk=0 rst=0 x=0 y=0 $time=10
# clk=1 rst=0 x=0 y=0 $time=15
# clk=0 rst=1 x=0 y=0 $time=20
# clk=1 rst=1 x=0 y=0 $time=25
# clk=0 rst=1 x=1 y=0 $time=30
# clk=1 rst=1 x=1 y=0 $time=35
# clk=0 rst=1 x=0 y=0 $time=40
# clk=1 rst=1 x=0 y=0 $time=45
# clk=0 rst=1 x=1 y=0 $time=50
# clk=1 rst=1 x=1 y=0 $time=55
# clk=0 rst=1 x=0 y=1 $time=60
# clk=1 rst=1 x=0 y=0 $time=65
# clk=0 rst=1 x=1 y=0 $time=70
# clk=1 rst=1 x=1 y=0 $time=75
# clk=0 rst=1 x=0 y=1 $time=80
# clk=1 rst=1 x=0 y=0 $time=85
# clk=0 rst=1 x=1 y=0 $time=90
# clk=1 rst=1 x=1 y=0 $time=95
# clk=0 rst=1 x=0 y=1 $time=100
# clk=1 rst=1 x=0 y=0 $time=105
# clk=0 rst=1 x=1 y=0 $time=110
# clk=1 rst=1 x=1 y=0 $time=115
# clk=0 rst=1 x=0 y=1 $time=120
# clk=1 rst=1 x=0 y=0 $time=125
# clk=0 rst=1 x=1 y=0 $time=130
# clk=1 rst=1 x=1 y=0 $time=135
# clk=0 rst=1 x=0 y=1 $time=140
# clk=1 rst=1 x=0 y=0 $time=145
# clk=0 rst=1 x=1 y=0 $time=150
# clk=1 rst=1 x=1 y=0 $time=155
# clk=0 rst=1 x=0 y=1 $time=160
# clk=1 rst=1 x=0 y=0 $time=165
# clk=0 rst=1 x=1 y=0 $time=170
# clk=1 rst=1 x=1 y=0 $time=175
# clk=0 rst=1 x=0 y=1 $time=180
# clk=1 rst=1 x=0 y=0 $time=185
# clk=0 rst=1 x=1 y=0 $time=190
# clk=1 rst=1 x=1 y=0 $time=195
# ** Note: $stop    : fsm_mealy_1010.v(103)
#    Time: 200 ns  Iteration: 0  Instance: /fsm_mealy_tb
# Break in Module fsm_mealy_tb at fsm_mealy_1010.v line 103
