{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619336824421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619336824421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:47:04 2021 " "Processing started: Sun Apr 25 02:47:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619336824421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336824421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice " "Command: quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336824422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619336824725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619336824725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addsub754_JJ.sv(75) " "Verilog HDL information at addsub754_JJ.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619336832222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub754_jj.sv 2 2 " "Found 2 design units, including 2 entities, in source file addsub754_jj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub754_JJ " "Found entity 1: addsub754_JJ" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619336832224 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_bench " "Found entity 2: test_bench" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619336832224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addsub754_JJ " "Elaborating entity \"addsub754_JJ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619336832252 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832271 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832271 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832271 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832272 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[25\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[25\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[26\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[26\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[27\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[27\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[28\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[28\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[29\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[29\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[30\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[30\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j\[31\] addsub754_JJ.sv(75) " "Inferred latch for \"j\[31\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready addsub754_JJ.sv(75) " "Inferred latch for \"ready\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832273 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832274 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"aux\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diferencia\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"diferencia\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mayA addsub754_JJ.sv(75) " "Inferred latch for \"mayA\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832275 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"OUT\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832276 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832277 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832278 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832278 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832278 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832278 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832278 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832279 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832279 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832279 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832279 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832279 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832280 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[25\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[26\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[27\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[28\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[29\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[30\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] addsub754_JJ.sv(75) " "Inferred latch for \"R\[31\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832281 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expB\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"expB\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832282 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "expA\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"expA\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832283 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantB\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"mantB\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832284 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832285 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mantA\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"mantA\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[0\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[1\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[2\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[3\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[4\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[5\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[6\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832286 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[7\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[8\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[9\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[10\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[11\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[12\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[13\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[14\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[15\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[16\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832287 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[17\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[18\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[19\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[20\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[21\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[22\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[23\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] addsub754_JJ.sv(75) " "Inferred latch for \"result\[24\]\" at addsub754_JJ.sv(75)" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336832288 "|addsub754_JJ"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mantB\[23\] mantA\[23\] " "Duplicate LATCH primitive \"mantB\[23\]\" merged with LATCH primitive \"mantA\[23\]\"" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1619336833250 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1619336833250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[0\]\$latch " "Latch R\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[0\] " "Ports D and ENA on the latch are fed by the same signal A\[0\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[1\]\$latch " "Latch R\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[1\] " "Ports D and ENA on the latch are fed by the same signal A\[1\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[2\]\$latch " "Latch R\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[2\] " "Ports D and ENA on the latch are fed by the same signal A\[2\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[3\]\$latch " "Latch R\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[3\] " "Ports D and ENA on the latch are fed by the same signal A\[3\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[4\]\$latch " "Latch R\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[4\] " "Ports D and ENA on the latch are fed by the same signal A\[4\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[5\]\$latch " "Latch R\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[5\] " "Ports D and ENA on the latch are fed by the same signal A\[5\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833251 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[6\]\$latch " "Latch R\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[6\] " "Ports D and ENA on the latch are fed by the same signal A\[6\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[7\]\$latch " "Latch R\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[7\] " "Ports D and ENA on the latch are fed by the same signal A\[7\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[8\]\$latch " "Latch R\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[8\] " "Ports D and ENA on the latch are fed by the same signal A\[8\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[9\]\$latch " "Latch R\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[9\] " "Ports D and ENA on the latch are fed by the same signal A\[9\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[10\]\$latch " "Latch R\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[10\] " "Ports D and ENA on the latch are fed by the same signal A\[10\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[11\]\$latch " "Latch R\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[11\] " "Ports D and ENA on the latch are fed by the same signal A\[11\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[12\]\$latch " "Latch R\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[12\] " "Ports D and ENA on the latch are fed by the same signal A\[12\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[13\]\$latch " "Latch R\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[13\] " "Ports D and ENA on the latch are fed by the same signal A\[13\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[14\]\$latch " "Latch R\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[15\]\$latch " "Latch R\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[15\] " "Ports D and ENA on the latch are fed by the same signal A\[15\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[16\]\$latch " "Latch R\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[16\] " "Ports D and ENA on the latch are fed by the same signal A\[16\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[17\]\$latch " "Latch R\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[17\] " "Ports D and ENA on the latch are fed by the same signal A\[17\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[18\]\$latch " "Latch R\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[18\] " "Ports D and ENA on the latch are fed by the same signal A\[18\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[19\]\$latch " "Latch R\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[19\] " "Ports D and ENA on the latch are fed by the same signal A\[19\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[20\]\$latch " "Latch R\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[20\] " "Ports D and ENA on the latch are fed by the same signal A\[20\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833252 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[21\]\$latch " "Latch R\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[21\] " "Ports D and ENA on the latch are fed by the same signal A\[21\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[22\]\$latch " "Latch R\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[22\] " "Ports D and ENA on the latch are fed by the same signal A\[22\]" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[23\]\$latch " "Latch R\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[24\]\$latch " "Latch R\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[25\]\$latch " "Latch R\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[26\]\$latch " "Latch R\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[27\]\$latch " "Latch R\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[28\]\$latch " "Latch R\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[29\]\$latch " "Latch R\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[30\]\$latch " "Latch R\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "R\[31\]\$latch " "Latch R\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ready\$latch " "Latch ready\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S1 " "Ports D and ENA on the latch are fed by the same signal currentState.S1" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[0\] " "Latch expB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[1\] " "Latch expB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[2\] " "Latch expB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833253 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[3\] " "Latch expB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[4\] " "Latch expB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[5\] " "Latch expB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[6\] " "Latch expB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expB\[7\] " "Latch expB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[0\] " "Latch expA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[1\] " "Latch expA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[2\] " "Latch expA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[3\] " "Latch expA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[4\] " "Latch expA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[5\] " "Latch expA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[6\] " "Latch expA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expA\[7\] " "Latch expA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[24\] " "Latch result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833254 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\] " "Latch result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\] " "Latch result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[1\] " "Latch OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[0\] " "Latch OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[2\] " "Latch OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[3\] " "Latch OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OUT\[4\] " "Latch OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S4 " "Ports D and ENA on the latch are fed by the same signal currentState.S4" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mayA " "Latch mayA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[0\] " "Latch diferencia\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[1\] " "Latch diferencia\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[2\] " "Latch diferencia\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833255 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[3\] " "Latch diferencia\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[4\] " "Latch diferencia\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[5\] " "Latch diferencia\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[6\] " "Latch diferencia\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "diferencia\[7\] " "Latch diferencia\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[23\] " "Latch mantA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[22\] " "Latch mantA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[22\] " "Latch mantB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[21\] " "Latch mantA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[21\] " "Latch mantB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[20\] " "Latch mantA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[20\] " "Latch mantB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[19\] " "Latch mantA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[19\] " "Latch mantB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[18\] " "Latch mantA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[18\] " "Latch mantB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[17\] " "Latch mantA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833256 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[17\] " "Latch mantB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[16\] " "Latch mantA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[16\] " "Latch mantB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[15\] " "Latch mantA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[15\] " "Latch mantB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[14\] " "Latch mantA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[14\] " "Latch mantB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[13\] " "Latch mantA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[13\] " "Latch mantB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[12\] " "Latch mantA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[12\] " "Latch mantB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[11\] " "Latch mantA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[11\] " "Latch mantB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[10\] " "Latch mantA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[10\] " "Latch mantB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[9\] " "Latch mantA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833257 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[9\] " "Latch mantB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[8\] " "Latch mantA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[8\] " "Latch mantB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[7\] " "Latch mantA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[7\] " "Latch mantB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[6\] " "Latch mantA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[6\] " "Latch mantB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[5\] " "Latch mantA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[5\] " "Latch mantB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[4\] " "Latch mantA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[4\] " "Latch mantB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[3\] " "Latch mantA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[3\] " "Latch mantB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[2\] " "Latch mantA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[2\] " "Latch mantB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[1\] " "Latch mantA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[1\] " "Latch mantB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833258 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantA\[0\] " "Latch mantA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mantB\[0\] " "Latch mantB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\] " "Latch result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\] " "Latch result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\] " "Latch result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[5\] " "Latch result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[6\] " "Latch result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[7\] " "Latch result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[8\] " "Latch result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[9\] " "Latch result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[10\] " "Latch result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[11\] " "Latch result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833259 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[12\] " "Latch result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[13\] " "Latch result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[14\] " "Latch result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[15\] " "Latch result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[16\] " "Latch result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[17\] " "Latch result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[18\] " "Latch result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[19\] " "Latch result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[20\] " "Latch result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[21\] " "Latch result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[22\] " "Latch result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[23\] " "Latch result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S3 " "Ports D and ENA on the latch are fed by the same signal currentState.S3" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[23\] " "Latch aux\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[22\] " "Latch aux\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833260 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[21\] " "Latch aux\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[20\] " "Latch aux\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[19\] " "Latch aux\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[18\] " "Latch aux\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[17\] " "Latch aux\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[16\] " "Latch aux\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[15\] " "Latch aux\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[14\] " "Latch aux\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[13\] " "Latch aux\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[12\] " "Latch aux\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[11\] " "Latch aux\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[10\] " "Latch aux\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[9\] " "Latch aux\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[8\] " "Latch aux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[7\] " "Latch aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[6\] " "Latch aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[5\] " "Latch aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[4\] " "Latch aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[3\] " "Latch aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[2\] " "Latch aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[1\] " "Latch aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux\[0\] " "Latch aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.S11 " "Ports D and ENA on the latch are fed by the same signal currentState.S11" {  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619336833262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619336833262 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619336833730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619336834756 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add13~0 " "Logic cell \"Add13~0\"" {  } { { "addsub754_JJ.sv" "Add13~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add14~0 " "Logic cell \"Add14~0\"" {  } { { "addsub754_JJ.sv" "Add14~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add15~0 " "Logic cell \"Add15~0\"" {  } { { "addsub754_JJ.sv" "Add15~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add14~2 " "Logic cell \"Add14~2\"" {  } { { "addsub754_JJ.sv" "Add14~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add15~2 " "Logic cell \"Add15~2\"" {  } { { "addsub754_JJ.sv" "Add15~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add16~0 " "Logic cell \"Add16~0\"" {  } { { "addsub754_JJ.sv" "Add16~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add16~2 " "Logic cell \"Add16~2\"" {  } { { "addsub754_JJ.sv" "Add16~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add17~0 " "Logic cell \"Add17~0\"" {  } { { "addsub754_JJ.sv" "Add17~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add17~2 " "Logic cell \"Add17~2\"" {  } { { "addsub754_JJ.sv" "Add17~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add18~0 " "Logic cell \"Add18~0\"" {  } { { "addsub754_JJ.sv" "Add18~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add18~2 " "Logic cell \"Add18~2\"" {  } { { "addsub754_JJ.sv" "Add18~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add19~0 " "Logic cell \"Add19~0\"" {  } { { "addsub754_JJ.sv" "Add19~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add19~2 " "Logic cell \"Add19~2\"" {  } { { "addsub754_JJ.sv" "Add19~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add21~0 " "Logic cell \"Add21~0\"" {  } { { "addsub754_JJ.sv" "Add21~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add21~2 " "Logic cell \"Add21~2\"" {  } { { "addsub754_JJ.sv" "Add21~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add22~0 " "Logic cell \"Add22~0\"" {  } { { "addsub754_JJ.sv" "Add22~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add23~0 " "Logic cell \"Add23~0\"" {  } { { "addsub754_JJ.sv" "Add23~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add22~2 " "Logic cell \"Add22~2\"" {  } { { "addsub754_JJ.sv" "Add22~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add23~2 " "Logic cell \"Add23~2\"" {  } { { "addsub754_JJ.sv" "Add23~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add24~0 " "Logic cell \"Add24~0\"" {  } { { "addsub754_JJ.sv" "Add24~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add24~2 " "Logic cell \"Add24~2\"" {  } { { "addsub754_JJ.sv" "Add24~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add25~0 " "Logic cell \"Add25~0\"" {  } { { "addsub754_JJ.sv" "Add25~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add25~2 " "Logic cell \"Add25~2\"" {  } { { "addsub754_JJ.sv" "Add25~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~0 " "Logic cell \"Add26~0\"" {  } { { "addsub754_JJ.sv" "Add26~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add26~2 " "Logic cell \"Add26~2\"" {  } { { "addsub754_JJ.sv" "Add26~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add27~0 " "Logic cell \"Add27~0\"" {  } { { "addsub754_JJ.sv" "Add27~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add27~2 " "Logic cell \"Add27~2\"" {  } { { "addsub754_JJ.sv" "Add27~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~0 " "Logic cell \"Add29~0\"" {  } { { "addsub754_JJ.sv" "Add29~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~2 " "Logic cell \"Add29~2\"" {  } { { "addsub754_JJ.sv" "Add29~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add30~0 " "Logic cell \"Add30~0\"" {  } { { "addsub754_JJ.sv" "Add30~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add31~0 " "Logic cell \"Add31~0\"" {  } { { "addsub754_JJ.sv" "Add31~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add30~2 " "Logic cell \"Add30~2\"" {  } { { "addsub754_JJ.sv" "Add30~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add31~2 " "Logic cell \"Add31~2\"" {  } { { "addsub754_JJ.sv" "Add31~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add32~0 " "Logic cell \"Add32~0\"" {  } { { "addsub754_JJ.sv" "Add32~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add32~2 " "Logic cell \"Add32~2\"" {  } { { "addsub754_JJ.sv" "Add32~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add33~0 " "Logic cell \"Add33~0\"" {  } { { "addsub754_JJ.sv" "Add33~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add33~2 " "Logic cell \"Add33~2\"" {  } { { "addsub754_JJ.sv" "Add33~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~0 " "Logic cell \"Add34~0\"" {  } { { "addsub754_JJ.sv" "Add34~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add34~2 " "Logic cell \"Add34~2\"" {  } { { "addsub754_JJ.sv" "Add34~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add35~0 " "Logic cell \"Add35~0\"" {  } { { "addsub754_JJ.sv" "Add35~0" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add35~2 " "Logic cell \"Add35~2\"" {  } { { "addsub754_JJ.sv" "Add35~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add13~2 " "Logic cell \"Add13~2\"" {  } { { "addsub754_JJ.sv" "Add13~2" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 388 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619336834763 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619336834763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.map.smsg " "Generated suppressed messages file D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336834819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619336834928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619336834928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1150 " "Implemented 1150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619336834983 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619336834983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1049 " "Implemented 1049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619336834983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619336834983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 319 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 319 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619336835020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:47:15 2021 " "Processing ended: Sun Apr 25 02:47:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619336835020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619336835020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619336835020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619336835020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619336836265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619336836265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:47:15 2021 " "Processing started: Sun Apr 25 02:47:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619336836265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619336836265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619336836265 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619336836364 ""}
{ "Info" "0" "" "Project  = labpractice" {  } {  } 0 0 "Project  = labpractice" 0 0 "Fitter" 0 0 1619336836365 ""}
{ "Info" "0" "" "Revision = labpractice" {  } {  } 0 0 "Revision = labpractice" 0 0 "Fitter" 0 0 1619336836365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619336836428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619336836429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "labpractice 10CL006YU256A7G " "Selected device 10CL006YU256A7G for design \"labpractice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619336836442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619336836492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619336836492 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619336836589 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619336836593 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256I7G " "Device 10CL025YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619336836678 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619336836678 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619336836682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619336836682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619336836682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619336836682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programass/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619336836682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619336836682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619336836682 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619336836952 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "161 " "The Timing Analyzer is analyzing 161 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1619336837168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "labpractice.sdc " "Synopsys Design Constraints File file not found: 'labpractice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619336837169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619336837169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619336837179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619336837180 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619336837189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~0  " "Automatically promoted node Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619336837261 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619336837261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector103~5  " "Automatically promoted node Selector103~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619336837262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619336837262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector104~0  " "Automatically promoted node Selector104~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619336837262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619336837262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node reset~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619336837262 ""}  } { { "addsub754_JJ.sv" "" { Text "D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619336837262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619336837508 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619336837509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619336837509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619336837510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619336837510 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619336837511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619336837511 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619336837511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619336837511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619336837511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619336837511 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 67 33 0 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 67 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619336837514 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619336837514 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619336837514 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619336837514 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619336837514 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619336837514 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619336837580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619336837583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619336838032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619336838220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619336838232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619336841452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619336841452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619336841762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.7% " "1e+03 ns of routing delay (approximately 4.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1619336842711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Udea/Semestre6/Digitales 2/practica2/practica2/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619336843267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619336843267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619336849504 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619336849504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619336849506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619336849616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619336849625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619336849875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619336849876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619336850185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619336850906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.fit.smsg " "Generated suppressed messages file D:/Udea/Semestre6/Digitales 2/practica2/practica2/output_files/labpractice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619336851247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5424 " "Peak virtual memory: 5424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619336851646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:47:31 2021 " "Processing ended: Sun Apr 25 02:47:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619336851646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619336851646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619336851646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619336851646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619336852671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619336852671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:47:32 2021 " "Processing started: Sun Apr 25 02:47:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619336852671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619336852671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619336852672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619336852980 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619336853241 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619336853254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619336853371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:47:33 2021 " "Processing ended: Sun Apr 25 02:47:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619336853371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619336853371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619336853371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619336853371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619336853983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619336854590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619336854590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:47:34 2021 " "Processing started: Sun Apr 25 02:47:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619336854590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619336854590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta labpractice -c labpractice " "Command: quartus_sta labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619336854591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619336854691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619336854812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619336854812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336854868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336854868 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "161 " "The Timing Analyzer is analyzing 161 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1619336855069 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "labpractice.sdc " "Synopsys Design Constraints File file not found: 'labpractice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1619336855096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855096 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oper oper " "create_clock -period 1.000 -name oper oper" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619336855099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619336855099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState.S0 currentState.S0 " "create_clock -period 1.000 -name currentState.S0 currentState.S0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619336855099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619336855099 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619336855107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619336855108 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619336855118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1619336855127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619336855152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619336855152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.724 " "Worst-case setup slack is -15.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.724            -574.885 currentState.S0  " "  -15.724            -574.885 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.577            -823.224 oper  " "  -13.577            -823.224 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649             -13.485 clk  " "   -4.649             -13.485 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.077 " "Worst-case hold slack is -1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.077             -21.669 oper  " "   -1.077             -21.669 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -0.240 clk  " "   -0.240              -0.240 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 currentState.S0  " "    0.402               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336855178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336855184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.654 oper  " "   -3.000            -154.654 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 clk  " "   -3.000             -13.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 currentState.S0  " "    0.333               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619336855273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619336855298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619336855620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619336855737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619336855756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619336855756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.744 " "Worst-case setup slack is -13.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.744            -500.801 currentState.S0  " "  -13.744            -500.801 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.924            -709.673 oper  " "  -11.924            -709.673 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706             -10.423 clk  " "   -3.706             -10.423 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.021 " "Worst-case hold slack is -1.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021             -21.714 oper  " "   -1.021             -21.714 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -0.221 clk  " "   -0.221              -0.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 currentState.S0  " "    0.398               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336855782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336855786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.375 oper  " "   -3.000            -124.375 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.995 clk  " "   -3.000             -11.995 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 currentState.S0  " "    0.260               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855793 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1619336855862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619336855981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619336855990 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619336855990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.123 " "Worst-case setup slack is -7.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.123            -237.366 currentState.S0  " "   -7.123            -237.366 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.731            -353.787 oper  " "   -5.731            -353.787 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.929              -4.811 clk  " "   -1.929              -4.811 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336855994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336855994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.576 " "Worst-case hold slack is -0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576             -10.882 oper  " "   -0.576             -10.882 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.158 clk  " "   -0.158              -0.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 currentState.S0  " "    0.105               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336856004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336856012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619336856023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.726 oper  " "   -3.000             -54.726 oper " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.969 clk  " "   -3.000             -10.969 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 currentState.S0  " "    0.256               0.000 currentState.S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619336856029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619336856029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619336856416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619336856418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619336856495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:47:36 2021 " "Processing ended: Sun Apr 25 02:47:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619336856495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619336856495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619336856495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619336856495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1619336857507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619336857507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:47:37 2021 " "Processing started: Sun Apr 25 02:47:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619336857507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619336857507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off labpractice -c labpractice " "Command: quartus_eda --read_settings_files=off --write_settings_files=off labpractice -c labpractice" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619336857507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619336857942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "labpractice.svo D:/Udea/Semestre6/Digitales 2/practica2/practica2/simulation/modelsim/ simulation " "Generated file labpractice.svo in folder \"D:/Udea/Semestre6/Digitales 2/practica2/practica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619336858098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619336858124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:47:38 2021 " "Processing ended: Sun Apr 25 02:47:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619336858124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619336858124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619336858124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619336858124 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 333 s " "Quartus Prime Full Compilation was successful. 0 errors, 333 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619336858783 ""}
