// Seed: 1013003513
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0
);
  localparam id_2 = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_3;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    output supply0 id_3,
    output tri id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input supply0 id_15,
    input supply0 id_16,
    input wor id_17,
    output wor id_18,
    input tri0 id_19,
    input tri id_20
    , id_25,
    input supply1 id_21,
    input tri1 id_22,
    input wor id_23
);
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_25,
      id_25
  );
endmodule
