{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 11:03:21 2018 " "Info: Processing started: Thu Jan 04 11:03:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off enhanced -c enhanced --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off enhanced -c enhanced --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "integrate:eeelyeee\|lab4bp1:e0\|light " "Info: Detected ripple clock \"integrate:eeelyeee\|lab4bp1:e0\|light\" as buffer" {  } { { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "integrate:eeelyeee\|lab4bp1:e0\|light" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\] register integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\] 122.56 MHz 8.159 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 122.56 MHz between source register \"integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\]\" and destination register \"integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\]\" (period= 8.159 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.930 ns + Longest register register " "Info: + Longest register to register delay is 7.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\] 1 REG LCFF_X30_Y20_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y20_N5; Fanout = 8; REG Node = 'integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.545 ns) 1.187 ns integrate:eeelyeee\|enhanced_dp:e2\|inData\[2\]~3 2 COMB LCCOMB_X30_Y20_N14 40 " "Info: 2: + IC(0.642 ns) + CELL(0.545 ns) = 1.187 ns; Loc. = LCCOMB_X30_Y20_N14; Fanout = 40; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.513 ns) 2.272 ns integrate:eeelyeee\|enhanced_dp:e2\|inData\[2\]~6 3 COMB LCCOMB_X31_Y20_N18 8 " "Info: 3: + IC(0.572 ns) + CELL(0.513 ns) = 2.272 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 8; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.545 ns) 3.774 ns integrate:eeelyeee\|enhanced_dp:e2\|inData~114 4 COMB LCCOMB_X30_Y19_N6 1 " "Info: 4: + IC(0.957 ns) + CELL(0.545 ns) = 3.774 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData~114'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 integrate:eeelyeee|enhanced_dp:e2|inData~114 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 4.243 ns integrate:eeelyeee\|enhanced_dp:e2\|inData~115 5 COMB LCCOMB_X30_Y19_N28 1 " "Info: 5: + IC(0.291 ns) + CELL(0.178 ns) = 4.243 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { integrate:eeelyeee|enhanced_dp:e2|inData~114 integrate:eeelyeee|enhanced_dp:e2|inData~115 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.322 ns) 5.476 ns integrate:eeelyeee\|enhanced_dp:e2\|inData~120 6 COMB LCCOMB_X29_Y16_N16 1 " "Info: 6: + IC(0.911 ns) + CELL(0.322 ns) = 5.476 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData~120'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { integrate:eeelyeee|enhanced_dp:e2|inData~115 integrate:eeelyeee|enhanced_dp:e2|inData~120 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.178 ns) 6.808 ns integrate:eeelyeee\|enhanced_dp:e2\|inData~121 7 COMB LCCOMB_X27_Y19_N20 1 " "Info: 7: + IC(1.154 ns) + CELL(0.178 ns) = 6.808 ns; Loc. = LCCOMB_X27_Y19_N20; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { integrate:eeelyeee|enhanced_dp:e2|inData~120 integrate:eeelyeee|enhanced_dp:e2|inData~121 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.178 ns) 7.834 ns integrate:eeelyeee\|enhanced_dp:e2\|inData~131 8 COMB LCCOMB_X27_Y18_N26 1 " "Info: 8: + IC(0.848 ns) + CELL(0.178 ns) = 7.834 ns; Loc. = LCCOMB_X27_Y18_N26; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { integrate:eeelyeee|enhanced_dp:e2|inData~121 integrate:eeelyeee|enhanced_dp:e2|inData~131 } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.930 ns integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\] 9 REG LCFF_X27_Y18_N27 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.930 ns; Loc. = LCFF_X27_Y18_N27; Fanout = 3; REG Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { integrate:eeelyeee|enhanced_dp:e2|inData~131 integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 32.22 % ) " "Info: Total cell delay = 2.555 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.375 ns ( 67.78 % ) " "Info: Total interconnect delay = 5.375 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.930 ns" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 integrate:eeelyeee|enhanced_dp:e2|inData~114 integrate:eeelyeee|enhanced_dp:e2|inData~115 integrate:eeelyeee|enhanced_dp:e2|inData~120 integrate:eeelyeee|enhanced_dp:e2|inData~121 integrate:eeelyeee|enhanced_dp:e2|inData~131 integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.930 ns" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] {} integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 {} integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 {} integrate:eeelyeee|enhanced_dp:e2|inData~114 {} integrate:eeelyeee|enhanced_dp:e2|inData~115 {} integrate:eeelyeee|enhanced_dp:e2|inData~120 {} integrate:eeelyeee|enhanced_dp:e2|inData~121 {} integrate:eeelyeee|enhanced_dp:e2|inData~131 {} integrate:eeelyeee|enhanced_dp:e2|inData[5] {} } { 0.000ns 0.642ns 0.572ns 0.957ns 0.291ns 0.911ns 1.154ns 0.848ns 0.000ns } { 0.000ns 0.545ns 0.513ns 0.545ns 0.178ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.328 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.879 ns) 3.144 ns integrate:eeelyeee\|lab4bp1:e0\|light 2 REG LCFF_X20_Y15_N17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee\|lab4bp1:e0\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 4.746 ns integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl 3 COMB CLKCTRL_G3 248 " "Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 6.328 ns integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\] 4 REG LCFF_X27_Y18_N27 3 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 6.328 ns; Loc. = LCFF_X27_Y18_N27; Fanout = 3; REG Node = 'integrate:eeelyeee\|enhanced_dp:e2\|inData\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.62 % ) " "Info: Total cell delay = 2.507 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 60.38 % ) " "Info: Total interconnect delay = 3.821 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|inData[5] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.318 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.879 ns) 3.144 ns integrate:eeelyeee\|lab4bp1:e0\|light 2 REG LCFF_X20_Y15_N17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee\|lab4bp1:e0\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 4.746 ns integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl 3 COMB CLKCTRL_G3 248 " "Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 6.318 ns integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\] 4 REG LCFF_X30_Y20_N5 8 " "Info: 4: + IC(0.970 ns) + CELL(0.602 ns) = 6.318 ns; Loc. = LCFF_X30_Y20_N5; Fanout = 8; REG Node = 'integrate:eeelyeee\|enhanced_dp:e2\|ir_reg\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] } "NODE_NAME" } } { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.68 % ) " "Info: Total cell delay = 2.507 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.811 ns ( 60.32 % ) " "Info: Total interconnect delay = 3.811 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.318 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.970ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|inData[5] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.318 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.970ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "enhanced_dp.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced_dp.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.930 ns" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 integrate:eeelyeee|enhanced_dp:e2|inData~114 integrate:eeelyeee|enhanced_dp:e2|inData~115 integrate:eeelyeee|enhanced_dp:e2|inData~120 integrate:eeelyeee|enhanced_dp:e2|inData~121 integrate:eeelyeee|enhanced_dp:e2|inData~131 integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.930 ns" { integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] {} integrate:eeelyeee|enhanced_dp:e2|inData[2]~3 {} integrate:eeelyeee|enhanced_dp:e2|inData[2]~6 {} integrate:eeelyeee|enhanced_dp:e2|inData~114 {} integrate:eeelyeee|enhanced_dp:e2|inData~115 {} integrate:eeelyeee|enhanced_dp:e2|inData~120 {} integrate:eeelyeee|enhanced_dp:e2|inData~121 {} integrate:eeelyeee|enhanced_dp:e2|inData~131 {} integrate:eeelyeee|enhanced_dp:e2|inData[5] {} } { 0.000ns 0.642ns 0.572ns 0.957ns 0.291ns 0.911ns 1.154ns 0.848ns 0.000ns } { 0.000ns 0.545ns 0.513ns 0.545ns 0.178ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|inData[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|inData[5] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.318 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced_dp:e2|ir_reg[4] {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.970ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "integrate:eeelyeee\|enhanced:e1\|state.s0 SW\[0\] CLOCK_50 -2.573 ns register " "Info: tsu for register \"integrate:eeelyeee\|enhanced:e1\|state.s0\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is -2.573 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.782 ns + Longest pin register " "Info: + Longest pin to register delay is 3.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.118 ns) + CELL(0.542 ns) 3.686 ns integrate:eeelyeee\|enhanced:e1\|Selector1~0 2 COMB LCCOMB_X29_Y20_N12 1 " "Info: 2: + IC(2.118 ns) + CELL(0.542 ns) = 3.686 ns; Loc. = LCCOMB_X29_Y20_N12; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced:e1\|Selector1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector1~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.782 ns integrate:eeelyeee\|enhanced:e1\|state.s0 3 REG LCFF_X29_Y20_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.782 ns; Loc. = LCFF_X29_Y20_N13; Fanout = 2; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { integrate:eeelyeee|enhanced:e1|Selector1~0 integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.664 ns ( 44.00 % ) " "Info: Total cell delay = 1.664 ns ( 44.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 56.00 % ) " "Info: Total interconnect delay = 2.118 ns ( 56.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector1~0 integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SW[0] {} SW[0]~combout {} integrate:eeelyeee|enhanced:e1|Selector1~0 {} integrate:eeelyeee|enhanced:e1|state.s0 {} } { 0.000ns 0.000ns 2.118ns 0.000ns } { 0.000ns 1.026ns 0.542ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.317 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.879 ns) 3.144 ns integrate:eeelyeee\|lab4bp1:e0\|light 2 REG LCFF_X20_Y15_N17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee\|lab4bp1:e0\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 4.746 ns integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl 3 COMB CLKCTRL_G3 248 " "Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 6.317 ns integrate:eeelyeee\|enhanced:e1\|state.s0 4 REG LCFF_X29_Y20_N13 2 " "Info: 4: + IC(0.969 ns) + CELL(0.602 ns) = 6.317 ns; Loc. = LCFF_X29_Y20_N13; Fanout = 2; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.69 % ) " "Info: Total cell delay = 2.507 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.810 ns ( 60.31 % ) " "Info: Total interconnect delay = 3.810 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.317 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s0 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.969ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector1~0 integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SW[0] {} SW[0]~combout {} integrate:eeelyeee|enhanced:e1|Selector1~0 {} integrate:eeelyeee|enhanced:e1|state.s0 {} } { 0.000ns 0.000ns 2.118ns 0.000ns } { 0.000ns 1.026ns 0.542ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.317 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s0 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.969ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[1\] integrate:eeelyeee\|enhanced:e1\|state.s10 15.997 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[1\]\" through register \"integrate:eeelyeee\|enhanced:e1\|state.s10\" is 15.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.326 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.879 ns) 3.144 ns integrate:eeelyeee\|lab4bp1:e0\|light 2 REG LCFF_X20_Y15_N17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee\|lab4bp1:e0\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 4.746 ns integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl 3 COMB CLKCTRL_G3 248 " "Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.326 ns integrate:eeelyeee\|enhanced:e1\|state.s10 4 REG LCFF_X29_Y19_N3 5 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.326 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 5; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s10 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.63 % ) " "Info: Total cell delay = 2.507 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 60.37 % ) " "Info: Total interconnect delay = 3.819 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s10 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.394 ns + Longest register pin " "Info: + Longest register to pin delay is 9.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns integrate:eeelyeee\|enhanced:e1\|state.s10 1 REG LCFF_X29_Y19_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 5; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { integrate:eeelyeee|enhanced:e1|state.s10 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.322 ns) 1.926 ns integrate:eeelyeee\|enhanced:e1\|WideOr8~0 2 COMB LCCOMB_X27_Y20_N10 2 " "Info: 2: + IC(1.604 ns) + CELL(0.322 ns) = 1.926 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'integrate:eeelyeee\|enhanced:e1\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { integrate:eeelyeee|enhanced:e1|state.s10 integrate:eeelyeee|enhanced:e1|WideOr8~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.521 ns) 2.977 ns integrate:eeelyeee\|enhanced:e1\|WideOr8 3 COMB LCCOMB_X27_Y20_N6 1 " "Info: 3: + IC(0.530 ns) + CELL(0.521 ns) = 2.977 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced:e1\|WideOr8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { integrate:eeelyeee|enhanced:e1|WideOr8~0 integrate:eeelyeee|enhanced:e1|WideOr8 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(2.830 ns) 9.394 ns LEDR\[1\] 4 PIN PIN_R19 0 " "Info: 4: + IC(3.587 ns) + CELL(2.830 ns) = 9.394 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'LEDR\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { integrate:eeelyeee|enhanced:e1|WideOr8 LEDR[1] } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.673 ns ( 39.10 % ) " "Info: Total cell delay = 3.673 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.721 ns ( 60.90 % ) " "Info: Total interconnect delay = 5.721 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.394 ns" { integrate:eeelyeee|enhanced:e1|state.s10 integrate:eeelyeee|enhanced:e1|WideOr8~0 integrate:eeelyeee|enhanced:e1|WideOr8 LEDR[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.394 ns" { integrate:eeelyeee|enhanced:e1|state.s10 {} integrate:eeelyeee|enhanced:e1|WideOr8~0 {} integrate:eeelyeee|enhanced:e1|WideOr8 {} LEDR[1] {} } { 0.000ns 1.604ns 0.530ns 3.587ns } { 0.000ns 0.322ns 0.521ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s10 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s10 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.394 ns" { integrate:eeelyeee|enhanced:e1|state.s10 integrate:eeelyeee|enhanced:e1|WideOr8~0 integrate:eeelyeee|enhanced:e1|WideOr8 LEDR[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.394 ns" { integrate:eeelyeee|enhanced:e1|state.s10 {} integrate:eeelyeee|enhanced:e1|WideOr8~0 {} integrate:eeelyeee|enhanced:e1|WideOr8 {} LEDR[1] {} } { 0.000ns 1.604ns 0.530ns 3.587ns } { 0.000ns 0.322ns 0.521ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "integrate:eeelyeee\|enhanced:e1\|state.s7 SW\[0\] CLOCK_50 3.472 ns register " "Info: th for register \"integrate:eeelyeee\|enhanced:e1\|state.s7\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 3.472 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.326 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.879 ns) 3.144 ns integrate:eeelyeee\|lab4bp1:e0\|light 2 REG LCFF_X20_Y15_N17 2 " "Info: 2: + IC(1.239 ns) + CELL(0.879 ns) = 3.144 ns; Loc. = LCFF_X20_Y15_N17; Fanout = 2; REG Node = 'integrate:eeelyeee\|lab4bp1:e0\|light'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.000 ns) 4.746 ns integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl 3 COMB CLKCTRL_G3 248 " "Info: 3: + IC(1.602 ns) + CELL(0.000 ns) = 4.746 ns; Loc. = CLKCTRL_G3; Fanout = 248; COMB Node = 'integrate:eeelyeee\|lab4bp1:e0\|light~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl } "NODE_NAME" } } { "../lab4bp1/lab4bp1.v" "" { Text "C:/altera/91/quartus/LTC/lab4bp1/lab4bp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.326 ns integrate:eeelyeee\|enhanced:e1\|state.s7 4 REG LCFF_X29_Y19_N1 12 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.326 ns; Loc. = LCFF_X29_Y19_N1; Fanout = 12; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 39.63 % ) " "Info: Total cell delay = 2.507 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 60.37 % ) " "Info: Total interconnect delay = 3.819 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s7 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.140 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "integrate_test.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/integrate_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.178 ns) 3.044 ns integrate:eeelyeee\|enhanced:e1\|Selector2~0 2 COMB LCCOMB_X29_Y19_N0 1 " "Info: 2: + IC(1.840 ns) + CELL(0.178 ns) = 3.044 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; COMB Node = 'integrate:eeelyeee\|enhanced:e1\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector2~0 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.140 ns integrate:eeelyeee\|enhanced:e1\|state.s7 3 REG LCFF_X29_Y19_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.140 ns; Loc. = LCFF_X29_Y19_N1; Fanout = 12; REG Node = 'integrate:eeelyeee\|enhanced:e1\|state.s7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { integrate:eeelyeee|enhanced:e1|Selector2~0 integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "enhanced.v" "" { Text "C:/altera/91/quartus/LTC/enhanced/enhanced.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 41.40 % ) " "Info: Total cell delay = 1.300 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 58.60 % ) " "Info: Total interconnect delay = 1.840 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector2~0 integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.140 ns" { SW[0] {} SW[0]~combout {} integrate:eeelyeee|enhanced:e1|Selector2~0 {} integrate:eeelyeee|enhanced:e1|state.s7 {} } { 0.000ns 0.000ns 1.840ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { CLOCK_50 integrate:eeelyeee|lab4bp1:e0|light integrate:eeelyeee|lab4bp1:e0|light~clkctrl integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { CLOCK_50 {} CLOCK_50~combout {} integrate:eeelyeee|lab4bp1:e0|light {} integrate:eeelyeee|lab4bp1:e0|light~clkctrl {} integrate:eeelyeee|enhanced:e1|state.s7 {} } { 0.000ns 0.000ns 1.239ns 1.602ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { SW[0] integrate:eeelyeee|enhanced:e1|Selector2~0 integrate:eeelyeee|enhanced:e1|state.s7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.140 ns" { SW[0] {} SW[0]~combout {} integrate:eeelyeee|enhanced:e1|Selector2~0 {} integrate:eeelyeee|enhanced:e1|state.s7 {} } { 0.000ns 0.000ns 1.840ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 11:03:22 2018 " "Info: Processing ended: Thu Jan 04 11:03:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
