
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a04  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081a04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20000434  00081e38  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004c0  00081ec4  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  000822c4  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000606a  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000011c0  00000000  00000000  00026520  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000100c  00000000  00000000  000276e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001f0  00000000  00000000  000286ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  000288dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012d23  00000000  00000000  00028a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000489c  00000000  00000000  0003b77f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055380  00000000  00000000  0004001b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000754  00000000  00000000  0009539c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 3d 02 08 00 39 02 08 00 39 02 08 00     ... =...9...9...
   80010:	39 02 08 00 39 02 08 00 39 02 08 00 00 00 00 00     9...9...9.......
	...
   8002c:	39 02 08 00 39 02 08 00 00 00 00 00 39 02 08 00     9...9.......9...
   8003c:	19 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     ....9...9...9...
   8004c:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   8005c:	39 02 08 00 45 0a 08 00 39 02 08 00 00 00 00 00     9...E...9.......
   8006c:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
	...
   80084:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   80094:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   800a4:	00 00 00 00 39 02 08 00 39 02 08 00 39 02 08 00     ....9...9...9...
   800b4:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   800c4:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   800d4:	39 02 08 00 39 02 08 00 39 02 08 00 39 02 08 00     9...9...9...9...
   800e4:	39 02 08 00 39 02 08 00 61 06 08 00 39 02 08 00     9...9...a...9...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081a04 	.word	0x00081a04

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081a04 	.word	0x00081a04
   80154:	20000438 	.word	0x20000438
   80158:	00081a04 	.word	0x00081a04
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
 */ 

#include "adc.h"

void adc_init(){
	ADC->ADC_CR = 1;
   80160:	4a0c      	ldr	r2, [pc, #48]	; (80194 <adc_init+0x34>)
   80162:	2301      	movs	r3, #1
   80164:	6013      	str	r3, [r2, #0]
	

	ADC->ADC_MR = (1 <<7);
   80166:	2380      	movs	r3, #128	; 0x80
   80168:	6053      	str	r3, [r2, #4]
	
	
	PMC->PMC_PCR |= (1<< 28) |(0 << 16) |  (0 << 17) | (p_id);
   8016a:	490b      	ldr	r1, [pc, #44]	; (80198 <adc_init+0x38>)
   8016c:	f8d1 310c 	ldr.w	r3, [r1, #268]	; 0x10c
   80170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80174:	f043 0325 	orr.w	r3, r3, #37	; 0x25
   80178:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (p_id-32);
   8017c:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
   80180:	f043 0320 	orr.w	r3, r3, #32
   80184:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
	
	ADC->ADC_CHER = (1 << 2); // Using channel 2. This corresponds to PA4 which is A5 on th shield
   80188:	2304      	movs	r3, #4
   8018a:	6113      	str	r3, [r2, #16]
	
	ADC->ADC_CR = (1 << 1);
   8018c:	2302      	movs	r3, #2
   8018e:	6013      	str	r3, [r2, #0]
   80190:	4770      	bx	lr
   80192:	bf00      	nop
   80194:	400c0000 	.word	0x400c0000
   80198:	400e0600 	.word	0x400e0600

0008019c <adc_drive>:
}

uint16_t adc_drive(uint16_t* val){
	*val = ADC->ADC_LCDR; 
   8019c:	4b02      	ldr	r3, [pc, #8]	; (801a8 <adc_drive+0xc>)
   8019e:	6a1b      	ldr	r3, [r3, #32]
   801a0:	b29b      	uxth	r3, r3
   801a2:	8003      	strh	r3, [r0, #0]
	//printf("ADC is: %u \n \r", *val);
	return *val;
}
   801a4:	4618      	mov	r0, r3
   801a6:	4770      	bx	lr
   801a8:	400c0000 	.word	0x400c0000

000801ac <getNewGoal>:

int getNewGoal(uint16_t* val){
   801ac:	b508      	push	{r3, lr}
	int from_ADC, return_value;
	return_value = 0; 
	 
	from_ADC = adc_drive(val);
   801ae:	4b04      	ldr	r3, [pc, #16]	; (801c0 <getNewGoal+0x14>)
   801b0:	4798      	blx	r3
	
	if (from_ADC < 700){
   801b2:	f5b0 7f2f 	cmp.w	r0, #700	; 0x2bc
   801b6:	da01      	bge.n	801bc <getNewGoal+0x10>
		return_value = 1; 
   801b8:	2001      	movs	r0, #1
	}
	return return_value; 
   801ba:	bd08      	pop	{r3, pc}
	return_value = 0; 
   801bc:	2000      	movs	r0, #0
   801be:	bd08      	pop	{r3, pc}
   801c0:	0008019d 	.word	0x0008019d

000801c4 <SysTick_init_ms>:
volatile uint32_t wait_ticks = 0;


static void SysTick_init_ms(int period) {
	// set SysTick reload value
	SysTick->LOAD = ((int)((F_CPU/1000000)*period))-1;
   801c4:	2354      	movs	r3, #84	; 0x54
   801c6:	fb03 f000 	mul.w	r0, r3, r0
   801ca:	3801      	subs	r0, #1
   801cc:	4b08      	ldr	r3, [pc, #32]	; (801f0 <SysTick_init_ms+0x2c>)
   801ce:	6058      	str	r0, [r3, #4]

	// reset SysTick counter value
	SysTick->VAL = 0;
   801d0:	2200      	movs	r2, #0
   801d2:	609a      	str	r2, [r3, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   801d4:	4907      	ldr	r1, [pc, #28]	; (801f4 <SysTick_init_ms+0x30>)
   801d6:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

	// set SysTick interrupt priority
	NVIC_SetPriority(SysTick_IRQn, 0); //highest priority

	// set SysTick timer to MCK, enable interrupt and timer
	SysTick->CTRL  = (1 << SysTick_CTRL_CLKSOURCE_Pos) & SysTick_CTRL_CLKSOURCE_Msk;
   801da:	2204      	movs	r2, #4
   801dc:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_TICKINT_Pos) & SysTick_CTRL_TICKINT_Msk;
   801de:	681a      	ldr	r2, [r3, #0]
   801e0:	f042 0202 	orr.w	r2, r2, #2
   801e4:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_ENABLE_Pos) & SysTick_CTRL_ENABLE_Msk;
   801e6:	681a      	ldr	r2, [r3, #0]
   801e8:	f042 0201 	orr.w	r2, r2, #1
   801ec:	601a      	str	r2, [r3, #0]
   801ee:	4770      	bx	lr
   801f0:	e000e010 	.word	0xe000e010
   801f4:	e000ed00 	.word	0xe000ed00

000801f8 <_delay_ms>:
}
//tungt inspirert

void _delay_ms(uint16_t ms) {
   801f8:	b508      	push	{r3, lr}
	wait_ticks = ms;
   801fa:	4b05      	ldr	r3, [pc, #20]	; (80210 <_delay_ms+0x18>)
   801fc:	6018      	str	r0, [r3, #0]
	SysTick_init_ms(1000);
   801fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80202:	4b04      	ldr	r3, [pc, #16]	; (80214 <_delay_ms+0x1c>)
   80204:	4798      	blx	r3
	while(wait_ticks != 0);
   80206:	4b02      	ldr	r3, [pc, #8]	; (80210 <_delay_ms+0x18>)
   80208:	681b      	ldr	r3, [r3, #0]
   8020a:	2b00      	cmp	r3, #0
   8020c:	d1fb      	bne.n	80206 <_delay_ms+0xe>
}
   8020e:	bd08      	pop	{r3, pc}
   80210:	20000450 	.word	0x20000450
   80214:	000801c5 	.word	0x000801c5

00080218 <SysTick_Handler>:


void SysTick_Handler(void) {
	if(wait_ticks!=0) {
   80218:	4b05      	ldr	r3, [pc, #20]	; (80230 <SysTick_Handler+0x18>)
   8021a:	681b      	ldr	r3, [r3, #0]
   8021c:	b91b      	cbnz	r3, 80226 <SysTick_Handler+0xe>
		wait_ticks--;
	}
	else {
		SysTick->CTRL = 0;
   8021e:	2200      	movs	r2, #0
   80220:	4b04      	ldr	r3, [pc, #16]	; (80234 <SysTick_Handler+0x1c>)
   80222:	601a      	str	r2, [r3, #0]
   80224:	4770      	bx	lr
		wait_ticks--;
   80226:	4a02      	ldr	r2, [pc, #8]	; (80230 <SysTick_Handler+0x18>)
   80228:	6813      	ldr	r3, [r2, #0]
   8022a:	3b01      	subs	r3, #1
   8022c:	6013      	str	r3, [r2, #0]
   8022e:	4770      	bx	lr
   80230:	20000450 	.word	0x20000450
   80234:	e000e010 	.word	0xe000e010

00080238 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80238:	e7fe      	b.n	80238 <Dummy_Handler>
	...

0008023c <Reset_Handler>:
{
   8023c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   8023e:	4b11      	ldr	r3, [pc, #68]	; (80284 <Reset_Handler+0x48>)
   80240:	4a11      	ldr	r2, [pc, #68]	; (80288 <Reset_Handler+0x4c>)
   80242:	429a      	cmp	r2, r3
   80244:	d009      	beq.n	8025a <Reset_Handler+0x1e>
   80246:	4b0f      	ldr	r3, [pc, #60]	; (80284 <Reset_Handler+0x48>)
   80248:	4a0f      	ldr	r2, [pc, #60]	; (80288 <Reset_Handler+0x4c>)
   8024a:	e003      	b.n	80254 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   8024c:	6811      	ldr	r1, [r2, #0]
   8024e:	6019      	str	r1, [r3, #0]
   80250:	3304      	adds	r3, #4
   80252:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   80254:	490d      	ldr	r1, [pc, #52]	; (8028c <Reset_Handler+0x50>)
   80256:	428b      	cmp	r3, r1
   80258:	d3f8      	bcc.n	8024c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   8025a:	4b0d      	ldr	r3, [pc, #52]	; (80290 <Reset_Handler+0x54>)
   8025c:	e002      	b.n	80264 <Reset_Handler+0x28>
                *pDest++ = 0;
   8025e:	2200      	movs	r2, #0
   80260:	601a      	str	r2, [r3, #0]
   80262:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80264:	4a0b      	ldr	r2, [pc, #44]	; (80294 <Reset_Handler+0x58>)
   80266:	4293      	cmp	r3, r2
   80268:	d3f9      	bcc.n	8025e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8026a:	4b0b      	ldr	r3, [pc, #44]	; (80298 <Reset_Handler+0x5c>)
   8026c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80270:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80274:	4a09      	ldr	r2, [pc, #36]	; (8029c <Reset_Handler+0x60>)
   80276:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80278:	4b09      	ldr	r3, [pc, #36]	; (802a0 <Reset_Handler+0x64>)
   8027a:	4798      	blx	r3
        main();
   8027c:	4b09      	ldr	r3, [pc, #36]	; (802a4 <Reset_Handler+0x68>)
   8027e:	4798      	blx	r3
   80280:	e7fe      	b.n	80280 <Reset_Handler+0x44>
   80282:	bf00      	nop
   80284:	20000000 	.word	0x20000000
   80288:	00081a04 	.word	0x00081a04
   8028c:	20000434 	.word	0x20000434
   80290:	20000434 	.word	0x20000434
   80294:	200004c0 	.word	0x200004c0
   80298:	00080000 	.word	0x00080000
   8029c:	e000ed00 	.word	0xe000ed00
   802a0:	000817e9 	.word	0x000817e9
   802a4:	0008034d 	.word	0x0008034d

000802a8 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   802a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   802ac:	4a20      	ldr	r2, [pc, #128]	; (80330 <SystemInit+0x88>)
   802ae:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   802b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   802b4:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   802b6:	4b1f      	ldr	r3, [pc, #124]	; (80334 <SystemInit+0x8c>)
   802b8:	6a1b      	ldr	r3, [r3, #32]
   802ba:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   802be:	d107      	bne.n	802d0 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   802c0:	4a1d      	ldr	r2, [pc, #116]	; (80338 <SystemInit+0x90>)
   802c2:	4b1c      	ldr	r3, [pc, #112]	; (80334 <SystemInit+0x8c>)
   802c4:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   802c6:	4b1b      	ldr	r3, [pc, #108]	; (80334 <SystemInit+0x8c>)
   802c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   802ca:	f013 0f01 	tst.w	r3, #1
   802ce:	d0fa      	beq.n	802c6 <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   802d0:	4a1a      	ldr	r2, [pc, #104]	; (8033c <SystemInit+0x94>)
   802d2:	4b18      	ldr	r3, [pc, #96]	; (80334 <SystemInit+0x8c>)
   802d4:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   802d6:	4b17      	ldr	r3, [pc, #92]	; (80334 <SystemInit+0x8c>)
   802d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   802da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   802de:	d0fa      	beq.n	802d6 <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   802e0:	4a14      	ldr	r2, [pc, #80]	; (80334 <SystemInit+0x8c>)
   802e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
   802e4:	f023 0303 	bic.w	r3, r3, #3
   802e8:	f043 0301 	orr.w	r3, r3, #1
   802ec:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   802ee:	4b11      	ldr	r3, [pc, #68]	; (80334 <SystemInit+0x8c>)
   802f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   802f2:	f013 0f08 	tst.w	r3, #8
   802f6:	d0fa      	beq.n	802ee <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   802f8:	4a11      	ldr	r2, [pc, #68]	; (80340 <SystemInit+0x98>)
   802fa:	4b0e      	ldr	r3, [pc, #56]	; (80334 <SystemInit+0x8c>)
   802fc:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   802fe:	4b0d      	ldr	r3, [pc, #52]	; (80334 <SystemInit+0x8c>)
   80300:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80302:	f013 0f02 	tst.w	r3, #2
   80306:	d0fa      	beq.n	802fe <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80308:	2211      	movs	r2, #17
   8030a:	4b0a      	ldr	r3, [pc, #40]	; (80334 <SystemInit+0x8c>)
   8030c:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8030e:	4b09      	ldr	r3, [pc, #36]	; (80334 <SystemInit+0x8c>)
   80310:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80312:	f013 0f08 	tst.w	r3, #8
   80316:	d0fa      	beq.n	8030e <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80318:	2212      	movs	r2, #18
   8031a:	4b06      	ldr	r3, [pc, #24]	; (80334 <SystemInit+0x8c>)
   8031c:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8031e:	4b05      	ldr	r3, [pc, #20]	; (80334 <SystemInit+0x8c>)
   80320:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80322:	f013 0f08 	tst.w	r3, #8
   80326:	d0fa      	beq.n	8031e <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80328:	4a06      	ldr	r2, [pc, #24]	; (80344 <SystemInit+0x9c>)
   8032a:	4b07      	ldr	r3, [pc, #28]	; (80348 <SystemInit+0xa0>)
   8032c:	601a      	str	r2, [r3, #0]
   8032e:	4770      	bx	lr
   80330:	400e0a00 	.word	0x400e0a00
   80334:	400e0600 	.word	0x400e0600
   80338:	00370809 	.word	0x00370809
   8033c:	01370809 	.word	0x01370809
   80340:	200d3f01 	.word	0x200d3f01
   80344:	0501bd00 	.word	0x0501bd00
   80348:	20000000 	.word	0x20000000

0008034c <main>:
#include "pwm.h"
#include "adc.h"


int main(void)
{
   8034c:	b570      	push	{r4, r5, r6, lr}
   8034e:	b082      	sub	sp, #8
	/* Initialize the SAM system, UART, CAN, internal ADC on Arduino and PWM. We are currently disabling the watch dog timer entirely for testing purposes. */
	
	SystemInit();
   80350:	4b17      	ldr	r3, [pc, #92]	; (803b0 <main+0x64>)
   80352:	4798      	blx	r3
	configure_uart();  
   80354:	4b17      	ldr	r3, [pc, #92]	; (803b4 <main+0x68>)
   80356:	4798      	blx	r3
	uint32_t BR = 0x00143156;
	can_init_def_tx_rx_mb(BR); 
   80358:	4817      	ldr	r0, [pc, #92]	; (803b8 <main+0x6c>)
   8035a:	4b18      	ldr	r3, [pc, #96]	; (803bc <main+0x70>)
   8035c:	4798      	blx	r3
	adc_init();
   8035e:	4b18      	ldr	r3, [pc, #96]	; (803c0 <main+0x74>)
   80360:	4798      	blx	r3
	pwm();
   80362:	4b18      	ldr	r3, [pc, #96]	; (803c4 <main+0x78>)
   80364:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;  // Disable watchdog timer
   80366:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036a:	4b17      	ldr	r3, [pc, #92]	; (803c8 <main+0x7c>)
   8036c:	605a      	str	r2, [r3, #4]
	
	/* Variables to keep track of joystick position and goal-scoring */
	
	volatile uint8_t js_pos[4];
	volatile uint16_t* adc_converted;
	*adc_converted = NULL;
   8036e:	2600      	movs	r6, #0
   80370:	8036      	strh	r6, [r6, #0]
	int newGoal = 0; 	
	
	
	while(1){
		
		get_js_pos(js_pos);
   80372:	a801      	add	r0, sp, #4
   80374:	4b15      	ldr	r3, [pc, #84]	; (803cc <main+0x80>)
   80376:	4798      	blx	r3
		set_duty_cycle(calculate_dc(js_pos,0),5);
   80378:	2100      	movs	r1, #0
   8037a:	a801      	add	r0, sp, #4
   8037c:	4d14      	ldr	r5, [pc, #80]	; (803d0 <main+0x84>)
   8037e:	47a8      	blx	r5
   80380:	2105      	movs	r1, #5
   80382:	4c14      	ldr	r4, [pc, #80]	; (803d4 <main+0x88>)
   80384:	47a0      	blx	r4
		set_duty_cycle(calculate_dc(js_pos,1),6);
   80386:	2101      	movs	r1, #1
   80388:	a801      	add	r0, sp, #4
   8038a:	47a8      	blx	r5
   8038c:	2106      	movs	r1, #6
   8038e:	47a0      	blx	r4
		
		newGoal = getNewGoal(adc_converted); 
   80390:	2000      	movs	r0, #0
   80392:	4b11      	ldr	r3, [pc, #68]	; (803d8 <main+0x8c>)
   80394:	4798      	blx	r3
		
		if (newGoal){
   80396:	2800      	cmp	r0, #0
   80398:	d0eb      	beq.n	80372 <main+0x26>
			score++;
   8039a:	3601      	adds	r6, #1
			printf("GOOOOLAZZOO!! The score currently is: %d \n \r", score); 
   8039c:	4631      	mov	r1, r6
   8039e:	480f      	ldr	r0, [pc, #60]	; (803dc <main+0x90>)
   803a0:	4b0f      	ldr	r3, [pc, #60]	; (803e0 <main+0x94>)
   803a2:	4798      	blx	r3
			_delay_ms(2000); 
   803a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   803a8:	4b0e      	ldr	r3, [pc, #56]	; (803e4 <main+0x98>)
   803aa:	4798      	blx	r3
   803ac:	e7e1      	b.n	80372 <main+0x26>
   803ae:	bf00      	nop
   803b0:	000802a9 	.word	0x000802a9
   803b4:	000809b9 	.word	0x000809b9
   803b8:	00143156 	.word	0x00143156
   803bc:	000805cd 	.word	0x000805cd
   803c0:	00080161 	.word	0x00080161
   803c4:	000803e9 	.word	0x000803e9
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806ed 	.word	0x000806ed
   803d0:	000804a1 	.word	0x000804a1
   803d4:	00080455 	.word	0x00080455
   803d8:	000801ad 	.word	0x000801ad
   803dc:	00081958 	.word	0x00081958
   803e0:	00080995 	.word	0x00080995
   803e4:	000801f9 	.word	0x000801f9

000803e8 <pwm>:
	

		
		
		
		PIOC->PIO_PDR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   803e8:	4b17      	ldr	r3, [pc, #92]	; (80448 <pwm+0x60>)
   803ea:	685a      	ldr	r2, [r3, #4]
   803ec:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   803f0:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   803f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   803f4:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   803f8:	671a      	str	r2, [r3, #112]	; 0x70
		
		PMC->PMC_PCR |= (1<< 28) | (pid);
   803fa:	4a14      	ldr	r2, [pc, #80]	; (8044c <pwm+0x64>)
   803fc:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   80400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80404:	f043 0324 	orr.w	r3, r3, #36	; 0x24
   80408:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
		PMC->PMC_PCER1 |= 1 << (pid-32);
   8040c:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80410:	f043 0310 	orr.w	r3, r3, #16
   80414:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		
		PWM->PWM_CLK = 0; //resetting just in case
   80418:	4b0d      	ldr	r3, [pc, #52]	; (80450 <pwm+0x68>)
   8041a:	2200      	movs	r2, #0
   8041c:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK = (84 << 16) | (84 << 0); //seting divide factor
   8041e:	f04f 1254 	mov.w	r2, #5505108	; 0x540054
   80422:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK |= (0 << 8) | (0 << 24); //setting prescalar (?) 
   80424:	681a      	ldr	r2, [r3, #0]
   80426:	601a      	str	r2, [r3, #0]
		
		
		PWM->PWM_CH_NUM[5].PWM_CMR = 11; //setting channel 5 to clock A 
   80428:	220b      	movs	r2, #11
   8042a:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
		PWM->PWM_CH_NUM[6].PWM_CMR = 12; //setting channel 6 to clock B
   8042e:	220c      	movs	r2, #12
   80430:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
		
		PWM->PWM_ENA = PWM_ENA_CHID5 | PWM_ENA_CHID6; // Kopiert
   80434:	2260      	movs	r2, #96	; 0x60
   80436:	605a      	str	r2, [r3, #4]
		
		PWM->PWM_CH_NUM[5].PWM_CPRD = 20000; //(period*MCK)/84 
   80438:	f644 6220 	movw	r2, #20000	; 0x4e20
   8043c:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
		PWM->PWM_CH_NUM[6].PWM_CPRD = 20000; //(period*MCK)/84 
   80440:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
   80444:	4770      	bx	lr
   80446:	bf00      	nop
   80448:	400e1200 	.word	0x400e1200
   8044c:	400e0600 	.word	0x400e0600
   80450:	40094000 	.word	0x40094000

00080454 <set_duty_cycle>:
		//PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY(CDTY);

}


void set_duty_cycle(float val, int chan){
   80454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80456:	460d      	mov	r5, r1
	
	// 0,05 gir 1 ms
	// 0,1 inni parantes gir 2.0 ms høy
	int CDTY = (int) (PWM->PWM_CH_NUM[chan].PWM_CPRD*(1 - val));
   80458:	4c0c      	ldr	r4, [pc, #48]	; (8048c <set_duty_cycle+0x38>)
   8045a:	eb04 1341 	add.w	r3, r4, r1, lsl #5
   8045e:	f8d3 720c 	ldr.w	r7, [r3, #524]	; 0x20c
   80462:	4601      	mov	r1, r0
   80464:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <set_duty_cycle+0x3c>)
   8046a:	4798      	blx	r3
   8046c:	4606      	mov	r6, r0
   8046e:	4638      	mov	r0, r7
   80470:	4b08      	ldr	r3, [pc, #32]	; (80494 <set_duty_cycle+0x40>)
   80472:	4798      	blx	r3
   80474:	4631      	mov	r1, r6
   80476:	4b08      	ldr	r3, [pc, #32]	; (80498 <set_duty_cycle+0x44>)
   80478:	4798      	blx	r3
   8047a:	4b08      	ldr	r3, [pc, #32]	; (8049c <set_duty_cycle+0x48>)
   8047c:	4798      	blx	r3
	PWM->PWM_CH_NUM[chan].PWM_CDTY = PWM_CDTY_CDTY(CDTY);
   8047e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80482:	3510      	adds	r5, #16
   80484:	eb04 1445 	add.w	r4, r4, r5, lsl #5
   80488:	6060      	str	r0, [r4, #4]
   8048a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8048c:	40094000 	.word	0x40094000
   80490:	000812e9 	.word	0x000812e9
   80494:	0008144d 	.word	0x0008144d
   80498:	000814fd 	.word	0x000814fd
   8049c:	0008179d 	.word	0x0008179d

000804a0 <calculate_dc>:
}

float calculate_dc(uint8_t* js_pos,int dir){
   804a0:	b510      	push	{r4, lr}
	    // dir = 0 means left/right
		int K = js_pos[dir];
		float r = (0.05/255)*K + 0.05;
   804a2:	5c40      	ldrb	r0, [r0, r1]
   804a4:	4b0c      	ldr	r3, [pc, #48]	; (804d8 <calculate_dc+0x38>)
   804a6:	4798      	blx	r3
   804a8:	a307      	add	r3, pc, #28	; (adr r3, 804c8 <calculate_dc+0x28>)
   804aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   804ae:	4c0b      	ldr	r4, [pc, #44]	; (804dc <calculate_dc+0x3c>)
   804b0:	47a0      	blx	r4
   804b2:	a307      	add	r3, pc, #28	; (adr r3, 804d0 <calculate_dc+0x30>)
   804b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   804b8:	4c09      	ldr	r4, [pc, #36]	; (804e0 <calculate_dc+0x40>)
   804ba:	47a0      	blx	r4
   804bc:	4b09      	ldr	r3, [pc, #36]	; (804e4 <calculate_dc+0x44>)
   804be:	4798      	blx	r3
		
		return r;
}
   804c0:	bd10      	pop	{r4, pc}
   804c2:	bf00      	nop
   804c4:	f3af 8000 	nop.w
   804c8:	e68019b4 	.word	0xe68019b4
   804cc:	3f29b34c 	.word	0x3f29b34c
   804d0:	9999999a 	.word	0x9999999a
   804d4:	3fa99999 	.word	0x3fa99999
   804d8:	00080d51 	.word	0x00080d51
   804dc:	00080e1d 	.word	0x00080e1d
   804e0:	00080ab9 	.word	0x00080ab9
   804e4:	00081241 	.word	0x00081241

000804e8 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   804e8:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   804ea:	1857      	adds	r7, r2, r1
   804ec:	2f08      	cmp	r7, #8
   804ee:	bfd4      	ite	le
   804f0:	2300      	movle	r3, #0
   804f2:	2301      	movgt	r3, #1
   804f4:	2908      	cmp	r1, #8
   804f6:	bf98      	it	ls
   804f8:	2a08      	cmpls	r2, #8
   804fa:	d85c      	bhi.n	805b6 <can_init+0xce>
   804fc:	460d      	mov	r5, r1
   804fe:	2b00      	cmp	r3, #0
   80500:	d159      	bne.n	805b6 <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80502:	4a2e      	ldr	r2, [pc, #184]	; (805bc <can_init+0xd4>)
   80504:	6813      	ldr	r3, [r2, #0]
   80506:	f023 0301 	bic.w	r3, r3, #1
   8050a:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8050c:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8050e:	4b2c      	ldr	r3, [pc, #176]	; (805c0 <can_init+0xd8>)
   80510:	f44f 7440 	mov.w	r4, #768	; 0x300
   80514:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80516:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80518:	f024 0403 	bic.w	r4, r4, #3
   8051c:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   8051e:	2403      	movs	r4, #3
   80520:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80522:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80524:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80528:	4c26      	ldr	r4, [pc, #152]	; (805c4 <can_init+0xdc>)
   8052a:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   8052e:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   80532:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   80536:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   8053a:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   8053c:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8053e:	e019      	b.n	80574 <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80540:	481e      	ldr	r0, [pc, #120]	; (805bc <can_init+0xd4>)
   80542:	f101 0310 	add.w	r3, r1, #16
   80546:	015b      	lsls	r3, r3, #5
   80548:	18c2      	adds	r2, r0, r3
   8054a:	2600      	movs	r6, #0
   8054c:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8054e:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   80552:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   80556:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   8055a:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   8055e:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80560:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   80564:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80568:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   8056c:	2301      	movs	r3, #1
   8056e:	408b      	lsls	r3, r1
   80570:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80572:	3101      	adds	r1, #1
   80574:	42b9      	cmp	r1, r7
   80576:	dde3      	ble.n	80540 <can_init+0x58>
   80578:	2300      	movs	r3, #0
   8057a:	e00d      	b.n	80598 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8057c:	490f      	ldr	r1, [pc, #60]	; (805bc <can_init+0xd4>)
   8057e:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80582:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   80586:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8058a:	f103 0210 	add.w	r2, r3, #16
   8058e:	0152      	lsls	r2, r2, #5
   80590:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80594:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80596:	3301      	adds	r3, #1
   80598:	42ab      	cmp	r3, r5
   8059a:	dbef      	blt.n	8057c <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8059c:	4b07      	ldr	r3, [pc, #28]	; (805bc <can_init+0xd4>)
   8059e:	605c      	str	r4, [r3, #4]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   805a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
   805a4:	4a08      	ldr	r2, [pc, #32]	; (805c8 <can_init+0xe0>)
   805a6:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   805a8:	681a      	ldr	r2, [r3, #0]
   805aa:	f042 0201 	orr.w	r2, r2, #1
   805ae:	601a      	str	r2, [r3, #0]

	return 0;
   805b0:	2000      	movs	r0, #0
}
   805b2:	bcf0      	pop	{r4, r5, r6, r7}
   805b4:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   805b6:	2001      	movs	r0, #1
   805b8:	e7fb      	b.n	805b2 <can_init+0xca>
   805ba:	bf00      	nop
   805bc:	400b4000 	.word	0x400b4000
   805c0:	400e0e00 	.word	0x400e0e00
   805c4:	1000102b 	.word	0x1000102b
   805c8:	e000e100 	.word	0xe000e100

000805cc <can_init_def_tx_rx_mb>:
{
   805cc:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   805ce:	2202      	movs	r2, #2
   805d0:	2101      	movs	r1, #1
   805d2:	4b01      	ldr	r3, [pc, #4]	; (805d8 <can_init_def_tx_rx_mb+0xc>)
   805d4:	4798      	blx	r3
}
   805d6:	bd08      	pop	{r3, pc}
   805d8:	000804e9 	.word	0x000804e9

000805dc <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   805dc:	014b      	lsls	r3, r1, #5
   805de:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   805e2:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   805e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   805ea:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805ee:	d033      	beq.n	80658 <can_receive+0x7c>
{
   805f0:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   805f2:	014b      	lsls	r3, r1, #5
   805f4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   805f8:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   805fc:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80600:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80604:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80608:	f3c5 458a 	ubfx	r5, r5, #18, #11
   8060c:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   8060e:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   80612:	f3c5 4503 	ubfx	r5, r5, #16, #4
   80616:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80618:	2300      	movs	r3, #0
   8061a:	e003      	b.n	80624 <can_receive+0x48>
				data_low = data_low >> 8;
				//printf("Du kom hit6, data length er"); 
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   8061c:	18c6      	adds	r6, r0, r3
   8061e:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80620:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   80622:	3301      	adds	r3, #1
   80624:	42ab      	cmp	r3, r5
   80626:	da05      	bge.n	80634 <can_receive+0x58>
			if(i < 4)
   80628:	2b03      	cmp	r3, #3
   8062a:	dcf7      	bgt.n	8061c <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   8062c:	18c6      	adds	r6, r0, r3
   8062e:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80630:	0a24      	lsrs	r4, r4, #8
   80632:	e7f6      	b.n	80622 <can_receive+0x46>
				//printf("Du kom hit7"); 
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   80634:	4b09      	ldr	r3, [pc, #36]	; (8065c <can_receive+0x80>)
   80636:	f101 0210 	add.w	r2, r1, #16
   8063a:	0152      	lsls	r2, r2, #5
   8063c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80640:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   80642:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   80646:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8064a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8064e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   80652:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   80654:	bc70      	pop	{r4, r5, r6}
   80656:	4770      	bx	lr
		return 1;
   80658:	2001      	movs	r0, #1
   8065a:	4770      	bx	lr
   8065c:	400b4000 	.word	0x400b4000

00080660 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80660:	b510      	push	{r4, lr}
   80662:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	
	char can_sr = CAN0->CAN_SR; 
   80664:	4b1b      	ldr	r3, [pc, #108]	; (806d4 <CAN0_Handler+0x74>)
   80666:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80668:	f014 0f06 	tst.w	r4, #6
   8066c:	d024      	beq.n	806b8 <CAN0_Handler+0x58>
	{
		
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   8066e:	f014 0f02 	tst.w	r4, #2
   80672:	d108      	bne.n	80686 <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80674:	f014 0f04 	tst.w	r4, #4
   80678:	d00a      	beq.n	80690 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   8067a:	2102      	movs	r1, #2
   8067c:	a801      	add	r0, sp, #4
   8067e:	4b16      	ldr	r3, [pc, #88]	; (806d8 <CAN0_Handler+0x78>)
   80680:	4798      	blx	r3
{
   80682:	2300      	movs	r3, #0
   80684:	e00f      	b.n	806a6 <CAN0_Handler+0x46>
			can_receive(&message, 1);
   80686:	2101      	movs	r1, #1
   80688:	a801      	add	r0, sp, #4
   8068a:	4b13      	ldr	r3, [pc, #76]	; (806d8 <CAN0_Handler+0x78>)
   8068c:	4798      	blx	r3
   8068e:	e7f8      	b.n	80682 <CAN0_Handler+0x22>
		}
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80690:	4812      	ldr	r0, [pc, #72]	; (806dc <CAN0_Handler+0x7c>)
   80692:	4b13      	ldr	r3, [pc, #76]	; (806e0 <CAN0_Handler+0x80>)
   80694:	4798      	blx	r3
   80696:	e7f4      	b.n	80682 <CAN0_Handler+0x22>
		//printf("[ ");
		for (int i = 0 ; i< message.data_length; i++)
		{
			
			//printf("%d ,", message.data[i]);
			js_pos_2[i] = message.data[i];
   80698:	aa04      	add	r2, sp, #16
   8069a:	441a      	add	r2, r3
   8069c:	f812 1c09 	ldrb.w	r1, [r2, #-9]
   806a0:	4a10      	ldr	r2, [pc, #64]	; (806e4 <CAN0_Handler+0x84>)
   806a2:	54d1      	strb	r1, [r2, r3]
		for (int i = 0 ; i< message.data_length; i++)
   806a4:	3301      	adds	r3, #1
   806a6:	f89d 2006 	ldrb.w	r2, [sp, #6]
   806aa:	4293      	cmp	r3, r2
   806ac:	dbf4      	blt.n	80698 <CAN0_Handler+0x38>
   806ae:	2300      	movs	r3, #0
   806b0:	e000      	b.n	806b4 <CAN0_Handler+0x54>
		
		
		
		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   806b2:	3301      	adds	r3, #1
   806b4:	4293      	cmp	r3, r2
   806b6:	dbfc      	blt.n	806b2 <CAN0_Handler+0x52>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   806b8:	f014 0f01 	tst.w	r4, #1
   806bc:	d002      	beq.n	806c4 <CAN0_Handler+0x64>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   806be:	2201      	movs	r2, #1
   806c0:	4b04      	ldr	r3, [pc, #16]	; (806d4 <CAN0_Handler+0x74>)
   806c2:	609a      	str	r2, [r3, #8]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   806c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
   806c8:	4b07      	ldr	r3, [pc, #28]	; (806e8 <CAN0_Handler+0x88>)
   806ca:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   806ce:	b004      	add	sp, #16
   806d0:	bd10      	pop	{r4, pc}
   806d2:	bf00      	nop
   806d4:	400b4000 	.word	0x400b4000
   806d8:	000805dd 	.word	0x000805dd
   806dc:	00081988 	.word	0x00081988
   806e0:	00080995 	.word	0x00080995
   806e4:	20000454 	.word	0x20000454
   806e8:	e000e100 	.word	0xe000e100

000806ec <get_js_pos>:

void get_js_pos(uint8_t* adress){
	for (int i = 0; i < 4; i++)
   806ec:	2300      	movs	r3, #0
   806ee:	e003      	b.n	806f8 <get_js_pos+0xc>
	{
		adress[i] = js_pos_2[i]; 
   806f0:	4a03      	ldr	r2, [pc, #12]	; (80700 <get_js_pos+0x14>)
   806f2:	5cd2      	ldrb	r2, [r2, r3]
   806f4:	54c2      	strb	r2, [r0, r3]
	for (int i = 0; i < 4; i++)
   806f6:	3301      	adds	r3, #1
   806f8:	2b03      	cmp	r3, #3
   806fa:	ddf9      	ble.n	806f0 <get_js_pos+0x4>
	}
	 
   806fc:	4770      	bx	lr
   806fe:	bf00      	nop
   80700:	20000454 	.word	0x20000454

00080704 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80704:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80706:	b2c8      	uxtb	r0, r1
   80708:	4b01      	ldr	r3, [pc, #4]	; (80710 <printchar+0xc>)
   8070a:	4798      	blx	r3
   8070c:	bd08      	pop	{r3, pc}
   8070e:	bf00      	nop
   80710:	00080a21 	.word	0x00080a21

00080714 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80718:	4607      	mov	r7, r0
   8071a:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   8071c:	1e15      	subs	r5, r2, #0
   8071e:	dd02      	ble.n	80726 <prints+0x12>
   80720:	460a      	mov	r2, r1
   80722:	2100      	movs	r1, #0
   80724:	e004      	b.n	80730 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80726:	f04f 0820 	mov.w	r8, #32
   8072a:	e00e      	b.n	8074a <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   8072c:	3101      	adds	r1, #1
   8072e:	3201      	adds	r2, #1
   80730:	7810      	ldrb	r0, [r2, #0]
   80732:	2800      	cmp	r0, #0
   80734:	d1fa      	bne.n	8072c <prints+0x18>
		if (len >= width) width = 0;
   80736:	42a9      	cmp	r1, r5
   80738:	da01      	bge.n	8073e <prints+0x2a>
		else width -= len;
   8073a:	1a6d      	subs	r5, r5, r1
   8073c:	e000      	b.n	80740 <prints+0x2c>
		if (len >= width) width = 0;
   8073e:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80740:	f013 0f02 	tst.w	r3, #2
   80744:	d106      	bne.n	80754 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80746:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   8074a:	f013 0401 	ands.w	r4, r3, #1
   8074e:	d00a      	beq.n	80766 <prints+0x52>
	register int pc = 0, padchar = ' ';
   80750:	2400      	movs	r4, #0
   80752:	e010      	b.n	80776 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80754:	f04f 0830 	mov.w	r8, #48	; 0x30
   80758:	e7f7      	b.n	8074a <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   8075a:	4641      	mov	r1, r8
   8075c:	4638      	mov	r0, r7
   8075e:	4b0d      	ldr	r3, [pc, #52]	; (80794 <prints+0x80>)
   80760:	4798      	blx	r3
			++pc;
   80762:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80764:	3d01      	subs	r5, #1
   80766:	2d00      	cmp	r5, #0
   80768:	dcf7      	bgt.n	8075a <prints+0x46>
   8076a:	e004      	b.n	80776 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   8076c:	4638      	mov	r0, r7
   8076e:	4b09      	ldr	r3, [pc, #36]	; (80794 <prints+0x80>)
   80770:	4798      	blx	r3
		++pc;
   80772:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80774:	3601      	adds	r6, #1
   80776:	7831      	ldrb	r1, [r6, #0]
   80778:	2900      	cmp	r1, #0
   8077a:	d1f7      	bne.n	8076c <prints+0x58>
   8077c:	e005      	b.n	8078a <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   8077e:	4641      	mov	r1, r8
   80780:	4638      	mov	r0, r7
   80782:	4b04      	ldr	r3, [pc, #16]	; (80794 <prints+0x80>)
   80784:	4798      	blx	r3
		++pc;
   80786:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80788:	3d01      	subs	r5, #1
   8078a:	2d00      	cmp	r5, #0
   8078c:	dcf7      	bgt.n	8077e <prints+0x6a>
	}

	return pc;
}
   8078e:	4620      	mov	r0, r4
   80790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80794:	00080705 	.word	0x00080705

00080798 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80798:	b5f0      	push	{r4, r5, r6, r7, lr}
   8079a:	b085      	sub	sp, #20
   8079c:	4607      	mov	r7, r0
   8079e:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   807a0:	b151      	cbz	r1, 807b8 <printi+0x20>
   807a2:	461e      	mov	r6, r3
   807a4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   807a6:	b113      	cbz	r3, 807ae <printi+0x16>
   807a8:	2a0a      	cmp	r2, #10
   807aa:	d012      	beq.n	807d2 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   807ac:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   807ae:	ad04      	add	r5, sp, #16
   807b0:	2300      	movs	r3, #0
   807b2:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   807b6:	e018      	b.n	807ea <printi+0x52>
		print_buf[0] = '0';
   807b8:	2330      	movs	r3, #48	; 0x30
   807ba:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   807be:	2300      	movs	r3, #0
   807c0:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   807c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   807c8:	a901      	add	r1, sp, #4
   807ca:	4638      	mov	r0, r7
   807cc:	4c1b      	ldr	r4, [pc, #108]	; (8083c <printi+0xa4>)
   807ce:	47a0      	blx	r4
   807d0:	e029      	b.n	80826 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   807d2:	2900      	cmp	r1, #0
   807d4:	db01      	blt.n	807da <printi+0x42>
	register int t, neg = 0, pc = 0;
   807d6:	2600      	movs	r6, #0
   807d8:	e7e9      	b.n	807ae <printi+0x16>
		u = -i;
   807da:	424c      	negs	r4, r1
		neg = 1;
   807dc:	2601      	movs	r6, #1
   807de:	e7e6      	b.n	807ae <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   807e0:	3330      	adds	r3, #48	; 0x30
   807e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   807e6:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   807ea:	b14c      	cbz	r4, 80800 <printi+0x68>
		t = u % b;
   807ec:	fbb4 f3f2 	udiv	r3, r4, r2
   807f0:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   807f4:	2b09      	cmp	r3, #9
   807f6:	ddf3      	ble.n	807e0 <printi+0x48>
			t += letbase - '0' - 10;
   807f8:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   807fc:	440b      	add	r3, r1
   807fe:	e7ef      	b.n	807e0 <printi+0x48>
	}

	if (neg) {
   80800:	b156      	cbz	r6, 80818 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80804:	b11b      	cbz	r3, 8080e <printi+0x76>
   80806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80808:	f013 0f02 	tst.w	r3, #2
   8080c:	d10d      	bne.n	8082a <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8080e:	232d      	movs	r3, #45	; 0x2d
   80810:	f805 3c01 	strb.w	r3, [r5, #-1]
   80814:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80816:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80818:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8081a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8081c:	4629      	mov	r1, r5
   8081e:	4638      	mov	r0, r7
   80820:	4c06      	ldr	r4, [pc, #24]	; (8083c <printi+0xa4>)
   80822:	47a0      	blx	r4
   80824:	4430      	add	r0, r6
}
   80826:	b005      	add	sp, #20
   80828:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   8082a:	212d      	movs	r1, #45	; 0x2d
   8082c:	4638      	mov	r0, r7
   8082e:	4b04      	ldr	r3, [pc, #16]	; (80840 <printi+0xa8>)
   80830:	4798      	blx	r3
			--width;
   80832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80834:	3b01      	subs	r3, #1
   80836:	930a      	str	r3, [sp, #40]	; 0x28
   80838:	e7ee      	b.n	80818 <printi+0x80>
   8083a:	bf00      	nop
   8083c:	00080715 	.word	0x00080715
   80840:	00080705 	.word	0x00080705

00080844 <print>:

static int print( char **out, const char *format, va_list args )
{
   80844:	b5f0      	push	{r4, r5, r6, r7, lr}
   80846:	b089      	sub	sp, #36	; 0x24
   80848:	4606      	mov	r6, r0
   8084a:	460c      	mov	r4, r1
   8084c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   8084e:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80850:	e081      	b.n	80956 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80852:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80854:	2301      	movs	r3, #1
   80856:	e08b      	b.n	80970 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80858:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   8085a:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   8085e:	7822      	ldrb	r2, [r4, #0]
   80860:	2a30      	cmp	r2, #48	; 0x30
   80862:	d0f9      	beq.n	80858 <print+0x14>
   80864:	2200      	movs	r2, #0
   80866:	e006      	b.n	80876 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80868:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8086c:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   8086e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80872:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80874:	3401      	adds	r4, #1
   80876:	7821      	ldrb	r1, [r4, #0]
   80878:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   8087c:	b2c0      	uxtb	r0, r0
   8087e:	2809      	cmp	r0, #9
   80880:	d9f2      	bls.n	80868 <print+0x24>
			}
			if( *format == 's' ) {
   80882:	2973      	cmp	r1, #115	; 0x73
   80884:	d018      	beq.n	808b8 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80886:	2964      	cmp	r1, #100	; 0x64
   80888:	d022      	beq.n	808d0 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   8088a:	2978      	cmp	r1, #120	; 0x78
   8088c:	d02f      	beq.n	808ee <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   8088e:	2958      	cmp	r1, #88	; 0x58
   80890:	d03c      	beq.n	8090c <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80892:	2975      	cmp	r1, #117	; 0x75
   80894:	d049      	beq.n	8092a <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80896:	2963      	cmp	r1, #99	; 0x63
   80898:	d15c      	bne.n	80954 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   8089a:	9905      	ldr	r1, [sp, #20]
   8089c:	1d08      	adds	r0, r1, #4
   8089e:	9005      	str	r0, [sp, #20]
   808a0:	7809      	ldrb	r1, [r1, #0]
   808a2:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   808a6:	2100      	movs	r1, #0
   808a8:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   808ac:	a907      	add	r1, sp, #28
   808ae:	4630      	mov	r0, r6
   808b0:	4f34      	ldr	r7, [pc, #208]	; (80984 <print+0x140>)
   808b2:	47b8      	blx	r7
   808b4:	4405      	add	r5, r0
				continue;
   808b6:	e04d      	b.n	80954 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   808b8:	9905      	ldr	r1, [sp, #20]
   808ba:	1d08      	adds	r0, r1, #4
   808bc:	9005      	str	r0, [sp, #20]
   808be:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   808c0:	b121      	cbz	r1, 808cc <print+0x88>
   808c2:	4630      	mov	r0, r6
   808c4:	4f2f      	ldr	r7, [pc, #188]	; (80984 <print+0x140>)
   808c6:	47b8      	blx	r7
   808c8:	4405      	add	r5, r0
				continue;
   808ca:	e043      	b.n	80954 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   808cc:	492e      	ldr	r1, [pc, #184]	; (80988 <print+0x144>)
   808ce:	e7f8      	b.n	808c2 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   808d0:	9905      	ldr	r1, [sp, #20]
   808d2:	1d08      	adds	r0, r1, #4
   808d4:	9005      	str	r0, [sp, #20]
   808d6:	6809      	ldr	r1, [r1, #0]
   808d8:	2061      	movs	r0, #97	; 0x61
   808da:	9002      	str	r0, [sp, #8]
   808dc:	9301      	str	r3, [sp, #4]
   808de:	9200      	str	r2, [sp, #0]
   808e0:	2301      	movs	r3, #1
   808e2:	220a      	movs	r2, #10
   808e4:	4630      	mov	r0, r6
   808e6:	4f29      	ldr	r7, [pc, #164]	; (8098c <print+0x148>)
   808e8:	47b8      	blx	r7
   808ea:	4405      	add	r5, r0
				continue;
   808ec:	e032      	b.n	80954 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   808ee:	9905      	ldr	r1, [sp, #20]
   808f0:	1d08      	adds	r0, r1, #4
   808f2:	9005      	str	r0, [sp, #20]
   808f4:	6809      	ldr	r1, [r1, #0]
   808f6:	2061      	movs	r0, #97	; 0x61
   808f8:	9002      	str	r0, [sp, #8]
   808fa:	9301      	str	r3, [sp, #4]
   808fc:	9200      	str	r2, [sp, #0]
   808fe:	2300      	movs	r3, #0
   80900:	2210      	movs	r2, #16
   80902:	4630      	mov	r0, r6
   80904:	4f21      	ldr	r7, [pc, #132]	; (8098c <print+0x148>)
   80906:	47b8      	blx	r7
   80908:	4405      	add	r5, r0
				continue;
   8090a:	e023      	b.n	80954 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   8090c:	9905      	ldr	r1, [sp, #20]
   8090e:	1d08      	adds	r0, r1, #4
   80910:	9005      	str	r0, [sp, #20]
   80912:	6809      	ldr	r1, [r1, #0]
   80914:	2041      	movs	r0, #65	; 0x41
   80916:	9002      	str	r0, [sp, #8]
   80918:	9301      	str	r3, [sp, #4]
   8091a:	9200      	str	r2, [sp, #0]
   8091c:	2300      	movs	r3, #0
   8091e:	2210      	movs	r2, #16
   80920:	4630      	mov	r0, r6
   80922:	4f1a      	ldr	r7, [pc, #104]	; (8098c <print+0x148>)
   80924:	47b8      	blx	r7
   80926:	4405      	add	r5, r0
				continue;
   80928:	e014      	b.n	80954 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   8092a:	9905      	ldr	r1, [sp, #20]
   8092c:	1d08      	adds	r0, r1, #4
   8092e:	9005      	str	r0, [sp, #20]
   80930:	6809      	ldr	r1, [r1, #0]
   80932:	2061      	movs	r0, #97	; 0x61
   80934:	9002      	str	r0, [sp, #8]
   80936:	9301      	str	r3, [sp, #4]
   80938:	9200      	str	r2, [sp, #0]
   8093a:	2300      	movs	r3, #0
   8093c:	220a      	movs	r2, #10
   8093e:	4630      	mov	r0, r6
   80940:	4f12      	ldr	r7, [pc, #72]	; (8098c <print+0x148>)
   80942:	47b8      	blx	r7
   80944:	4405      	add	r5, r0
				continue;
   80946:	e005      	b.n	80954 <print+0x110>
			++format;
   80948:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   8094a:	7821      	ldrb	r1, [r4, #0]
   8094c:	4630      	mov	r0, r6
   8094e:	4b10      	ldr	r3, [pc, #64]	; (80990 <print+0x14c>)
   80950:	4798      	blx	r3
			++pc;
   80952:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80954:	3401      	adds	r4, #1
   80956:	7823      	ldrb	r3, [r4, #0]
   80958:	b163      	cbz	r3, 80974 <print+0x130>
		if (*format == '%') {
   8095a:	2b25      	cmp	r3, #37	; 0x25
   8095c:	d1f5      	bne.n	8094a <print+0x106>
			++format;
   8095e:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80960:	7863      	ldrb	r3, [r4, #1]
   80962:	b13b      	cbz	r3, 80974 <print+0x130>
			if (*format == '%') goto out;
   80964:	2b25      	cmp	r3, #37	; 0x25
   80966:	d0ef      	beq.n	80948 <print+0x104>
			if (*format == '-') {
   80968:	2b2d      	cmp	r3, #45	; 0x2d
   8096a:	f43f af72 	beq.w	80852 <print+0xe>
			width = pad = 0;
   8096e:	2300      	movs	r3, #0
   80970:	4614      	mov	r4, r2
   80972:	e774      	b.n	8085e <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80974:	b116      	cbz	r6, 8097c <print+0x138>
   80976:	6833      	ldr	r3, [r6, #0]
   80978:	2200      	movs	r2, #0
   8097a:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   8097c:	4628      	mov	r0, r5
   8097e:	b009      	add	sp, #36	; 0x24
   80980:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80982:	bf00      	nop
   80984:	00080715 	.word	0x00080715
   80988:	000819b4 	.word	0x000819b4
   8098c:	00080799 	.word	0x00080799
   80990:	00080705 	.word	0x00080705

00080994 <printf>:

int printf(const char *format, ...)
{
   80994:	b40f      	push	{r0, r1, r2, r3}
   80996:	b500      	push	{lr}
   80998:	b083      	sub	sp, #12
   8099a:	aa04      	add	r2, sp, #16
   8099c:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   809a0:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   809a2:	2000      	movs	r0, #0
   809a4:	4b03      	ldr	r3, [pc, #12]	; (809b4 <printf+0x20>)
   809a6:	4798      	blx	r3
}
   809a8:	b003      	add	sp, #12
   809aa:	f85d eb04 	ldr.w	lr, [sp], #4
   809ae:	b004      	add	sp, #16
   809b0:	4770      	bx	lr
   809b2:	bf00      	nop
   809b4:	00080845 	.word	0x00080845

000809b8 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   809b8:	4b16      	ldr	r3, [pc, #88]	; (80a14 <configure_uart+0x5c>)
   809ba:	2200      	movs	r2, #0
   809bc:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   809be:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   809c0:	4b15      	ldr	r3, [pc, #84]	; (80a18 <configure_uart+0x60>)
   809c2:	f44f 7140 	mov.w	r1, #768	; 0x300
   809c6:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   809c8:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   809ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   809cc:	6f18      	ldr	r0, [r3, #112]	; 0x70
   809ce:	4002      	ands	r2, r0
   809d0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   809d4:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   809d6:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   809d8:	f44f 7280 	mov.w	r2, #256	; 0x100
   809dc:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   809e0:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   809e2:	f503 7300 	add.w	r3, r3, #512	; 0x200
   809e6:	21ac      	movs	r1, #172	; 0xac
   809e8:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR), where MCK = 84 000 000 (frequency of ATSAM, we think)  
   809ea:	f240 2123 	movw	r1, #547	; 0x223
   809ee:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   809f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
   809f4:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   809f6:	f240 2102 	movw	r1, #514	; 0x202
   809fa:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   809fe:	f04f 31ff 	mov.w	r1, #4294967295
   80a02:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80a04:	21e1      	movs	r1, #225	; 0xe1
   80a06:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80a08:	4904      	ldr	r1, [pc, #16]	; (80a1c <configure_uart+0x64>)
   80a0a:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a0c:	2250      	movs	r2, #80	; 0x50
   80a0e:	601a      	str	r2, [r3, #0]
   80a10:	4770      	bx	lr
   80a12:	bf00      	nop
   80a14:	20000458 	.word	0x20000458
   80a18:	400e0e00 	.word	0x400e0e00
   80a1c:	e000e100 	.word	0xe000e100

00080a20 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80a20:	4b07      	ldr	r3, [pc, #28]	; (80a40 <uart_putchar+0x20>)
   80a22:	695b      	ldr	r3, [r3, #20]
   80a24:	f013 0f02 	tst.w	r3, #2
   80a28:	d008      	beq.n	80a3c <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80a2a:	4b05      	ldr	r3, [pc, #20]	; (80a40 <uart_putchar+0x20>)
   80a2c:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80a2e:	4b04      	ldr	r3, [pc, #16]	; (80a40 <uart_putchar+0x20>)
   80a30:	695b      	ldr	r3, [r3, #20]
   80a32:	f413 7f00 	tst.w	r3, #512	; 0x200
   80a36:	d0fa      	beq.n	80a2e <uart_putchar+0xe>
	return 0;
   80a38:	2000      	movs	r0, #0
   80a3a:	4770      	bx	lr
	return 1;
   80a3c:	2001      	movs	r0, #1
}
   80a3e:	4770      	bx	lr
   80a40:	400e0800 	.word	0x400e0800

00080a44 <UART_Handler>:

void UART_Handler(void)
{
   80a44:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80a46:	4b15      	ldr	r3, [pc, #84]	; (80a9c <UART_Handler+0x58>)
   80a48:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80a4a:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80a4e:	d003      	beq.n	80a58 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80a50:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80a54:	4a11      	ldr	r2, [pc, #68]	; (80a9c <UART_Handler+0x58>)
   80a56:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80a58:	f013 0f01 	tst.w	r3, #1
   80a5c:	d012      	beq.n	80a84 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80a5e:	4810      	ldr	r0, [pc, #64]	; (80aa0 <UART_Handler+0x5c>)
   80a60:	7842      	ldrb	r2, [r0, #1]
   80a62:	1c53      	adds	r3, r2, #1
   80a64:	4259      	negs	r1, r3
   80a66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80a6a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80a6e:	bf58      	it	pl
   80a70:	424b      	negpl	r3, r1
   80a72:	7801      	ldrb	r1, [r0, #0]
   80a74:	428b      	cmp	r3, r1
   80a76:	d006      	beq.n	80a86 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80a78:	4908      	ldr	r1, [pc, #32]	; (80a9c <UART_Handler+0x58>)
   80a7a:	6988      	ldr	r0, [r1, #24]
   80a7c:	4908      	ldr	r1, [pc, #32]	; (80aa0 <UART_Handler+0x5c>)
   80a7e:	440a      	add	r2, r1
   80a80:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80a82:	704b      	strb	r3, [r1, #1]
   80a84:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80a86:	4807      	ldr	r0, [pc, #28]	; (80aa4 <UART_Handler+0x60>)
   80a88:	4b07      	ldr	r3, [pc, #28]	; (80aa8 <UART_Handler+0x64>)
   80a8a:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80a8c:	4b04      	ldr	r3, [pc, #16]	; (80aa0 <UART_Handler+0x5c>)
   80a8e:	7859      	ldrb	r1, [r3, #1]
   80a90:	4a02      	ldr	r2, [pc, #8]	; (80a9c <UART_Handler+0x58>)
   80a92:	6992      	ldr	r2, [r2, #24]
   80a94:	440b      	add	r3, r1
   80a96:	709a      	strb	r2, [r3, #2]
			return;
   80a98:	bd08      	pop	{r3, pc}
   80a9a:	bf00      	nop
   80a9c:	400e0800 	.word	0x400e0800
   80aa0:	20000458 	.word	0x20000458
   80aa4:	000819bc 	.word	0x000819bc
   80aa8:	00080995 	.word	0x00080995

00080aac <__aeabi_drsub>:
   80aac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80ab0:	e002      	b.n	80ab8 <__adddf3>
   80ab2:	bf00      	nop

00080ab4 <__aeabi_dsub>:
   80ab4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080ab8 <__adddf3>:
   80ab8:	b530      	push	{r4, r5, lr}
   80aba:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80abe:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80ac2:	ea94 0f05 	teq	r4, r5
   80ac6:	bf08      	it	eq
   80ac8:	ea90 0f02 	teqeq	r0, r2
   80acc:	bf1f      	itttt	ne
   80ace:	ea54 0c00 	orrsne.w	ip, r4, r0
   80ad2:	ea55 0c02 	orrsne.w	ip, r5, r2
   80ad6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80ada:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ade:	f000 80e2 	beq.w	80ca6 <__adddf3+0x1ee>
   80ae2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80ae6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80aea:	bfb8      	it	lt
   80aec:	426d      	neglt	r5, r5
   80aee:	dd0c      	ble.n	80b0a <__adddf3+0x52>
   80af0:	442c      	add	r4, r5
   80af2:	ea80 0202 	eor.w	r2, r0, r2
   80af6:	ea81 0303 	eor.w	r3, r1, r3
   80afa:	ea82 0000 	eor.w	r0, r2, r0
   80afe:	ea83 0101 	eor.w	r1, r3, r1
   80b02:	ea80 0202 	eor.w	r2, r0, r2
   80b06:	ea81 0303 	eor.w	r3, r1, r3
   80b0a:	2d36      	cmp	r5, #54	; 0x36
   80b0c:	bf88      	it	hi
   80b0e:	bd30      	pophi	{r4, r5, pc}
   80b10:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80b14:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80b18:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80b1c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80b20:	d002      	beq.n	80b28 <__adddf3+0x70>
   80b22:	4240      	negs	r0, r0
   80b24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80b28:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80b2c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80b30:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80b34:	d002      	beq.n	80b3c <__adddf3+0x84>
   80b36:	4252      	negs	r2, r2
   80b38:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80b3c:	ea94 0f05 	teq	r4, r5
   80b40:	f000 80a7 	beq.w	80c92 <__adddf3+0x1da>
   80b44:	f1a4 0401 	sub.w	r4, r4, #1
   80b48:	f1d5 0e20 	rsbs	lr, r5, #32
   80b4c:	db0d      	blt.n	80b6a <__adddf3+0xb2>
   80b4e:	fa02 fc0e 	lsl.w	ip, r2, lr
   80b52:	fa22 f205 	lsr.w	r2, r2, r5
   80b56:	1880      	adds	r0, r0, r2
   80b58:	f141 0100 	adc.w	r1, r1, #0
   80b5c:	fa03 f20e 	lsl.w	r2, r3, lr
   80b60:	1880      	adds	r0, r0, r2
   80b62:	fa43 f305 	asr.w	r3, r3, r5
   80b66:	4159      	adcs	r1, r3
   80b68:	e00e      	b.n	80b88 <__adddf3+0xd0>
   80b6a:	f1a5 0520 	sub.w	r5, r5, #32
   80b6e:	f10e 0e20 	add.w	lr, lr, #32
   80b72:	2a01      	cmp	r2, #1
   80b74:	fa03 fc0e 	lsl.w	ip, r3, lr
   80b78:	bf28      	it	cs
   80b7a:	f04c 0c02 	orrcs.w	ip, ip, #2
   80b7e:	fa43 f305 	asr.w	r3, r3, r5
   80b82:	18c0      	adds	r0, r0, r3
   80b84:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80b88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80b8c:	d507      	bpl.n	80b9e <__adddf3+0xe6>
   80b8e:	f04f 0e00 	mov.w	lr, #0
   80b92:	f1dc 0c00 	rsbs	ip, ip, #0
   80b96:	eb7e 0000 	sbcs.w	r0, lr, r0
   80b9a:	eb6e 0101 	sbc.w	r1, lr, r1
   80b9e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80ba2:	d31b      	bcc.n	80bdc <__adddf3+0x124>
   80ba4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80ba8:	d30c      	bcc.n	80bc4 <__adddf3+0x10c>
   80baa:	0849      	lsrs	r1, r1, #1
   80bac:	ea5f 0030 	movs.w	r0, r0, rrx
   80bb0:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80bb4:	f104 0401 	add.w	r4, r4, #1
   80bb8:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80bbc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80bc0:	f080 809a 	bcs.w	80cf8 <__adddf3+0x240>
   80bc4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80bc8:	bf08      	it	eq
   80bca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80bce:	f150 0000 	adcs.w	r0, r0, #0
   80bd2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80bd6:	ea41 0105 	orr.w	r1, r1, r5
   80bda:	bd30      	pop	{r4, r5, pc}
   80bdc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80be0:	4140      	adcs	r0, r0
   80be2:	eb41 0101 	adc.w	r1, r1, r1
   80be6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80bea:	f1a4 0401 	sub.w	r4, r4, #1
   80bee:	d1e9      	bne.n	80bc4 <__adddf3+0x10c>
   80bf0:	f091 0f00 	teq	r1, #0
   80bf4:	bf04      	itt	eq
   80bf6:	4601      	moveq	r1, r0
   80bf8:	2000      	moveq	r0, #0
   80bfa:	fab1 f381 	clz	r3, r1
   80bfe:	bf08      	it	eq
   80c00:	3320      	addeq	r3, #32
   80c02:	f1a3 030b 	sub.w	r3, r3, #11
   80c06:	f1b3 0220 	subs.w	r2, r3, #32
   80c0a:	da0c      	bge.n	80c26 <__adddf3+0x16e>
   80c0c:	320c      	adds	r2, #12
   80c0e:	dd08      	ble.n	80c22 <__adddf3+0x16a>
   80c10:	f102 0c14 	add.w	ip, r2, #20
   80c14:	f1c2 020c 	rsb	r2, r2, #12
   80c18:	fa01 f00c 	lsl.w	r0, r1, ip
   80c1c:	fa21 f102 	lsr.w	r1, r1, r2
   80c20:	e00c      	b.n	80c3c <__adddf3+0x184>
   80c22:	f102 0214 	add.w	r2, r2, #20
   80c26:	bfd8      	it	le
   80c28:	f1c2 0c20 	rsble	ip, r2, #32
   80c2c:	fa01 f102 	lsl.w	r1, r1, r2
   80c30:	fa20 fc0c 	lsr.w	ip, r0, ip
   80c34:	bfdc      	itt	le
   80c36:	ea41 010c 	orrle.w	r1, r1, ip
   80c3a:	4090      	lslle	r0, r2
   80c3c:	1ae4      	subs	r4, r4, r3
   80c3e:	bfa2      	ittt	ge
   80c40:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80c44:	4329      	orrge	r1, r5
   80c46:	bd30      	popge	{r4, r5, pc}
   80c48:	ea6f 0404 	mvn.w	r4, r4
   80c4c:	3c1f      	subs	r4, #31
   80c4e:	da1c      	bge.n	80c8a <__adddf3+0x1d2>
   80c50:	340c      	adds	r4, #12
   80c52:	dc0e      	bgt.n	80c72 <__adddf3+0x1ba>
   80c54:	f104 0414 	add.w	r4, r4, #20
   80c58:	f1c4 0220 	rsb	r2, r4, #32
   80c5c:	fa20 f004 	lsr.w	r0, r0, r4
   80c60:	fa01 f302 	lsl.w	r3, r1, r2
   80c64:	ea40 0003 	orr.w	r0, r0, r3
   80c68:	fa21 f304 	lsr.w	r3, r1, r4
   80c6c:	ea45 0103 	orr.w	r1, r5, r3
   80c70:	bd30      	pop	{r4, r5, pc}
   80c72:	f1c4 040c 	rsb	r4, r4, #12
   80c76:	f1c4 0220 	rsb	r2, r4, #32
   80c7a:	fa20 f002 	lsr.w	r0, r0, r2
   80c7e:	fa01 f304 	lsl.w	r3, r1, r4
   80c82:	ea40 0003 	orr.w	r0, r0, r3
   80c86:	4629      	mov	r1, r5
   80c88:	bd30      	pop	{r4, r5, pc}
   80c8a:	fa21 f004 	lsr.w	r0, r1, r4
   80c8e:	4629      	mov	r1, r5
   80c90:	bd30      	pop	{r4, r5, pc}
   80c92:	f094 0f00 	teq	r4, #0
   80c96:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80c9a:	bf06      	itte	eq
   80c9c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80ca0:	3401      	addeq	r4, #1
   80ca2:	3d01      	subne	r5, #1
   80ca4:	e74e      	b.n	80b44 <__adddf3+0x8c>
   80ca6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80caa:	bf18      	it	ne
   80cac:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80cb0:	d029      	beq.n	80d06 <__adddf3+0x24e>
   80cb2:	ea94 0f05 	teq	r4, r5
   80cb6:	bf08      	it	eq
   80cb8:	ea90 0f02 	teqeq	r0, r2
   80cbc:	d005      	beq.n	80cca <__adddf3+0x212>
   80cbe:	ea54 0c00 	orrs.w	ip, r4, r0
   80cc2:	bf04      	itt	eq
   80cc4:	4619      	moveq	r1, r3
   80cc6:	4610      	moveq	r0, r2
   80cc8:	bd30      	pop	{r4, r5, pc}
   80cca:	ea91 0f03 	teq	r1, r3
   80cce:	bf1e      	ittt	ne
   80cd0:	2100      	movne	r1, #0
   80cd2:	2000      	movne	r0, #0
   80cd4:	bd30      	popne	{r4, r5, pc}
   80cd6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80cda:	d105      	bne.n	80ce8 <__adddf3+0x230>
   80cdc:	0040      	lsls	r0, r0, #1
   80cde:	4149      	adcs	r1, r1
   80ce0:	bf28      	it	cs
   80ce2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80ce6:	bd30      	pop	{r4, r5, pc}
   80ce8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80cec:	bf3c      	itt	cc
   80cee:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80cf2:	bd30      	popcc	{r4, r5, pc}
   80cf4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80cf8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80cfc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80d00:	f04f 0000 	mov.w	r0, #0
   80d04:	bd30      	pop	{r4, r5, pc}
   80d06:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80d0a:	bf1a      	itte	ne
   80d0c:	4619      	movne	r1, r3
   80d0e:	4610      	movne	r0, r2
   80d10:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80d14:	bf1c      	itt	ne
   80d16:	460b      	movne	r3, r1
   80d18:	4602      	movne	r2, r0
   80d1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80d1e:	bf06      	itte	eq
   80d20:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80d24:	ea91 0f03 	teqeq	r1, r3
   80d28:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80d2c:	bd30      	pop	{r4, r5, pc}
   80d2e:	bf00      	nop

00080d30 <__aeabi_ui2d>:
   80d30:	f090 0f00 	teq	r0, #0
   80d34:	bf04      	itt	eq
   80d36:	2100      	moveq	r1, #0
   80d38:	4770      	bxeq	lr
   80d3a:	b530      	push	{r4, r5, lr}
   80d3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d40:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d44:	f04f 0500 	mov.w	r5, #0
   80d48:	f04f 0100 	mov.w	r1, #0
   80d4c:	e750      	b.n	80bf0 <__adddf3+0x138>
   80d4e:	bf00      	nop

00080d50 <__aeabi_i2d>:
   80d50:	f090 0f00 	teq	r0, #0
   80d54:	bf04      	itt	eq
   80d56:	2100      	moveq	r1, #0
   80d58:	4770      	bxeq	lr
   80d5a:	b530      	push	{r4, r5, lr}
   80d5c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d60:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d64:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80d68:	bf48      	it	mi
   80d6a:	4240      	negmi	r0, r0
   80d6c:	f04f 0100 	mov.w	r1, #0
   80d70:	e73e      	b.n	80bf0 <__adddf3+0x138>
   80d72:	bf00      	nop

00080d74 <__aeabi_f2d>:
   80d74:	0042      	lsls	r2, r0, #1
   80d76:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80d7a:	ea4f 0131 	mov.w	r1, r1, rrx
   80d7e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80d82:	bf1f      	itttt	ne
   80d84:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80d88:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d8c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80d90:	4770      	bxne	lr
   80d92:	f092 0f00 	teq	r2, #0
   80d96:	bf14      	ite	ne
   80d98:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80d9c:	4770      	bxeq	lr
   80d9e:	b530      	push	{r4, r5, lr}
   80da0:	f44f 7460 	mov.w	r4, #896	; 0x380
   80da4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80da8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80dac:	e720      	b.n	80bf0 <__adddf3+0x138>
   80dae:	bf00      	nop

00080db0 <__aeabi_ul2d>:
   80db0:	ea50 0201 	orrs.w	r2, r0, r1
   80db4:	bf08      	it	eq
   80db6:	4770      	bxeq	lr
   80db8:	b530      	push	{r4, r5, lr}
   80dba:	f04f 0500 	mov.w	r5, #0
   80dbe:	e00a      	b.n	80dd6 <__aeabi_l2d+0x16>

00080dc0 <__aeabi_l2d>:
   80dc0:	ea50 0201 	orrs.w	r2, r0, r1
   80dc4:	bf08      	it	eq
   80dc6:	4770      	bxeq	lr
   80dc8:	b530      	push	{r4, r5, lr}
   80dca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80dce:	d502      	bpl.n	80dd6 <__aeabi_l2d+0x16>
   80dd0:	4240      	negs	r0, r0
   80dd2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80dd6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80dda:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80dde:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80de2:	f43f aedc 	beq.w	80b9e <__adddf3+0xe6>
   80de6:	f04f 0203 	mov.w	r2, #3
   80dea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80dee:	bf18      	it	ne
   80df0:	3203      	addne	r2, #3
   80df2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80df6:	bf18      	it	ne
   80df8:	3203      	addne	r2, #3
   80dfa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   80dfe:	f1c2 0320 	rsb	r3, r2, #32
   80e02:	fa00 fc03 	lsl.w	ip, r0, r3
   80e06:	fa20 f002 	lsr.w	r0, r0, r2
   80e0a:	fa01 fe03 	lsl.w	lr, r1, r3
   80e0e:	ea40 000e 	orr.w	r0, r0, lr
   80e12:	fa21 f102 	lsr.w	r1, r1, r2
   80e16:	4414      	add	r4, r2
   80e18:	e6c1      	b.n	80b9e <__adddf3+0xe6>
   80e1a:	bf00      	nop

00080e1c <__aeabi_dmul>:
   80e1c:	b570      	push	{r4, r5, r6, lr}
   80e1e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80e22:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80e26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80e2a:	bf1d      	ittte	ne
   80e2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   80e30:	ea94 0f0c 	teqne	r4, ip
   80e34:	ea95 0f0c 	teqne	r5, ip
   80e38:	f000 f8de 	bleq	80ff8 <__aeabi_dmul+0x1dc>
   80e3c:	442c      	add	r4, r5
   80e3e:	ea81 0603 	eor.w	r6, r1, r3
   80e42:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   80e46:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   80e4a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   80e4e:	bf18      	it	ne
   80e50:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   80e54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80e58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80e5c:	d038      	beq.n	80ed0 <__aeabi_dmul+0xb4>
   80e5e:	fba0 ce02 	umull	ip, lr, r0, r2
   80e62:	f04f 0500 	mov.w	r5, #0
   80e66:	fbe1 e502 	umlal	lr, r5, r1, r2
   80e6a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   80e6e:	fbe0 e503 	umlal	lr, r5, r0, r3
   80e72:	f04f 0600 	mov.w	r6, #0
   80e76:	fbe1 5603 	umlal	r5, r6, r1, r3
   80e7a:	f09c 0f00 	teq	ip, #0
   80e7e:	bf18      	it	ne
   80e80:	f04e 0e01 	orrne.w	lr, lr, #1
   80e84:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   80e88:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   80e8c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   80e90:	d204      	bcs.n	80e9c <__aeabi_dmul+0x80>
   80e92:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   80e96:	416d      	adcs	r5, r5
   80e98:	eb46 0606 	adc.w	r6, r6, r6
   80e9c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   80ea0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   80ea4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   80ea8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   80eac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   80eb0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   80eb4:	bf88      	it	hi
   80eb6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   80eba:	d81e      	bhi.n	80efa <__aeabi_dmul+0xde>
   80ebc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   80ec0:	bf08      	it	eq
   80ec2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   80ec6:	f150 0000 	adcs.w	r0, r0, #0
   80eca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80ece:	bd70      	pop	{r4, r5, r6, pc}
   80ed0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   80ed4:	ea46 0101 	orr.w	r1, r6, r1
   80ed8:	ea40 0002 	orr.w	r0, r0, r2
   80edc:	ea81 0103 	eor.w	r1, r1, r3
   80ee0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   80ee4:	bfc2      	ittt	gt
   80ee6:	ebd4 050c 	rsbsgt	r5, r4, ip
   80eea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   80eee:	bd70      	popgt	{r4, r5, r6, pc}
   80ef0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80ef4:	f04f 0e00 	mov.w	lr, #0
   80ef8:	3c01      	subs	r4, #1
   80efa:	f300 80ab 	bgt.w	81054 <__aeabi_dmul+0x238>
   80efe:	f114 0f36 	cmn.w	r4, #54	; 0x36
   80f02:	bfde      	ittt	le
   80f04:	2000      	movle	r0, #0
   80f06:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   80f0a:	bd70      	pople	{r4, r5, r6, pc}
   80f0c:	f1c4 0400 	rsb	r4, r4, #0
   80f10:	3c20      	subs	r4, #32
   80f12:	da35      	bge.n	80f80 <__aeabi_dmul+0x164>
   80f14:	340c      	adds	r4, #12
   80f16:	dc1b      	bgt.n	80f50 <__aeabi_dmul+0x134>
   80f18:	f104 0414 	add.w	r4, r4, #20
   80f1c:	f1c4 0520 	rsb	r5, r4, #32
   80f20:	fa00 f305 	lsl.w	r3, r0, r5
   80f24:	fa20 f004 	lsr.w	r0, r0, r4
   80f28:	fa01 f205 	lsl.w	r2, r1, r5
   80f2c:	ea40 0002 	orr.w	r0, r0, r2
   80f30:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   80f34:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80f38:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f3c:	fa21 f604 	lsr.w	r6, r1, r4
   80f40:	eb42 0106 	adc.w	r1, r2, r6
   80f44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f48:	bf08      	it	eq
   80f4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f4e:	bd70      	pop	{r4, r5, r6, pc}
   80f50:	f1c4 040c 	rsb	r4, r4, #12
   80f54:	f1c4 0520 	rsb	r5, r4, #32
   80f58:	fa00 f304 	lsl.w	r3, r0, r4
   80f5c:	fa20 f005 	lsr.w	r0, r0, r5
   80f60:	fa01 f204 	lsl.w	r2, r1, r4
   80f64:	ea40 0002 	orr.w	r0, r0, r2
   80f68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f6c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f70:	f141 0100 	adc.w	r1, r1, #0
   80f74:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f78:	bf08      	it	eq
   80f7a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f7e:	bd70      	pop	{r4, r5, r6, pc}
   80f80:	f1c4 0520 	rsb	r5, r4, #32
   80f84:	fa00 f205 	lsl.w	r2, r0, r5
   80f88:	ea4e 0e02 	orr.w	lr, lr, r2
   80f8c:	fa20 f304 	lsr.w	r3, r0, r4
   80f90:	fa01 f205 	lsl.w	r2, r1, r5
   80f94:	ea43 0302 	orr.w	r3, r3, r2
   80f98:	fa21 f004 	lsr.w	r0, r1, r4
   80f9c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80fa0:	fa21 f204 	lsr.w	r2, r1, r4
   80fa4:	ea20 0002 	bic.w	r0, r0, r2
   80fa8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   80fac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80fb0:	bf08      	it	eq
   80fb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80fb6:	bd70      	pop	{r4, r5, r6, pc}
   80fb8:	f094 0f00 	teq	r4, #0
   80fbc:	d10f      	bne.n	80fde <__aeabi_dmul+0x1c2>
   80fbe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   80fc2:	0040      	lsls	r0, r0, #1
   80fc4:	eb41 0101 	adc.w	r1, r1, r1
   80fc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80fcc:	bf08      	it	eq
   80fce:	3c01      	subeq	r4, #1
   80fd0:	d0f7      	beq.n	80fc2 <__aeabi_dmul+0x1a6>
   80fd2:	ea41 0106 	orr.w	r1, r1, r6
   80fd6:	f095 0f00 	teq	r5, #0
   80fda:	bf18      	it	ne
   80fdc:	4770      	bxne	lr
   80fde:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   80fe2:	0052      	lsls	r2, r2, #1
   80fe4:	eb43 0303 	adc.w	r3, r3, r3
   80fe8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   80fec:	bf08      	it	eq
   80fee:	3d01      	subeq	r5, #1
   80ff0:	d0f7      	beq.n	80fe2 <__aeabi_dmul+0x1c6>
   80ff2:	ea43 0306 	orr.w	r3, r3, r6
   80ff6:	4770      	bx	lr
   80ff8:	ea94 0f0c 	teq	r4, ip
   80ffc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81000:	bf18      	it	ne
   81002:	ea95 0f0c 	teqne	r5, ip
   81006:	d00c      	beq.n	81022 <__aeabi_dmul+0x206>
   81008:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8100c:	bf18      	it	ne
   8100e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81012:	d1d1      	bne.n	80fb8 <__aeabi_dmul+0x19c>
   81014:	ea81 0103 	eor.w	r1, r1, r3
   81018:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8101c:	f04f 0000 	mov.w	r0, #0
   81020:	bd70      	pop	{r4, r5, r6, pc}
   81022:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81026:	bf06      	itte	eq
   81028:	4610      	moveq	r0, r2
   8102a:	4619      	moveq	r1, r3
   8102c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81030:	d019      	beq.n	81066 <__aeabi_dmul+0x24a>
   81032:	ea94 0f0c 	teq	r4, ip
   81036:	d102      	bne.n	8103e <__aeabi_dmul+0x222>
   81038:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8103c:	d113      	bne.n	81066 <__aeabi_dmul+0x24a>
   8103e:	ea95 0f0c 	teq	r5, ip
   81042:	d105      	bne.n	81050 <__aeabi_dmul+0x234>
   81044:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81048:	bf1c      	itt	ne
   8104a:	4610      	movne	r0, r2
   8104c:	4619      	movne	r1, r3
   8104e:	d10a      	bne.n	81066 <__aeabi_dmul+0x24a>
   81050:	ea81 0103 	eor.w	r1, r1, r3
   81054:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81058:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8105c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81060:	f04f 0000 	mov.w	r0, #0
   81064:	bd70      	pop	{r4, r5, r6, pc}
   81066:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8106a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8106e:	bd70      	pop	{r4, r5, r6, pc}

00081070 <__aeabi_ddiv>:
   81070:	b570      	push	{r4, r5, r6, lr}
   81072:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81076:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8107a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8107e:	bf1d      	ittte	ne
   81080:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81084:	ea94 0f0c 	teqne	r4, ip
   81088:	ea95 0f0c 	teqne	r5, ip
   8108c:	f000 f8a7 	bleq	811de <__aeabi_ddiv+0x16e>
   81090:	eba4 0405 	sub.w	r4, r4, r5
   81094:	ea81 0e03 	eor.w	lr, r1, r3
   81098:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8109c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   810a0:	f000 8088 	beq.w	811b4 <__aeabi_ddiv+0x144>
   810a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   810a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   810ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   810b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   810b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   810b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   810bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   810c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
   810c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   810c8:	429d      	cmp	r5, r3
   810ca:	bf08      	it	eq
   810cc:	4296      	cmpeq	r6, r2
   810ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   810d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   810d6:	d202      	bcs.n	810de <__aeabi_ddiv+0x6e>
   810d8:	085b      	lsrs	r3, r3, #1
   810da:	ea4f 0232 	mov.w	r2, r2, rrx
   810de:	1ab6      	subs	r6, r6, r2
   810e0:	eb65 0503 	sbc.w	r5, r5, r3
   810e4:	085b      	lsrs	r3, r3, #1
   810e6:	ea4f 0232 	mov.w	r2, r2, rrx
   810ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   810ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   810f2:	ebb6 0e02 	subs.w	lr, r6, r2
   810f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   810fa:	bf22      	ittt	cs
   810fc:	1ab6      	subcs	r6, r6, r2
   810fe:	4675      	movcs	r5, lr
   81100:	ea40 000c 	orrcs.w	r0, r0, ip
   81104:	085b      	lsrs	r3, r3, #1
   81106:	ea4f 0232 	mov.w	r2, r2, rrx
   8110a:	ebb6 0e02 	subs.w	lr, r6, r2
   8110e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81112:	bf22      	ittt	cs
   81114:	1ab6      	subcs	r6, r6, r2
   81116:	4675      	movcs	r5, lr
   81118:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8111c:	085b      	lsrs	r3, r3, #1
   8111e:	ea4f 0232 	mov.w	r2, r2, rrx
   81122:	ebb6 0e02 	subs.w	lr, r6, r2
   81126:	eb75 0e03 	sbcs.w	lr, r5, r3
   8112a:	bf22      	ittt	cs
   8112c:	1ab6      	subcs	r6, r6, r2
   8112e:	4675      	movcs	r5, lr
   81130:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81134:	085b      	lsrs	r3, r3, #1
   81136:	ea4f 0232 	mov.w	r2, r2, rrx
   8113a:	ebb6 0e02 	subs.w	lr, r6, r2
   8113e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81142:	bf22      	ittt	cs
   81144:	1ab6      	subcs	r6, r6, r2
   81146:	4675      	movcs	r5, lr
   81148:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8114c:	ea55 0e06 	orrs.w	lr, r5, r6
   81150:	d018      	beq.n	81184 <__aeabi_ddiv+0x114>
   81152:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81156:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8115a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8115e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81162:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81166:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8116a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8116e:	d1c0      	bne.n	810f2 <__aeabi_ddiv+0x82>
   81170:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81174:	d10b      	bne.n	8118e <__aeabi_ddiv+0x11e>
   81176:	ea41 0100 	orr.w	r1, r1, r0
   8117a:	f04f 0000 	mov.w	r0, #0
   8117e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81182:	e7b6      	b.n	810f2 <__aeabi_ddiv+0x82>
   81184:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81188:	bf04      	itt	eq
   8118a:	4301      	orreq	r1, r0
   8118c:	2000      	moveq	r0, #0
   8118e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81192:	bf88      	it	hi
   81194:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81198:	f63f aeaf 	bhi.w	80efa <__aeabi_dmul+0xde>
   8119c:	ebb5 0c03 	subs.w	ip, r5, r3
   811a0:	bf04      	itt	eq
   811a2:	ebb6 0c02 	subseq.w	ip, r6, r2
   811a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   811aa:	f150 0000 	adcs.w	r0, r0, #0
   811ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   811b2:	bd70      	pop	{r4, r5, r6, pc}
   811b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   811b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   811bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   811c0:	bfc2      	ittt	gt
   811c2:	ebd4 050c 	rsbsgt	r5, r4, ip
   811c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   811ca:	bd70      	popgt	{r4, r5, r6, pc}
   811cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   811d0:	f04f 0e00 	mov.w	lr, #0
   811d4:	3c01      	subs	r4, #1
   811d6:	e690      	b.n	80efa <__aeabi_dmul+0xde>
   811d8:	ea45 0e06 	orr.w	lr, r5, r6
   811dc:	e68d      	b.n	80efa <__aeabi_dmul+0xde>
   811de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   811e2:	ea94 0f0c 	teq	r4, ip
   811e6:	bf08      	it	eq
   811e8:	ea95 0f0c 	teqeq	r5, ip
   811ec:	f43f af3b 	beq.w	81066 <__aeabi_dmul+0x24a>
   811f0:	ea94 0f0c 	teq	r4, ip
   811f4:	d10a      	bne.n	8120c <__aeabi_ddiv+0x19c>
   811f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   811fa:	f47f af34 	bne.w	81066 <__aeabi_dmul+0x24a>
   811fe:	ea95 0f0c 	teq	r5, ip
   81202:	f47f af25 	bne.w	81050 <__aeabi_dmul+0x234>
   81206:	4610      	mov	r0, r2
   81208:	4619      	mov	r1, r3
   8120a:	e72c      	b.n	81066 <__aeabi_dmul+0x24a>
   8120c:	ea95 0f0c 	teq	r5, ip
   81210:	d106      	bne.n	81220 <__aeabi_ddiv+0x1b0>
   81212:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81216:	f43f aefd 	beq.w	81014 <__aeabi_dmul+0x1f8>
   8121a:	4610      	mov	r0, r2
   8121c:	4619      	mov	r1, r3
   8121e:	e722      	b.n	81066 <__aeabi_dmul+0x24a>
   81220:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81224:	bf18      	it	ne
   81226:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8122a:	f47f aec5 	bne.w	80fb8 <__aeabi_dmul+0x19c>
   8122e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81232:	f47f af0d 	bne.w	81050 <__aeabi_dmul+0x234>
   81236:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8123a:	f47f aeeb 	bne.w	81014 <__aeabi_dmul+0x1f8>
   8123e:	e712      	b.n	81066 <__aeabi_dmul+0x24a>

00081240 <__aeabi_d2f>:
   81240:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81244:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   81248:	bf24      	itt	cs
   8124a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   8124e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   81252:	d90d      	bls.n	81270 <__aeabi_d2f+0x30>
   81254:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81258:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   8125c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81260:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81264:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   81268:	bf08      	it	eq
   8126a:	f020 0001 	biceq.w	r0, r0, #1
   8126e:	4770      	bx	lr
   81270:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   81274:	d121      	bne.n	812ba <__aeabi_d2f+0x7a>
   81276:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   8127a:	bfbc      	itt	lt
   8127c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   81280:	4770      	bxlt	lr
   81282:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81286:	ea4f 5252 	mov.w	r2, r2, lsr #21
   8128a:	f1c2 0218 	rsb	r2, r2, #24
   8128e:	f1c2 0c20 	rsb	ip, r2, #32
   81292:	fa10 f30c 	lsls.w	r3, r0, ip
   81296:	fa20 f002 	lsr.w	r0, r0, r2
   8129a:	bf18      	it	ne
   8129c:	f040 0001 	orrne.w	r0, r0, #1
   812a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   812a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   812a8:	fa03 fc0c 	lsl.w	ip, r3, ip
   812ac:	ea40 000c 	orr.w	r0, r0, ip
   812b0:	fa23 f302 	lsr.w	r3, r3, r2
   812b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
   812b8:	e7cc      	b.n	81254 <__aeabi_d2f+0x14>
   812ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
   812be:	d107      	bne.n	812d0 <__aeabi_d2f+0x90>
   812c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   812c4:	bf1e      	ittt	ne
   812c6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   812ca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   812ce:	4770      	bxne	lr
   812d0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   812d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   812d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   812dc:	4770      	bx	lr
   812de:	bf00      	nop

000812e0 <__aeabi_frsub>:
   812e0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   812e4:	e002      	b.n	812ec <__addsf3>
   812e6:	bf00      	nop

000812e8 <__aeabi_fsub>:
   812e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000812ec <__addsf3>:
   812ec:	0042      	lsls	r2, r0, #1
   812ee:	bf1f      	itttt	ne
   812f0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   812f4:	ea92 0f03 	teqne	r2, r3
   812f8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   812fc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81300:	d06a      	beq.n	813d8 <__addsf3+0xec>
   81302:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81306:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8130a:	bfc1      	itttt	gt
   8130c:	18d2      	addgt	r2, r2, r3
   8130e:	4041      	eorgt	r1, r0
   81310:	4048      	eorgt	r0, r1
   81312:	4041      	eorgt	r1, r0
   81314:	bfb8      	it	lt
   81316:	425b      	neglt	r3, r3
   81318:	2b19      	cmp	r3, #25
   8131a:	bf88      	it	hi
   8131c:	4770      	bxhi	lr
   8131e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81322:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81326:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8132a:	bf18      	it	ne
   8132c:	4240      	negne	r0, r0
   8132e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81332:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81336:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8133a:	bf18      	it	ne
   8133c:	4249      	negne	r1, r1
   8133e:	ea92 0f03 	teq	r2, r3
   81342:	d03f      	beq.n	813c4 <__addsf3+0xd8>
   81344:	f1a2 0201 	sub.w	r2, r2, #1
   81348:	fa41 fc03 	asr.w	ip, r1, r3
   8134c:	eb10 000c 	adds.w	r0, r0, ip
   81350:	f1c3 0320 	rsb	r3, r3, #32
   81354:	fa01 f103 	lsl.w	r1, r1, r3
   81358:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8135c:	d502      	bpl.n	81364 <__addsf3+0x78>
   8135e:	4249      	negs	r1, r1
   81360:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81364:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81368:	d313      	bcc.n	81392 <__addsf3+0xa6>
   8136a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8136e:	d306      	bcc.n	8137e <__addsf3+0x92>
   81370:	0840      	lsrs	r0, r0, #1
   81372:	ea4f 0131 	mov.w	r1, r1, rrx
   81376:	f102 0201 	add.w	r2, r2, #1
   8137a:	2afe      	cmp	r2, #254	; 0xfe
   8137c:	d251      	bcs.n	81422 <__addsf3+0x136>
   8137e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81382:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81386:	bf08      	it	eq
   81388:	f020 0001 	biceq.w	r0, r0, #1
   8138c:	ea40 0003 	orr.w	r0, r0, r3
   81390:	4770      	bx	lr
   81392:	0049      	lsls	r1, r1, #1
   81394:	eb40 0000 	adc.w	r0, r0, r0
   81398:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   8139c:	f1a2 0201 	sub.w	r2, r2, #1
   813a0:	d1ed      	bne.n	8137e <__addsf3+0x92>
   813a2:	fab0 fc80 	clz	ip, r0
   813a6:	f1ac 0c08 	sub.w	ip, ip, #8
   813aa:	ebb2 020c 	subs.w	r2, r2, ip
   813ae:	fa00 f00c 	lsl.w	r0, r0, ip
   813b2:	bfaa      	itet	ge
   813b4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   813b8:	4252      	neglt	r2, r2
   813ba:	4318      	orrge	r0, r3
   813bc:	bfbc      	itt	lt
   813be:	40d0      	lsrlt	r0, r2
   813c0:	4318      	orrlt	r0, r3
   813c2:	4770      	bx	lr
   813c4:	f092 0f00 	teq	r2, #0
   813c8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   813cc:	bf06      	itte	eq
   813ce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   813d2:	3201      	addeq	r2, #1
   813d4:	3b01      	subne	r3, #1
   813d6:	e7b5      	b.n	81344 <__addsf3+0x58>
   813d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
   813dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   813e0:	bf18      	it	ne
   813e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   813e6:	d021      	beq.n	8142c <__addsf3+0x140>
   813e8:	ea92 0f03 	teq	r2, r3
   813ec:	d004      	beq.n	813f8 <__addsf3+0x10c>
   813ee:	f092 0f00 	teq	r2, #0
   813f2:	bf08      	it	eq
   813f4:	4608      	moveq	r0, r1
   813f6:	4770      	bx	lr
   813f8:	ea90 0f01 	teq	r0, r1
   813fc:	bf1c      	itt	ne
   813fe:	2000      	movne	r0, #0
   81400:	4770      	bxne	lr
   81402:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81406:	d104      	bne.n	81412 <__addsf3+0x126>
   81408:	0040      	lsls	r0, r0, #1
   8140a:	bf28      	it	cs
   8140c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81410:	4770      	bx	lr
   81412:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81416:	bf3c      	itt	cc
   81418:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   8141c:	4770      	bxcc	lr
   8141e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81422:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   81426:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8142a:	4770      	bx	lr
   8142c:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81430:	bf16      	itet	ne
   81432:	4608      	movne	r0, r1
   81434:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81438:	4601      	movne	r1, r0
   8143a:	0242      	lsls	r2, r0, #9
   8143c:	bf06      	itte	eq
   8143e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   81442:	ea90 0f01 	teqeq	r0, r1
   81446:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8144a:	4770      	bx	lr

0008144c <__aeabi_ui2f>:
   8144c:	f04f 0300 	mov.w	r3, #0
   81450:	e004      	b.n	8145c <__aeabi_i2f+0x8>
   81452:	bf00      	nop

00081454 <__aeabi_i2f>:
   81454:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81458:	bf48      	it	mi
   8145a:	4240      	negmi	r0, r0
   8145c:	ea5f 0c00 	movs.w	ip, r0
   81460:	bf08      	it	eq
   81462:	4770      	bxeq	lr
   81464:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81468:	4601      	mov	r1, r0
   8146a:	f04f 0000 	mov.w	r0, #0
   8146e:	e01c      	b.n	814aa <__aeabi_l2f+0x2a>

00081470 <__aeabi_ul2f>:
   81470:	ea50 0201 	orrs.w	r2, r0, r1
   81474:	bf08      	it	eq
   81476:	4770      	bxeq	lr
   81478:	f04f 0300 	mov.w	r3, #0
   8147c:	e00a      	b.n	81494 <__aeabi_l2f+0x14>
   8147e:	bf00      	nop

00081480 <__aeabi_l2f>:
   81480:	ea50 0201 	orrs.w	r2, r0, r1
   81484:	bf08      	it	eq
   81486:	4770      	bxeq	lr
   81488:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   8148c:	d502      	bpl.n	81494 <__aeabi_l2f+0x14>
   8148e:	4240      	negs	r0, r0
   81490:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81494:	ea5f 0c01 	movs.w	ip, r1
   81498:	bf02      	ittt	eq
   8149a:	4684      	moveq	ip, r0
   8149c:	4601      	moveq	r1, r0
   8149e:	2000      	moveq	r0, #0
   814a0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   814a4:	bf08      	it	eq
   814a6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   814aa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   814ae:	fabc f28c 	clz	r2, ip
   814b2:	3a08      	subs	r2, #8
   814b4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   814b8:	db10      	blt.n	814dc <__aeabi_l2f+0x5c>
   814ba:	fa01 fc02 	lsl.w	ip, r1, r2
   814be:	4463      	add	r3, ip
   814c0:	fa00 fc02 	lsl.w	ip, r0, r2
   814c4:	f1c2 0220 	rsb	r2, r2, #32
   814c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   814cc:	fa20 f202 	lsr.w	r2, r0, r2
   814d0:	eb43 0002 	adc.w	r0, r3, r2
   814d4:	bf08      	it	eq
   814d6:	f020 0001 	biceq.w	r0, r0, #1
   814da:	4770      	bx	lr
   814dc:	f102 0220 	add.w	r2, r2, #32
   814e0:	fa01 fc02 	lsl.w	ip, r1, r2
   814e4:	f1c2 0220 	rsb	r2, r2, #32
   814e8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   814ec:	fa21 f202 	lsr.w	r2, r1, r2
   814f0:	eb43 0002 	adc.w	r0, r3, r2
   814f4:	bf08      	it	eq
   814f6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   814fa:	4770      	bx	lr

000814fc <__aeabi_fmul>:
   814fc:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81500:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81504:	bf1e      	ittt	ne
   81506:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8150a:	ea92 0f0c 	teqne	r2, ip
   8150e:	ea93 0f0c 	teqne	r3, ip
   81512:	d06f      	beq.n	815f4 <__aeabi_fmul+0xf8>
   81514:	441a      	add	r2, r3
   81516:	ea80 0c01 	eor.w	ip, r0, r1
   8151a:	0240      	lsls	r0, r0, #9
   8151c:	bf18      	it	ne
   8151e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   81522:	d01e      	beq.n	81562 <__aeabi_fmul+0x66>
   81524:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81528:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   8152c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81530:	fba0 3101 	umull	r3, r1, r0, r1
   81534:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81538:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   8153c:	bf3e      	ittt	cc
   8153e:	0049      	lslcc	r1, r1, #1
   81540:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81544:	005b      	lslcc	r3, r3, #1
   81546:	ea40 0001 	orr.w	r0, r0, r1
   8154a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   8154e:	2afd      	cmp	r2, #253	; 0xfd
   81550:	d81d      	bhi.n	8158e <__aeabi_fmul+0x92>
   81552:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81556:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8155a:	bf08      	it	eq
   8155c:	f020 0001 	biceq.w	r0, r0, #1
   81560:	4770      	bx	lr
   81562:	f090 0f00 	teq	r0, #0
   81566:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8156a:	bf08      	it	eq
   8156c:	0249      	lsleq	r1, r1, #9
   8156e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81572:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81576:	3a7f      	subs	r2, #127	; 0x7f
   81578:	bfc2      	ittt	gt
   8157a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8157e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81582:	4770      	bxgt	lr
   81584:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81588:	f04f 0300 	mov.w	r3, #0
   8158c:	3a01      	subs	r2, #1
   8158e:	dc5d      	bgt.n	8164c <__aeabi_fmul+0x150>
   81590:	f112 0f19 	cmn.w	r2, #25
   81594:	bfdc      	itt	le
   81596:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8159a:	4770      	bxle	lr
   8159c:	f1c2 0200 	rsb	r2, r2, #0
   815a0:	0041      	lsls	r1, r0, #1
   815a2:	fa21 f102 	lsr.w	r1, r1, r2
   815a6:	f1c2 0220 	rsb	r2, r2, #32
   815aa:	fa00 fc02 	lsl.w	ip, r0, r2
   815ae:	ea5f 0031 	movs.w	r0, r1, rrx
   815b2:	f140 0000 	adc.w	r0, r0, #0
   815b6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   815ba:	bf08      	it	eq
   815bc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   815c0:	4770      	bx	lr
   815c2:	f092 0f00 	teq	r2, #0
   815c6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   815ca:	bf02      	ittt	eq
   815cc:	0040      	lsleq	r0, r0, #1
   815ce:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   815d2:	3a01      	subeq	r2, #1
   815d4:	d0f9      	beq.n	815ca <__aeabi_fmul+0xce>
   815d6:	ea40 000c 	orr.w	r0, r0, ip
   815da:	f093 0f00 	teq	r3, #0
   815de:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   815e2:	bf02      	ittt	eq
   815e4:	0049      	lsleq	r1, r1, #1
   815e6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   815ea:	3b01      	subeq	r3, #1
   815ec:	d0f9      	beq.n	815e2 <__aeabi_fmul+0xe6>
   815ee:	ea41 010c 	orr.w	r1, r1, ip
   815f2:	e78f      	b.n	81514 <__aeabi_fmul+0x18>
   815f4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   815f8:	ea92 0f0c 	teq	r2, ip
   815fc:	bf18      	it	ne
   815fe:	ea93 0f0c 	teqne	r3, ip
   81602:	d00a      	beq.n	8161a <__aeabi_fmul+0x11e>
   81604:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81608:	bf18      	it	ne
   8160a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8160e:	d1d8      	bne.n	815c2 <__aeabi_fmul+0xc6>
   81610:	ea80 0001 	eor.w	r0, r0, r1
   81614:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81618:	4770      	bx	lr
   8161a:	f090 0f00 	teq	r0, #0
   8161e:	bf17      	itett	ne
   81620:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81624:	4608      	moveq	r0, r1
   81626:	f091 0f00 	teqne	r1, #0
   8162a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   8162e:	d014      	beq.n	8165a <__aeabi_fmul+0x15e>
   81630:	ea92 0f0c 	teq	r2, ip
   81634:	d101      	bne.n	8163a <__aeabi_fmul+0x13e>
   81636:	0242      	lsls	r2, r0, #9
   81638:	d10f      	bne.n	8165a <__aeabi_fmul+0x15e>
   8163a:	ea93 0f0c 	teq	r3, ip
   8163e:	d103      	bne.n	81648 <__aeabi_fmul+0x14c>
   81640:	024b      	lsls	r3, r1, #9
   81642:	bf18      	it	ne
   81644:	4608      	movne	r0, r1
   81646:	d108      	bne.n	8165a <__aeabi_fmul+0x15e>
   81648:	ea80 0001 	eor.w	r0, r0, r1
   8164c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81650:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81654:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81658:	4770      	bx	lr
   8165a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8165e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81662:	4770      	bx	lr

00081664 <__aeabi_fdiv>:
   81664:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81668:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   8166c:	bf1e      	ittt	ne
   8166e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81672:	ea92 0f0c 	teqne	r2, ip
   81676:	ea93 0f0c 	teqne	r3, ip
   8167a:	d069      	beq.n	81750 <__aeabi_fdiv+0xec>
   8167c:	eba2 0203 	sub.w	r2, r2, r3
   81680:	ea80 0c01 	eor.w	ip, r0, r1
   81684:	0249      	lsls	r1, r1, #9
   81686:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8168a:	d037      	beq.n	816fc <__aeabi_fdiv+0x98>
   8168c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81690:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81694:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81698:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8169c:	428b      	cmp	r3, r1
   8169e:	bf38      	it	cc
   816a0:	005b      	lslcc	r3, r3, #1
   816a2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   816a6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   816aa:	428b      	cmp	r3, r1
   816ac:	bf24      	itt	cs
   816ae:	1a5b      	subcs	r3, r3, r1
   816b0:	ea40 000c 	orrcs.w	r0, r0, ip
   816b4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   816b8:	bf24      	itt	cs
   816ba:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   816be:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   816c2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   816c6:	bf24      	itt	cs
   816c8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   816cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   816d0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   816d4:	bf24      	itt	cs
   816d6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   816da:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   816de:	011b      	lsls	r3, r3, #4
   816e0:	bf18      	it	ne
   816e2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   816e6:	d1e0      	bne.n	816aa <__aeabi_fdiv+0x46>
   816e8:	2afd      	cmp	r2, #253	; 0xfd
   816ea:	f63f af50 	bhi.w	8158e <__aeabi_fmul+0x92>
   816ee:	428b      	cmp	r3, r1
   816f0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   816f4:	bf08      	it	eq
   816f6:	f020 0001 	biceq.w	r0, r0, #1
   816fa:	4770      	bx	lr
   816fc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81700:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81704:	327f      	adds	r2, #127	; 0x7f
   81706:	bfc2      	ittt	gt
   81708:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8170c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81710:	4770      	bxgt	lr
   81712:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81716:	f04f 0300 	mov.w	r3, #0
   8171a:	3a01      	subs	r2, #1
   8171c:	e737      	b.n	8158e <__aeabi_fmul+0x92>
   8171e:	f092 0f00 	teq	r2, #0
   81722:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81726:	bf02      	ittt	eq
   81728:	0040      	lsleq	r0, r0, #1
   8172a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8172e:	3a01      	subeq	r2, #1
   81730:	d0f9      	beq.n	81726 <__aeabi_fdiv+0xc2>
   81732:	ea40 000c 	orr.w	r0, r0, ip
   81736:	f093 0f00 	teq	r3, #0
   8173a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8173e:	bf02      	ittt	eq
   81740:	0049      	lsleq	r1, r1, #1
   81742:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81746:	3b01      	subeq	r3, #1
   81748:	d0f9      	beq.n	8173e <__aeabi_fdiv+0xda>
   8174a:	ea41 010c 	orr.w	r1, r1, ip
   8174e:	e795      	b.n	8167c <__aeabi_fdiv+0x18>
   81750:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81754:	ea92 0f0c 	teq	r2, ip
   81758:	d108      	bne.n	8176c <__aeabi_fdiv+0x108>
   8175a:	0242      	lsls	r2, r0, #9
   8175c:	f47f af7d 	bne.w	8165a <__aeabi_fmul+0x15e>
   81760:	ea93 0f0c 	teq	r3, ip
   81764:	f47f af70 	bne.w	81648 <__aeabi_fmul+0x14c>
   81768:	4608      	mov	r0, r1
   8176a:	e776      	b.n	8165a <__aeabi_fmul+0x15e>
   8176c:	ea93 0f0c 	teq	r3, ip
   81770:	d104      	bne.n	8177c <__aeabi_fdiv+0x118>
   81772:	024b      	lsls	r3, r1, #9
   81774:	f43f af4c 	beq.w	81610 <__aeabi_fmul+0x114>
   81778:	4608      	mov	r0, r1
   8177a:	e76e      	b.n	8165a <__aeabi_fmul+0x15e>
   8177c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81780:	bf18      	it	ne
   81782:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81786:	d1ca      	bne.n	8171e <__aeabi_fdiv+0xba>
   81788:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   8178c:	f47f af5c 	bne.w	81648 <__aeabi_fmul+0x14c>
   81790:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81794:	f47f af3c 	bne.w	81610 <__aeabi_fmul+0x114>
   81798:	e75f      	b.n	8165a <__aeabi_fmul+0x15e>
   8179a:	bf00      	nop

0008179c <__aeabi_f2iz>:
   8179c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   817a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   817a4:	d30f      	bcc.n	817c6 <__aeabi_f2iz+0x2a>
   817a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
   817aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   817ae:	d90d      	bls.n	817cc <__aeabi_f2iz+0x30>
   817b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
   817b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   817b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   817bc:	fa23 f002 	lsr.w	r0, r3, r2
   817c0:	bf18      	it	ne
   817c2:	4240      	negne	r0, r0
   817c4:	4770      	bx	lr
   817c6:	f04f 0000 	mov.w	r0, #0
   817ca:	4770      	bx	lr
   817cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
   817d0:	d101      	bne.n	817d6 <__aeabi_f2iz+0x3a>
   817d2:	0242      	lsls	r2, r0, #9
   817d4:	d105      	bne.n	817e2 <__aeabi_f2iz+0x46>
   817d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   817da:	bf08      	it	eq
   817dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   817e0:	4770      	bx	lr
   817e2:	f04f 0000 	mov.w	r0, #0
   817e6:	4770      	bx	lr

000817e8 <__libc_init_array>:
   817e8:	b570      	push	{r4, r5, r6, lr}
   817ea:	4e0f      	ldr	r6, [pc, #60]	; (81828 <__libc_init_array+0x40>)
   817ec:	4d0f      	ldr	r5, [pc, #60]	; (8182c <__libc_init_array+0x44>)
   817ee:	1b76      	subs	r6, r6, r5
   817f0:	10b6      	asrs	r6, r6, #2
   817f2:	bf18      	it	ne
   817f4:	2400      	movne	r4, #0
   817f6:	d005      	beq.n	81804 <__libc_init_array+0x1c>
   817f8:	3401      	adds	r4, #1
   817fa:	f855 3b04 	ldr.w	r3, [r5], #4
   817fe:	4798      	blx	r3
   81800:	42a6      	cmp	r6, r4
   81802:	d1f9      	bne.n	817f8 <__libc_init_array+0x10>
   81804:	4e0a      	ldr	r6, [pc, #40]	; (81830 <__libc_init_array+0x48>)
   81806:	4d0b      	ldr	r5, [pc, #44]	; (81834 <__libc_init_array+0x4c>)
   81808:	f000 f8ea 	bl	819e0 <_init>
   8180c:	1b76      	subs	r6, r6, r5
   8180e:	10b6      	asrs	r6, r6, #2
   81810:	bf18      	it	ne
   81812:	2400      	movne	r4, #0
   81814:	d006      	beq.n	81824 <__libc_init_array+0x3c>
   81816:	3401      	adds	r4, #1
   81818:	f855 3b04 	ldr.w	r3, [r5], #4
   8181c:	4798      	blx	r3
   8181e:	42a6      	cmp	r6, r4
   81820:	d1f9      	bne.n	81816 <__libc_init_array+0x2e>
   81822:	bd70      	pop	{r4, r5, r6, pc}
   81824:	bd70      	pop	{r4, r5, r6, pc}
   81826:	bf00      	nop
   81828:	000819ec 	.word	0x000819ec
   8182c:	000819ec 	.word	0x000819ec
   81830:	000819f4 	.word	0x000819f4
   81834:	000819ec 	.word	0x000819ec

00081838 <register_fini>:
   81838:	4b02      	ldr	r3, [pc, #8]	; (81844 <register_fini+0xc>)
   8183a:	b113      	cbz	r3, 81842 <register_fini+0xa>
   8183c:	4802      	ldr	r0, [pc, #8]	; (81848 <register_fini+0x10>)
   8183e:	f000 b805 	b.w	8184c <atexit>
   81842:	4770      	bx	lr
   81844:	00000000 	.word	0x00000000
   81848:	00081859 	.word	0x00081859

0008184c <atexit>:
   8184c:	2300      	movs	r3, #0
   8184e:	4601      	mov	r1, r0
   81850:	461a      	mov	r2, r3
   81852:	4618      	mov	r0, r3
   81854:	f000 b81e 	b.w	81894 <__register_exitproc>

00081858 <__libc_fini_array>:
   81858:	b538      	push	{r3, r4, r5, lr}
   8185a:	4c0a      	ldr	r4, [pc, #40]	; (81884 <__libc_fini_array+0x2c>)
   8185c:	4d0a      	ldr	r5, [pc, #40]	; (81888 <__libc_fini_array+0x30>)
   8185e:	1b64      	subs	r4, r4, r5
   81860:	10a4      	asrs	r4, r4, #2
   81862:	d00a      	beq.n	8187a <__libc_fini_array+0x22>
   81864:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81868:	3b01      	subs	r3, #1
   8186a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8186e:	3c01      	subs	r4, #1
   81870:	f855 3904 	ldr.w	r3, [r5], #-4
   81874:	4798      	blx	r3
   81876:	2c00      	cmp	r4, #0
   81878:	d1f9      	bne.n	8186e <__libc_fini_array+0x16>
   8187a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8187e:	f000 b8b9 	b.w	819f4 <_fini>
   81882:	bf00      	nop
   81884:	00081a04 	.word	0x00081a04
   81888:	00081a00 	.word	0x00081a00

0008188c <__retarget_lock_acquire_recursive>:
   8188c:	4770      	bx	lr
   8188e:	bf00      	nop

00081890 <__retarget_lock_release_recursive>:
   81890:	4770      	bx	lr
   81892:	bf00      	nop

00081894 <__register_exitproc>:
   81894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81898:	4d2c      	ldr	r5, [pc, #176]	; (8194c <__register_exitproc+0xb8>)
   8189a:	4606      	mov	r6, r0
   8189c:	6828      	ldr	r0, [r5, #0]
   8189e:	4698      	mov	r8, r3
   818a0:	460f      	mov	r7, r1
   818a2:	4691      	mov	r9, r2
   818a4:	f7ff fff2 	bl	8188c <__retarget_lock_acquire_recursive>
   818a8:	4b29      	ldr	r3, [pc, #164]	; (81950 <__register_exitproc+0xbc>)
   818aa:	681c      	ldr	r4, [r3, #0]
   818ac:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   818b0:	2b00      	cmp	r3, #0
   818b2:	d03e      	beq.n	81932 <__register_exitproc+0x9e>
   818b4:	685a      	ldr	r2, [r3, #4]
   818b6:	2a1f      	cmp	r2, #31
   818b8:	dc1c      	bgt.n	818f4 <__register_exitproc+0x60>
   818ba:	f102 0e01 	add.w	lr, r2, #1
   818be:	b176      	cbz	r6, 818de <__register_exitproc+0x4a>
   818c0:	2101      	movs	r1, #1
   818c2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   818c6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   818ca:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   818ce:	4091      	lsls	r1, r2
   818d0:	4308      	orrs	r0, r1
   818d2:	2e02      	cmp	r6, #2
   818d4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   818d8:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   818dc:	d023      	beq.n	81926 <__register_exitproc+0x92>
   818de:	3202      	adds	r2, #2
   818e0:	f8c3 e004 	str.w	lr, [r3, #4]
   818e4:	6828      	ldr	r0, [r5, #0]
   818e6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   818ea:	f7ff ffd1 	bl	81890 <__retarget_lock_release_recursive>
   818ee:	2000      	movs	r0, #0
   818f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   818f4:	4b17      	ldr	r3, [pc, #92]	; (81954 <__register_exitproc+0xc0>)
   818f6:	b30b      	cbz	r3, 8193c <__register_exitproc+0xa8>
   818f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   818fc:	f3af 8000 	nop.w
   81900:	4603      	mov	r3, r0
   81902:	b1d8      	cbz	r0, 8193c <__register_exitproc+0xa8>
   81904:	2000      	movs	r0, #0
   81906:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8190a:	f04f 0e01 	mov.w	lr, #1
   8190e:	6058      	str	r0, [r3, #4]
   81910:	6019      	str	r1, [r3, #0]
   81912:	4602      	mov	r2, r0
   81914:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81918:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8191c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81920:	2e00      	cmp	r6, #0
   81922:	d0dc      	beq.n	818de <__register_exitproc+0x4a>
   81924:	e7cc      	b.n	818c0 <__register_exitproc+0x2c>
   81926:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8192a:	4301      	orrs	r1, r0
   8192c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81930:	e7d5      	b.n	818de <__register_exitproc+0x4a>
   81932:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   81936:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8193a:	e7bb      	b.n	818b4 <__register_exitproc+0x20>
   8193c:	6828      	ldr	r0, [r5, #0]
   8193e:	f7ff ffa7 	bl	81890 <__retarget_lock_release_recursive>
   81942:	f04f 30ff 	mov.w	r0, #4294967295
   81946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8194a:	bf00      	nop
   8194c:	20000430 	.word	0x20000430
   81950:	000819dc 	.word	0x000819dc
   81954:	00000000 	.word	0x00000000
   81958:	4f4f4f47 	.word	0x4f4f4f47
   8195c:	5a414c4f 	.word	0x5a414c4f
   81960:	214f4f5a 	.word	0x214f4f5a
   81964:	68542021 	.word	0x68542021
   81968:	63732065 	.word	0x63732065
   8196c:	2065726f 	.word	0x2065726f
   81970:	72727563 	.word	0x72727563
   81974:	6c746e65 	.word	0x6c746e65
   81978:	73692079 	.word	0x73692079
   8197c:	6425203a 	.word	0x6425203a
   81980:	0d200a20 	.word	0x0d200a20
   81984:	00000000 	.word	0x00000000
   81988:	304e4143 	.word	0x304e4143
   8198c:	73656d20 	.word	0x73656d20
   81990:	65676173 	.word	0x65676173
   81994:	72726120 	.word	0x72726120
   81998:	64657669 	.word	0x64657669
   8199c:	206e6920 	.word	0x206e6920
   819a0:	2d6e6f6e 	.word	0x2d6e6f6e
   819a4:	64657375 	.word	0x64657375
   819a8:	69616d20 	.word	0x69616d20
   819ac:	786f626c 	.word	0x786f626c
   819b0:	00000d0a 	.word	0x00000d0a
   819b4:	6c756e28 	.word	0x6c756e28
   819b8:	0000296c 	.word	0x0000296c
   819bc:	3a525245 	.word	0x3a525245
   819c0:	52415520 	.word	0x52415520
   819c4:	58522054 	.word	0x58522054
   819c8:	66756220 	.word	0x66756220
   819cc:	20726566 	.word	0x20726566
   819d0:	66207369 	.word	0x66207369
   819d4:	0a6c6c75 	.word	0x0a6c6c75
   819d8:	0000000d 	.word	0x0000000d

000819dc <_global_impure_ptr>:
   819dc:	20000008                                ... 

000819e0 <_init>:
   819e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819e2:	bf00      	nop
   819e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819e6:	bc08      	pop	{r3}
   819e8:	469e      	mov	lr, r3
   819ea:	4770      	bx	lr

000819ec <__init_array_start>:
   819ec:	00081839 	.word	0x00081839

000819f0 <__frame_dummy_init_array_entry>:
   819f0:	00080119                                ....

000819f4 <_fini>:
   819f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   819f6:	bf00      	nop
   819f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   819fa:	bc08      	pop	{r3}
   819fc:	469e      	mov	lr, r3
   819fe:	4770      	bx	lr

00081a00 <__fini_array_start>:
   81a00:	000800f5 	.word	0x000800f5
