{
	"name": "CVE-2020-0574",
	"seq": "2020-0574",
	"type": "CAN",
	"status": "Candidate",
	"phase": {
		"text": "Assigned",
		"date": "20191028"
	},
	"desc": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.",
	"refs": [
		{
			"text": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html",
			"source": "CONFIRM",
			"url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
		}
	],
	"votes": {}
}
