###################################################################
##
## Name     : reconos_memif_arbiter
## Desc     : Microprocessor Peripheral Description
##          : Automatically generated by PsfUtility
##
###################################################################

BEGIN reconos_memif_arbiter

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION HDL = VHDL
OPTION IP_GROUP = MICROBLAZE:USER
OPTION DESC = ReconOS - MEMIF Arbiter
OPTION LONG_DESC = The arbiter connects the different HWTs to the memory system of ReconOS. It acts as an arbiter and controls the the memory access.
#OPTION ARCH_SUPPORT_MAP = (others=DEVELOPMENT)


## Bus Interfaces
# BEGIN GENERATE LOOP
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_0, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_1, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_2, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_3, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_4, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_5, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_6, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Hwt2Mem_7, BUS_STD = S_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_0, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_1, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_2, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_3, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_4, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_5, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_6, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = MEMIF_FIFO_In_Mem2Hwt_7, BUS_STD = M_FIFO, BUS_TYPE = INITIATOR
# END GENERATE LOOP
BUS_INTERFACE BUS = MEMIF_FIFO_Out_Hwt2Mem, BUS_STD = S_FIFO, BUS_TYPE = TARGET
BUS_INTERFACE BUS = MEMIF_FIFO_Out_Mem2Hwt, BUS_STD = M_FIFO, BUS_TYPE = TARGET
BUS_INTERFACE BUS = CTRL_FIFO_Out, BUS_STD = S_FIFO, BUS_TYPE = TARGET

## Generics for VHDL or Parameters for Verilog
PARAMETER C_NUM_HWTS = 1, DT = INTEGER
PARAMETER C_MEMIF_FIFO_WIDTH = 32, DT = INTEGER
PARAMETER C_CTRL_FIFO_WIDTH = 32, DT = INTEGER
PARAMETER C_MEMIF_LENGTH_WIDTH = 24, DT = INTEGER

## Ports
# BEGIN GENERATE LOOP
PORT MEMIF_FIFO_In_Hwt2Mem_Data_0 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_0
PORT MEMIF_FIFO_In_Hwt2Mem_Data_1 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_1
PORT MEMIF_FIFO_In_Hwt2Mem_Data_2 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_2
PORT MEMIF_FIFO_In_Hwt2Mem_Data_3 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_3
PORT MEMIF_FIFO_In_Hwt2Mem_Data_4 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_4
PORT MEMIF_FIFO_In_Hwt2Mem_Data_5 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_5
PORT MEMIF_FIFO_In_Hwt2Mem_Data_6 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_6
PORT MEMIF_FIFO_In_Hwt2Mem_Data_7 = "S_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Hwt2Mem_7
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_0 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_0
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_1 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_1
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_2 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_2
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_3 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_3
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_4 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_4
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_5 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_5
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_6 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_6
PORT MEMIF_FIFO_In_Hwt2Mem_Fill_7 = "S_FIFO_Fill", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Hwt2Mem_7
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_0 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_0
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_1 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_1
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_2 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_2
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_3 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_3
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_4 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_4
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_5 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_5
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_6 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_6
PORT MEMIF_FIFO_In_Hwt2Mem_Empty_7 = "S_FIFO_Empty", DIR = I, BUS = MEMIF_FIFO_In_Hwt2Mem_7
PORT MEMIF_FIFO_In_Hwt2Mem_RE_0 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_0
PORT MEMIF_FIFO_In_Hwt2Mem_RE_1 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_1
PORT MEMIF_FIFO_In_Hwt2Mem_RE_2 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_2
PORT MEMIF_FIFO_In_Hwt2Mem_RE_3 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_3
PORT MEMIF_FIFO_In_Hwt2Mem_RE_4 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_4
PORT MEMIF_FIFO_In_Hwt2Mem_RE_5 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_5
PORT MEMIF_FIFO_In_Hwt2Mem_RE_6 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_6
PORT MEMIF_FIFO_In_Hwt2Mem_RE_7 = "S_FIFO_RE", DIR = O, BUS = MEMIF_FIFO_In_Hwt2Mem_7








PORT MEMIF_FIFO_In_Mem2Hwt_Data_0 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_0
PORT MEMIF_FIFO_In_Mem2Hwt_Data_1 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_1
PORT MEMIF_FIFO_In_Mem2Hwt_Data_2 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_2
PORT MEMIF_FIFO_In_Mem2Hwt_Data_3 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_3
PORT MEMIF_FIFO_In_Mem2Hwt_Data_4 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_4
PORT MEMIF_FIFO_In_Mem2Hwt_Data_5 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_5
PORT MEMIF_FIFO_In_Mem2Hwt_Data_6 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_6
PORT MEMIF_FIFO_In_Mem2Hwt_Data_7 = "M_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_In_Mem2Hwt_7
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_0 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_0
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_1 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_1
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_2 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_2
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_3 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_3
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_4 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_4
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_5 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_5
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_6 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_6
PORT MEMIF_FIFO_In_Mem2Hwt_Rem_7 = "M_FIFO_Rem", DIR = I, VEC = [15:0], BUS = MEMIF_FIFO_In_Mem2Hwt_7
PORT MEMIF_FIFO_In_Mem2Hwt_Full_0 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_0
PORT MEMIF_FIFO_In_Mem2Hwt_Full_1 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_1
PORT MEMIF_FIFO_In_Mem2Hwt_Full_2 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_2
PORT MEMIF_FIFO_In_Mem2Hwt_Full_3 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_3
PORT MEMIF_FIFO_In_Mem2Hwt_Full_4 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_4
PORT MEMIF_FIFO_In_Mem2Hwt_Full_5 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_5
PORT MEMIF_FIFO_In_Mem2Hwt_Full_6 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_6
PORT MEMIF_FIFO_In_Mem2Hwt_Full_7 = "M_FIFO_Full", DIR = I, BUS = MEMIF_FIFO_In_Mem2Hwt_7
PORT MEMIF_FIFO_In_Mem2Hwt_WE_0 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_0
PORT MEMIF_FIFO_In_Mem2Hwt_WE_1 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_1
PORT MEMIF_FIFO_In_Mem2Hwt_WE_2 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_2
PORT MEMIF_FIFO_In_Mem2Hwt_WE_3 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_3
PORT MEMIF_FIFO_In_Mem2Hwt_WE_4 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_4
PORT MEMIF_FIFO_In_Mem2Hwt_WE_5 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_5
PORT MEMIF_FIFO_In_Mem2Hwt_WE_6 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_6
PORT MEMIF_FIFO_In_Mem2Hwt_WE_7 = "M_FIFO_WE", DIR = O, BUS = MEMIF_FIFO_In_Mem2Hwt_7
# END GENERATE LOOP

PORT MEMIF_FIFO_Out_Hwt2Mem_Data = "S_FIFO_Data", DIR = O, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_Out_Hwt2Mem
PORT MEMIF_FIFO_Out_Hwt2Mem_Fill = "S_FIFO_Fill", DIR = O, VEC = [15:0], BUS = MEMIF_FIFO_Out_Hwt2Mem
PORT MEMIF_FIFO_Out_Hwt2Mem_Empty = "S_FIFO_Empty", DIR = O, BUS = MEMIF_FIFO_Out_Hwt2Mem
PORT MEMIF_FIFO_Out_Hwt2Mem_RE = "S_FIFO_RE", DIR = I, BUS = MEMIF_FIFO_Out_Hwt2Mem

PORT MEMIF_FIFO_Out_Mem2Hwt_Data = "M_FIFO_Data", DIR = I, VEC = [C_MEMIF_FIFO_WIDTH - 1:0], BUS = MEMIF_FIFO_Out_Mem2Hwt
PORT MEMIF_FIFO_Out_Mem2Hwt_Rem = "M_FIFO_Rem", DIR = O, VEC = [15:0], BUS = MEMIF_FIFO_Out_Mem2Hwt
PORT MEMIF_FIFO_Out_Mem2Hwt_Full = "M_FIFO_Full", DIR = O, BUS = MEMIF_FIFO_Out_Mem2Hwt
PORT MEMIF_FIFO_Out_Mem2Hwt_WE = "M_FIFO_WE", DIR = I, BUS = MEMIF_FIFO_Out_Mem2Hwt

PORT CTRL_FIFO_Out_Data = "S_FIFO_Data", DIR = O, VEC = [C_CTRL_FIFO_WIDTH - 1:0], BUS = CTRL_FIFO_Out
PORT CTRL_FIFO_Out_Fill = "S_FIFO_Fill", DIR = O, VEC = [15:0], BUS = CTRL_FIFO_Out
PORT CTRL_FIFO_Out_Empty = "S_FIFO_Empty", DIR = O, BUS = CTRL_FIFO_Out
PORT CTRL_FIFO_Out_RE = "S_FIFO_RE", DIR = I, BUS = CTRL_FIFO_Out

PORT TCTRL_Clk = "", DIR = I, SIGIS = CLK
PORT TCTRL_Rst = "", DIR = I, SIGIS = RST

END
