{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713549127690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713549127692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 12:52:07 2024 " "Processing started: Fri Apr 19 12:52:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713549127692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549127692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OU -c OU " "Command: quartus_map --read_settings_files=on --write_settings_files=off OU -c OU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549127692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713549127964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713549127964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 OU.v(4) " "Verilog HDL Declaration information at OU.v(4): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "OU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713549134657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 OU.v(5) " "Verilog HDL Declaration information at OU.v(5): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "OU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713549134657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 OU.v(6) " "Verilog HDL Declaration information at OU.v(6): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "OU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713549134657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ou.v 1 1 " "Found 1 design units, including 1 entities, in source file ou.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU " "Found entity 1: OU" {  } { { "OU.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713549134658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549134658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OU " "Elaborating entity \"OU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713549134677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twosign.v 1 1 " "Using design file twosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "twosign.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/twosign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713549134695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713549134695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoSIGN twoSIGN:twoSIGN_inst " "Elaborating entity \"twoSIGN\" for hierarchy \"twoSIGN:twoSIGN_inst\"" {  } { { "OU.v" "twoSIGN_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713549134696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.v 1 1 " "Using design file halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713549134714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713549134714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"twoSIGN:twoSIGN_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twosign.v" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/twosign.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713549134714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2bcd.v 1 1 " "Using design file binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713549134727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713549134727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"binary2bcd:binary2bcd_inst\"" {  } { { "OU.v" "binary2bcd_inst" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713549134727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add3.v 1 1 " "Using design file add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713549134739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713549134739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713549134740 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Hex0 bcd2seven " "Node instance \"Hex0\" instantiates undefined entity \"bcd2seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "OU.v" "Hex0" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 35 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713549134761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Hex1 bcd2seven " "Node instance \"Hex1\" instantiates undefined entity \"bcd2seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "OU.v" "Hex1" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713549134761 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Hex2 bcd2seven " "Node instance \"Hex2\" instantiates undefined entity \"bcd2seven\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "OU.v" "Hex2" { Text "C:/Users/shaun/Desktop/2441Lab/Lab11/OU.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1713549134761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shaun/Desktop/2441Lab/Lab11/output_files/OU.map.smsg " "Generated suppressed messages file C:/Users/shaun/Desktop/2441Lab/Lab11/output_files/OU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549134782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713549134815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 19 12:52:14 2024 " "Processing ended: Fri Apr 19 12:52:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713549134815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713549134815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713549134815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549134815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713549135388 ""}
