<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_5e71136d</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5e71136d'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_5e71136d')">rsnoc_z_H_R_G_T2_U_U_5e71136d</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod952.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod952.html#Toggle" > 39.18</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_69834"  onclick="showContent('inst_tag_69834')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod952.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod952.html#Toggle" > 39.18</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5e71136d'>
<hr>
<a name="inst_tag_69834"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_69834" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="s7 cl rt"><a href="mod952.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod952.html#Toggle" > 39.18</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod952.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.56</td>
<td class="s7 cl rt"> 79.29</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s4 cl rt"> 43.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 70.34</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2261.html#inst_tag_206468" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1528.html#inst_tag_110752" id="tag_urg_inst_110752">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13512" id="tag_urg_inst_13512">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod986.html#inst_tag_70865" id="tag_urg_inst_70865">If</a></td>
<td class="s4 cl rt"> 45.67</td>
<td class="s7 cl rt"> 76.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.58</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod442.html#inst_tag_32076" id="tag_urg_inst_32076">Ifpa</a></td>
<td class="s4 cl rt"> 48.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2804.html#inst_tag_260996" id="tag_urg_inst_260996">Io</a></td>
<td class="s3 cl rt"> 34.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2102.html#inst_tag_185054" id="tag_urg_inst_185054">Ip</a></td>
<td class="s5 cl rt"> 50.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1635_0.html#inst_tag_131563" id="tag_urg_inst_131563">Irspp</a></td>
<td class="s4 cl rt"> 42.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_178602" id="tag_urg_inst_178602">It</a></td>
<td class="s4 cl rt"> 42.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1137.html#inst_tag_77813" id="tag_urg_inst_77813">uci7337ba030b</a></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod984.html#inst_tag_70762" id="tag_urg_inst_70762">upc</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_78047" id="tag_urg_inst_78047">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1390.html#inst_tag_87336" id="tag_urg_inst_87336">ups</a></td>
<td class="s7 cl rt"> 70.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2675_3.html#inst_tag_240603" id="tag_urg_inst_240603">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1984_1.html#inst_tag_178757" id="tag_urg_inst_178757">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1153.html#inst_tag_78080" id="tag_urg_inst_78080">uu922e3a49</a></td>
<td class="s6 cl rt"> 62.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod541.html#inst_tag_33106" id="tag_urg_inst_33106">uua42ce297cd</a></td>
<td class="s6 cl rt"> 61.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5e71136d'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_G_T2_U_U_5e71136d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51200</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51205</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>51211</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51219</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51224</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51241</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>51251</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>51276</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>51441</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>51452</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51639</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51644</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>51752</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
51199                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51200      1/1          		if ( ! Sys_Clk_RstN )
51201      1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
51202      1/1          		else if ( u_d27a )
51203      1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
51204                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51205      1/1          		if ( ! Sys_Clk_RstN )
51206      1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
51207      1/1          		else if ( u_d27a )
51208      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
51209                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
51210                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
51211      1/1          		case ( uu_cc5c_caseSel )
51212      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
51213      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
51214      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
51215      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
51216                   		endcase
51217                   	end
51218                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51219      1/1          		if ( ! Sys_Clk_RstN )
51220      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
51221      1/1          		else if ( u_d27a )
51222      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
51223                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51224      1/1          		if ( ! Sys_Clk_RstN )
51225      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
51226      1/1          		else if ( u_d27a )
51227      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
51228                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
51229                   		.Clk( Sys_Clk )
51230                   	,	.Clk_ClkS( Sys_Clk_ClkS )
51231                   	,	.Clk_En( Sys_Clk_En )
51232                   	,	.Clk_EnS( Sys_Clk_EnS )
51233                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
51234                   	,	.Clk_RstN( Sys_Clk_RstN )
51235                   	,	.Clk_Tm( Sys_Clk_Tm )
51236                   	,	.O( u_bb4d )
51237                   	,	.Reset( NextRsp1 )
51238                   	,	.Set( CxtEn &amp; CxtId )
51239                   	);
51240                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51241      1/1          		if ( ! Sys_Clk_RstN )
51242      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
51243      1/1          		else if ( u_d27a )
51244      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
51245                   	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L17 uci7337ba030b( .I_43210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
51246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51247      1/1          		if ( ! Sys_Clk_RstN )
51248      1/1          			u_cfef &lt;= #1.0 ( 5'b0 );
51249      1/1          		else if ( u_d27a )
51250      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
51251      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
51252      1/1          			1'b1    : u_1002 = Cxt_0 ;
51253      <font color = "red">0/1     ==>  			default : u_1002 = 30'b0 ;</font>
51254                   		endcase
51255                   	end
51256                   	rsnoc_z_H_R_U_B_B_A274 Ib(
51257                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
51258                   	);
51259                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
51260                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
51261                   	);
51262                   	assign uRsp_Status_caseSel =
51263                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
51264                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
51265                   					&amp;	Rsp2_Status == 2'b01
51266                   				&amp;
51267                   				Rsp_Last
51268                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
51269                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
51270                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
51271                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
51272                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
51273                   		}
51274                   		;
51275                   	always @( uRsp_Status_caseSel ) begin
51276      1/1          		case ( uRsp_Status_caseSel )
51277      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
51278      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
51279      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
51280      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
51281      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
51282      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
51283                   		endcase
51284                   	end
51285                   	rsnoc_z_H_R_G_T2_P_U_40142b1a Ip(
51286                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
51287                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
51288                   	,	.Cxt_Echo( CxtPkt_Echo )
51289                   	,	.Cxt_Head( CxtPkt_Head )
51290                   	,	.Cxt_Len1( CxtPkt_Len1 )
51291                   	,	.Cxt_OpcT( CxtPkt_OpcT )
51292                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
51293                   	,	.CxtUsed( CxtUsed )
51294                   	,	.Rx_CxtId( 1'b1 )
51295                   	,	.Rx_Head( RxPkt_Head )
51296                   	,	.Rx_Last( RxPkt_Last )
51297                   	,	.Rx_Opc( RxPkt_Opc )
51298                   	,	.Rx_Pld( RxPkt_Pld )
51299                   	,	.Rx_Rdy( RxPkt_Rdy )
51300                   	,	.Rx_Status( RxPkt_Status )
51301                   	,	.Rx_Vld( RxPkt_Vld )
51302                   	,	.Sys_Clk( Sys_Clk )
51303                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51304                   	,	.Sys_Clk_En( Sys_Clk_En )
51305                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51306                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51307                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51308                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51309                   	,	.Sys_Pwr_Idle( )
51310                   	,	.Sys_Pwr_WakeUp( )
51311                   	,	.Tx_Data( TxPkt_Data )
51312                   	,	.Tx_Head( TxPkt_Head )
51313                   	,	.Tx_Rdy( TxPkt_Rdy )
51314                   	,	.Tx_Tail( TxPkt_Tail )
51315                   	,	.Tx_Vld( TxPkt_Vld )
51316                   	,	.TxCxtId( TxPktCxtId )
51317                   	,	.TxLast( TxPktLast )
51318                   	);
51319                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
51320                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
51321                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
51322                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
51323                   		.CxtUsed( CxtUsed )
51324                   	,	.FreeCxt( CtxFreeId )
51325                   	,	.FreeVld( CxtFreeVld )
51326                   	,	.NewCxt( CxtId )
51327                   	,	.NewRdy( CxtRdy )
51328                   	,	.NewVld( CxtEn )
51329                   	,	.Sys_Clk( Sys_Clk )
51330                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51331                   	,	.Sys_Clk_En( Sys_Clk_En )
51332                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51333                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51334                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51335                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51336                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
51337                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
51338                   	);
51339                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
51340                   	rsnoc_z_H_R_G_T2_O_U_f687fe43 Io(
51341                   		.Cxt_0( Cxt_0 )
51342                   	,	.CxtUsed( CxtUsed )
51343                   	,	.Rdy( OrdRdy )
51344                   	,	.Req_AddLd0( Req1_AddLd0 )
51345                   	,	.Req_AddMdL( Req1_AddMdL )
51346                   	,	.Req_Len1( Req1_Len1 )
51347                   	,	.Req_OpcT( Req1_OpcT )
51348                   	,	.Req_RouteId( Req1_RouteId )
51349                   	,	.Req_Strm( 1'b0 )
51350                   	,	.ReqRdy( TrnRdy )
51351                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
51352                   	,	.Sys_Clk( Sys_Clk )
51353                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51354                   	,	.Sys_Clk_En( Sys_Clk_En )
51355                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51356                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51357                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51358                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51359                   	,	.Sys_Pwr_Idle( )
51360                   	,	.Sys_Pwr_WakeUp( )
51361                   	);
51362                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
51363                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
51364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51365      1/1          		if ( ! Sys_Clk_RstN )
51366      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
51367      1/1          		else if ( NextTrn )
51368      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
51369                   	rsnoc_z_H_R_G_T2_T_U_40142b1a It(
51370                   		.AddrBase( IdInfo_0_AddrBase )
51371                   	,	.Cmd_Echo( Req1_Echo )
51372                   	,	.Cmd_Len1( Req1_Len1 )
51373                   	,	.Cmd_Lock( Req1_Lock )
51374                   	,	.Cmd_OpcT( Req1_OpcT )
51375                   	,	.Cmd_RawAddr( Req1_RawAddr )
51376                   	,	.Cmd_RouteId( Req1_RouteId )
51377                   	,	.Cmd_Status( Req1_Status )
51378                   	,	.Cmd_User( Req1_User )
51379                   	,	.Pld_Data( Pld_Data )
51380                   	,	.Pld_Last( Pld_Last )
51381                   	,	.Rdy( TrnRdy )
51382                   	,	.Rx_Data( RxErr_Data )
51383                   	,	.Rx_Head( RxErr_Head )
51384                   	,	.Rx_Rdy( RxErr_Rdy )
51385                   	,	.Rx_Tail( RxErr_Tail )
51386                   	,	.Rx_Vld( RxErr_Vld )
51387                   	,	.Sys_Clk( Sys_Clk )
51388                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51389                   	,	.Sys_Clk_En( Sys_Clk_En )
51390                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51391                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51392                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51393                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51394                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
51395                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
51396                   	,	.Vld( TrnVld )
51397                   	);
51398                   	assign Req1_Addr = Req1_RawAddr;
51399                   	assign PipeIn_Addr = Req1_Addr;
51400                   	assign u_cb9b_0 = PipeIn_Addr;
51401                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
51402                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
51403                   	assign u_c4ee = Req1_Len1 [6:2];
51404                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
51405                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
51406                   	assign PipeIn_BurstType = Req1_BurstType;
51407                   	assign u_cb9b_1 = PipeIn_BurstType;
51408                   	assign u_cb9b_11 = PipeIn_Opc;
51409                   	assign PipeIn_Urg = Req1_Urg;
51410                   	assign u_cb9b_17 = PipeIn_Urg;
51411                   	assign PipeIn_User = Req1_User;
51412                   	assign u_cb9b_19 = PipeIn_User;
51413                   	assign PipeIn_Data = Pld_Data;
51414                   	assign u_cb9b_2 = PipeIn_Data;
51415                   	assign Req1_Fail = Req1_Status == 2'b11;
51416                   	assign PipeIn_Fail = Req1_Fail;
51417                   	assign u_cb9b_4 = PipeIn_Fail;
51418                   	assign PipeIn_Head = ReqHead;
51419                   	assign u_cb9b_6 = PipeIn_Head;
51420                   	assign PipeIn_Last = Pld_Last;
51421                   	assign u_cb9b_7 = PipeIn_Last;
51422                   	assign PipeIn_Len1 = Req1_Len1;
51423                   	assign u_cb9b_8 = PipeIn_Len1;
51424                   	assign PipeIn_Lock = Req1_Lock;
51425                   	assign u_cb9b_9 = PipeIn_Lock;
51426                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
51427                   	assign PostRdy = GenLcl_Req_Rdy;
51428                   	assign PipeOut_Urg = u_d4d9_17;
51429                   	assign PipeOut_Head = u_d4d9_6;
51430                   	assign PipeOutHead = PipeOut_Head;
51431                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
51432                   	assign uReq1_Opc_caseSel =
51433                   		{		Req1_OpcT == 4'b0110
51434                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
51435                   			,	Req1_OpcT == 4'b0011
51436                   			,	Req1_OpcT == 4'b0010
51437                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
51438                   		}
51439                   		;
51440                   	always @( uReq1_Opc_caseSel ) begin
51441      1/1          		case ( uReq1_Opc_caseSel )
51442      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
51443      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
51444      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
51445      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
51446      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
51447      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
51448                   		endcase
51449                   	end
51450                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
51451                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
51452      1/1          		case ( uPipeIn_Opc_caseSel )
51453      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
51454      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
51455      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
51456      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
51457      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
51458                   		endcase
51459                   	end
51460                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
51461                   		.Rx_0( u_cb9b_0 )
51462                   	,	.Rx_1( u_cb9b_1 )
51463                   	,	.Rx_11( u_cb9b_11 )
51464                   	,	.Rx_14( 1'b0 )
51465                   	,	.Rx_15( 1'b0 )
51466                   	,	.Rx_17( u_cb9b_17 )
51467                   	,	.Rx_19( u_cb9b_19 )
51468                   	,	.Rx_2( u_cb9b_2 )
51469                   	,	.Rx_4( u_cb9b_4 )
51470                   	,	.Rx_6( u_cb9b_6 )
51471                   	,	.Rx_7( u_cb9b_7 )
51472                   	,	.Rx_8( u_cb9b_8 )
51473                   	,	.Rx_9( u_cb9b_9 )
51474                   	,	.RxRdy( ReqRdy )
51475                   	,	.RxVld( ReqVld )
51476                   	,	.Sys_Clk( Sys_Clk )
51477                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51478                   	,	.Sys_Clk_En( Sys_Clk_En )
51479                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51480                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51481                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51482                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51483                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
51484                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
51485                   	,	.Tx_0( u_d4d9_0 )
51486                   	,	.Tx_1( u_d4d9_1 )
51487                   	,	.Tx_11( u_d4d9_11 )
51488                   	,	.Tx_14( u_d4d9_14 )
51489                   	,	.Tx_15( u_d4d9_15 )
51490                   	,	.Tx_17( u_d4d9_17 )
51491                   	,	.Tx_19( u_d4d9_19 )
51492                   	,	.Tx_2( u_d4d9_2 )
51493                   	,	.Tx_4( u_d4d9_4 )
51494                   	,	.Tx_6( u_d4d9_6 )
51495                   	,	.Tx_7( u_d4d9_7 )
51496                   	,	.Tx_8( u_d4d9_8 )
51497                   	,	.Tx_9( u_d4d9_9 )
51498                   	,	.TxRdy( PipeOutRdy )
51499                   	,	.TxVld( PipeOutVld )
51500                   	);
51501                   	assign PipeOut_Addr = u_d4d9_0;
51502                   	assign GenLcl_Req_Addr = PipeOut_Addr;
51503                   	assign PipeOut_Data = u_d4d9_2;
51504                   	assign MyDatum = PipeOut_Data [35:0];
51505                   	assign MyData = { 2'b0 , MyDatum };
51506                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
51507                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
51508                   	);
51509                   	assign PipeOut_Fail = u_d4d9_4;
51510                   	assign NullBe = PipeOut_Fail;
51511                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
51512                   	assign GenLcl_Req_Vld = PostVld;
51513                   	assign PipeOut_Last = u_d4d9_7;
51514                   	assign GenLcl_Req_Last = PipeOut_Last;
51515                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
51516                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
51517                   	assign PipeOut_BurstType = u_d4d9_1;
51518                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
51519                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
51520                   	assign PipeOut_Len1 = u_d4d9_8;
51521                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
51522                   	assign PipeOut_Lock = u_d4d9_9;
51523                   	assign GenLcl_Req_Lock = PipeOut_Lock;
51524                   	assign PipeOut_Opc = u_d4d9_11;
51525                   	assign GenLcl_Req_Opc = PipeOut_Opc;
51526                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
51527                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
51528                   	assign PipeOut_SeqUnique = u_d4d9_15;
51529                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
51530                   	assign PipeOut_User = u_d4d9_19;
51531                   	assign GenLcl_Req_User = PipeOut_User;
51532                   	assign Rsp0_Rdy = Rsp1_Rdy;
51533                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
51534                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
51535                   		.Clk( Sys_Clk )
51536                   	,	.Clk_ClkS( Sys_Clk_ClkS )
51537                   	,	.Clk_En( Sys_Clk_En )
51538                   	,	.Clk_EnS( Sys_Clk_EnS )
51539                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
51540                   	,	.Clk_RstN( Sys_Clk_RstN )
51541                   	,	.Clk_Tm( Sys_Clk_Tm )
51542                   	,	.En( GenLcl_Req_Vld )
51543                   	,	.O( u_43f9 )
51544                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
51545                   	,	.Set( NullBe &amp; PipeOutHead )
51546                   	);
51547                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
51548                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
51549                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
51550                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
51551                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
51552                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
51553                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
51554                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
51555                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
51556                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
51557                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
51558                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
51559                   	,	.GenLcl_Req_User( GenLcl_Req_User )
51560                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
51561                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
51562                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
51563                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
51564                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
51565                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
51566                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
51567                   	,	.GenPrt_Req_Addr( u_Req_Addr )
51568                   	,	.GenPrt_Req_Be( u_Req_Be )
51569                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
51570                   	,	.GenPrt_Req_Data( u_Req_Data )
51571                   	,	.GenPrt_Req_Last( u_Req_Last )
51572                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
51573                   	,	.GenPrt_Req_Lock( u_Req_Lock )
51574                   	,	.GenPrt_Req_Opc( u_Req_Opc )
51575                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
51576                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
51577                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
51578                   	,	.GenPrt_Req_User( u_Req_User )
51579                   	,	.GenPrt_Req_Vld( u_Req_Vld )
51580                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
51581                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
51582                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
51583                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
51584                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
51585                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
51586                   	);
51587                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
51588                   		.GenLcl_Req_Addr( u_Req_Addr )
51589                   	,	.GenLcl_Req_Be( u_Req_Be )
51590                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
51591                   	,	.GenLcl_Req_Data( u_Req_Data )
51592                   	,	.GenLcl_Req_Last( u_Req_Last )
51593                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
51594                   	,	.GenLcl_Req_Lock( u_Req_Lock )
51595                   	,	.GenLcl_Req_Opc( u_Req_Opc )
51596                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
51597                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
51598                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
51599                   	,	.GenLcl_Req_User( u_Req_User )
51600                   	,	.GenLcl_Req_Vld( u_Req_Vld )
51601                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
51602                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
51603                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
51604                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
51605                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
51606                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
51607                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
51608                   	,	.GenPrt_Req_Be( Gen_Req_Be )
51609                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
51610                   	,	.GenPrt_Req_Data( Gen_Req_Data )
51611                   	,	.GenPrt_Req_Last( Gen_Req_Last )
51612                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
51613                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
51614                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
51615                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
51616                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
51617                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
51618                   	,	.GenPrt_Req_User( Gen_Req_User )
51619                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
51620                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
51621                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
51622                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
51623                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
51624                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
51625                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
51626                   	,	.Sys_Clk( Sys_Clk )
51627                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
51628                   	,	.Sys_Clk_En( Sys_Clk_En )
51629                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
51630                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
51631                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
51632                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
51633                   	,	.Sys_Pwr_Idle( u_70_Idle )
51634                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
51635                   	);
51636                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
51637                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
51638                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51639      1/1          		if ( ! Sys_Clk_RstN )
51640      1/1          			Load &lt;= #1.0 ( 2'b0 );
51641      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
51642                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
51643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
51644      1/1          		if ( ! Sys_Clk_RstN )
51645      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
51646      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
51647                   	assign RxInt_Rdy = RxIn_Rdy;
51648                   	assign Rx_Rdy = RxInt_Rdy;
51649                   	assign WakeUp_Rx = Rx_Vld;
51650                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
51651                   	assign u_5446 = RxIn_Data [110:94];
51652                   	assign Translation_0_Aperture = u_5446 [16:5];
51653                   	assign TxBypData = TxIn_Data [37:0];
51654                   	assign TxLcl_Data =
51655                   		{			{	TxIn_Data [111]
51656                   			,	TxIn_Data [110:94]
51657                   			,	TxIn_Data [93:90]
51658                   			,	TxIn_Data [89:88]
51659                   			,	TxIn_Data [87:81]
51660                   			,	TxIn_Data [80:49]
51661                   			,	TxIn_Data [48:41]
51662                   			,	TxIn_Data [40:38]
51663                   			}
51664                   		,
51665                   		TxBypData
51666                   		};
51667                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
51668                   	assign TxLcl_Head = TxIn_Head;
51669                   	assign Tx_Head = TxLcl_Head;
51670                   	assign TxLcl_Tail = TxIn_Tail;
51671                   	assign Tx_Tail = TxLcl_Tail;
51672                   	assign TxLcl_Vld = TxIn_Vld;
51673                   	assign Tx_Vld = TxLcl_Vld;
51674                   	assign WakeUp_Other = 1'b0;
51675                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
51676                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
51677                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
51678                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
51679                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
51680                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
51681                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
51682                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
51683                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
51684                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
51685                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
51686                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
51687                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
51688                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
51689                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
51690                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
51691                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
51692                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
51693                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
51694                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
51695                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
51696                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
51697                   	assign u_3ded_Data_Last = RxIn_Data [37];
51698                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
51699                   	assign u_3ded_Data_Err = RxIn_Data [36];
51700                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
51701                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
51702                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
51703                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
51704                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
51705                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
51706                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
51707                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
51708                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
51709                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
51710                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
51711                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
51712                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
51713                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
51714                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
51715                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
51716                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
51717                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
51718                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
51719                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
51720                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
51721                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
51722                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
51723                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
51724                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
51725                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
51726                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
51727                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
51728                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
51729                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
51730                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
51731                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
51732                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
51733                   	assign u_6807_Data_Last = TxIn_Data [37];
51734                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
51735                   	assign u_6807_Data_Err = TxIn_Data [36];
51736                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
51737                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
51738                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
51739                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
51740                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
51741                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
51742                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
51743                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
51744                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
51745                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
51746                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
51747                   	assign u_5ddf = CxtUsed;
51748                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
51749                   	// synopsys translate_off
51750                   	// synthesis translate_off
51751                   	always @( posedge Sys_Clk )
51752      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
51753      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
51754      <font color = "grey">unreachable  </font>				dontStop = 0;
51755      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
51756      <font color = "grey">unreachable  </font>				if (!dontStop) begin
51757      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
51758      <font color = "grey">unreachable  </font>					$stop;
51759                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
51760                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_G_T2_U_U_5e71136d</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51203
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51208
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51222
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51227
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51244
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51250
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51405
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51636
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_G_T2_U_U_5e71136d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">18</td>
<td class="rt">35.29 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">1026</td>
<td class="rt">402</td>
<td class="rt">39.18 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">513</td>
<td class="rt">218</td>
<td class="rt">42.50 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">513</td>
<td class="rt">184</td>
<td class="rt">35.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">18</td>
<td class="rt">35.29 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">1026</td>
<td class="rt">402</td>
<td class="rt">39.18 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">513</td>
<td class="rt">218</td>
<td class="rt">42.50 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">513</td>
<td class="rt">184</td>
<td class="rt">35.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[18:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[28:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[12:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod952.html" >rsnoc_z_H_R_G_T2_U_U_5e71136d</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">51405</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51636</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51200</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51205</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">51211</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51219</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51224</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51241</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">51247</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51251</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">51276</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">51441</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">51452</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51644</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51405      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51636      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51200      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51201      			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
51202      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51203      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51205      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51206      			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
51207      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51208      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51211      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
51212      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
51213      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
51214      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
51215      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51219      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51220      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
51221      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51222      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51224      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51225      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
51226      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51227      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51241      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51242      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
51243      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51244      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51248      			u_cfef <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
51249      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
51250      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51251      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
51252      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
51253      			default : u_1002 = 30'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51276      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
51277      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51278      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51279      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51280      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
51281      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
51282      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51366      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
51367      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
51368      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51441      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
51442      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
51443      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
51444      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
51445      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
51446      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
51447      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51452      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
51453      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
51454      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
51455      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
51456      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
51457      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51639      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51640      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
51641      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51644      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
51645      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
51646      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_69834">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_5e71136d">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
