Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  1 15:53:15 2020
| Host         : Hugo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.397        0.000                      0                13471        0.018        0.000                      0                13451        1.065        0.000                       0                  7580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
MMCM_GEN.U_MMCM/inst/CLK12MHZ          {0.000 41.666}       83.333          12.000          
  clk_108_MMCM                         {0.000 4.630}        9.259           108.000         
  clk_216_MMCM                         {0.000 2.315}        4.630           216.001         
  clkfbout_MMCM                        {0.000 41.666}       83.333          12.000          
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ  {0.000 41.666}       83.333          12.000          
  clk_112_MMCM_112                     {0.000 4.444}        8.889           112.500         
  clkfbout_MMCM_112                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM_GEN.U_MMCM/inst/CLK12MHZ                                                                                                                                                           16.667        0.000                       0                     1  
  clk_108_MMCM                               1.137        0.000                      0                  341        0.032        0.000                      0                  341        4.130        0.000                       0                   395  
  clk_216_MMCM                               0.397        0.000                      0                12024        0.018        0.000                      0                12024        1.065        0.000                       0                  6761  
  clkfbout_MMCM                                                                                                                                                                         16.667        0.000                       0                     3  
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  clk_112_MMCM_112                           3.327        0.000                      0                  878        0.037        0.000                      0                  878        3.194        0.000                       0                   417  
  clkfbout_MMCM_112                                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_216_MMCM      clk_108_MMCM            0.519        0.000                      0                  208        0.059        0.000                      0                  208  
clk_108_MMCM      clk_216_MMCM            0.829        0.000                      0                   22        0.147        0.000                      0                   22  
clk_112_MMCM_112  clk_216_MMCM            7.562        0.000                      0                   10                                                                        
clk_216_MMCM      clk_112_MMCM_112        3.311        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ
  To Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN.U_MMCM/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.967ns (37.824%)  route 4.877ns (62.176%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.325 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.555    -2.399    U_VGA_controller/clk
    SLICE_X30Y30         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.518    -1.881 f  U_VGA_controller/v_addr_counter_reg[0]/Q
                         net (fo=85, routed)          0.739    -1.143    U_VGA_interface_top/VGA_v_add[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.124    -1.019 r  U_VGA_interface_top/VU_inbound_d_i_132/O
                         net (fo=2, routed)           0.481    -0.538    U_VGA_interface_top/VU_inbound_d_i_132_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.042 r  U_VGA_interface_top/VU_inbound_d_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000     0.042    U_VGA_interface_top/VU_inbound_d_reg_i_96_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.355 r  U_VGA_interface_top/draw_vol_d_reg_i_113/O[3]
                         net (fo=40, routed)          0.839     1.194    U_VGA_interface_top/minusOp[8]
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.306     1.500 r  U_VGA_interface_top/draw_vol_d_i_157/O
                         net (fo=1, routed)           0.472     1.972    U_VGA_interface_top/draw_vol_d_i_157_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.498 r  U_VGA_interface_top/draw_vol_d_reg_i_67/CO[3]
                         net (fo=1, routed)           1.104     3.602    U_VGA_interface_top/draw_vol332_in
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.150     3.752 r  U_VGA_interface_top/draw_vol_d_i_17/O
                         net (fo=1, routed)           0.563     4.315    U_VGA_interface_top/draw_vol_d_i_17_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.326     4.641 r  U_VGA_interface_top/draw_vol_d_i_4/O
                         net (fo=1, routed)           0.680     5.321    U_VGA_interface_top/draw_vol_d_i_4_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.445 r  U_VGA_interface_top/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.445    U_VGA_interface_top/draw_vol
    SLICE_X38Y26         FDCE                                         r  U_VGA_interface_top/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.433     6.325    U_VGA_interface_top/clk_108
    SLICE_X38Y26         FDCE                                         r  U_VGA_interface_top/draw_vol_d_reg/C
                         clock pessimism              0.420     6.745    
                         clock uncertainty           -0.240     6.505    
    SLICE_X38Y26         FDCE (Setup_fdce_C_D)        0.077     6.582    U_VGA_interface_top/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 2.506ns (34.945%)  route 4.665ns (65.055%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 6.340 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X30Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/v_addr_counter_reg[10]/Q
                         net (fo=21, routed)          0.897    -0.981    U_VGA_interface_bottom/VGA_v_add[10]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.307 r  U_VGA_interface_bottom/pixel_ok_d_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.307    U_VGA_interface_bottom/pixel_ok_d_reg_i_10_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.068 f  U_VGA_interface_bottom/pixel_ok_d_reg_i_9/O[2]
                         net (fo=33, routed)          1.560     1.492    U_VGA_interface_bottom/minusOp[15]
    SLICE_X37Y51         LUT2 (Prop_lut2_I0_O)        0.302     1.794 r  U_VGA_interface_bottom/draw_vol_d_i_169/O
                         net (fo=1, routed)           0.000     1.794    U_VGA_interface_bottom/draw_vol_d_i_169_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.195 r  U_VGA_interface_bottom/draw_vol_d_reg_i_70/CO[3]
                         net (fo=1, routed)           1.069     3.264    U_VGA_interface_bottom/draw_vol213_in
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124     3.388 r  U_VGA_interface_bottom/draw_vol_d_i_27/O
                         net (fo=1, routed)           0.464     3.853    U_VGA_interface_bottom/draw_vol_d_i_27_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124     3.977 r  U_VGA_interface_bottom/draw_vol_d_i_7/O
                         net (fo=1, routed)           0.674     4.651    U_VGA_interface_bottom/draw_vol_d_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.775 r  U_VGA_interface_bottom/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     4.775    U_VGA_interface_bottom/draw_vol
    SLICE_X36Y43         FDCE                                         r  U_VGA_interface_bottom/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.448     6.340    U_VGA_interface_bottom/clk_108
    SLICE_X36Y43         FDCE                                         r  U_VGA_interface_bottom/draw_vol_d_reg/C
                         clock pessimism              0.420     6.760    
                         clock uncertainty           -0.240     6.520    
    SLICE_X36Y43         FDCE (Setup_fdce_C_D)        0.029     6.549    U_VGA_interface_bottom/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 3.069ns (42.630%)  route 4.130ns (57.370%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 6.325 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.555    -2.399    U_VGA_controller/clk
    SLICE_X30Y30         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.518    -1.881 f  U_VGA_controller/v_addr_counter_reg[0]/Q
                         net (fo=85, routed)          0.739    -1.143    U_VGA_interface_top/VGA_v_add[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.124    -1.019 r  U_VGA_interface_top/VU_inbound_d_i_132/O
                         net (fo=2, routed)           0.481    -0.538    U_VGA_interface_top/VU_inbound_d_i_132_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.042 r  U_VGA_interface_top/VU_inbound_d_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000     0.042    U_VGA_interface_top/VU_inbound_d_reg_i_96_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.156 r  U_VGA_interface_top/draw_vol_d_reg_i_113/CO[3]
                         net (fo=1, routed)           0.009     0.165    U_VGA_interface_top/draw_vol_d_reg_i_113_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.499 f  U_VGA_interface_top/VU_inbound_d_reg_i_58/O[1]
                         net (fo=32, routed)          1.162     1.661    U_VGA_interface_top/minusOp[10]
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.303     1.964 r  U_VGA_interface_top/VU_inbound_d_i_81/O
                         net (fo=1, routed)           0.000     1.964    U_VGA_interface_top/VU_inbound_d_i_81_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.502 r  U_VGA_interface_top/VU_inbound_d_reg_i_40/CO[2]
                         net (fo=2, routed)           0.652     3.154    U_VGA_interface_top/VU_inbound257_in
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.310     3.464 r  U_VGA_interface_top/VU_inbound_d_i_19/O
                         net (fo=1, routed)           0.684     4.149    U_VGA_interface_top/VU_inbound_d_i_19_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.273 r  U_VGA_interface_top/VU_inbound_d_i_4/O
                         net (fo=1, routed)           0.403     4.676    U_VGA_interface_top/VU_inbound_d_i_4_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.800 r  U_VGA_interface_top/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     4.800    U_VGA_interface_top/VU_inbound
    SLICE_X33Y26         FDCE                                         r  U_VGA_interface_top/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.433     6.325    U_VGA_interface_top/clk_108
    SLICE_X33Y26         FDCE                                         r  U_VGA_interface_top/VU_inbound_d_reg/C
                         clock pessimism              0.507     6.832    
                         clock uncertainty           -0.240     6.592    
    SLICE_X33Y26         FDCE (Setup_fdce_C_D)        0.029     6.621    U_VGA_interface_top/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.919ns (28.623%)  route 4.785ns (71.377%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X30Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/v_addr_counter_reg[10]/Q
                         net (fo=21, routed)          1.697    -0.182    U_VGA_interface_bottom/VGA_v_add[10]
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.475 r  U_VGA_interface_bottom/display_nrm_d_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     0.475    U_VGA_interface_bottom/display_nrm_d_reg_i_58_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.592 f  U_VGA_interface_bottom/display_nrm_d_reg_i_26/CO[3]
                         net (fo=9, routed)           1.414     2.006    U_VGA_interface_bottom/display_nrm_d_reg_i_26_n_0
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.150     2.156 r  U_VGA_interface_bottom/display_nrm_d_i_25/O
                         net (fo=1, routed)           0.000     2.156    U_VGA_interface_bottom/display_nrm1__0[16]
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353     2.509 r  U_VGA_interface_bottom/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.675     4.184    U_VGA_interface_bottom/display_nrm0
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.124     4.308 r  U_VGA_interface_bottom/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     4.308    U_VGA_interface_bottom/display_nrm
    SLICE_X33Y40         FDCE                                         r  U_VGA_interface_bottom/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.446     6.338    U_VGA_interface_bottom/clk_108
    SLICE_X33Y40         FDCE                                         r  U_VGA_interface_bottom/display_nrm_d_reg/C
                         clock pessimism              0.507     6.845    
                         clock uncertainty           -0.240     6.605    
    SLICE_X33Y40         FDCE (Setup_fdce_C_D)        0.029     6.634    U_VGA_interface_bottom/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.634    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 2.318ns (36.726%)  route 3.994ns (63.274%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 6.331 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.555    -2.399    U_VGA_controller/clk
    SLICE_X30Y30         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.518    -1.881 f  U_VGA_controller/v_addr_counter_reg[0]/Q
                         net (fo=85, routed)          0.739    -1.143    U_VGA_interface_top/VGA_v_add[0]
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.124    -1.019 r  U_VGA_interface_top/VU_inbound_d_i_132/O
                         net (fo=2, routed)           0.759    -0.260    U_VGA_interface_top/VU_inbound_d_i_132_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.320 r  U_VGA_interface_top/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     0.320    U_VGA_interface_top/display_nrm_d_reg_i_82_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.434 r  U_VGA_interface_top/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.009     0.443    U_VGA_interface_top/display_nrm_d_reg_i_69_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.557 r  U_VGA_interface_top/display_nrm_d_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.557    U_VGA_interface_top/display_nrm_d_reg_i_43_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.671 r  U_VGA_interface_top/display_nrm_d_reg_i_17/CO[3]
                         net (fo=9, routed)           1.157     1.828    U_VGA_interface_top/display_nrm_d_reg_i_17_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.513     2.341 r  U_VGA_interface_top/display_nrm_d_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.341    U_VGA_interface_top/display_nrm_d_reg_i_15_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.458 r  U_VGA_interface_top/display_nrm_d_reg_i_3/CO[3]
                         net (fo=1, routed)           1.330     3.788    U_VGA_interface_top/display_nrm0
    SLICE_X35Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.912 r  U_VGA_interface_top/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     3.912    U_VGA_interface_top/display_nrm
    SLICE_X35Y32         FDCE                                         r  U_VGA_interface_top/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.439     6.331    U_VGA_interface_top/clk_108
    SLICE_X35Y32         FDCE                                         r  U_VGA_interface_top/display_nrm_d_reg/C
                         clock pessimism              0.492     6.823    
                         clock uncertainty           -0.240     6.583    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.029     6.612    U_VGA_interface_top/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_addr_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 2.844ns (44.754%)  route 3.511ns (55.246%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 6.338 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.558    -2.397    U_VGA_controller/clk
    SLICE_X30Y32         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_VGA_controller/v_addr_counter_reg[10]/Q
                         net (fo=21, routed)          0.897    -0.981    U_VGA_interface_bottom/VGA_v_add[10]
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.307 r  U_VGA_interface_bottom/pixel_ok_d_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    -0.307    U_VGA_interface_bottom/pixel_ok_d_reg_i_10_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.085 f  U_VGA_interface_bottom/pixel_ok_d_reg_i_9/O[0]
                         net (fo=33, routed)          1.185     1.100    U_VGA_interface_bottom/minusOp[13]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.299     1.399 r  U_VGA_interface_bottom/VU_inbound_d_i_69/O
                         net (fo=1, routed)           0.000     1.399    U_VGA_interface_bottom/VU_inbound_d_i_69_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.969 r  U_VGA_interface_bottom/VU_inbound_d_reg_i_36/CO[2]
                         net (fo=1, routed)           0.445     2.414    U_VGA_interface_bottom/VU_inbound_d_reg_i_36_n_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I2_O)        0.313     2.727 r  U_VGA_interface_bottom/VU_inbound_d_i_15/O
                         net (fo=1, routed)           0.656     3.383    U_VGA_interface_bottom/VU_inbound_d_i_15_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.507 r  U_VGA_interface_bottom/VU_inbound_d_i_4/O
                         net (fo=1, routed)           0.327     3.834    U_VGA_interface_bottom/VU_inbound_d_i_4_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.958 r  U_VGA_interface_bottom/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     3.958    U_VGA_interface_bottom/VU_inbound
    SLICE_X34Y42         FDCE                                         r  U_VGA_interface_bottom/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.446     6.338    U_VGA_interface_bottom/clk_108
    SLICE_X34Y42         FDCE                                         r  U_VGA_interface_bottom/VU_inbound_d_reg/C
                         clock pessimism              0.492     6.830    
                         clock uncertainty           -0.240     6.590    
    SLICE_X34Y42         FDCE (Setup_fdce_C_D)        0.077     6.667    U_VGA_interface_bottom/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.667    
                         arrival time                          -3.958    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.128ns (39.313%)  route 3.285ns (60.687%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.333 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.561    -2.394    U_VGA_controller/clk
    SLICE_X28Y34         FDCE                                         r  U_VGA_controller/v_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.938 f  U_VGA_controller/v_counter_reg[14]/Q
                         net (fo=3, routed)           1.113    -0.824    U_VGA_controller/v_counter_reg_n_0_[14]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.150    -0.674 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           1.003     0.329    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.328     0.657 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.169     1.825    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.949 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     1.949    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.462 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.462    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.579 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.579    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.696 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.696    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.019 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.019    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_6
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.441     6.333    U_VGA_controller/clk
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[13]/C
                         clock pessimism              0.492     6.825    
                         clock uncertainty           -0.240     6.585    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109     6.694    U_VGA_controller/v_addr_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 2.120ns (39.223%)  route 3.285ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.333 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.561    -2.394    U_VGA_controller/clk
    SLICE_X28Y34         FDCE                                         r  U_VGA_controller/v_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.938 f  U_VGA_controller/v_counter_reg[14]/Q
                         net (fo=3, routed)           1.113    -0.824    U_VGA_controller/v_counter_reg_n_0_[14]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.150    -0.674 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           1.003     0.329    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.328     0.657 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.169     1.825    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.949 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     1.949    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.462 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.462    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.579 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.579    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.696 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.696    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.011 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.011    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_4
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.441     6.333    U_VGA_controller/clk
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[15]/C
                         clock pessimism              0.492     6.825    
                         clock uncertainty           -0.240     6.585    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109     6.694    U_VGA_controller/v_addr_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.058ns (22.204%)  route 3.707ns (77.796%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 6.387 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.561    -2.394    U_VGA_controller/clk
    SLICE_X28Y34         FDCE                                         r  U_VGA_controller/v_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.938 f  U_VGA_controller/v_counter_reg[14]/Q
                         net (fo=3, routed)           1.113    -0.824    U_VGA_controller/v_counter_reg_n_0_[14]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.150    -0.674 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           1.003     0.329    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.328     0.657 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          0.593     1.250    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X31Y37         LUT2 (Prop_lut2_I1_O)        0.124     1.374 r  U_VGA_controller/VGA_read_INST_0/O
                         net (fo=2, routed)           0.998     2.371    U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y16         RAMB18E1                                     r  U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.496     6.387    U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.420     6.807    
                         clock uncertainty           -0.240     6.567    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     6.124    U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 U_VGA_controller/v_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/v_addr_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.044ns (38.356%)  route 3.285ns (61.644%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.333 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.561    -2.394    U_VGA_controller/clk
    SLICE_X28Y34         FDCE                                         r  U_VGA_controller/v_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.938 f  U_VGA_controller/v_counter_reg[14]/Q
                         net (fo=3, routed)           1.113    -0.824    U_VGA_controller/v_counter_reg_n_0_[14]
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.150    -0.674 r  U_VGA_controller/VGA_read_INST_0_i_5/O
                         net (fo=2, routed)           1.003     0.329    U_VGA_controller/VGA_read_INST_0_i_5_n_0
    SLICE_X31Y34         LUT5 (Prop_lut5_I1_O)        0.328     0.657 f  U_VGA_controller/VGA_read_INST_0_i_2/O
                         net (fo=20, routed)          1.169     1.825    U_VGA_controller/VGA_read_INST_0_i_2_n_0
    SLICE_X30Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.949 r  U_VGA_controller/v_addr_counter[3]_i_6/O
                         net (fo=1, routed)           0.000     1.949    U_VGA_controller/v_addr_counter[3]_i_6_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.462 r  U_VGA_controller/v_addr_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.462    U_VGA_controller/v_addr_counter_reg[3]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.579 r  U_VGA_controller/v_addr_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.579    U_VGA_controller/v_addr_counter_reg[7]_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.696 r  U_VGA_controller/v_addr_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.696    U_VGA_controller/v_addr_counter_reg[11]_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.935 r  U_VGA_controller/v_addr_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.935    U_VGA_controller/v_addr_counter_reg[15]_i_2_n_5
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.441     6.333    U_VGA_controller/clk
    SLICE_X30Y33         FDCE                                         r  U_VGA_controller/v_addr_counter_reg[14]/C
                         clock pessimism              0.492     6.825    
                         clock uncertainty           -0.240     6.585    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.109     6.694    U_VGA_controller/v_addr_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.555    -0.849    U_VGA_interface_top/clk_108
    SLICE_X39Y21         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_VGA_interface_top/EQ_level_dout_d1_reg[34]/Q
                         net (fo=1, routed)           0.217    -0.491    U_VGA_interface_top/EQ_level_dout_d1[34]
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.823    -1.276    U_VGA_interface_top/clk_108
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[34]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.063    -0.523    U_VGA_interface_top/EQ_level_dout_d2_reg[34]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.555    -0.849    U_VGA_interface_top/clk_108
    SLICE_X37Y21         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_VGA_interface_top/EQ_level_dout_d1_reg[33]/Q
                         net (fo=1, routed)           0.231    -0.477    U_VGA_interface_top/EQ_level_dout_d1[33]
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.823    -1.276    U_VGA_interface_top/clk_108
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[33]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.063    -0.523    U_VGA_interface_top/EQ_level_dout_d2_reg[33]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.707%)  route 0.223ns (61.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.555    -0.849    U_VGA_interface_top/clk_108
    SLICE_X39Y21         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_VGA_interface_top/EQ_level_dout_d1_reg[32]/Q
                         net (fo=1, routed)           0.223    -0.485    U_VGA_interface_top/EQ_level_dout_d1[32]
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.823    -1.276    U_VGA_interface_top/clk_108
    SLICE_X34Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[32]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.052    -0.534    U_VGA_interface_top/EQ_level_dout_d2_reg[32]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.053%)  route 0.273ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.552    -0.852    U_VGA_interface_top/clk_108
    SLICE_X36Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  U_VGA_interface_top/EQ_level_dout_d1_reg[38]/Q
                         net (fo=1, routed)           0.273    -0.438    U_VGA_interface_top/EQ_level_dout_d1[38]
    SLICE_X33Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.818    -1.281    U_VGA_interface_top/clk_108
    SLICE_X33Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[38]/C
                         clock pessimism              0.690    -0.591    
    SLICE_X33Y24         FDCE (Hold_fdce_C_D)         0.047    -0.544    U_VGA_interface_top/EQ_level_dout_d2_reg[38]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.570%)  route 0.306ns (68.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.555    -0.849    U_VGA_interface_top/clk_108
    SLICE_X39Y21         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  U_VGA_interface_top/EQ_level_dout_d1_reg[30]/Q
                         net (fo=1, routed)           0.306    -0.402    U_VGA_interface_top/EQ_level_dout_d1[30]
    SLICE_X35Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.823    -1.276    U_VGA_interface_top/clk_108
    SLICE_X35Y19         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[30]/C
                         clock pessimism              0.690    -0.586    
    SLICE_X35Y19         FDCE (Hold_fdce_C_D)         0.070    -0.516    U_VGA_interface_top/EQ_level_dout_d2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_VGA_interface_bottom/EQ_level_dout_d1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/EQ_level_dout_d2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.566    -0.838    U_VGA_interface_bottom/clk_108
    SLICE_X37Y49         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.641    U_VGA_interface_bottom/EQ_level_dout_d1[21]
    SLICE_X37Y49         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.835    -1.264    U_VGA_interface_bottom/clk_108
    SLICE_X37Y49         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[21]/C
                         clock pessimism              0.426    -0.838    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.071    -0.767    U_VGA_interface_bottom/EQ_level_dout_d2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_VGA_interface_bottom/EQ_level_dout_d1_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/EQ_level_dout_d2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.566    -0.838    U_VGA_interface_bottom/clk_108
    SLICE_X33Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[32]/Q
                         net (fo=1, routed)           0.100    -0.597    U_VGA_interface_bottom/EQ_level_dout_d1[32]
    SLICE_X31Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.835    -1.264    U_VGA_interface_bottom/clk_108
    SLICE_X31Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[32]/C
                         clock pessimism              0.442    -0.822    
    SLICE_X31Y48         FDCE (Hold_fdce_C_D)         0.070    -0.752    U_VGA_interface_bottom/EQ_level_dout_d2_reg[32]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.552    -0.852    U_VGA_interface_top/clk_108
    SLICE_X39Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  U_VGA_interface_top/EQ_level_dout_d1_reg[25]/Q
                         net (fo=1, routed)           0.100    -0.611    U_VGA_interface_top/EQ_level_dout_d1[25]
    SLICE_X37Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.818    -1.281    U_VGA_interface_top/clk_108
    SLICE_X37Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[25]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.070    -0.769    U_VGA_interface_top/EQ_level_dout_d2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_VGA_interface_top/EQ_level_dout_d1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_top/EQ_level_dout_d2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.552    -0.852    U_VGA_interface_top/clk_108
    SLICE_X39Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  U_VGA_interface_top/EQ_level_dout_d1_reg[28]/Q
                         net (fo=1, routed)           0.100    -0.611    U_VGA_interface_top/EQ_level_dout_d1[28]
    SLICE_X37Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.818    -1.281    U_VGA_interface_top/clk_108
    SLICE_X37Y24         FDCE                                         r  U_VGA_interface_top/EQ_level_dout_d2_reg[28]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.070    -0.769    U_VGA_interface_top/EQ_level_dout_d2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_VGA_interface_bottom/EQ_level_dout_d1_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface_bottom/EQ_level_dout_d2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.566    -0.838    U_VGA_interface_bottom/clk_108
    SLICE_X33Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[33]/Q
                         net (fo=1, routed)           0.100    -0.597    U_VGA_interface_bottom/EQ_level_dout_d1[33]
    SLICE_X31Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.835    -1.264    U_VGA_interface_bottom/clk_108
    SLICE_X31Y48         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d2_reg[33]/C
                         clock pessimism              0.442    -0.822    
    SLICE_X31Y48         FDCE (Hold_fdce_C_D)         0.066    -0.756    U_VGA_interface_bottom/EQ_level_dout_d2_reg[33]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_MMCM
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y16     U_VGA_interface_bottom/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y14     U_VGA_interface_top/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y18   MMCM_GEN.U_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         9.259       8.259      SLICE_X31Y37     U_VGA_controller/RGB_blank_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y37     U_VGA_controller/RGB_blank_dd_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X31Y38     U_VGA_controller/VGA_b_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X31Y38     U_VGA_controller/VGA_b_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X30Y38     U_VGA_controller/VGA_b_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X30Y38     U_VGA_controller/VGA_b_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X28Y30     U_VGA_controller/VGA_vsync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X28Y30     U_VGA_controller/VGA_vsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X30Y30     U_VGA_controller/v_addr_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X30Y32     U_VGA_controller/v_addr_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X30Y32     U_VGA_controller/v_addr_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X30Y33     U_VGA_controller/v_addr_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X31Y37     U_VGA_controller/RGB_blank_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y37     U_VGA_controller/RGB_blank_dd_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X32Y36     U_VGA_controller/VGA_hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X31Y35     U_VGA_controller/VGA_new_frame_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X28Y30     U_VGA_controller/VGA_vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y34     U_VGA_controller/h_addr_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y36     U_VGA_controller/h_addr_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y36     U_VGA_controller/h_addr_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X33Y37     U_VGA_controller/h_addr_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.178ns (28.975%)  route 2.888ns (71.025%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 1.765 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.619    -2.336    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X4Y23          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456    -1.880 f  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[5]/Q
                         net (fo=35, routed)          0.954    -0.926    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg_n_0_[5]
    SLICE_X6Y24          LUT3 (Prop_lut3_I0_O)        0.146    -0.780 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[7]_i_15/O
                         net (fo=6, routed)           0.870     0.090    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[7]_i_15_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.328     0.418 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_14/O
                         net (fo=1, routed)           0.547     0.965    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_14_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.089 f  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_5/O
                         net (fo=1, routed)           0.517     1.606    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_5_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     1.730 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     1.730    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_2_n_0
    SLICE_X6Y24          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.503     1.765    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X6Y24          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/C
                         clock pessimism              0.505     2.270    
                         clock uncertainty           -0.222     2.048    
    SLICE_X6Y24          FDCE (Setup_fdce_C_D)        0.079     2.127    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.127    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 2.578ns (65.823%)  route 1.339ns (34.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.606    -2.349    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     0.105 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           1.339     1.444    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_FFTB_doutB[14]
    SLICE_X15Y15         LUT3 (Prop_lut3_I2_O)        0.124     1.568 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[14]_i_1/O
                         net (fo=1, routed)           0.000     1.568    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i[14]_i_1_n_0
    SLICE_X15Y15         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.447     1.709    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/clk
    SLICE_X15Y15         FDRE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[14]/C
                         clock pessimism              0.492     2.201    
                         clock uncertainty           -0.222     1.979    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)        0.031     2.010    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM_doutB_i_reg[14]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.318ns (33.212%)  route 2.650ns (66.788%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 1.785 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.640    -2.314    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X3Y3           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/Q
                         net (fo=16, routed)          0.865    -1.030    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg_n_0_[6]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.325    -0.705 f  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[6]_i_5/O
                         net (fo=20, routed)          0.734     0.029    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[6]_i_5_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.326     0.355 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_14/O
                         net (fo=1, routed)           0.556     0.911    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_14_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.124     1.035 f  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_5/O
                         net (fo=1, routed)           0.495     1.530    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_5_n_0
    SLICE_X0Y0           LUT6 (Prop_lut6_I0_O)        0.124     1.654 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_2/O
                         net (fo=1, routed)           0.000     1.654    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_2_n_0
    SLICE_X0Y0           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.523     1.785    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X0Y0           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]/C
                         clock pessimism              0.506     2.291    
                         clock uncertainty           -0.222     2.069    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.032     2.101    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.101    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.947ns (48.947%)  route 2.031ns (51.053%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.556    -2.398    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X38Y18         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.518    -1.880 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/Q
                         net (fo=69, routed)          2.031     0.150    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state[2]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.274 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait[0]_i_3/O
                         net (fo=1, routed)           0.000     0.274    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait[0]_i_3_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.675 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[0]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.789 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[4]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.903 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.903    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[8]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.017 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[12]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.131 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.131    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[16]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.245 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[20]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.579 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.579    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[24]_i_1_n_6
    SLICE_X43Y21         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.438     1.700    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X43Y21         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[25]/C
                         clock pessimism              0.492     2.192    
                         clock uncertainty           -0.222     1.970    
    SLICE_X43Y21         FDCE (Setup_fdce_C_D)        0.062     2.032    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[25]
  -------------------------------------------------------------------
                         required time                          2.032    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.926ns (48.676%)  route 2.031ns (51.324%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.556    -2.398    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X38Y18         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.518    -1.880 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state_reg[2]/Q
                         net (fo=69, routed)          2.031     0.150    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/current_state[2]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.124     0.274 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait[0]_i_3/O
                         net (fo=1, routed)           0.000     0.274    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait[0]_i_3_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.675 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.675    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[0]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.789 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.789    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[4]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.903 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.903    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[8]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.017 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.017    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[12]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.131 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.131    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[16]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.245 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[20]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.558 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.558    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[24]_i_1_n_4
    SLICE_X43Y21         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.438     1.700    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X43Y21         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[27]/C
                         clock pessimism              0.492     2.192    
                         clock uncertainty           -0.222     1.970    
    SLICE_X43Y21         FDCE (Setup_fdce_C_D)        0.062     2.032    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/counter_wait_reg[27]
  -------------------------------------------------------------------
                         required time                          2.032    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_coef_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.194ns (32.384%)  route 2.493ns (67.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 1.783 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.640    -2.314    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X3Y3           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.419    -1.895 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg[6]/Q
                         net (fo=16, routed)          0.865    -1.030    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_stage_d_reg_n_0_[6]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.325    -0.705 f  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[6]_i_5/O
                         net (fo=20, routed)          0.594    -0.111    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[6]_i_5_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.326     0.215 f  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_4/O
                         net (fo=2, routed)           0.316     0.531    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_4_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.124     0.655 r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_1/O
                         net (fo=17, routed)          0.717     1.372    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_addr[8]_i_1_n_0
    SLICE_X7Y2           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_coef_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.521     1.783    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X7Y2           FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_coef_reg[5]/C
                         clock pessimism              0.492     2.275    
                         clock uncertainty           -0.222     2.053    
    SLICE_X7Y2           FDCE (Setup_fdce_C_CE)      -0.205     1.848    U_Audio_channel_right/U_FFT_Wrapper/U_FFT_FSM/counter_coef_reg[5]
  -------------------------------------------------------------------
                         required time                          1.848    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.456ns (12.666%)  route 3.144ns (87.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 1.778 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.557    -2.398    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y50         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.144     1.202    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.516     1.778    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.270    
                         clock uncertainty           -0.222     2.049    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     1.687    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.687    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.456ns (12.674%)  route 3.142ns (87.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 1.778 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.557    -2.398    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y50         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.142     1.200    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.516     1.778    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.270    
                         clock uncertainty           -0.222     2.049    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362     1.687    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.687    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.456ns (12.691%)  route 3.137ns (87.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 1.778 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.557    -2.398    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y50         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.137     1.195    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.516     1.778    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.270    
                         clock uncertainty           -0.222     2.049    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362     1.687    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.687    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.456ns (12.691%)  route 3.137ns (87.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 1.778 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.557    -2.398    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X49Y50         FDRE                                         r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.137     1.195    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.516     1.778    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y31          DSP48E1                                      r  U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.270    
                         clock uncertainty           -0.222     2.049    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     1.687    U_Audio_channel_left/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.687    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.567    -0.837    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X9Y41          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.696 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[15]/Q
                         net (fo=2, routed)           0.232    -0.464    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[31]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.879    -1.219    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.441    -0.778    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296    -0.482    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.215%)  route 0.176ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.549    -0.855    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/clk
    SLICE_X42Y71         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[11]/Q
                         net (fo=1, routed)           0.176    -0.515    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg_n_0_[11]
    SLICE_X34Y71         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.815    -1.284    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/clk
    SLICE_X34Y71         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[11]/C
                         clock pessimism              0.690    -0.594    
    SLICE_X34Y71         FDCE (Hold_fdce_C_D)         0.059    -0.535    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.559    -0.845    U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X37Y54         FDPE                                         r  U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][2]/Q
                         net (fo=3, routed)           0.219    -0.485    U_Audio_channel_left/U_EQ_stage/EQ_level_dout_net[22]
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.827    -1.271    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.070    -0.511    U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.187%)  route 0.183ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.569    -0.835    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/clk
    SLICE_X9Y49          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.128    -0.707 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][15]/Q
                         net (fo=1, routed)           0.183    -0.524    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/D[15]
    SLICE_X9Y50          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X9Y50          FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[15]/C
                         clock pessimism              0.695    -0.571    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.017    -0.554    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Mult1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/p_real_d_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.126ns (43.204%)  route 0.166ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.651    -0.752    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Mult1/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y21          DSP48E1                                      r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Mult1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.626 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Mult1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[1]
                         net (fo=1, routed)           0.166    -0.461    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/p_real[1]
    SLICE_X11Y49         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/p_real_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.839    -1.260    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/clk
    SLICE_X11Y49         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/p_real_d_reg[1]/C
                         clock pessimism              0.695    -0.565    
    SLICE_X11Y49         FDCE (Hold_fdce_C_D)         0.071    -0.494    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/p_real_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.353%)  route 0.174ns (57.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.569    -0.835    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/clk
    SLICE_X9Y49          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.128    -0.707 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_FIFO_coef_i/shift_reg_reg[2][10]/Q
                         net (fo=1, routed)           0.174    -0.533    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/D[10]
    SLICE_X10Y51         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.833    -1.266    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y51         FDRE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[10]/C
                         clock pessimism              0.695    -0.571    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.005    -0.566    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/coef_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/EQ_din_d_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/Volume_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.556    -0.848    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/clk
    SLICE_X39Y29         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/EQ_din_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/EQ_din_d_reg[11]/Q
                         net (fo=1, routed)           0.228    -0.479    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/EQ_din_d_reg_n_0_[11]
    SLICE_X32Y31         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/Volume_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.825    -1.274    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/clk
    SLICE_X32Y31         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/Volume_data_reg[11]/C
                         clock pessimism              0.690    -0.584    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.070    -0.514    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_output/Volume_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.347%)  route 0.227ns (61.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.547    -0.857    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/clk
    SLICE_X45Y74         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.716 r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg[0]/Q
                         net (fo=1, routed)           0.227    -0.489    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/EQ_din_d_reg_n_0_[0]
    SLICE_X35Y73         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.811    -1.287    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/clk
    SLICE_X35Y73         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[0]/C
                         clock pessimism              0.690    -0.597    
    SLICE_X35Y73         FDCE (Hold_fdce_C_D)         0.070    -0.527    U_Audio_channel_left/U_EQ_stage/GEN_EQ[5].U_EQ_volume/Volume_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/sqrt_in_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.582%)  route 0.234ns (62.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.563    -0.841    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/clk
    SLICE_X11Y50         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/sqrt_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/sqrt_in_reg[18]/Q
                         net (fo=1, routed)           0.234    -0.466    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[18]
    SLICE_X10Y49         FDRE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.839    -1.260    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X10Y49         FDRE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[18]/C
                         clock pessimism              0.695    -0.565    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.060    -0.505    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.003%)  route 0.230ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.559    -0.845    U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X37Y54         FDPE                                         r  U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[4][3]/Q
                         net (fo=3, routed)           0.230    -0.474    U_Audio_channel_left/U_EQ_stage/EQ_level_dout_net[23]
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.827    -1.271    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.066    -0.515    U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_216_MMCM
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y26     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y26     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y22     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y22     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y9      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y9      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y0      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X1Y0      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y4      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y4      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.630       208.730    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y36     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y36     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y19   MMCM_GEN.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
  To Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.952ns (18.835%)  route 4.102ns (81.165%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 13.640 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.748     8.837    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.961 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.146    10.107    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.442    13.640    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X39Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.258    13.899    
                         clock uncertainty           -0.259    13.639    
    SLICE_X39Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.434    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.952ns (20.272%)  route 3.744ns (79.728%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 13.647 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.760     8.850    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X51Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.974 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.775     9.749    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X46Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.449    13.647    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X46Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.258    13.906    
                         clock uncertainty           -0.259    13.646    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.113    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.952ns (20.272%)  route 3.744ns (79.728%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 13.647 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X43Y37         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     5.509 f  U_I2S_Wrapper/counter_lrck_reg[9]/Q
                         net (fo=2, routed)           1.010     6.519    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[9]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.643 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5/O
                         net (fo=1, routed)           0.680     7.323    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_5_n_0
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.447 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.519     7.966    U_I2S_Wrapper/lrck_toggle
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.760     8.850    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X51Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.974 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.775     9.749    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WE
    SLICE_X46Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.449    13.647    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X46Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.258    13.906    
                         clock uncertainty           -0.259    13.646    
    SLICE_X46Y40         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.113    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  3.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.563     1.767    U_I2S_Wrapper/clk
    SLICE_X47Y37         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     1.908 r  U_I2S_Wrapper/MOSI_right_reg[0]/Q
                         net (fo=1, routed)           0.056     1.964    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X46Y37         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.832     2.140    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X46Y37         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.360     1.780    
    SLICE_X46Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.927    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.123%)  route 0.194ns (57.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.567     1.771    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.912 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.194     2.106    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD3
    SLICE_X52Y40         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.027    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_left_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566     1.770    U_I2S_Wrapper/clk
    SLICE_X51Y39         FDCE                                         r  U_I2S_Wrapper/MOSI_left_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     1.911 r  U_I2S_Wrapper/MOSI_left_reg[12]/Q
                         net (fo=1, routed)           0.100     2.012    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIC0
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.931    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_112_MMCM_112
Waveform(ns):       { 0.000 4.444 }
Period(ns):         8.889
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.889       6.734      BUFGCTRL_X0Y17   MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.889       7.640      MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y33     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X36Y34     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X40Y44     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y42     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X39Y42     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.889       204.471    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X46Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y37     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_112
  To Clock:  clkfbout_MMCM_112

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_112
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.454ns  (logic 2.454ns (71.047%)  route 1.000ns (28.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 6.333 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 2.271 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.596     2.271    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.725 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           1.000     5.725    U_VGA_interface_top/NRM_dout[6]
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.441     6.333    U_VGA_interface_top/clk_108
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[6]/C
                         clock pessimism              0.329     6.661    
                         clock uncertainty           -0.360     6.301    
    SLICE_X9Y21          FDCE (Setup_fdce_C_D)       -0.058     6.243    U_VGA_interface_top/NRM_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.243    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.439ns  (logic 2.454ns (71.351%)  route 0.985ns (28.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 6.331 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 2.271 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.596     2.271    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     4.725 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=1, routed)           0.985     5.710    U_VGA_interface_top/NRM_dout[11]
    SLICE_X10Y26         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.439     6.331    U_VGA_interface_top/clk_108
    SLICE_X10Y26         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[11]/C
                         clock pessimism              0.329     6.659    
                         clock uncertainty           -0.360     6.299    
    SLICE_X10Y26         FDCE (Setup_fdce_C_D)       -0.058     6.241    U_VGA_interface_top/NRM_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.432ns  (logic 2.454ns (71.496%)  route 0.978ns (28.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 6.331 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 2.271 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.596     2.271    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.725 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.978     5.703    U_VGA_interface_top/NRM_dout[13]
    SLICE_X10Y26         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.439     6.331    U_VGA_interface_top/clk_108
    SLICE_X10Y26         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[13]/C
                         clock pessimism              0.329     6.659    
                         clock uncertainty           -0.360     6.299    
    SLICE_X10Y26         FDCE (Setup_fdce_C_D)       -0.059     6.240    U_VGA_interface_top/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.384ns  (logic 2.454ns (72.512%)  route 0.930ns (27.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.930     5.673    U_VGA_interface_bottom/NRM_dout[15]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[15]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)       -0.045     6.266    U_VGA_interface_bottom/NRM_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.338ns  (logic 2.454ns (73.518%)  route 0.884ns (26.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.884     5.627    U_VGA_interface_bottom/NRM_dout[4]
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[4]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)       -0.061     6.250    U_VGA_interface_bottom/NRM_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.352ns  (logic 2.454ns (73.215%)  route 0.898ns (26.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.898     5.640    U_VGA_interface_bottom/NRM_dout[9]
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[9]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)       -0.047     6.264    U_VGA_interface_bottom/NRM_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.311ns  (logic 2.454ns (74.112%)  route 0.857ns (25.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.857     5.600    U_VGA_interface_bottom/NRM_dout[13]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[13]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)       -0.045     6.266    U_VGA_interface_bottom/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.289ns  (logic 2.454ns (74.605%)  route 0.835ns (25.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.835     5.578    U_VGA_interface_bottom/NRM_dout[5]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[5]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)       -0.030     6.281    U_VGA_interface_bottom/NRM_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.281    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.289ns  (logic 2.454ns (74.605%)  route 0.835ns (25.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           0.835     5.578    U_VGA_interface_bottom/NRM_dout[3]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[3]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)       -0.016     6.295    U_VGA_interface_bottom/NRM_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.286ns  (logic 2.454ns (74.674%)  route 0.832ns (25.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 6.343 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.341ns = ( 2.289 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.614     2.289    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.743 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.832     5.575    U_VGA_interface_bottom/NRM_dout[7]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.451     6.343    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[7]/C
                         clock pessimism              0.329     6.671    
                         clock uncertainty           -0.360     6.311    
    SLICE_X8Y39          FDCE (Setup_fdce_C_D)       -0.013     6.298    U_VGA_interface_bottom/NRM_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  0.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.598    -0.805    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.585    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.184    -0.036    U_VGA_interface_top/NRM_dout[8]
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.826    -1.273    U_VGA_interface_top/clk_108
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[8]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.075    -0.095    U_VGA_interface_top/NRM_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.585ns (76.142%)  route 0.183ns (23.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.598    -0.805    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.585    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.183    -0.037    U_VGA_interface_top/NRM_dout[4]
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.826    -1.273    U_VGA_interface_top/clk_108
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[4]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.070    -0.100    U_VGA_interface_top/NRM_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.598    -0.805    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.585    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.184    -0.036    U_VGA_interface_top/NRM_dout[12]
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.826    -1.273    U_VGA_interface_top/clk_108
    SLICE_X9Y21          FDCE                                         r  U_VGA_interface_top/NRM_data_reg[12]/C
                         clock pessimism              0.743    -0.530    
                         clock uncertainty            0.360    -0.170    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.066    -0.104    U_VGA_interface_top/NRM_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.585ns (74.588%)  route 0.199ns (25.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.598    -0.805    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.585    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.199    -0.021    U_VGA_interface_top/NRM_dout[14]
    SLICE_X11Y22         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.825    -1.274    U_VGA_interface_top/clk_108
    SLICE_X11Y22         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[14]/C
                         clock pessimism              0.743    -0.531    
                         clock uncertainty            0.360    -0.171    
    SLICE_X11Y22         FDCE (Hold_fdce_C_D)         0.075    -0.096    U_VGA_interface_top/NRM_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_top/NRM_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.585ns (74.588%)  route 0.199ns (25.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.598    -0.805    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585    -0.220 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           0.199    -0.021    U_VGA_interface_top/NRM_dout[3]
    SLICE_X11Y23         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.823    -1.276    U_VGA_interface_top/clk_108
    SLICE_X11Y23         FDCE                                         r  U_VGA_interface_top/NRM_data_reg[3]/C
                         clock pessimism              0.743    -0.533    
                         clock uncertainty            0.360    -0.173    
    SLICE_X11Y23         FDCE (Hold_fdce_C_D)         0.075    -0.098    U_VGA_interface_top/NRM_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_VGA_interface_bottom/addr_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/addr_bottom_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.164ns (19.891%)  route 0.660ns (80.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.565    -0.839    U_VGA_interface_bottom/clk_216
    SLICE_X46Y41         FDCE                                         r  U_VGA_interface_bottom/addr_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.675 r  U_VGA_interface_bottom/addr_write_reg[3]/Q
                         net (fo=6, routed)           0.660    -0.014    U_VGA_interface_bottom/addr_write_reg[3]
    SLICE_X47Y40         FDCE                                         r  U_VGA_interface_bottom/addr_bottom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.835    -1.264    U_VGA_interface_bottom/clk_108
    SLICE_X47Y40         FDCE                                         r  U_VGA_interface_bottom/addr_bottom_reg[3]/C
                         clock pessimism              0.743    -0.521    
                         clock uncertainty            0.360    -0.161    
    SLICE_X47Y40         FDCE (Hold_fdce_C_D)         0.061    -0.100    U_VGA_interface_bottom/addr_bottom_reg[3]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.585ns (71.150%)  route 0.237ns (28.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.610    -0.793    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.585    -0.208 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.237     0.029    U_VGA_interface_bottom/NRM_dout[6]
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.837    -1.262    U_VGA_interface_bottom/clk_108
    SLICE_X9Y40          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[6]/C
                         clock pessimism              0.743    -0.519    
                         clock uncertainty            0.360    -0.159    
    SLICE_X9Y40          FDCE (Hold_fdce_C_D)         0.072    -0.087    U_VGA_interface_bottom/NRM_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.585ns (70.538%)  route 0.244ns (29.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.610    -0.793    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      0.585    -0.208 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           0.244     0.036    U_VGA_interface_bottom/NRM_dout[10]
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.836    -1.263    U_VGA_interface_bottom/clk_108
    SLICE_X8Y39          FDCE                                         r  U_VGA_interface_bottom/NRM_data_reg[10]/C
                         clock pessimism              0.743    -0.520    
                         clock uncertainty            0.360    -0.160    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.075    -0.085    U_VGA_interface_bottom/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/EQ_level_dout_d1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.855%)  route 0.748ns (84.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.559    -0.845    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[23]/Q
                         net (fo=1, routed)           0.748     0.045    U_VGA_interface_bottom/EQ_level_dout[23]
    SLICE_X34Y50         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.827    -1.271    U_VGA_interface_bottom/clk_108
    SLICE_X34Y50         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[23]/C
                         clock pessimism              0.743    -0.528    
                         clock uncertainty            0.360    -0.168    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.089    -0.079    U_VGA_interface_bottom/EQ_level_dout_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_VGA_interface_bottom/EQ_level_dout_d1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.887%)  route 0.747ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.559    -0.845    U_Audio_channel_left/U_EQ_stage/clk
    SLICE_X35Y52         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_EQ_stage/EQ_level_dout_reg[22]/Q
                         net (fo=1, routed)           0.747     0.043    U_VGA_interface_bottom/EQ_level_dout[22]
    SLICE_X34Y50         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.827    -1.271    U_VGA_interface_bottom/clk_108
    SLICE_X34Y50         FDCE                                         r  U_VGA_interface_bottom/EQ_level_dout_d1_reg[22]/C
                         clock pessimism              0.743    -0.528    
                         clock uncertainty            0.360    -0.168    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.086    -0.082    U_VGA_interface_bottom/EQ_level_dout_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.704ns (21.218%)  route 2.614ns (78.782%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.740    -0.196    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X13Y33         LUT5 (Prop_lut5_I1_O)        0.124    -0.072 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.874     0.801    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.925 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.925    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X12Y34         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.447     1.709    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X12Y34         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.038    
                         clock uncertainty           -0.360     1.678    
    SLICE_X12Y34         FDCE (Setup_fdce_C_D)        0.077     1.755    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.755    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.574ns (22.335%)  route 1.996ns (77.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.505    -0.431    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.118    -0.313 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.491     0.177    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.448     1.710    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.329     2.039    
                         clock uncertainty           -0.360     1.679    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)       -0.242     1.437    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.437    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.704ns (25.530%)  route 2.054ns (74.470%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.505    -0.431    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y16         LUT5 (Prop_lut5_I1_O)        0.124    -0.307 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.548     0.241    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     0.365 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.448     1.710    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.039    
                         clock uncertainty           -0.360     1.679    
    SLICE_X13Y14         FDCE (Setup_fdce_C_D)        0.029     1.708    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.708    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.608ns (25.893%)  route 1.740ns (74.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 1.708 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.740    -0.196    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.152    -0.044 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X13Y33         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.446     1.708    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y33         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.329     2.037    
                         clock uncertainty           -0.360     1.677    
    SLICE_X13Y33         FDCE (Setup_fdce_C_D)        0.047     1.724    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.724    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.828ns (14.833%)  route 4.754ns (85.167%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 1.743 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=57, routed)          1.427    -0.510    U_VGA_interface_top/VGA_h_add[6]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    -0.386 r  U_VGA_interface_top/NRM_addr[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.777     0.391    U_VGA_interface_top/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124     0.515 r  U_VGA_interface_top/NRM_addr[2]_INST_0/O
                         net (fo=2, routed)           1.811     2.326    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[2]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124     2.450 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_8/O
                         net (fo=1, routed)           0.740     3.190    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.481     6.372    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.701    
                         clock uncertainty           -0.360     6.341    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     5.775    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.828ns (15.152%)  route 4.637ns (84.848%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.887ns = ( 1.743 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=57, routed)          1.427    -0.510    U_VGA_interface_top/VGA_h_add[6]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    -0.386 r  U_VGA_interface_top/NRM_addr[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.862     0.477    U_VGA_interface_top/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I4_O)        0.124     0.601 r  U_VGA_interface_top/NRM_addr[1]_INST_0/O
                         net (fo=2, routed)           1.744     2.345    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.469 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_9/O
                         net (fo=1, routed)           0.603     3.072    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.481     6.372    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.701    
                         clock uncertainty           -0.360     6.341    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     5.775    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.828ns (15.352%)  route 4.566ns (84.648%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 1.758 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=57, routed)          1.427    -0.510    U_VGA_interface_top/VGA_h_add[6]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    -0.386 r  U_VGA_interface_top/NRM_addr[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.862     0.477    U_VGA_interface_top/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I4_O)        0.124     0.601 r  U_VGA_interface_top/NRM_addr[1]_INST_0/O
                         net (fo=2, routed)           1.294     1.895    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_9/O
                         net (fo=1, routed)           0.982     3.001    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.496     6.387    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.716    
                         clock uncertainty           -0.360     6.356    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     5.790    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.828ns (15.435%)  route 4.536ns (84.565%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 1.758 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=57, routed)          1.427    -0.510    U_VGA_interface_top/VGA_h_add[6]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    -0.386 r  U_VGA_interface_top/NRM_addr[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.777     0.391    U_VGA_interface_top/NRM_addr[2]_INST_0_i_1_n_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124     0.515 r  U_VGA_interface_top/NRM_addr[2]_INST_0/O
                         net (fo=2, routed)           1.380     1.895    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[2]
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_8/O
                         net (fo=1, routed)           0.953     2.972    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.496     6.387    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.716    
                         clock uncertainty           -0.360     6.356    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     5.790    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.828ns (15.800%)  route 4.412ns (84.200%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 1.758 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.560    -2.395    U_VGA_controller/clk
    SLICE_X33Y34         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=46, routed)          1.519    -0.419    U_VGA_interface_top/VGA_h_add[1]
    SLICE_X34Y27         LUT5 (Prop_lut5_I1_O)        0.124    -0.295 r  U_VGA_interface_top/NRM_addr[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.566     0.271    U_VGA_interface_top/NRM_addr[0]_INST_0_i_1_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124     0.395 r  U_VGA_interface_top/NRM_addr[0]_INST_0/O
                         net (fo=2, routed)           1.243     1.637    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.761 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_10/O
                         net (fo=1, routed)           1.084     2.846    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.496     6.387    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.716    
                         clock uncertainty           -0.360     6.356    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     5.790    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.704ns (13.861%)  route 4.375ns (86.139%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 1.758 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         1.562    -2.392    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.936 r  U_VGA_controller/h_addr_counter_reg[5]/Q
                         net (fo=71, routed)          1.976     0.040    U_VGA_interface_top/VGA_h_add[5]
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     0.164 r  U_VGA_interface_top/NRM_addr[4]_INST_0/O
                         net (fo=2, routed)           1.446     1.609    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[4]
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.733 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_6/O
                         net (fo=1, routed)           0.953     2.686    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        1.496     6.387    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.716    
                         clock uncertainty           -0.360     6.356    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     5.790    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.185ns (19.890%)  route 0.745ns (80.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    -0.843    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.745     0.043    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.044     0.087 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.087    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X13Y33         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.831    -1.268    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y33         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.525    
                         clock uncertainty            0.360    -0.165    
    SLICE_X13Y33         FDCE (Hold_fdce_C_D)         0.105    -0.060    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.231ns (20.541%)  route 0.894ns (79.459%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    -0.843    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.715     0.013    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y16         LUT5 (Prop_lut5_I1_O)        0.045     0.058 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.178     0.237    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.282 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.282    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.833    -1.266    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.091    -0.072    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.189ns (17.764%)  route 0.875ns (82.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    -0.843    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.715     0.013    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.061 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.160     0.221    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.833    -1.266    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.016    -0.147    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.231ns (18.219%)  route 1.037ns (81.781%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    -0.843    U_VGA_controller/clk
    SLICE_X31Y35         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.745     0.043    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X13Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.088 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.292     0.380    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.425 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.425    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X12Y34         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.832    -1.267    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X12Y34         FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X12Y34         FDCE (Hold_fdce_C_D)         0.120    -0.044    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             14.366ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.387ns  (logic 0.231ns (16.652%)  route 1.156ns (83.348%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y34         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=46, routed)          0.647    18.464    U_VGA_interface_top/VGA_h_add[1]
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.045    18.509 r  U_VGA_interface_top/NRM_addr[7]_INST_0/O
                         net (fo=2, routed)           0.176    18.684    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[7]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.045    18.729 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_3/O
                         net (fo=1, routed)           0.334    19.063    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.880     3.411    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.154    
                         clock uncertainty            0.360     4.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     4.697    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                          19.063    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.447ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.897%)  route 1.222ns (84.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y36         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[8]/Q
                         net (fo=37, routed)          0.333    18.150    U_VGA_interface_top/VGA_h_add[8]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.045    18.195 r  U_VGA_interface_top/NRM_addr[0]_INST_0/O
                         net (fo=2, routed)           0.670    18.865    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.045    18.910 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_10/O
                         net (fo=1, routed)           0.218    19.129    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.865     3.396    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.139    
                         clock uncertainty            0.360     4.499    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     4.682    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.682    
                         arrival time                          19.129    
  -------------------------------------------------------------------
                         slack                                 14.447    

Slack (MET) :             14.452ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.474ns  (logic 0.231ns (15.672%)  route 1.243ns (84.328%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y34         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=46, routed)          0.687    18.504    U_VGA_interface_top/VGA_h_add[1]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.045    18.549 r  U_VGA_interface_top/NRM_addr[6]_INST_0/O
                         net (fo=2, routed)           0.188    18.736    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[6]
    SLICE_X11Y32         LUT6 (Prop_lut6_I5_O)        0.045    18.781 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_4/O
                         net (fo=1, routed)           0.368    19.150    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.880     3.411    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.154    
                         clock uncertainty            0.360     4.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     4.697    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                          19.150    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.457ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.479ns  (logic 0.231ns (15.621%)  route 1.248ns (84.379%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[5]/Q
                         net (fo=71, routed)          0.367    18.184    U_VGA_interface_top/VGA_h_add[5]
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.045    18.229 r  U_VGA_interface_top/NRM_addr[5]_INST_0/O
                         net (fo=2, routed)           0.547    18.776    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[5]
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.045    18.821 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_5/O
                         net (fo=1, routed)           0.333    19.154    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.880     3.411    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.154    
                         clock uncertainty            0.360     4.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.697    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                          19.154    
  -------------------------------------------------------------------
                         slack                                 14.457    

Slack (MET) :             14.498ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.520ns  (logic 0.231ns (15.198%)  route 1.289ns (84.802%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y36         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[8]/Q
                         net (fo=37, routed)          0.333    18.150    U_VGA_interface_top/VGA_h_add[8]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.045    18.195 r  U_VGA_interface_top/NRM_addr[0]_INST_0/O
                         net (fo=2, routed)           0.515    18.710    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.045    18.755 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_10/O
                         net (fo=1, routed)           0.441    19.195    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.880     3.411    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.154    
                         clock uncertainty            0.360     4.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     4.697    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                          19.195    
  -------------------------------------------------------------------
                         slack                                 14.498    

Slack (MET) :             14.520ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.541ns  (logic 0.231ns (14.985%)  route 1.310ns (85.015%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.218ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=393, routed)         0.561    17.676    U_VGA_controller/clk
    SLICE_X33Y35         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    17.817 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=57, routed)          0.387    18.204    U_VGA_interface_top/VGA_h_add[6]
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.045    18.249 r  U_VGA_interface_top/NRM_addr[3]_INST_0/O
                         net (fo=2, routed)           0.570    18.819    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[3]
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.045    18.864 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_7/O
                         net (fo=1, routed)           0.353    19.217    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6759, routed)        0.880     3.411    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.154    
                         clock uncertainty            0.360     4.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.697    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                          19.217    
  -------------------------------------------------------------------
                         slack                                 14.520    





---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.655%)  route 0.638ns (60.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.638     1.057    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.147%)  route 0.625ns (59.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.625     1.044    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.358%)  route 0.594ns (58.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y33         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)       -0.267     8.622    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.023%)  route 0.602ns (58.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.602     1.021    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y38         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X54Y38         FDRE (Setup_fdre_C_D)       -0.219     8.670    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.180%)  route 0.625ns (57.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.625     1.081    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.349%)  route 0.596ns (56.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.596     1.052    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X55Y38         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X55Y38         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.823%)  route 0.634ns (58.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.634     1.090    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.808%)  route 0.585ns (56.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.585     1.041    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y33         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.077%)  route 0.579ns (55.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.579     1.035    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X41Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.491%)  route 0.569ns (55.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.569     1.025    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X37Y34         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  7.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.311ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X49Y42         FDRE (Setup_fdre_C_D)       -0.267     4.363    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.601%)  route 0.588ns (58.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.581     1.000    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.309%)  route 0.704ns (60.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.704     1.160    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X49Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X49Y40         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.105%)  route 0.681ns (59.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.681     1.137    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y44         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.185ns  (logic 0.456ns (38.495%)  route 0.729ns (61.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.729     1.185    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X50Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.564%)  route 0.615ns (57.436%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.248%)  route 0.598ns (56.752%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.598     1.054    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X39Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (48.010%)  route 0.454ns (51.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.873    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)       -0.267     4.363    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.703%)  route 0.587ns (56.297%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.587     1.043    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  3.492    





