Analysis & Synthesis report for RF
Sun May 08 02:42:40 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |processor|control_system:control_systemport|Q
  9. State Machine - |processor|control_system:control_systemport|\state_machine:NQ
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: mux2:A1mux
 15. Parameter Settings for User Entity Instance: mux2:PE_inpMux
 16. Parameter Settings for User Entity Instance: mux2:R7_WDataMux
 17. Parameter Settings for User Entity Instance: mux2:T1_inpMux
 18. Parameter Settings for User Entity Instance: mux2:T2_inpMux
 19. Parameter Settings for User Entity Instance: mux2:Addr_incrMux
 20. Parameter Settings for User Entity Instance: mux4:A3mux
 21. Parameter Settings for User Entity Instance: mux4:MemAddrMux
 22. Parameter Settings for User Entity Instance: mux4:RF_WDataMux
 23. Parameter Settings for User Entity Instance: mux4:ALU_AMux
 24. Parameter Settings for User Entity Instance: mux4:ALU_BMux
 25. Parameter Settings for User Entity Instance: SE6:Instr0_5SE
 26. Parameter Settings for User Entity Instance: SE9:Instr0_8SE
 27. Parameter Settings for User Entity Instance: Reg:DRport
 28. Parameter Settings for User Entity Instance: Reg:RegAport
 29. Parameter Settings for User Entity Instance: Reg:RegBport
 30. Parameter Settings for User Entity Instance: Reg:RegALUport
 31. Parameter Settings for User Entity Instance: Reg:PE_inpRegport
 32. Parameter Settings for User Entity Instance: Reg:PE_outpRegport
 33. Port Connectivity Checks: "mux4:ALU_BMux"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 08 02:42:39 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; RF                                          ;
; Top-level Entity Name       ; processor                                   ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 2                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; processor          ; RF                 ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+
; TopLevel.vhd                     ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd       ;         ;
; T5.vhd                           ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/T5.vhd             ;         ;
; SE9.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE9.vhd            ;         ;
; SE6.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE6.vhd            ;         ;
; RF.vhd                           ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd             ;         ;
; Reg.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Reg.vhd            ;         ;
; PE.vhd                           ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd             ;         ;
; Memory.vhd                       ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd         ;         ;
; LS7.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS7.vhd            ;         ;
; LS1.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS1.vhd            ;         ;
; IR.vhd                           ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd             ;         ;
; Control_System.vhd               ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/ALU.vhd            ;         ;
; 4x1mux.vhd                       ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/4x1mux.vhd         ;         ;
; 2x1mux.vhd                       ; yes             ; User VHDL File  ; E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/2x1mux.vhd         ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |processor                 ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |processor          ; processor   ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|control_system:control_systemport|Q                                                                                                                                      ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Name  ; Q.S24 ; Q.S23 ; Q.S22 ; Q.S21 ; Q.S20 ; Q.S19 ; Q.S18 ; Q.S17 ; Q.S16 ; Q.S15 ; Q.S14 ; Q.S13 ; Q.S12 ; Q.S11 ; Q.S10 ; Q.S9 ; Q.S8 ; Q.S7 ; Q.S6 ; Q.S5 ; Q.S4 ; Q.S3 ; Q.S2 ; Q.S1 ; Q.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Q.S0  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; Q.S1  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; Q.S2  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; Q.S3  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; Q.S4  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; Q.S5  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S6  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S7  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S8  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S9  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S10 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S11 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S12 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S13 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S14 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S15 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S16 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S17 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S18 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S19 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S20 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S21 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S22 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S23 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S24 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|control_system:control_systemport|\state_machine:NQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                  ; \state_machine:NQ.S24 ; \state_machine:NQ.S23 ; \state_machine:NQ.S22 ; \state_machine:NQ.S21 ; \state_machine:NQ.S20 ; \state_machine:NQ.S19 ; \state_machine:NQ.S18 ; \state_machine:NQ.S17 ; \state_machine:NQ.S16 ; \state_machine:NQ.S15 ; \state_machine:NQ.S14 ; \state_machine:NQ.S13 ; \state_machine:NQ.S12 ; \state_machine:NQ.S11 ; \state_machine:NQ.S10 ; \state_machine:NQ.S9 ; \state_machine:NQ.S8 ; \state_machine:NQ.S7 ; \state_machine:NQ.S6 ; \state_machine:NQ.S5 ; \state_machine:NQ.S4 ; \state_machine:NQ.S3 ; \state_machine:NQ.S2 ; \state_machine:NQ.S1 ; \state_machine:NQ.S0 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
; \state_machine:NQ.S0  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ;
; \state_machine:NQ.S1  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                    ;
; \state_machine:NQ.S2  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                    ;
; \state_machine:NQ.S3  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S5  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S6  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S7  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S8  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S9  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S10 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S11 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S12 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S13 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S14 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S15 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S16 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S17 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S18 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S19 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S20 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S21 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S22 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S23 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
; \state_machine:NQ.S24 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+---------------------------------------------------------+--------------------+
; Register name                                           ; Reason for Removal ;
+---------------------------------------------------------+--------------------+
; Reg:PE_inpRegport|outp[0..7]                            ; Lost fanout        ;
; Reg:RegAport|outp[0]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[0]                                ; Lost fanout        ;
; Reg:RegBport|outp[0]                                    ; Lost fanout        ;
; Reg:RegAport|outp[1]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[1]                                ; Lost fanout        ;
; Reg:RegBport|outp[1]                                    ; Lost fanout        ;
; Reg:RegAport|outp[2]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[2]                                ; Lost fanout        ;
; Reg:RegBport|outp[2]                                    ; Lost fanout        ;
; Reg:RegAport|outp[3]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[3]                                ; Lost fanout        ;
; Reg:RegBport|outp[3]                                    ; Lost fanout        ;
; Reg:RegAport|outp[4]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[4]                                ; Lost fanout        ;
; Reg:RegBport|outp[4]                                    ; Lost fanout        ;
; Reg:RegAport|outp[5]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[5]                                ; Lost fanout        ;
; Reg:RegBport|outp[5]                                    ; Lost fanout        ;
; Reg:RegAport|outp[6]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[6]                                ; Lost fanout        ;
; Reg:RegBport|outp[6]                                    ; Lost fanout        ;
; Reg:RegAport|outp[7]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[7]                                ; Lost fanout        ;
; Reg:RegBport|outp[7]                                    ; Lost fanout        ;
; Reg:RegAport|outp[8]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[8]                                ; Lost fanout        ;
; Reg:RegBport|outp[8]                                    ; Lost fanout        ;
; Reg:RegAport|outp[9]                                    ; Lost fanout        ;
; T5:Addr_inc_port|outp[9]                                ; Lost fanout        ;
; Reg:RegBport|outp[9]                                    ; Lost fanout        ;
; Reg:RegAport|outp[10]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[10]                               ; Lost fanout        ;
; Reg:RegBport|outp[10]                                   ; Lost fanout        ;
; Reg:RegAport|outp[11]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[11]                               ; Lost fanout        ;
; Reg:RegBport|outp[11]                                   ; Lost fanout        ;
; Reg:RegAport|outp[12]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[12]                               ; Lost fanout        ;
; Reg:RegBport|outp[12]                                   ; Lost fanout        ;
; Reg:RegAport|outp[13]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[13]                               ; Lost fanout        ;
; Reg:RegBport|outp[13]                                   ; Lost fanout        ;
; Reg:RegAport|outp[14]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[14]                               ; Lost fanout        ;
; Reg:RegBport|outp[14]                                   ; Lost fanout        ;
; Reg:RegAport|outp[15]                                   ; Lost fanout        ;
; T5:Addr_inc_port|outp[15]                               ; Lost fanout        ;
; Reg:RegBport|outp[15]                                   ; Lost fanout        ;
; Reg:PE_inpRegport|reg[0..7]                             ; Lost fanout        ;
; Reg:RegALUport|outp[0..3]                               ; Lost fanout        ;
; Reg:RegAport|reg[0]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[0]                                 ; Lost fanout        ;
; Reg:RegBport|reg[0]                                     ; Lost fanout        ;
; Reg:RegAport|reg[1]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[1]                                 ; Lost fanout        ;
; Reg:RegBport|reg[1]                                     ; Lost fanout        ;
; Reg:RegAport|reg[2]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[2]                                 ; Lost fanout        ;
; Reg:RegBport|reg[2]                                     ; Lost fanout        ;
; Reg:RegAport|reg[3]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[3]                                 ; Lost fanout        ;
; Reg:RegBport|reg[3]                                     ; Lost fanout        ;
; Reg:RegAport|reg[4]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[4]                                 ; Lost fanout        ;
; Reg:RegBport|reg[4]                                     ; Lost fanout        ;
; Reg:RegAport|reg[5]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[5]                                 ; Lost fanout        ;
; Reg:RegBport|reg[5]                                     ; Lost fanout        ;
; Reg:RegAport|reg[6]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[6]                                 ; Lost fanout        ;
; Reg:RegBport|reg[6]                                     ; Lost fanout        ;
; Reg:RegAport|reg[7]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[7]                                 ; Lost fanout        ;
; Reg:RegBport|reg[7]                                     ; Lost fanout        ;
; Reg:RegAport|reg[8]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[8]                                 ; Lost fanout        ;
; Reg:RegBport|reg[8]                                     ; Lost fanout        ;
; Reg:RegAport|reg[9]                                     ; Lost fanout        ;
; T5:Addr_inc_port|reg[9]                                 ; Lost fanout        ;
; Reg:RegBport|reg[9]                                     ; Lost fanout        ;
; Reg:RegAport|reg[10]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[10]                                ; Lost fanout        ;
; Reg:RegBport|reg[10]                                    ; Lost fanout        ;
; Reg:RegAport|reg[11]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[11]                                ; Lost fanout        ;
; Reg:RegBport|reg[11]                                    ; Lost fanout        ;
; Reg:RegAport|reg[12]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[12]                                ; Lost fanout        ;
; Reg:RegBport|reg[12]                                    ; Lost fanout        ;
; Reg:RegAport|reg[13]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[13]                                ; Lost fanout        ;
; Reg:RegBport|reg[13]                                    ; Lost fanout        ;
; Reg:RegAport|reg[14]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[14]                                ; Lost fanout        ;
; Reg:RegBport|reg[14]                                    ; Lost fanout        ;
; Reg:RegAport|reg[15]                                    ; Lost fanout        ;
; T5:Addr_inc_port|reg[15]                                ; Lost fanout        ;
; Reg:RegBport|reg[15]                                    ; Lost fanout        ;
; Reg:RegALUport|reg[0..3]                                ; Lost fanout        ;
; Reg:DRport|outp[0]                                      ; Lost fanout        ;
; Reg:PE_outpRegport|outp[0..2]                           ; Lost fanout        ;
; Reg:DRport|outp[1..4]                                   ; Lost fanout        ;
; Reg:RegALUport|outp[4]                                  ; Lost fanout        ;
; Reg:DRport|outp[5]                                      ; Lost fanout        ;
; Reg:RegALUport|outp[5]                                  ; Lost fanout        ;
; Reg:DRport|outp[6]                                      ; Lost fanout        ;
; Reg:RegALUport|outp[6]                                  ; Lost fanout        ;
; Reg:DRport|outp[7]                                      ; Lost fanout        ;
; Reg:RegALUport|outp[7]                                  ; Lost fanout        ;
; Reg:DRport|outp[8]                                      ; Lost fanout        ;
; Reg:RegALUport|outp[8]                                  ; Lost fanout        ;
; Reg:DRport|outp[9]                                      ; Lost fanout        ;
; Reg:RegALUport|outp[9]                                  ; Lost fanout        ;
; Reg:DRport|outp[10]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[10]                                 ; Lost fanout        ;
; Reg:DRport|outp[11]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[11]                                 ; Lost fanout        ;
; Reg:DRport|outp[12]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[12]                                 ; Lost fanout        ;
; Reg:DRport|outp[13]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[13]                                 ; Lost fanout        ;
; Reg:DRport|outp[14]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[14]                                 ; Lost fanout        ;
; Reg:DRport|outp[15]                                     ; Lost fanout        ;
; Reg:RegALUport|outp[15]                                 ; Lost fanout        ;
; Reg:DRport|reg[0]                                       ; Lost fanout        ;
; Reg:PE_outpRegport|reg[0..2]                            ; Lost fanout        ;
; Reg:DRport|reg[1..4]                                    ; Lost fanout        ;
; Reg:RegALUport|reg[4]                                   ; Lost fanout        ;
; Reg:DRport|reg[5]                                       ; Lost fanout        ;
; Reg:RegALUport|reg[5]                                   ; Lost fanout        ;
; Reg:DRport|reg[6]                                       ; Lost fanout        ;
; Reg:RegALUport|reg[6]                                   ; Lost fanout        ;
; Reg:DRport|reg[7]                                       ; Lost fanout        ;
; Reg:RegALUport|reg[7]                                   ; Lost fanout        ;
; Reg:DRport|reg[8]                                       ; Lost fanout        ;
; Reg:RegALUport|reg[8]                                   ; Lost fanout        ;
; Reg:DRport|reg[9]                                       ; Lost fanout        ;
; Reg:RegALUport|reg[9]                                   ; Lost fanout        ;
; Reg:DRport|reg[10]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[10]                                  ; Lost fanout        ;
; Reg:DRport|reg[11]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[11]                                  ; Lost fanout        ;
; Reg:DRport|reg[12]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[12]                                  ; Lost fanout        ;
; Reg:DRport|reg[13]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[13]                                  ; Lost fanout        ;
; Reg:DRport|reg[14]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[14]                                  ; Lost fanout        ;
; Reg:DRport|reg[15]                                      ; Lost fanout        ;
; Reg:RegALUport|reg[15]                                  ; Lost fanout        ;
; control_system:control_systemport|Q.S0                  ; Lost fanout        ;
; control_system:control_systemport|Q.S1                  ; Lost fanout        ;
; control_system:control_systemport|Q.S2                  ; Lost fanout        ;
; control_system:control_systemport|Q.S3                  ; Lost fanout        ;
; control_system:control_systemport|Q.S4                  ; Lost fanout        ;
; control_system:control_systemport|Q.S5                  ; Lost fanout        ;
; control_system:control_systemport|Q.S6                  ; Lost fanout        ;
; control_system:control_systemport|Q.S7                  ; Lost fanout        ;
; control_system:control_systemport|Q.S8                  ; Lost fanout        ;
; control_system:control_systemport|Q.S9                  ; Lost fanout        ;
; control_system:control_systemport|Q.S10                 ; Lost fanout        ;
; control_system:control_systemport|Q.S11                 ; Lost fanout        ;
; control_system:control_systemport|Q.S12                 ; Lost fanout        ;
; control_system:control_systemport|Q.S13                 ; Lost fanout        ;
; control_system:control_systemport|Q.S14                 ; Lost fanout        ;
; control_system:control_systemport|Q.S15                 ; Lost fanout        ;
; control_system:control_systemport|Q.S16                 ; Lost fanout        ;
; control_system:control_systemport|Q.S17                 ; Lost fanout        ;
; control_system:control_systemport|Q.S18                 ; Lost fanout        ;
; control_system:control_systemport|Q.S19                 ; Lost fanout        ;
; control_system:control_systemport|Q.S20                 ; Lost fanout        ;
; control_system:control_systemport|Q.S21                 ; Lost fanout        ;
; control_system:control_systemport|Q.S22                 ; Lost fanout        ;
; control_system:control_systemport|Q.S23                 ; Lost fanout        ;
; control_system:control_systemport|Q.S24                 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S0  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S1  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S2  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S3  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S4  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S5  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S6  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S7  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S8  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S9  ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S10 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S11 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S12 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S13 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S14 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S15 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S16 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S17 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S18 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S19 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S20 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S21 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S22 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S23 ; Lost fanout        ;
; control_system:control_systemport|\state_machine:NQ.S24 ; Lost fanout        ;
; Total Number of Removed Registers = 232                 ;                    ;
+---------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+----------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name              ; Reason for Removal ; Registers Removed due to This Register                                           ;
+----------------------------+--------------------+----------------------------------------------------------------------------------+
; Reg:PE_inpRegport|outp[1]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[1], control_system:control_systemport|Q.S0,                ;
;                            ;                    ; control_system:control_systemport|Q.S1, control_system:control_systemport|Q.S2,  ;
;                            ;                    ; control_system:control_systemport|Q.S3, control_system:control_systemport|Q.S18, ;
;                            ;                    ; control_system:control_systemport|Q.S20                                          ;
; Reg:RegAport|outp[0]       ; Lost Fanouts       ; Reg:RegAport|reg[0], Reg:DRport|outp[0], Reg:DRport|reg[0],                      ;
;                            ;                    ; control_system:control_systemport|Q.S4, control_system:control_systemport|Q.S5   ;
; T5:Addr_inc_port|outp[0]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[0], control_system:control_systemport|Q.S17,                ;
;                            ;                    ; control_system:control_systemport|Q.S19, control_system:control_systemport|Q.S23 ;
; Reg:RegAport|outp[4]       ; Lost Fanouts       ; Reg:RegAport|reg[4], Reg:DRport|outp[4], Reg:DRport|reg[4]                       ;
; Reg:RegAport|outp[6]       ; Lost Fanouts       ; Reg:RegAport|reg[6], Reg:DRport|outp[6], Reg:DRport|reg[6]                       ;
; Reg:RegAport|outp[2]       ; Lost Fanouts       ; Reg:RegAport|reg[2], Reg:DRport|outp[2], Reg:DRport|reg[2]                       ;
; Reg:RegAport|outp[8]       ; Lost Fanouts       ; Reg:RegAport|reg[8], Reg:DRport|outp[8], Reg:DRport|reg[8]                       ;
; Reg:RegAport|outp[5]       ; Lost Fanouts       ; Reg:RegAport|reg[5], Reg:DRport|outp[5], Reg:DRport|reg[5]                       ;
; Reg:RegAport|outp[3]       ; Lost Fanouts       ; Reg:RegAport|reg[3], Reg:DRport|outp[3], Reg:DRport|reg[3]                       ;
; Reg:RegAport|outp[9]       ; Lost Fanouts       ; Reg:RegAport|reg[9], Reg:DRport|outp[9], Reg:DRport|reg[9]                       ;
; Reg:RegAport|outp[7]       ; Lost Fanouts       ; Reg:RegAport|reg[7], Reg:DRport|outp[7], Reg:DRport|reg[7]                       ;
; Reg:RegAport|outp[1]       ; Lost Fanouts       ; Reg:RegAport|reg[1], Reg:DRport|outp[1], Reg:DRport|reg[1]                       ;
; Reg:RegAport|outp[10]      ; Lost Fanouts       ; Reg:RegAport|reg[10], Reg:DRport|outp[10], Reg:DRport|reg[10]                    ;
; Reg:RegAport|outp[11]      ; Lost Fanouts       ; Reg:RegAport|reg[11], Reg:DRport|outp[11], Reg:DRport|reg[11]                    ;
; Reg:RegAport|outp[12]      ; Lost Fanouts       ; Reg:RegAport|reg[12], Reg:DRport|outp[12], Reg:DRport|reg[12]                    ;
; Reg:RegAport|outp[13]      ; Lost Fanouts       ; Reg:RegAport|reg[13], Reg:DRport|outp[13], Reg:DRport|reg[13]                    ;
; Reg:RegAport|outp[14]      ; Lost Fanouts       ; Reg:RegAport|reg[14], Reg:DRport|outp[14], Reg:DRport|reg[14]                    ;
; Reg:RegAport|outp[15]      ; Lost Fanouts       ; Reg:RegAport|reg[15], Reg:DRport|outp[15], Reg:DRport|reg[15]                    ;
; Reg:PE_inpRegport|outp[2]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[2]                                                         ;
; Reg:RegBport|outp[0]       ; Lost Fanouts       ; Reg:RegBport|reg[0]                                                              ;
; T5:Addr_inc_port|outp[1]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[1]                                                          ;
; Reg:RegBport|outp[1]       ; Lost Fanouts       ; Reg:RegBport|reg[1]                                                              ;
; T5:Addr_inc_port|outp[2]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[2]                                                          ;
; Reg:RegBport|outp[2]       ; Lost Fanouts       ; Reg:RegBport|reg[2]                                                              ;
; T5:Addr_inc_port|outp[3]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[3]                                                          ;
; Reg:RegBport|outp[3]       ; Lost Fanouts       ; Reg:RegBport|reg[3]                                                              ;
; T5:Addr_inc_port|outp[4]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[4]                                                          ;
; Reg:RegBport|outp[4]       ; Lost Fanouts       ; Reg:RegBport|reg[4]                                                              ;
; T5:Addr_inc_port|outp[5]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[5]                                                          ;
; Reg:RegBport|outp[5]       ; Lost Fanouts       ; Reg:RegBport|reg[5]                                                              ;
; T5:Addr_inc_port|outp[6]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[6]                                                          ;
; Reg:RegBport|outp[6]       ; Lost Fanouts       ; Reg:RegBport|reg[6]                                                              ;
; T5:Addr_inc_port|outp[7]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[7]                                                          ;
; Reg:RegBport|outp[7]       ; Lost Fanouts       ; Reg:RegBport|reg[7]                                                              ;
; T5:Addr_inc_port|outp[8]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[8]                                                          ;
; Reg:RegBport|outp[8]       ; Lost Fanouts       ; Reg:RegBport|reg[8]                                                              ;
; T5:Addr_inc_port|outp[9]   ; Lost Fanouts       ; T5:Addr_inc_port|reg[9]                                                          ;
; Reg:RegBport|outp[9]       ; Lost Fanouts       ; Reg:RegBport|reg[9]                                                              ;
; Reg:PE_inpRegport|outp[0]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[0]                                                         ;
; T5:Addr_inc_port|outp[10]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[10]                                                         ;
; Reg:RegBport|outp[10]      ; Lost Fanouts       ; Reg:RegBport|reg[10]                                                             ;
; Reg:PE_inpRegport|outp[7]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[7]                                                         ;
; T5:Addr_inc_port|outp[11]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[11]                                                         ;
; Reg:RegBport|outp[11]      ; Lost Fanouts       ; Reg:RegBport|reg[11]                                                             ;
; Reg:PE_inpRegport|outp[6]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[6]                                                         ;
; T5:Addr_inc_port|outp[12]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[12]                                                         ;
; Reg:RegBport|outp[12]      ; Lost Fanouts       ; Reg:RegBport|reg[12]                                                             ;
; Reg:PE_inpRegport|outp[5]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[5]                                                         ;
; T5:Addr_inc_port|outp[13]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[13]                                                         ;
; Reg:RegBport|outp[13]      ; Lost Fanouts       ; Reg:RegBport|reg[13]                                                             ;
; Reg:PE_inpRegport|outp[4]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[4]                                                         ;
; T5:Addr_inc_port|outp[14]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[14]                                                         ;
; Reg:RegBport|outp[14]      ; Lost Fanouts       ; Reg:RegBport|reg[14]                                                             ;
; Reg:PE_inpRegport|outp[3]  ; Lost Fanouts       ; Reg:PE_inpRegport|reg[3]                                                         ;
; T5:Addr_inc_port|outp[15]  ; Lost Fanouts       ; T5:Addr_inc_port|reg[15]                                                         ;
; Reg:RegBport|outp[15]      ; Lost Fanouts       ; Reg:RegBport|reg[15]                                                             ;
; Reg:RegALUport|outp[0]     ; Lost Fanouts       ; Reg:RegALUport|reg[0]                                                            ;
; Reg:RegALUport|outp[1]     ; Lost Fanouts       ; Reg:RegALUport|reg[1]                                                            ;
; Reg:RegALUport|outp[2]     ; Lost Fanouts       ; Reg:RegALUport|reg[2]                                                            ;
; Reg:RegALUport|outp[3]     ; Lost Fanouts       ; Reg:RegALUport|reg[3]                                                            ;
; Reg:PE_outpRegport|outp[2] ; Lost Fanouts       ; Reg:PE_outpRegport|reg[2]                                                        ;
; Reg:PE_outpRegport|outp[1] ; Lost Fanouts       ; Reg:PE_outpRegport|reg[1]                                                        ;
; Reg:PE_outpRegport|outp[0] ; Lost Fanouts       ; Reg:PE_outpRegport|reg[0]                                                        ;
; Reg:RegALUport|outp[4]     ; Lost Fanouts       ; Reg:RegALUport|reg[4]                                                            ;
; Reg:RegALUport|outp[5]     ; Lost Fanouts       ; Reg:RegALUport|reg[5]                                                            ;
; Reg:RegALUport|outp[6]     ; Lost Fanouts       ; Reg:RegALUport|reg[6]                                                            ;
; Reg:RegALUport|outp[7]     ; Lost Fanouts       ; Reg:RegALUport|reg[7]                                                            ;
; Reg:RegALUport|outp[8]     ; Lost Fanouts       ; Reg:RegALUport|reg[8]                                                            ;
; Reg:RegALUport|outp[9]     ; Lost Fanouts       ; Reg:RegALUport|reg[9]                                                            ;
; Reg:RegALUport|outp[10]    ; Lost Fanouts       ; Reg:RegALUport|reg[10]                                                           ;
; Reg:RegALUport|outp[11]    ; Lost Fanouts       ; Reg:RegALUport|reg[11]                                                           ;
; Reg:RegALUport|outp[12]    ; Lost Fanouts       ; Reg:RegALUport|reg[12]                                                           ;
; Reg:RegALUport|outp[13]    ; Lost Fanouts       ; Reg:RegALUport|reg[13]                                                           ;
; Reg:RegALUport|outp[14]    ; Lost Fanouts       ; Reg:RegALUport|reg[14]                                                           ;
; Reg:RegALUport|outp[15]    ; Lost Fanouts       ; Reg:RegALUport|reg[15]                                                           ;
+----------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |processor|mux4:ALU_BMux|Z[8]                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |processor|mux4:ALU_AMux|Z[9]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|mux4:MemAddrMux|Z[0]                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |processor|mux4:RF_WDataMux|Z[1]                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |processor|mux4:RF_WDataMux|Z[8]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processor|mux4:A3mux|Z[2]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |processor|RF:RFport|registers[7][0]                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |processor|alu:ALUport|temp[10]                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |processor|RF:RFport|Mux29                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |processor|RF:RFport|Mux7                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |processor|mux4:ALU_BMux|Z[1]                                ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |processor|Memory:Memport|Mux3                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|RF_A3_Mux[0]    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|ALU_A_Mux[0]    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |processor|control_system:control_systemport|MEM_Addr_Mux[0] ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|ALU_B_Mux[0]    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|MEM_Addr_Mux[1] ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|RF_A1_Mux       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |processor|control_system:control_systemport|RF_EN           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |processor|control_system:control_systemport|MW              ;
; 46:1               ; 13 bits   ; 390 LEs       ; 286 LEs              ; 104 LEs                ; No         ; |processor|control_system:control_systemport|NQ              ;
; 46:1               ; 2 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |processor|control_system:control_systemport|NQ              ;
; 47:1               ; 2 bits    ; 62 LEs        ; 10 LEs               ; 52 LEs                 ; No         ; |processor|control_system:control_systemport|NQ              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:A1mux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 3     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:PE_inpMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:R7_WDataMux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:T1_inpMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:T2_inpMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:Addr_incrMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:A3mux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 3     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:MemAddrMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:RF_WDataMux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:ALU_AMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:ALU_BMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SE6:Instr0_5SE ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; input_width    ; 6     ; Signed Integer                     ;
; output_width   ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SE9:Instr0_8SE ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; input_width    ; 9     ; Signed Integer                     ;
; output_width   ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:DRport ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:RegAport ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:RegBport ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:RegALUport ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:PE_inpRegport ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:PE_outpRegport ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "mux4:ALU_BMux"  ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; d[15..1] ; Input ; Info     ; Stuck at GND ;
; d[0]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun May 08 02:42:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c RF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: processor-arch File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 9
    Info (12023): Found entity 1: processor File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file t5.vhd
    Info (12022): Found design unit 1: T5-T5_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/T5.vhd Line: 14
    Info (12023): Found entity 1: T5 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/T5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: SE9-basic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE9.vhd Line: 13
    Info (12023): Found entity 1: SE9 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE9.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-basic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE6.vhd Line: 13
    Info (12023): Found entity 1: SE6 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/SE6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhd
    Info (12022): Found design unit 1: RF-RF_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 15
    Info (12023): Found entity 1: RF File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: Reg-Reg_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Reg.vhd Line: 15
    Info (12023): Found entity 1: Reg File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pe.vhd
    Info (12022): Found design unit 1: PE-PE_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 16
    Info (12023): Found entity 1: PE File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-Memory_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 14
    Info (12023): Found entity 1: Memory File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ls7.vhd
    Info (12022): Found design unit 1: LS7-LS7_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS7.vhd Line: 11
    Info (12023): Found entity 1: LS7 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ls1.vhd
    Info (12022): Found design unit 1: LS1-LS1_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS1.vhd Line: 11
    Info (12023): Found entity 1: LS1 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/LS1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-IR_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 14
    Info (12023): Found entity 1: IR File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_system.vhd
    Info (12022): Found design unit 1: control_system-control_system_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 16
    Info (12023): Found entity 1: control_system File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_logic File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/ALU.vhd Line: 17
    Info (12023): Found entity 1: alu File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 4x1mux.vhd
    Info (12022): Found design unit 1: mux4-bhv File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/4x1mux.vhd Line: 14
    Info (12023): Found entity 1: mux4 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/4x1mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file 2x1mux.vhd
    Info (12022): Found design unit 1: mux2-bhv File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/2x1mux.vhd Line: 14
    Info (12023): Found entity 1: mux2 File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/2x1mux.vhd Line: 4
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at TopLevel.vhd(145): used implicit default value for signal "X" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 145
Info (12128): Elaborating entity "control_system" for hierarchy "control_system:control_systemport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 160
Warning (10492): VHDL Process Statement warning at Control_System.vhd(199): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 199
Warning (10492): VHDL Process Statement warning at Control_System.vhd(217): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 217
Warning (10492): VHDL Process Statement warning at Control_System.vhd(237): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 237
Warning (10492): VHDL Process Statement warning at Control_System.vhd(259): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 259
Warning (10492): VHDL Process Statement warning at Control_System.vhd(272): signal "cond" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 272
Warning (10492): VHDL Process Statement warning at Control_System.vhd(284): signal "z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 284
Warning (10492): VHDL Process Statement warning at Control_System.vhd(285): signal "c_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 285
Warning (10492): VHDL Process Statement warning at Control_System.vhd(287): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 287
Warning (10492): VHDL Process Statement warning at Control_System.vhd(310): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 310
Warning (10492): VHDL Process Statement warning at Control_System.vhd(331): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 331
Warning (10492): VHDL Process Statement warning at Control_System.vhd(351): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 351
Warning (10492): VHDL Process Statement warning at Control_System.vhd(368): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 368
Warning (10492): VHDL Process Statement warning at Control_System.vhd(370): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 370
Warning (10492): VHDL Process Statement warning at Control_System.vhd(377): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 377
Warning (10492): VHDL Process Statement warning at Control_System.vhd(379): signal "z_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 379
Warning (10492): VHDL Process Statement warning at Control_System.vhd(381): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 381
Warning (10492): VHDL Process Statement warning at Control_System.vhd(401): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 401
Warning (10492): VHDL Process Statement warning at Control_System.vhd(420): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 420
Warning (10492): VHDL Process Statement warning at Control_System.vhd(439): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 439
Warning (10492): VHDL Process Statement warning at Control_System.vhd(458): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 458
Warning (10492): VHDL Process Statement warning at Control_System.vhd(477): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 477
Warning (10492): VHDL Process Statement warning at Control_System.vhd(496): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 496
Warning (10492): VHDL Process Statement warning at Control_System.vhd(515): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 515
Warning (10492): VHDL Process Statement warning at Control_System.vhd(534): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 534
Warning (10492): VHDL Process Statement warning at Control_System.vhd(553): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 553
Warning (10492): VHDL Process Statement warning at Control_System.vhd(572): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 572
Warning (10492): VHDL Process Statement warning at Control_System.vhd(591): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 591
Warning (10492): VHDL Process Statement warning at Control_System.vhd(610): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 610
Warning (10492): VHDL Process Statement warning at Control_System.vhd(629): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 629
Warning (10492): VHDL Process Statement warning at Control_System.vhd(648): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 648
Warning (10492): VHDL Process Statement warning at Control_System.vhd(667): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 667
Warning (10492): VHDL Process Statement warning at Control_System.vhd(686): signal "Q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 686
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "MW", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "MR", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "MEM_Addr_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "IR_EN", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "PC_EN", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "ALU_A_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "ALU_B_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "ALU_Op", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "PC_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "RF_EN", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "T5_EN", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "RF_A1_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "T1_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "T2_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "T4_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "T5_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "RF_A3_Mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "RF_D3_mux", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "z", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Warning (10631): VHDL Process Statement warning at Control_System.vhd(196): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "c" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "z" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_D3_mux[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_D3_mux[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_A3_Mux[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_A3_Mux[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "T5_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "T4_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "T2_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "T1_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_A1_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "T5_EN" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "RF_EN" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "PC_Mux" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_Op[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_Op[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_B_Mux[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_B_Mux[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_A_Mux[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "ALU_A_Mux[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "PC_EN" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "IR_EN" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "MEM_Addr_Mux[0]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "MEM_Addr_Mux[1]" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "MR" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (10041): Inferred latch for "MW" at Control_System.vhd(196) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Control_System.vhd Line: 196
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:A1mux" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 166
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:PE_inpMux" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 167
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:R7_WDataMux" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 168
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:A3mux" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 173
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:MemAddrMux" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 174
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Memport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 179
Warning (10492): VHDL Process Statement warning at Memory.vhd(23): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 23
Warning (10492): VHDL Process Statement warning at Memory.vhd(46): signal "ram_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 46
Warning (10631): VHDL Process Statement warning at Memory.vhd(20): inferring latch(es) for signal or variable "ram_block", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Warning (10631): VHDL Process Statement warning at Memory.vhd(20): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "data_out[15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[15][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[14][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[13][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[12][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[11][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[10][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[9][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[8][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[7][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[6][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[5][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[4][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[3][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[2][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[1][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][0]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][1]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][2]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][3]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][4]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][5]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][6]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][7]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][8]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][9]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][10]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][11]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][12]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][13]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][14]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (10041): Inferred latch for "ram_block[0][15]" at Memory.vhd(20) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/Memory.vhd Line: 20
Info (12128): Elaborating entity "RF" for hierarchy "RF:RFport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 181
Warning (10492): VHDL Process Statement warning at RF.vhd(23): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 23
Warning (10492): VHDL Process Statement warning at RF.vhd(37): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 37
Warning (10492): VHDL Process Statement warning at RF.vhd(38): signal "write_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 38
Warning (10492): VHDL Process Statement warning at RF.vhd(39): signal "write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 39
Warning (10492): VHDL Process Statement warning at RF.vhd(39): signal "RA3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 39
Warning (10492): VHDL Process Statement warning at RF.vhd(41): signal "PC_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 41
Warning (10492): VHDL Process Statement warning at RF.vhd(42): signal "R7_write_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 42
Warning (10631): VHDL Process Statement warning at RF.vhd(21): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Warning (10631): VHDL Process Statement warning at RF.vhd(21): inferring latch(es) for signal or variable "R7outp", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Warning (10492): VHDL Process Statement warning at RF.vhd(51): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 51
Warning (10492): VHDL Process Statement warning at RF.vhd(52): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 52
Info (10041): Inferred latch for "R7outp[0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "R7outp[15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[7][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[6][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[5][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[4][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[3][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[2][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[1][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][0]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][1]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][2]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][3]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][4]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][5]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][6]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][7]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][8]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][9]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][10]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][11]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][12]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][13]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][14]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (10041): Inferred latch for "registers[0][15]" at RF.vhd(21) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/RF.vhd Line: 21
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALUport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 183
Warning (10631): VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 19
Warning (10631): VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable "out_zero", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 19
Warning (10631): VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable "out_carry", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 19
Info (10041): Inferred latch for "out_carry" at alu.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 19
Info (10041): Inferred latch for "out_zero" at alu.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 19
Info (10041): Inferred latch for "temp[0]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[1]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[2]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[3]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[4]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[5]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[6]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[7]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[8]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[9]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[10]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[11]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[12]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[13]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[14]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (10041): Inferred latch for "temp[15]" at alu.vhd(23) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/alu.vhd Line: 23
Info (12128): Elaborating entity "PE" for hierarchy "PE:pe_encoder_port" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 185
Warning (10631): VHDL Process Statement warning at PE.vhd(20): inferring latch(es) for signal or variable "pe_out_var", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 20
Warning (10631): VHDL Process Statement warning at PE.vhd(20): inferring latch(es) for signal or variable "po", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 20
Info (10041): Inferred latch for "po[0]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[1]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[2]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[3]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[4]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[5]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[6]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "po[7]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "pe_out_var[0]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "pe_out_var[1]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (10041): Inferred latch for "pe_out_var[2]" at PE.vhd(26) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/PE.vhd Line: 26
Info (12128): Elaborating entity "LS1" for hierarchy "LS1:LS1_port" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 187
Info (12128): Elaborating entity "LS7" for hierarchy "LS7:LS7_port" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 188
Info (12128): Elaborating entity "SE6" for hierarchy "SE6:Instr0_5SE" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 189
Info (12128): Elaborating entity "SE9" for hierarchy "SE9:Instr0_8SE" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 190
Info (12128): Elaborating entity "IR" for hierarchy "IR:IRport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 192
Warning (10492): VHDL Process Statement warning at IR.vhd(21): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 21
Warning (10492): VHDL Process Statement warning at IR.vhd(23): signal "write_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 23
Warning (10492): VHDL Process Statement warning at IR.vhd(26): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 26
Warning (10631): VHDL Process Statement warning at IR.vhd(19): inferring latch(es) for signal or variable "reg", which holds its previous value in one or more paths through the process File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[0]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[1]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[2]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[3]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[4]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[5]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[6]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[7]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[8]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[9]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[10]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[11]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[12]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[13]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[14]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (10041): Inferred latch for "reg[15]" at IR.vhd(19) File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/IR.vhd Line: 19
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:DRport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 194
Info (12128): Elaborating entity "T5" for hierarchy "T5:Addr_inc_port" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 200
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:PE_inpRegport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 202
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:PE_outpRegport" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 203
Info (17049): 232 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 5
    Warning (15610): No output dependent on input pin "clk" File: E:/IITB/2nd Year/EE309 Microprocessors/Project Final/RISC_Multicycle_VHDLimplementation/TopLevel.vhd Line: 5
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Sun May 08 02:42:40 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:43


