{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765559453156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765559453156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 14:10:53 2025 " "Processing started: Fri Dec 12 14:10:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765559453156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559453156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off barramento -c barramento " "Command: quartus_map --read_settings_files=on --write_settings_files=off barramento -c barramento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559453156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765559453359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765559453359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-structural " "Found design unit 1: reg_8bit-structural" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459775 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559459775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_barramento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_barramento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_barramento-behavior " "Found design unit 1: tb_barramento-behavior" {  } { { "tb_barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/tb_barramento.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459775 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_barramento " "Found entity 1: tb_barramento" {  } { { "tb_barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/tb_barramento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559459775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barramento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barramento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barramento-structural " "Found design unit 1: barramento-structural" {  } { { "barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459776 ""} { "Info" "ISGN_ENTITY_NAME" "1 barramento " "Found entity 1: barramento" {  } { { "barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765559459776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559459776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "barramento " "Elaborating entity \"barramento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765559459821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P0 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P0\"" {  } { { "barramento.vhd" "P0" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P1 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P1\"" {  } { { "barramento.vhd" "P1" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P2 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P2\"" {  } { { "barramento.vhd" "P2" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P3 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P3\"" {  } { { "barramento.vhd" "P3" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P4 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P4\"" {  } { { "barramento.vhd" "P4" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P5 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P5\"" {  } { { "barramento.vhd" "P5" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P6 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P6\"" {  } { { "barramento.vhd" "P6" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_8bit:P7 " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_8bit:P7\"" {  } { { "barramento.vhd" "P7" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765559459856 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_storage_element D_flip_flop " "Node instance \"my_storage_element\" instantiates undefined entity \"D_flip_flop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Components/reg_8bit/reg_8bit.vhd" "my_storage_element" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765559459860 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765559459938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 12 14:10:59 2025 " "Processing ended: Fri Dec 12 14:10:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765559459938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765559459938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765559459938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559459938 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765559460561 ""}
