--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml mouse_led.twx mouse_led.ncd -o mouse_led.twr mouse_led.pcf
-ucf Mouse_UCF.ucf

Design file:              mouse_led.ncd
Physical constraint file: mouse_led.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1134 paths analyzed, 321 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.273ns.
--------------------------------------------------------------------------------

Paths for end point mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2 (SLICE_X54Y71.G3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 to mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.514   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5
    SLICE_X55Y76.G2      net (fanout=4)        1.071   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X54Y73.F4      net (fanout=6)        0.534   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X54Y73.X       Tilo                  0.660   N01
                                                       mouse_unit/ps2_unit/ps2_tx_unit/b_next<2>11
    SLICE_X54Y71.G3      net (fanout=12)       0.766   N01
    SLICE_X54Y71.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_tx_unit/n_reg<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>_F
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (2.902ns logic, 2.371ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_4 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_4 to mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.YQ      Tcko                  0.511   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_4
    SLICE_X54Y74.G1      net (fanout=9)        0.932   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<4>
    SLICE_X54Y74.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/f_ps2c_next4
                                                       mouse_unit/ps2_unit/ps2_tx_unit/b_next<2>11_SW0
    SLICE_X54Y73.F2      net (fanout=1)        0.314   N89
    SLICE_X54Y73.X       Tilo                  0.660   N01
                                                       mouse_unit/ps2_unit/ps2_tx_unit/b_next<2>11
    SLICE_X54Y71.G3      net (fanout=12)       0.766   N01
    SLICE_X54Y71.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_tx_unit/n_reg<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>_F
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (2.947ns logic, 2.012ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 to mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.XQ      Tcko                  0.515   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7
    SLICE_X55Y76.G1      net (fanout=4)        0.627   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X54Y73.F4      net (fanout=6)        0.534   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X54Y73.X       Tilo                  0.660   N01
                                                       mouse_unit/ps2_unit/ps2_tx_unit/b_next<2>11
    SLICE_X54Y71.G3      net (fanout=12)       0.766   N01
    SLICE_X54Y71.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_tx_unit/n_reg<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>_F
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_next<2>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/n_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (2.903ns logic, 1.927ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (SLICE_X50Y78.G1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.008 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.514   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5
    SLICE_X55Y76.G2      net (fanout=4)        1.071   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X50Y77.G3      net (fanout=6)        0.319   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.G1      net (fanout=18)       0.880   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_F
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (2.902ns logic, 2.270ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.008 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.YQ      Tcko                  0.511   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<3>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2
    SLICE_X53Y74.F1      net (fanout=6)        0.704   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<2>
    SLICE_X53Y74.X       Tilo                  0.612   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
    SLICE_X50Y77.G4      net (fanout=2)        0.400   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.G1      net (fanout=18)       0.880   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_F
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.899ns logic, 1.984ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.008 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.XQ      Tcko                  0.515   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7
    SLICE_X55Y76.G1      net (fanout=4)        0.627   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X50Y77.G3      net (fanout=6)        0.319   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.G1      net (fanout=18)       0.880   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tgck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_F
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (2.903ns logic, 1.826ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (SLICE_X50Y78.F1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.008 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.XQ      Tcko                  0.514   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_5
    SLICE_X55Y76.G2      net (fanout=4)        1.071   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<5>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X50Y77.G3      net (fanout=6)        0.319   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.F1      net (fanout=18)       0.875   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tfck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_G
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (2.902ns logic, 2.265ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.008 - 0.015)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.YQ      Tcko                  0.511   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<3>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2
    SLICE_X53Y74.F1      net (fanout=6)        0.704   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<2>
    SLICE_X53Y74.X       Tilo                  0.612   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
    SLICE_X50Y77.G4      net (fanout=2)        0.400   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge7
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.F1      net (fanout=18)       0.875   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tfck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_G
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (2.899ns logic, 1.979ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.008 - 0.018)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7 to mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.XQ      Tcko                  0.515   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_7
    SLICE_X55Y76.G1      net (fanout=4)        0.627   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<7>
    SLICE_X55Y76.Y       Tilo                  0.612   mouse_unit/ps2_unit/ps2_tx_unit/fall_edge
                                                       mouse_unit/ps2_unit/ps2_tx_unit/fall_edge31
    SLICE_X50Y77.G3      net (fanout=6)        0.319   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge31
    SLICE_X50Y77.Y       Tilo                  0.660   mouse_unit/ps2_unit/ps2_rx_unit/n_next<2>22
                                                       mouse_unit/ps2_unit/ps2_rx_unit/fall_edge33
    SLICE_X50Y78.F1      net (fanout=18)       0.875   mouse_unit/ps2_unit/ps2_rx_unit/fall_edge
    SLICE_X50Y78.CLK     Tfck                  1.116   mouse_unit/ps2_unit/ps2_rx_unit/n_reg<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>_G
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_next<0>
                                                       mouse_unit/ps2_unit/ps2_rx_unit/n_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (2.903ns logic, 1.821ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 (SLICE_X53Y75.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_3 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_3 to mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.XQ      Tcko                  0.411   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<3>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_3
    SLICE_X53Y75.BY      net (fanout=9)        0.402   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<3>
    SLICE_X53Y75.CLK     Tckdi       (-Th)    -0.117   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<3>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.528ns logic, 0.402ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0 (SLICE_X52Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_1 (FF)
  Destination:          mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_1 to mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.XQ      Tcko                  0.412   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<1>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_1
    SLICE_X52Y74.BY      net (fanout=4)        0.391   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<1>
    SLICE_X52Y74.CLK     Tckdi       (-Th)    -0.132   mouse_unit/ps2_unit/ps2_tx_unit/filter_reg<1>
                                                       mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.544ns logic, 0.391ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mouse_unit/state_reg_FSM_FFd2 (SLICE_X46Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mouse_unit/ps2_unit/ps2_rx_unit/state_reg_FSM_FFd1 (FF)
  Destination:          mouse_unit/state_reg_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.013 - 0.008)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mouse_unit/ps2_unit/ps2_rx_unit/state_reg_FSM_FFd1 to mouse_unit/state_reg_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.XQ      Tcko                  0.412   mouse_unit/ps2_unit/ps2_rx_unit/state_reg_FSM_FFd1
                                                       mouse_unit/ps2_unit/ps2_rx_unit/state_reg_FSM_FFd1
    SLICE_X46Y79.CE      net (fanout=25)       0.572   mouse_unit/ps2_unit/ps2_rx_unit/state_reg_FSM_FFd1
    SLICE_X46Y79.CLK     Tckce       (-Th)    -0.071   mouse_unit/state_reg_FSM_FFd2
                                                       mouse_unit/state_reg_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.483ns logic, 0.572ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd1/CLK
  Logical resource: mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd1/CK
  Location pin: SLICE_X52Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: mouse_unit/ps2_unit/ps2_tx_unit/state_reg_FSM_FFd1/CLK
  Logical resource: mouse_unit/ps2_unit/ps2_tx_unit/b_reg_2/CK
  Location pin: SLICE_X52Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: mouse_unit/btn_reg<1>/CLK
  Logical resource: mouse_unit/btn_reg_1/CK
  Location pin: SLICE_X40Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.273|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1134 paths, 0 nets, and 614 connections

Design statistics:
   Minimum period:   5.273ns{1}   (Maximum frequency: 189.645MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 09 14:26:26 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 99 MB



