

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_3'
================================================================
* Date:           Tue Feb 11 03:46:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 6 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_79_val"   --->   Operation 7 'read' 'weights_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_78_val"   --->   Operation 8 'read' 'weights_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_77_val"   --->   Operation 9 'read' 'weights_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_76_val"   --->   Operation 10 'read' 'weights_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_75_val"   --->   Operation 11 'read' 'weights_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_74_val"   --->   Operation 12 'read' 'weights_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_73_val"   --->   Operation 13 'read' 'weights_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_72_val"   --->   Operation 14 'read' 'weights_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_71_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_71_val"   --->   Operation 15 'read' 'weights_71_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_70_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_70_val"   --->   Operation 16 'read' 'weights_70_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_69_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_69_val"   --->   Operation 17 'read' 'weights_69_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_68_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_68_val"   --->   Operation 18 'read' 'weights_68_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_67_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_67_val"   --->   Operation 19 'read' 'weights_67_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_66_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_66_val"   --->   Operation 20 'read' 'weights_66_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_65_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_65_val"   --->   Operation 21 'read' 'weights_65_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_64_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_64_val"   --->   Operation 22 'read' 'weights_64_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_63_val"   --->   Operation 23 'read' 'weights_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_62_val"   --->   Operation 24 'read' 'weights_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_61_val"   --->   Operation 25 'read' 'weights_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_60_val"   --->   Operation 26 'read' 'weights_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_399_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_399_val"   --->   Operation 27 'read' 'data_399_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_398_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_398_val"   --->   Operation 28 'read' 'data_398_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_397_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_397_val"   --->   Operation 29 'read' 'data_397_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_396_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_396_val"   --->   Operation 30 'read' 'data_396_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_395_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_395_val"   --->   Operation 31 'read' 'data_395_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_394_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_394_val"   --->   Operation 32 'read' 'data_394_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_393_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_393_val"   --->   Operation 33 'read' 'data_393_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_392_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_392_val"   --->   Operation 34 'read' 'data_392_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_391_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_391_val"   --->   Operation 35 'read' 'data_391_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_390_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_390_val"   --->   Operation 36 'read' 'data_390_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_389_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_389_val"   --->   Operation 37 'read' 'data_389_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_388_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_388_val"   --->   Operation 38 'read' 'data_388_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_387_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_387_val"   --->   Operation 39 'read' 'data_387_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_386_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_386_val"   --->   Operation 40 'read' 'data_386_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_385_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_385_val"   --->   Operation 41 'read' 'data_385_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_384_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_384_val"   --->   Operation 42 'read' 'data_384_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_383_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_383_val"   --->   Operation 43 'read' 'data_383_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_382_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_382_val"   --->   Operation 44 'read' 'data_382_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_381_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_381_val"   --->   Operation 45 'read' 'data_381_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_380_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_380_val"   --->   Operation 46 'read' 'data_380_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_379_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_379_val"   --->   Operation 47 'read' 'data_379_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_378_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_378_val"   --->   Operation 48 'read' 'data_378_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_377_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_377_val"   --->   Operation 49 'read' 'data_377_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_376_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_376_val"   --->   Operation 50 'read' 'data_376_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_375_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_375_val"   --->   Operation 51 'read' 'data_375_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_374_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_374_val"   --->   Operation 52 'read' 'data_374_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_373_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_373_val"   --->   Operation 53 'read' 'data_373_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_372_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_372_val"   --->   Operation 54 'read' 'data_372_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_371_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_371_val"   --->   Operation 55 'read' 'data_371_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_370_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_370_val"   --->   Operation 56 'read' 'data_370_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_369_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_369_val"   --->   Operation 57 'read' 'data_369_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_368_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_368_val"   --->   Operation 58 'read' 'data_368_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_367_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_367_val"   --->   Operation 59 'read' 'data_367_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_366_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_366_val"   --->   Operation 60 'read' 'data_366_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_365_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_365_val"   --->   Operation 61 'read' 'data_365_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_364_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_364_val"   --->   Operation 62 'read' 'data_364_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_363_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_363_val"   --->   Operation 63 'read' 'data_363_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_362_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_362_val"   --->   Operation 64 'read' 'data_362_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_361_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_361_val"   --->   Operation 65 'read' 'data_361_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_360_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_360_val"   --->   Operation 66 'read' 'data_360_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_359_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_359_val"   --->   Operation 67 'read' 'data_359_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_358_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_358_val"   --->   Operation 68 'read' 'data_358_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_357_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_357_val"   --->   Operation 69 'read' 'data_357_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_356_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_356_val"   --->   Operation 70 'read' 'data_356_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_355_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_355_val"   --->   Operation 71 'read' 'data_355_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_354_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_354_val"   --->   Operation 72 'read' 'data_354_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_353_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_353_val"   --->   Operation 73 'read' 'data_353_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_352_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_352_val"   --->   Operation 74 'read' 'data_352_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_351_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_351_val"   --->   Operation 75 'read' 'data_351_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_350_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_350_val"   --->   Operation 76 'read' 'data_350_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_349_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_349_val"   --->   Operation 77 'read' 'data_349_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_348_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_348_val"   --->   Operation 78 'read' 'data_348_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_347_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_347_val"   --->   Operation 79 'read' 'data_347_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_346_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_346_val"   --->   Operation 80 'read' 'data_346_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_345_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_345_val"   --->   Operation 81 'read' 'data_345_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_344_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_344_val"   --->   Operation 82 'read' 'data_344_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_343_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_343_val"   --->   Operation 83 'read' 'data_343_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_342_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_342_val"   --->   Operation 84 'read' 'data_342_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_341_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_341_val"   --->   Operation 85 'read' 'data_341_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_340_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_340_val"   --->   Operation 86 'read' 'data_340_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_339_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_339_val"   --->   Operation 87 'read' 'data_339_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_338_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_338_val"   --->   Operation 88 'read' 'data_338_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_337_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_337_val"   --->   Operation 89 'read' 'data_337_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_336_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_336_val"   --->   Operation 90 'read' 'data_336_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_335_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_335_val"   --->   Operation 91 'read' 'data_335_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_334_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_334_val"   --->   Operation 92 'read' 'data_334_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_333_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_333_val"   --->   Operation 93 'read' 'data_333_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_332_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_332_val"   --->   Operation 94 'read' 'data_332_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_331_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_331_val"   --->   Operation 95 'read' 'data_331_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_330_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_330_val"   --->   Operation 96 'read' 'data_330_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_329_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_329_val"   --->   Operation 97 'read' 'data_329_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_328_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_328_val"   --->   Operation 98 'read' 'data_328_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_327_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_327_val"   --->   Operation 99 'read' 'data_327_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_326_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_326_val"   --->   Operation 100 'read' 'data_326_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_325_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_325_val"   --->   Operation 101 'read' 'data_325_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_324_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_324_val"   --->   Operation 102 'read' 'data_324_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_323_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_323_val"   --->   Operation 103 'read' 'data_323_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_322_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_322_val"   --->   Operation 104 'read' 'data_322_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_321_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_321_val"   --->   Operation 105 'read' 'data_321_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_320_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_320_val"   --->   Operation 106 'read' 'data_320_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_319_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_319_val"   --->   Operation 107 'read' 'data_319_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_318_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_318_val"   --->   Operation 108 'read' 'data_318_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_317_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_317_val"   --->   Operation 109 'read' 'data_317_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_316_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_316_val"   --->   Operation 110 'read' 'data_316_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_315_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_315_val"   --->   Operation 111 'read' 'data_315_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_314_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_314_val"   --->   Operation 112 'read' 'data_314_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_313_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_313_val"   --->   Operation 113 'read' 'data_313_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_312_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_312_val"   --->   Operation 114 'read' 'data_312_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_311_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_311_val"   --->   Operation 115 'read' 'data_311_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_310_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_310_val"   --->   Operation 116 'read' 'data_310_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_309_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_309_val"   --->   Operation 117 'read' 'data_309_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_308_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_308_val"   --->   Operation 118 'read' 'data_308_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_307_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_307_val"   --->   Operation 119 'read' 'data_307_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_306_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_306_val"   --->   Operation 120 'read' 'data_306_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_305_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_305_val"   --->   Operation 121 'read' 'data_305_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_304_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_304_val"   --->   Operation 122 'read' 'data_304_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_303_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_303_val"   --->   Operation 123 'read' 'data_303_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_302_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_302_val"   --->   Operation 124 'read' 'data_302_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_301_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_301_val"   --->   Operation 125 'read' 'data_301_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_300_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_300_val"   --->   Operation 126 'read' 'data_300_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.93ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_300_val_read, i9 301, i13 %data_301_val_read, i9 302, i13 %data_302_val_read, i9 303, i13 %data_303_val_read, i9 304, i13 %data_304_val_read, i9 305, i13 %data_305_val_read, i9 306, i13 %data_306_val_read, i9 307, i13 %data_307_val_read, i9 308, i13 %data_308_val_read, i9 309, i13 %data_309_val_read, i9 310, i13 %data_310_val_read, i9 311, i13 %data_311_val_read, i9 312, i13 %data_312_val_read, i9 313, i13 %data_313_val_read, i9 314, i13 %data_314_val_read, i9 315, i13 %data_315_val_read, i9 316, i13 %data_316_val_read, i9 317, i13 %data_317_val_read, i9 318, i13 %data_318_val_read, i9 319, i13 %data_319_val_read, i9 320, i13 %data_320_val_read, i9 321, i13 %data_321_val_read, i9 322, i13 %data_322_val_read, i9 323, i13 %data_323_val_read, i9 324, i13 %data_324_val_read, i9 325, i13 %data_325_val_read, i9 326, i13 %data_326_val_read, i9 327, i13 %data_327_val_read, i9 328, i13 %data_328_val_read, i9 329, i13 %data_329_val_read, i9 330, i13 %data_330_val_read, i9 331, i13 %data_331_val_read, i9 332, i13 %data_332_val_read, i9 333, i13 %data_333_val_read, i9 334, i13 %data_334_val_read, i9 335, i13 %data_335_val_read, i9 336, i13 %data_336_val_read, i9 337, i13 %data_337_val_read, i9 338, i13 %data_338_val_read, i9 339, i13 %data_339_val_read, i9 340, i13 %data_340_val_read, i9 341, i13 %data_341_val_read, i9 342, i13 %data_342_val_read, i9 343, i13 %data_343_val_read, i9 344, i13 %data_344_val_read, i9 345, i13 %data_345_val_read, i9 346, i13 %data_346_val_read, i9 347, i13 %data_347_val_read, i9 348, i13 %data_348_val_read, i9 349, i13 %data_349_val_read, i9 350, i13 %data_350_val_read, i9 351, i13 %data_351_val_read, i9 352, i13 %data_352_val_read, i9 353, i13 %data_353_val_read, i9 354, i13 %data_354_val_read, i9 355, i13 %data_355_val_read, i9 356, i13 %data_356_val_read, i9 357, i13 %data_357_val_read, i9 358, i13 %data_358_val_read, i9 359, i13 %data_359_val_read, i9 360, i13 %data_360_val_read, i9 361, i13 %data_361_val_read, i9 362, i13 %data_362_val_read, i9 363, i13 %data_363_val_read, i9 364, i13 %data_364_val_read, i9 365, i13 %data_365_val_read, i9 366, i13 %data_366_val_read, i9 367, i13 %data_367_val_read, i9 368, i13 %data_368_val_read, i9 369, i13 %data_369_val_read, i9 370, i13 %data_370_val_read, i9 371, i13 %data_371_val_read, i9 372, i13 %data_372_val_read, i9 373, i13 %data_373_val_read, i9 374, i13 %data_374_val_read, i9 375, i13 %data_375_val_read, i9 376, i13 %data_376_val_read, i9 377, i13 %data_377_val_read, i9 378, i13 %data_378_val_read, i9 379, i13 %data_379_val_read, i9 380, i13 %data_380_val_read, i9 381, i13 %data_381_val_read, i9 382, i13 %data_382_val_read, i9 383, i13 %data_383_val_read, i9 384, i13 %data_384_val_read, i9 385, i13 %data_385_val_read, i9 386, i13 %data_386_val_read, i9 387, i13 %data_387_val_read, i9 388, i13 %data_388_val_read, i9 389, i13 %data_389_val_read, i9 390, i13 %data_390_val_read, i13 0, i9 %idx_read"   --->   Operation 127 'sparsemux' 'a' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.93ns)   --->   "%a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_301_val_read, i9 301, i13 %data_302_val_read, i9 302, i13 %data_303_val_read, i9 303, i13 %data_304_val_read, i9 304, i13 %data_305_val_read, i9 305, i13 %data_306_val_read, i9 306, i13 %data_307_val_read, i9 307, i13 %data_308_val_read, i9 308, i13 %data_309_val_read, i9 309, i13 %data_310_val_read, i9 310, i13 %data_311_val_read, i9 311, i13 %data_312_val_read, i9 312, i13 %data_313_val_read, i9 313, i13 %data_314_val_read, i9 314, i13 %data_315_val_read, i9 315, i13 %data_316_val_read, i9 316, i13 %data_317_val_read, i9 317, i13 %data_318_val_read, i9 318, i13 %data_319_val_read, i9 319, i13 %data_320_val_read, i9 320, i13 %data_321_val_read, i9 321, i13 %data_322_val_read, i9 322, i13 %data_323_val_read, i9 323, i13 %data_324_val_read, i9 324, i13 %data_325_val_read, i9 325, i13 %data_326_val_read, i9 326, i13 %data_327_val_read, i9 327, i13 %data_328_val_read, i9 328, i13 %data_329_val_read, i9 329, i13 %data_330_val_read, i9 330, i13 %data_331_val_read, i9 331, i13 %data_332_val_read, i9 332, i13 %data_333_val_read, i9 333, i13 %data_334_val_read, i9 334, i13 %data_335_val_read, i9 335, i13 %data_336_val_read, i9 336, i13 %data_337_val_read, i9 337, i13 %data_338_val_read, i9 338, i13 %data_339_val_read, i9 339, i13 %data_340_val_read, i9 340, i13 %data_341_val_read, i9 341, i13 %data_342_val_read, i9 342, i13 %data_343_val_read, i9 343, i13 %data_344_val_read, i9 344, i13 %data_345_val_read, i9 345, i13 %data_346_val_read, i9 346, i13 %data_347_val_read, i9 347, i13 %data_348_val_read, i9 348, i13 %data_349_val_read, i9 349, i13 %data_350_val_read, i9 350, i13 %data_351_val_read, i9 351, i13 %data_352_val_read, i9 352, i13 %data_353_val_read, i9 353, i13 %data_354_val_read, i9 354, i13 %data_355_val_read, i9 355, i13 %data_356_val_read, i9 356, i13 %data_357_val_read, i9 357, i13 %data_358_val_read, i9 358, i13 %data_359_val_read, i9 359, i13 %data_360_val_read, i9 360, i13 %data_361_val_read, i9 361, i13 %data_362_val_read, i9 362, i13 %data_363_val_read, i9 363, i13 %data_364_val_read, i9 364, i13 %data_365_val_read, i9 365, i13 %data_366_val_read, i9 366, i13 %data_367_val_read, i9 367, i13 %data_368_val_read, i9 368, i13 %data_369_val_read, i9 369, i13 %data_370_val_read, i9 370, i13 %data_371_val_read, i9 371, i13 %data_372_val_read, i9 372, i13 %data_373_val_read, i9 373, i13 %data_374_val_read, i9 374, i13 %data_375_val_read, i9 375, i13 %data_376_val_read, i9 376, i13 %data_377_val_read, i9 377, i13 %data_378_val_read, i9 378, i13 %data_379_val_read, i9 379, i13 %data_380_val_read, i9 380, i13 %data_381_val_read, i9 381, i13 %data_382_val_read, i9 382, i13 %data_383_val_read, i9 383, i13 %data_384_val_read, i9 384, i13 %data_385_val_read, i9 385, i13 %data_386_val_read, i9 386, i13 %data_387_val_read, i9 387, i13 %data_388_val_read, i9 388, i13 %data_389_val_read, i9 389, i13 %data_390_val_read, i9 390, i13 %data_391_val_read, i13 0, i9 %idx_read"   --->   Operation 128 'sparsemux' 'a_1' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.93ns)   --->   "%a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_302_val_read, i9 301, i13 %data_303_val_read, i9 302, i13 %data_304_val_read, i9 303, i13 %data_305_val_read, i9 304, i13 %data_306_val_read, i9 305, i13 %data_307_val_read, i9 306, i13 %data_308_val_read, i9 307, i13 %data_309_val_read, i9 308, i13 %data_310_val_read, i9 309, i13 %data_311_val_read, i9 310, i13 %data_312_val_read, i9 311, i13 %data_313_val_read, i9 312, i13 %data_314_val_read, i9 313, i13 %data_315_val_read, i9 314, i13 %data_316_val_read, i9 315, i13 %data_317_val_read, i9 316, i13 %data_318_val_read, i9 317, i13 %data_319_val_read, i9 318, i13 %data_320_val_read, i9 319, i13 %data_321_val_read, i9 320, i13 %data_322_val_read, i9 321, i13 %data_323_val_read, i9 322, i13 %data_324_val_read, i9 323, i13 %data_325_val_read, i9 324, i13 %data_326_val_read, i9 325, i13 %data_327_val_read, i9 326, i13 %data_328_val_read, i9 327, i13 %data_329_val_read, i9 328, i13 %data_330_val_read, i9 329, i13 %data_331_val_read, i9 330, i13 %data_332_val_read, i9 331, i13 %data_333_val_read, i9 332, i13 %data_334_val_read, i9 333, i13 %data_335_val_read, i9 334, i13 %data_336_val_read, i9 335, i13 %data_337_val_read, i9 336, i13 %data_338_val_read, i9 337, i13 %data_339_val_read, i9 338, i13 %data_340_val_read, i9 339, i13 %data_341_val_read, i9 340, i13 %data_342_val_read, i9 341, i13 %data_343_val_read, i9 342, i13 %data_344_val_read, i9 343, i13 %data_345_val_read, i9 344, i13 %data_346_val_read, i9 345, i13 %data_347_val_read, i9 346, i13 %data_348_val_read, i9 347, i13 %data_349_val_read, i9 348, i13 %data_350_val_read, i9 349, i13 %data_351_val_read, i9 350, i13 %data_352_val_read, i9 351, i13 %data_353_val_read, i9 352, i13 %data_354_val_read, i9 353, i13 %data_355_val_read, i9 354, i13 %data_356_val_read, i9 355, i13 %data_357_val_read, i9 356, i13 %data_358_val_read, i9 357, i13 %data_359_val_read, i9 358, i13 %data_360_val_read, i9 359, i13 %data_361_val_read, i9 360, i13 %data_362_val_read, i9 361, i13 %data_363_val_read, i9 362, i13 %data_364_val_read, i9 363, i13 %data_365_val_read, i9 364, i13 %data_366_val_read, i9 365, i13 %data_367_val_read, i9 366, i13 %data_368_val_read, i9 367, i13 %data_369_val_read, i9 368, i13 %data_370_val_read, i9 369, i13 %data_371_val_read, i9 370, i13 %data_372_val_read, i9 371, i13 %data_373_val_read, i9 372, i13 %data_374_val_read, i9 373, i13 %data_375_val_read, i9 374, i13 %data_376_val_read, i9 375, i13 %data_377_val_read, i9 376, i13 %data_378_val_read, i9 377, i13 %data_379_val_read, i9 378, i13 %data_380_val_read, i9 379, i13 %data_381_val_read, i9 380, i13 %data_382_val_read, i9 381, i13 %data_383_val_read, i9 382, i13 %data_384_val_read, i9 383, i13 %data_385_val_read, i9 384, i13 %data_386_val_read, i9 385, i13 %data_387_val_read, i9 386, i13 %data_388_val_read, i9 387, i13 %data_389_val_read, i9 388, i13 %data_390_val_read, i9 389, i13 %data_391_val_read, i9 390, i13 %data_392_val_read, i13 0, i9 %idx_read"   --->   Operation 129 'sparsemux' 'a_2' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.93ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_303_val_read, i9 301, i13 %data_304_val_read, i9 302, i13 %data_305_val_read, i9 303, i13 %data_306_val_read, i9 304, i13 %data_307_val_read, i9 305, i13 %data_308_val_read, i9 306, i13 %data_309_val_read, i9 307, i13 %data_310_val_read, i9 308, i13 %data_311_val_read, i9 309, i13 %data_312_val_read, i9 310, i13 %data_313_val_read, i9 311, i13 %data_314_val_read, i9 312, i13 %data_315_val_read, i9 313, i13 %data_316_val_read, i9 314, i13 %data_317_val_read, i9 315, i13 %data_318_val_read, i9 316, i13 %data_319_val_read, i9 317, i13 %data_320_val_read, i9 318, i13 %data_321_val_read, i9 319, i13 %data_322_val_read, i9 320, i13 %data_323_val_read, i9 321, i13 %data_324_val_read, i9 322, i13 %data_325_val_read, i9 323, i13 %data_326_val_read, i9 324, i13 %data_327_val_read, i9 325, i13 %data_328_val_read, i9 326, i13 %data_329_val_read, i9 327, i13 %data_330_val_read, i9 328, i13 %data_331_val_read, i9 329, i13 %data_332_val_read, i9 330, i13 %data_333_val_read, i9 331, i13 %data_334_val_read, i9 332, i13 %data_335_val_read, i9 333, i13 %data_336_val_read, i9 334, i13 %data_337_val_read, i9 335, i13 %data_338_val_read, i9 336, i13 %data_339_val_read, i9 337, i13 %data_340_val_read, i9 338, i13 %data_341_val_read, i9 339, i13 %data_342_val_read, i9 340, i13 %data_343_val_read, i9 341, i13 %data_344_val_read, i9 342, i13 %data_345_val_read, i9 343, i13 %data_346_val_read, i9 344, i13 %data_347_val_read, i9 345, i13 %data_348_val_read, i9 346, i13 %data_349_val_read, i9 347, i13 %data_350_val_read, i9 348, i13 %data_351_val_read, i9 349, i13 %data_352_val_read, i9 350, i13 %data_353_val_read, i9 351, i13 %data_354_val_read, i9 352, i13 %data_355_val_read, i9 353, i13 %data_356_val_read, i9 354, i13 %data_357_val_read, i9 355, i13 %data_358_val_read, i9 356, i13 %data_359_val_read, i9 357, i13 %data_360_val_read, i9 358, i13 %data_361_val_read, i9 359, i13 %data_362_val_read, i9 360, i13 %data_363_val_read, i9 361, i13 %data_364_val_read, i9 362, i13 %data_365_val_read, i9 363, i13 %data_366_val_read, i9 364, i13 %data_367_val_read, i9 365, i13 %data_368_val_read, i9 366, i13 %data_369_val_read, i9 367, i13 %data_370_val_read, i9 368, i13 %data_371_val_read, i9 369, i13 %data_372_val_read, i9 370, i13 %data_373_val_read, i9 371, i13 %data_374_val_read, i9 372, i13 %data_375_val_read, i9 373, i13 %data_376_val_read, i9 374, i13 %data_377_val_read, i9 375, i13 %data_378_val_read, i9 376, i13 %data_379_val_read, i9 377, i13 %data_380_val_read, i9 378, i13 %data_381_val_read, i9 379, i13 %data_382_val_read, i9 380, i13 %data_383_val_read, i9 381, i13 %data_384_val_read, i9 382, i13 %data_385_val_read, i9 383, i13 %data_386_val_read, i9 384, i13 %data_387_val_read, i9 385, i13 %data_388_val_read, i9 386, i13 %data_389_val_read, i9 387, i13 %data_390_val_read, i9 388, i13 %data_391_val_read, i9 389, i13 %data_392_val_read, i9 390, i13 %data_393_val_read, i13 0, i9 %idx_read"   --->   Operation 130 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.93ns)   --->   "%a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_304_val_read, i9 301, i13 %data_305_val_read, i9 302, i13 %data_306_val_read, i9 303, i13 %data_307_val_read, i9 304, i13 %data_308_val_read, i9 305, i13 %data_309_val_read, i9 306, i13 %data_310_val_read, i9 307, i13 %data_311_val_read, i9 308, i13 %data_312_val_read, i9 309, i13 %data_313_val_read, i9 310, i13 %data_314_val_read, i9 311, i13 %data_315_val_read, i9 312, i13 %data_316_val_read, i9 313, i13 %data_317_val_read, i9 314, i13 %data_318_val_read, i9 315, i13 %data_319_val_read, i9 316, i13 %data_320_val_read, i9 317, i13 %data_321_val_read, i9 318, i13 %data_322_val_read, i9 319, i13 %data_323_val_read, i9 320, i13 %data_324_val_read, i9 321, i13 %data_325_val_read, i9 322, i13 %data_326_val_read, i9 323, i13 %data_327_val_read, i9 324, i13 %data_328_val_read, i9 325, i13 %data_329_val_read, i9 326, i13 %data_330_val_read, i9 327, i13 %data_331_val_read, i9 328, i13 %data_332_val_read, i9 329, i13 %data_333_val_read, i9 330, i13 %data_334_val_read, i9 331, i13 %data_335_val_read, i9 332, i13 %data_336_val_read, i9 333, i13 %data_337_val_read, i9 334, i13 %data_338_val_read, i9 335, i13 %data_339_val_read, i9 336, i13 %data_340_val_read, i9 337, i13 %data_341_val_read, i9 338, i13 %data_342_val_read, i9 339, i13 %data_343_val_read, i9 340, i13 %data_344_val_read, i9 341, i13 %data_345_val_read, i9 342, i13 %data_346_val_read, i9 343, i13 %data_347_val_read, i9 344, i13 %data_348_val_read, i9 345, i13 %data_349_val_read, i9 346, i13 %data_350_val_read, i9 347, i13 %data_351_val_read, i9 348, i13 %data_352_val_read, i9 349, i13 %data_353_val_read, i9 350, i13 %data_354_val_read, i9 351, i13 %data_355_val_read, i9 352, i13 %data_356_val_read, i9 353, i13 %data_357_val_read, i9 354, i13 %data_358_val_read, i9 355, i13 %data_359_val_read, i9 356, i13 %data_360_val_read, i9 357, i13 %data_361_val_read, i9 358, i13 %data_362_val_read, i9 359, i13 %data_363_val_read, i9 360, i13 %data_364_val_read, i9 361, i13 %data_365_val_read, i9 362, i13 %data_366_val_read, i9 363, i13 %data_367_val_read, i9 364, i13 %data_368_val_read, i9 365, i13 %data_369_val_read, i9 366, i13 %data_370_val_read, i9 367, i13 %data_371_val_read, i9 368, i13 %data_372_val_read, i9 369, i13 %data_373_val_read, i9 370, i13 %data_374_val_read, i9 371, i13 %data_375_val_read, i9 372, i13 %data_376_val_read, i9 373, i13 %data_377_val_read, i9 374, i13 %data_378_val_read, i9 375, i13 %data_379_val_read, i9 376, i13 %data_380_val_read, i9 377, i13 %data_381_val_read, i9 378, i13 %data_382_val_read, i9 379, i13 %data_383_val_read, i9 380, i13 %data_384_val_read, i9 381, i13 %data_385_val_read, i9 382, i13 %data_386_val_read, i9 383, i13 %data_387_val_read, i9 384, i13 %data_388_val_read, i9 385, i13 %data_389_val_read, i9 386, i13 %data_390_val_read, i9 387, i13 %data_391_val_read, i9 388, i13 %data_392_val_read, i9 389, i13 %data_393_val_read, i9 390, i13 %data_394_val_read, i13 0, i9 %idx_read"   --->   Operation 131 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.93ns)   --->   "%a_5 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_305_val_read, i9 301, i13 %data_306_val_read, i9 302, i13 %data_307_val_read, i9 303, i13 %data_308_val_read, i9 304, i13 %data_309_val_read, i9 305, i13 %data_310_val_read, i9 306, i13 %data_311_val_read, i9 307, i13 %data_312_val_read, i9 308, i13 %data_313_val_read, i9 309, i13 %data_314_val_read, i9 310, i13 %data_315_val_read, i9 311, i13 %data_316_val_read, i9 312, i13 %data_317_val_read, i9 313, i13 %data_318_val_read, i9 314, i13 %data_319_val_read, i9 315, i13 %data_320_val_read, i9 316, i13 %data_321_val_read, i9 317, i13 %data_322_val_read, i9 318, i13 %data_323_val_read, i9 319, i13 %data_324_val_read, i9 320, i13 %data_325_val_read, i9 321, i13 %data_326_val_read, i9 322, i13 %data_327_val_read, i9 323, i13 %data_328_val_read, i9 324, i13 %data_329_val_read, i9 325, i13 %data_330_val_read, i9 326, i13 %data_331_val_read, i9 327, i13 %data_332_val_read, i9 328, i13 %data_333_val_read, i9 329, i13 %data_334_val_read, i9 330, i13 %data_335_val_read, i9 331, i13 %data_336_val_read, i9 332, i13 %data_337_val_read, i9 333, i13 %data_338_val_read, i9 334, i13 %data_339_val_read, i9 335, i13 %data_340_val_read, i9 336, i13 %data_341_val_read, i9 337, i13 %data_342_val_read, i9 338, i13 %data_343_val_read, i9 339, i13 %data_344_val_read, i9 340, i13 %data_345_val_read, i9 341, i13 %data_346_val_read, i9 342, i13 %data_347_val_read, i9 343, i13 %data_348_val_read, i9 344, i13 %data_349_val_read, i9 345, i13 %data_350_val_read, i9 346, i13 %data_351_val_read, i9 347, i13 %data_352_val_read, i9 348, i13 %data_353_val_read, i9 349, i13 %data_354_val_read, i9 350, i13 %data_355_val_read, i9 351, i13 %data_356_val_read, i9 352, i13 %data_357_val_read, i9 353, i13 %data_358_val_read, i9 354, i13 %data_359_val_read, i9 355, i13 %data_360_val_read, i9 356, i13 %data_361_val_read, i9 357, i13 %data_362_val_read, i9 358, i13 %data_363_val_read, i9 359, i13 %data_364_val_read, i9 360, i13 %data_365_val_read, i9 361, i13 %data_366_val_read, i9 362, i13 %data_367_val_read, i9 363, i13 %data_368_val_read, i9 364, i13 %data_369_val_read, i9 365, i13 %data_370_val_read, i9 366, i13 %data_371_val_read, i9 367, i13 %data_372_val_read, i9 368, i13 %data_373_val_read, i9 369, i13 %data_374_val_read, i9 370, i13 %data_375_val_read, i9 371, i13 %data_376_val_read, i9 372, i13 %data_377_val_read, i9 373, i13 %data_378_val_read, i9 374, i13 %data_379_val_read, i9 375, i13 %data_380_val_read, i9 376, i13 %data_381_val_read, i9 377, i13 %data_382_val_read, i9 378, i13 %data_383_val_read, i9 379, i13 %data_384_val_read, i9 380, i13 %data_385_val_read, i9 381, i13 %data_386_val_read, i9 382, i13 %data_387_val_read, i9 383, i13 %data_388_val_read, i9 384, i13 %data_389_val_read, i9 385, i13 %data_390_val_read, i9 386, i13 %data_391_val_read, i9 387, i13 %data_392_val_read, i9 388, i13 %data_393_val_read, i9 389, i13 %data_394_val_read, i9 390, i13 %data_395_val_read, i13 0, i9 %idx_read"   --->   Operation 132 'sparsemux' 'a_5' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.93ns)   --->   "%a_6 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_306_val_read, i9 301, i13 %data_307_val_read, i9 302, i13 %data_308_val_read, i9 303, i13 %data_309_val_read, i9 304, i13 %data_310_val_read, i9 305, i13 %data_311_val_read, i9 306, i13 %data_312_val_read, i9 307, i13 %data_313_val_read, i9 308, i13 %data_314_val_read, i9 309, i13 %data_315_val_read, i9 310, i13 %data_316_val_read, i9 311, i13 %data_317_val_read, i9 312, i13 %data_318_val_read, i9 313, i13 %data_319_val_read, i9 314, i13 %data_320_val_read, i9 315, i13 %data_321_val_read, i9 316, i13 %data_322_val_read, i9 317, i13 %data_323_val_read, i9 318, i13 %data_324_val_read, i9 319, i13 %data_325_val_read, i9 320, i13 %data_326_val_read, i9 321, i13 %data_327_val_read, i9 322, i13 %data_328_val_read, i9 323, i13 %data_329_val_read, i9 324, i13 %data_330_val_read, i9 325, i13 %data_331_val_read, i9 326, i13 %data_332_val_read, i9 327, i13 %data_333_val_read, i9 328, i13 %data_334_val_read, i9 329, i13 %data_335_val_read, i9 330, i13 %data_336_val_read, i9 331, i13 %data_337_val_read, i9 332, i13 %data_338_val_read, i9 333, i13 %data_339_val_read, i9 334, i13 %data_340_val_read, i9 335, i13 %data_341_val_read, i9 336, i13 %data_342_val_read, i9 337, i13 %data_343_val_read, i9 338, i13 %data_344_val_read, i9 339, i13 %data_345_val_read, i9 340, i13 %data_346_val_read, i9 341, i13 %data_347_val_read, i9 342, i13 %data_348_val_read, i9 343, i13 %data_349_val_read, i9 344, i13 %data_350_val_read, i9 345, i13 %data_351_val_read, i9 346, i13 %data_352_val_read, i9 347, i13 %data_353_val_read, i9 348, i13 %data_354_val_read, i9 349, i13 %data_355_val_read, i9 350, i13 %data_356_val_read, i9 351, i13 %data_357_val_read, i9 352, i13 %data_358_val_read, i9 353, i13 %data_359_val_read, i9 354, i13 %data_360_val_read, i9 355, i13 %data_361_val_read, i9 356, i13 %data_362_val_read, i9 357, i13 %data_363_val_read, i9 358, i13 %data_364_val_read, i9 359, i13 %data_365_val_read, i9 360, i13 %data_366_val_read, i9 361, i13 %data_367_val_read, i9 362, i13 %data_368_val_read, i9 363, i13 %data_369_val_read, i9 364, i13 %data_370_val_read, i9 365, i13 %data_371_val_read, i9 366, i13 %data_372_val_read, i9 367, i13 %data_373_val_read, i9 368, i13 %data_374_val_read, i9 369, i13 %data_375_val_read, i9 370, i13 %data_376_val_read, i9 371, i13 %data_377_val_read, i9 372, i13 %data_378_val_read, i9 373, i13 %data_379_val_read, i9 374, i13 %data_380_val_read, i9 375, i13 %data_381_val_read, i9 376, i13 %data_382_val_read, i9 377, i13 %data_383_val_read, i9 378, i13 %data_384_val_read, i9 379, i13 %data_385_val_read, i9 380, i13 %data_386_val_read, i9 381, i13 %data_387_val_read, i9 382, i13 %data_388_val_read, i9 383, i13 %data_389_val_read, i9 384, i13 %data_390_val_read, i9 385, i13 %data_391_val_read, i9 386, i13 %data_392_val_read, i9 387, i13 %data_393_val_read, i9 388, i13 %data_394_val_read, i9 389, i13 %data_395_val_read, i9 390, i13 %data_396_val_read, i13 0, i9 %idx_read"   --->   Operation 133 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.93ns)   --->   "%a_7 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_307_val_read, i9 301, i13 %data_308_val_read, i9 302, i13 %data_309_val_read, i9 303, i13 %data_310_val_read, i9 304, i13 %data_311_val_read, i9 305, i13 %data_312_val_read, i9 306, i13 %data_313_val_read, i9 307, i13 %data_314_val_read, i9 308, i13 %data_315_val_read, i9 309, i13 %data_316_val_read, i9 310, i13 %data_317_val_read, i9 311, i13 %data_318_val_read, i9 312, i13 %data_319_val_read, i9 313, i13 %data_320_val_read, i9 314, i13 %data_321_val_read, i9 315, i13 %data_322_val_read, i9 316, i13 %data_323_val_read, i9 317, i13 %data_324_val_read, i9 318, i13 %data_325_val_read, i9 319, i13 %data_326_val_read, i9 320, i13 %data_327_val_read, i9 321, i13 %data_328_val_read, i9 322, i13 %data_329_val_read, i9 323, i13 %data_330_val_read, i9 324, i13 %data_331_val_read, i9 325, i13 %data_332_val_read, i9 326, i13 %data_333_val_read, i9 327, i13 %data_334_val_read, i9 328, i13 %data_335_val_read, i9 329, i13 %data_336_val_read, i9 330, i13 %data_337_val_read, i9 331, i13 %data_338_val_read, i9 332, i13 %data_339_val_read, i9 333, i13 %data_340_val_read, i9 334, i13 %data_341_val_read, i9 335, i13 %data_342_val_read, i9 336, i13 %data_343_val_read, i9 337, i13 %data_344_val_read, i9 338, i13 %data_345_val_read, i9 339, i13 %data_346_val_read, i9 340, i13 %data_347_val_read, i9 341, i13 %data_348_val_read, i9 342, i13 %data_349_val_read, i9 343, i13 %data_350_val_read, i9 344, i13 %data_351_val_read, i9 345, i13 %data_352_val_read, i9 346, i13 %data_353_val_read, i9 347, i13 %data_354_val_read, i9 348, i13 %data_355_val_read, i9 349, i13 %data_356_val_read, i9 350, i13 %data_357_val_read, i9 351, i13 %data_358_val_read, i9 352, i13 %data_359_val_read, i9 353, i13 %data_360_val_read, i9 354, i13 %data_361_val_read, i9 355, i13 %data_362_val_read, i9 356, i13 %data_363_val_read, i9 357, i13 %data_364_val_read, i9 358, i13 %data_365_val_read, i9 359, i13 %data_366_val_read, i9 360, i13 %data_367_val_read, i9 361, i13 %data_368_val_read, i9 362, i13 %data_369_val_read, i9 363, i13 %data_370_val_read, i9 364, i13 %data_371_val_read, i9 365, i13 %data_372_val_read, i9 366, i13 %data_373_val_read, i9 367, i13 %data_374_val_read, i9 368, i13 %data_375_val_read, i9 369, i13 %data_376_val_read, i9 370, i13 %data_377_val_read, i9 371, i13 %data_378_val_read, i9 372, i13 %data_379_val_read, i9 373, i13 %data_380_val_read, i9 374, i13 %data_381_val_read, i9 375, i13 %data_382_val_read, i9 376, i13 %data_383_val_read, i9 377, i13 %data_384_val_read, i9 378, i13 %data_385_val_read, i9 379, i13 %data_386_val_read, i9 380, i13 %data_387_val_read, i9 381, i13 %data_388_val_read, i9 382, i13 %data_389_val_read, i9 383, i13 %data_390_val_read, i9 384, i13 %data_391_val_read, i9 385, i13 %data_392_val_read, i9 386, i13 %data_393_val_read, i9 387, i13 %data_394_val_read, i9 388, i13 %data_395_val_read, i9 389, i13 %data_396_val_read, i9 390, i13 %data_397_val_read, i13 0, i9 %idx_read"   --->   Operation 134 'sparsemux' 'a_7' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.93ns)   --->   "%a_8 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_308_val_read, i9 301, i13 %data_309_val_read, i9 302, i13 %data_310_val_read, i9 303, i13 %data_311_val_read, i9 304, i13 %data_312_val_read, i9 305, i13 %data_313_val_read, i9 306, i13 %data_314_val_read, i9 307, i13 %data_315_val_read, i9 308, i13 %data_316_val_read, i9 309, i13 %data_317_val_read, i9 310, i13 %data_318_val_read, i9 311, i13 %data_319_val_read, i9 312, i13 %data_320_val_read, i9 313, i13 %data_321_val_read, i9 314, i13 %data_322_val_read, i9 315, i13 %data_323_val_read, i9 316, i13 %data_324_val_read, i9 317, i13 %data_325_val_read, i9 318, i13 %data_326_val_read, i9 319, i13 %data_327_val_read, i9 320, i13 %data_328_val_read, i9 321, i13 %data_329_val_read, i9 322, i13 %data_330_val_read, i9 323, i13 %data_331_val_read, i9 324, i13 %data_332_val_read, i9 325, i13 %data_333_val_read, i9 326, i13 %data_334_val_read, i9 327, i13 %data_335_val_read, i9 328, i13 %data_336_val_read, i9 329, i13 %data_337_val_read, i9 330, i13 %data_338_val_read, i9 331, i13 %data_339_val_read, i9 332, i13 %data_340_val_read, i9 333, i13 %data_341_val_read, i9 334, i13 %data_342_val_read, i9 335, i13 %data_343_val_read, i9 336, i13 %data_344_val_read, i9 337, i13 %data_345_val_read, i9 338, i13 %data_346_val_read, i9 339, i13 %data_347_val_read, i9 340, i13 %data_348_val_read, i9 341, i13 %data_349_val_read, i9 342, i13 %data_350_val_read, i9 343, i13 %data_351_val_read, i9 344, i13 %data_352_val_read, i9 345, i13 %data_353_val_read, i9 346, i13 %data_354_val_read, i9 347, i13 %data_355_val_read, i9 348, i13 %data_356_val_read, i9 349, i13 %data_357_val_read, i9 350, i13 %data_358_val_read, i9 351, i13 %data_359_val_read, i9 352, i13 %data_360_val_read, i9 353, i13 %data_361_val_read, i9 354, i13 %data_362_val_read, i9 355, i13 %data_363_val_read, i9 356, i13 %data_364_val_read, i9 357, i13 %data_365_val_read, i9 358, i13 %data_366_val_read, i9 359, i13 %data_367_val_read, i9 360, i13 %data_368_val_read, i9 361, i13 %data_369_val_read, i9 362, i13 %data_370_val_read, i9 363, i13 %data_371_val_read, i9 364, i13 %data_372_val_read, i9 365, i13 %data_373_val_read, i9 366, i13 %data_374_val_read, i9 367, i13 %data_375_val_read, i9 368, i13 %data_376_val_read, i9 369, i13 %data_377_val_read, i9 370, i13 %data_378_val_read, i9 371, i13 %data_379_val_read, i9 372, i13 %data_380_val_read, i9 373, i13 %data_381_val_read, i9 374, i13 %data_382_val_read, i9 375, i13 %data_383_val_read, i9 376, i13 %data_384_val_read, i9 377, i13 %data_385_val_read, i9 378, i13 %data_386_val_read, i9 379, i13 %data_387_val_read, i9 380, i13 %data_388_val_read, i9 381, i13 %data_389_val_read, i9 382, i13 %data_390_val_read, i9 383, i13 %data_391_val_read, i9 384, i13 %data_392_val_read, i9 385, i13 %data_393_val_read, i9 386, i13 %data_394_val_read, i9 387, i13 %data_395_val_read, i9 388, i13 %data_396_val_read, i9 389, i13 %data_397_val_read, i9 390, i13 %data_398_val_read, i13 0, i9 %idx_read"   --->   Operation 135 'sparsemux' 'a_8' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.93ns)   --->   "%a_9 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.91i13.i13.i9, i9 300, i13 %data_309_val_read, i9 301, i13 %data_310_val_read, i9 302, i13 %data_311_val_read, i9 303, i13 %data_312_val_read, i9 304, i13 %data_313_val_read, i9 305, i13 %data_314_val_read, i9 306, i13 %data_315_val_read, i9 307, i13 %data_316_val_read, i9 308, i13 %data_317_val_read, i9 309, i13 %data_318_val_read, i9 310, i13 %data_319_val_read, i9 311, i13 %data_320_val_read, i9 312, i13 %data_321_val_read, i9 313, i13 %data_322_val_read, i9 314, i13 %data_323_val_read, i9 315, i13 %data_324_val_read, i9 316, i13 %data_325_val_read, i9 317, i13 %data_326_val_read, i9 318, i13 %data_327_val_read, i9 319, i13 %data_328_val_read, i9 320, i13 %data_329_val_read, i9 321, i13 %data_330_val_read, i9 322, i13 %data_331_val_read, i9 323, i13 %data_332_val_read, i9 324, i13 %data_333_val_read, i9 325, i13 %data_334_val_read, i9 326, i13 %data_335_val_read, i9 327, i13 %data_336_val_read, i9 328, i13 %data_337_val_read, i9 329, i13 %data_338_val_read, i9 330, i13 %data_339_val_read, i9 331, i13 %data_340_val_read, i9 332, i13 %data_341_val_read, i9 333, i13 %data_342_val_read, i9 334, i13 %data_343_val_read, i9 335, i13 %data_344_val_read, i9 336, i13 %data_345_val_read, i9 337, i13 %data_346_val_read, i9 338, i13 %data_347_val_read, i9 339, i13 %data_348_val_read, i9 340, i13 %data_349_val_read, i9 341, i13 %data_350_val_read, i9 342, i13 %data_351_val_read, i9 343, i13 %data_352_val_read, i9 344, i13 %data_353_val_read, i9 345, i13 %data_354_val_read, i9 346, i13 %data_355_val_read, i9 347, i13 %data_356_val_read, i9 348, i13 %data_357_val_read, i9 349, i13 %data_358_val_read, i9 350, i13 %data_359_val_read, i9 351, i13 %data_360_val_read, i9 352, i13 %data_361_val_read, i9 353, i13 %data_362_val_read, i9 354, i13 %data_363_val_read, i9 355, i13 %data_364_val_read, i9 356, i13 %data_365_val_read, i9 357, i13 %data_366_val_read, i9 358, i13 %data_367_val_read, i9 359, i13 %data_368_val_read, i9 360, i13 %data_369_val_read, i9 361, i13 %data_370_val_read, i9 362, i13 %data_371_val_read, i9 363, i13 %data_372_val_read, i9 364, i13 %data_373_val_read, i9 365, i13 %data_374_val_read, i9 366, i13 %data_375_val_read, i9 367, i13 %data_376_val_read, i9 368, i13 %data_377_val_read, i9 369, i13 %data_378_val_read, i9 370, i13 %data_379_val_read, i9 371, i13 %data_380_val_read, i9 372, i13 %data_381_val_read, i9 373, i13 %data_382_val_read, i9 374, i13 %data_383_val_read, i9 375, i13 %data_384_val_read, i9 376, i13 %data_385_val_read, i9 377, i13 %data_386_val_read, i9 378, i13 %data_387_val_read, i9 379, i13 %data_388_val_read, i9 380, i13 %data_389_val_read, i9 381, i13 %data_390_val_read, i9 382, i13 %data_391_val_read, i9 383, i13 %data_392_val_read, i9 384, i13 %data_393_val_read, i9 385, i13 %data_394_val_read, i9 386, i13 %data_395_val_read, i9 387, i13 %data_396_val_read, i9 388, i13 %data_397_val_read, i9 389, i13 %data_398_val_read, i9 390, i13 %data_399_val_read, i13 0, i9 %idx_read"   --->   Operation 136 'sparsemux' 'a_9' <Predicate = true> <Delay = 0.93> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i13 %weights_60_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21239 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_21239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_21240 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_21240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%tmp_21241 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_21241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_21239, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_21240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_21242 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_21242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%xor_ln42 = xor i1 %tmp_21242, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %tmp_21241, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.57ns)   --->   "%icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%tmp_21243 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitselect' 'tmp_21243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%xor_ln42_80 = xor i1 %tmp_21243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_1 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%or_ln42_1 = or i1 %tmp_21242, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'and' 'and_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_21242, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%or_ln42_60 = or i1 %and_ln42_3, i1 %and_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%xor_ln42_3 = xor i1 %or_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_2)   --->   "%and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'select' 'select_ln42_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %weights_61_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.89ns)   --->   "%mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21244 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_21244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_21245 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_21245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_21246 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_21246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = trunc i26 %mul_ln73_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'trunc' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_20, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%tmp_21247 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_21247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_3 = or i1 %tmp_21245, i1 %icmp_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_21246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1 = zext i1 %and_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_21248 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_21248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_8)   --->   "%xor_ln42_4 = xor i1 %tmp_21248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_8 = and i1 %tmp_21247, i1 %xor_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8068 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'partselect' 'tmp_8068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.57ns)   --->   "%icmp_ln42_5 = icmp_eq  i3 %tmp_8068, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'icmp' 'icmp_ln42_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_8069 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'partselect' 'tmp_8069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.70ns)   --->   "%icmp_ln42_6 = icmp_eq  i4 %tmp_8069, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln42_7 = icmp_eq  i4 %tmp_8069, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%tmp_21249 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_21249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%xor_ln42_81 = xor i1 %tmp_21249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_12)   --->   "%select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'and' 'and_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_5 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%or_ln42_4 = or i1 %tmp_21248, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'or' 'or_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_11)   --->   "%xor_ln42_6 = xor i1 %tmp_21244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_12 = and i1 %tmp_21248, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'and' 'and_ln42_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%or_ln42_61 = or i1 %and_ln42_10, i1 %and_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%xor_ln42_7 = xor i1 %or_ln42_61, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_5)   --->   "%and_ln42_13 = and i1 %tmp_21244, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_7)   --->   "%select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'select' 'select_ln42_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i13 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i13 %weights_62_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (1.89ns)   --->   "%mul_ln73_2 = mul i26 %sext_ln73_3, i26 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_21250 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'bitselect' 'tmp_21250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_21251 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'bitselect' 'tmp_21251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_21252 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'bitselect' 'tmp_21252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = trunc i26 %mul_ln73_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'trunc' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_21, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%tmp_21253 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_21253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_6 = or i1 %tmp_21251, i1 %icmp_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'or' 'or_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_21252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_2 = zext i1 %and_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_21254 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_21254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_15)   --->   "%xor_ln42_8 = xor i1 %tmp_21254, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_15 = and i1 %tmp_21253, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'and' 'and_ln42_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_8070 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'partselect' 'tmp_8070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.57ns)   --->   "%icmp_ln42_9 = icmp_eq  i3 %tmp_8070, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'icmp' 'icmp_ln42_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_8071 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'partselect' 'tmp_8071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_10 = icmp_eq  i4 %tmp_8071, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.70ns)   --->   "%icmp_ln42_11 = icmp_eq  i4 %tmp_8071, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%tmp_21255 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_21255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%xor_ln42_82 = xor i1 %tmp_21255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_19)   --->   "%select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'and' 'and_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_9 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%or_ln42_7 = or i1 %tmp_21254, i1 %xor_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'or' 'or_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_18)   --->   "%xor_ln42_10 = xor i1 %tmp_21250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_19 = and i1 %tmp_21254, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%or_ln42_62 = or i1 %and_ln42_17, i1 %and_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%xor_ln42_11 = xor i1 %or_ln42_62, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_8)   --->   "%and_ln42_20 = and i1 %tmp_21250, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_11)   --->   "%select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'or' 'or_ln42_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i13 %weights_63_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (1.89ns)   --->   "%mul_ln73_3 = mul i26 %sext_ln73_3, i26 %sext_ln73_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_21256 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_21256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_21257 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_21257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_21258 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_21258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = trunc i26 %mul_ln73_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'trunc' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_22, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'icmp' 'icmp_ln42_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%tmp_21259 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'bitselect' 'tmp_21259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_9 = or i1 %tmp_21257, i1 %icmp_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_21258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'and' 'and_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_3 = zext i1 %and_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21260 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_21260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_22)   --->   "%xor_ln42_12 = xor i1 %tmp_21260, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_22 = and i1 %tmp_21259, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_8072 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'tmp_8072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.57ns)   --->   "%icmp_ln42_13 = icmp_eq  i3 %tmp_8072, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'icmp' 'icmp_ln42_13' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_8073 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'partselect' 'tmp_8073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.70ns)   --->   "%icmp_ln42_14 = icmp_eq  i4 %tmp_8073, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'icmp' 'icmp_ln42_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_15 = icmp_eq  i4 %tmp_8073, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%tmp_21261 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'bitselect' 'tmp_21261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%xor_ln42_83 = xor i1 %tmp_21261, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_26)   --->   "%select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'and' 'and_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_13 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%or_ln42_10 = or i1 %tmp_21260, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_25)   --->   "%xor_ln42_14 = xor i1 %tmp_21256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_26 = and i1 %tmp_21260, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'and' 'and_ln42_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%or_ln42_63 = or i1 %and_ln42_24, i1 %and_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%xor_ln42_15 = xor i1 %or_ln42_63, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_11)   --->   "%and_ln42_27 = and i1 %tmp_21256, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_15)   --->   "%select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'select' 'select_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'or' 'or_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'select' 'select_ln42_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i13 %a_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i13 %weights_64_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.89ns)   --->   "%mul_ln73_4 = mul i26 %sext_ln73_6, i26 %sext_ln73_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_21262 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_21262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_21263 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_21263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_21264 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_21264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i26 %mul_ln73_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'trunc' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.70ns)   --->   "%icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_23, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'icmp' 'icmp_ln42_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%tmp_21265 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'bitselect' 'tmp_21265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%or_ln42_12 = or i1 %tmp_21263, i1 %icmp_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'or' 'or_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_21264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%zext_ln42_4 = zext i1 %and_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_21266 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_21266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_29)   --->   "%xor_ln42_16 = xor i1 %tmp_21266, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_29 = and i1 %tmp_21265, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_8074 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'partselect' 'tmp_8074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.57ns)   --->   "%icmp_ln42_17 = icmp_eq  i3 %tmp_8074, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_17' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8075 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'partselect' 'tmp_8075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_18 = icmp_eq  i4 %tmp_8075, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.70ns)   --->   "%icmp_ln42_19 = icmp_eq  i4 %tmp_8075, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'icmp' 'icmp_ln42_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%tmp_21267 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_21267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%xor_ln42_84 = xor i1 %tmp_21267, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'and' 'and_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_33)   --->   "%select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'and' 'and_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_17 = xor i1 %select_ln42_16, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%or_ln42_13 = or i1 %tmp_21266, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'or' 'or_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_32)   --->   "%xor_ln42_18 = xor i1 %tmp_21262, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_33 = and i1 %tmp_21266, i1 %select_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%or_ln42_64 = or i1 %and_ln42_31, i1 %and_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%xor_ln42_19 = xor i1 %or_ln42_64, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_14)   --->   "%and_ln42_34 = and i1 %tmp_21262, i1 %xor_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_19)   --->   "%select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'select' 'select_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'or' 'or_ln42_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'select' 'select_ln42_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i13 %weights_65_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (1.89ns)   --->   "%mul_ln73_5 = mul i26 %sext_ln73_6, i26 %sext_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_21268 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_21268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_21269 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_21269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_21270 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_21270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'icmp' 'icmp_ln42_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%tmp_21271 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'bitselect' 'tmp_21271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%or_ln42_15 = or i1 %tmp_21269, i1 %icmp_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_21270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%zext_ln42_5 = zext i1 %and_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_21272 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'bitselect' 'tmp_21272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_36)   --->   "%xor_ln42_20 = xor i1 %tmp_21272, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'xor' 'xor_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_36 = and i1 %tmp_21271, i1 %xor_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'and' 'and_ln42_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8076 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_8076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.57ns)   --->   "%icmp_ln42_21 = icmp_eq  i3 %tmp_8076, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_8077 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'partselect' 'tmp_8077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_22 = icmp_eq  i4 %tmp_8077, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_23 = icmp_eq  i4 %tmp_8077, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'select' 'select_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%tmp_21273 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'bitselect' 'tmp_21273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%xor_ln42_85 = xor i1 %tmp_21273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'and' 'and_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_40)   --->   "%select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'select' 'select_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_21 = xor i1 %select_ln42_20, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'xor' 'xor_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%or_ln42_16 = or i1 %tmp_21272, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_39)   --->   "%xor_ln42_22 = xor i1 %tmp_21268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'xor' 'xor_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_40 = and i1 %tmp_21272, i1 %select_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'and' 'and_ln42_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%or_ln42_65 = or i1 %and_ln42_38, i1 %and_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%xor_ln42_23 = xor i1 %or_ln42_65, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_17)   --->   "%and_ln42_41 = and i1 %tmp_21268, i1 %xor_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_23)   --->   "%select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'select' 'select_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'or' 'or_ln42_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'select' 'select_ln42_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i13 %weights_66_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (1.89ns)   --->   "%mul_ln73_6 = mul i26 %sext_ln73_9, i26 %sext_ln73_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21274 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_21274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_21275 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_21275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_21276 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitselect' 'tmp_21276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%tmp_21277 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_21277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%or_ln42_18 = or i1 %tmp_21275, i1 %icmp_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'or' 'or_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_21276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%zext_ln42_6 = zext i1 %and_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_21278 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'bitselect' 'tmp_21278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_43)   --->   "%xor_ln42_24 = xor i1 %tmp_21278, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'xor' 'xor_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_43 = and i1 %tmp_21277, i1 %xor_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'and' 'and_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_8078 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'partselect' 'tmp_8078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.57ns)   --->   "%icmp_ln42_25 = icmp_eq  i3 %tmp_8078, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'icmp' 'icmp_ln42_25' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_8079 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'tmp_8079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_26 = icmp_eq  i4 %tmp_8079, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.70ns)   --->   "%icmp_ln42_27 = icmp_eq  i4 %tmp_8079, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'icmp' 'icmp_ln42_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'select' 'select_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%tmp_21279 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_21279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%xor_ln42_86 = xor i1 %tmp_21279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'and' 'and_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_47)   --->   "%select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'select' 'select_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'and' 'and_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_25 = xor i1 %select_ln42_24, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'xor' 'xor_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%or_ln42_19 = or i1 %tmp_21278, i1 %xor_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'or' 'or_ln42_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_46)   --->   "%xor_ln42_26 = xor i1 %tmp_21274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_47 = and i1 %tmp_21278, i1 %select_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%or_ln42_66 = or i1 %and_ln42_45, i1 %and_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%xor_ln42_27 = xor i1 %or_ln42_66, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'xor' 'xor_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_20)   --->   "%and_ln42_48 = and i1 %tmp_21274, i1 %xor_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'and' 'and_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_27)   --->   "%select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'select' 'select_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'or' 'or_ln42_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'select' 'select_ln42_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i13 %weights_67_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (1.89ns)   --->   "%mul_ln73_7 = mul i26 %sext_ln73_9, i26 %sext_ln73_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_21280 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_21280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_21281 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_21281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_21282 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_21282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%tmp_21283 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'bitselect' 'tmp_21283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%or_ln42_21 = or i1 %tmp_21281, i1 %icmp_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'or' 'or_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_21282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%zext_ln42_7 = zext i1 %and_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_21284 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'bitselect' 'tmp_21284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_50)   --->   "%xor_ln42_28 = xor i1 %tmp_21284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'xor' 'xor_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_50 = and i1 %tmp_21283, i1 %xor_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_8080 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'partselect' 'tmp_8080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.57ns)   --->   "%icmp_ln42_29 = icmp_eq  i3 %tmp_8080, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_29' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_8081 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'partselect' 'tmp_8081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_30 = icmp_eq  i4 %tmp_8081, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.70ns)   --->   "%icmp_ln42_31 = icmp_eq  i4 %tmp_8081, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'icmp' 'icmp_ln42_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'select' 'select_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%tmp_21285 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'bitselect' 'tmp_21285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%xor_ln42_87 = xor i1 %tmp_21285, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'and' 'and_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_54)   --->   "%select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'select' 'select_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_29 = xor i1 %select_ln42_28, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'xor' 'xor_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%or_ln42_22 = or i1 %tmp_21284, i1 %xor_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_53)   --->   "%xor_ln42_30 = xor i1 %tmp_21280, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_54 = and i1 %tmp_21284, i1 %select_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%or_ln42_67 = or i1 %and_ln42_52, i1 %and_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%xor_ln42_31 = xor i1 %or_ln42_67, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_23)   --->   "%and_ln42_55 = and i1 %tmp_21280, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_31)   --->   "%select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'or' 'or_ln42_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i13 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i13 %weights_68_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.89ns)   --->   "%mul_ln73_8 = mul i26 %sext_ln73_12, i26 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_21286 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_21286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_21287 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_21287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_21288 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'bitselect' 'tmp_21288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.70ns)   --->   "%icmp_ln42_32 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'icmp' 'icmp_ln42_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%tmp_21289 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'bitselect' 'tmp_21289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_24 = or i1 %tmp_21287, i1 %icmp_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'or' 'or_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_56 = and i1 %or_ln42_24, i1 %tmp_21288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_8 = zext i1 %and_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_21290 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_21290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_57)   --->   "%xor_ln42_32 = xor i1 %tmp_21290, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_57 = and i1 %tmp_21289, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_8082 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'partselect' 'tmp_8082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.57ns)   --->   "%icmp_ln42_33 = icmp_eq  i3 %tmp_8082, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'icmp' 'icmp_ln42_33' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_8083 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_8083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_34 = icmp_eq  i4 %tmp_8083, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%icmp_ln42_35 = icmp_eq  i4 %tmp_8083, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'icmp' 'icmp_ln42_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%tmp_21291 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_21291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%xor_ln42_88 = xor i1 %tmp_21291, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'and' 'and_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_61)   --->   "%select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_33 = xor i1 %select_ln42_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%or_ln42_25 = or i1 %tmp_21290, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'or' 'or_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_34 = xor i1 %tmp_21286, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_60 = and i1 %or_ln42_25, i1 %xor_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_61 = and i1 %tmp_21290, i1 %select_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%or_ln42_68 = or i1 %and_ln42_59, i1 %and_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%xor_ln42_35 = xor i1 %or_ln42_68, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_26)   --->   "%and_ln42_62 = and i1 %tmp_21286, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'and' 'and_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_35)   --->   "%select_ln42_34 = select i1 %and_ln42_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_26 = or i1 %and_ln42_60, i1 %and_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'or' 'or_ln42_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_35 = select i1 %or_ln42_26, i13 %select_ln42_34, i13 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'select' 'select_ln42_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i13 %weights_69_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.89ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln73_12, i26 %sext_ln73_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_21292 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_21292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_21293 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_21293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_21294 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_21294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.70ns)   --->   "%icmp_ln42_36 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'icmp' 'icmp_ln42_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%tmp_21295 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_21295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_27 = or i1 %tmp_21293, i1 %icmp_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'or' 'or_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_63 = and i1 %or_ln42_27, i1 %tmp_21294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_9 = zext i1 %and_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_21296 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitselect' 'tmp_21296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_64)   --->   "%xor_ln42_36 = xor i1 %tmp_21296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_64 = and i1 %tmp_21295, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'and' 'and_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_8084 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'partselect' 'tmp_8084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.57ns)   --->   "%icmp_ln42_37 = icmp_eq  i3 %tmp_8084, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'icmp' 'icmp_ln42_37' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_8085 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'partselect' 'tmp_8085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_38 = icmp_eq  i4 %tmp_8085, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_39 = icmp_eq  i4 %tmp_8085, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%tmp_21297 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'bitselect' 'tmp_21297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%xor_ln42_89 = xor i1 %tmp_21297, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_68)   --->   "%select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_37 = xor i1 %select_ln42_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%or_ln42_28 = or i1 %tmp_21296, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_38 = xor i1 %tmp_21292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_67 = and i1 %or_ln42_28, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_68 = and i1 %tmp_21296, i1 %select_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%or_ln42_69 = or i1 %and_ln42_66, i1 %and_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%xor_ln42_39 = xor i1 %or_ln42_69, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_29)   --->   "%and_ln42_69 = and i1 %tmp_21292, i1 %xor_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_39)   --->   "%select_ln42_38 = select i1 %and_ln42_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_29 = or i1 %and_ln42_67, i1 %and_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'or' 'or_ln42_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_39 = select i1 %or_ln42_29, i13 %select_ln42_38, i13 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'select' 'select_ln42_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i13 %a_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i13 %weights_70_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (1.89ns)   --->   "%mul_ln73_10 = mul i26 %sext_ln73_15, i26 %sext_ln73_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_21298 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_21298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_21299 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'bitselect' 'tmp_21299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_21300 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'bitselect' 'tmp_21300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i26 %mul_ln73_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'trunc' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_40 = icmp_ne  i8 %trunc_ln42_29, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%tmp_21301 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'bitselect' 'tmp_21301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_30 = or i1 %tmp_21299, i1 %icmp_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'or' 'or_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_70 = and i1 %or_ln42_30, i1 %tmp_21300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_10 = zext i1 %and_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_21302 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'bitselect' 'tmp_21302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_71)   --->   "%xor_ln42_40 = xor i1 %tmp_21302, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_71 = and i1 %tmp_21301, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'and' 'and_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_8086 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'partselect' 'tmp_8086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.57ns)   --->   "%icmp_ln42_41 = icmp_eq  i3 %tmp_8086, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'icmp' 'icmp_ln42_41' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_8087 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'partselect' 'tmp_8087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.70ns)   --->   "%icmp_ln42_42 = icmp_eq  i4 %tmp_8087, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'icmp' 'icmp_ln42_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.70ns)   --->   "%icmp_ln42_43 = icmp_eq  i4 %tmp_8087, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'icmp' 'icmp_ln42_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%tmp_21303 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_21303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%xor_ln42_90 = xor i1 %tmp_21303, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'and' 'and_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_75)   --->   "%select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_41 = xor i1 %select_ln42_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%or_ln42_31 = or i1 %tmp_21302, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_42 = xor i1 %tmp_21298, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_74 = and i1 %or_ln42_31, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'and' 'and_ln42_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_75 = and i1 %tmp_21302, i1 %select_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'and' 'and_ln42_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%or_ln42_70 = or i1 %and_ln42_73, i1 %and_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%xor_ln42_43 = xor i1 %or_ln42_70, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_32)   --->   "%and_ln42_76 = and i1 %tmp_21298, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_43)   --->   "%select_ln42_42 = select i1 %and_ln42_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_32 = or i1 %and_ln42_74, i1 %and_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'or' 'or_ln42_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_43 = select i1 %or_ln42_32, i13 %select_ln42_42, i13 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'select' 'select_ln42_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i13 %weights_71_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (1.89ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln73_15, i26 %sext_ln73_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_21304 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_21304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_21305 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'bitselect' 'tmp_21305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_21306 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'bitselect' 'tmp_21306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i26 %mul_ln73_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'trunc' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln42_44 = icmp_ne  i8 %trunc_ln42_30, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'icmp' 'icmp_ln42_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%tmp_21307 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_21307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_33 = or i1 %tmp_21305, i1 %icmp_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_77 = and i1 %or_ln42_33, i1 %tmp_21306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_11 = zext i1 %and_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_11 = add i13 %trunc_ln42_10, i13 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_21308 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'bitselect' 'tmp_21308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_78)   --->   "%xor_ln42_44 = xor i1 %tmp_21308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_78 = and i1 %tmp_21307, i1 %xor_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_8088 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'partselect' 'tmp_8088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.57ns)   --->   "%icmp_ln42_45 = icmp_eq  i3 %tmp_8088, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'icmp' 'icmp_ln42_45' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_8089 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'partselect' 'tmp_8089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.70ns)   --->   "%icmp_ln42_46 = icmp_eq  i4 %tmp_8089, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'icmp' 'icmp_ln42_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.70ns)   --->   "%icmp_ln42_47 = icmp_eq  i4 %tmp_8089, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'icmp' 'icmp_ln42_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%tmp_21309 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_21309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%xor_ln42_91 = xor i1 %tmp_21309, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'and' 'and_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_82)   --->   "%select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'and' 'and_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_45 = xor i1 %select_ln42_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%or_ln42_34 = or i1 %tmp_21308, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'or' 'or_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_46 = xor i1 %tmp_21304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_81 = and i1 %or_ln42_34, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'and' 'and_ln42_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_82 = and i1 %tmp_21308, i1 %select_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%or_ln42_71 = or i1 %and_ln42_80, i1 %and_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%xor_ln42_47 = xor i1 %or_ln42_71, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_35)   --->   "%and_ln42_83 = and i1 %tmp_21304, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'and' 'and_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_47)   --->   "%select_ln42_46 = select i1 %and_ln42_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_35 = or i1 %and_ln42_81, i1 %and_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'or' 'or_ln42_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_47 = select i1 %or_ln42_35, i13 %select_ln42_46, i13 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'select' 'select_ln42_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %a_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_72_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73_18, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21310 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'bitselect' 'tmp_21310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_21311 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'bitselect' 'tmp_21311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_21312 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_21312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'trunc' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.70ns)   --->   "%icmp_ln42_48 = icmp_ne  i8 %trunc_ln42_31, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%tmp_21313 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'bitselect' 'tmp_21313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_36 = or i1 %tmp_21311, i1 %icmp_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_84 = and i1 %or_ln42_36, i1 %tmp_21312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_11, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_21314 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_21314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_85)   --->   "%xor_ln42_48 = xor i1 %tmp_21314, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_85 = and i1 %tmp_21313, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_8090 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'partselect' 'tmp_8090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.57ns)   --->   "%icmp_ln42_49 = icmp_eq  i3 %tmp_8090, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_8091 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'partselect' 'tmp_8091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_8091, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_eq  i4 %tmp_8091, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_85, i1 %icmp_ln42_50, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%tmp_21315 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_21315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%xor_ln42_92 = xor i1 %tmp_21315, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%and_ln42_86 = and i1 %icmp_ln42_49, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_89)   --->   "%select_ln42_49 = select i1 %and_ln42_85, i1 %and_ln42_86, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_87 = and i1 %and_ln42_85, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_49 = xor i1 %select_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%or_ln42_37 = or i1 %tmp_21314, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_50 = xor i1 %tmp_21310, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %or_ln42_37, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_89 = and i1 %tmp_21314, i1 %select_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%or_ln42_72 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%xor_ln42_51 = xor i1 %or_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_38)   --->   "%and_ln42_90 = and i1 %tmp_21310, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_51)   --->   "%select_ln42_50 = select i1 %and_ln42_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_38 = or i1 %and_ln42_88, i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_51 = select i1 %or_ln42_38, i13 %select_ln42_50, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %weights_73_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_18, i26 %sext_ln73_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_21316 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'bitselect' 'tmp_21316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_12 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_21317 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'bitselect' 'tmp_21317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_21318 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'bitselect' 'tmp_21318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'trunc' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.70ns)   --->   "%icmp_ln42_52 = icmp_ne  i8 %trunc_ln42_32, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%tmp_21319 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_21319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_39 = or i1 %tmp_21317, i1 %icmp_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_91 = and i1 %or_ln42_39, i1 %tmp_21318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_12, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_21320 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'bitselect' 'tmp_21320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_92)   --->   "%xor_ln42_52 = xor i1 %tmp_21320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_92 = and i1 %tmp_21319, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_8092 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'partselect' 'tmp_8092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.57ns)   --->   "%icmp_ln42_53 = icmp_eq  i3 %tmp_8092, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_8093 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'partselect' 'tmp_8093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_8093, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_eq  i4 %tmp_8093, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_92, i1 %icmp_ln42_54, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%tmp_21321 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'bitselect' 'tmp_21321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%xor_ln42_93 = xor i1 %tmp_21321, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%and_ln42_93 = and i1 %icmp_ln42_53, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_96)   --->   "%select_ln42_53 = select i1 %and_ln42_92, i1 %and_ln42_93, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_94 = and i1 %and_ln42_92, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_53 = xor i1 %select_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%or_ln42_40 = or i1 %tmp_21320, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_54 = xor i1 %tmp_21316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %or_ln42_40, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_96 = and i1 %tmp_21320, i1 %select_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%or_ln42_73 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%xor_ln42_55 = xor i1 %or_ln42_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_41)   --->   "%and_ln42_97 = and i1 %tmp_21316, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_55)   --->   "%select_ln42_54 = select i1 %and_ln42_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_41 = or i1 %and_ln42_95, i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_55 = select i1 %or_ln42_41, i13 %select_ln42_54, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %a_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_74_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_21, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_21322 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'bitselect' 'tmp_21322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_13 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_21323 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_21323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_21324 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_21324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'trunc' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln42_56 = icmp_ne  i8 %trunc_ln42_33, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%tmp_21325 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'bitselect' 'tmp_21325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_42 = or i1 %tmp_21323, i1 %icmp_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_98 = and i1 %or_ln42_42, i1 %tmp_21324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_13, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_21326 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_21326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_99)   --->   "%xor_ln42_56 = xor i1 %tmp_21326, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_99 = and i1 %tmp_21325, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_8094 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'partselect' 'tmp_8094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.57ns)   --->   "%icmp_ln42_57 = icmp_eq  i3 %tmp_8094, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_8095 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'partselect' 'tmp_8095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_8095, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_eq  i4 %tmp_8095, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_99, i1 %icmp_ln42_58, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%tmp_21327 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'bitselect' 'tmp_21327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%xor_ln42_94 = xor i1 %tmp_21327, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%and_ln42_100 = and i1 %icmp_ln42_57, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_103)   --->   "%select_ln42_57 = select i1 %and_ln42_99, i1 %and_ln42_100, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_101 = and i1 %and_ln42_99, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_57 = xor i1 %select_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%or_ln42_43 = or i1 %tmp_21326, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_58 = xor i1 %tmp_21322, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %or_ln42_43, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_103 = and i1 %tmp_21326, i1 %select_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%or_ln42_74 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%xor_ln42_59 = xor i1 %or_ln42_74, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_44)   --->   "%and_ln42_104 = and i1 %tmp_21322, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_59)   --->   "%select_ln42_58 = select i1 %and_ln42_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_44 = or i1 %and_ln42_102, i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_59 = select i1 %or_ln42_44, i13 %select_ln42_58, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i13 %weights_75_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73_21, i26 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_21328 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_21328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_21329 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'bitselect' 'tmp_21329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_21330 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'bitselect' 'tmp_21330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln42_34 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'trunc' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.70ns)   --->   "%icmp_ln42_60 = icmp_ne  i8 %trunc_ln42_34, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%tmp_21331 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'bitselect' 'tmp_21331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_45 = or i1 %tmp_21329, i1 %icmp_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_105 = and i1 %or_ln42_45, i1 %tmp_21330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_14, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_21332 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'bitselect' 'tmp_21332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_106)   --->   "%xor_ln42_60 = xor i1 %tmp_21332, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_106 = and i1 %tmp_21331, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_8096 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'partselect' 'tmp_8096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.57ns)   --->   "%icmp_ln42_61 = icmp_eq  i3 %tmp_8096, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_8097 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'partselect' 'tmp_8097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_8097, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.70ns)   --->   "%icmp_ln42_63 = icmp_eq  i4 %tmp_8097, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_106, i1 %icmp_ln42_62, i1 %icmp_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%tmp_21333 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_21333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%xor_ln42_95 = xor i1 %tmp_21333, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%and_ln42_107 = and i1 %icmp_ln42_61, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_110)   --->   "%select_ln42_61 = select i1 %and_ln42_106, i1 %and_ln42_107, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_108 = and i1 %and_ln42_106, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_61 = xor i1 %select_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%or_ln42_46 = or i1 %tmp_21332, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_62 = xor i1 %tmp_21328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %or_ln42_46, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_110 = and i1 %tmp_21332, i1 %select_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%or_ln42_75 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%xor_ln42_63 = xor i1 %or_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_47)   --->   "%and_ln42_111 = and i1 %tmp_21328, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_63)   --->   "%select_ln42_62 = select i1 %and_ln42_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_47 = or i1 %and_ln42_109, i1 %and_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_63 = select i1 %or_ln42_47, i13 %select_ln42_62, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i13 %a_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i13 %weights_76_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (1.89ns)   --->   "%mul_ln73_16 = mul i26 %sext_ln73_24, i26 %sext_ln73_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_21334 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'bitselect' 'tmp_21334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%trunc_ln42_15 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_16, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_21335 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'bitselect' 'tmp_21335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_21336 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'bitselect' 'tmp_21336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i26 %mul_ln73_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'trunc' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.70ns)   --->   "%icmp_ln42_64 = icmp_ne  i8 %trunc_ln42_35, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'icmp' 'icmp_ln42_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_113)   --->   "%tmp_21337 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'bitselect' 'tmp_21337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%or_ln42_48 = or i1 %tmp_21335, i1 %icmp_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%and_ln42_112 = and i1 %or_ln42_48, i1 %tmp_21336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%zext_ln42_16 = zext i1 %and_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_16 = add i13 %trunc_ln42_15, i13 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_21338 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'bitselect' 'tmp_21338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_113)   --->   "%xor_ln42_64 = xor i1 %tmp_21338, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_113 = and i1 %tmp_21337, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'and' 'and_ln42_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_8098 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_16, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'partselect' 'tmp_8098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.57ns)   --->   "%icmp_ln42_65 = icmp_eq  i3 %tmp_8098, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'icmp' 'icmp_ln42_65' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_8099 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_16, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'partselect' 'tmp_8099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_66 = icmp_eq  i4 %tmp_8099, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.70ns)   --->   "%icmp_ln42_67 = icmp_eq  i4 %tmp_8099, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'icmp' 'icmp_ln42_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%select_ln42_64 = select i1 %and_ln42_113, i1 %icmp_ln42_66, i1 %icmp_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'select' 'select_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%tmp_21339 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'bitselect' 'tmp_21339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%xor_ln42_96 = xor i1 %tmp_21339, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%and_ln42_114 = and i1 %icmp_ln42_65, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'and' 'and_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_117)   --->   "%select_ln42_65 = select i1 %and_ln42_113, i1 %and_ln42_114, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'select' 'select_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%and_ln42_115 = and i1 %and_ln42_113, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'and' 'and_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%xor_ln42_65 = xor i1 %select_ln42_64, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%or_ln42_49 = or i1 %tmp_21338, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%xor_ln42_66 = xor i1 %tmp_21334, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_116 = and i1 %or_ln42_49, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'and' 'and_ln42_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_117 = and i1 %tmp_21338, i1 %select_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'and' 'and_ln42_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%or_ln42_76 = or i1 %and_ln42_115, i1 %and_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%xor_ln42_67 = xor i1 %or_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_50)   --->   "%and_ln42_118 = and i1 %tmp_21334, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'and' 'and_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_67)   --->   "%select_ln42_66 = select i1 %and_ln42_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'select' 'select_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_50 = or i1 %and_ln42_116, i1 %and_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_67 = select i1 %or_ln42_50, i13 %select_ln42_66, i13 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i13 %weights_77_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (1.89ns)   --->   "%mul_ln73_17 = mul i26 %sext_ln73_24, i26 %sext_ln73_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_21340 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'bitselect' 'tmp_21340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%trunc_ln42_16 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_17, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_21341 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'bitselect' 'tmp_21341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_21342 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'bitselect' 'tmp_21342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i26 %mul_ln73_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'trunc' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.70ns)   --->   "%icmp_ln42_68 = icmp_ne  i8 %trunc_ln42_36, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'icmp' 'icmp_ln42_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_120)   --->   "%tmp_21343 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'bitselect' 'tmp_21343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%or_ln42_51 = or i1 %tmp_21341, i1 %icmp_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%and_ln42_119 = and i1 %or_ln42_51, i1 %tmp_21342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'and' 'and_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%zext_ln42_17 = zext i1 %and_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_17 = add i13 %trunc_ln42_16, i13 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_21344 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'bitselect' 'tmp_21344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_120)   --->   "%xor_ln42_68 = xor i1 %tmp_21344, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_120 = and i1 %tmp_21343, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8100 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_17, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'partselect' 'tmp_8100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.57ns)   --->   "%icmp_ln42_69 = icmp_eq  i3 %tmp_8100, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'icmp' 'icmp_ln42_69' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_8101 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_17, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'partselect' 'tmp_8101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%icmp_ln42_70 = icmp_eq  i4 %tmp_8101, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'icmp' 'icmp_ln42_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln42_71 = icmp_eq  i4 %tmp_8101, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'icmp' 'icmp_ln42_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%select_ln42_68 = select i1 %and_ln42_120, i1 %icmp_ln42_70, i1 %icmp_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'select' 'select_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%tmp_21345 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'bitselect' 'tmp_21345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%xor_ln42_97 = xor i1 %tmp_21345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%and_ln42_121 = and i1 %icmp_ln42_69, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'and' 'and_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_124)   --->   "%select_ln42_69 = select i1 %and_ln42_120, i1 %and_ln42_121, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%and_ln42_122 = and i1 %and_ln42_120, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%xor_ln42_69 = xor i1 %select_ln42_68, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%or_ln42_52 = or i1 %tmp_21344, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%xor_ln42_70 = xor i1 %tmp_21340, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_123 = and i1 %or_ln42_52, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'and' 'and_ln42_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_124 = and i1 %tmp_21344, i1 %select_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'and' 'and_ln42_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%or_ln42_77 = or i1 %and_ln42_122, i1 %and_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%xor_ln42_71 = xor i1 %or_ln42_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_53)   --->   "%and_ln42_125 = and i1 %tmp_21340, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'and' 'and_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_71)   --->   "%select_ln42_70 = select i1 %and_ln42_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'select' 'select_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_53 = or i1 %and_ln42_123, i1 %and_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_71 = select i1 %or_ln42_53, i13 %select_ln42_70, i13 %add_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_71' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i13 %a_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i13 %weights_78_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (1.89ns)   --->   "%mul_ln73_18 = mul i26 %sext_ln73_27, i26 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_21346 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'bitselect' 'tmp_21346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_17 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_18, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_21347 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'bitselect' 'tmp_21347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_21348 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'bitselect' 'tmp_21348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i26 %mul_ln73_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'trunc' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.70ns)   --->   "%icmp_ln42_72 = icmp_ne  i8 %trunc_ln42_37, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'icmp' 'icmp_ln42_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_127)   --->   "%tmp_21349 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'bitselect' 'tmp_21349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_54 = or i1 %tmp_21347, i1 %icmp_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_126 = and i1 %or_ln42_54, i1 %tmp_21348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'and' 'and_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_18 = zext i1 %and_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_18 = add i13 %trunc_ln42_17, i13 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_21350 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'bitselect' 'tmp_21350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_127)   --->   "%xor_ln42_72 = xor i1 %tmp_21350, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_127 = and i1 %tmp_21349, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_8102 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_18, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'partselect' 'tmp_8102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.57ns)   --->   "%icmp_ln42_73 = icmp_eq  i3 %tmp_8102, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'icmp' 'icmp_ln42_73' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_8103 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_18, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'partselect' 'tmp_8103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.70ns)   --->   "%icmp_ln42_74 = icmp_eq  i4 %tmp_8103, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'icmp' 'icmp_ln42_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.70ns)   --->   "%icmp_ln42_75 = icmp_eq  i4 %tmp_8103, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'icmp' 'icmp_ln42_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%select_ln42_72 = select i1 %and_ln42_127, i1 %icmp_ln42_74, i1 %icmp_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%tmp_21351 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'bitselect' 'tmp_21351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%xor_ln42_98 = xor i1 %tmp_21351, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%and_ln42_128 = and i1 %icmp_ln42_73, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'and' 'and_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_131)   --->   "%select_ln42_73 = select i1 %and_ln42_127, i1 %and_ln42_128, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%and_ln42_129 = and i1 %and_ln42_127, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'and' 'and_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_73 = xor i1 %select_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%or_ln42_55 = or i1 %tmp_21350, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_74 = xor i1 %tmp_21346, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_130 = and i1 %or_ln42_55, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'and' 'and_ln42_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_131 = and i1 %tmp_21350, i1 %select_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'and' 'and_ln42_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%or_ln42_78 = or i1 %and_ln42_129, i1 %and_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%xor_ln42_75 = xor i1 %or_ln42_78, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_56)   --->   "%and_ln42_132 = and i1 %tmp_21346, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'and' 'and_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_75)   --->   "%select_ln42_74 = select i1 %and_ln42_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_56 = or i1 %and_ln42_130, i1 %and_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_75 = select i1 %or_ln42_56, i13 %select_ln42_74, i13 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'select' 'select_ln42_75' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i13 %weights_79_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (1.89ns)   --->   "%mul_ln73_19 = mul i26 %sext_ln73_27, i26 %sext_ln73_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_21352 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'bitselect' 'tmp_21352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_18 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_19, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_21353 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'bitselect' 'tmp_21353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_21354 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'bitselect' 'tmp_21354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i26 %mul_ln73_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'trunc' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.70ns)   --->   "%icmp_ln42_76 = icmp_ne  i8 %trunc_ln42_38, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'icmp' 'icmp_ln42_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_134)   --->   "%tmp_21355 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'bitselect' 'tmp_21355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_57 = or i1 %tmp_21353, i1 %icmp_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_133 = and i1 %or_ln42_57, i1 %tmp_21354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'and' 'and_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_19 = zext i1 %and_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_19 = add i13 %trunc_ln42_18, i13 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_21356 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'bitselect' 'tmp_21356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_134)   --->   "%xor_ln42_76 = xor i1 %tmp_21356, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_134 = and i1 %tmp_21355, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_8104 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_19, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'tmp_8104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.57ns)   --->   "%icmp_ln42_77 = icmp_eq  i3 %tmp_8104, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'icmp' 'icmp_ln42_77' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8105 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_19, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'partselect' 'tmp_8105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.70ns)   --->   "%icmp_ln42_78 = icmp_eq  i4 %tmp_8105, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'icmp' 'icmp_ln42_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.70ns)   --->   "%icmp_ln42_79 = icmp_eq  i4 %tmp_8105, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'icmp' 'icmp_ln42_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%select_ln42_76 = select i1 %and_ln42_134, i1 %icmp_ln42_78, i1 %icmp_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'select' 'select_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%tmp_21357 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'bitselect' 'tmp_21357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%xor_ln42_99 = xor i1 %tmp_21357, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%and_ln42_135 = and i1 %icmp_ln42_77, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'and' 'and_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_138)   --->   "%select_ln42_77 = select i1 %and_ln42_134, i1 %and_ln42_135, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%and_ln42_136 = and i1 %and_ln42_134, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_77 = xor i1 %select_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%or_ln42_58 = or i1 %tmp_21356, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_78 = xor i1 %tmp_21352, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_137 = and i1 %or_ln42_58, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'and' 'and_ln42_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_138 = and i1 %tmp_21356, i1 %select_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'and' 'and_ln42_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%or_ln42_79 = or i1 %and_ln42_136, i1 %and_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%xor_ln42_79 = xor i1 %or_ln42_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_59)   --->   "%and_ln42_139 = and i1 %tmp_21352, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'and' 'and_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_79)   --->   "%select_ln42_78 = select i1 %and_ln42_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_59 = or i1 %and_ln42_137, i1 %and_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_79 = select i1 %or_ln42_59, i13 %select_ln42_78, i13 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i13 %select_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 909 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i13 %select_ln42_11, i13 %select_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_21358 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'bitselect' 'tmp_21358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_21359 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'bitselect' 'tmp_21359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58 = xor i1 %tmp_21358, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%and_ln58 = and i1 %tmp_21359, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_21359, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 915 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58_1 = and i1 %tmp_21358, i1 %xor_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 916 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.12ns)   --->   "%xor_ln58_2 = xor i1 %tmp_21358, i1 %tmp_21359" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 917 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%xor_ln58_3 = xor i1 %xor_ln58_2, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 918 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 919 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_2)   --->   "%select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 920 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 921 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 922 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 923 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i13 %select_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 924 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.75ns)   --->   "%add_ln58_19 = add i13 %select_ln42_15, i13 %select_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 925 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 926 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_21360 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 927 'bitselect' 'tmp_21360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_21361 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 928 'bitselect' 'tmp_21361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_21360, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 929 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_21361, i1 %xor_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 930 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%xor_ln58_5 = xor i1 %tmp_21361, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 931 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4)   --->   "%and_ln58_3 = and i1 %tmp_21360, i1 %xor_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 932 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.12ns)   --->   "%xor_ln58_6 = xor i1 %tmp_21360, i1 %tmp_21361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 933 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_7 = xor i1 %xor_ln58_6, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 934 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 935 'or' 'or_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 936 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 937 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 938 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 939 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i13 %select_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 940 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_19, i13 %select_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 941 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.75ns)   --->   "%add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 942 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_21362 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 943 'bitselect' 'tmp_21362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_21363 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 944 'bitselect' 'tmp_21363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_8 = xor i1 %tmp_21362, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 945 'xor' 'xor_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%and_ln58_4 = and i1 %tmp_21363, i1 %xor_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 946 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_9 = xor i1 %tmp_21363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 947 'xor' 'xor_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln58_5 = and i1 %tmp_21362, i1 %xor_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 948 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.12ns)   --->   "%xor_ln58_10 = xor i1 %tmp_21362, i1 %tmp_21363" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 949 'xor' 'xor_ln58_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%xor_ln58_11 = xor i1 %xor_ln58_10, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 950 'xor' 'xor_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 951 'or' 'or_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_8)   --->   "%select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 952 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 953 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 954 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 955 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i13 %select_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 956 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_23, i13 %select_ln58_5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 957 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.75ns)   --->   "%add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 958 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_21364 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 959 'bitselect' 'tmp_21364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_21365 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 960 'bitselect' 'tmp_21365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_12 = xor i1 %tmp_21364, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 961 'xor' 'xor_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%and_ln58_6 = and i1 %tmp_21365, i1 %xor_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 962 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%xor_ln58_13 = xor i1 %tmp_21365, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 963 'xor' 'xor_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_10)   --->   "%and_ln58_7 = and i1 %tmp_21364, i1 %xor_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 964 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.12ns)   --->   "%xor_ln58_14 = xor i1 %tmp_21364, i1 %tmp_21365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'xor' 'xor_ln58_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_15 = xor i1 %xor_ln58_14, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'xor' 'xor_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'or' 'or_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i13 %select_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_27, i13 %select_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.75ns)   --->   "%add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_21366 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'bitselect' 'tmp_21366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_21367 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'bitselect' 'tmp_21367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_16 = xor i1 %tmp_21366, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'xor' 'xor_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%and_ln58_8 = and i1 %tmp_21367, i1 %xor_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_17 = xor i1 %tmp_21367, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'xor' 'xor_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%and_ln58_9 = and i1 %tmp_21366, i1 %xor_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.12ns)   --->   "%xor_ln58_18 = xor i1 %tmp_21366, i1 %tmp_21367" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'xor' 'xor_ln58_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%xor_ln58_19 = xor i1 %xor_ln58_18, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'xor' 'xor_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'or' 'or_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_14)   --->   "%select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'select' 'select_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'select' 'select_ln58_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i13 %select_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_31, i13 %select_ln58_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.75ns)   --->   "%add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'add' 'add_ln58_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_21368 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'bitselect' 'tmp_21368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_21369 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'bitselect' 'tmp_21369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_20 = xor i1 %tmp_21368, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'xor' 'xor_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%and_ln58_10 = and i1 %tmp_21369, i1 %xor_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%xor_ln58_21 = xor i1 %tmp_21369, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'xor' 'xor_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_16)   --->   "%and_ln58_11 = and i1 %tmp_21368, i1 %xor_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.12ns)   --->   "%xor_ln58_22 = xor i1 %tmp_21368, i1 %tmp_21369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'xor' 'xor_ln58_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%xor_ln58_23 = xor i1 %xor_ln58_22, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'xor' 'xor_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'or' 'or_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_17)   --->   "%select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'select' 'select_ln58_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'select' 'select_ln58_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i13 %select_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i13 %select_ln42_35, i13 %select_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.75ns)   --->   "%add_ln58_6 = add i14 %sext_ln58_13, i14 %sext_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_21370 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'bitselect' 'tmp_21370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_21371 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'bitselect' 'tmp_21371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_24 = xor i1 %tmp_21370, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'xor' 'xor_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%and_ln58_12 = and i1 %tmp_21371, i1 %xor_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'and' 'and_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58_25 = xor i1 %tmp_21371, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'xor' 'xor_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%and_ln58_13 = and i1 %tmp_21370, i1 %xor_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'and' 'and_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [1/1] (0.12ns)   --->   "%xor_ln58_26 = xor i1 %tmp_21370, i1 %tmp_21371" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'xor' 'xor_ln58_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%xor_ln58_27 = xor i1 %xor_ln58_26, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'xor' 'xor_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'or' 'or_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_20)   --->   "%select_ln58_18 = select i1 %xor_ln58_26, i13 4095, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'select' 'select_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_19 = select i1 %and_ln58_13, i13 4096, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'select' 'select_ln58_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_20 = select i1 %or_ln58_6, i13 %select_ln58_18, i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i13 %select_ln42_39, i13 %select_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_15, i14 %sext_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_21372 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'bitselect' 'tmp_21372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_21373 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'bitselect' 'tmp_21373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_28 = xor i1 %tmp_21372, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'xor' 'xor_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%and_ln58_14 = and i1 %tmp_21373, i1 %xor_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_29 = xor i1 %tmp_21373, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'xor' 'xor_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%and_ln58_15 = and i1 %tmp_21372, i1 %xor_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.12ns)   --->   "%xor_ln58_30 = xor i1 %tmp_21372, i1 %tmp_21373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'xor' 'xor_ln58_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_31 = xor i1 %xor_ln58_30, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%select_ln58_21 = select i1 %xor_ln58_30, i13 4095, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1033 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_22 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_23 = select i1 %or_ln58_7, i13 %select_ln58_21, i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i13 %select_ln42_43, i13 %select_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_21374 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'bitselect' 'tmp_21374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_21375 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'bitselect' 'tmp_21375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_32 = xor i1 %tmp_21374, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%and_ln58_16 = and i1 %tmp_21375, i1 %xor_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_33 = xor i1 %tmp_21375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%and_ln58_17 = and i1 %tmp_21374, i1 %xor_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1045 [1/1] (0.12ns)   --->   "%xor_ln58_34 = xor i1 %tmp_21374, i1 %tmp_21375" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_35 = xor i1 %xor_ln58_34, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%select_ln58_24 = select i1 %xor_ln58_34, i13 4095, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_25 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_26 = select i1 %or_ln58_8, i13 %select_ln58_24, i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i13 %select_ln42_47, i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_19, i14 %sext_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_21376 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'bitselect' 'tmp_21376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_21377 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'bitselect' 'tmp_21377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_36 = xor i1 %tmp_21376, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%and_ln58_18 = and i1 %tmp_21377, i1 %xor_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_37 = xor i1 %tmp_21377, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%and_ln58_19 = and i1 %tmp_21376, i1 %xor_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (0.12ns)   --->   "%xor_ln58_38 = xor i1 %tmp_21376, i1 %tmp_21377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_39 = xor i1 %xor_ln58_38, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%select_ln58_27 = select i1 %xor_ln58_38, i13 4095, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_28 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_29 = select i1 %or_ln58_9, i13 %select_ln58_27, i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i13 %select_ln42_51, i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_21, i14 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_21378 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'bitselect' 'tmp_21378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_21379 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'bitselect' 'tmp_21379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_40 = xor i1 %tmp_21378, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%and_ln58_20 = and i1 %tmp_21379, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_41 = xor i1 %tmp_21379, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58_21 = and i1 %tmp_21378, i1 %xor_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1077 [1/1] (0.12ns)   --->   "%xor_ln58_42 = xor i1 %tmp_21378, i1 %tmp_21379" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_43 = xor i1 %xor_ln58_42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%or_ln58_10 = or i1 %and_ln58_20, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%select_ln58_30 = select i1 %xor_ln58_42, i13 4095, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %and_ln58_21, i13 4096, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_32 = select i1 %or_ln58_10, i13 %select_ln58_30, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i13 %select_ln42_55, i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_23, i14 %sext_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_21380 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'bitselect' 'tmp_21380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_21381 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'bitselect' 'tmp_21381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_44 = xor i1 %tmp_21380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%and_ln58_22 = and i1 %tmp_21381, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_45 = xor i1 %tmp_21381, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_23 = and i1 %tmp_21380, i1 %xor_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.12ns)   --->   "%xor_ln58_46 = xor i1 %tmp_21380, i1 %tmp_21381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%xor_ln58_47 = xor i1 %xor_ln58_46, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%or_ln58_11 = or i1 %and_ln58_22, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_35)   --->   "%select_ln58_33 = select i1 %xor_ln58_46, i13 4095, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1097 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %and_ln58_23, i13 4096, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1098 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_35 = select i1 %or_ln58_11, i13 %select_ln58_33, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1099 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 20, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1100 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i13 %select_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1103 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i13 %select_ln42_59, i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i14 %sext_ln58_25, i14 %sext_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_21382 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_12, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'bitselect' 'tmp_21382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_21383 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'bitselect' 'tmp_21383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_48 = xor i1 %tmp_21382, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%and_ln58_24 = and i1 %tmp_21383, i1 %xor_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_49 = xor i1 %tmp_21383, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%and_ln58_25 = and i1 %tmp_21382, i1 %xor_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.12ns)   --->   "%xor_ln58_50 = xor i1 %tmp_21382, i1 %tmp_21383" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%xor_ln58_51 = xor i1 %xor_ln58_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%or_ln58_12 = or i1 %and_ln58_24, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_38)   --->   "%select_ln58_36 = select i1 %xor_ln58_50, i13 4095, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_37 = select i1 %and_ln58_25, i13 4096, i13 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_38 = select i1 %or_ln58_12, i13 %select_ln58_36, i13 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i13 %select_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i13 %select_ln42_63, i13 %select_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i14 %sext_ln58_27, i14 %sext_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_21384 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_13, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'bitselect' 'tmp_21384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_21385 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'bitselect' 'tmp_21385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_52 = xor i1 %tmp_21384, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%and_ln58_26 = and i1 %tmp_21385, i1 %xor_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_53 = xor i1 %tmp_21385, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%and_ln58_27 = and i1 %tmp_21384, i1 %xor_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.12ns)   --->   "%xor_ln58_54 = xor i1 %tmp_21384, i1 %tmp_21385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%xor_ln58_55 = xor i1 %xor_ln58_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%or_ln58_13 = or i1 %and_ln58_26, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_41)   --->   "%select_ln58_39 = select i1 %xor_ln58_54, i13 4095, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1131 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_40 = select i1 %and_ln58_27, i13 4096, i13 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_41 = select i1 %or_ln58_13, i13 %select_ln58_39, i13 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i13 %select_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i13 %select_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1135 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i13 %select_ln42_67, i13 %select_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i14 %sext_ln58_29, i14 %sext_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_21386 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_14, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'bitselect' 'tmp_21386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_21387 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'bitselect' 'tmp_21387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%xor_ln58_56 = xor i1 %tmp_21386, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'xor' 'xor_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%and_ln58_28 = and i1 %tmp_21387, i1 %xor_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_57 = xor i1 %tmp_21387, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'xor' 'xor_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%and_ln58_29 = and i1 %tmp_21386, i1 %xor_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1143 [1/1] (0.12ns)   --->   "%xor_ln58_58 = xor i1 %tmp_21386, i1 %tmp_21387" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'xor' 'xor_ln58_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%xor_ln58_59 = xor i1 %xor_ln58_58, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'xor' 'xor_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%or_ln58_14 = or i1 %and_ln58_28, i1 %xor_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_44)   --->   "%select_ln58_42 = select i1 %xor_ln58_58, i13 4095, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1147 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_43 = select i1 %and_ln58_29, i13 4096, i13 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_44 = select i1 %or_ln58_14, i13 %select_ln58_42, i13 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i13 %select_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i13 %select_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1151 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i13 %select_ln42_71, i13 %select_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i14 %sext_ln58_31, i14 %sext_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_21388 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_15, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'bitselect' 'tmp_21388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_21389 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'bitselect' 'tmp_21389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%xor_ln58_60 = xor i1 %tmp_21388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'xor' 'xor_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%and_ln58_30 = and i1 %tmp_21389, i1 %xor_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_61 = xor i1 %tmp_21389, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'xor' 'xor_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%and_ln58_31 = and i1 %tmp_21388, i1 %xor_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.12ns)   --->   "%xor_ln58_62 = xor i1 %tmp_21388, i1 %tmp_21389" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'xor' 'xor_ln58_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%xor_ln58_63 = xor i1 %xor_ln58_62, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'xor' 'xor_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%or_ln58_15 = or i1 %and_ln58_30, i1 %xor_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'or' 'or_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_47)   --->   "%select_ln58_45 = select i1 %xor_ln58_62, i13 4095, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'select' 'select_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_46 = select i1 %and_ln58_31, i13 4096, i13 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'select' 'select_ln58_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1164 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_47 = select i1 %or_ln58_15, i13 %select_ln58_45, i13 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i13 %select_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i13 %select_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i13 %select_ln42_75, i13 %select_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i14 %sext_ln58_33, i14 %sext_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_21390 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_16, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'bitselect' 'tmp_21390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_21391 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'bitselect' 'tmp_21391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%xor_ln58_64 = xor i1 %tmp_21390, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'xor' 'xor_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%and_ln58_32 = and i1 %tmp_21391, i1 %xor_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'and' 'and_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_65 = xor i1 %tmp_21391, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'xor' 'xor_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%and_ln58_33 = and i1 %tmp_21390, i1 %xor_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'and' 'and_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln58_66 = xor i1 %tmp_21390, i1 %tmp_21391" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'xor' 'xor_ln58_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%xor_ln58_67 = xor i1 %xor_ln58_66, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'xor' 'xor_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%or_ln58_16 = or i1 %and_ln58_32, i1 %xor_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_50)   --->   "%select_ln58_48 = select i1 %xor_ln58_66, i13 4095, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'select' 'select_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_49 = select i1 %and_ln58_33, i13 4096, i13 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'select' 'select_ln58_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_50 = select i1 %or_ln58_16, i13 %select_ln58_48, i13 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i13 %select_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i13 %select_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i13 %select_ln42_79, i13 %select_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i14 %sext_ln58_35, i14 %sext_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_21392 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_17, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_21392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_21393 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_21393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58_68 = xor i1 %tmp_21392, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'xor' 'xor_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%and_ln58_34 = and i1 %tmp_21393, i1 %xor_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'and' 'and_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_69 = xor i1 %tmp_21393, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'xor' 'xor_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%and_ln58_35 = and i1 %tmp_21392, i1 %xor_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'and' 'and_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.12ns)   --->   "%xor_ln58_70 = xor i1 %tmp_21392, i1 %tmp_21393" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'xor' 'xor_ln58_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%xor_ln58_71 = xor i1 %xor_ln58_70, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'xor' 'xor_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%or_ln58_17 = or i1 %and_ln58_34, i1 %xor_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1193 'or' 'or_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_53)   --->   "%select_ln58_51 = select i1 %xor_ln58_70, i13 4095, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1194 'select' 'select_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_52 = select i1 %and_ln58_35, i13 4096, i13 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'select' 'select_ln58_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_53 = select i1 %or_ln58_17, i13 %select_ln58_51, i13 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1197 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1198 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_53" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1198 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1199 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.939ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [124]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [245]  (0.939 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [248]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [254]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [256]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [257]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [259]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [261]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [262]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_1', firmware/nnet_utils/nnet_dense_latency.h:42) [272]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_5', firmware/nnet_utils/nnet_dense_latency.h:42) [278]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_60', firmware/nnet_utils/nnet_dense_latency.h:42) [279]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [280]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_6', firmware/nnet_utils/nnet_dense_latency.h:42) [281]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_2', firmware/nnet_utils/nnet_dense_latency.h:42) [283]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_3', firmware/nnet_utils/nnet_dense_latency.h:42) [284]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [1028]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [1034]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_1', firmware/nnet_utils/nnet_dense_latency.h:58) [1039]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_2', firmware/nnet_utils/nnet_dense_latency.h:58) [1040]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [1059]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_7', firmware/nnet_utils/nnet_dense_latency.h:58) [1071]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_8', firmware/nnet_utils/nnet_dense_latency.h:58) [1072]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_22', firmware/nnet_utils/nnet_dense_latency.h:58) [1091]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_13', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_14', firmware/nnet_utils/nnet_dense_latency.h:58) [1104]  (0.321 ns)

 <State 4>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_6', firmware/nnet_utils/nnet_dense_latency.h:58) [1124]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_13', firmware/nnet_utils/nnet_dense_latency.h:58) [1130]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_19', firmware/nnet_utils/nnet_dense_latency.h:58) [1135]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [1136]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [1155]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [1167]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [1168]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_28', firmware/nnet_utils/nnet_dense_latency.h:58) [1187]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_31', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_32', firmware/nnet_utils/nnet_dense_latency.h:58) [1200]  (0.321 ns)

 <State 5>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_12', firmware/nnet_utils/nnet_dense_latency.h:58) [1220]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [1226]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_37', firmware/nnet_utils/nnet_dense_latency.h:58) [1231]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_38', firmware/nnet_utils/nnet_dense_latency.h:58) [1232]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_32', firmware/nnet_utils/nnet_dense_latency.h:58) [1251]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_43', firmware/nnet_utils/nnet_dense_latency.h:58) [1263]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_44', firmware/nnet_utils/nnet_dense_latency.h:58) [1264]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_34', firmware/nnet_utils/nnet_dense_latency.h:58) [1283]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_49', firmware/nnet_utils/nnet_dense_latency.h:58) [1295]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_50', firmware/nnet_utils/nnet_dense_latency.h:58) [1296]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
