{
	"finish__design__instance__count__class:antenna_cell": 7,
	"finish__design__instance__area__class:antenna_cell": 39.5136,
	"finish__design__instance__count__class:tie_cell": 2,
	"finish__design__instance__area__class:tie_cell": 22.5792,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 138.298,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 524.966,
	"finish__design__instance__count__class:timing_repair_buffer": 27,
	"finish__design__instance__area__class:timing_repair_buffer": 1216.45,
	"finish__design__instance__count__class:inverter": 17,
	"finish__design__instance__area__class:inverter": 304.819,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 25,
	"finish__design__instance__area__class:sequential_cell": 2407.51,
	"finish__design__instance__count__class:multi_input_combinational_cell": 67,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2627.65,
	"finish__design__instance__count": 152,
	"finish__design__instance__area": 7304.37,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.65364,
	"finish__clock__skew__setup": 0.00366754,
	"finish__clock__skew__hold": 0.00366754,
	"finish__timing__drv__max_slew_limit": 0.817557,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.942815,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0074061,
	"finish__power__switching__total": 0.00231555,
	"finish__power__leakage__total": 5.65499e-07,
	"finish__power__total": 0.00972222,
	"finish__design__io": 29,
	"finish__design__die__area": 985652,
	"finish__design__core__area": 973601,
	"finish__design__instance__count": 1428,
	"finish__design__instance__area": 14507.1,
	"finish__design__instance__count__stdcell": 1428,
	"finish__design__instance__area__stdcell": 14507.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0149005,
	"finish__design__instance__utilization__stdcell": 0.0149005,
	"finish__design__rows": 195,
	"finish__design__rows:GF018hv5v_green_sc9": 195,
	"finish__design__sites": 344955,
	"finish__design__sites:GF018hv5v_green_sc9": 344955,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}