#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1885160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18852f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x187c1b0 .functor NOT 1, L_0x18b31c0, C4<0>, C4<0>, C4<0>;
L_0x18b2f20 .functor XOR 1, L_0x18b2dc0, L_0x18b2e80, C4<0>, C4<0>;
L_0x18b30b0 .functor XOR 1, L_0x18b2f20, L_0x18b2fe0, C4<0>, C4<0>;
v0x18b07c0_0 .net *"_ivl_10", 0 0, L_0x18b2fe0;  1 drivers
v0x18b08c0_0 .net *"_ivl_12", 0 0, L_0x18b30b0;  1 drivers
v0x18b09a0_0 .net *"_ivl_2", 0 0, L_0x18b2d20;  1 drivers
v0x18b0a60_0 .net *"_ivl_4", 0 0, L_0x18b2dc0;  1 drivers
v0x18b0b40_0 .net *"_ivl_6", 0 0, L_0x18b2e80;  1 drivers
v0x18b0c70_0 .net *"_ivl_8", 0 0, L_0x18b2f20;  1 drivers
v0x18b0d50_0 .var "clk", 0 0;
v0x18b0df0_0 .net "f_dut", 0 0, L_0x18b2b70;  1 drivers
v0x18b0e90_0 .net "f_ref", 0 0, L_0x18b2000;  1 drivers
v0x18b0fc0_0 .var/2u "stats1", 159 0;
v0x18b1060_0 .var/2u "strobe", 0 0;
v0x18b1100_0 .net "tb_match", 0 0, L_0x18b31c0;  1 drivers
v0x18b11c0_0 .net "tb_mismatch", 0 0, L_0x187c1b0;  1 drivers
v0x18b1280_0 .net "wavedrom_enable", 0 0, v0x18af4b0_0;  1 drivers
v0x18b1320_0 .net "wavedrom_title", 511 0, v0x18af570_0;  1 drivers
v0x18b13f0_0 .net "x1", 0 0, v0x18af630_0;  1 drivers
v0x18b1490_0 .net "x2", 0 0, v0x18af6d0_0;  1 drivers
v0x18b1640_0 .net "x3", 0 0, v0x18af7c0_0;  1 drivers
L_0x18b2d20 .concat [ 1 0 0 0], L_0x18b2000;
L_0x18b2dc0 .concat [ 1 0 0 0], L_0x18b2000;
L_0x18b2e80 .concat [ 1 0 0 0], L_0x18b2b70;
L_0x18b2fe0 .concat [ 1 0 0 0], L_0x18b2000;
L_0x18b31c0 .cmp/eeq 1, L_0x18b2d20, L_0x18b30b0;
S_0x1885480 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x18852f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1871e70 .functor NOT 1, v0x18af7c0_0, C4<0>, C4<0>, C4<0>;
L_0x1885ba0 .functor AND 1, L_0x1871e70, v0x18af6d0_0, C4<1>, C4<1>;
L_0x187c220 .functor NOT 1, v0x18af630_0, C4<0>, C4<0>, C4<0>;
L_0x18b18e0 .functor AND 1, L_0x1885ba0, L_0x187c220, C4<1>, C4<1>;
L_0x18b19b0 .functor NOT 1, v0x18af7c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b1a20 .functor AND 1, L_0x18b19b0, v0x18af6d0_0, C4<1>, C4<1>;
L_0x18b1ad0 .functor AND 1, L_0x18b1a20, v0x18af630_0, C4<1>, C4<1>;
L_0x18b1b90 .functor OR 1, L_0x18b18e0, L_0x18b1ad0, C4<0>, C4<0>;
L_0x18b1cf0 .functor NOT 1, v0x18af6d0_0, C4<0>, C4<0>, C4<0>;
L_0x18b1d60 .functor AND 1, v0x18af7c0_0, L_0x18b1cf0, C4<1>, C4<1>;
L_0x18b1e80 .functor AND 1, L_0x18b1d60, v0x18af630_0, C4<1>, C4<1>;
L_0x18b1ef0 .functor OR 1, L_0x18b1b90, L_0x18b1e80, C4<0>, C4<0>;
L_0x18b2070 .functor AND 1, v0x18af7c0_0, v0x18af6d0_0, C4<1>, C4<1>;
L_0x18b20e0 .functor AND 1, L_0x18b2070, v0x18af630_0, C4<1>, C4<1>;
L_0x18b2000 .functor OR 1, L_0x18b1ef0, L_0x18b20e0, C4<0>, C4<0>;
v0x187c420_0 .net *"_ivl_0", 0 0, L_0x1871e70;  1 drivers
v0x187c4c0_0 .net *"_ivl_10", 0 0, L_0x18b1a20;  1 drivers
v0x1871ee0_0 .net *"_ivl_12", 0 0, L_0x18b1ad0;  1 drivers
v0x18ade10_0 .net *"_ivl_14", 0 0, L_0x18b1b90;  1 drivers
v0x18adef0_0 .net *"_ivl_16", 0 0, L_0x18b1cf0;  1 drivers
v0x18ae020_0 .net *"_ivl_18", 0 0, L_0x18b1d60;  1 drivers
v0x18ae100_0 .net *"_ivl_2", 0 0, L_0x1885ba0;  1 drivers
v0x18ae1e0_0 .net *"_ivl_20", 0 0, L_0x18b1e80;  1 drivers
v0x18ae2c0_0 .net *"_ivl_22", 0 0, L_0x18b1ef0;  1 drivers
v0x18ae430_0 .net *"_ivl_24", 0 0, L_0x18b2070;  1 drivers
v0x18ae510_0 .net *"_ivl_26", 0 0, L_0x18b20e0;  1 drivers
v0x18ae5f0_0 .net *"_ivl_4", 0 0, L_0x187c220;  1 drivers
v0x18ae6d0_0 .net *"_ivl_6", 0 0, L_0x18b18e0;  1 drivers
v0x18ae7b0_0 .net *"_ivl_8", 0 0, L_0x18b19b0;  1 drivers
v0x18ae890_0 .net "f", 0 0, L_0x18b2000;  alias, 1 drivers
v0x18ae950_0 .net "x1", 0 0, v0x18af630_0;  alias, 1 drivers
v0x18aea10_0 .net "x2", 0 0, v0x18af6d0_0;  alias, 1 drivers
v0x18aead0_0 .net "x3", 0 0, v0x18af7c0_0;  alias, 1 drivers
S_0x18aec10 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x18852f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18af3f0_0 .net "clk", 0 0, v0x18b0d50_0;  1 drivers
v0x18af4b0_0 .var "wavedrom_enable", 0 0;
v0x18af570_0 .var "wavedrom_title", 511 0;
v0x18af630_0 .var "x1", 0 0;
v0x18af6d0_0 .var "x2", 0 0;
v0x18af7c0_0 .var "x3", 0 0;
E_0x1880040/0 .event negedge, v0x18af3f0_0;
E_0x1880040/1 .event posedge, v0x18af3f0_0;
E_0x1880040 .event/or E_0x1880040/0, E_0x1880040/1;
E_0x187fdd0 .event negedge, v0x18af3f0_0;
E_0x186b9f0 .event posedge, v0x18af3f0_0;
S_0x18aeef0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18aec10;
 .timescale -12 -12;
v0x18af0f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18af1f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18aec10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18af8c0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x18852f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18b2310 .functor NOT 1, v0x18af630_0, C4<0>, C4<0>, C4<0>;
L_0x18b2490 .functor AND 1, v0x18af6d0_0, L_0x18b2310, C4<1>, C4<1>;
L_0x18b2680 .functor AND 1, v0x18af7c0_0, v0x18af630_0, C4<1>, C4<1>;
L_0x18b2800 .functor OR 1, L_0x18b2490, L_0x18b2680, C4<0>, C4<0>;
L_0x18b2940 .functor NOT 1, v0x18af7c0_0, C4<0>, C4<0>, C4<0>;
L_0x18b29b0 .functor AND 1, L_0x18b2940, v0x18af6d0_0, C4<1>, C4<1>;
L_0x18b2ab0 .functor AND 1, L_0x18b29b0, v0x18af630_0, C4<1>, C4<1>;
L_0x18b2b70 .functor OR 1, L_0x18b2800, L_0x18b2ab0, C4<0>, C4<0>;
v0x18afad0_0 .net *"_ivl_0", 0 0, L_0x18b2310;  1 drivers
v0x18afbb0_0 .net *"_ivl_10", 0 0, L_0x18b29b0;  1 drivers
v0x18afc90_0 .net *"_ivl_12", 0 0, L_0x18b2ab0;  1 drivers
v0x18afd80_0 .net *"_ivl_2", 0 0, L_0x18b2490;  1 drivers
v0x18afe60_0 .net *"_ivl_4", 0 0, L_0x18b2680;  1 drivers
v0x18aff90_0 .net *"_ivl_6", 0 0, L_0x18b2800;  1 drivers
v0x18b0070_0 .net *"_ivl_8", 0 0, L_0x18b2940;  1 drivers
v0x18b0150_0 .net "f", 0 0, L_0x18b2b70;  alias, 1 drivers
v0x18b0210_0 .net "x1", 0 0, v0x18af630_0;  alias, 1 drivers
v0x18b0340_0 .net "x2", 0 0, v0x18af6d0_0;  alias, 1 drivers
v0x18b0430_0 .net "x3", 0 0, v0x18af7c0_0;  alias, 1 drivers
S_0x18b05a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x18852f0;
 .timescale -12 -12;
E_0x1880290 .event anyedge, v0x18b1060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b1060_0;
    %nor/r;
    %assign/vec4 v0x18b1060_0, 0;
    %wait E_0x1880290;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18aec10;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18af630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18af6d0_0, 0;
    %assign/vec4 v0x18af7c0_0, 0;
    %wait E_0x187fdd0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186b9f0;
    %load/vec4 v0x18af7c0_0;
    %load/vec4 v0x18af6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18af630_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18af630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18af6d0_0, 0;
    %assign/vec4 v0x18af7c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x187fdd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18af1f0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1880040;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18af630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18af6d0_0, 0;
    %assign/vec4 v0x18af7c0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18852f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b0d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b1060_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18852f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b0d50_0;
    %inv;
    %store/vec4 v0x18b0d50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18852f0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18af3f0_0, v0x18b11c0_0, v0x18b1640_0, v0x18b1490_0, v0x18b13f0_0, v0x18b0e90_0, v0x18b0df0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18852f0;
T_7 ;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18852f0;
T_8 ;
    %wait E_0x1880040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b0fc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b0fc0_0, 4, 32;
    %load/vec4 v0x18b1100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b0fc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b0fc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b0fc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18b0e90_0;
    %load/vec4 v0x18b0e90_0;
    %load/vec4 v0x18b0df0_0;
    %xor;
    %load/vec4 v0x18b0e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b0fc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18b0fc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b0fc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response44/top_module.sv";
