# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \src "dut.sv:1.1-16.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:2.24-2.30"
  wire width 32 output 1 \result
  connect \result 5
end
