--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39023 paths analyzed, 6256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.384ns.
--------------------------------------------------------------------------------
Slack:                  10.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      9.258ns (1.978ns logic, 7.280ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.222ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      9.222ns (1.978ns logic, 7.244ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  10.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (1.978ns logic, 7.219ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  10.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.929ns (1.649ns logic, 7.280ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X13Y15.A6      net (fanout=4)        0.885   fifo_manager/fifo/fifo_counter[0]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.900ns (1.978ns logic, 6.922ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.891ns (1.611ns logic, 7.280ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  10.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.893ns (1.649ns logic, 7.244ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  11.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.868ns (1.649ns logic, 7.219ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  11.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.855ns (1.611ns logic, 7.244ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  11.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.830ns (1.611ns logic, 7.219ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  11.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.683 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.752ns (1.973ns logic, 6.779ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  11.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X13Y15.A5      net (fanout=5)        0.723   fifo_manager/fifo/fifo_counter[1]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (1.978ns logic, 6.760ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.683 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (1.973ns logic, 6.743ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.691ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.683 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.691ns (1.973ns logic, 6.718ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.688 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.098   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (1.351ns logic, 7.280ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  11.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.098   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.595ns (1.351ns logic, 7.244ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  11.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X13Y15.A6      net (fanout=4)        0.885   fifo_manager/fifo/fifo_counter[0]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.571ns (1.649ns logic, 6.922ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  11.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.098   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.570ns (1.351ns logic, 7.219ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  11.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X13Y15.A6      net (fanout=4)        0.885   fifo_manager/fifo/fifo_counter[0]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (1.611ns logic, 6.922ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.687 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y35.A2      net (fanout=49)       4.043   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y35.A       Tilo                  0.254   fifo_manager/fifo/_n0073[47]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X12Y34.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[47]
    SLICE_X12Y34.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[47]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (1.973ns logic, 6.509ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  11.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f2_tdc_control/wr_en_q (FF)
  Destination:          f4_tdc_control/state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.599ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.746 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f2_tdc_control/wr_en_q to f4_tdc_control/state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.CQ      Tcko                  0.525   f2_FIFO_writing_done
                                                       f2_tdc_control/wr_en_q
    SLICE_X14Y51.A2      net (fanout=44)       4.951   f2_FIFO_writing_done
    SLICE_X14Y51.A       Tilo                  0.235   f4_wr_en
                                                       fifo_manager/Mmux_data_TO_FIFO_d2121
    SLICE_X14Y51.B4      net (fanout=4)        0.442   f4_FIFO_writing_done
    SLICE_X14Y51.B       Tilo                  0.235   f4_wr_en
                                                       f4_tdc_control/state_q_FSM_FFd4-In1
    SLICE_X13Y52.C4      net (fanout=1)        0.555   f4_tdc_control/state_q_FSM_FFd4-In2
    SLICE_X13Y52.C       Tilo                  0.259   f4_tdc_control/state_q_FSM_FFd4_1
                                                       f4_tdc_control/state_q_FSM_FFd4-In5
    SLICE_X13Y52.B4      net (fanout=1)        0.352   f4_tdc_control/state_q_FSM_FFd4-In6
    SLICE_X13Y52.B       Tilo                  0.259   f4_tdc_control/state_q_FSM_FFd4_1
                                                       f4_tdc_control/state_q_FSM_FFd4-In9
    SLICE_X13Y52.AX      net (fanout=1)        0.672   f4_tdc_control/state_q_FSM_FFd4-In
    SLICE_X13Y52.CLK     Tdick                 0.114   f4_tdc_control/state_q_FSM_FFd4_1
                                                       f4_tdc_control/state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.599ns (1.627ns logic, 6.972ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.687 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y35.A2      net (fanout=49)       4.043   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y35.A       Tilo                  0.254   fifo_manager/fifo/_n0073[47]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X12Y34.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[47]
    SLICE_X12Y34.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[47]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.446ns (1.973ns logic, 6.473ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  11.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.683 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.423ns (1.644ns logic, 6.779ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem48/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.687 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y35.A2      net (fanout=49)       4.043   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y35.A       Tilo                  0.254   fifo_manager/fifo/_n0073[47]
                                                       fifo_manager/fifo/Mmux__n0073421
    SLICE_X12Y34.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[47]
    SLICE_X12Y34.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[47]
                                                       fifo_manager/fifo/Mram_buf_mem48/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (1.973ns logic, 6.448ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  11.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X13Y15.A5      net (fanout=5)        0.723   fifo_manager/fifo/fifo_counter[1]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.409ns (1.649ns logic, 6.760ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  11.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_0 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.683 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_0 to fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_0
    SLICE_X13Y15.A6      net (fanout=4)        0.885   fifo_manager/fifo/fifo_counter[0]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.394ns (1.973ns logic, 6.421ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  11.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.683 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X15Y13.B3      net (fanout=5)        0.587   fifo_manager/fifo/fifo_counter[3]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (1.644ns logic, 6.743ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  11.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.683 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem47/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X15Y13.B2      net (fanout=61)       0.623   fifo_manager/fifo_counter_7
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (1.606ns logic, 6.779ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  11.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem43/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.688 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_1 to fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_1
    SLICE_X13Y15.A5      net (fanout=5)        0.723   fifo_manager/fifo/fifo_counter[1]
    SLICE_X13Y15.A       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/_n0071_inv1_SW0
    SLICE_X13Y15.C2      net (fanout=9)        0.555   fifo_manager/fifo/N25
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X13Y33.B5      net (fanout=49)       3.979   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X13Y33.B       Tilo                  0.259   fifo_manager/fifo/_n0073[42]
                                                       fifo_manager/fifo/Mmux__n0073371
    SLICE_X12Y33.DX      net (fanout=1)        1.503   fifo_manager/fifo/_n0073[42]
    SLICE_X12Y33.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[42]
                                                       fifo_manager/fifo/Mram_buf_mem43/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      8.371ns (1.611ns logic, 6.760ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  11.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem47/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.683 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X15Y13.B4      net (fanout=5)        0.562   fifo_manager/fifo/fifo_counter[2]
    SLICE_X15Y13.B       Tilo                  0.259   fifo_manager/fifo/N423
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X13Y15.C1      net (fanout=9)        1.175   fifo_manager/fifo/N159
    SLICE_X13Y15.C       Tilo                  0.259   fifo_manager/fifo/_n0073[0]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_1
    SLICE_X12Y37.A1      net (fanout=49)       4.313   fifo_manager/fifo/wr_en_buf_full_AND_14_o1
    SLICE_X12Y37.A       Tilo                  0.254   fifo_manager/fifo/_n0073[46]
                                                       fifo_manager/fifo/Mmux__n0073411
    SLICE_X12Y36.DX      net (fanout=1)        0.668   fifo_manager/fifo/_n0073[46]
    SLICE_X12Y36.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[46]
                                                       fifo_manager/fifo/Mram_buf_mem47/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      8.362ns (1.644ns logic, 6.718ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP.HIGH/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/DP.LOW/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP.HIGH/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[18]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem19/SP.LOW/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP.HIGH/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/DP.LOW/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP.HIGH/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem20/SP.LOW/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP.HIGH/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/DP.LOW/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP.HIGH/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[16]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem17/SP.LOW/CLK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP.HIGH/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP.LOW/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP.HIGH/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP.LOW/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP.HIGH/CLK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP.LOW/CLK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP.HIGH/CLK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP.LOW/CLK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP.HIGH/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/DP.LOW/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP.HIGH/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[5]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem6/SP.LOW/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39023 paths, 0 nets, and 7313 connections

Design statistics:
   Minimum period:   9.384ns{1}   (Maximum frequency: 106.564MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 24 09:46:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 414 MB



