# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 1475
attribute \src "verilog/bsg_idiv.v:657.1-675.10"
module \bsg_adder_cin_width_p33
  attribute \src "verilog/bsg_idiv.v:670.8-670.10"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:670.11-670.13"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:670.38-670.41"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:670.42-670.45"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:670.46-670.49"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:670.50-670.53"
  wire \N13
  attribute \src "verilog/bsg_idiv.v:670.54-670.57"
  wire \N14
  attribute \src "verilog/bsg_idiv.v:670.58-670.61"
  wire \N15
  attribute \src "verilog/bsg_idiv.v:670.62-670.65"
  wire \N16
  attribute \src "verilog/bsg_idiv.v:670.66-670.69"
  wire \N17
  attribute \src "verilog/bsg_idiv.v:670.70-670.73"
  wire \N18
  attribute \src "verilog/bsg_idiv.v:670.74-670.77"
  wire \N19
  attribute \src "verilog/bsg_idiv.v:670.14-670.16"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:670.78-670.81"
  wire \N20
  attribute \src "verilog/bsg_idiv.v:670.82-670.85"
  wire \N21
  attribute \src "verilog/bsg_idiv.v:671.3-671.6"
  wire \N22
  attribute \src "verilog/bsg_idiv.v:671.7-671.10"
  wire \N23
  attribute \src "verilog/bsg_idiv.v:671.11-671.14"
  wire \N24
  attribute \src "verilog/bsg_idiv.v:671.15-671.18"
  wire \N25
  attribute \src "verilog/bsg_idiv.v:671.19-671.22"
  wire \N26
  attribute \src "verilog/bsg_idiv.v:671.23-671.26"
  wire \N27
  attribute \src "verilog/bsg_idiv.v:671.27-671.30"
  wire \N28
  attribute \src "verilog/bsg_idiv.v:671.31-671.34"
  wire \N29
  attribute \src "verilog/bsg_idiv.v:670.17-670.19"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:671.35-671.38"
  wire \N30
  attribute \src "verilog/bsg_idiv.v:671.39-671.42"
  wire \N31
  attribute \src "verilog/bsg_idiv.v:671.43-671.46"
  wire \N32
  attribute \src "verilog/bsg_idiv.v:670.20-670.22"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:670.23-670.25"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:670.26-670.28"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:670.29-670.31"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:670.32-670.34"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:670.35-670.37"
  wire \N9
  attribute \src "verilog/bsg_idiv.v:665.16-665.19"
  wire width 33 input 1 \a_i
  attribute \src "verilog/bsg_idiv.v:666.16-666.19"
  wire width 33 input 2 \b_i
  attribute \src "verilog/bsg_idiv.v:668.9-668.14"
  wire input 3 \cin_i
  attribute \src "verilog/bsg_idiv.v:667.17-667.18"
  wire width 33 output 4 \o
  attribute \src "verilog/bsg_idiv.v:672.170-672.179"
  cell $add $add$verilog/bsg_idiv.v:672$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A \a_i
    connect \B \b_i
    connect \Y { \N32 \N31 \N30 \N29 \N28 \N27 \N26 \N25 \N24 \N23 \N22 \N21 \N20 \N19 \N18 \N17 \N16 \N15 \N14 \N13 \N12 \N11 \N10 \N9 \N8 \N7 \N6 \N5 \N4 \N3 \N2 \N1 \N0 }
  end
  attribute \src "verilog/bsg_idiv.v:673.14-673.179"
  cell $add $add$verilog/bsg_idiv.v:673$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 33
    connect \A { \N32 \N31 \N30 \N29 \N28 \N27 \N26 \N25 \N24 \N23 \N22 \N21 \N20 \N19 \N18 \N17 \N16 \N15 \N14 \N13 \N12 \N11 \N10 \N9 \N8 \N7 \N6 \N5 \N4 \N3 \N2 \N1 \N0 }
    connect \B \cin_i
    connect \Y \o
  end
end
attribute \src "verilog/bsg_idiv.v:441.1-485.10"
module \bsg_buf_ctrl_width_p33
  attribute \src "verilog/bsg_idiv.v:448.9-448.10"
  wire input 1 \i
  attribute \src "verilog/bsg_idiv.v:447.17-447.18"
  wire width 33 output 2 \o
  connect \o { \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i \i }
end
attribute \src "verilog/bsg_idiv.v:51.1-93.10"
module \bsg_buf_width_p32
  attribute \src "verilog/bsg_idiv.v:57.16-57.17"
  wire width 32 input 1 \i
  attribute \src "verilog/bsg_idiv.v:58.17-58.18"
  wire width 32 output 2 \o
  connect \o \i
end
attribute \src "verilog/bsg_idiv.v:97.1-118.10"
module \bsg_dff_en_width_p1
  attribute \src "verilog/bsg_idiv.v:107.9-107.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_idiv.v:105.15-105.21"
  wire input 2 \data_i
  attribute \src "verilog/bsg_idiv.v:106.16-106.22"
  wire output 4 \data_o
  attribute \src "verilog/bsg_idiv.v:108.9-108.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_idiv.v:111.3-115.6"
  cell $dffe $auto$ff.cc:266:slice$1474
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_idiv.v:122.1-143.10"
module \bsg_dff_en_width_p32
  attribute \src "verilog/bsg_idiv.v:132.9-132.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_idiv.v:130.16-130.22"
  wire width 32 input 2 \data_i
  attribute \src "verilog/bsg_idiv.v:131.17-131.23"
  wire width 32 output 4 \data_o
  attribute \src "verilog/bsg_idiv.v:133.9-133.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_idiv.v:136.3-140.6"
  cell $dffe $auto$ff.cc:266:slice$1473
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_idiv.v:416.1-437.10"
module \bsg_dff_en_width_p33
  attribute \src "verilog/bsg_idiv.v:426.9-426.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_idiv.v:424.16-424.22"
  wire width 33 input 2 \data_i
  attribute \src "verilog/bsg_idiv.v:425.17-425.23"
  wire width 33 output 4 \data_o
  attribute \src "verilog/bsg_idiv.v:427.9-427.13"
  wire input 3 \en_i
  attribute \src "verilog/bsg_idiv.v:430.3-434.6"
  cell $dffe $auto$ff.cc:266:slice$1472
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \clk_i
    connect \D \data_i
    connect \EN \en_i
    connect \Q \data_o
  end
end
attribute \src "verilog/bsg_idiv.v:1739.1-2021.10"
module \bsg_idiv_iterative
  attribute \src "verilog/bsg_idiv.v:1768.32-1768.34"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:1768.35-1768.37"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:1768.62-1768.65"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:1768.66-1768.69"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:1768.70-1768.73"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:1768.74-1768.77"
  wire \N13
  attribute \src "verilog/bsg_idiv.v:1768.78-1768.81"
  wire \N14
  attribute \src "verilog/bsg_idiv.v:1768.82-1768.85"
  wire \N15
  attribute \src "verilog/bsg_idiv.v:1769.3-1769.6"
  wire \N16
  attribute \src "verilog/bsg_idiv.v:1769.7-1769.10"
  wire \N17
  attribute \src "verilog/bsg_idiv.v:1769.11-1769.14"
  wire \N18
  attribute \src "verilog/bsg_idiv.v:1769.15-1769.18"
  wire \N19
  attribute \src "verilog/bsg_idiv.v:1768.38-1768.40"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:1769.19-1769.22"
  wire \N20
  attribute \src "verilog/bsg_idiv.v:1769.23-1769.26"
  wire \N21
  attribute \src "verilog/bsg_idiv.v:1769.27-1769.30"
  wire \N22
  attribute \src "verilog/bsg_idiv.v:1769.31-1769.34"
  wire \N23
  attribute \src "verilog/bsg_idiv.v:1769.35-1769.38"
  wire \N24
  attribute \src "verilog/bsg_idiv.v:1769.39-1769.42"
  wire \N25
  attribute \src "verilog/bsg_idiv.v:1769.43-1769.46"
  wire \N26
  attribute \src "verilog/bsg_idiv.v:1769.47-1769.50"
  wire \N27
  attribute \src "verilog/bsg_idiv.v:1769.51-1769.54"
  wire \N28
  attribute \src "verilog/bsg_idiv.v:1769.55-1769.58"
  wire \N29
  attribute \src "verilog/bsg_idiv.v:1768.41-1768.43"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:1769.59-1769.62"
  wire \N30
  attribute \src "verilog/bsg_idiv.v:1768.44-1768.46"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:1768.47-1768.49"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:1768.50-1768.52"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:1768.53-1768.55"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:1768.56-1768.58"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:1768.59-1768.61"
  wire \N9
  attribute \src "verilog/bsg_idiv.v:1771.33-1771.40"
  wire width 33 \add_in0
  attribute \src "verilog/bsg_idiv.v:1771.41-1771.48"
  wire width 33 \add_in1
  attribute \src "verilog/bsg_idiv.v:1770.31-1770.38"
  wire width 33 \add_out
  attribute \src "verilog/bsg_idiv.v:1768.22-1768.31"
  wire \adder_cin
  attribute \src "verilog/bsg_idiv.v:1759.9-1759.14"
  wire input 2 \clk_i
  attribute \src "verilog/bsg_idiv.v:1754.16-1754.26"
  wire width 32 input 5 \dividend_i
  attribute \src "verilog/bsg_idiv.v:1766.45-1766.57"
  wire \dividend_msb
  attribute \src "verilog/bsg_idiv.v:1765.48-1765.58"
  wire width 32 \dividend_r
  attribute \src "verilog/bsg_idiv.v:1755.16-1755.25"
  wire width 32 input 6 \divisor_i
  attribute \src "verilog/bsg_idiv.v:1766.33-1766.44"
  wire \divisor_msb
  attribute \src "verilog/bsg_idiv.v:1765.38-1765.47"
  wire width 32 \divisor_r
  attribute \src "verilog/bsg_idiv.v:1766.58-1766.70"
  wire \latch_inputs
  attribute \src "verilog/bsg_idiv.v:1767.11-1767.22"
  wire \n_2_net__0_
  attribute \src "verilog/bsg_idiv.v:1767.60-1767.68"
  wire \n_3_net_
  attribute \src "verilog/bsg_idiv.v:1768.3-1768.11"
  wire \n_4_net_
  attribute \src "verilog/bsg_idiv.v:1770.15-1770.18"
  wire width 33 \opA
  attribute \src "verilog/bsg_idiv.v:1770.83-1770.94"
  wire width 33 \opA_clr_buf
  attribute \src "verilog/bsg_idiv.v:1767.69-1767.78"
  wire \opA_clr_l
  attribute \src "verilog/bsg_idiv.v:1767.44-1767.51"
  wire \opA_inv
  attribute \src "verilog/bsg_idiv.v:1770.59-1770.70"
  wire width 33 \opA_inv_buf
  attribute \src "verilog/bsg_idiv.v:1767.23-1767.29"
  wire \opA_ld
  attribute \src "verilog/bsg_idiv.v:1770.23-1770.30"
  wire width 33 \opA_mux
  attribute \src "verilog/bsg_idiv.v:1767.3-1767.10"
  wire \opA_sel
  attribute \src "verilog/bsg_idiv.v:1771.15-1771.23"
  wire width 33 \opA_xnor
  attribute \src "verilog/bsg_idiv.v:1770.55-1770.58"
  wire width 33 \opB
  attribute \src "verilog/bsg_idiv.v:1771.3-1771.14"
  wire width 33 \opB_clr_buf
  attribute \src "verilog/bsg_idiv.v:1768.12-1768.21"
  wire \opB_clr_l
  attribute \src "verilog/bsg_idiv.v:1767.52-1767.59"
  wire \opB_inv
  attribute \src "verilog/bsg_idiv.v:1770.71-1770.82"
  wire width 33 \opB_inv_buf
  attribute \src "verilog/bsg_idiv.v:1767.30-1767.36"
  wire \opB_ld
  attribute \src "verilog/bsg_idiv.v:1770.39-1770.46"
  wire width 33 \opB_mux
  attribute \src "verilog/bsg_idiv.v:1772.14-1772.21"
  wire width 3 \opB_sel
  attribute \src "verilog/bsg_idiv.v:1771.24-1771.32"
  wire width 33 \opB_xnor
  attribute \src "verilog/bsg_idiv.v:1770.19-1770.22"
  wire width 33 \opC
  attribute \src "verilog/bsg_idiv.v:1767.37-1767.43"
  wire \opC_ld
  attribute \src "verilog/bsg_idiv.v:1770.47-1770.54"
  wire width 33 \opC_mux
  attribute \src "verilog/bsg_idiv.v:1772.22-1772.29"
  wire width 3 \opC_sel
  attribute \src "verilog/bsg_idiv.v:1756.17-1756.27"
  wire width 32 output 9 \quotient_o
  attribute \src "verilog/bsg_idiv.v:1763.10-1763.17"
  wire output 4 \ready_o
  attribute \src "verilog/bsg_idiv.v:1757.17-1757.28"
  wire width 32 output 10 \remainder_o
  attribute \src "verilog/bsg_idiv.v:1758.9-1758.16"
  wire input 1 \reset_i
  attribute \src "verilog/bsg_idiv.v:1761.9-1761.21"
  wire input 7 \signed_div_i
  attribute \src "verilog/bsg_idiv.v:1766.20-1766.32"
  wire \signed_div_r
  attribute \src "verilog/bsg_idiv.v:1760.9-1760.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_idiv.v:1764.10-1764.13"
  wire output 8 \v_o
  attribute \src "verilog/bsg_idiv.v:1762.9-1762.15"
  wire input 11 \yumi_i
  attribute \src "verilog/bsg_idiv.v:1766.71-1766.86"
  wire \zero_divisor_li
  attribute \src "verilog/bsg_idiv.v:1983.24-1983.52"
  cell $and $and$verilog/bsg_idiv.v:1983$1293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_div_r
    connect \B \divisor_r [31]
    connect \Y \divisor_msb
  end
  attribute \src "verilog/bsg_idiv.v:1984.25-1984.54"
  cell $and $and$verilog/bsg_idiv.v:1984$1294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_div_r
    connect \B \dividend_r [31]
    connect \Y \dividend_msb
  end
  attribute \src "verilog/bsg_idiv.v:1985.28-1985.32"
  cell $not $not$verilog/bsg_idiv.v:1985$1295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N30
    connect \Y \zero_divisor_li
  end
  attribute \src "verilog/bsg_idiv.v:2017.24-2017.36"
  cell $not $not$verilog/bsg_idiv.v:2017$1327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \add_out [32]
    connect \Y \n_2_net__0_
  end
  attribute \src "verilog/bsg_idiv.v:2018.21-2018.31"
  cell $not $not$verilog/bsg_idiv.v:2018$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opA_clr_l
    connect \Y \n_3_net_
  end
  attribute \src "verilog/bsg_idiv.v:2019.21-2019.31"
  cell $not $not$verilog/bsg_idiv.v:2019$1329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opB_clr_l
    connect \Y \n_4_net_
  end
  attribute \src "verilog/bsg_idiv.v:1986.16-1986.34"
  cell $or $or$verilog/bsg_idiv.v:1986$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \B \divisor_r [0]
    connect \Y \N30
  end
  attribute \src "verilog/bsg_idiv.v:1987.16-1987.34"
  cell $or $or$verilog/bsg_idiv.v:1987$1297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \B \divisor_r [1]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_idiv.v:1988.16-1988.34"
  cell $or $or$verilog/bsg_idiv.v:1988$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \B \divisor_r [2]
    connect \Y \N28
  end
  attribute \src "verilog/bsg_idiv.v:1989.16-1989.34"
  cell $or $or$verilog/bsg_idiv.v:1989$1299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \B \divisor_r [3]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_idiv.v:1990.16-1990.34"
  cell $or $or$verilog/bsg_idiv.v:1990$1300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \B \divisor_r [4]
    connect \Y \N26
  end
  attribute \src "verilog/bsg_idiv.v:1991.16-1991.34"
  cell $or $or$verilog/bsg_idiv.v:1991$1301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \B \divisor_r [5]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_idiv.v:1992.16-1992.34"
  cell $or $or$verilog/bsg_idiv.v:1992$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \B \divisor_r [6]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_idiv.v:1993.16-1993.34"
  cell $or $or$verilog/bsg_idiv.v:1993$1303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \B \divisor_r [7]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_idiv.v:1994.16-1994.34"
  cell $or $or$verilog/bsg_idiv.v:1994$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \B \divisor_r [8]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_idiv.v:1995.16-1995.34"
  cell $or $or$verilog/bsg_idiv.v:1995$1305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \B \divisor_r [9]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_idiv.v:1996.16-1996.35"
  cell $or $or$verilog/bsg_idiv.v:1996$1306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \B \divisor_r [10]
    connect \Y \N20
  end
  attribute \src "verilog/bsg_idiv.v:1997.16-1997.35"
  cell $or $or$verilog/bsg_idiv.v:1997$1307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \B \divisor_r [11]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_idiv.v:1998.16-1998.35"
  cell $or $or$verilog/bsg_idiv.v:1998$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \B \divisor_r [12]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_idiv.v:1999.16-1999.35"
  cell $or $or$verilog/bsg_idiv.v:1999$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \B \divisor_r [13]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_idiv.v:2000.16-2000.35"
  cell $or $or$verilog/bsg_idiv.v:2000$1310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \B \divisor_r [14]
    connect \Y \N16
  end
  attribute \src "verilog/bsg_idiv.v:2001.16-2001.35"
  cell $or $or$verilog/bsg_idiv.v:2001$1311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \divisor_r [15]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_idiv.v:2002.16-2002.35"
  cell $or $or$verilog/bsg_idiv.v:2002$1312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \B \divisor_r [16]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_idiv.v:2003.16-2003.35"
  cell $or $or$verilog/bsg_idiv.v:2003$1313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \divisor_r [17]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_idiv.v:2004.16-2004.35"
  cell $or $or$verilog/bsg_idiv.v:2004$1314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \divisor_r [18]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_idiv.v:2005.16-2005.35"
  cell $or $or$verilog/bsg_idiv.v:2005$1315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \divisor_r [19]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_idiv.v:2006.16-2006.34"
  cell $or $or$verilog/bsg_idiv.v:2006$1316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \divisor_r [20]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_idiv.v:2007.15-2007.33"
  cell $or $or$verilog/bsg_idiv.v:2007$1317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \divisor_r [21]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_idiv.v:2008.15-2008.33"
  cell $or $or$verilog/bsg_idiv.v:2008$1318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \divisor_r [22]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_idiv.v:2009.15-2009.33"
  cell $or $or$verilog/bsg_idiv.v:2009$1319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \divisor_r [23]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_idiv.v:2010.15-2010.33"
  cell $or $or$verilog/bsg_idiv.v:2010$1320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \divisor_r [24]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_idiv.v:2011.15-2011.33"
  cell $or $or$verilog/bsg_idiv.v:2011$1321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \divisor_r [25]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_idiv.v:2012.15-2012.33"
  cell $or $or$verilog/bsg_idiv.v:2012$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \divisor_r [26]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_idiv.v:2013.15-2013.33"
  cell $or $or$verilog/bsg_idiv.v:2013$1323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \divisor_r [27]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_idiv.v:2014.15-2014.33"
  cell $or $or$verilog/bsg_idiv.v:2014$1324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \divisor_r [28]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_idiv.v:2015.15-2015.33"
  cell $or $or$verilog/bsg_idiv.v:2015$1325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \divisor_r [29]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_idiv.v:2016.15-2016.44"
  cell $or $or$verilog/bsg_idiv.v:2016$1326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \divisor_r [31]
    connect \B \divisor_r [30]
    connect \Y \N0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1946.3-1952.4"
  cell \bsg_adder_cin_width_p33 \adder
    connect \a_i \add_in0
    connect \b_i \add_in1
    connect \cin_i \adder_cin
    connect \o \add_out
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1894.3-1898.4"
  cell \bsg_buf_ctrl_width_p33 \buf_opA_clr
    connect \i \n_3_net_
    connect \o \opA_clr_buf
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1878.3-1882.4"
  cell \bsg_buf_ctrl_width_p33 \buf_opA_inv
    connect \i \opA_inv
    connect \o \opA_inv_buf
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1902.3-1906.4"
  cell \bsg_buf_ctrl_width_p33 \buf_opB_clr
    connect \i \n_4_net_
    connect \o \opB_clr_buf
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1886.3-1890.4"
  cell \bsg_buf_ctrl_width_p33 \buf_opB_inv
    connect \i \opB_inv
    connect \o \opB_inv_buf
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1956.3-1981.4"
  cell \bsg_idiv_iterative_controller \control
    connect \adder_cin_o \adder_cin
    connect \adder_result_is_neg_i \add_out [32]
    connect \clk_i \clk_i
    connect \latch_inputs_o \latch_inputs
    connect \opA_clr_l_o \opA_clr_l
    connect \opA_inv_o \opA_inv
    connect \opA_is_neg_i \opA [32]
    connect \opA_ld_o \opA_ld
    connect \opA_sel_o \opA_sel
    connect \opB_clr_l_o \opB_clr_l
    connect \opB_inv_o \opB_inv
    connect \opB_ld_o \opB_ld
    connect \opB_sel_o \opB_sel
    connect \opC_is_neg_i \opC [32]
    connect \opC_ld_o \opC_ld
    connect \opC_sel_o \opC_sel
    connect \ready_o \ready_o
    connect \reset_i \reset_i
    connect \signed_div_r_i \signed_div_r
    connect \v_i \v_i
    connect \v_o \v_o
    connect \yumi_i \yumi_i
    connect \zero_divisor_i \zero_divisor_li
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1801.3-1807.4"
  cell \bsg_dff_en_width_p32 \dividend_reg
    connect \clk_i \clk_i
    connect \data_i \dividend_i
    connect \data_o \dividend_r
    connect \en_i \latch_inputs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1811.3-1817.4"
  cell \bsg_dff_en_width_p32 \divisor_reg
    connect \clk_i \clk_i
    connect \data_i \divisor_i
    connect \data_o \divisor_r
    connect \en_i \latch_inputs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1821.3-1826.4"
  cell \bsg_mux_width_p33_els_p2 \muxA
    connect \data_i { \divisor_msb \divisor_r \add_out }
    connect \data_o \opA_mux
    connect \sel_i \opA_sel
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1830.3-1835.4"
  cell \bsg_mux_one_hot_width_p33_els_p3 \muxB
    connect \data_i { \opC \add_out \add_out [31:0] \opC [32] }
    connect \data_o \opB_mux
    connect \sel_one_hot_i \opB_sel
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1839.3-1844.4"
  cell \bsg_mux_one_hot_width_p33_els_p3 \muxC
    connect \data_i { \dividend_msb \dividend_r \add_out \opC [31:0] \n_2_net__0_ }
    connect \data_o \opC_mux
    connect \sel_one_hot_i \opC_sel
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1928.3-1933.4"
  cell \bsg_nor2_width_p33 \nor_opA
    connect \a_i \opA_xnor
    connect \b_i \opA_clr_buf
    connect \o \add_in0
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1937.3-1942.4"
  cell \bsg_nor2_width_p33 \nor_opB
    connect \a_i \opB_xnor
    connect \b_i \opB_clr_buf
    connect \o \add_in1
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1848.3-1854.4"
  cell \bsg_dff_en_width_p33 \opA_reg
    connect \clk_i \clk_i
    connect \data_i \opA_mux
    connect \data_o \opA
    connect \en_i \opA_ld
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1858.3-1864.4"
  cell \bsg_dff_en_width_p33 \opB_reg
    connect \clk_i \clk_i
    connect \data_i \opB_mux
    connect \data_o \opB
    connect \en_i \opB_ld
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1868.3-1874.4"
  cell \bsg_dff_en_width_p33 \opC_reg
    connect \clk_i \clk_i
    connect \data_i \opC_mux
    connect \data_o \opC
    connect \en_i \opC_ld
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1783.3-1787.4"
  cell \bsg_buf_width_p32 \quotient_buf
    connect \i \opC [31:0]
    connect \o \quotient_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1775.3-1779.4"
  cell \bsg_buf_width_p32 \remainder_buf
    connect \i \opA [31:0]
    connect \o \remainder_o
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1791.3-1797.4"
  cell \bsg_dff_en_width_p1 \req_reg
    connect \clk_i \clk_i
    connect \data_i \signed_div_i
    connect \data_o \signed_div_r
    connect \en_i \latch_inputs
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1910.3-1915.4"
  cell \bsg_xnor_width_p33 \xnor_opA
    connect \a_i \opA_inv_buf
    connect \b_i \opA
    connect \o \opA_xnor
  end
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:1919.3-1924.4"
  cell \bsg_xnor_width_p33 \xnor_opB
    connect \a_i \opB_inv_buf
    connect \b_i \opB
    connect \o \opB_xnor
  end
end
attribute \src "verilog/bsg_idiv.v:679.1-1735.10"
module \bsg_idiv_iterative_controller
  wire $auto$opt_dff.cc:253:combine_resets$1411
  wire $auto$opt_dff.cc:253:combine_resets$1442
  wire $auto$opt_dff.cc:253:combine_resets$1457
  wire $auto$opt_dff.cc:253:combine_resets$1464
  wire $auto$opt_dff.cc:253:combine_resets$1467
  attribute \src "verilog/bsg_idiv.v:1000.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1000$619_Y
  attribute \src "verilog/bsg_idiv.v:1001.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1001$618_Y
  attribute \src "verilog/bsg_idiv.v:1002.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1002$617_Y
  attribute \src "verilog/bsg_idiv.v:1003.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1003$616_Y
  attribute \src "verilog/bsg_idiv.v:1004.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1004$615_Y
  attribute \src "verilog/bsg_idiv.v:1005.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1005$614_Y
  attribute \src "verilog/bsg_idiv.v:1006.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1006$613_Y
  attribute \src "verilog/bsg_idiv.v:1007.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1007$612_Y
  attribute \src "verilog/bsg_idiv.v:1008.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1008$611_Y
  attribute \src "verilog/bsg_idiv.v:1009.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1009$610_Y
  attribute \src "verilog/bsg_idiv.v:1010.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1010$609_Y
  attribute \src "verilog/bsg_idiv.v:1011.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1011$608_Y
  attribute \src "verilog/bsg_idiv.v:1012.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1012$607_Y
  attribute \src "verilog/bsg_idiv.v:1013.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1013$606_Y
  attribute \src "verilog/bsg_idiv.v:1014.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1014$605_Y
  attribute \src "verilog/bsg_idiv.v:1015.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1015$604_Y
  attribute \src "verilog/bsg_idiv.v:1016.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1016$603_Y
  attribute \src "verilog/bsg_idiv.v:1017.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1017$602_Y
  attribute \src "verilog/bsg_idiv.v:1018.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1018$601_Y
  attribute \src "verilog/bsg_idiv.v:1019.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1019$600_Y
  attribute \src "verilog/bsg_idiv.v:1020.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1020$599_Y
  attribute \src "verilog/bsg_idiv.v:1021.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1021$598_Y
  attribute \src "verilog/bsg_idiv.v:1022.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:1022$597_Y
  attribute \src "verilog/bsg_idiv.v:1110.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1110$723_Y
  attribute \src "verilog/bsg_idiv.v:1111.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1111$722_Y
  attribute \src "verilog/bsg_idiv.v:1112.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1112$721_Y
  attribute \src "verilog/bsg_idiv.v:1113.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1113$720_Y
  attribute \src "verilog/bsg_idiv.v:1114.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1114$719_Y
  attribute \src "verilog/bsg_idiv.v:1115.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1115$718_Y
  attribute \src "verilog/bsg_idiv.v:1116.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1116$717_Y
  attribute \src "verilog/bsg_idiv.v:1117.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1117$716_Y
  attribute \src "verilog/bsg_idiv.v:1118.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1118$715_Y
  attribute \src "verilog/bsg_idiv.v:1119.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1119$714_Y
  attribute \src "verilog/bsg_idiv.v:1120.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1120$713_Y
  attribute \src "verilog/bsg_idiv.v:1121.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1121$712_Y
  attribute \src "verilog/bsg_idiv.v:1122.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1122$711_Y
  attribute \src "verilog/bsg_idiv.v:1123.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1123$710_Y
  attribute \src "verilog/bsg_idiv.v:1124.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1124$709_Y
  attribute \src "verilog/bsg_idiv.v:1125.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1125$708_Y
  attribute \src "verilog/bsg_idiv.v:1126.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1126$707_Y
  attribute \src "verilog/bsg_idiv.v:1127.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1127$706_Y
  attribute \src "verilog/bsg_idiv.v:1128.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1128$705_Y
  attribute \src "verilog/bsg_idiv.v:1129.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1129$704_Y
  attribute \src "verilog/bsg_idiv.v:1130.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1130$703_Y
  attribute \src "verilog/bsg_idiv.v:1131.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1131$702_Y
  attribute \src "verilog/bsg_idiv.v:1132.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1132$701_Y
  attribute \src "verilog/bsg_idiv.v:1133.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1133$700_Y
  attribute \src "verilog/bsg_idiv.v:1134.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1134$699_Y
  attribute \src "verilog/bsg_idiv.v:1135.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1135$698_Y
  attribute \src "verilog/bsg_idiv.v:1136.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1136$697_Y
  attribute \src "verilog/bsg_idiv.v:1137.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1137$696_Y
  attribute \src "verilog/bsg_idiv.v:1138.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1138$695_Y
  attribute \src "verilog/bsg_idiv.v:1139.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1139$694_Y
  attribute \src "verilog/bsg_idiv.v:1140.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1140$693_Y
  attribute \src "verilog/bsg_idiv.v:1141.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1141$692_Y
  attribute \src "verilog/bsg_idiv.v:1142.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1142$691_Y
  attribute \src "verilog/bsg_idiv.v:1143.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1143$690_Y
  attribute \src "verilog/bsg_idiv.v:1144.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1144$689_Y
  attribute \src "verilog/bsg_idiv.v:1145.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1145$688_Y
  attribute \src "verilog/bsg_idiv.v:1146.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1146$687_Y
  attribute \src "verilog/bsg_idiv.v:1147.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1147$686_Y
  attribute \src "verilog/bsg_idiv.v:1148.21-1151.40"
  wire $ternary$verilog/bsg_idiv.v:1148$685_Y
  attribute \src "verilog/bsg_idiv.v:1153.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1153$766_Y
  attribute \src "verilog/bsg_idiv.v:1154.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1154$765_Y
  attribute \src "verilog/bsg_idiv.v:1155.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1155$764_Y
  attribute \src "verilog/bsg_idiv.v:1156.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1156$763_Y
  attribute \src "verilog/bsg_idiv.v:1157.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1157$762_Y
  attribute \src "verilog/bsg_idiv.v:1158.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1158$761_Y
  attribute \src "verilog/bsg_idiv.v:1159.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1159$760_Y
  attribute \src "verilog/bsg_idiv.v:1160.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1160$759_Y
  attribute \src "verilog/bsg_idiv.v:1161.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1161$758_Y
  attribute \src "verilog/bsg_idiv.v:1162.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1162$757_Y
  attribute \src "verilog/bsg_idiv.v:1163.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1163$756_Y
  attribute \src "verilog/bsg_idiv.v:1164.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1164$755_Y
  attribute \src "verilog/bsg_idiv.v:1165.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1165$754_Y
  attribute \src "verilog/bsg_idiv.v:1166.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1166$753_Y
  attribute \src "verilog/bsg_idiv.v:1167.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1167$752_Y
  attribute \src "verilog/bsg_idiv.v:1168.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1168$751_Y
  attribute \src "verilog/bsg_idiv.v:1169.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1169$750_Y
  attribute \src "verilog/bsg_idiv.v:1170.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1170$749_Y
  attribute \src "verilog/bsg_idiv.v:1171.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1171$748_Y
  attribute \src "verilog/bsg_idiv.v:1172.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1172$747_Y
  attribute \src "verilog/bsg_idiv.v:1173.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1173$746_Y
  attribute \src "verilog/bsg_idiv.v:1174.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1174$745_Y
  attribute \src "verilog/bsg_idiv.v:1175.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1175$744_Y
  attribute \src "verilog/bsg_idiv.v:1176.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1176$743_Y
  attribute \src "verilog/bsg_idiv.v:1177.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1177$742_Y
  attribute \src "verilog/bsg_idiv.v:1178.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1178$741_Y
  attribute \src "verilog/bsg_idiv.v:1179.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1179$740_Y
  attribute \src "verilog/bsg_idiv.v:1180.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1180$739_Y
  attribute \src "verilog/bsg_idiv.v:1181.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1181$738_Y
  attribute \src "verilog/bsg_idiv.v:1182.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1182$737_Y
  attribute \src "verilog/bsg_idiv.v:1183.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1183$736_Y
  attribute \src "verilog/bsg_idiv.v:1184.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1184$735_Y
  attribute \src "verilog/bsg_idiv.v:1185.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1185$734_Y
  attribute \src "verilog/bsg_idiv.v:1186.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1186$733_Y
  attribute \src "verilog/bsg_idiv.v:1187.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1187$732_Y
  attribute \src "verilog/bsg_idiv.v:1188.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1188$731_Y
  attribute \src "verilog/bsg_idiv.v:1189.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1189$730_Y
  attribute \src "verilog/bsg_idiv.v:1190.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1190$729_Y
  attribute \src "verilog/bsg_idiv.v:1191.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1191$728_Y
  attribute \src "verilog/bsg_idiv.v:1192.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1192$727_Y
  attribute \src "verilog/bsg_idiv.v:1193.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1193$726_Y
  attribute \src "verilog/bsg_idiv.v:1194.21-1194.40"
  wire $ternary$verilog/bsg_idiv.v:1194$725_Y
  attribute \src "verilog/bsg_idiv.v:1196.22-1237.41"
  wire $ternary$verilog/bsg_idiv.v:1196$809_Y
  attribute \src "verilog/bsg_idiv.v:1239.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1239$853_Y
  attribute \src "verilog/bsg_idiv.v:1240.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1240$852_Y
  attribute \src "verilog/bsg_idiv.v:1241.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1241$851_Y
  attribute \src "verilog/bsg_idiv.v:1242.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1242$850_Y
  attribute \src "verilog/bsg_idiv.v:1243.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1243$849_Y
  attribute \src "verilog/bsg_idiv.v:1244.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1244$848_Y
  attribute \src "verilog/bsg_idiv.v:1245.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1245$847_Y
  attribute \src "verilog/bsg_idiv.v:1246.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1246$846_Y
  attribute \src "verilog/bsg_idiv.v:1247.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1247$845_Y
  attribute \src "verilog/bsg_idiv.v:1248.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1248$844_Y
  attribute \src "verilog/bsg_idiv.v:1249.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1249$843_Y
  attribute \src "verilog/bsg_idiv.v:1250.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1250$842_Y
  attribute \src "verilog/bsg_idiv.v:1251.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1251$841_Y
  attribute \src "verilog/bsg_idiv.v:1252.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1252$840_Y
  attribute \src "verilog/bsg_idiv.v:1253.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1253$839_Y
  attribute \src "verilog/bsg_idiv.v:1254.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1254$838_Y
  attribute \src "verilog/bsg_idiv.v:1255.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1255$837_Y
  attribute \src "verilog/bsg_idiv.v:1256.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1256$836_Y
  attribute \src "verilog/bsg_idiv.v:1257.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1257$835_Y
  attribute \src "verilog/bsg_idiv.v:1258.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1258$834_Y
  attribute \src "verilog/bsg_idiv.v:1259.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1259$833_Y
  attribute \src "verilog/bsg_idiv.v:1260.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1260$832_Y
  attribute \src "verilog/bsg_idiv.v:1261.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1261$831_Y
  attribute \src "verilog/bsg_idiv.v:1262.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1262$830_Y
  attribute \src "verilog/bsg_idiv.v:1263.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1263$829_Y
  attribute \src "verilog/bsg_idiv.v:1264.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1264$828_Y
  attribute \src "verilog/bsg_idiv.v:1265.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1265$827_Y
  attribute \src "verilog/bsg_idiv.v:1266.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1266$826_Y
  attribute \src "verilog/bsg_idiv.v:1267.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1267$825_Y
  attribute \src "verilog/bsg_idiv.v:1268.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1268$824_Y
  attribute \src "verilog/bsg_idiv.v:1269.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1269$823_Y
  attribute \src "verilog/bsg_idiv.v:1270.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1270$822_Y
  attribute \src "verilog/bsg_idiv.v:1271.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1271$821_Y
  attribute \src "verilog/bsg_idiv.v:1272.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1272$820_Y
  attribute \src "verilog/bsg_idiv.v:1273.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1273$819_Y
  attribute \src "verilog/bsg_idiv.v:1274.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1274$818_Y
  attribute \src "verilog/bsg_idiv.v:1275.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1275$817_Y
  attribute \src "verilog/bsg_idiv.v:1276.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1276$816_Y
  attribute \src "verilog/bsg_idiv.v:1277.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1277$815_Y
  attribute \src "verilog/bsg_idiv.v:1278.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1278$814_Y
  attribute \src "verilog/bsg_idiv.v:1279.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1279$813_Y
  attribute \src "verilog/bsg_idiv.v:1280.27-1280.56"
  wire width 2 $ternary$verilog/bsg_idiv.v:1280$812_Y
  attribute \src "verilog/bsg_idiv.v:1282.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1282$896_Y
  attribute \src "verilog/bsg_idiv.v:1283.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1283$895_Y
  attribute \src "verilog/bsg_idiv.v:1284.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1284$894_Y
  attribute \src "verilog/bsg_idiv.v:1285.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1285$893_Y
  attribute \src "verilog/bsg_idiv.v:1286.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1286$892_Y
  attribute \src "verilog/bsg_idiv.v:1287.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1287$891_Y
  attribute \src "verilog/bsg_idiv.v:1288.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1288$890_Y
  attribute \src "verilog/bsg_idiv.v:1289.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1289$889_Y
  attribute \src "verilog/bsg_idiv.v:1290.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1290$888_Y
  attribute \src "verilog/bsg_idiv.v:1291.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1291$887_Y
  attribute \src "verilog/bsg_idiv.v:1292.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1292$886_Y
  attribute \src "verilog/bsg_idiv.v:1293.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1293$885_Y
  attribute \src "verilog/bsg_idiv.v:1294.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1294$884_Y
  attribute \src "verilog/bsg_idiv.v:1295.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1295$883_Y
  attribute \src "verilog/bsg_idiv.v:1296.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1296$882_Y
  attribute \src "verilog/bsg_idiv.v:1297.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1297$881_Y
  attribute \src "verilog/bsg_idiv.v:1298.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1298$880_Y
  attribute \src "verilog/bsg_idiv.v:1299.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1299$879_Y
  attribute \src "verilog/bsg_idiv.v:1300.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1300$878_Y
  attribute \src "verilog/bsg_idiv.v:1301.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1301$877_Y
  attribute \src "verilog/bsg_idiv.v:1302.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1302$876_Y
  attribute \src "verilog/bsg_idiv.v:1303.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1303$875_Y
  attribute \src "verilog/bsg_idiv.v:1304.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1304$874_Y
  attribute \src "verilog/bsg_idiv.v:1305.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1305$873_Y
  attribute \src "verilog/bsg_idiv.v:1306.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1306$872_Y
  attribute \src "verilog/bsg_idiv.v:1307.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1307$871_Y
  attribute \src "verilog/bsg_idiv.v:1308.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1308$870_Y
  attribute \src "verilog/bsg_idiv.v:1309.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1309$869_Y
  attribute \src "verilog/bsg_idiv.v:1310.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1310$868_Y
  attribute \src "verilog/bsg_idiv.v:1311.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1311$867_Y
  attribute \src "verilog/bsg_idiv.v:1312.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1312$866_Y
  attribute \src "verilog/bsg_idiv.v:1313.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1313$865_Y
  attribute \src "verilog/bsg_idiv.v:1314.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1314$864_Y
  attribute \src "verilog/bsg_idiv.v:1315.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1315$863_Y
  attribute \src "verilog/bsg_idiv.v:1316.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1316$862_Y
  attribute \src "verilog/bsg_idiv.v:1317.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1317$861_Y
  attribute \src "verilog/bsg_idiv.v:1318.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1318$860_Y
  attribute \src "verilog/bsg_idiv.v:1319.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1319$859_Y
  attribute \src "verilog/bsg_idiv.v:1320.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1320$858_Y
  attribute \src "verilog/bsg_idiv.v:1321.21-1323.40"
  wire $ternary$verilog/bsg_idiv.v:1321$857_Y
  attribute \src "verilog/bsg_idiv.v:1325.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1325$939_Y
  attribute \src "verilog/bsg_idiv.v:1326.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1326$938_Y
  attribute \src "verilog/bsg_idiv.v:1327.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1327$937_Y
  attribute \src "verilog/bsg_idiv.v:1328.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1328$936_Y
  attribute \src "verilog/bsg_idiv.v:1329.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1329$935_Y
  attribute \src "verilog/bsg_idiv.v:1330.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1330$934_Y
  attribute \src "verilog/bsg_idiv.v:1331.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1331$933_Y
  attribute \src "verilog/bsg_idiv.v:1332.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1332$932_Y
  attribute \src "verilog/bsg_idiv.v:1333.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1333$931_Y
  attribute \src "verilog/bsg_idiv.v:1334.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1334$930_Y
  attribute \src "verilog/bsg_idiv.v:1335.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1335$929_Y
  attribute \src "verilog/bsg_idiv.v:1336.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1336$928_Y
  attribute \src "verilog/bsg_idiv.v:1337.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1337$927_Y
  attribute \src "verilog/bsg_idiv.v:1338.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1338$926_Y
  attribute \src "verilog/bsg_idiv.v:1339.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1339$925_Y
  attribute \src "verilog/bsg_idiv.v:1340.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1340$924_Y
  attribute \src "verilog/bsg_idiv.v:1341.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1341$923_Y
  attribute \src "verilog/bsg_idiv.v:1342.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1342$922_Y
  attribute \src "verilog/bsg_idiv.v:1343.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1343$921_Y
  attribute \src "verilog/bsg_idiv.v:1344.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1344$920_Y
  attribute \src "verilog/bsg_idiv.v:1345.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1345$919_Y
  attribute \src "verilog/bsg_idiv.v:1346.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1346$918_Y
  attribute \src "verilog/bsg_idiv.v:1347.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1347$917_Y
  attribute \src "verilog/bsg_idiv.v:1348.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1348$916_Y
  attribute \src "verilog/bsg_idiv.v:1349.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1349$915_Y
  attribute \src "verilog/bsg_idiv.v:1350.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1350$914_Y
  attribute \src "verilog/bsg_idiv.v:1351.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1351$913_Y
  attribute \src "verilog/bsg_idiv.v:1352.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1352$912_Y
  attribute \src "verilog/bsg_idiv.v:1353.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1353$911_Y
  attribute \src "verilog/bsg_idiv.v:1354.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1354$910_Y
  attribute \src "verilog/bsg_idiv.v:1355.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1355$909_Y
  attribute \src "verilog/bsg_idiv.v:1356.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1356$908_Y
  attribute \src "verilog/bsg_idiv.v:1357.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1357$907_Y
  attribute \src "verilog/bsg_idiv.v:1358.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1358$906_Y
  attribute \src "verilog/bsg_idiv.v:1359.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1359$905_Y
  attribute \src "verilog/bsg_idiv.v:1360.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1360$904_Y
  attribute \src "verilog/bsg_idiv.v:1361.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1361$903_Y
  attribute \src "verilog/bsg_idiv.v:1362.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1362$902_Y
  attribute \src "verilog/bsg_idiv.v:1363.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1363$901_Y
  attribute \src "verilog/bsg_idiv.v:1364.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1364$900_Y
  attribute \src "verilog/bsg_idiv.v:1365.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1365$899_Y
  attribute \src "verilog/bsg_idiv.v:1366.22-1366.40"
  wire $ternary$verilog/bsg_idiv.v:1366$898_Y
  attribute \src "verilog/bsg_idiv.v:1368.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1368$982_Y
  attribute \src "verilog/bsg_idiv.v:1369.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1369$981_Y
  attribute \src "verilog/bsg_idiv.v:1370.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1370$980_Y
  attribute \src "verilog/bsg_idiv.v:1371.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1371$979_Y
  attribute \src "verilog/bsg_idiv.v:1372.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1372$978_Y
  attribute \src "verilog/bsg_idiv.v:1373.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1373$977_Y
  attribute \src "verilog/bsg_idiv.v:1374.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1374$976_Y
  attribute \src "verilog/bsg_idiv.v:1375.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1375$975_Y
  attribute \src "verilog/bsg_idiv.v:1376.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1376$974_Y
  attribute \src "verilog/bsg_idiv.v:1377.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1377$973_Y
  attribute \src "verilog/bsg_idiv.v:1378.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1378$972_Y
  attribute \src "verilog/bsg_idiv.v:1379.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1379$971_Y
  attribute \src "verilog/bsg_idiv.v:1380.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1380$970_Y
  attribute \src "verilog/bsg_idiv.v:1381.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1381$969_Y
  attribute \src "verilog/bsg_idiv.v:1382.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1382$968_Y
  attribute \src "verilog/bsg_idiv.v:1383.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1383$967_Y
  attribute \src "verilog/bsg_idiv.v:1384.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1384$966_Y
  attribute \src "verilog/bsg_idiv.v:1385.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1385$965_Y
  attribute \src "verilog/bsg_idiv.v:1386.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1386$964_Y
  attribute \src "verilog/bsg_idiv.v:1387.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1387$963_Y
  attribute \src "verilog/bsg_idiv.v:1388.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1388$962_Y
  attribute \src "verilog/bsg_idiv.v:1389.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1389$961_Y
  attribute \src "verilog/bsg_idiv.v:1390.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1390$960_Y
  attribute \src "verilog/bsg_idiv.v:1391.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1391$959_Y
  attribute \src "verilog/bsg_idiv.v:1392.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1392$958_Y
  attribute \src "verilog/bsg_idiv.v:1393.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1393$957_Y
  attribute \src "verilog/bsg_idiv.v:1394.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1394$956_Y
  attribute \src "verilog/bsg_idiv.v:1395.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1395$955_Y
  attribute \src "verilog/bsg_idiv.v:1396.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1396$954_Y
  attribute \src "verilog/bsg_idiv.v:1397.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1397$953_Y
  attribute \src "verilog/bsg_idiv.v:1398.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1398$952_Y
  attribute \src "verilog/bsg_idiv.v:1399.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1399$951_Y
  attribute \src "verilog/bsg_idiv.v:1400.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1400$950_Y
  attribute \src "verilog/bsg_idiv.v:1401.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1401$949_Y
  attribute \src "verilog/bsg_idiv.v:1402.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1402$948_Y
  attribute \src "verilog/bsg_idiv.v:1403.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1403$947_Y
  attribute \src "verilog/bsg_idiv.v:1404.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1404$946_Y
  attribute \src "verilog/bsg_idiv.v:1405.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1405$945_Y
  attribute \src "verilog/bsg_idiv.v:1406.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1406$944_Y
  attribute \src "verilog/bsg_idiv.v:1407.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1407$943_Y
  attribute \src "verilog/bsg_idiv.v:1408.24-1409.43"
  wire $ternary$verilog/bsg_idiv.v:1408$942_Y
  attribute \src "verilog/bsg_idiv.v:1411.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1411$1026_Y
  attribute \src "verilog/bsg_idiv.v:1412.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1412$1025_Y
  attribute \src "verilog/bsg_idiv.v:1413.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1413$1024_Y
  attribute \src "verilog/bsg_idiv.v:1414.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1414$1023_Y
  attribute \src "verilog/bsg_idiv.v:1415.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1415$1022_Y
  attribute \src "verilog/bsg_idiv.v:1416.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1416$1021_Y
  attribute \src "verilog/bsg_idiv.v:1417.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1417$1020_Y
  attribute \src "verilog/bsg_idiv.v:1418.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1418$1019_Y
  attribute \src "verilog/bsg_idiv.v:1419.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1419$1018_Y
  attribute \src "verilog/bsg_idiv.v:1420.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1420$1017_Y
  attribute \src "verilog/bsg_idiv.v:1421.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1421$1016_Y
  attribute \src "verilog/bsg_idiv.v:1422.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1422$1015_Y
  attribute \src "verilog/bsg_idiv.v:1423.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1423$1014_Y
  attribute \src "verilog/bsg_idiv.v:1424.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1424$1013_Y
  attribute \src "verilog/bsg_idiv.v:1425.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1425$1012_Y
  attribute \src "verilog/bsg_idiv.v:1426.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1426$1011_Y
  attribute \src "verilog/bsg_idiv.v:1427.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1427$1010_Y
  attribute \src "verilog/bsg_idiv.v:1428.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1428$1009_Y
  attribute \src "verilog/bsg_idiv.v:1429.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1429$1008_Y
  attribute \src "verilog/bsg_idiv.v:1430.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1430$1007_Y
  attribute \src "verilog/bsg_idiv.v:1431.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1431$1006_Y
  attribute \src "verilog/bsg_idiv.v:1432.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1432$1005_Y
  attribute \src "verilog/bsg_idiv.v:1433.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1433$1004_Y
  attribute \src "verilog/bsg_idiv.v:1434.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1434$1003_Y
  attribute \src "verilog/bsg_idiv.v:1435.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1435$1002_Y
  attribute \src "verilog/bsg_idiv.v:1436.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1436$1001_Y
  attribute \src "verilog/bsg_idiv.v:1437.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1437$1000_Y
  attribute \src "verilog/bsg_idiv.v:1438.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1438$999_Y
  attribute \src "verilog/bsg_idiv.v:1439.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1439$998_Y
  attribute \src "verilog/bsg_idiv.v:1440.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1440$997_Y
  attribute \src "verilog/bsg_idiv.v:1441.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1441$996_Y
  attribute \src "verilog/bsg_idiv.v:1442.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1442$995_Y
  attribute \src "verilog/bsg_idiv.v:1443.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1443$994_Y
  attribute \src "verilog/bsg_idiv.v:1444.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1444$993_Y
  attribute \src "verilog/bsg_idiv.v:1445.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1445$992_Y
  attribute \src "verilog/bsg_idiv.v:1446.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1446$991_Y
  attribute \src "verilog/bsg_idiv.v:1447.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1447$990_Y
  attribute \src "verilog/bsg_idiv.v:1448.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1448$989_Y
  attribute \src "verilog/bsg_idiv.v:1449.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1449$988_Y
  attribute \src "verilog/bsg_idiv.v:1450.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1450$987_Y
  attribute \src "verilog/bsg_idiv.v:1451.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1451$986_Y
  attribute \src "verilog/bsg_idiv.v:1452.22-1452.57"
  wire width 3 $ternary$verilog/bsg_idiv.v:1452$985_Y
  attribute \src "verilog/bsg_idiv.v:1454.19-1495.38"
  wire $ternary$verilog/bsg_idiv.v:1454$1069_Y
  attribute \src "verilog/bsg_idiv.v:1455.19-1495.38"
  wire $ternary$verilog/bsg_idiv.v:1455$1068_Y
  attribute \src "verilog/bsg_idiv.v:1497.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1497$1112_Y
  attribute \src "verilog/bsg_idiv.v:1498.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1498$1111_Y
  attribute \src "verilog/bsg_idiv.v:1499.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1499$1110_Y
  attribute \src "verilog/bsg_idiv.v:1500.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1500$1109_Y
  attribute \src "verilog/bsg_idiv.v:1501.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1501$1108_Y
  attribute \src "verilog/bsg_idiv.v:1502.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1502$1107_Y
  attribute \src "verilog/bsg_idiv.v:1503.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1503$1106_Y
  attribute \src "verilog/bsg_idiv.v:1504.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1504$1105_Y
  attribute \src "verilog/bsg_idiv.v:1505.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1505$1104_Y
  attribute \src "verilog/bsg_idiv.v:1506.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1506$1103_Y
  attribute \src "verilog/bsg_idiv.v:1507.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1507$1102_Y
  attribute \src "verilog/bsg_idiv.v:1508.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1508$1101_Y
  attribute \src "verilog/bsg_idiv.v:1509.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1509$1100_Y
  attribute \src "verilog/bsg_idiv.v:1510.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1510$1099_Y
  attribute \src "verilog/bsg_idiv.v:1511.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1511$1098_Y
  attribute \src "verilog/bsg_idiv.v:1512.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1512$1097_Y
  attribute \src "verilog/bsg_idiv.v:1513.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1513$1096_Y
  attribute \src "verilog/bsg_idiv.v:1514.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1514$1095_Y
  attribute \src "verilog/bsg_idiv.v:1515.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1515$1094_Y
  attribute \src "verilog/bsg_idiv.v:1516.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1516$1093_Y
  attribute \src "verilog/bsg_idiv.v:1517.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1517$1092_Y
  attribute \src "verilog/bsg_idiv.v:1518.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1518$1091_Y
  attribute \src "verilog/bsg_idiv.v:1519.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1519$1090_Y
  attribute \src "verilog/bsg_idiv.v:1520.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1520$1089_Y
  attribute \src "verilog/bsg_idiv.v:1521.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1521$1088_Y
  attribute \src "verilog/bsg_idiv.v:1522.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1522$1087_Y
  attribute \src "verilog/bsg_idiv.v:1523.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1523$1086_Y
  attribute \src "verilog/bsg_idiv.v:1524.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1524$1085_Y
  attribute \src "verilog/bsg_idiv.v:1525.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1525$1084_Y
  attribute \src "verilog/bsg_idiv.v:1526.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1526$1083_Y
  attribute \src "verilog/bsg_idiv.v:1527.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1527$1082_Y
  attribute \src "verilog/bsg_idiv.v:1528.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1528$1081_Y
  attribute \src "verilog/bsg_idiv.v:1529.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1529$1080_Y
  attribute \src "verilog/bsg_idiv.v:1530.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1530$1079_Y
  attribute \src "verilog/bsg_idiv.v:1531.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1531$1078_Y
  attribute \src "verilog/bsg_idiv.v:1532.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1532$1077_Y
  attribute \src "verilog/bsg_idiv.v:1533.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1533$1076_Y
  attribute \src "verilog/bsg_idiv.v:1534.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1534$1075_Y
  attribute \src "verilog/bsg_idiv.v:1535.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1535$1074_Y
  attribute \src "verilog/bsg_idiv.v:1536.24-1538.42"
  wire $ternary$verilog/bsg_idiv.v:1536$1073_Y
  attribute \src "verilog/bsg_idiv.v:1540.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1540$1155_Y
  attribute \src "verilog/bsg_idiv.v:1541.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1541$1154_Y
  attribute \src "verilog/bsg_idiv.v:1542.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1542$1153_Y
  attribute \src "verilog/bsg_idiv.v:1543.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1543$1152_Y
  attribute \src "verilog/bsg_idiv.v:1544.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1544$1151_Y
  attribute \src "verilog/bsg_idiv.v:1545.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1545$1150_Y
  attribute \src "verilog/bsg_idiv.v:1546.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1546$1149_Y
  attribute \src "verilog/bsg_idiv.v:1547.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1547$1148_Y
  attribute \src "verilog/bsg_idiv.v:1548.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1548$1147_Y
  attribute \src "verilog/bsg_idiv.v:1549.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1549$1146_Y
  attribute \src "verilog/bsg_idiv.v:1550.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1550$1145_Y
  attribute \src "verilog/bsg_idiv.v:1551.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1551$1144_Y
  attribute \src "verilog/bsg_idiv.v:1552.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1552$1143_Y
  attribute \src "verilog/bsg_idiv.v:1553.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1553$1142_Y
  attribute \src "verilog/bsg_idiv.v:1554.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1554$1141_Y
  attribute \src "verilog/bsg_idiv.v:1555.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1555$1140_Y
  attribute \src "verilog/bsg_idiv.v:1556.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1556$1139_Y
  attribute \src "verilog/bsg_idiv.v:1557.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1557$1138_Y
  attribute \src "verilog/bsg_idiv.v:1558.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1558$1137_Y
  attribute \src "verilog/bsg_idiv.v:1559.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1559$1136_Y
  attribute \src "verilog/bsg_idiv.v:1560.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1560$1135_Y
  attribute \src "verilog/bsg_idiv.v:1561.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1561$1134_Y
  attribute \src "verilog/bsg_idiv.v:1562.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1562$1133_Y
  attribute \src "verilog/bsg_idiv.v:1563.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1563$1132_Y
  attribute \src "verilog/bsg_idiv.v:1564.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1564$1131_Y
  attribute \src "verilog/bsg_idiv.v:1565.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1565$1130_Y
  attribute \src "verilog/bsg_idiv.v:1566.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1566$1129_Y
  attribute \src "verilog/bsg_idiv.v:1567.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1567$1128_Y
  attribute \src "verilog/bsg_idiv.v:1568.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1568$1127_Y
  attribute \src "verilog/bsg_idiv.v:1569.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1569$1126_Y
  attribute \src "verilog/bsg_idiv.v:1570.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1570$1125_Y
  attribute \src "verilog/bsg_idiv.v:1571.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1571$1124_Y
  attribute \src "verilog/bsg_idiv.v:1572.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1572$1123_Y
  attribute \src "verilog/bsg_idiv.v:1573.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1573$1122_Y
  attribute \src "verilog/bsg_idiv.v:1574.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1574$1121_Y
  attribute \src "verilog/bsg_idiv.v:1575.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1575$1120_Y
  attribute \src "verilog/bsg_idiv.v:1576.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1576$1119_Y
  attribute \src "verilog/bsg_idiv.v:1577.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1577$1118_Y
  attribute \src "verilog/bsg_idiv.v:1578.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1578$1117_Y
  attribute \src "verilog/bsg_idiv.v:1579.24-1581.43"
  wire $ternary$verilog/bsg_idiv.v:1579$1116_Y
  attribute \src "verilog/bsg_idiv.v:1583.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1583$1198_Y
  attribute \src "verilog/bsg_idiv.v:1584.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1584$1197_Y
  attribute \src "verilog/bsg_idiv.v:1585.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1585$1196_Y
  attribute \src "verilog/bsg_idiv.v:1586.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1586$1195_Y
  attribute \src "verilog/bsg_idiv.v:1587.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1587$1194_Y
  attribute \src "verilog/bsg_idiv.v:1588.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1588$1193_Y
  attribute \src "verilog/bsg_idiv.v:1589.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1589$1192_Y
  attribute \src "verilog/bsg_idiv.v:1590.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1590$1191_Y
  attribute \src "verilog/bsg_idiv.v:1591.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1591$1190_Y
  attribute \src "verilog/bsg_idiv.v:1592.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1592$1189_Y
  attribute \src "verilog/bsg_idiv.v:1593.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1593$1188_Y
  attribute \src "verilog/bsg_idiv.v:1594.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1594$1187_Y
  attribute \src "verilog/bsg_idiv.v:1595.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1595$1186_Y
  attribute \src "verilog/bsg_idiv.v:1596.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1596$1185_Y
  attribute \src "verilog/bsg_idiv.v:1597.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1597$1184_Y
  attribute \src "verilog/bsg_idiv.v:1598.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1598$1183_Y
  attribute \src "verilog/bsg_idiv.v:1599.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1599$1182_Y
  attribute \src "verilog/bsg_idiv.v:1600.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1600$1181_Y
  attribute \src "verilog/bsg_idiv.v:1601.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1601$1180_Y
  attribute \src "verilog/bsg_idiv.v:1602.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1602$1179_Y
  attribute \src "verilog/bsg_idiv.v:1603.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1603$1178_Y
  attribute \src "verilog/bsg_idiv.v:1604.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1604$1177_Y
  attribute \src "verilog/bsg_idiv.v:1605.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1605$1176_Y
  attribute \src "verilog/bsg_idiv.v:1606.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1606$1175_Y
  attribute \src "verilog/bsg_idiv.v:1607.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1607$1174_Y
  attribute \src "verilog/bsg_idiv.v:1608.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1608$1173_Y
  attribute \src "verilog/bsg_idiv.v:1609.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1609$1172_Y
  attribute \src "verilog/bsg_idiv.v:1610.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1610$1171_Y
  attribute \src "verilog/bsg_idiv.v:1611.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1611$1170_Y
  attribute \src "verilog/bsg_idiv.v:1612.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1612$1169_Y
  attribute \src "verilog/bsg_idiv.v:1613.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1613$1168_Y
  attribute \src "verilog/bsg_idiv.v:1614.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1614$1167_Y
  attribute \src "verilog/bsg_idiv.v:1615.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1615$1166_Y
  attribute \src "verilog/bsg_idiv.v:1616.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1616$1165_Y
  attribute \src "verilog/bsg_idiv.v:1617.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1617$1164_Y
  attribute \src "verilog/bsg_idiv.v:1618.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1618$1163_Y
  attribute \src "verilog/bsg_idiv.v:1619.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1619$1162_Y
  attribute \src "verilog/bsg_idiv.v:1620.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1620$1161_Y
  attribute \src "verilog/bsg_idiv.v:1621.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1621$1160_Y
  attribute \src "verilog/bsg_idiv.v:1622.22-1624.41"
  wire $ternary$verilog/bsg_idiv.v:1622$1159_Y
  attribute \src "verilog/bsg_idiv.v:982.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:982$637_Y
  attribute \src "verilog/bsg_idiv.v:983.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:983$636_Y
  attribute \src "verilog/bsg_idiv.v:984.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:984$635_Y
  attribute \src "verilog/bsg_idiv.v:985.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:985$634_Y
  attribute \src "verilog/bsg_idiv.v:986.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:986$633_Y
  attribute \src "verilog/bsg_idiv.v:987.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:987$632_Y
  attribute \src "verilog/bsg_idiv.v:988.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:988$631_Y
  attribute \src "verilog/bsg_idiv.v:989.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:989$630_Y
  attribute \src "verilog/bsg_idiv.v:990.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:990$629_Y
  attribute \src "verilog/bsg_idiv.v:991.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:991$628_Y
  attribute \src "verilog/bsg_idiv.v:992.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:992$627_Y
  attribute \src "verilog/bsg_idiv.v:993.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:993$626_Y
  attribute \src "verilog/bsg_idiv.v:994.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:994$625_Y
  attribute \src "verilog/bsg_idiv.v:995.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:995$624_Y
  attribute \src "verilog/bsg_idiv.v:996.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:996$623_Y
  attribute \src "verilog/bsg_idiv.v:997.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:997$622_Y
  attribute \src "verilog/bsg_idiv.v:998.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:998$621_Y
  attribute \src "verilog/bsg_idiv.v:999.23-1023.76"
  wire width 6 $ternary$verilog/bsg_idiv.v:999$620_Y
  attribute \src "verilog/bsg_idiv.v:731.43-731.45"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:731.46-731.48"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:731.73-731.76"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:736.43-736.47"
  wire \N100
  attribute \src "verilog/bsg_idiv.v:736.48-736.52"
  wire \N101
  attribute \src "verilog/bsg_idiv.v:736.53-736.57"
  wire \N102
  attribute \src "verilog/bsg_idiv.v:736.58-736.62"
  wire \N103
  attribute \src "verilog/bsg_idiv.v:736.63-736.67"
  wire \N104
  attribute \src "verilog/bsg_idiv.v:736.68-736.72"
  wire \N105
  attribute \src "verilog/bsg_idiv.v:737.3-737.7"
  wire \N108
  attribute \src "verilog/bsg_idiv.v:731.77-731.80"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:737.13-737.17"
  wire \N110
  attribute \src "verilog/bsg_idiv.v:737.33-737.37"
  wire \N114
  attribute \src "verilog/bsg_idiv.v:737.43-737.47"
  wire \N116
  attribute \src "verilog/bsg_idiv.v:737.58-737.62"
  wire \N119
  attribute \src "verilog/bsg_idiv.v:732.3-732.6"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:737.63-737.67"
  wire \N120
  attribute \src "verilog/bsg_idiv.v:737.68-737.72"
  wire \N121
  attribute \src "verilog/bsg_idiv.v:737.73-737.77"
  wire \N122
  attribute \src "verilog/bsg_idiv.v:738.23-738.27"
  wire \N128
  attribute \src "verilog/bsg_idiv.v:738.28-738.32"
  wire \N129
  attribute \src "verilog/bsg_idiv.v:738.53-738.57"
  wire \N134
  attribute \src "verilog/bsg_idiv.v:738.58-738.62"
  wire \N135
  attribute \src "verilog/bsg_idiv.v:739.3-739.7"
  wire \N140
  attribute \src "verilog/bsg_idiv.v:739.8-739.12"
  wire \N141
  attribute \src "verilog/bsg_idiv.v:739.13-739.17"
  wire \N142
  attribute \src "verilog/bsg_idiv.v:739.18-739.22"
  wire \N143
  attribute \src "verilog/bsg_idiv.v:739.28-739.32"
  wire \N145
  attribute \src "verilog/bsg_idiv.v:739.33-739.37"
  wire \N146
  attribute \src "verilog/bsg_idiv.v:739.38-739.42"
  wire \N147
  attribute \src "verilog/bsg_idiv.v:739.63-739.67"
  wire \N152
  attribute \src "verilog/bsg_idiv.v:739.68-739.72"
  wire \N153
  attribute \src "verilog/bsg_idiv.v:740.13-740.17"
  wire \N158
  attribute \src "verilog/bsg_idiv.v:740.18-740.22"
  wire \N159
  attribute \src "verilog/bsg_idiv.v:740.43-740.47"
  wire \N164
  attribute \src "verilog/bsg_idiv.v:740.48-740.52"
  wire \N165
  attribute \src "verilog/bsg_idiv.v:740.58-740.62"
  wire \N167
  attribute \src "verilog/bsg_idiv.v:740.68-740.72"
  wire \N169
  attribute \src "verilog/bsg_idiv.v:740.73-740.77"
  wire \N170
  attribute \src "verilog/bsg_idiv.v:740.78-740.82"
  wire \N171
  attribute \src "verilog/bsg_idiv.v:741.23-741.27"
  wire \N176
  attribute \src "verilog/bsg_idiv.v:741.28-741.32"
  wire \N177
  attribute \src "verilog/bsg_idiv.v:741.53-741.57"
  wire \N182
  attribute \src "verilog/bsg_idiv.v:741.58-741.62"
  wire \N183
  attribute \src "verilog/bsg_idiv.v:742.3-742.7"
  wire \N188
  attribute \src "verilog/bsg_idiv.v:742.8-742.12"
  wire \N189
  attribute \src "verilog/bsg_idiv.v:742.28-742.32"
  wire \N193
  attribute \src "verilog/bsg_idiv.v:742.33-742.37"
  wire \N194
  attribute \src "verilog/bsg_idiv.v:742.38-742.42"
  wire \N195
  attribute \src "verilog/bsg_idiv.v:731.49-731.51"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:742.63-742.67"
  wire \N200
  attribute \src "verilog/bsg_idiv.v:742.68-742.72"
  wire \N201
  attribute \src "verilog/bsg_idiv.v:743.13-743.17"
  wire \N206
  attribute \src "verilog/bsg_idiv.v:743.18-743.22"
  wire \N207
  attribute \src "verilog/bsg_idiv.v:743.43-743.47"
  wire \N212
  attribute \src "verilog/bsg_idiv.v:743.48-743.52"
  wire \N213
  attribute \src "verilog/bsg_idiv.v:743.68-743.72"
  wire \N217
  attribute \src "verilog/bsg_idiv.v:743.73-743.77"
  wire \N218
  attribute \src "verilog/bsg_idiv.v:743.78-743.82"
  wire \N219
  attribute \src "verilog/bsg_idiv.v:744.23-744.27"
  wire \N224
  attribute \src "verilog/bsg_idiv.v:744.28-744.32"
  wire \N225
  attribute \src "verilog/bsg_idiv.v:744.53-744.57"
  wire \N230
  attribute \src "verilog/bsg_idiv.v:744.58-744.62"
  wire \N231
  attribute \src "verilog/bsg_idiv.v:745.3-745.7"
  wire \N236
  attribute \src "verilog/bsg_idiv.v:745.8-745.12"
  wire \N237
  attribute \src "verilog/bsg_idiv.v:745.13-745.17"
  wire \N238
  attribute \src "verilog/bsg_idiv.v:745.28-745.32"
  wire \N241
  attribute \src "verilog/bsg_idiv.v:745.33-745.37"
  wire \N242
  attribute \src "verilog/bsg_idiv.v:745.38-745.42"
  wire \N243
  attribute \src "verilog/bsg_idiv.v:745.63-745.67"
  wire \N248
  attribute \src "verilog/bsg_idiv.v:745.68-745.72"
  wire \N249
  attribute \src "verilog/bsg_idiv.v:746.13-746.17"
  wire \N254
  attribute \src "verilog/bsg_idiv.v:746.18-746.22"
  wire \N255
  attribute \src "verilog/bsg_idiv.v:746.43-746.47"
  wire \N260
  attribute \src "verilog/bsg_idiv.v:746.48-746.52"
  wire \N261
  attribute \src "verilog/bsg_idiv.v:746.68-746.72"
  wire \N265
  attribute \src "verilog/bsg_idiv.v:746.73-746.77"
  wire \N266
  attribute \src "verilog/bsg_idiv.v:746.78-746.82"
  wire \N267
  attribute \src "verilog/bsg_idiv.v:747.23-747.27"
  wire \N272
  attribute \src "verilog/bsg_idiv.v:747.28-747.32"
  wire \N273
  attribute \src "verilog/bsg_idiv.v:747.53-747.57"
  wire \N278
  attribute \src "verilog/bsg_idiv.v:747.58-747.62"
  wire \N279
  attribute \src "verilog/bsg_idiv.v:748.3-748.7"
  wire \N284
  attribute \src "verilog/bsg_idiv.v:748.8-748.12"
  wire \N285
  attribute \src "verilog/bsg_idiv.v:748.28-748.32"
  wire \N289
  attribute \src "verilog/bsg_idiv.v:748.33-748.37"
  wire \N290
  attribute \src "verilog/bsg_idiv.v:748.38-748.42"
  wire \N291
  attribute \src "verilog/bsg_idiv.v:748.63-748.67"
  wire \N296
  attribute \src "verilog/bsg_idiv.v:748.68-748.72"
  wire \N297
  attribute \src "verilog/bsg_idiv.v:748.73-748.77"
  wire \N298
  attribute \src "verilog/bsg_idiv.v:748.78-748.82"
  wire \N299
  attribute \src "verilog/bsg_idiv.v:731.52-731.54"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:749.3-749.7"
  wire \N300
  attribute \src "verilog/bsg_idiv.v:749.8-749.12"
  wire \N301
  attribute \src "verilog/bsg_idiv.v:749.13-749.17"
  wire \N302
  attribute \src "verilog/bsg_idiv.v:749.18-749.22"
  wire \N303
  attribute \src "verilog/bsg_idiv.v:749.23-749.27"
  wire \N304
  attribute \src "verilog/bsg_idiv.v:749.28-749.32"
  wire \N305
  attribute \src "verilog/bsg_idiv.v:749.33-749.37"
  wire \N306
  attribute \src "verilog/bsg_idiv.v:749.38-749.42"
  wire \N307
  attribute \src "verilog/bsg_idiv.v:749.43-749.47"
  wire \N308
  attribute \src "verilog/bsg_idiv.v:749.48-749.52"
  wire \N309
  attribute \src "verilog/bsg_idiv.v:749.53-749.57"
  wire \N310
  attribute \src "verilog/bsg_idiv.v:749.58-749.62"
  wire \N311
  attribute \src "verilog/bsg_idiv.v:749.63-749.67"
  wire \N312
  attribute \src "verilog/bsg_idiv.v:749.68-749.72"
  wire \N313
  attribute \src "verilog/bsg_idiv.v:749.73-749.77"
  wire \N314
  attribute \src "verilog/bsg_idiv.v:749.78-749.82"
  wire \N315
  attribute \src "verilog/bsg_idiv.v:750.3-750.7"
  wire \N316
  attribute \src "verilog/bsg_idiv.v:750.8-750.12"
  wire \N317
  attribute \src "verilog/bsg_idiv.v:750.13-750.17"
  wire \N318
  attribute \src "verilog/bsg_idiv.v:750.18-750.22"
  wire \N319
  attribute \src "verilog/bsg_idiv.v:750.23-750.27"
  wire \N320
  attribute \src "verilog/bsg_idiv.v:750.28-750.32"
  wire \N321
  attribute \src "verilog/bsg_idiv.v:750.33-750.37"
  wire \N322
  attribute \src "verilog/bsg_idiv.v:750.38-750.42"
  wire \N323
  attribute \src "verilog/bsg_idiv.v:750.43-750.47"
  wire \N324
  attribute \src "verilog/bsg_idiv.v:750.48-750.52"
  wire \N325
  attribute \src "verilog/bsg_idiv.v:750.53-750.57"
  wire \N326
  attribute \src "verilog/bsg_idiv.v:750.58-750.62"
  wire \N327
  attribute \src "verilog/bsg_idiv.v:750.63-750.67"
  wire \N328
  attribute \src "verilog/bsg_idiv.v:750.68-750.72"
  wire \N329
  attribute \src "verilog/bsg_idiv.v:750.73-750.77"
  wire \N330
  attribute \src "verilog/bsg_idiv.v:750.78-750.82"
  wire \N331
  attribute \src "verilog/bsg_idiv.v:751.3-751.7"
  wire \N332
  attribute \src "verilog/bsg_idiv.v:751.8-751.12"
  wire \N333
  attribute \src "verilog/bsg_idiv.v:751.13-751.17"
  wire \N334
  attribute \src "verilog/bsg_idiv.v:751.18-751.22"
  wire \N335
  attribute \src "verilog/bsg_idiv.v:751.23-751.27"
  wire \N336
  attribute \src "verilog/bsg_idiv.v:751.28-751.32"
  wire \N337
  attribute \src "verilog/bsg_idiv.v:751.33-751.37"
  wire \N338
  attribute \src "verilog/bsg_idiv.v:751.38-751.42"
  wire \N339
  attribute \src "verilog/bsg_idiv.v:751.43-751.47"
  wire \N340
  attribute \src "verilog/bsg_idiv.v:751.48-751.52"
  wire \N341
  attribute \src "verilog/bsg_idiv.v:751.63-751.67"
  wire \N344
  attribute \src "verilog/bsg_idiv.v:751.68-751.72"
  wire \N345
  attribute \src "verilog/bsg_idiv.v:751.73-751.77"
  wire \N346
  attribute \src "verilog/bsg_idiv.v:751.78-751.82"
  wire \N347
  attribute \src "verilog/bsg_idiv.v:752.3-752.7"
  wire \N349
  attribute \src "verilog/bsg_idiv.v:752.8-752.12"
  wire \N350
  attribute \src "verilog/bsg_idiv.v:752.13-752.17"
  wire \N351
  attribute \src "verilog/bsg_idiv.v:752.23-752.27"
  wire \N353
  attribute \src "verilog/bsg_idiv.v:752.28-752.32"
  wire \N354
  attribute \src "verilog/bsg_idiv.v:752.33-752.37"
  wire \N355
  attribute \src "verilog/bsg_idiv.v:752.38-752.42"
  wire \N356
  attribute \src "verilog/bsg_idiv.v:752.43-752.47"
  wire \N358
  attribute \src "verilog/bsg_idiv.v:731.55-731.57"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:733.50-733.53"
  wire \N42
  attribute \src "verilog/bsg_idiv.v:733.54-733.57"
  wire \N43
  attribute \src "verilog/bsg_idiv.v:733.58-733.61"
  wire \N44
  attribute \src "verilog/bsg_idiv.v:733.62-733.65"
  wire \N45
  attribute \src "verilog/bsg_idiv.v:733.66-733.69"
  wire \N46
  attribute \src "verilog/bsg_idiv.v:733.70-733.73"
  wire \N47
  attribute \src "verilog/bsg_idiv.v:733.74-733.77"
  wire \N48
  attribute \src "verilog/bsg_idiv.v:733.78-733.81"
  wire \N49
  attribute \src "verilog/bsg_idiv.v:731.58-731.60"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:734.3-734.6"
  wire \N50
  attribute \src "verilog/bsg_idiv.v:734.23-734.26"
  wire \N55
  attribute \src "verilog/bsg_idiv.v:734.27-734.30"
  wire \N56
  attribute \src "verilog/bsg_idiv.v:731.61-731.63"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:734.51-734.54"
  wire \N62
  attribute \src "verilog/bsg_idiv.v:734.75-734.78"
  wire \N68
  attribute \src "verilog/bsg_idiv.v:731.64-731.66"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:735.15-735.18"
  wire \N73
  attribute \src "verilog/bsg_idiv.v:735.19-735.22"
  wire \N74
  attribute \src "verilog/bsg_idiv.v:731.67-731.69"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:735.43-735.46"
  wire \N80
  attribute \src "verilog/bsg_idiv.v:735.67-735.70"
  wire \N86
  attribute \src "verilog/bsg_idiv.v:736.11-736.14"
  wire \N92
  attribute \src "verilog/bsg_idiv.v:736.35-736.38"
  wire \N98
  attribute \src "verilog/bsg_idiv.v:754.7-754.19"
  wire \add_neg_last
  attribute \src "verilog/bsg_idiv.v:727.10-727.21"
  wire output 21 \adder_cin_o
  attribute \src "verilog/bsg_idiv.v:713.9-713.30"
  wire input 7 \adder_result_is_neg_i
  attribute \src "verilog/bsg_idiv.v:708.9-708.14"
  wire input 1 \clk_i
  attribute \src "verilog/bsg_idiv.v:726.10-726.24"
  wire output 20 \latch_inputs_o
  attribute \src "verilog/bsg_idiv.v:733.43-733.49"
  wire \neg_ld
  attribute \src "verilog/bsg_idiv.v:753.14-753.24"
  attribute \unused_bits "1 2 3 4 5"
  wire width 6 \next_state
  attribute \src "verilog/bsg_idiv.v:721.10-721.21"
  wire output 13 \opA_clr_l_o
  attribute \src "verilog/bsg_idiv.v:720.10-720.19"
  wire output 12 \opA_inv_o
  attribute \src "verilog/bsg_idiv.v:714.9-714.21"
  wire input 8 \opA_is_neg_i
  attribute \src "verilog/bsg_idiv.v:719.10-719.18"
  wire output 11 \opA_ld_o
  attribute \src "verilog/bsg_idiv.v:718.10-718.19"
  wire output 10 \opA_sel_o
  attribute \src "verilog/bsg_idiv.v:724.10-724.21"
  wire output 17 \opB_clr_l_o
  attribute \src "verilog/bsg_idiv.v:723.10-723.19"
  wire output 16 \opB_inv_o
  attribute \src "verilog/bsg_idiv.v:722.10-722.18"
  wire output 15 \opB_ld_o
  attribute \src "verilog/bsg_idiv.v:706.16-706.25"
  wire width 3 output 14 \opB_sel_o
  attribute \src "verilog/bsg_idiv.v:715.9-715.21"
  wire input 9 \opC_is_neg_i
  attribute \src "verilog/bsg_idiv.v:725.10-725.18"
  wire output 19 \opC_ld_o
  attribute \src "verilog/bsg_idiv.v:707.16-707.25"
  wire width 3 output 18 \opC_sel_o
  attribute \src "verilog/bsg_idiv.v:754.26-754.31"
  wire \q_neg
  attribute \src "verilog/bsg_idiv.v:754.20-754.25"
  wire \r_neg
  attribute \src "verilog/bsg_idiv.v:717.10-717.17"
  wire output 4 \ready_o
  attribute \src "verilog/bsg_idiv.v:709.9-709.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_idiv.v:712.9-712.23"
  wire input 6 \signed_div_r_i
  attribute \src "verilog/bsg_idiv.v:755.13-755.18"
  wire width 6 \state
  attribute \src "verilog/bsg_idiv.v:710.9-710.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_idiv.v:728.10-728.13"
  wire output 22 \v_o
  attribute \src "verilog/bsg_idiv.v:716.9-716.15"
  wire input 23 \yumi_i
  attribute \src "verilog/bsg_idiv.v:711.9-711.23"
  wire input 5 \zero_divisor_i
  attribute \src "verilog/bsg_idiv.v:1625.16-1625.37"
  cell $and $and$verilog/bsg_idiv.v:1625$1200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N358
    connect \B \signed_div_r_i
    connect \Y \N42
  end
  attribute \src "verilog/bsg_idiv.v:1673.17-1673.46"
  cell $and $and$verilog/bsg_idiv.v:1673$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opA_is_neg_i
    connect \B \signed_div_r_i
    connect \Y \N298
  end
  attribute \src "verilog/bsg_idiv.v:1674.17-1674.46"
  cell $and $and$verilog/bsg_idiv.v:1674$1248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opC_is_neg_i
    connect \B \signed_div_r_i
    connect \Y \N299
  end
  attribute \src "verilog/bsg_idiv.v:756.16-756.26"
  cell $and $and$verilog/bsg_idiv.v:756$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N349
    connect \B \N44
    connect \Y \N47
  end
  attribute \src "verilog/bsg_idiv.v:757.16-757.26"
  cell $and $and$verilog/bsg_idiv.v:757$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N350
    connect \B \N45
    connect \Y \N48
  end
  attribute \src "verilog/bsg_idiv.v:758.16-758.26"
  cell $and $and$verilog/bsg_idiv.v:758$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N46
    connect \B \N351
    connect \Y \N49
  end
  attribute \src "verilog/bsg_idiv.v:759.16-759.25"
  cell $and $and$verilog/bsg_idiv.v:759$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N47
    connect \B \N48
    connect \Y \N50
  end
  attribute \src "verilog/bsg_idiv.v:760.16-760.25"
  cell $and $and$verilog/bsg_idiv.v:760$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N50
    connect \B \N49
    connect \Y \N0
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1350
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $ternary$verilog/bsg_idiv.v:1012$607_Y [5]
    connect \Q \state [5]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$1411
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1413
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $ternary$verilog/bsg_idiv.v:996$623_Y [4]
    connect \Q \state [4]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$1442
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1444
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $ternary$verilog/bsg_idiv.v:988$631_Y [3]
    connect \Q \state [3]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$1457
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1459
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $ternary$verilog/bsg_idiv.v:984$635_Y [2]
    connect \Q \state [2]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$1464
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1466
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $ternary$verilog/bsg_idiv.v:982$637_Y [1]
    connect \Q \state [1]
    connect \SRST $auto$opt_dff.cc:253:combine_resets$1467
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $sdff $auto$ff.cc:266:slice$1469
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \next_state [0]
    connect \Q \state [0]
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $dffe $auto$ff.cc:266:slice$1470
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N42
    connect \EN \neg_ld
    connect \Q \q_neg
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $dffe $auto$ff.cc:266:slice$1471
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \N299
    connect \EN \neg_ld
    connect \Q \r_neg
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N56
    connect \Y \N1
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N62
    connect \Y \N2
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N68
    connect \Y \N3
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N74
    connect \Y \N4
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N80
    connect \Y \N5
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N86
    connect \Y \N6
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N92
    connect \Y \N7
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N98
    connect \Y \N8
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N104
    connect \Y \N105
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N110
    connect \Y \N10
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N116
    connect \Y \N11
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N122
    connect \Y \N12
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N128
    connect \Y \N129
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N134
    connect \Y \N135
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N140
    connect \Y \N141
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N146
    connect \Y \N147
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N152
    connect \Y \N153
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N158
    connect \Y \N159
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N164
    connect \Y \N165
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N170
    connect \Y \N171
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N176
    connect \Y \N177
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N182
    connect \Y \N183
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N188
    connect \Y \N189
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N194
    connect \Y \N195
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N200
    connect \Y \N201
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N206
    connect \Y \N207
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N212
    connect \Y \N213
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N218
    connect \Y \N219
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N224
    connect \Y \N225
  end
  cell $not $auto$opt_dff.cc:250:combine_resets$1409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N230
    connect \Y \N231
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$1412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { \N231 \N225 \N219 \N213 \N207 \N201 \N195 \N189 \N183 \N177 \N171 \N165 \N159 \N153 \N147 \N141 \N135 \N129 \N12 \N11 \N10 \N105 \N8 \N7 \N6 \N5 \N4 \N3 \N2 \N1 \N0 \reset_i }
    connect \Y $auto$opt_dff.cc:253:combine_resets$1411
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$1443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { \N135 \N129 \N12 \N11 \N10 \N105 \N8 \N7 \N6 \N5 \N4 \N3 \N2 \N1 \N0 \reset_i }
    connect \Y $auto$opt_dff.cc:253:combine_resets$1442
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$1458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \N6 \N5 \N4 \N3 \N2 \N1 \N0 \reset_i }
    connect \Y $auto$opt_dff.cc:253:combine_resets$1457
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$1465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { \N2 \N1 \N0 \reset_i }
    connect \Y $auto$opt_dff.cc:253:combine_resets$1464
  end
  cell $reduce_or $auto$opt_dff.cc:254:combine_resets$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \N0 \reset_i }
    connect \Y $auto$opt_dff.cc:253:combine_resets$1467
  end
  attribute \src "verilog/bsg_idiv.v:1627.16-1627.29"
  cell $not $not$verilog/bsg_idiv.v:1627$1202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \add_neg_last
    connect \Y \N43
  end
  attribute \src "verilog/bsg_idiv.v:1628.16-1628.25"
  cell $not $not$verilog/bsg_idiv.v:1628$1203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [4]
    connect \Y \N44
  end
  attribute \src "verilog/bsg_idiv.v:1629.16-1629.25"
  cell $not $not$verilog/bsg_idiv.v:1629$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [2]
    connect \Y \N45
  end
  attribute \src "verilog/bsg_idiv.v:1630.16-1630.25"
  cell $not $not$verilog/bsg_idiv.v:1630$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [1]
    connect \Y \N46
  end
  attribute \src "verilog/bsg_idiv.v:1661.17-1661.22"
  cell $not $not$verilog/bsg_idiv.v:1661$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N236
    connect \Y \N237
  end
  attribute \src "verilog/bsg_idiv.v:1662.17-1662.22"
  cell $not $not$verilog/bsg_idiv.v:1662$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N242
    connect \Y \N243
  end
  attribute \src "verilog/bsg_idiv.v:1663.17-1663.22"
  cell $not $not$verilog/bsg_idiv.v:1663$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N248
    connect \Y \N249
  end
  attribute \src "verilog/bsg_idiv.v:1664.17-1664.22"
  cell $not $not$verilog/bsg_idiv.v:1664$1239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N254
    connect \Y \N255
  end
  attribute \src "verilog/bsg_idiv.v:1665.17-1665.22"
  cell $not $not$verilog/bsg_idiv.v:1665$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N260
    connect \Y \N261
  end
  attribute \src "verilog/bsg_idiv.v:1666.17-1666.22"
  cell $not $not$verilog/bsg_idiv.v:1666$1241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N266
    connect \Y \N267
  end
  attribute \src "verilog/bsg_idiv.v:1667.17-1667.22"
  cell $not $not$verilog/bsg_idiv.v:1667$1242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N272
    connect \Y \N273
  end
  attribute \src "verilog/bsg_idiv.v:1668.17-1668.22"
  cell $not $not$verilog/bsg_idiv.v:1668$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N278
    connect \Y \N279
  end
  attribute \src "verilog/bsg_idiv.v:1669.17-1669.22"
  cell $not $not$verilog/bsg_idiv.v:1669$1244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N284
    connect \Y \N285
  end
  attribute \src "verilog/bsg_idiv.v:1670.17-1670.22"
  cell $not $not$verilog/bsg_idiv.v:1670$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N290
    connect \Y \N291
  end
  attribute \src "verilog/bsg_idiv.v:1671.17-1671.22"
  cell $not $not$verilog/bsg_idiv.v:1671$1246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N296
    connect \Y \N297
  end
  attribute \src "verilog/bsg_idiv.v:1675.17-1675.24"
  cell $not $not$verilog/bsg_idiv.v:1675$1249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \yumi_i
    connect \Y \N300
  end
  attribute \src "verilog/bsg_idiv.v:971.20-971.25"
  cell $not $not$verilog/bsg_idiv.v:971$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N347
    connect \Y \ready_o
  end
  attribute \src "verilog/bsg_idiv.v:972.17-972.26"
  cell $not $not$verilog/bsg_idiv.v:972$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [5]
    connect \Y \N349
  end
  attribute \src "verilog/bsg_idiv.v:973.17-973.26"
  cell $not $not$verilog/bsg_idiv.v:973$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [3]
    connect \Y \N350
  end
  attribute \src "verilog/bsg_idiv.v:974.17-974.26"
  cell $not $not$verilog/bsg_idiv.v:974$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [0]
    connect \Y \N351
  end
  attribute \src "verilog/bsg_idiv.v:980.16-980.21"
  cell $not $not$verilog/bsg_idiv.v:980$594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N356
    connect \Y \v_o
  end
  attribute \src "verilog/bsg_idiv.v:1676.17-1676.35"
  cell $or $or$verilog/bsg_idiv.v:1676$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \N0
    connect \Y \N301
  end
  attribute \src "verilog/bsg_idiv.v:1677.17-1677.27"
  cell $or $or$verilog/bsg_idiv.v:1677$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \N301
    connect \Y \N302
  end
  attribute \src "verilog/bsg_idiv.v:1678.17-1678.27"
  cell $or $or$verilog/bsg_idiv.v:1678$1252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \N302
    connect \Y \N303
  end
  attribute \src "verilog/bsg_idiv.v:1679.17-1679.27"
  cell $or $or$verilog/bsg_idiv.v:1679$1253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \N303
    connect \Y \N304
  end
  attribute \src "verilog/bsg_idiv.v:1680.17-1680.27"
  cell $or $or$verilog/bsg_idiv.v:1680$1254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \N304
    connect \Y \N305
  end
  attribute \src "verilog/bsg_idiv.v:1681.17-1681.27"
  cell $or $or$verilog/bsg_idiv.v:1681$1255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \N305
    connect \Y \N306
  end
  attribute \src "verilog/bsg_idiv.v:1682.17-1682.27"
  cell $or $or$verilog/bsg_idiv.v:1682$1256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \N306
    connect \Y \N307
  end
  attribute \src "verilog/bsg_idiv.v:1683.17-1683.27"
  cell $or $or$verilog/bsg_idiv.v:1683$1257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \N307
    connect \Y \N308
  end
  attribute \src "verilog/bsg_idiv.v:1684.17-1684.28"
  cell $or $or$verilog/bsg_idiv.v:1684$1258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N105
    connect \B \N308
    connect \Y \N309
  end
  attribute \src "verilog/bsg_idiv.v:1685.17-1685.28"
  cell $or $or$verilog/bsg_idiv.v:1685$1259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \N309
    connect \Y \N310
  end
  attribute \src "verilog/bsg_idiv.v:1686.17-1686.28"
  cell $or $or$verilog/bsg_idiv.v:1686$1260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \N310
    connect \Y \N311
  end
  attribute \src "verilog/bsg_idiv.v:1687.17-1687.28"
  cell $or $or$verilog/bsg_idiv.v:1687$1261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \N311
    connect \Y \N312
  end
  attribute \src "verilog/bsg_idiv.v:1688.17-1688.28"
  cell $or $or$verilog/bsg_idiv.v:1688$1262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N129
    connect \B \N312
    connect \Y \N313
  end
  attribute \src "verilog/bsg_idiv.v:1689.17-1689.28"
  cell $or $or$verilog/bsg_idiv.v:1689$1263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N135
    connect \B \N313
    connect \Y \N314
  end
  attribute \src "verilog/bsg_idiv.v:1690.17-1690.28"
  cell $or $or$verilog/bsg_idiv.v:1690$1264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N141
    connect \B \N314
    connect \Y \N315
  end
  attribute \src "verilog/bsg_idiv.v:1691.17-1691.28"
  cell $or $or$verilog/bsg_idiv.v:1691$1265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N147
    connect \B \N315
    connect \Y \N316
  end
  attribute \src "verilog/bsg_idiv.v:1692.17-1692.28"
  cell $or $or$verilog/bsg_idiv.v:1692$1266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N153
    connect \B \N316
    connect \Y \N317
  end
  attribute \src "verilog/bsg_idiv.v:1693.17-1693.28"
  cell $or $or$verilog/bsg_idiv.v:1693$1267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N159
    connect \B \N317
    connect \Y \N318
  end
  attribute \src "verilog/bsg_idiv.v:1694.17-1694.28"
  cell $or $or$verilog/bsg_idiv.v:1694$1268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N165
    connect \B \N318
    connect \Y \N319
  end
  attribute \src "verilog/bsg_idiv.v:1695.17-1695.28"
  cell $or $or$verilog/bsg_idiv.v:1695$1269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N171
    connect \B \N319
    connect \Y \N320
  end
  attribute \src "verilog/bsg_idiv.v:1696.17-1696.28"
  cell $or $or$verilog/bsg_idiv.v:1696$1270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N177
    connect \B \N320
    connect \Y \N321
  end
  attribute \src "verilog/bsg_idiv.v:1697.17-1697.28"
  cell $or $or$verilog/bsg_idiv.v:1697$1271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N183
    connect \B \N321
    connect \Y \N322
  end
  attribute \src "verilog/bsg_idiv.v:1698.17-1698.28"
  cell $or $or$verilog/bsg_idiv.v:1698$1272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N189
    connect \B \N322
    connect \Y \N323
  end
  attribute \src "verilog/bsg_idiv.v:1699.17-1699.28"
  cell $or $or$verilog/bsg_idiv.v:1699$1273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N195
    connect \B \N323
    connect \Y \N324
  end
  attribute \src "verilog/bsg_idiv.v:1700.17-1700.28"
  cell $or $or$verilog/bsg_idiv.v:1700$1274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N201
    connect \B \N324
    connect \Y \N325
  end
  attribute \src "verilog/bsg_idiv.v:1701.17-1701.28"
  cell $or $or$verilog/bsg_idiv.v:1701$1275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N207
    connect \B \N325
    connect \Y \N326
  end
  attribute \src "verilog/bsg_idiv.v:1702.17-1702.28"
  cell $or $or$verilog/bsg_idiv.v:1702$1276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N213
    connect \B \N326
    connect \Y \N327
  end
  attribute \src "verilog/bsg_idiv.v:1703.17-1703.28"
  cell $or $or$verilog/bsg_idiv.v:1703$1277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N219
    connect \B \N327
    connect \Y \N328
  end
  attribute \src "verilog/bsg_idiv.v:1704.17-1704.28"
  cell $or $or$verilog/bsg_idiv.v:1704$1278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N225
    connect \B \N328
    connect \Y \N329
  end
  attribute \src "verilog/bsg_idiv.v:1705.17-1705.28"
  cell $or $or$verilog/bsg_idiv.v:1705$1279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N231
    connect \B \N329
    connect \Y \N330
  end
  attribute \src "verilog/bsg_idiv.v:1706.17-1706.28"
  cell $or $or$verilog/bsg_idiv.v:1706$1280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N237
    connect \B \N330
    connect \Y \N331
  end
  attribute \src "verilog/bsg_idiv.v:1707.17-1707.28"
  cell $or $or$verilog/bsg_idiv.v:1707$1281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N243
    connect \B \N331
    connect \Y \N332
  end
  attribute \src "verilog/bsg_idiv.v:1708.17-1708.28"
  cell $or $or$verilog/bsg_idiv.v:1708$1282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N249
    connect \B \N332
    connect \Y \N333
  end
  attribute \src "verilog/bsg_idiv.v:1709.17-1709.28"
  cell $or $or$verilog/bsg_idiv.v:1709$1283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N255
    connect \B \N333
    connect \Y \N334
  end
  attribute \src "verilog/bsg_idiv.v:1710.17-1710.28"
  cell $or $or$verilog/bsg_idiv.v:1710$1284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N261
    connect \B \N334
    connect \Y \N335
  end
  attribute \src "verilog/bsg_idiv.v:1711.17-1711.28"
  cell $or $or$verilog/bsg_idiv.v:1711$1285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N267
    connect \B \N335
    connect \Y \N336
  end
  attribute \src "verilog/bsg_idiv.v:1712.17-1712.28"
  cell $or $or$verilog/bsg_idiv.v:1712$1286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N273
    connect \B \N336
    connect \Y \N337
  end
  attribute \src "verilog/bsg_idiv.v:1713.17-1713.28"
  cell $or $or$verilog/bsg_idiv.v:1713$1287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N279
    connect \B \N337
    connect \Y \N338
  end
  attribute \src "verilog/bsg_idiv.v:1714.17-1714.28"
  cell $or $or$verilog/bsg_idiv.v:1714$1288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N285
    connect \B \N338
    connect \Y \N339
  end
  attribute \src "verilog/bsg_idiv.v:1715.17-1715.28"
  cell $or $or$verilog/bsg_idiv.v:1715$1289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N291
    connect \B \N339
    connect \Y \N340
  end
  attribute \src "verilog/bsg_idiv.v:1716.17-1716.28"
  cell $or $or$verilog/bsg_idiv.v:1716$1290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N297
    connect \B \N340
    connect \Y \N341
  end
  attribute \src "verilog/bsg_idiv.v:765.16-765.25"
  cell $or $or$verilog/bsg_idiv.v:765$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N55
    connect \B \N102
    connect \Y \N56
  end
  attribute \src "verilog/bsg_idiv.v:770.16-770.25"
  cell $or $or$verilog/bsg_idiv.v:770$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N55
    connect \B \N108
    connect \Y \N62
  end
  attribute \src "verilog/bsg_idiv.v:774.16-774.25"
  cell $or $or$verilog/bsg_idiv.v:774$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N100
    connect \B \N143
    connect \Y \N55
  end
  attribute \src "verilog/bsg_idiv.v:775.16-775.25"
  cell $or $or$verilog/bsg_idiv.v:775$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N55
    connect \B \N114
    connect \Y \N68
  end
  attribute \src "verilog/bsg_idiv.v:780.16-780.25"
  cell $or $or$verilog/bsg_idiv.v:780$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N73
    connect \B \N120
    connect \Y \N74
  end
  attribute \src "verilog/bsg_idiv.v:785.16-785.25"
  cell $or $or$verilog/bsg_idiv.v:785$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N73
    connect \B \N102
    connect \Y \N80
  end
  attribute \src "verilog/bsg_idiv.v:790.16-790.25"
  cell $or $or$verilog/bsg_idiv.v:790$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N73
    connect \B \N108
    connect \Y \N86
  end
  attribute \src "verilog/bsg_idiv.v:794.16-794.25"
  cell $or $or$verilog/bsg_idiv.v:794$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N100
    connect \B \N167
    connect \Y \N73
  end
  attribute \src "verilog/bsg_idiv.v:795.16-795.25"
  cell $or $or$verilog/bsg_idiv.v:795$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N73
    connect \B \N114
    connect \Y \N92
  end
  attribute \src "verilog/bsg_idiv.v:800.16-800.25"
  cell $or $or$verilog/bsg_idiv.v:800$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N103
    connect \B \N120
    connect \Y \N98
  end
  attribute \src "verilog/bsg_idiv.v:805.17-805.28"
  cell $or $or$verilog/bsg_idiv.v:805$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N103
    connect \B \N102
    connect \Y \N104
  end
  attribute \src "verilog/bsg_idiv.v:810.17-810.28"
  cell $or $or$verilog/bsg_idiv.v:810$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N103
    connect \B \N108
    connect \Y \N110
  end
  attribute \src "verilog/bsg_idiv.v:814.17-814.28"
  cell $or $or$verilog/bsg_idiv.v:814$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N100
    connect \B \N101
    connect \Y \N103
  end
  attribute \src "verilog/bsg_idiv.v:815.17-815.28"
  cell $or $or$verilog/bsg_idiv.v:815$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N103
    connect \B \N114
    connect \Y \N116
  end
  attribute \src "verilog/bsg_idiv.v:820.17-820.28"
  cell $or $or$verilog/bsg_idiv.v:820$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N121
    connect \B \N120
    connect \Y \N122
  end
  attribute \src "verilog/bsg_idiv.v:825.17-825.28"
  cell $or $or$verilog/bsg_idiv.v:825$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N121
    connect \B \N102
    connect \Y \N128
  end
  attribute \src "verilog/bsg_idiv.v:830.17-830.28"
  cell $or $or$verilog/bsg_idiv.v:830$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N121
    connect \B \N108
    connect \Y \N134
  end
  attribute \src "verilog/bsg_idiv.v:834.17-834.28"
  cell $or $or$verilog/bsg_idiv.v:834$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N100
    connect \B \N119
    connect \Y \N121
  end
  attribute \src "verilog/bsg_idiv.v:835.17-835.28"
  cell $or $or$verilog/bsg_idiv.v:835$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N121
    connect \B \N114
    connect \Y \N140
  end
  attribute \src "verilog/bsg_idiv.v:840.17-840.28"
  cell $or $or$verilog/bsg_idiv.v:840$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N145
    connect \B \N120
    connect \Y \N146
  end
  attribute \src "verilog/bsg_idiv.v:845.17-845.28"
  cell $or $or$verilog/bsg_idiv.v:845$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N145
    connect \B \N102
    connect \Y \N152
  end
  attribute \src "verilog/bsg_idiv.v:850.17-850.28"
  cell $or $or$verilog/bsg_idiv.v:850$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N145
    connect \B \N108
    connect \Y \N158
  end
  attribute \src "verilog/bsg_idiv.v:854.17-854.28"
  cell $or $or$verilog/bsg_idiv.v:854$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N142
    connect \B \N143
    connect \Y \N145
  end
  attribute \src "verilog/bsg_idiv.v:855.17-855.28"
  cell $or $or$verilog/bsg_idiv.v:855$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N145
    connect \B \N114
    connect \Y \N164
  end
  attribute \src "verilog/bsg_idiv.v:860.17-860.28"
  cell $or $or$verilog/bsg_idiv.v:860$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N169
    connect \B \N120
    connect \Y \N170
  end
  attribute \src "verilog/bsg_idiv.v:865.17-865.28"
  cell $or $or$verilog/bsg_idiv.v:865$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N169
    connect \B \N102
    connect \Y \N176
  end
  attribute \src "verilog/bsg_idiv.v:870.17-870.28"
  cell $or $or$verilog/bsg_idiv.v:870$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N169
    connect \B \N108
    connect \Y \N182
  end
  attribute \src "verilog/bsg_idiv.v:874.17-874.28"
  cell $or $or$verilog/bsg_idiv.v:874$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N142
    connect \B \N167
    connect \Y \N169
  end
  attribute \src "verilog/bsg_idiv.v:875.17-875.28"
  cell $or $or$verilog/bsg_idiv.v:875$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N169
    connect \B \N114
    connect \Y \N188
  end
  attribute \src "verilog/bsg_idiv.v:880.17-880.28"
  cell $or $or$verilog/bsg_idiv.v:880$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N193
    connect \B \N120
    connect \Y \N194
  end
  attribute \src "verilog/bsg_idiv.v:885.17-885.28"
  cell $or $or$verilog/bsg_idiv.v:885$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N193
    connect \B \N102
    connect \Y \N200
  end
  attribute \src "verilog/bsg_idiv.v:890.17-890.28"
  cell $or $or$verilog/bsg_idiv.v:890$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N193
    connect \B \N108
    connect \Y \N206
  end
  attribute \src "verilog/bsg_idiv.v:894.17-894.28"
  cell $or $or$verilog/bsg_idiv.v:894$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N142
    connect \B \N101
    connect \Y \N193
  end
  attribute \src "verilog/bsg_idiv.v:895.17-895.28"
  cell $or $or$verilog/bsg_idiv.v:895$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N193
    connect \B \N114
    connect \Y \N212
  end
  attribute \src "verilog/bsg_idiv.v:900.17-900.28"
  cell $or $or$verilog/bsg_idiv.v:900$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N217
    connect \B \N120
    connect \Y \N218
  end
  attribute \src "verilog/bsg_idiv.v:905.17-905.28"
  cell $or $or$verilog/bsg_idiv.v:905$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N217
    connect \B \N102
    connect \Y \N224
  end
  attribute \src "verilog/bsg_idiv.v:910.17-910.28"
  cell $or $or$verilog/bsg_idiv.v:910$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N217
    connect \B \N108
    connect \Y \N230
  end
  attribute \src "verilog/bsg_idiv.v:911.17-911.31"
  cell $or $or$verilog/bsg_idiv.v:911$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [5]
    connect \B \N44
    connect \Y \N142
  end
  attribute \src "verilog/bsg_idiv.v:912.17-912.27"
  cell $or $or$verilog/bsg_idiv.v:912$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N350
    connect \B \N45
    connect \Y \N119
  end
  attribute \src "verilog/bsg_idiv.v:914.17-914.28"
  cell $or $or$verilog/bsg_idiv.v:914$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N142
    connect \B \N119
    connect \Y \N217
  end
  attribute \src "verilog/bsg_idiv.v:915.17-915.28"
  cell $or $or$verilog/bsg_idiv.v:915$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N217
    connect \B \N114
    connect \Y \N236
  end
  attribute \src "verilog/bsg_idiv.v:920.17-920.28"
  cell $or $or$verilog/bsg_idiv.v:920$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N241
    connect \B \N120
    connect \Y \N242
  end
  attribute \src "verilog/bsg_idiv.v:925.17-925.28"
  cell $or $or$verilog/bsg_idiv.v:925$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N241
    connect \B \N102
    connect \Y \N248
  end
  attribute \src "verilog/bsg_idiv.v:930.17-930.28"
  cell $or $or$verilog/bsg_idiv.v:930$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N241
    connect \B \N108
    connect \Y \N254
  end
  attribute \src "verilog/bsg_idiv.v:932.17-932.36"
  cell $or $or$verilog/bsg_idiv.v:932$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [3]
    connect \B \state [2]
    connect \Y \N143
  end
  attribute \src "verilog/bsg_idiv.v:934.17-934.28"
  cell $or $or$verilog/bsg_idiv.v:934$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N238
    connect \B \N143
    connect \Y \N241
  end
  attribute \src "verilog/bsg_idiv.v:935.17-935.28"
  cell $or $or$verilog/bsg_idiv.v:935$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N241
    connect \B \N114
    connect \Y \N260
  end
  attribute \src "verilog/bsg_idiv.v:940.17-940.28"
  cell $or $or$verilog/bsg_idiv.v:940$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N265
    connect \B \N120
    connect \Y \N266
  end
  attribute \src "verilog/bsg_idiv.v:945.17-945.28"
  cell $or $or$verilog/bsg_idiv.v:945$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N265
    connect \B \N102
    connect \Y \N272
  end
  attribute \src "verilog/bsg_idiv.v:948.17-948.31"
  cell $or $or$verilog/bsg_idiv.v:948$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N46
    connect \B \state [0]
    connect \Y \N108
  end
  attribute \src "verilog/bsg_idiv.v:950.17-950.28"
  cell $or $or$verilog/bsg_idiv.v:950$564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N265
    connect \B \N108
    connect \Y \N278
  end
  attribute \src "verilog/bsg_idiv.v:952.17-952.31"
  cell $or $or$verilog/bsg_idiv.v:952$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [3]
    connect \B \N45
    connect \Y \N167
  end
  attribute \src "verilog/bsg_idiv.v:953.17-953.27"
  cell $or $or$verilog/bsg_idiv.v:953$567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N46
    connect \B \N351
    connect \Y \N114
  end
  attribute \src "verilog/bsg_idiv.v:954.17-954.28"
  cell $or $or$verilog/bsg_idiv.v:954$568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N238
    connect \B \N167
    connect \Y \N265
  end
  attribute \src "verilog/bsg_idiv.v:955.17-955.28"
  cell $or $or$verilog/bsg_idiv.v:955$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N265
    connect \B \N114
    connect \Y \N284
  end
  attribute \src "verilog/bsg_idiv.v:958.17-958.36"
  cell $or $or$verilog/bsg_idiv.v:958$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [1]
    connect \B \state [0]
    connect \Y \N120
  end
  attribute \src "verilog/bsg_idiv.v:960.17-960.28"
  cell $or $or$verilog/bsg_idiv.v:960$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N289
    connect \B \N120
    connect \Y \N290
  end
  attribute \src "verilog/bsg_idiv.v:962.17-962.32"
  cell $or $or$verilog/bsg_idiv.v:962$576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N350
    connect \B \state [2]
    connect \Y \N101
  end
  attribute \src "verilog/bsg_idiv.v:963.17-963.32"
  cell $or $or$verilog/bsg_idiv.v:963$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [1]
    connect \B \N351
    connect \Y \N102
  end
  attribute \src "verilog/bsg_idiv.v:964.17-964.28"
  cell $or $or$verilog/bsg_idiv.v:964$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N238
    connect \B \N101
    connect \Y \N289
  end
  attribute \src "verilog/bsg_idiv.v:965.17-965.28"
  cell $or $or$verilog/bsg_idiv.v:965$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N289
    connect \B \N102
    connect \Y \N296
  end
  attribute \src "verilog/bsg_idiv.v:966.17-966.36"
  cell $or $or$verilog/bsg_idiv.v:966$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [4]
    connect \B \state [5]
    connect \Y \N100
  end
  attribute \src "verilog/bsg_idiv.v:967.17-967.32"
  cell $or $or$verilog/bsg_idiv.v:967$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [3]
    connect \B \N100
    connect \Y \N344
  end
  attribute \src "verilog/bsg_idiv.v:968.17-968.32"
  cell $or $or$verilog/bsg_idiv.v:968$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [2]
    connect \B \N344
    connect \Y \N345
  end
  attribute \src "verilog/bsg_idiv.v:969.17-969.32"
  cell $or $or$verilog/bsg_idiv.v:969$583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [1]
    connect \B \N345
    connect \Y \N346
  end
  attribute \src "verilog/bsg_idiv.v:970.17-970.32"
  cell $or $or$verilog/bsg_idiv.v:970$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [0]
    connect \B \N346
    connect \Y \N347
  end
  attribute \src "verilog/bsg_idiv.v:975.17-975.32"
  cell $or $or$verilog/bsg_idiv.v:975$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [4]
    connect \B \N349
    connect \Y \N238
  end
  attribute \src "verilog/bsg_idiv.v:976.17-976.28"
  cell $or $or$verilog/bsg_idiv.v:976$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N350
    connect \B \N238
    connect \Y \N353
  end
  attribute \src "verilog/bsg_idiv.v:977.17-977.32"
  cell $or $or$verilog/bsg_idiv.v:977$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [2]
    connect \B \N353
    connect \Y \N354
  end
  attribute \src "verilog/bsg_idiv.v:978.17-978.32"
  cell $or $or$verilog/bsg_idiv.v:978$592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state [1]
    connect \B \N354
    connect \Y \N355
  end
  attribute \src "verilog/bsg_idiv.v:979.17-979.28"
  cell $or $or$verilog/bsg_idiv.v:979$593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N351
    connect \B \N355
    connect \Y \N356
  end
  attribute \src "verilog/bsg_idiv.v:1719.3-1732.6"
  cell $dff $procdff$1343
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \adder_result_is_neg_i
    connect \Q \add_neg_last
  end
  attribute \src "verilog/bsg_idiv.v:1000.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1000$619
    parameter \WIDTH 6
    connect \A 6'010100
    connect \B $ternary$verilog/bsg_idiv.v:1001$618_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1000$619_Y
  end
  attribute \src "verilog/bsg_idiv.v:1001.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1001$618
    parameter \WIDTH 6
    connect \A 6'010101
    connect \B $ternary$verilog/bsg_idiv.v:1002$617_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1001$618_Y
  end
  attribute \src "verilog/bsg_idiv.v:1002.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1002$617
    parameter \WIDTH 6
    connect \A 6'010110
    connect \B $ternary$verilog/bsg_idiv.v:1003$616_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1002$617_Y
  end
  attribute \src "verilog/bsg_idiv.v:1003.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1003$616
    parameter \WIDTH 6
    connect \A 6'010111
    connect \B $ternary$verilog/bsg_idiv.v:1004$615_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1003$616_Y
  end
  attribute \src "verilog/bsg_idiv.v:1004.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1004$615
    parameter \WIDTH 6
    connect \A 6'011000
    connect \B $ternary$verilog/bsg_idiv.v:1005$614_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1004$615_Y
  end
  attribute \src "verilog/bsg_idiv.v:1005.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1005$614
    parameter \WIDTH 6
    connect \A 6'011001
    connect \B $ternary$verilog/bsg_idiv.v:1006$613_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1005$614_Y
  end
  attribute \src "verilog/bsg_idiv.v:1006.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1006$613
    parameter \WIDTH 6
    connect \A 6'011010
    connect \B $ternary$verilog/bsg_idiv.v:1007$612_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1006$613_Y
  end
  attribute \src "verilog/bsg_idiv.v:1007.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1007$612
    parameter \WIDTH 6
    connect \A 6'011011
    connect \B $ternary$verilog/bsg_idiv.v:1008$611_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1007$612_Y
  end
  attribute \src "verilog/bsg_idiv.v:1008.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1008$611
    parameter \WIDTH 6
    connect \A 6'011100
    connect \B $ternary$verilog/bsg_idiv.v:1009$610_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1008$611_Y
  end
  attribute \src "verilog/bsg_idiv.v:1009.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1009$610
    parameter \WIDTH 6
    connect \A 6'011101
    connect \B $ternary$verilog/bsg_idiv.v:1010$609_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1009$610_Y
  end
  attribute \src "verilog/bsg_idiv.v:1010.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1010$609
    parameter \WIDTH 6
    connect \A 6'011110
    connect \B $ternary$verilog/bsg_idiv.v:1011$608_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1010$609_Y
  end
  attribute \src "verilog/bsg_idiv.v:1011.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1011$608
    parameter \WIDTH 6
    connect \A 6'011111
    connect \B $ternary$verilog/bsg_idiv.v:1012$607_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1011$608_Y
  end
  attribute \src "verilog/bsg_idiv.v:1012.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1012$607
    parameter \WIDTH 6
    connect \A 6'100000
    connect \B $ternary$verilog/bsg_idiv.v:1013$606_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1012$607_Y
  end
  attribute \src "verilog/bsg_idiv.v:1013.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1013$606
    parameter \WIDTH 6
    connect \A 6'100001
    connect \B $ternary$verilog/bsg_idiv.v:1014$605_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1013$606_Y
  end
  attribute \src "verilog/bsg_idiv.v:1014.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1014$605
    parameter \WIDTH 6
    connect \A 6'100010
    connect \B $ternary$verilog/bsg_idiv.v:1015$604_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1014$605_Y
  end
  attribute \src "verilog/bsg_idiv.v:1015.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1015$604
    parameter \WIDTH 6
    connect \A 6'100011
    connect \B $ternary$verilog/bsg_idiv.v:1016$603_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1015$604_Y
  end
  attribute \src "verilog/bsg_idiv.v:1016.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1016$603
    parameter \WIDTH 6
    connect \A 6'100100
    connect \B $ternary$verilog/bsg_idiv.v:1017$602_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1016$603_Y
  end
  attribute \src "verilog/bsg_idiv.v:1017.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1017$602
    parameter \WIDTH 6
    connect \A 6'100101
    connect \B $ternary$verilog/bsg_idiv.v:1018$601_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1017$602_Y
  end
  attribute \src "verilog/bsg_idiv.v:1018.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1018$601
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B $ternary$verilog/bsg_idiv.v:1019$600_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1018$601_Y
  end
  attribute \src "verilog/bsg_idiv.v:1019.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1019$600
    parameter \WIDTH 6
    connect \A 6'100111
    connect \B $ternary$verilog/bsg_idiv.v:1020$599_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1019$600_Y
  end
  attribute \src "verilog/bsg_idiv.v:1020.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1020$599
    parameter \WIDTH 6
    connect \A { 5'10100 \zero_divisor_i }
    connect \B $ternary$verilog/bsg_idiv.v:1021$598_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1020$599_Y
  end
  attribute \src "verilog/bsg_idiv.v:1021.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1021$598
    parameter \WIDTH 6
    connect \A { \N300 1'0 \N300 2'00 \N300 }
    connect \B $ternary$verilog/bsg_idiv.v:1022$597_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1021$598_Y
  end
  attribute \src "verilog/bsg_idiv.v:1022.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:1022$597
    parameter \WIDTH 6
    connect \A { \N300 1'0 \N300 2'00 \N300 }
    connect \B 6'000000
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1022$597_Y
  end
  attribute \src "verilog/bsg_idiv.v:1066.27-1108.46"
  cell $mux $ternary$verilog/bsg_idiv.v:1066$681
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \N0
    connect \Y \latch_inputs_o
  end
  attribute \src "verilog/bsg_idiv.v:1109.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1109$724
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1110$723_Y
    connect \B 1'0
    connect \S \N0
    connect \Y \opA_ld_o
  end
  attribute \src "verilog/bsg_idiv.v:1110.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1110$723
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1111$722_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1110$723_Y
  end
  attribute \src "verilog/bsg_idiv.v:1111.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1111$722
    parameter \WIDTH 1
    connect \A \N298
    connect \B $ternary$verilog/bsg_idiv.v:1112$721_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1111$722_Y
  end
  attribute \src "verilog/bsg_idiv.v:1112.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1112$721
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1113$720_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1112$721_Y
  end
  attribute \src "verilog/bsg_idiv.v:1113.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1113$720
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1114$719_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1113$720_Y
  end
  attribute \src "verilog/bsg_idiv.v:1114.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1114$719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1115$718_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1114$719_Y
  end
  attribute \src "verilog/bsg_idiv.v:1115.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1115$718
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1116$717_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1115$718_Y
  end
  attribute \src "verilog/bsg_idiv.v:1116.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1116$717
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1117$716_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1116$717_Y
  end
  attribute \src "verilog/bsg_idiv.v:1117.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1117$716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1118$715_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1117$716_Y
  end
  attribute \src "verilog/bsg_idiv.v:1118.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1118$715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1119$714_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1118$715_Y
  end
  attribute \src "verilog/bsg_idiv.v:1119.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1119$714
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1120$713_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1119$714_Y
  end
  attribute \src "verilog/bsg_idiv.v:1120.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1120$713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1121$712_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1120$713_Y
  end
  attribute \src "verilog/bsg_idiv.v:1121.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1121$712
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1122$711_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1121$712_Y
  end
  attribute \src "verilog/bsg_idiv.v:1122.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1122$711
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1123$710_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1122$711_Y
  end
  attribute \src "verilog/bsg_idiv.v:1123.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1123$710
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1124$709_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1123$710_Y
  end
  attribute \src "verilog/bsg_idiv.v:1124.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1124$709
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1125$708_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1124$709_Y
  end
  attribute \src "verilog/bsg_idiv.v:1125.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1125$708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1126$707_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1125$708_Y
  end
  attribute \src "verilog/bsg_idiv.v:1126.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1126$707
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1127$706_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1126$707_Y
  end
  attribute \src "verilog/bsg_idiv.v:1127.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1127$706
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1128$705_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1127$706_Y
  end
  attribute \src "verilog/bsg_idiv.v:1128.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1128$705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1129$704_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1128$705_Y
  end
  attribute \src "verilog/bsg_idiv.v:1129.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1129$704
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1130$703_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1129$704_Y
  end
  attribute \src "verilog/bsg_idiv.v:1130.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1130$703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1131$702_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1130$703_Y
  end
  attribute \src "verilog/bsg_idiv.v:1131.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1131$702
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1132$701_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1131$702_Y
  end
  attribute \src "verilog/bsg_idiv.v:1132.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1132$701
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1133$700_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1132$701_Y
  end
  attribute \src "verilog/bsg_idiv.v:1133.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1133$700
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1134$699_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1133$700_Y
  end
  attribute \src "verilog/bsg_idiv.v:1134.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1134$699
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1135$698_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1134$699_Y
  end
  attribute \src "verilog/bsg_idiv.v:1135.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1135$698
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1136$697_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1135$698_Y
  end
  attribute \src "verilog/bsg_idiv.v:1136.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1136$697
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1137$696_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1136$697_Y
  end
  attribute \src "verilog/bsg_idiv.v:1137.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1137$696
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1138$695_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1137$696_Y
  end
  attribute \src "verilog/bsg_idiv.v:1138.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1138$695
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1139$694_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1138$695_Y
  end
  attribute \src "verilog/bsg_idiv.v:1139.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1139$694
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1140$693_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1139$694_Y
  end
  attribute \src "verilog/bsg_idiv.v:1140.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1140$693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1141$692_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1140$693_Y
  end
  attribute \src "verilog/bsg_idiv.v:1141.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1141$692
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1142$691_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1141$692_Y
  end
  attribute \src "verilog/bsg_idiv.v:1142.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1142$691
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1143$690_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1142$691_Y
  end
  attribute \src "verilog/bsg_idiv.v:1143.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1143$690
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1144$689_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1143$690_Y
  end
  attribute \src "verilog/bsg_idiv.v:1144.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1144$689
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1145$688_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1144$689_Y
  end
  attribute \src "verilog/bsg_idiv.v:1145.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1145$688
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1146$687_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1145$688_Y
  end
  attribute \src "verilog/bsg_idiv.v:1146.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1146$687
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1147$686_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1146$687_Y
  end
  attribute \src "verilog/bsg_idiv.v:1147.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1147$686
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1148$685_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1147$686_Y
  end
  attribute \src "verilog/bsg_idiv.v:1148.21-1151.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1148$685
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1148$685_Y
  end
  attribute \src "verilog/bsg_idiv.v:1152.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1152$767
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1153$766_Y
    connect \B 1'1
    connect \S \N0
    connect \Y \opC_ld_o
  end
  attribute \src "verilog/bsg_idiv.v:1153.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1153$766
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1154$765_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1153$766_Y
  end
  attribute \src "verilog/bsg_idiv.v:1154.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1154$765
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1155$764_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1154$765_Y
  end
  attribute \src "verilog/bsg_idiv.v:1155.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1155$764
    parameter \WIDTH 1
    connect \A \N299
    connect \B $ternary$verilog/bsg_idiv.v:1156$763_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1155$764_Y
  end
  attribute \src "verilog/bsg_idiv.v:1156.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1156$763
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1157$762_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1156$763_Y
  end
  attribute \src "verilog/bsg_idiv.v:1157.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1157$762
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1158$761_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1157$762_Y
  end
  attribute \src "verilog/bsg_idiv.v:1158.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1158$761
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1159$760_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1158$761_Y
  end
  attribute \src "verilog/bsg_idiv.v:1159.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1159$760
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1160$759_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1159$760_Y
  end
  attribute \src "verilog/bsg_idiv.v:1160.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1160$759
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1161$758_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1160$759_Y
  end
  attribute \src "verilog/bsg_idiv.v:1161.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1161$758
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1162$757_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1161$758_Y
  end
  attribute \src "verilog/bsg_idiv.v:1162.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1162$757
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1163$756_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1162$757_Y
  end
  attribute \src "verilog/bsg_idiv.v:1163.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1163$756
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1164$755_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1163$756_Y
  end
  attribute \src "verilog/bsg_idiv.v:1164.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1164$755
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1165$754_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1164$755_Y
  end
  attribute \src "verilog/bsg_idiv.v:1165.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1165$754
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1166$753_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1165$754_Y
  end
  attribute \src "verilog/bsg_idiv.v:1166.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1166$753
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1167$752_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1166$753_Y
  end
  attribute \src "verilog/bsg_idiv.v:1167.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1167$752
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1168$751_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1167$752_Y
  end
  attribute \src "verilog/bsg_idiv.v:1168.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1168$751
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1169$750_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1168$751_Y
  end
  attribute \src "verilog/bsg_idiv.v:1169.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1169$750
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1170$749_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1169$750_Y
  end
  attribute \src "verilog/bsg_idiv.v:1170.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1170$749
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1171$748_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1170$749_Y
  end
  attribute \src "verilog/bsg_idiv.v:1171.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1171$748
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1172$747_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1171$748_Y
  end
  attribute \src "verilog/bsg_idiv.v:1172.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1172$747
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1173$746_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1172$747_Y
  end
  attribute \src "verilog/bsg_idiv.v:1173.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1173$746
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1174$745_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1173$746_Y
  end
  attribute \src "verilog/bsg_idiv.v:1174.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1174$745
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1175$744_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1174$745_Y
  end
  attribute \src "verilog/bsg_idiv.v:1175.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1175$744
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1176$743_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1175$744_Y
  end
  attribute \src "verilog/bsg_idiv.v:1176.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1176$743
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1177$742_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1176$743_Y
  end
  attribute \src "verilog/bsg_idiv.v:1177.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1177$742
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1178$741_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1177$742_Y
  end
  attribute \src "verilog/bsg_idiv.v:1178.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1178$741
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1179$740_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1178$741_Y
  end
  attribute \src "verilog/bsg_idiv.v:1179.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1179$740
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1180$739_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1179$740_Y
  end
  attribute \src "verilog/bsg_idiv.v:1180.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1180$739
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1181$738_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1180$739_Y
  end
  attribute \src "verilog/bsg_idiv.v:1181.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1181$738
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1182$737_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1181$738_Y
  end
  attribute \src "verilog/bsg_idiv.v:1182.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1182$737
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1183$736_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1182$737_Y
  end
  attribute \src "verilog/bsg_idiv.v:1183.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1183$736
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1184$735_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1183$736_Y
  end
  attribute \src "verilog/bsg_idiv.v:1184.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1184$735
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1185$734_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1184$735_Y
  end
  attribute \src "verilog/bsg_idiv.v:1185.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1185$734
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1186$733_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1185$734_Y
  end
  attribute \src "verilog/bsg_idiv.v:1186.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1186$733
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1187$732_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1186$733_Y
  end
  attribute \src "verilog/bsg_idiv.v:1187.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1187$732
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1188$731_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1187$732_Y
  end
  attribute \src "verilog/bsg_idiv.v:1188.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1188$731
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1189$730_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1188$731_Y
  end
  attribute \src "verilog/bsg_idiv.v:1189.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1189$730
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1190$729_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1189$730_Y
  end
  attribute \src "verilog/bsg_idiv.v:1190.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1190$729
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1191$728_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1190$729_Y
  end
  attribute \src "verilog/bsg_idiv.v:1191.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1191$728
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1192$727_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1191$728_Y
  end
  attribute \src "verilog/bsg_idiv.v:1192.21-1194.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1192$727
    parameter \WIDTH 1
    connect \A \q_neg
    connect \B $ternary$verilog/bsg_idiv.v:1193$726_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1192$727_Y
  end
  attribute \src "verilog/bsg_idiv.v:1195.22-1237.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1195$810
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1196$809_Y
    connect \B 1'0
    connect \S \N0
    connect \Y \opA_sel_o
  end
  attribute \src "verilog/bsg_idiv.v:1196.22-1237.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1196$809
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1196$809_Y
  end
  attribute \src "verilog/bsg_idiv.v:1238.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1238$854
    parameter \WIDTH 2
    connect \A $ternary$verilog/bsg_idiv.v:1239$853_Y
    connect \B 2'01
    connect \S \N0
    connect \Y \opC_sel_o [1:0]
  end
  attribute \src "verilog/bsg_idiv.v:1239.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1239$853
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $ternary$verilog/bsg_idiv.v:1240$852_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1239$853_Y
  end
  attribute \src "verilog/bsg_idiv.v:1240.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1240$852
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1241$851_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1240$852_Y
  end
  attribute \src "verilog/bsg_idiv.v:1241.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1241$851
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $ternary$verilog/bsg_idiv.v:1242$850_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1241$851_Y
  end
  attribute \src "verilog/bsg_idiv.v:1242.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1242$850
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1243$849_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1242$850_Y
  end
  attribute \src "verilog/bsg_idiv.v:1243.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1243$849
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1244$848_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1243$849_Y
  end
  attribute \src "verilog/bsg_idiv.v:1244.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1244$848
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1245$847_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1244$848_Y
  end
  attribute \src "verilog/bsg_idiv.v:1245.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1245$847
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1246$846_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1245$847_Y
  end
  attribute \src "verilog/bsg_idiv.v:1246.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1246$846
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1247$845_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1246$846_Y
  end
  attribute \src "verilog/bsg_idiv.v:1247.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1247$845
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1248$844_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1247$845_Y
  end
  attribute \src "verilog/bsg_idiv.v:1248.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1248$844
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1249$843_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1248$844_Y
  end
  attribute \src "verilog/bsg_idiv.v:1249.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1249$843
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1250$842_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1249$843_Y
  end
  attribute \src "verilog/bsg_idiv.v:1250.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1250$842
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1251$841_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1250$842_Y
  end
  attribute \src "verilog/bsg_idiv.v:1251.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1251$841
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1252$840_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1251$841_Y
  end
  attribute \src "verilog/bsg_idiv.v:1252.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1252$840
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1253$839_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1252$840_Y
  end
  attribute \src "verilog/bsg_idiv.v:1253.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1253$839
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1254$838_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1253$839_Y
  end
  attribute \src "verilog/bsg_idiv.v:1254.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1254$838
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1255$837_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1254$838_Y
  end
  attribute \src "verilog/bsg_idiv.v:1255.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1255$837
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1256$836_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1255$837_Y
  end
  attribute \src "verilog/bsg_idiv.v:1256.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1256$836
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1257$835_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1256$836_Y
  end
  attribute \src "verilog/bsg_idiv.v:1257.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1257$835
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1258$834_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1257$835_Y
  end
  attribute \src "verilog/bsg_idiv.v:1258.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1258$834
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1259$833_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1258$834_Y
  end
  attribute \src "verilog/bsg_idiv.v:1259.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1259$833
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1260$832_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1259$833_Y
  end
  attribute \src "verilog/bsg_idiv.v:1260.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1260$832
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1261$831_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1260$832_Y
  end
  attribute \src "verilog/bsg_idiv.v:1261.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1261$831
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1262$830_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1261$831_Y
  end
  attribute \src "verilog/bsg_idiv.v:1262.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1262$830
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1263$829_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1262$830_Y
  end
  attribute \src "verilog/bsg_idiv.v:1263.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1263$829
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1264$828_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1263$829_Y
  end
  attribute \src "verilog/bsg_idiv.v:1264.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1264$828
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1265$827_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1264$828_Y
  end
  attribute \src "verilog/bsg_idiv.v:1265.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1265$827
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1266$826_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1265$827_Y
  end
  attribute \src "verilog/bsg_idiv.v:1266.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1266$826
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1267$825_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1266$826_Y
  end
  attribute \src "verilog/bsg_idiv.v:1267.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1267$825
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1268$824_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1267$825_Y
  end
  attribute \src "verilog/bsg_idiv.v:1268.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1268$824
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1269$823_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1268$824_Y
  end
  attribute \src "verilog/bsg_idiv.v:1269.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1269$823
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1270$822_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1269$823_Y
  end
  attribute \src "verilog/bsg_idiv.v:1270.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1270$822
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1271$821_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1270$822_Y
  end
  attribute \src "verilog/bsg_idiv.v:1271.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1271$821
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1272$820_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1271$821_Y
  end
  attribute \src "verilog/bsg_idiv.v:1272.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1272$820
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1273$819_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1272$820_Y
  end
  attribute \src "verilog/bsg_idiv.v:1273.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1273$819
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1274$818_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1273$819_Y
  end
  attribute \src "verilog/bsg_idiv.v:1274.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1274$818
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1275$817_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1274$818_Y
  end
  attribute \src "verilog/bsg_idiv.v:1275.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1275$817
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1276$816_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1275$817_Y
  end
  attribute \src "verilog/bsg_idiv.v:1276.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1276$816
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1277$815_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1276$816_Y
  end
  attribute \src "verilog/bsg_idiv.v:1277.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1277$815
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1278$814_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1277$815_Y
  end
  attribute \src "verilog/bsg_idiv.v:1278.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1278$814
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $ternary$verilog/bsg_idiv.v:1279$813_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1278$814_Y
  end
  attribute \src "verilog/bsg_idiv.v:1279.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1279$813
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $ternary$verilog/bsg_idiv.v:1280$812_Y
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1279$813_Y
  end
  attribute \src "verilog/bsg_idiv.v:1280.27-1280.56"
  cell $mux $ternary$verilog/bsg_idiv.v:1280$812
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'00
    connect \S \N341
    connect \Y $ternary$verilog/bsg_idiv.v:1280$812_Y
  end
  attribute \src "verilog/bsg_idiv.v:1281.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1281$897
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1282$896_Y
    connect \B 1'1
    connect \S \N0
    connect \Y \opB_ld_o
  end
  attribute \src "verilog/bsg_idiv.v:1282.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1282$896
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1283$895_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1282$896_Y
  end
  attribute \src "verilog/bsg_idiv.v:1283.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1283$895
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1284$894_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1283$895_Y
  end
  attribute \src "verilog/bsg_idiv.v:1284.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1284$894
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1285$893_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1284$894_Y
  end
  attribute \src "verilog/bsg_idiv.v:1285.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1285$893
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1286$892_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1285$893_Y
  end
  attribute \src "verilog/bsg_idiv.v:1286.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1286$892
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1287$891_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1286$892_Y
  end
  attribute \src "verilog/bsg_idiv.v:1287.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1287$891
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1288$890_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1287$891_Y
  end
  attribute \src "verilog/bsg_idiv.v:1288.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1288$890
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1289$889_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1288$890_Y
  end
  attribute \src "verilog/bsg_idiv.v:1289.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1289$889
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1290$888_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1289$889_Y
  end
  attribute \src "verilog/bsg_idiv.v:1290.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1290$888
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1291$887_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1290$888_Y
  end
  attribute \src "verilog/bsg_idiv.v:1291.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1291$887
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1292$886_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1291$887_Y
  end
  attribute \src "verilog/bsg_idiv.v:1292.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1292$886
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1293$885_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1292$886_Y
  end
  attribute \src "verilog/bsg_idiv.v:1293.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1293$885
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1294$884_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1293$885_Y
  end
  attribute \src "verilog/bsg_idiv.v:1294.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1294$884
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1295$883_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1294$884_Y
  end
  attribute \src "verilog/bsg_idiv.v:1295.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1295$883
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1296$882_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1295$883_Y
  end
  attribute \src "verilog/bsg_idiv.v:1296.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1296$882
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1297$881_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1296$882_Y
  end
  attribute \src "verilog/bsg_idiv.v:1297.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1297$881
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1298$880_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1297$881_Y
  end
  attribute \src "verilog/bsg_idiv.v:1298.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1298$880
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1299$879_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1298$880_Y
  end
  attribute \src "verilog/bsg_idiv.v:1299.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1299$879
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1300$878_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1299$879_Y
  end
  attribute \src "verilog/bsg_idiv.v:1300.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1300$878
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1301$877_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1300$878_Y
  end
  attribute \src "verilog/bsg_idiv.v:1301.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1301$877
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1302$876_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1301$877_Y
  end
  attribute \src "verilog/bsg_idiv.v:1302.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1302$876
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1303$875_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1302$876_Y
  end
  attribute \src "verilog/bsg_idiv.v:1303.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1303$875
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1304$874_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1303$875_Y
  end
  attribute \src "verilog/bsg_idiv.v:1304.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1304$874
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1305$873_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1304$874_Y
  end
  attribute \src "verilog/bsg_idiv.v:1305.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1305$873
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1306$872_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1305$873_Y
  end
  attribute \src "verilog/bsg_idiv.v:1306.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1306$872
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1307$871_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1306$872_Y
  end
  attribute \src "verilog/bsg_idiv.v:1307.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1307$871
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1308$870_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1307$871_Y
  end
  attribute \src "verilog/bsg_idiv.v:1308.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1308$870
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1309$869_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1308$870_Y
  end
  attribute \src "verilog/bsg_idiv.v:1309.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1309$869
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1310$868_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1309$869_Y
  end
  attribute \src "verilog/bsg_idiv.v:1310.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1310$868
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1311$867_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1310$868_Y
  end
  attribute \src "verilog/bsg_idiv.v:1311.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1311$867
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1312$866_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1311$867_Y
  end
  attribute \src "verilog/bsg_idiv.v:1312.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1312$866
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1313$865_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1312$866_Y
  end
  attribute \src "verilog/bsg_idiv.v:1313.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1313$865
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1314$864_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1313$865_Y
  end
  attribute \src "verilog/bsg_idiv.v:1314.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1314$864
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1315$863_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1314$864_Y
  end
  attribute \src "verilog/bsg_idiv.v:1315.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1315$863
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1316$862_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1315$863_Y
  end
  attribute \src "verilog/bsg_idiv.v:1316.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1316$862
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1317$861_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1316$862_Y
  end
  attribute \src "verilog/bsg_idiv.v:1317.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1317$861
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1318$860_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1317$861_Y
  end
  attribute \src "verilog/bsg_idiv.v:1318.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1318$860
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1319$859_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1318$860_Y
  end
  attribute \src "verilog/bsg_idiv.v:1319.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1319$859
    parameter \WIDTH 1
    connect \A \add_neg_last
    connect \B $ternary$verilog/bsg_idiv.v:1320$858_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1319$859_Y
  end
  attribute \src "verilog/bsg_idiv.v:1320.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1320$858
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1321$857_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1320$858_Y
  end
  attribute \src "verilog/bsg_idiv.v:1321.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1321$857
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1193$726_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1321$857_Y
  end
  attribute \src "verilog/bsg_idiv.v:1322.21-1323.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1322$856
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1194$725_Y
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1193$726_Y
  end
  attribute \src "verilog/bsg_idiv.v:1324.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1324$940
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1325$939_Y
    connect \B \N43
    connect \S \N0
    connect \Y \opA_inv_o
  end
  attribute \src "verilog/bsg_idiv.v:1325.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1325$939
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1326$938_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1325$939_Y
  end
  attribute \src "verilog/bsg_idiv.v:1326.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1326$938
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1327$937_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1326$938_Y
  end
  attribute \src "verilog/bsg_idiv.v:1327.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1327$937
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1328$936_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1327$937_Y
  end
  attribute \src "verilog/bsg_idiv.v:1328.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1328$936
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1329$935_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1328$936_Y
  end
  attribute \src "verilog/bsg_idiv.v:1329.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1329$935
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1330$934_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1329$935_Y
  end
  attribute \src "verilog/bsg_idiv.v:1330.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1330$934
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1331$933_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1330$934_Y
  end
  attribute \src "verilog/bsg_idiv.v:1331.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1331$933
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1332$932_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1331$933_Y
  end
  attribute \src "verilog/bsg_idiv.v:1332.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1332$932
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1333$931_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1332$932_Y
  end
  attribute \src "verilog/bsg_idiv.v:1333.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1333$931
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1334$930_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1333$931_Y
  end
  attribute \src "verilog/bsg_idiv.v:1334.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1334$930
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1335$929_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1334$930_Y
  end
  attribute \src "verilog/bsg_idiv.v:1335.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1335$929
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1336$928_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1335$929_Y
  end
  attribute \src "verilog/bsg_idiv.v:1336.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1336$928
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1337$927_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1336$928_Y
  end
  attribute \src "verilog/bsg_idiv.v:1337.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1337$927
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1338$926_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1337$927_Y
  end
  attribute \src "verilog/bsg_idiv.v:1338.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1338$926
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1339$925_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1338$926_Y
  end
  attribute \src "verilog/bsg_idiv.v:1339.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1339$925
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1340$924_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1339$925_Y
  end
  attribute \src "verilog/bsg_idiv.v:1340.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1340$924
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1341$923_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1340$924_Y
  end
  attribute \src "verilog/bsg_idiv.v:1341.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1341$923
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1342$922_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1341$923_Y
  end
  attribute \src "verilog/bsg_idiv.v:1342.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1342$922
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1343$921_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1342$922_Y
  end
  attribute \src "verilog/bsg_idiv.v:1343.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1343$921
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1344$920_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1343$921_Y
  end
  attribute \src "verilog/bsg_idiv.v:1344.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1344$920
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1345$919_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1344$920_Y
  end
  attribute \src "verilog/bsg_idiv.v:1345.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1345$919
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1346$918_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1345$919_Y
  end
  attribute \src "verilog/bsg_idiv.v:1346.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1346$918
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1347$917_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1346$918_Y
  end
  attribute \src "verilog/bsg_idiv.v:1347.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1347$917
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1348$916_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1347$917_Y
  end
  attribute \src "verilog/bsg_idiv.v:1348.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1348$916
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1349$915_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1348$916_Y
  end
  attribute \src "verilog/bsg_idiv.v:1349.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1349$915
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1350$914_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1349$915_Y
  end
  attribute \src "verilog/bsg_idiv.v:1350.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1350$914
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1351$913_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1350$914_Y
  end
  attribute \src "verilog/bsg_idiv.v:1351.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1351$913
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1352$912_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1351$913_Y
  end
  attribute \src "verilog/bsg_idiv.v:1352.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1352$912
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1353$911_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1352$912_Y
  end
  attribute \src "verilog/bsg_idiv.v:1353.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1353$911
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1354$910_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1353$911_Y
  end
  attribute \src "verilog/bsg_idiv.v:1354.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1354$910
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1355$909_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1354$910_Y
  end
  attribute \src "verilog/bsg_idiv.v:1355.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1355$909
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1356$908_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1355$909_Y
  end
  attribute \src "verilog/bsg_idiv.v:1356.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1356$908
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1357$907_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1356$908_Y
  end
  attribute \src "verilog/bsg_idiv.v:1357.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1357$907
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1358$906_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1357$907_Y
  end
  attribute \src "verilog/bsg_idiv.v:1358.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1358$906
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1359$905_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1358$906_Y
  end
  attribute \src "verilog/bsg_idiv.v:1359.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1359$905
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1360$904_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1359$905_Y
  end
  attribute \src "verilog/bsg_idiv.v:1360.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1360$904
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1361$903_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1360$904_Y
  end
  attribute \src "verilog/bsg_idiv.v:1361.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1361$903
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1362$902_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1361$903_Y
  end
  attribute \src "verilog/bsg_idiv.v:1362.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1362$902
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1363$901_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1362$902_Y
  end
  attribute \src "verilog/bsg_idiv.v:1363.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1363$901
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1364$900_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1363$901_Y
  end
  attribute \src "verilog/bsg_idiv.v:1364.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1364$900
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1365$899_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1364$900_Y
  end
  attribute \src "verilog/bsg_idiv.v:1365.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1365$899
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1366$898_Y
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1365$899_Y
  end
  attribute \src "verilog/bsg_idiv.v:1366.22-1366.40"
  cell $mux $ternary$verilog/bsg_idiv.v:1366$898
    parameter \WIDTH 1
    connect \A \N43
    connect \B 1'0
    connect \S \N341
    connect \Y $ternary$verilog/bsg_idiv.v:1366$898_Y
  end
  attribute \src "verilog/bsg_idiv.v:1367.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1367$983
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1368$982_Y
    connect \B 1'1
    connect \S \N0
    connect \Y \opB_clr_l_o
  end
  attribute \src "verilog/bsg_idiv.v:1368.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1368$982
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1369$981_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1368$982_Y
  end
  attribute \src "verilog/bsg_idiv.v:1369.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1369$981
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1370$980_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1369$981_Y
  end
  attribute \src "verilog/bsg_idiv.v:1370.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1370$980
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1371$979_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1370$980_Y
  end
  attribute \src "verilog/bsg_idiv.v:1371.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1371$979
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1372$978_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1371$979_Y
  end
  attribute \src "verilog/bsg_idiv.v:1372.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1372$978
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1373$977_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1372$978_Y
  end
  attribute \src "verilog/bsg_idiv.v:1373.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1373$977
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1374$976_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1373$977_Y
  end
  attribute \src "verilog/bsg_idiv.v:1374.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1374$976
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1375$975_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1374$976_Y
  end
  attribute \src "verilog/bsg_idiv.v:1375.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1375$975
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1376$974_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1375$975_Y
  end
  attribute \src "verilog/bsg_idiv.v:1376.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1376$974
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1377$973_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1376$974_Y
  end
  attribute \src "verilog/bsg_idiv.v:1377.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1377$973
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1378$972_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1377$973_Y
  end
  attribute \src "verilog/bsg_idiv.v:1378.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1378$972
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1379$971_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1378$972_Y
  end
  attribute \src "verilog/bsg_idiv.v:1379.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1379$971
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1380$970_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1379$971_Y
  end
  attribute \src "verilog/bsg_idiv.v:1380.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1380$970
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1381$969_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1380$970_Y
  end
  attribute \src "verilog/bsg_idiv.v:1381.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1381$969
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1382$968_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1381$969_Y
  end
  attribute \src "verilog/bsg_idiv.v:1382.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1382$968
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1383$967_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1382$968_Y
  end
  attribute \src "verilog/bsg_idiv.v:1383.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1383$967
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1384$966_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1383$967_Y
  end
  attribute \src "verilog/bsg_idiv.v:1384.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1384$966
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1385$965_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1384$966_Y
  end
  attribute \src "verilog/bsg_idiv.v:1385.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1385$965
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1386$964_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1385$965_Y
  end
  attribute \src "verilog/bsg_idiv.v:1386.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1386$964
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1387$963_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1386$964_Y
  end
  attribute \src "verilog/bsg_idiv.v:1387.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1387$963
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1388$962_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1387$963_Y
  end
  attribute \src "verilog/bsg_idiv.v:1388.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1388$962
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1389$961_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1388$962_Y
  end
  attribute \src "verilog/bsg_idiv.v:1389.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1389$961
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1390$960_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1389$961_Y
  end
  attribute \src "verilog/bsg_idiv.v:1390.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1390$960
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1391$959_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1390$960_Y
  end
  attribute \src "verilog/bsg_idiv.v:1391.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1391$959
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1392$958_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1391$959_Y
  end
  attribute \src "verilog/bsg_idiv.v:1392.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1392$958
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1393$957_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1392$958_Y
  end
  attribute \src "verilog/bsg_idiv.v:1393.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1393$957
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1394$956_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1393$957_Y
  end
  attribute \src "verilog/bsg_idiv.v:1394.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1394$956
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1395$955_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1394$956_Y
  end
  attribute \src "verilog/bsg_idiv.v:1395.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1395$955
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1396$954_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1395$955_Y
  end
  attribute \src "verilog/bsg_idiv.v:1396.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1396$954
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1397$953_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1396$954_Y
  end
  attribute \src "verilog/bsg_idiv.v:1397.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1397$953
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1398$952_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1397$953_Y
  end
  attribute \src "verilog/bsg_idiv.v:1398.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1398$952
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1399$951_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1398$952_Y
  end
  attribute \src "verilog/bsg_idiv.v:1399.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1399$951
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1400$950_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1399$951_Y
  end
  attribute \src "verilog/bsg_idiv.v:1400.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1400$950
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1401$949_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1400$950_Y
  end
  attribute \src "verilog/bsg_idiv.v:1401.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1401$949
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1402$948_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1401$949_Y
  end
  attribute \src "verilog/bsg_idiv.v:1402.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1402$948
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1403$947_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1402$948_Y
  end
  attribute \src "verilog/bsg_idiv.v:1403.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1403$947
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1404$946_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1403$947_Y
  end
  attribute \src "verilog/bsg_idiv.v:1404.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1404$946
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1405$945_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1404$946_Y
  end
  attribute \src "verilog/bsg_idiv.v:1405.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1405$945
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1406$944_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1405$945_Y
  end
  attribute \src "verilog/bsg_idiv.v:1406.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1406$944
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1407$943_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1406$944_Y
  end
  attribute \src "verilog/bsg_idiv.v:1407.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1407$943
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1408$942_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1407$943_Y
  end
  attribute \src "verilog/bsg_idiv.v:1408.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1408$942
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1194$725_Y
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1408$942_Y
  end
  attribute \src "verilog/bsg_idiv.v:1409.24-1409.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1409$941
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \N341
    connect \Y $ternary$verilog/bsg_idiv.v:1194$725_Y
  end
  attribute \src "verilog/bsg_idiv.v:1410.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1410$1027
    parameter \WIDTH 3
    connect \A $ternary$verilog/bsg_idiv.v:1411$1026_Y
    connect \B 3'001
    connect \S \N0
    connect \Y \opB_sel_o
  end
  attribute \src "verilog/bsg_idiv.v:1411.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1411$1026
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1412$1025_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1411$1026_Y
  end
  attribute \src "verilog/bsg_idiv.v:1412.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1412$1025
    parameter \WIDTH 3
    connect \A 3'100
    connect \B $ternary$verilog/bsg_idiv.v:1413$1024_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1412$1025_Y
  end
  attribute \src "verilog/bsg_idiv.v:1413.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1413$1024
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1414$1023_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1413$1024_Y
  end
  attribute \src "verilog/bsg_idiv.v:1414.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1414$1023
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1415$1022_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1414$1023_Y
  end
  attribute \src "verilog/bsg_idiv.v:1415.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1415$1022
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1416$1021_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1415$1022_Y
  end
  attribute \src "verilog/bsg_idiv.v:1416.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1416$1021
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1417$1020_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1416$1021_Y
  end
  attribute \src "verilog/bsg_idiv.v:1417.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1417$1020
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1418$1019_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1417$1020_Y
  end
  attribute \src "verilog/bsg_idiv.v:1418.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1418$1019
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1419$1018_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1418$1019_Y
  end
  attribute \src "verilog/bsg_idiv.v:1419.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1419$1018
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1420$1017_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1419$1018_Y
  end
  attribute \src "verilog/bsg_idiv.v:1420.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1420$1017
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1421$1016_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1420$1017_Y
  end
  attribute \src "verilog/bsg_idiv.v:1421.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1421$1016
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1422$1015_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1421$1016_Y
  end
  attribute \src "verilog/bsg_idiv.v:1422.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1422$1015
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1423$1014_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1422$1015_Y
  end
  attribute \src "verilog/bsg_idiv.v:1423.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1423$1014
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1424$1013_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1423$1014_Y
  end
  attribute \src "verilog/bsg_idiv.v:1424.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1424$1013
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1425$1012_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1424$1013_Y
  end
  attribute \src "verilog/bsg_idiv.v:1425.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1425$1012
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1426$1011_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1425$1012_Y
  end
  attribute \src "verilog/bsg_idiv.v:1426.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1426$1011
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1427$1010_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1426$1011_Y
  end
  attribute \src "verilog/bsg_idiv.v:1427.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1427$1010
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1428$1009_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1427$1010_Y
  end
  attribute \src "verilog/bsg_idiv.v:1428.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1428$1009
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1429$1008_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1428$1009_Y
  end
  attribute \src "verilog/bsg_idiv.v:1429.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1429$1008
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1430$1007_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1429$1008_Y
  end
  attribute \src "verilog/bsg_idiv.v:1430.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1430$1007
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1431$1006_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1430$1007_Y
  end
  attribute \src "verilog/bsg_idiv.v:1431.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1431$1006
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1432$1005_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1431$1006_Y
  end
  attribute \src "verilog/bsg_idiv.v:1432.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1432$1005
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1433$1004_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1432$1005_Y
  end
  attribute \src "verilog/bsg_idiv.v:1433.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1433$1004
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1434$1003_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1433$1004_Y
  end
  attribute \src "verilog/bsg_idiv.v:1434.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1434$1003
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1435$1002_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1434$1003_Y
  end
  attribute \src "verilog/bsg_idiv.v:1435.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1435$1002
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1436$1001_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1435$1002_Y
  end
  attribute \src "verilog/bsg_idiv.v:1436.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1436$1001
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1437$1000_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1436$1001_Y
  end
  attribute \src "verilog/bsg_idiv.v:1437.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1437$1000
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1438$999_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1437$1000_Y
  end
  attribute \src "verilog/bsg_idiv.v:1438.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1438$999
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1439$998_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1438$999_Y
  end
  attribute \src "verilog/bsg_idiv.v:1439.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1439$998
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1440$997_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1439$998_Y
  end
  attribute \src "verilog/bsg_idiv.v:1440.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1440$997
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1441$996_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1440$997_Y
  end
  attribute \src "verilog/bsg_idiv.v:1441.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1441$996
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1442$995_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1441$996_Y
  end
  attribute \src "verilog/bsg_idiv.v:1442.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1442$995
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1443$994_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1442$995_Y
  end
  attribute \src "verilog/bsg_idiv.v:1443.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1443$994
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1444$993_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1443$994_Y
  end
  attribute \src "verilog/bsg_idiv.v:1444.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1444$993
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1445$992_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1444$993_Y
  end
  attribute \src "verilog/bsg_idiv.v:1445.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1445$992
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1446$991_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1445$992_Y
  end
  attribute \src "verilog/bsg_idiv.v:1446.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1446$991
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1447$990_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1446$991_Y
  end
  attribute \src "verilog/bsg_idiv.v:1447.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1447$990
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $ternary$verilog/bsg_idiv.v:1448$989_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1447$990_Y
  end
  attribute \src "verilog/bsg_idiv.v:1448.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1448$989
    parameter \WIDTH 3
    connect \A 3'010
    connect \B $ternary$verilog/bsg_idiv.v:1449$988_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1448$989_Y
  end
  attribute \src "verilog/bsg_idiv.v:1449.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1449$988
    parameter \WIDTH 3
    connect \A 3'100
    connect \B $ternary$verilog/bsg_idiv.v:1450$987_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1449$988_Y
  end
  attribute \src "verilog/bsg_idiv.v:1450.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1450$987
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1451$986_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1450$987_Y
  end
  attribute \src "verilog/bsg_idiv.v:1451.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1451$986
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $ternary$verilog/bsg_idiv.v:1452$985_Y
    connect \S \N296
    connect \Y $ternary$verilog/bsg_idiv.v:1451$986_Y
  end
  attribute \src "verilog/bsg_idiv.v:1452.22-1452.57"
  cell $mux $ternary$verilog/bsg_idiv.v:1452$985
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'000
    connect \S \N341
    connect \Y $ternary$verilog/bsg_idiv.v:1452$985_Y
  end
  attribute \src "verilog/bsg_idiv.v:1453.19-1495.38"
  cell $mux $ternary$verilog/bsg_idiv.v:1453$1070
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1454$1069_Y
    connect \B 1'0
    connect \S \N0
    connect \Y \neg_ld
  end
  attribute \src "verilog/bsg_idiv.v:1454.19-1495.38"
  cell $mux $ternary$verilog/bsg_idiv.v:1454$1069
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1455$1068_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1454$1069_Y
  end
  attribute \src "verilog/bsg_idiv.v:1455.19-1495.38"
  cell $mux $ternary$verilog/bsg_idiv.v:1455$1068
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1455$1068_Y
  end
  attribute \src "verilog/bsg_idiv.v:1496.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1496$1113
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1497$1112_Y
    connect \B \N43
    connect \S \N0
    connect \Y \adder_cin_o
  end
  attribute \src "verilog/bsg_idiv.v:1497.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1497$1112
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1498$1111_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1497$1112_Y
  end
  attribute \src "verilog/bsg_idiv.v:1498.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1498$1111
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1499$1110_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1498$1111_Y
  end
  attribute \src "verilog/bsg_idiv.v:1499.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1499$1110
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1500$1109_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1499$1110_Y
  end
  attribute \src "verilog/bsg_idiv.v:1500.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1500$1109
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1501$1108_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1500$1109_Y
  end
  attribute \src "verilog/bsg_idiv.v:1501.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1501$1108
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1502$1107_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1501$1108_Y
  end
  attribute \src "verilog/bsg_idiv.v:1502.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1502$1107
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1503$1106_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1502$1107_Y
  end
  attribute \src "verilog/bsg_idiv.v:1503.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1503$1106
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1504$1105_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1503$1106_Y
  end
  attribute \src "verilog/bsg_idiv.v:1504.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1504$1105
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1505$1104_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1504$1105_Y
  end
  attribute \src "verilog/bsg_idiv.v:1505.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1505$1104
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1506$1103_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1505$1104_Y
  end
  attribute \src "verilog/bsg_idiv.v:1506.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1506$1103
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1507$1102_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1506$1103_Y
  end
  attribute \src "verilog/bsg_idiv.v:1507.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1507$1102
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1508$1101_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1507$1102_Y
  end
  attribute \src "verilog/bsg_idiv.v:1508.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1508$1101
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1509$1100_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1508$1101_Y
  end
  attribute \src "verilog/bsg_idiv.v:1509.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1509$1100
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1510$1099_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1509$1100_Y
  end
  attribute \src "verilog/bsg_idiv.v:1510.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1510$1099
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1511$1098_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1510$1099_Y
  end
  attribute \src "verilog/bsg_idiv.v:1511.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1511$1098
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1512$1097_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1511$1098_Y
  end
  attribute \src "verilog/bsg_idiv.v:1512.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1512$1097
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1513$1096_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1512$1097_Y
  end
  attribute \src "verilog/bsg_idiv.v:1513.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1513$1096
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1514$1095_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1513$1096_Y
  end
  attribute \src "verilog/bsg_idiv.v:1514.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1514$1095
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1515$1094_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1514$1095_Y
  end
  attribute \src "verilog/bsg_idiv.v:1515.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1515$1094
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1516$1093_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1515$1094_Y
  end
  attribute \src "verilog/bsg_idiv.v:1516.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1516$1093
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1517$1092_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1516$1093_Y
  end
  attribute \src "verilog/bsg_idiv.v:1517.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1517$1092
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1518$1091_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1517$1092_Y
  end
  attribute \src "verilog/bsg_idiv.v:1518.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1518$1091
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1519$1090_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1518$1091_Y
  end
  attribute \src "verilog/bsg_idiv.v:1519.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1519$1090
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1520$1089_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1519$1090_Y
  end
  attribute \src "verilog/bsg_idiv.v:1520.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1520$1089
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1521$1088_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1520$1089_Y
  end
  attribute \src "verilog/bsg_idiv.v:1521.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1521$1088
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1522$1087_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1521$1088_Y
  end
  attribute \src "verilog/bsg_idiv.v:1522.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1522$1087
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1523$1086_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1522$1087_Y
  end
  attribute \src "verilog/bsg_idiv.v:1523.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1523$1086
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1524$1085_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1523$1086_Y
  end
  attribute \src "verilog/bsg_idiv.v:1524.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1524$1085
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1525$1084_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1524$1085_Y
  end
  attribute \src "verilog/bsg_idiv.v:1525.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1525$1084
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1526$1083_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1525$1084_Y
  end
  attribute \src "verilog/bsg_idiv.v:1526.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1526$1083
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1527$1082_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1526$1083_Y
  end
  attribute \src "verilog/bsg_idiv.v:1527.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1527$1082
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1528$1081_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1527$1082_Y
  end
  attribute \src "verilog/bsg_idiv.v:1528.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1528$1081
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1529$1080_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1528$1081_Y
  end
  attribute \src "verilog/bsg_idiv.v:1529.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1529$1080
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1530$1079_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1529$1080_Y
  end
  attribute \src "verilog/bsg_idiv.v:1530.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1530$1079
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1531$1078_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1530$1079_Y
  end
  attribute \src "verilog/bsg_idiv.v:1531.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1531$1078
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1532$1077_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1531$1078_Y
  end
  attribute \src "verilog/bsg_idiv.v:1532.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1532$1077
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1533$1076_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1532$1077_Y
  end
  attribute \src "verilog/bsg_idiv.v:1533.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1533$1076
    parameter \WIDTH 1
    connect \A \N43
    connect \B $ternary$verilog/bsg_idiv.v:1534$1075_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1533$1076_Y
  end
  attribute \src "verilog/bsg_idiv.v:1534.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1534$1075
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1535$1074_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1534$1075_Y
  end
  attribute \src "verilog/bsg_idiv.v:1535.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1535$1074
    parameter \WIDTH 1
    connect \A \r_neg
    connect \B $ternary$verilog/bsg_idiv.v:1536$1073_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1535$1074_Y
  end
  attribute \src "verilog/bsg_idiv.v:1536.24-1538.42"
  cell $mux $ternary$verilog/bsg_idiv.v:1536$1073
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1365$899_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1536$1073_Y
  end
  attribute \src "verilog/bsg_idiv.v:1539.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1539$1156
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1540$1155_Y
    connect \B 1'1
    connect \S \N0
    connect \Y \opA_clr_l_o
  end
  attribute \src "verilog/bsg_idiv.v:1540.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1540$1155
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1541$1154_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1540$1155_Y
  end
  attribute \src "verilog/bsg_idiv.v:1541.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1541$1154
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1542$1153_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1541$1154_Y
  end
  attribute \src "verilog/bsg_idiv.v:1542.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1542$1153
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1543$1152_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1542$1153_Y
  end
  attribute \src "verilog/bsg_idiv.v:1543.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1543$1152
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1544$1151_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1543$1152_Y
  end
  attribute \src "verilog/bsg_idiv.v:1544.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1544$1151
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1545$1150_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1544$1151_Y
  end
  attribute \src "verilog/bsg_idiv.v:1545.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1545$1150
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1546$1149_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1545$1150_Y
  end
  attribute \src "verilog/bsg_idiv.v:1546.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1546$1149
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1547$1148_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1546$1149_Y
  end
  attribute \src "verilog/bsg_idiv.v:1547.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1547$1148
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1548$1147_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1547$1148_Y
  end
  attribute \src "verilog/bsg_idiv.v:1548.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1548$1147
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1549$1146_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1548$1147_Y
  end
  attribute \src "verilog/bsg_idiv.v:1549.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1549$1146
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1550$1145_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1549$1146_Y
  end
  attribute \src "verilog/bsg_idiv.v:1550.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1550$1145
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1551$1144_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1550$1145_Y
  end
  attribute \src "verilog/bsg_idiv.v:1551.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1551$1144
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1552$1143_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1551$1144_Y
  end
  attribute \src "verilog/bsg_idiv.v:1552.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1552$1143
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1553$1142_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1552$1143_Y
  end
  attribute \src "verilog/bsg_idiv.v:1553.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1553$1142
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1554$1141_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1553$1142_Y
  end
  attribute \src "verilog/bsg_idiv.v:1554.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1554$1141
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1555$1140_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1554$1141_Y
  end
  attribute \src "verilog/bsg_idiv.v:1555.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1555$1140
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1556$1139_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1555$1140_Y
  end
  attribute \src "verilog/bsg_idiv.v:1556.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1556$1139
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1557$1138_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1556$1139_Y
  end
  attribute \src "verilog/bsg_idiv.v:1557.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1557$1138
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1558$1137_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1557$1138_Y
  end
  attribute \src "verilog/bsg_idiv.v:1558.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1558$1137
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1559$1136_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1558$1137_Y
  end
  attribute \src "verilog/bsg_idiv.v:1559.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1559$1136
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1560$1135_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1559$1136_Y
  end
  attribute \src "verilog/bsg_idiv.v:1560.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1560$1135
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1561$1134_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1560$1135_Y
  end
  attribute \src "verilog/bsg_idiv.v:1561.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1561$1134
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1562$1133_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1561$1134_Y
  end
  attribute \src "verilog/bsg_idiv.v:1562.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1562$1133
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1563$1132_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1562$1133_Y
  end
  attribute \src "verilog/bsg_idiv.v:1563.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1563$1132
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1564$1131_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1563$1132_Y
  end
  attribute \src "verilog/bsg_idiv.v:1564.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1564$1131
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1565$1130_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1564$1131_Y
  end
  attribute \src "verilog/bsg_idiv.v:1565.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1565$1130
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1566$1129_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1565$1130_Y
  end
  attribute \src "verilog/bsg_idiv.v:1566.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1566$1129
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1567$1128_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1566$1129_Y
  end
  attribute \src "verilog/bsg_idiv.v:1567.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1567$1128
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1568$1127_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1567$1128_Y
  end
  attribute \src "verilog/bsg_idiv.v:1568.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1568$1127
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1569$1126_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1568$1127_Y
  end
  attribute \src "verilog/bsg_idiv.v:1569.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1569$1126
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1570$1125_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1569$1126_Y
  end
  attribute \src "verilog/bsg_idiv.v:1570.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1570$1125
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1571$1124_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1570$1125_Y
  end
  attribute \src "verilog/bsg_idiv.v:1571.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1571$1124
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1572$1123_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1571$1124_Y
  end
  attribute \src "verilog/bsg_idiv.v:1572.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1572$1123
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1573$1122_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1572$1123_Y
  end
  attribute \src "verilog/bsg_idiv.v:1573.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1573$1122
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1574$1121_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1573$1122_Y
  end
  attribute \src "verilog/bsg_idiv.v:1574.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1574$1121
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1575$1120_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1574$1121_Y
  end
  attribute \src "verilog/bsg_idiv.v:1575.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1575$1120
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1576$1119_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1575$1120_Y
  end
  attribute \src "verilog/bsg_idiv.v:1576.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1576$1119
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1577$1118_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1576$1119_Y
  end
  attribute \src "verilog/bsg_idiv.v:1577.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1577$1118
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1578$1117_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1577$1118_Y
  end
  attribute \src "verilog/bsg_idiv.v:1578.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1578$1117
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1579$1116_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1578$1117_Y
  end
  attribute \src "verilog/bsg_idiv.v:1579.24-1581.43"
  cell $mux $ternary$verilog/bsg_idiv.v:1579$1116
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1408$942_Y
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1579$1116_Y
  end
  attribute \src "verilog/bsg_idiv.v:1582.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1582$1199
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_idiv.v:1583$1198_Y
    connect \B 1'0
    connect \S \N0
    connect \Y \opB_inv_o
  end
  attribute \src "verilog/bsg_idiv.v:1583.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1583$1198
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1584$1197_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:1583$1198_Y
  end
  attribute \src "verilog/bsg_idiv.v:1584.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1584$1197
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1585$1196_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:1584$1197_Y
  end
  attribute \src "verilog/bsg_idiv.v:1585.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1585$1196
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $ternary$verilog/bsg_idiv.v:1586$1195_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:1585$1196_Y
  end
  attribute \src "verilog/bsg_idiv.v:1586.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1586$1195
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1587$1194_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:1586$1195_Y
  end
  attribute \src "verilog/bsg_idiv.v:1587.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1587$1194
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1588$1193_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:1587$1194_Y
  end
  attribute \src "verilog/bsg_idiv.v:1588.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1588$1193
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1589$1192_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:1588$1193_Y
  end
  attribute \src "verilog/bsg_idiv.v:1589.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1589$1192
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1590$1191_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:1589$1192_Y
  end
  attribute \src "verilog/bsg_idiv.v:1590.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1590$1191
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1591$1190_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:1590$1191_Y
  end
  attribute \src "verilog/bsg_idiv.v:1591.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1591$1190
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1592$1189_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:1591$1190_Y
  end
  attribute \src "verilog/bsg_idiv.v:1592.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1592$1189
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1593$1188_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:1592$1189_Y
  end
  attribute \src "verilog/bsg_idiv.v:1593.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1593$1188
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1594$1187_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:1593$1188_Y
  end
  attribute \src "verilog/bsg_idiv.v:1594.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1594$1187
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1595$1186_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:1594$1187_Y
  end
  attribute \src "verilog/bsg_idiv.v:1595.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1595$1186
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1596$1185_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:1595$1186_Y
  end
  attribute \src "verilog/bsg_idiv.v:1596.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1596$1185
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1597$1184_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:1596$1185_Y
  end
  attribute \src "verilog/bsg_idiv.v:1597.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1597$1184
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1598$1183_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:1597$1184_Y
  end
  attribute \src "verilog/bsg_idiv.v:1598.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1598$1183
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1599$1182_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:1598$1183_Y
  end
  attribute \src "verilog/bsg_idiv.v:1599.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1599$1182
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1600$1181_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:1599$1182_Y
  end
  attribute \src "verilog/bsg_idiv.v:1600.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1600$1181
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1601$1180_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:1600$1181_Y
  end
  attribute \src "verilog/bsg_idiv.v:1601.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1601$1180
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1602$1179_Y
    connect \S \N164
    connect \Y $ternary$verilog/bsg_idiv.v:1601$1180_Y
  end
  attribute \src "verilog/bsg_idiv.v:1602.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1602$1179
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1603$1178_Y
    connect \S \N170
    connect \Y $ternary$verilog/bsg_idiv.v:1602$1179_Y
  end
  attribute \src "verilog/bsg_idiv.v:1603.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1603$1178
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1604$1177_Y
    connect \S \N176
    connect \Y $ternary$verilog/bsg_idiv.v:1603$1178_Y
  end
  attribute \src "verilog/bsg_idiv.v:1604.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1604$1177
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1605$1176_Y
    connect \S \N182
    connect \Y $ternary$verilog/bsg_idiv.v:1604$1177_Y
  end
  attribute \src "verilog/bsg_idiv.v:1605.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1605$1176
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1606$1175_Y
    connect \S \N188
    connect \Y $ternary$verilog/bsg_idiv.v:1605$1176_Y
  end
  attribute \src "verilog/bsg_idiv.v:1606.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1606$1175
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1607$1174_Y
    connect \S \N194
    connect \Y $ternary$verilog/bsg_idiv.v:1606$1175_Y
  end
  attribute \src "verilog/bsg_idiv.v:1607.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1607$1174
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1608$1173_Y
    connect \S \N200
    connect \Y $ternary$verilog/bsg_idiv.v:1607$1174_Y
  end
  attribute \src "verilog/bsg_idiv.v:1608.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1608$1173
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1609$1172_Y
    connect \S \N206
    connect \Y $ternary$verilog/bsg_idiv.v:1608$1173_Y
  end
  attribute \src "verilog/bsg_idiv.v:1609.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1609$1172
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1610$1171_Y
    connect \S \N212
    connect \Y $ternary$verilog/bsg_idiv.v:1609$1172_Y
  end
  attribute \src "verilog/bsg_idiv.v:1610.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1610$1171
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1611$1170_Y
    connect \S \N218
    connect \Y $ternary$verilog/bsg_idiv.v:1610$1171_Y
  end
  attribute \src "verilog/bsg_idiv.v:1611.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1611$1170
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1612$1169_Y
    connect \S \N224
    connect \Y $ternary$verilog/bsg_idiv.v:1611$1170_Y
  end
  attribute \src "verilog/bsg_idiv.v:1612.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1612$1169
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1613$1168_Y
    connect \S \N230
    connect \Y $ternary$verilog/bsg_idiv.v:1612$1169_Y
  end
  attribute \src "verilog/bsg_idiv.v:1613.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1613$1168
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1614$1167_Y
    connect \S \N236
    connect \Y $ternary$verilog/bsg_idiv.v:1613$1168_Y
  end
  attribute \src "verilog/bsg_idiv.v:1614.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1614$1167
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1615$1166_Y
    connect \S \N242
    connect \Y $ternary$verilog/bsg_idiv.v:1614$1167_Y
  end
  attribute \src "verilog/bsg_idiv.v:1615.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1615$1166
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1616$1165_Y
    connect \S \N248
    connect \Y $ternary$verilog/bsg_idiv.v:1615$1166_Y
  end
  attribute \src "verilog/bsg_idiv.v:1616.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1616$1165
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1617$1164_Y
    connect \S \N254
    connect \Y $ternary$verilog/bsg_idiv.v:1616$1165_Y
  end
  attribute \src "verilog/bsg_idiv.v:1617.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1617$1164
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1618$1163_Y
    connect \S \N260
    connect \Y $ternary$verilog/bsg_idiv.v:1617$1164_Y
  end
  attribute \src "verilog/bsg_idiv.v:1618.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1618$1163
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1619$1162_Y
    connect \S \N266
    connect \Y $ternary$verilog/bsg_idiv.v:1618$1163_Y
  end
  attribute \src "verilog/bsg_idiv.v:1619.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1619$1162
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1620$1161_Y
    connect \S \N272
    connect \Y $ternary$verilog/bsg_idiv.v:1619$1162_Y
  end
  attribute \src "verilog/bsg_idiv.v:1620.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1620$1161
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ternary$verilog/bsg_idiv.v:1621$1160_Y
    connect \S \N278
    connect \Y $ternary$verilog/bsg_idiv.v:1620$1161_Y
  end
  attribute \src "verilog/bsg_idiv.v:1621.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1621$1160
    parameter \WIDTH 1
    connect \A \r_neg
    connect \B $ternary$verilog/bsg_idiv.v:1622$1159_Y
    connect \S \N284
    connect \Y $ternary$verilog/bsg_idiv.v:1621$1160_Y
  end
  attribute \src "verilog/bsg_idiv.v:1622.22-1624.41"
  cell $mux $ternary$verilog/bsg_idiv.v:1622$1159
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \N290
    connect \Y $ternary$verilog/bsg_idiv.v:1622$1159_Y
  end
  attribute \src "verilog/bsg_idiv.v:981.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:981$638
    parameter \WIDTH 6
    connect \A $ternary$verilog/bsg_idiv.v:982$637_Y
    connect \B { 5'00000 \v_i }
    connect \S \N0
    connect \Y \next_state
  end
  attribute \src "verilog/bsg_idiv.v:982.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:982$637
    parameter \WIDTH 6
    connect \A 6'000010
    connect \B $ternary$verilog/bsg_idiv.v:983$636_Y
    connect \S \N56
    connect \Y $ternary$verilog/bsg_idiv.v:982$637_Y
  end
  attribute \src "verilog/bsg_idiv.v:983.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:983$636
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $ternary$verilog/bsg_idiv.v:984$635_Y
    connect \S \N62
    connect \Y $ternary$verilog/bsg_idiv.v:983$636_Y
  end
  attribute \src "verilog/bsg_idiv.v:984.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:984$635
    parameter \WIDTH 6
    connect \A 6'000100
    connect \B $ternary$verilog/bsg_idiv.v:985$634_Y
    connect \S \N68
    connect \Y $ternary$verilog/bsg_idiv.v:984$635_Y
  end
  attribute \src "verilog/bsg_idiv.v:985.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:985$634
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $ternary$verilog/bsg_idiv.v:986$633_Y
    connect \S \N74
    connect \Y $ternary$verilog/bsg_idiv.v:985$634_Y
  end
  attribute \src "verilog/bsg_idiv.v:986.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:986$633
    parameter \WIDTH 6
    connect \A 6'000110
    connect \B $ternary$verilog/bsg_idiv.v:987$632_Y
    connect \S \N80
    connect \Y $ternary$verilog/bsg_idiv.v:986$633_Y
  end
  attribute \src "verilog/bsg_idiv.v:987.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:987$632
    parameter \WIDTH 6
    connect \A 6'000111
    connect \B $ternary$verilog/bsg_idiv.v:988$631_Y
    connect \S \N86
    connect \Y $ternary$verilog/bsg_idiv.v:987$632_Y
  end
  attribute \src "verilog/bsg_idiv.v:988.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:988$631
    parameter \WIDTH 6
    connect \A 6'001000
    connect \B $ternary$verilog/bsg_idiv.v:989$630_Y
    connect \S \N92
    connect \Y $ternary$verilog/bsg_idiv.v:988$631_Y
  end
  attribute \src "verilog/bsg_idiv.v:989.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:989$630
    parameter \WIDTH 6
    connect \A 6'001001
    connect \B $ternary$verilog/bsg_idiv.v:990$629_Y
    connect \S \N98
    connect \Y $ternary$verilog/bsg_idiv.v:989$630_Y
  end
  attribute \src "verilog/bsg_idiv.v:990.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:990$629
    parameter \WIDTH 6
    connect \A 6'001010
    connect \B $ternary$verilog/bsg_idiv.v:991$628_Y
    connect \S \N104
    connect \Y $ternary$verilog/bsg_idiv.v:990$629_Y
  end
  attribute \src "verilog/bsg_idiv.v:991.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:991$628
    parameter \WIDTH 6
    connect \A 6'001011
    connect \B $ternary$verilog/bsg_idiv.v:992$627_Y
    connect \S \N110
    connect \Y $ternary$verilog/bsg_idiv.v:991$628_Y
  end
  attribute \src "verilog/bsg_idiv.v:992.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:992$627
    parameter \WIDTH 6
    connect \A 6'001100
    connect \B $ternary$verilog/bsg_idiv.v:993$626_Y
    connect \S \N116
    connect \Y $ternary$verilog/bsg_idiv.v:992$627_Y
  end
  attribute \src "verilog/bsg_idiv.v:993.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:993$626
    parameter \WIDTH 6
    connect \A 6'001101
    connect \B $ternary$verilog/bsg_idiv.v:994$625_Y
    connect \S \N122
    connect \Y $ternary$verilog/bsg_idiv.v:993$626_Y
  end
  attribute \src "verilog/bsg_idiv.v:994.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:994$625
    parameter \WIDTH 6
    connect \A 6'001110
    connect \B $ternary$verilog/bsg_idiv.v:995$624_Y
    connect \S \N128
    connect \Y $ternary$verilog/bsg_idiv.v:994$625_Y
  end
  attribute \src "verilog/bsg_idiv.v:995.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:995$624
    parameter \WIDTH 6
    connect \A 6'001111
    connect \B $ternary$verilog/bsg_idiv.v:996$623_Y
    connect \S \N134
    connect \Y $ternary$verilog/bsg_idiv.v:995$624_Y
  end
  attribute \src "verilog/bsg_idiv.v:996.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:996$623
    parameter \WIDTH 6
    connect \A 6'010000
    connect \B $ternary$verilog/bsg_idiv.v:997$622_Y
    connect \S \N140
    connect \Y $ternary$verilog/bsg_idiv.v:996$623_Y
  end
  attribute \src "verilog/bsg_idiv.v:997.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:997$622
    parameter \WIDTH 6
    connect \A 6'010001
    connect \B $ternary$verilog/bsg_idiv.v:998$621_Y
    connect \S \N146
    connect \Y $ternary$verilog/bsg_idiv.v:997$622_Y
  end
  attribute \src "verilog/bsg_idiv.v:998.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:998$621
    parameter \WIDTH 6
    connect \A 6'010010
    connect \B $ternary$verilog/bsg_idiv.v:999$620_Y
    connect \S \N152
    connect \Y $ternary$verilog/bsg_idiv.v:998$621_Y
  end
  attribute \src "verilog/bsg_idiv.v:999.23-1023.76"
  cell $mux $ternary$verilog/bsg_idiv.v:999$620
    parameter \WIDTH 6
    connect \A 6'010011
    connect \B $ternary$verilog/bsg_idiv.v:1000$619_Y
    connect \S \N158
    connect \Y $ternary$verilog/bsg_idiv.v:999$620_Y
  end
  attribute \src "verilog/bsg_idiv.v:1626.17-1626.44"
  cell $xor $xor$verilog/bsg_idiv.v:1626$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \opA_is_neg_i
    connect \B \opC_is_neg_i
    connect \Y \N358
  end
  connect \opC_sel_o [2] \N1
end
attribute \src "verilog/bsg_idiv.v:232.1-412.10"
module \bsg_mux_one_hot_width_p33_els_p3
  attribute \src "verilog/bsg_idiv.v:243.8-243.10"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:243.11-243.13"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:243.38-243.41"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:243.42-243.45"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:243.46-243.49"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:243.50-243.53"
  wire \N13
  attribute \src "verilog/bsg_idiv.v:243.54-243.57"
  wire \N14
  attribute \src "verilog/bsg_idiv.v:243.58-243.61"
  wire \N15
  attribute \src "verilog/bsg_idiv.v:243.62-243.65"
  wire \N16
  attribute \src "verilog/bsg_idiv.v:243.66-243.69"
  wire \N17
  attribute \src "verilog/bsg_idiv.v:243.70-243.73"
  wire \N18
  attribute \src "verilog/bsg_idiv.v:243.74-243.77"
  wire \N19
  attribute \src "verilog/bsg_idiv.v:243.14-243.16"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:243.78-243.81"
  wire \N20
  attribute \src "verilog/bsg_idiv.v:243.82-243.85"
  wire \N21
  attribute \src "verilog/bsg_idiv.v:244.3-244.6"
  wire \N22
  attribute \src "verilog/bsg_idiv.v:244.7-244.10"
  wire \N23
  attribute \src "verilog/bsg_idiv.v:244.11-244.14"
  wire \N24
  attribute \src "verilog/bsg_idiv.v:244.15-244.18"
  wire \N25
  attribute \src "verilog/bsg_idiv.v:244.19-244.22"
  wire \N26
  attribute \src "verilog/bsg_idiv.v:244.23-244.26"
  wire \N27
  attribute \src "verilog/bsg_idiv.v:244.27-244.30"
  wire \N28
  attribute \src "verilog/bsg_idiv.v:244.31-244.34"
  wire \N29
  attribute \src "verilog/bsg_idiv.v:243.17-243.19"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:244.35-244.38"
  wire \N30
  attribute \src "verilog/bsg_idiv.v:244.39-244.42"
  wire \N31
  attribute \src "verilog/bsg_idiv.v:244.43-244.46"
  wire \N32
  attribute \src "verilog/bsg_idiv.v:243.20-243.22"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:243.23-243.25"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:243.26-243.28"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:243.29-243.31"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:243.32-243.34"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:243.35-243.37"
  wire \N9
  attribute \src "verilog/bsg_idiv.v:239.16-239.22"
  wire width 99 input 1 \data_i
  attribute \src "verilog/bsg_idiv.v:245.15-245.26"
  wire width 99 \data_masked
  attribute \src "verilog/bsg_idiv.v:241.17-241.23"
  wire width 33 output 3 \data_o
  attribute \src "verilog/bsg_idiv.v:240.15-240.28"
  wire width 3 input 2 \sel_one_hot_i
  attribute \src "verilog/bsg_idiv.v:246.28-246.57"
  cell $and $and$verilog/bsg_idiv.v:246$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [32]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [32]
  end
  attribute \src "verilog/bsg_idiv.v:247.28-247.57"
  cell $and $and$verilog/bsg_idiv.v:247$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [31]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [31]
  end
  attribute \src "verilog/bsg_idiv.v:248.28-248.57"
  cell $and $and$verilog/bsg_idiv.v:248$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [30]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [30]
  end
  attribute \src "verilog/bsg_idiv.v:249.28-249.57"
  cell $and $and$verilog/bsg_idiv.v:249$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [29]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [29]
  end
  attribute \src "verilog/bsg_idiv.v:250.28-250.57"
  cell $and $and$verilog/bsg_idiv.v:250$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [28]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [28]
  end
  attribute \src "verilog/bsg_idiv.v:251.28-251.57"
  cell $and $and$verilog/bsg_idiv.v:251$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [27]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [27]
  end
  attribute \src "verilog/bsg_idiv.v:252.28-252.57"
  cell $and $and$verilog/bsg_idiv.v:252$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [26]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [26]
  end
  attribute \src "verilog/bsg_idiv.v:253.28-253.57"
  cell $and $and$verilog/bsg_idiv.v:253$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [25]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [25]
  end
  attribute \src "verilog/bsg_idiv.v:254.28-254.57"
  cell $and $and$verilog/bsg_idiv.v:254$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [24]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [24]
  end
  attribute \src "verilog/bsg_idiv.v:255.28-255.57"
  cell $and $and$verilog/bsg_idiv.v:255$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [23]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [23]
  end
  attribute \src "verilog/bsg_idiv.v:256.28-256.57"
  cell $and $and$verilog/bsg_idiv.v:256$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [22]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [22]
  end
  attribute \src "verilog/bsg_idiv.v:257.28-257.57"
  cell $and $and$verilog/bsg_idiv.v:257$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [21]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [21]
  end
  attribute \src "verilog/bsg_idiv.v:258.28-258.57"
  cell $and $and$verilog/bsg_idiv.v:258$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [20]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [20]
  end
  attribute \src "verilog/bsg_idiv.v:259.28-259.57"
  cell $and $and$verilog/bsg_idiv.v:259$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [19]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [19]
  end
  attribute \src "verilog/bsg_idiv.v:260.28-260.57"
  cell $and $and$verilog/bsg_idiv.v:260$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [18]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [18]
  end
  attribute \src "verilog/bsg_idiv.v:261.28-261.57"
  cell $and $and$verilog/bsg_idiv.v:261$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [17]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [17]
  end
  attribute \src "verilog/bsg_idiv.v:262.28-262.57"
  cell $and $and$verilog/bsg_idiv.v:262$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [16]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [16]
  end
  attribute \src "verilog/bsg_idiv.v:263.28-263.57"
  cell $and $and$verilog/bsg_idiv.v:263$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [15]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [15]
  end
  attribute \src "verilog/bsg_idiv.v:264.28-264.57"
  cell $and $and$verilog/bsg_idiv.v:264$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [14]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [14]
  end
  attribute \src "verilog/bsg_idiv.v:265.28-265.57"
  cell $and $and$verilog/bsg_idiv.v:265$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [13]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [13]
  end
  attribute \src "verilog/bsg_idiv.v:266.28-266.57"
  cell $and $and$verilog/bsg_idiv.v:266$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [12]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [12]
  end
  attribute \src "verilog/bsg_idiv.v:267.28-267.57"
  cell $and $and$verilog/bsg_idiv.v:267$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [11]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [11]
  end
  attribute \src "verilog/bsg_idiv.v:268.28-268.57"
  cell $and $and$verilog/bsg_idiv.v:268$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [10]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [10]
  end
  attribute \src "verilog/bsg_idiv.v:269.27-269.55"
  cell $and $and$verilog/bsg_idiv.v:269$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [9]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [9]
  end
  attribute \src "verilog/bsg_idiv.v:270.27-270.55"
  cell $and $and$verilog/bsg_idiv.v:270$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [8]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [8]
  end
  attribute \src "verilog/bsg_idiv.v:271.27-271.55"
  cell $and $and$verilog/bsg_idiv.v:271$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [7]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [7]
  end
  attribute \src "verilog/bsg_idiv.v:272.27-272.55"
  cell $and $and$verilog/bsg_idiv.v:272$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [6]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [6]
  end
  attribute \src "verilog/bsg_idiv.v:273.27-273.55"
  cell $and $and$verilog/bsg_idiv.v:273$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [5]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [5]
  end
  attribute \src "verilog/bsg_idiv.v:274.27-274.55"
  cell $and $and$verilog/bsg_idiv.v:274$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [4]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [4]
  end
  attribute \src "verilog/bsg_idiv.v:275.27-275.55"
  cell $and $and$verilog/bsg_idiv.v:275$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [3]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [3]
  end
  attribute \src "verilog/bsg_idiv.v:276.27-276.55"
  cell $and $and$verilog/bsg_idiv.v:276$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [2]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [2]
  end
  attribute \src "verilog/bsg_idiv.v:277.27-277.55"
  cell $and $and$verilog/bsg_idiv.v:277$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [1]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [1]
  end
  attribute \src "verilog/bsg_idiv.v:278.27-278.55"
  cell $and $and$verilog/bsg_idiv.v:278$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [0]
    connect \B \sel_one_hot_i [0]
    connect \Y \data_masked [0]
  end
  attribute \src "verilog/bsg_idiv.v:279.28-279.57"
  cell $and $and$verilog/bsg_idiv.v:279$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [65]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [65]
  end
  attribute \src "verilog/bsg_idiv.v:280.28-280.57"
  cell $and $and$verilog/bsg_idiv.v:280$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [64]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [64]
  end
  attribute \src "verilog/bsg_idiv.v:281.28-281.57"
  cell $and $and$verilog/bsg_idiv.v:281$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [63]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [63]
  end
  attribute \src "verilog/bsg_idiv.v:282.28-282.57"
  cell $and $and$verilog/bsg_idiv.v:282$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [62]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [62]
  end
  attribute \src "verilog/bsg_idiv.v:283.28-283.57"
  cell $and $and$verilog/bsg_idiv.v:283$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [61]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [61]
  end
  attribute \src "verilog/bsg_idiv.v:284.28-284.57"
  cell $and $and$verilog/bsg_idiv.v:284$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [60]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [60]
  end
  attribute \src "verilog/bsg_idiv.v:285.28-285.57"
  cell $and $and$verilog/bsg_idiv.v:285$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [59]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [59]
  end
  attribute \src "verilog/bsg_idiv.v:286.28-286.57"
  cell $and $and$verilog/bsg_idiv.v:286$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [58]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [58]
  end
  attribute \src "verilog/bsg_idiv.v:287.28-287.57"
  cell $and $and$verilog/bsg_idiv.v:287$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [57]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [57]
  end
  attribute \src "verilog/bsg_idiv.v:288.28-288.57"
  cell $and $and$verilog/bsg_idiv.v:288$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [56]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [56]
  end
  attribute \src "verilog/bsg_idiv.v:289.28-289.57"
  cell $and $and$verilog/bsg_idiv.v:289$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [55]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [55]
  end
  attribute \src "verilog/bsg_idiv.v:290.28-290.57"
  cell $and $and$verilog/bsg_idiv.v:290$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [54]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [54]
  end
  attribute \src "verilog/bsg_idiv.v:291.28-291.57"
  cell $and $and$verilog/bsg_idiv.v:291$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [53]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [53]
  end
  attribute \src "verilog/bsg_idiv.v:292.28-292.57"
  cell $and $and$verilog/bsg_idiv.v:292$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [52]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [52]
  end
  attribute \src "verilog/bsg_idiv.v:293.28-293.57"
  cell $and $and$verilog/bsg_idiv.v:293$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [51]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [51]
  end
  attribute \src "verilog/bsg_idiv.v:294.28-294.57"
  cell $and $and$verilog/bsg_idiv.v:294$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [50]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [50]
  end
  attribute \src "verilog/bsg_idiv.v:295.28-295.57"
  cell $and $and$verilog/bsg_idiv.v:295$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [49]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [49]
  end
  attribute \src "verilog/bsg_idiv.v:296.28-296.57"
  cell $and $and$verilog/bsg_idiv.v:296$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [48]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [48]
  end
  attribute \src "verilog/bsg_idiv.v:297.28-297.57"
  cell $and $and$verilog/bsg_idiv.v:297$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [47]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [47]
  end
  attribute \src "verilog/bsg_idiv.v:298.28-298.57"
  cell $and $and$verilog/bsg_idiv.v:298$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [46]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [46]
  end
  attribute \src "verilog/bsg_idiv.v:299.28-299.57"
  cell $and $and$verilog/bsg_idiv.v:299$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [45]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [45]
  end
  attribute \src "verilog/bsg_idiv.v:300.28-300.57"
  cell $and $and$verilog/bsg_idiv.v:300$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [44]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [44]
  end
  attribute \src "verilog/bsg_idiv.v:301.28-301.57"
  cell $and $and$verilog/bsg_idiv.v:301$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [43]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [43]
  end
  attribute \src "verilog/bsg_idiv.v:302.28-302.57"
  cell $and $and$verilog/bsg_idiv.v:302$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [42]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [42]
  end
  attribute \src "verilog/bsg_idiv.v:303.28-303.57"
  cell $and $and$verilog/bsg_idiv.v:303$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [41]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [41]
  end
  attribute \src "verilog/bsg_idiv.v:304.28-304.57"
  cell $and $and$verilog/bsg_idiv.v:304$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [40]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [40]
  end
  attribute \src "verilog/bsg_idiv.v:305.28-305.57"
  cell $and $and$verilog/bsg_idiv.v:305$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [39]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [39]
  end
  attribute \src "verilog/bsg_idiv.v:306.28-306.57"
  cell $and $and$verilog/bsg_idiv.v:306$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [38]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [38]
  end
  attribute \src "verilog/bsg_idiv.v:307.28-307.57"
  cell $and $and$verilog/bsg_idiv.v:307$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [37]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [37]
  end
  attribute \src "verilog/bsg_idiv.v:308.28-308.57"
  cell $and $and$verilog/bsg_idiv.v:308$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [36]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [36]
  end
  attribute \src "verilog/bsg_idiv.v:309.28-309.57"
  cell $and $and$verilog/bsg_idiv.v:309$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [35]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [35]
  end
  attribute \src "verilog/bsg_idiv.v:310.28-310.57"
  cell $and $and$verilog/bsg_idiv.v:310$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [34]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [34]
  end
  attribute \src "verilog/bsg_idiv.v:311.28-311.57"
  cell $and $and$verilog/bsg_idiv.v:311$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [33]
    connect \B \sel_one_hot_i [1]
    connect \Y \data_masked [33]
  end
  attribute \src "verilog/bsg_idiv.v:312.28-312.57"
  cell $and $and$verilog/bsg_idiv.v:312$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [98]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [98]
  end
  attribute \src "verilog/bsg_idiv.v:313.28-313.57"
  cell $and $and$verilog/bsg_idiv.v:313$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [97]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [97]
  end
  attribute \src "verilog/bsg_idiv.v:314.28-314.57"
  cell $and $and$verilog/bsg_idiv.v:314$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [96]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [96]
  end
  attribute \src "verilog/bsg_idiv.v:315.28-315.57"
  cell $and $and$verilog/bsg_idiv.v:315$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [95]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [95]
  end
  attribute \src "verilog/bsg_idiv.v:316.28-316.57"
  cell $and $and$verilog/bsg_idiv.v:316$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [94]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [94]
  end
  attribute \src "verilog/bsg_idiv.v:317.28-317.57"
  cell $and $and$verilog/bsg_idiv.v:317$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [93]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [93]
  end
  attribute \src "verilog/bsg_idiv.v:318.28-318.57"
  cell $and $and$verilog/bsg_idiv.v:318$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [92]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [92]
  end
  attribute \src "verilog/bsg_idiv.v:319.28-319.57"
  cell $and $and$verilog/bsg_idiv.v:319$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [91]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [91]
  end
  attribute \src "verilog/bsg_idiv.v:320.28-320.57"
  cell $and $and$verilog/bsg_idiv.v:320$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [90]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [90]
  end
  attribute \src "verilog/bsg_idiv.v:321.28-321.57"
  cell $and $and$verilog/bsg_idiv.v:321$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [89]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [89]
  end
  attribute \src "verilog/bsg_idiv.v:322.28-322.57"
  cell $and $and$verilog/bsg_idiv.v:322$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [88]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [88]
  end
  attribute \src "verilog/bsg_idiv.v:323.28-323.57"
  cell $and $and$verilog/bsg_idiv.v:323$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [87]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [87]
  end
  attribute \src "verilog/bsg_idiv.v:324.28-324.57"
  cell $and $and$verilog/bsg_idiv.v:324$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [86]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [86]
  end
  attribute \src "verilog/bsg_idiv.v:325.28-325.57"
  cell $and $and$verilog/bsg_idiv.v:325$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [85]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [85]
  end
  attribute \src "verilog/bsg_idiv.v:326.28-326.57"
  cell $and $and$verilog/bsg_idiv.v:326$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [84]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [84]
  end
  attribute \src "verilog/bsg_idiv.v:327.28-327.57"
  cell $and $and$verilog/bsg_idiv.v:327$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [83]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [83]
  end
  attribute \src "verilog/bsg_idiv.v:328.28-328.57"
  cell $and $and$verilog/bsg_idiv.v:328$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [82]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [82]
  end
  attribute \src "verilog/bsg_idiv.v:329.28-329.57"
  cell $and $and$verilog/bsg_idiv.v:329$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [81]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [81]
  end
  attribute \src "verilog/bsg_idiv.v:330.28-330.57"
  cell $and $and$verilog/bsg_idiv.v:330$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [80]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [80]
  end
  attribute \src "verilog/bsg_idiv.v:331.28-331.57"
  cell $and $and$verilog/bsg_idiv.v:331$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [79]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [79]
  end
  attribute \src "verilog/bsg_idiv.v:332.28-332.57"
  cell $and $and$verilog/bsg_idiv.v:332$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [78]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [78]
  end
  attribute \src "verilog/bsg_idiv.v:333.28-333.57"
  cell $and $and$verilog/bsg_idiv.v:333$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [77]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [77]
  end
  attribute \src "verilog/bsg_idiv.v:334.28-334.57"
  cell $and $and$verilog/bsg_idiv.v:334$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [76]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [76]
  end
  attribute \src "verilog/bsg_idiv.v:335.28-335.57"
  cell $and $and$verilog/bsg_idiv.v:335$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [75]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [75]
  end
  attribute \src "verilog/bsg_idiv.v:336.28-336.57"
  cell $and $and$verilog/bsg_idiv.v:336$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [74]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [74]
  end
  attribute \src "verilog/bsg_idiv.v:337.28-337.57"
  cell $and $and$verilog/bsg_idiv.v:337$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [73]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [73]
  end
  attribute \src "verilog/bsg_idiv.v:338.28-338.57"
  cell $and $and$verilog/bsg_idiv.v:338$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [72]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [72]
  end
  attribute \src "verilog/bsg_idiv.v:339.28-339.57"
  cell $and $and$verilog/bsg_idiv.v:339$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [71]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [71]
  end
  attribute \src "verilog/bsg_idiv.v:340.28-340.57"
  cell $and $and$verilog/bsg_idiv.v:340$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [70]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [70]
  end
  attribute \src "verilog/bsg_idiv.v:341.28-341.57"
  cell $and $and$verilog/bsg_idiv.v:341$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [69]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [69]
  end
  attribute \src "verilog/bsg_idiv.v:342.28-342.57"
  cell $and $and$verilog/bsg_idiv.v:342$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [68]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [68]
  end
  attribute \src "verilog/bsg_idiv.v:343.28-343.57"
  cell $and $and$verilog/bsg_idiv.v:343$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [67]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [67]
  end
  attribute \src "verilog/bsg_idiv.v:344.28-344.57"
  cell $and $and$verilog/bsg_idiv.v:344$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i [66]
    connect \B \sel_one_hot_i [2]
    connect \Y \data_masked [66]
  end
  attribute \src "verilog/bsg_idiv.v:345.22-345.41"
  cell $or $or$verilog/bsg_idiv.v:345$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \B \data_masked [0]
    connect \Y \data_o [0]
  end
  attribute \src "verilog/bsg_idiv.v:346.15-346.48"
  cell $or $or$verilog/bsg_idiv.v:346$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [66]
    connect \B \data_masked [33]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_idiv.v:347.22-347.41"
  cell $or $or$verilog/bsg_idiv.v:347$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \B \data_masked [1]
    connect \Y \data_o [1]
  end
  attribute \src "verilog/bsg_idiv.v:348.15-348.48"
  cell $or $or$verilog/bsg_idiv.v:348$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [67]
    connect \B \data_masked [34]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_idiv.v:349.22-349.41"
  cell $or $or$verilog/bsg_idiv.v:349$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \B \data_masked [2]
    connect \Y \data_o [2]
  end
  attribute \src "verilog/bsg_idiv.v:350.15-350.48"
  cell $or $or$verilog/bsg_idiv.v:350$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [68]
    connect \B \data_masked [35]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_idiv.v:351.22-351.41"
  cell $or $or$verilog/bsg_idiv.v:351$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \B \data_masked [3]
    connect \Y \data_o [3]
  end
  attribute \src "verilog/bsg_idiv.v:352.15-352.48"
  cell $or $or$verilog/bsg_idiv.v:352$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [69]
    connect \B \data_masked [36]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_idiv.v:353.22-353.41"
  cell $or $or$verilog/bsg_idiv.v:353$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \B \data_masked [4]
    connect \Y \data_o [4]
  end
  attribute \src "verilog/bsg_idiv.v:354.15-354.48"
  cell $or $or$verilog/bsg_idiv.v:354$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [70]
    connect \B \data_masked [37]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_idiv.v:355.22-355.41"
  cell $or $or$verilog/bsg_idiv.v:355$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \B \data_masked [5]
    connect \Y \data_o [5]
  end
  attribute \src "verilog/bsg_idiv.v:356.15-356.48"
  cell $or $or$verilog/bsg_idiv.v:356$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [71]
    connect \B \data_masked [38]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_idiv.v:357.22-357.41"
  cell $or $or$verilog/bsg_idiv.v:357$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \B \data_masked [6]
    connect \Y \data_o [6]
  end
  attribute \src "verilog/bsg_idiv.v:358.15-358.48"
  cell $or $or$verilog/bsg_idiv.v:358$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [72]
    connect \B \data_masked [39]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_idiv.v:359.22-359.41"
  cell $or $or$verilog/bsg_idiv.v:359$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \B \data_masked [7]
    connect \Y \data_o [7]
  end
  attribute \src "verilog/bsg_idiv.v:360.15-360.48"
  cell $or $or$verilog/bsg_idiv.v:360$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [73]
    connect \B \data_masked [40]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_idiv.v:361.22-361.41"
  cell $or $or$verilog/bsg_idiv.v:361$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \B \data_masked [8]
    connect \Y \data_o [8]
  end
  attribute \src "verilog/bsg_idiv.v:362.15-362.48"
  cell $or $or$verilog/bsg_idiv.v:362$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [74]
    connect \B \data_masked [41]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_idiv.v:363.22-363.41"
  cell $or $or$verilog/bsg_idiv.v:363$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \B \data_masked [9]
    connect \Y \data_o [9]
  end
  attribute \src "verilog/bsg_idiv.v:364.15-364.48"
  cell $or $or$verilog/bsg_idiv.v:364$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [75]
    connect \B \data_masked [42]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_idiv.v:365.23-365.44"
  cell $or $or$verilog/bsg_idiv.v:365$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \B \data_masked [10]
    connect \Y \data_o [10]
  end
  attribute \src "verilog/bsg_idiv.v:366.16-366.49"
  cell $or $or$verilog/bsg_idiv.v:366$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [76]
    connect \B \data_masked [43]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_idiv.v:367.23-367.44"
  cell $or $or$verilog/bsg_idiv.v:367$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \B \data_masked [11]
    connect \Y \data_o [11]
  end
  attribute \src "verilog/bsg_idiv.v:368.16-368.49"
  cell $or $or$verilog/bsg_idiv.v:368$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [77]
    connect \B \data_masked [44]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_idiv.v:369.23-369.44"
  cell $or $or$verilog/bsg_idiv.v:369$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \B \data_masked [12]
    connect \Y \data_o [12]
  end
  attribute \src "verilog/bsg_idiv.v:370.16-370.49"
  cell $or $or$verilog/bsg_idiv.v:370$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [78]
    connect \B \data_masked [45]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_idiv.v:371.23-371.44"
  cell $or $or$verilog/bsg_idiv.v:371$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \B \data_masked [13]
    connect \Y \data_o [13]
  end
  attribute \src "verilog/bsg_idiv.v:372.16-372.49"
  cell $or $or$verilog/bsg_idiv.v:372$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [79]
    connect \B \data_masked [46]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_idiv.v:373.23-373.44"
  cell $or $or$verilog/bsg_idiv.v:373$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \B \data_masked [14]
    connect \Y \data_o [14]
  end
  attribute \src "verilog/bsg_idiv.v:374.16-374.49"
  cell $or $or$verilog/bsg_idiv.v:374$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [80]
    connect \B \data_masked [47]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_idiv.v:375.23-375.44"
  cell $or $or$verilog/bsg_idiv.v:375$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \B \data_masked [15]
    connect \Y \data_o [15]
  end
  attribute \src "verilog/bsg_idiv.v:376.16-376.49"
  cell $or $or$verilog/bsg_idiv.v:376$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [81]
    connect \B \data_masked [48]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_idiv.v:377.23-377.44"
  cell $or $or$verilog/bsg_idiv.v:377$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \B \data_masked [16]
    connect \Y \data_o [16]
  end
  attribute \src "verilog/bsg_idiv.v:378.16-378.49"
  cell $or $or$verilog/bsg_idiv.v:378$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [82]
    connect \B \data_masked [49]
    connect \Y \N16
  end
  attribute \src "verilog/bsg_idiv.v:379.23-379.44"
  cell $or $or$verilog/bsg_idiv.v:379$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \B \data_masked [17]
    connect \Y \data_o [17]
  end
  attribute \src "verilog/bsg_idiv.v:380.16-380.49"
  cell $or $or$verilog/bsg_idiv.v:380$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [83]
    connect \B \data_masked [50]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_idiv.v:381.23-381.44"
  cell $or $or$verilog/bsg_idiv.v:381$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \B \data_masked [18]
    connect \Y \data_o [18]
  end
  attribute \src "verilog/bsg_idiv.v:382.16-382.49"
  cell $or $or$verilog/bsg_idiv.v:382$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [84]
    connect \B \data_masked [51]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_idiv.v:383.23-383.44"
  cell $or $or$verilog/bsg_idiv.v:383$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \B \data_masked [19]
    connect \Y \data_o [19]
  end
  attribute \src "verilog/bsg_idiv.v:384.16-384.49"
  cell $or $or$verilog/bsg_idiv.v:384$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [85]
    connect \B \data_masked [52]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_idiv.v:385.23-385.44"
  cell $or $or$verilog/bsg_idiv.v:385$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \B \data_masked [20]
    connect \Y \data_o [20]
  end
  attribute \src "verilog/bsg_idiv.v:386.16-386.49"
  cell $or $or$verilog/bsg_idiv.v:386$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [86]
    connect \B \data_masked [53]
    connect \Y \N20
  end
  attribute \src "verilog/bsg_idiv.v:387.23-387.44"
  cell $or $or$verilog/bsg_idiv.v:387$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \B \data_masked [21]
    connect \Y \data_o [21]
  end
  attribute \src "verilog/bsg_idiv.v:388.16-388.49"
  cell $or $or$verilog/bsg_idiv.v:388$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [87]
    connect \B \data_masked [54]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_idiv.v:389.23-389.44"
  cell $or $or$verilog/bsg_idiv.v:389$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \B \data_masked [22]
    connect \Y \data_o [22]
  end
  attribute \src "verilog/bsg_idiv.v:390.16-390.49"
  cell $or $or$verilog/bsg_idiv.v:390$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [88]
    connect \B \data_masked [55]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_idiv.v:391.23-391.44"
  cell $or $or$verilog/bsg_idiv.v:391$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \B \data_masked [23]
    connect \Y \data_o [23]
  end
  attribute \src "verilog/bsg_idiv.v:392.16-392.49"
  cell $or $or$verilog/bsg_idiv.v:392$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [89]
    connect \B \data_masked [56]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_idiv.v:393.23-393.44"
  cell $or $or$verilog/bsg_idiv.v:393$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \B \data_masked [24]
    connect \Y \data_o [24]
  end
  attribute \src "verilog/bsg_idiv.v:394.16-394.49"
  cell $or $or$verilog/bsg_idiv.v:394$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [90]
    connect \B \data_masked [57]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_idiv.v:395.23-395.44"
  cell $or $or$verilog/bsg_idiv.v:395$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \B \data_masked [25]
    connect \Y \data_o [25]
  end
  attribute \src "verilog/bsg_idiv.v:396.16-396.49"
  cell $or $or$verilog/bsg_idiv.v:396$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [91]
    connect \B \data_masked [58]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_idiv.v:397.23-397.44"
  cell $or $or$verilog/bsg_idiv.v:397$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \B \data_masked [26]
    connect \Y \data_o [26]
  end
  attribute \src "verilog/bsg_idiv.v:398.16-398.49"
  cell $or $or$verilog/bsg_idiv.v:398$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [92]
    connect \B \data_masked [59]
    connect \Y \N26
  end
  attribute \src "verilog/bsg_idiv.v:399.23-399.44"
  cell $or $or$verilog/bsg_idiv.v:399$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \B \data_masked [27]
    connect \Y \data_o [27]
  end
  attribute \src "verilog/bsg_idiv.v:400.16-400.49"
  cell $or $or$verilog/bsg_idiv.v:400$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [93]
    connect \B \data_masked [60]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_idiv.v:401.23-401.44"
  cell $or $or$verilog/bsg_idiv.v:401$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \B \data_masked [28]
    connect \Y \data_o [28]
  end
  attribute \src "verilog/bsg_idiv.v:402.16-402.49"
  cell $or $or$verilog/bsg_idiv.v:402$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [94]
    connect \B \data_masked [61]
    connect \Y \N28
  end
  attribute \src "verilog/bsg_idiv.v:403.23-403.44"
  cell $or $or$verilog/bsg_idiv.v:403$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \B \data_masked [29]
    connect \Y \data_o [29]
  end
  attribute \src "verilog/bsg_idiv.v:404.16-404.49"
  cell $or $or$verilog/bsg_idiv.v:404$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [95]
    connect \B \data_masked [62]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_idiv.v:405.23-405.44"
  cell $or $or$verilog/bsg_idiv.v:405$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N30
    connect \B \data_masked [30]
    connect \Y \data_o [30]
  end
  attribute \src "verilog/bsg_idiv.v:406.16-406.49"
  cell $or $or$verilog/bsg_idiv.v:406$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [96]
    connect \B \data_masked [63]
    connect \Y \N30
  end
  attribute \src "verilog/bsg_idiv.v:407.23-407.44"
  cell $or $or$verilog/bsg_idiv.v:407$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N31
    connect \B \data_masked [31]
    connect \Y \data_o [31]
  end
  attribute \src "verilog/bsg_idiv.v:408.16-408.49"
  cell $or $or$verilog/bsg_idiv.v:408$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [97]
    connect \B \data_masked [64]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_idiv.v:409.23-409.44"
  cell $or $or$verilog/bsg_idiv.v:409$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N32
    connect \B \data_masked [32]
    connect \Y \data_o [32]
  end
  attribute \src "verilog/bsg_idiv.v:410.16-410.49"
  cell $or $or$verilog/bsg_idiv.v:410$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_masked [98]
    connect \B \data_masked [65]
    connect \Y \N32
  end
end
attribute \src "verilog/bsg_idiv.v:147.1-228.10"
module \bsg_mux_width_p33_els_p2
  attribute \src "verilog/bsg_idiv.v:154.16-154.22"
  wire width 66 input 1 \data_i
  attribute \src "verilog/bsg_idiv.v:156.17-156.23"
  wire width 33 output 3 \data_o
  attribute \src "verilog/bsg_idiv.v:155.15-155.20"
  wire input 2 \sel_i
  attribute \src "verilog/bsg_idiv.v:159.23-160.46"
  cell $mux $ternary$verilog/bsg_idiv.v:159$4
    parameter \WIDTH 1
    connect \A \data_i [32]
    connect \B \data_i [65]
    connect \S \sel_i
    connect \Y \data_o [32]
  end
  attribute \src "verilog/bsg_idiv.v:162.23-163.46"
  cell $mux $ternary$verilog/bsg_idiv.v:162$6
    parameter \WIDTH 1
    connect \A \data_i [31]
    connect \B \data_i [64]
    connect \S \sel_i
    connect \Y \data_o [31]
  end
  attribute \src "verilog/bsg_idiv.v:164.23-165.46"
  cell $mux $ternary$verilog/bsg_idiv.v:164$8
    parameter \WIDTH 1
    connect \A \data_i [30]
    connect \B \data_i [63]
    connect \S \sel_i
    connect \Y \data_o [30]
  end
  attribute \src "verilog/bsg_idiv.v:166.23-167.46"
  cell $mux $ternary$verilog/bsg_idiv.v:166$10
    parameter \WIDTH 1
    connect \A \data_i [29]
    connect \B \data_i [62]
    connect \S \sel_i
    connect \Y \data_o [29]
  end
  attribute \src "verilog/bsg_idiv.v:168.23-169.46"
  cell $mux $ternary$verilog/bsg_idiv.v:168$12
    parameter \WIDTH 1
    connect \A \data_i [28]
    connect \B \data_i [61]
    connect \S \sel_i
    connect \Y \data_o [28]
  end
  attribute \src "verilog/bsg_idiv.v:170.23-171.46"
  cell $mux $ternary$verilog/bsg_idiv.v:170$14
    parameter \WIDTH 1
    connect \A \data_i [27]
    connect \B \data_i [60]
    connect \S \sel_i
    connect \Y \data_o [27]
  end
  attribute \src "verilog/bsg_idiv.v:172.23-173.46"
  cell $mux $ternary$verilog/bsg_idiv.v:172$16
    parameter \WIDTH 1
    connect \A \data_i [26]
    connect \B \data_i [59]
    connect \S \sel_i
    connect \Y \data_o [26]
  end
  attribute \src "verilog/bsg_idiv.v:174.23-175.46"
  cell $mux $ternary$verilog/bsg_idiv.v:174$18
    parameter \WIDTH 1
    connect \A \data_i [25]
    connect \B \data_i [58]
    connect \S \sel_i
    connect \Y \data_o [25]
  end
  attribute \src "verilog/bsg_idiv.v:176.23-177.46"
  cell $mux $ternary$verilog/bsg_idiv.v:176$20
    parameter \WIDTH 1
    connect \A \data_i [24]
    connect \B \data_i [57]
    connect \S \sel_i
    connect \Y \data_o [24]
  end
  attribute \src "verilog/bsg_idiv.v:178.23-179.46"
  cell $mux $ternary$verilog/bsg_idiv.v:178$22
    parameter \WIDTH 1
    connect \A \data_i [23]
    connect \B \data_i [56]
    connect \S \sel_i
    connect \Y \data_o [23]
  end
  attribute \src "verilog/bsg_idiv.v:180.23-181.46"
  cell $mux $ternary$verilog/bsg_idiv.v:180$24
    parameter \WIDTH 1
    connect \A \data_i [22]
    connect \B \data_i [55]
    connect \S \sel_i
    connect \Y \data_o [22]
  end
  attribute \src "verilog/bsg_idiv.v:182.23-183.46"
  cell $mux $ternary$verilog/bsg_idiv.v:182$26
    parameter \WIDTH 1
    connect \A \data_i [21]
    connect \B \data_i [54]
    connect \S \sel_i
    connect \Y \data_o [21]
  end
  attribute \src "verilog/bsg_idiv.v:184.23-185.46"
  cell $mux $ternary$verilog/bsg_idiv.v:184$28
    parameter \WIDTH 1
    connect \A \data_i [20]
    connect \B \data_i [53]
    connect \S \sel_i
    connect \Y \data_o [20]
  end
  attribute \src "verilog/bsg_idiv.v:186.23-187.46"
  cell $mux $ternary$verilog/bsg_idiv.v:186$30
    parameter \WIDTH 1
    connect \A \data_i [19]
    connect \B \data_i [52]
    connect \S \sel_i
    connect \Y \data_o [19]
  end
  attribute \src "verilog/bsg_idiv.v:188.23-189.46"
  cell $mux $ternary$verilog/bsg_idiv.v:188$32
    parameter \WIDTH 1
    connect \A \data_i [18]
    connect \B \data_i [51]
    connect \S \sel_i
    connect \Y \data_o [18]
  end
  attribute \src "verilog/bsg_idiv.v:190.23-191.46"
  cell $mux $ternary$verilog/bsg_idiv.v:190$34
    parameter \WIDTH 1
    connect \A \data_i [17]
    connect \B \data_i [50]
    connect \S \sel_i
    connect \Y \data_o [17]
  end
  attribute \src "verilog/bsg_idiv.v:192.23-193.46"
  cell $mux $ternary$verilog/bsg_idiv.v:192$36
    parameter \WIDTH 1
    connect \A \data_i [16]
    connect \B \data_i [49]
    connect \S \sel_i
    connect \Y \data_o [16]
  end
  attribute \src "verilog/bsg_idiv.v:194.23-195.46"
  cell $mux $ternary$verilog/bsg_idiv.v:194$38
    parameter \WIDTH 1
    connect \A \data_i [15]
    connect \B \data_i [48]
    connect \S \sel_i
    connect \Y \data_o [15]
  end
  attribute \src "verilog/bsg_idiv.v:196.23-197.46"
  cell $mux $ternary$verilog/bsg_idiv.v:196$40
    parameter \WIDTH 1
    connect \A \data_i [14]
    connect \B \data_i [47]
    connect \S \sel_i
    connect \Y \data_o [14]
  end
  attribute \src "verilog/bsg_idiv.v:198.23-199.46"
  cell $mux $ternary$verilog/bsg_idiv.v:198$42
    parameter \WIDTH 1
    connect \A \data_i [13]
    connect \B \data_i [46]
    connect \S \sel_i
    connect \Y \data_o [13]
  end
  attribute \src "verilog/bsg_idiv.v:200.23-201.46"
  cell $mux $ternary$verilog/bsg_idiv.v:200$44
    parameter \WIDTH 1
    connect \A \data_i [12]
    connect \B \data_i [45]
    connect \S \sel_i
    connect \Y \data_o [12]
  end
  attribute \src "verilog/bsg_idiv.v:202.23-203.46"
  cell $mux $ternary$verilog/bsg_idiv.v:202$46
    parameter \WIDTH 1
    connect \A \data_i [11]
    connect \B \data_i [44]
    connect \S \sel_i
    connect \Y \data_o [11]
  end
  attribute \src "verilog/bsg_idiv.v:204.23-205.46"
  cell $mux $ternary$verilog/bsg_idiv.v:204$48
    parameter \WIDTH 1
    connect \A \data_i [10]
    connect \B \data_i [43]
    connect \S \sel_i
    connect \Y \data_o [10]
  end
  attribute \src "verilog/bsg_idiv.v:206.22-207.45"
  cell $mux $ternary$verilog/bsg_idiv.v:206$50
    parameter \WIDTH 1
    connect \A \data_i [9]
    connect \B \data_i [42]
    connect \S \sel_i
    connect \Y \data_o [9]
  end
  attribute \src "verilog/bsg_idiv.v:208.22-209.45"
  cell $mux $ternary$verilog/bsg_idiv.v:208$52
    parameter \WIDTH 1
    connect \A \data_i [8]
    connect \B \data_i [41]
    connect \S \sel_i
    connect \Y \data_o [8]
  end
  attribute \src "verilog/bsg_idiv.v:210.22-211.45"
  cell $mux $ternary$verilog/bsg_idiv.v:210$54
    parameter \WIDTH 1
    connect \A \data_i [7]
    connect \B \data_i [40]
    connect \S \sel_i
    connect \Y \data_o [7]
  end
  attribute \src "verilog/bsg_idiv.v:212.22-213.45"
  cell $mux $ternary$verilog/bsg_idiv.v:212$56
    parameter \WIDTH 1
    connect \A \data_i [6]
    connect \B \data_i [39]
    connect \S \sel_i
    connect \Y \data_o [6]
  end
  attribute \src "verilog/bsg_idiv.v:214.22-215.45"
  cell $mux $ternary$verilog/bsg_idiv.v:214$58
    parameter \WIDTH 1
    connect \A \data_i [5]
    connect \B \data_i [38]
    connect \S \sel_i
    connect \Y \data_o [5]
  end
  attribute \src "verilog/bsg_idiv.v:216.22-217.45"
  cell $mux $ternary$verilog/bsg_idiv.v:216$60
    parameter \WIDTH 1
    connect \A \data_i [4]
    connect \B \data_i [37]
    connect \S \sel_i
    connect \Y \data_o [4]
  end
  attribute \src "verilog/bsg_idiv.v:218.22-219.45"
  cell $mux $ternary$verilog/bsg_idiv.v:218$62
    parameter \WIDTH 1
    connect \A \data_i [3]
    connect \B \data_i [36]
    connect \S \sel_i
    connect \Y \data_o [3]
  end
  attribute \src "verilog/bsg_idiv.v:220.22-221.45"
  cell $mux $ternary$verilog/bsg_idiv.v:220$64
    parameter \WIDTH 1
    connect \A \data_i [2]
    connect \B \data_i [35]
    connect \S \sel_i
    connect \Y \data_o [2]
  end
  attribute \src "verilog/bsg_idiv.v:222.22-223.45"
  cell $mux $ternary$verilog/bsg_idiv.v:222$66
    parameter \WIDTH 1
    connect \A \data_i [1]
    connect \B \data_i [34]
    connect \S \sel_i
    connect \Y \data_o [1]
  end
  attribute \src "verilog/bsg_idiv.v:224.22-225.45"
  cell $mux $ternary$verilog/bsg_idiv.v:224$68
    parameter \WIDTH 1
    connect \A \data_i [0]
    connect \B \data_i [33]
    connect \S \sel_i
    connect \Y \data_o [0]
  end
end
attribute \src "verilog/bsg_idiv.v:573.1-653.10"
module \bsg_nor2_width_p33
  attribute \src "verilog/bsg_idiv.v:584.8-584.10"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:584.11-584.13"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:584.38-584.41"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:584.42-584.45"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:584.46-584.49"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:584.50-584.53"
  wire \N13
  attribute \src "verilog/bsg_idiv.v:584.54-584.57"
  wire \N14
  attribute \src "verilog/bsg_idiv.v:584.58-584.61"
  wire \N15
  attribute \src "verilog/bsg_idiv.v:584.62-584.65"
  wire \N16
  attribute \src "verilog/bsg_idiv.v:584.66-584.69"
  wire \N17
  attribute \src "verilog/bsg_idiv.v:584.70-584.73"
  wire \N18
  attribute \src "verilog/bsg_idiv.v:584.74-584.77"
  wire \N19
  attribute \src "verilog/bsg_idiv.v:584.14-584.16"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:584.78-584.81"
  wire \N20
  attribute \src "verilog/bsg_idiv.v:584.82-584.85"
  wire \N21
  attribute \src "verilog/bsg_idiv.v:585.3-585.6"
  wire \N22
  attribute \src "verilog/bsg_idiv.v:585.7-585.10"
  wire \N23
  attribute \src "verilog/bsg_idiv.v:585.11-585.14"
  wire \N24
  attribute \src "verilog/bsg_idiv.v:585.15-585.18"
  wire \N25
  attribute \src "verilog/bsg_idiv.v:585.19-585.22"
  wire \N26
  attribute \src "verilog/bsg_idiv.v:585.23-585.26"
  wire \N27
  attribute \src "verilog/bsg_idiv.v:585.27-585.30"
  wire \N28
  attribute \src "verilog/bsg_idiv.v:585.31-585.34"
  wire \N29
  attribute \src "verilog/bsg_idiv.v:584.17-584.19"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:585.35-585.38"
  wire \N30
  attribute \src "verilog/bsg_idiv.v:585.39-585.42"
  wire \N31
  attribute \src "verilog/bsg_idiv.v:585.43-585.46"
  wire \N32
  attribute \src "verilog/bsg_idiv.v:584.20-584.22"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:584.23-584.25"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:584.26-584.28"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:584.29-584.31"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:584.32-584.34"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:584.35-584.37"
  wire \N9
  attribute \src "verilog/bsg_idiv.v:580.16-580.19"
  wire width 33 input 1 \a_i
  attribute \src "verilog/bsg_idiv.v:581.16-581.19"
  wire width 33 input 2 \b_i
  attribute \src "verilog/bsg_idiv.v:582.17-582.18"
  wire width 33 output 3 \o
  attribute \src "verilog/bsg_idiv.v:586.18-586.21"
  cell $not $not$verilog/bsg_idiv.v:586$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \o [32]
  end
  attribute \src "verilog/bsg_idiv.v:588.18-588.21"
  cell $not $not$verilog/bsg_idiv.v:588$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \o [31]
  end
  attribute \src "verilog/bsg_idiv.v:590.18-590.21"
  cell $not $not$verilog/bsg_idiv.v:590$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \Y \o [30]
  end
  attribute \src "verilog/bsg_idiv.v:592.18-592.21"
  cell $not $not$verilog/bsg_idiv.v:592$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \Y \o [29]
  end
  attribute \src "verilog/bsg_idiv.v:594.18-594.21"
  cell $not $not$verilog/bsg_idiv.v:594$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \Y \o [28]
  end
  attribute \src "verilog/bsg_idiv.v:596.18-596.21"
  cell $not $not$verilog/bsg_idiv.v:596$312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \o [27]
  end
  attribute \src "verilog/bsg_idiv.v:598.18-598.21"
  cell $not $not$verilog/bsg_idiv.v:598$314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \Y \o [26]
  end
  attribute \src "verilog/bsg_idiv.v:600.18-600.21"
  cell $not $not$verilog/bsg_idiv.v:600$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \Y \o [25]
  end
  attribute \src "verilog/bsg_idiv.v:602.18-602.21"
  cell $not $not$verilog/bsg_idiv.v:602$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \Y \o [24]
  end
  attribute \src "verilog/bsg_idiv.v:604.18-604.21"
  cell $not $not$verilog/bsg_idiv.v:604$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \o [23]
  end
  attribute \src "verilog/bsg_idiv.v:606.18-606.22"
  cell $not $not$verilog/bsg_idiv.v:606$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \Y \o [22]
  end
  attribute \src "verilog/bsg_idiv.v:608.18-608.22"
  cell $not $not$verilog/bsg_idiv.v:608$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \Y \o [21]
  end
  attribute \src "verilog/bsg_idiv.v:610.18-610.22"
  cell $not $not$verilog/bsg_idiv.v:610$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \Y \o [20]
  end
  attribute \src "verilog/bsg_idiv.v:612.18-612.22"
  cell $not $not$verilog/bsg_idiv.v:612$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \Y \o [19]
  end
  attribute \src "verilog/bsg_idiv.v:614.18-614.22"
  cell $not $not$verilog/bsg_idiv.v:614$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \Y \o [18]
  end
  attribute \src "verilog/bsg_idiv.v:616.18-616.22"
  cell $not $not$verilog/bsg_idiv.v:616$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \o [17]
  end
  attribute \src "verilog/bsg_idiv.v:618.18-618.22"
  cell $not $not$verilog/bsg_idiv.v:618$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \Y \o [16]
  end
  attribute \src "verilog/bsg_idiv.v:620.18-620.22"
  cell $not $not$verilog/bsg_idiv.v:620$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_idiv.v:622.18-622.22"
  cell $not $not$verilog/bsg_idiv.v:622$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_idiv.v:624.18-624.22"
  cell $not $not$verilog/bsg_idiv.v:624$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_idiv.v:626.18-626.22"
  cell $not $not$verilog/bsg_idiv.v:626$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_idiv.v:628.18-628.22"
  cell $not $not$verilog/bsg_idiv.v:628$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_idiv.v:630.18-630.22"
  cell $not $not$verilog/bsg_idiv.v:630$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_idiv.v:632.17-632.21"
  cell $not $not$verilog/bsg_idiv.v:632$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_idiv.v:634.17-634.21"
  cell $not $not$verilog/bsg_idiv.v:634$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_idiv.v:636.17-636.21"
  cell $not $not$verilog/bsg_idiv.v:636$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_idiv.v:638.17-638.21"
  cell $not $not$verilog/bsg_idiv.v:638$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_idiv.v:640.17-640.21"
  cell $not $not$verilog/bsg_idiv.v:640$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_idiv.v:642.17-642.21"
  cell $not $not$verilog/bsg_idiv.v:642$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_idiv.v:644.17-644.21"
  cell $not $not$verilog/bsg_idiv.v:644$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_idiv.v:646.17-646.21"
  cell $not $not$verilog/bsg_idiv.v:646$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N30
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_idiv.v:648.17-648.21"
  cell $not $not$verilog/bsg_idiv.v:648$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N31
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_idiv.v:650.17-650.21"
  cell $not $not$verilog/bsg_idiv.v:650$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N32
    connect \Y \o [0]
  end
  attribute \src "verilog/bsg_idiv.v:587.15-587.32"
  cell $or $or$verilog/bsg_idiv.v:587$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [32]
    connect \B \b_i [32]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_idiv.v:589.15-589.32"
  cell $or $or$verilog/bsg_idiv.v:589$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [31]
    connect \B \b_i [31]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_idiv.v:591.15-591.32"
  cell $or $or$verilog/bsg_idiv.v:591$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [30]
    connect \B \b_i [30]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_idiv.v:593.15-593.32"
  cell $or $or$verilog/bsg_idiv.v:593$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [29]
    connect \B \b_i [29]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_idiv.v:595.15-595.32"
  cell $or $or$verilog/bsg_idiv.v:595$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [28]
    connect \B \b_i [28]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_idiv.v:597.15-597.32"
  cell $or $or$verilog/bsg_idiv.v:597$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [27]
    connect \B \b_i [27]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_idiv.v:599.15-599.32"
  cell $or $or$verilog/bsg_idiv.v:599$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [26]
    connect \B \b_i [26]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_idiv.v:601.15-601.32"
  cell $or $or$verilog/bsg_idiv.v:601$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [25]
    connect \B \b_i [25]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_idiv.v:603.15-603.32"
  cell $or $or$verilog/bsg_idiv.v:603$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [24]
    connect \B \b_i [24]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_idiv.v:605.15-605.32"
  cell $or $or$verilog/bsg_idiv.v:605$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [23]
    connect \B \b_i [23]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_idiv.v:607.16-607.33"
  cell $or $or$verilog/bsg_idiv.v:607$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [22]
    connect \B \b_i [22]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_idiv.v:609.16-609.33"
  cell $or $or$verilog/bsg_idiv.v:609$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [21]
    connect \B \b_i [21]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_idiv.v:611.16-611.33"
  cell $or $or$verilog/bsg_idiv.v:611$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [20]
    connect \B \b_i [20]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_idiv.v:613.16-613.33"
  cell $or $or$verilog/bsg_idiv.v:613$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [19]
    connect \B \b_i [19]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_idiv.v:615.16-615.33"
  cell $or $or$verilog/bsg_idiv.v:615$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [18]
    connect \B \b_i [18]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_idiv.v:617.16-617.33"
  cell $or $or$verilog/bsg_idiv.v:617$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [17]
    connect \B \b_i [17]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_idiv.v:619.16-619.33"
  cell $or $or$verilog/bsg_idiv.v:619$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [16]
    connect \B \b_i [16]
    connect \Y \N16
  end
  attribute \src "verilog/bsg_idiv.v:621.16-621.33"
  cell $or $or$verilog/bsg_idiv.v:621$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [15]
    connect \B \b_i [15]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_idiv.v:623.16-623.33"
  cell $or $or$verilog/bsg_idiv.v:623$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_idiv.v:625.16-625.33"
  cell $or $or$verilog/bsg_idiv.v:625$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_idiv.v:627.16-627.33"
  cell $or $or$verilog/bsg_idiv.v:627$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \N20
  end
  attribute \src "verilog/bsg_idiv.v:629.16-629.33"
  cell $or $or$verilog/bsg_idiv.v:629$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_idiv.v:631.16-631.33"
  cell $or $or$verilog/bsg_idiv.v:631$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_idiv.v:633.16-633.31"
  cell $or $or$verilog/bsg_idiv.v:633$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_idiv.v:635.16-635.31"
  cell $or $or$verilog/bsg_idiv.v:635$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_idiv.v:637.16-637.31"
  cell $or $or$verilog/bsg_idiv.v:637$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_idiv.v:639.16-639.31"
  cell $or $or$verilog/bsg_idiv.v:639$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \N26
  end
  attribute \src "verilog/bsg_idiv.v:641.16-641.31"
  cell $or $or$verilog/bsg_idiv.v:641$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_idiv.v:643.16-643.31"
  cell $or $or$verilog/bsg_idiv.v:643$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \N28
  end
  attribute \src "verilog/bsg_idiv.v:645.16-645.31"
  cell $or $or$verilog/bsg_idiv.v:645$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_idiv.v:647.16-647.31"
  cell $or $or$verilog/bsg_idiv.v:647$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \N30
  end
  attribute \src "verilog/bsg_idiv.v:649.16-649.31"
  cell $or $or$verilog/bsg_idiv.v:649$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_idiv.v:651.16-651.31"
  cell $or $or$verilog/bsg_idiv.v:651$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \N32
  end
end
attribute \src "verilog/bsg_idiv.v:489.1-569.10"
module \bsg_xnor_width_p33
  attribute \src "verilog/bsg_idiv.v:500.8-500.10"
  wire \N0
  attribute \src "verilog/bsg_idiv.v:500.11-500.13"
  wire \N1
  attribute \src "verilog/bsg_idiv.v:500.38-500.41"
  wire \N10
  attribute \src "verilog/bsg_idiv.v:500.42-500.45"
  wire \N11
  attribute \src "verilog/bsg_idiv.v:500.46-500.49"
  wire \N12
  attribute \src "verilog/bsg_idiv.v:500.50-500.53"
  wire \N13
  attribute \src "verilog/bsg_idiv.v:500.54-500.57"
  wire \N14
  attribute \src "verilog/bsg_idiv.v:500.58-500.61"
  wire \N15
  attribute \src "verilog/bsg_idiv.v:500.62-500.65"
  wire \N16
  attribute \src "verilog/bsg_idiv.v:500.66-500.69"
  wire \N17
  attribute \src "verilog/bsg_idiv.v:500.70-500.73"
  wire \N18
  attribute \src "verilog/bsg_idiv.v:500.74-500.77"
  wire \N19
  attribute \src "verilog/bsg_idiv.v:500.14-500.16"
  wire \N2
  attribute \src "verilog/bsg_idiv.v:500.78-500.81"
  wire \N20
  attribute \src "verilog/bsg_idiv.v:500.82-500.85"
  wire \N21
  attribute \src "verilog/bsg_idiv.v:501.3-501.6"
  wire \N22
  attribute \src "verilog/bsg_idiv.v:501.7-501.10"
  wire \N23
  attribute \src "verilog/bsg_idiv.v:501.11-501.14"
  wire \N24
  attribute \src "verilog/bsg_idiv.v:501.15-501.18"
  wire \N25
  attribute \src "verilog/bsg_idiv.v:501.19-501.22"
  wire \N26
  attribute \src "verilog/bsg_idiv.v:501.23-501.26"
  wire \N27
  attribute \src "verilog/bsg_idiv.v:501.27-501.30"
  wire \N28
  attribute \src "verilog/bsg_idiv.v:501.31-501.34"
  wire \N29
  attribute \src "verilog/bsg_idiv.v:500.17-500.19"
  wire \N3
  attribute \src "verilog/bsg_idiv.v:501.35-501.38"
  wire \N30
  attribute \src "verilog/bsg_idiv.v:501.39-501.42"
  wire \N31
  attribute \src "verilog/bsg_idiv.v:501.43-501.46"
  wire \N32
  attribute \src "verilog/bsg_idiv.v:500.20-500.22"
  wire \N4
  attribute \src "verilog/bsg_idiv.v:500.23-500.25"
  wire \N5
  attribute \src "verilog/bsg_idiv.v:500.26-500.28"
  wire \N6
  attribute \src "verilog/bsg_idiv.v:500.29-500.31"
  wire \N7
  attribute \src "verilog/bsg_idiv.v:500.32-500.34"
  wire \N8
  attribute \src "verilog/bsg_idiv.v:500.35-500.37"
  wire \N9
  attribute \src "verilog/bsg_idiv.v:496.16-496.19"
  wire width 33 input 1 \a_i
  attribute \src "verilog/bsg_idiv.v:497.16-497.19"
  wire width 33 input 2 \b_i
  attribute \src "verilog/bsg_idiv.v:498.17-498.18"
  wire width 33 output 3 \o
  attribute \src "verilog/bsg_idiv.v:502.18-502.21"
  cell $not $not$verilog/bsg_idiv.v:502$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N0
    connect \Y \o [32]
  end
  attribute \src "verilog/bsg_idiv.v:504.18-504.21"
  cell $not $not$verilog/bsg_idiv.v:504$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N1
    connect \Y \o [31]
  end
  attribute \src "verilog/bsg_idiv.v:506.18-506.21"
  cell $not $not$verilog/bsg_idiv.v:506$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N2
    connect \Y \o [30]
  end
  attribute \src "verilog/bsg_idiv.v:508.18-508.21"
  cell $not $not$verilog/bsg_idiv.v:508$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N3
    connect \Y \o [29]
  end
  attribute \src "verilog/bsg_idiv.v:510.18-510.21"
  cell $not $not$verilog/bsg_idiv.v:510$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N4
    connect \Y \o [28]
  end
  attribute \src "verilog/bsg_idiv.v:512.18-512.21"
  cell $not $not$verilog/bsg_idiv.v:512$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N5
    connect \Y \o [27]
  end
  attribute \src "verilog/bsg_idiv.v:514.18-514.21"
  cell $not $not$verilog/bsg_idiv.v:514$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N6
    connect \Y \o [26]
  end
  attribute \src "verilog/bsg_idiv.v:516.18-516.21"
  cell $not $not$verilog/bsg_idiv.v:516$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N7
    connect \Y \o [25]
  end
  attribute \src "verilog/bsg_idiv.v:518.18-518.21"
  cell $not $not$verilog/bsg_idiv.v:518$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N8
    connect \Y \o [24]
  end
  attribute \src "verilog/bsg_idiv.v:520.18-520.21"
  cell $not $not$verilog/bsg_idiv.v:520$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N9
    connect \Y \o [23]
  end
  attribute \src "verilog/bsg_idiv.v:522.18-522.22"
  cell $not $not$verilog/bsg_idiv.v:522$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N10
    connect \Y \o [22]
  end
  attribute \src "verilog/bsg_idiv.v:524.18-524.22"
  cell $not $not$verilog/bsg_idiv.v:524$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N11
    connect \Y \o [21]
  end
  attribute \src "verilog/bsg_idiv.v:526.18-526.22"
  cell $not $not$verilog/bsg_idiv.v:526$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N12
    connect \Y \o [20]
  end
  attribute \src "verilog/bsg_idiv.v:528.18-528.22"
  cell $not $not$verilog/bsg_idiv.v:528$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N13
    connect \Y \o [19]
  end
  attribute \src "verilog/bsg_idiv.v:530.18-530.22"
  cell $not $not$verilog/bsg_idiv.v:530$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N14
    connect \Y \o [18]
  end
  attribute \src "verilog/bsg_idiv.v:532.18-532.22"
  cell $not $not$verilog/bsg_idiv.v:532$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N15
    connect \Y \o [17]
  end
  attribute \src "verilog/bsg_idiv.v:534.18-534.22"
  cell $not $not$verilog/bsg_idiv.v:534$268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N16
    connect \Y \o [16]
  end
  attribute \src "verilog/bsg_idiv.v:536.18-536.22"
  cell $not $not$verilog/bsg_idiv.v:536$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N17
    connect \Y \o [15]
  end
  attribute \src "verilog/bsg_idiv.v:538.18-538.22"
  cell $not $not$verilog/bsg_idiv.v:538$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N18
    connect \Y \o [14]
  end
  attribute \src "verilog/bsg_idiv.v:540.18-540.22"
  cell $not $not$verilog/bsg_idiv.v:540$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N19
    connect \Y \o [13]
  end
  attribute \src "verilog/bsg_idiv.v:542.18-542.22"
  cell $not $not$verilog/bsg_idiv.v:542$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N20
    connect \Y \o [12]
  end
  attribute \src "verilog/bsg_idiv.v:544.18-544.22"
  cell $not $not$verilog/bsg_idiv.v:544$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N21
    connect \Y \o [11]
  end
  attribute \src "verilog/bsg_idiv.v:546.18-546.22"
  cell $not $not$verilog/bsg_idiv.v:546$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N22
    connect \Y \o [10]
  end
  attribute \src "verilog/bsg_idiv.v:548.17-548.21"
  cell $not $not$verilog/bsg_idiv.v:548$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N23
    connect \Y \o [9]
  end
  attribute \src "verilog/bsg_idiv.v:550.17-550.21"
  cell $not $not$verilog/bsg_idiv.v:550$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N24
    connect \Y \o [8]
  end
  attribute \src "verilog/bsg_idiv.v:552.17-552.21"
  cell $not $not$verilog/bsg_idiv.v:552$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N25
    connect \Y \o [7]
  end
  attribute \src "verilog/bsg_idiv.v:554.17-554.21"
  cell $not $not$verilog/bsg_idiv.v:554$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N26
    connect \Y \o [6]
  end
  attribute \src "verilog/bsg_idiv.v:556.17-556.21"
  cell $not $not$verilog/bsg_idiv.v:556$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N27
    connect \Y \o [5]
  end
  attribute \src "verilog/bsg_idiv.v:558.17-558.21"
  cell $not $not$verilog/bsg_idiv.v:558$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N28
    connect \Y \o [4]
  end
  attribute \src "verilog/bsg_idiv.v:560.17-560.21"
  cell $not $not$verilog/bsg_idiv.v:560$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N29
    connect \Y \o [3]
  end
  attribute \src "verilog/bsg_idiv.v:562.17-562.21"
  cell $not $not$verilog/bsg_idiv.v:562$296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N30
    connect \Y \o [2]
  end
  attribute \src "verilog/bsg_idiv.v:564.17-564.21"
  cell $not $not$verilog/bsg_idiv.v:564$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N31
    connect \Y \o [1]
  end
  attribute \src "verilog/bsg_idiv.v:566.17-566.21"
  cell $not $not$verilog/bsg_idiv.v:566$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \N32
    connect \Y \o [0]
  end
  attribute \src "verilog/bsg_idiv.v:503.15-503.32"
  cell $xor $xor$verilog/bsg_idiv.v:503$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [32]
    connect \B \b_i [32]
    connect \Y \N0
  end
  attribute \src "verilog/bsg_idiv.v:505.15-505.32"
  cell $xor $xor$verilog/bsg_idiv.v:505$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [31]
    connect \B \b_i [31]
    connect \Y \N1
  end
  attribute \src "verilog/bsg_idiv.v:507.15-507.32"
  cell $xor $xor$verilog/bsg_idiv.v:507$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [30]
    connect \B \b_i [30]
    connect \Y \N2
  end
  attribute \src "verilog/bsg_idiv.v:509.15-509.32"
  cell $xor $xor$verilog/bsg_idiv.v:509$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [29]
    connect \B \b_i [29]
    connect \Y \N3
  end
  attribute \src "verilog/bsg_idiv.v:511.15-511.32"
  cell $xor $xor$verilog/bsg_idiv.v:511$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [28]
    connect \B \b_i [28]
    connect \Y \N4
  end
  attribute \src "verilog/bsg_idiv.v:513.15-513.32"
  cell $xor $xor$verilog/bsg_idiv.v:513$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [27]
    connect \B \b_i [27]
    connect \Y \N5
  end
  attribute \src "verilog/bsg_idiv.v:515.15-515.32"
  cell $xor $xor$verilog/bsg_idiv.v:515$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [26]
    connect \B \b_i [26]
    connect \Y \N6
  end
  attribute \src "verilog/bsg_idiv.v:517.15-517.32"
  cell $xor $xor$verilog/bsg_idiv.v:517$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [25]
    connect \B \b_i [25]
    connect \Y \N7
  end
  attribute \src "verilog/bsg_idiv.v:519.15-519.32"
  cell $xor $xor$verilog/bsg_idiv.v:519$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [24]
    connect \B \b_i [24]
    connect \Y \N8
  end
  attribute \src "verilog/bsg_idiv.v:521.15-521.32"
  cell $xor $xor$verilog/bsg_idiv.v:521$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [23]
    connect \B \b_i [23]
    connect \Y \N9
  end
  attribute \src "verilog/bsg_idiv.v:523.16-523.33"
  cell $xor $xor$verilog/bsg_idiv.v:523$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [22]
    connect \B \b_i [22]
    connect \Y \N10
  end
  attribute \src "verilog/bsg_idiv.v:525.16-525.33"
  cell $xor $xor$verilog/bsg_idiv.v:525$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [21]
    connect \B \b_i [21]
    connect \Y \N11
  end
  attribute \src "verilog/bsg_idiv.v:527.16-527.33"
  cell $xor $xor$verilog/bsg_idiv.v:527$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [20]
    connect \B \b_i [20]
    connect \Y \N12
  end
  attribute \src "verilog/bsg_idiv.v:529.16-529.33"
  cell $xor $xor$verilog/bsg_idiv.v:529$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [19]
    connect \B \b_i [19]
    connect \Y \N13
  end
  attribute \src "verilog/bsg_idiv.v:531.16-531.33"
  cell $xor $xor$verilog/bsg_idiv.v:531$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [18]
    connect \B \b_i [18]
    connect \Y \N14
  end
  attribute \src "verilog/bsg_idiv.v:533.16-533.33"
  cell $xor $xor$verilog/bsg_idiv.v:533$267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [17]
    connect \B \b_i [17]
    connect \Y \N15
  end
  attribute \src "verilog/bsg_idiv.v:535.16-535.33"
  cell $xor $xor$verilog/bsg_idiv.v:535$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [16]
    connect \B \b_i [16]
    connect \Y \N16
  end
  attribute \src "verilog/bsg_idiv.v:537.16-537.33"
  cell $xor $xor$verilog/bsg_idiv.v:537$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [15]
    connect \B \b_i [15]
    connect \Y \N17
  end
  attribute \src "verilog/bsg_idiv.v:539.16-539.33"
  cell $xor $xor$verilog/bsg_idiv.v:539$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [14]
    connect \B \b_i [14]
    connect \Y \N18
  end
  attribute \src "verilog/bsg_idiv.v:541.16-541.33"
  cell $xor $xor$verilog/bsg_idiv.v:541$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [13]
    connect \B \b_i [13]
    connect \Y \N19
  end
  attribute \src "verilog/bsg_idiv.v:543.16-543.33"
  cell $xor $xor$verilog/bsg_idiv.v:543$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [12]
    connect \B \b_i [12]
    connect \Y \N20
  end
  attribute \src "verilog/bsg_idiv.v:545.16-545.33"
  cell $xor $xor$verilog/bsg_idiv.v:545$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [11]
    connect \B \b_i [11]
    connect \Y \N21
  end
  attribute \src "verilog/bsg_idiv.v:547.16-547.33"
  cell $xor $xor$verilog/bsg_idiv.v:547$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [10]
    connect \B \b_i [10]
    connect \Y \N22
  end
  attribute \src "verilog/bsg_idiv.v:549.16-549.31"
  cell $xor $xor$verilog/bsg_idiv.v:549$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [9]
    connect \B \b_i [9]
    connect \Y \N23
  end
  attribute \src "verilog/bsg_idiv.v:551.16-551.31"
  cell $xor $xor$verilog/bsg_idiv.v:551$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [8]
    connect \B \b_i [8]
    connect \Y \N24
  end
  attribute \src "verilog/bsg_idiv.v:553.16-553.31"
  cell $xor $xor$verilog/bsg_idiv.v:553$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [7]
    connect \B \b_i [7]
    connect \Y \N25
  end
  attribute \src "verilog/bsg_idiv.v:555.16-555.31"
  cell $xor $xor$verilog/bsg_idiv.v:555$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [6]
    connect \B \b_i [6]
    connect \Y \N26
  end
  attribute \src "verilog/bsg_idiv.v:557.16-557.31"
  cell $xor $xor$verilog/bsg_idiv.v:557$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [5]
    connect \B \b_i [5]
    connect \Y \N27
  end
  attribute \src "verilog/bsg_idiv.v:559.16-559.31"
  cell $xor $xor$verilog/bsg_idiv.v:559$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [4]
    connect \B \b_i [4]
    connect \Y \N28
  end
  attribute \src "verilog/bsg_idiv.v:561.16-561.31"
  cell $xor $xor$verilog/bsg_idiv.v:561$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [3]
    connect \B \b_i [3]
    connect \Y \N29
  end
  attribute \src "verilog/bsg_idiv.v:563.16-563.31"
  cell $xor $xor$verilog/bsg_idiv.v:563$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [2]
    connect \B \b_i [2]
    connect \Y \N30
  end
  attribute \src "verilog/bsg_idiv.v:565.16-565.31"
  cell $xor $xor$verilog/bsg_idiv.v:565$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [1]
    connect \B \b_i [1]
    connect \Y \N31
  end
  attribute \src "verilog/bsg_idiv.v:567.16-567.31"
  cell $xor $xor$verilog/bsg_idiv.v:567$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a_i [0]
    connect \B \b_i [0]
    connect \Y \N32
  end
end
attribute \top 1
attribute \src "verilog/bsg_idiv.v:3.1-47.10"
module \top
  attribute \src "verilog/bsg_idiv.v:23.9-23.14"
  wire input 2 \clk_i
  attribute \src "verilog/bsg_idiv.v:18.16-18.26"
  wire width 32 input 5 \dividend_i
  attribute \src "verilog/bsg_idiv.v:19.16-19.25"
  wire width 32 input 6 \divisor_i
  attribute \src "verilog/bsg_idiv.v:20.17-20.27"
  wire width 32 output 9 \quotient_o
  attribute \src "verilog/bsg_idiv.v:27.10-27.17"
  wire output 4 \ready_o
  attribute \src "verilog/bsg_idiv.v:21.17-21.28"
  wire width 32 output 10 \remainder_o
  attribute \src "verilog/bsg_idiv.v:22.9-22.16"
  wire input 1 \reset_i
  attribute \src "verilog/bsg_idiv.v:25.9-25.21"
  wire input 7 \signed_div_i
  attribute \src "verilog/bsg_idiv.v:24.9-24.12"
  wire input 3 \v_i
  attribute \src "verilog/bsg_idiv.v:28.10-28.13"
  wire output 8 \v_o
  attribute \src "verilog/bsg_idiv.v:26.9-26.15"
  wire input 11 \yumi_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_idiv.v:31.3-44.4"
  cell \bsg_idiv_iterative \wrapper
    connect \clk_i \clk_i
    connect \dividend_i \dividend_i
    connect \divisor_i \divisor_i
    connect \quotient_o \quotient_o
    connect \ready_o \ready_o
    connect \remainder_o \remainder_o
    connect \reset_i \reset_i
    connect \signed_div_i \signed_div_i
    connect \v_i \v_i
    connect \v_o \v_o
    connect \yumi_i \yumi_i
  end
end

6. Printing statistics.

=== bsg_adder_cin_width_p33 ===

   Number of wires:                 37
   Number of wire bits:            133
   Number of public wires:          37
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_33                         2

=== bsg_buf_ctrl_width_p33 ===

   Number of wires:                  2
   Number of wire bits:             34
   Number of public wires:           2
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_buf_width_p32 ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== bsg_dff_en_width_p1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_1                         1

=== bsg_dff_en_width_p32 ===

   Number of wires:                  4
   Number of wire bits:             66
   Number of public wires:           4
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_32                        1

=== bsg_dff_en_width_p33 ===

   Number of wires:                  4
   Number of wire bits:             68
   Number of public wires:           4
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe_33                        1

=== bsg_idiv_iterative ===

   Number of wires:                 78
   Number of wire bits:            748
   Number of public wires:          78
   Number of public wire bits:     748
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and_1                          2
     $not_1                          4
     $or_1                          31
     bsg_adder_cin_width_p33         1
     bsg_buf_ctrl_width_p33          4
     bsg_buf_width_p32               2
     bsg_dff_en_width_p1             1
     bsg_dff_en_width_p32            2
     bsg_dff_en_width_p33            3
     bsg_idiv_iterative_controller      1
     bsg_mux_one_hot_width_p33_els_p3      2
     bsg_mux_width_p33_els_p2        1
     bsg_nor2_width_p33              2
     bsg_xnor_width_p33              2

=== bsg_idiv_iterative_controller ===

   Number of wires:                656
   Number of wire bits:           1001
   Number of public wires:         199
   Number of public wire bits:     213
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                652
     $and_1                          8
     $dff_1                          1
     $dffe_1                         2
     $mux_1                        338
     $mux_2                         43
     $mux_3                         43
     $mux_6                         42
     $not_1                         51
     $or_1                         112
     $reduce_or_16                   1
     $reduce_or_2                    1
     $reduce_or_32                   1
     $reduce_or_4                    1
     $reduce_or_8                    1
     $sdff_1                         6
     $xor_1                          1

=== bsg_mux_one_hot_width_p33_els_p3 ===

   Number of wires:                 37
   Number of wire bits:            267
   Number of public wires:          37
   Number of public wire bits:     267
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                165
     $and_1                         99
     $or_1                          66

=== bsg_mux_width_p33_els_p2 ===

   Number of wires:                  3
   Number of wire bits:            100
   Number of public wires:           3
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $mux_1                         33

=== bsg_nor2_width_p33 ===

   Number of wires:                 36
   Number of wire bits:            132
   Number of public wires:          36
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $not_1                         33
     $or_1                          33

=== bsg_xnor_width_p33 ===

   Number of wires:                 36
   Number of wire bits:            132
   Number of public wires:          36
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $not_1                         33
     $xor_1                         33

=== top ===

   Number of wires:                 11
   Number of wire bits:            135
   Number of public wires:          11
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_idiv_iterative              1

=== design hierarchy ===

   top                               1
     bsg_idiv_iterative              1
       bsg_adder_cin_width_p33       1
       bsg_buf_ctrl_width_p33        4
       bsg_buf_width_p32             2
       bsg_dff_en_width_p1           1
       bsg_dff_en_width_p32          2
       bsg_dff_en_width_p33          3
       bsg_idiv_iterative_controller      1
       bsg_mux_one_hot_width_p33_els_p3      2
       bsg_mux_width_p33_els_p2      1
       bsg_nor2_width_p33            2
       bsg_xnor_width_p33            2

   Number of wires:               1039
   Number of wire bits:           3783
   Number of public wires:         582
   Number of public wire bits:    2995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1324
     $add_33                         2
     $and_1                        208
     $dff_1                          1
     $dffe_1                         3
     $dffe_32                        2
     $dffe_33                        3
     $mux_1                        371
     $mux_2                         43
     $mux_3                         43
     $mux_6                         42
     $not_1                        187
     $or_1                         341
     $reduce_or_16                   1
     $reduce_or_2                    1
     $reduce_or_32                   1
     $reduce_or_4                    1
     $reduce_or_8                    1
     $sdff_1                         6
     $xor_1                         67

