{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 08:59:07 2022 " "Info: Processing started: Mon Jan 03 08:59:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR/IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR/IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "../IR/IR.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/IR/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PC/PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../PC/PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "../PC/PC.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PC/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PSW/PSW.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../PSW/PSW.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "../PSW/PSW.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/PSW/PSW.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SM/SM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SM/SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "../SM/SM.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/SM/SM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/ALU/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../shiftlogic/shift_logic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../shiftlogic/shift_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_logic " "Info: Found entity 1: shift_logic" {  } { { "../shiftlogic/shift_logic.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/shiftlogic/shift_logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../_3_1mux/_3_1mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../_3_1mux/_3_1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3_1mux " "Info: Found entity 1: _3_1mux" {  } { { "../_3_1mux/_3_1mux.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/_3_1mux/_3_1mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../instruction _decoder/instruction_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../instruction _decoder/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Info: Found entity 1: instruction_decoder" {  } { { "../instruction _decoder/instruction_decoder.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/instruction _decoder/instruction_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../control_signal_logic/control_signal_logic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../control_signal_logic/control_signal_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signal_logic " "Info: Found entity 1: control_signal_logic" {  } { { "../control_signal_logic/control_signal_logic.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/control_signal_logic/control_signal_logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Info: Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Info: Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:inst19 " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:inst19\"" {  } { { "computer.bdf" "inst19" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 552 584 680 680 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal_logic control_signal_logic:inst30 " "Info: Elaborating entity \"control_signal_logic\" for hierarchy \"control_signal_logic:inst30\"" {  } { { "computer.bdf" "inst30" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { -248 136 280 136 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst23 " "Info: Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst23\"" {  } { { "computer.bdf" "inst23" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { -248 368 488 72 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst27 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst27\"" {  } { { "computer.bdf" "inst27" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { -248 552 648 -152 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst\"" {  } { { "computer.bdf" "inst" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { -48 608 728 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_logic shift_logic:inst8 " "Info: Elaborating entity \"shift_logic\" for hierarchy \"shift_logic:inst8\"" {  } { { "computer.bdf" "inst8" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 344 600 720 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "computer.bdf" "inst2" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 344 400 512 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst3 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst3\"" {  } { { "computer.bdf" "inst3" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 344 160 296 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(15) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(15): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(16) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(16): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(17) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(17): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(18) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(18): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(19) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(19): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(20) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(20): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst1 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst1\"" {  } { { "computer.bdf" "inst1" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst1 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ram1.mif " "Info: Parameter \"LPM_FILE\" = \"ram1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst1 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst1\"" {  } { { "altram.tdf" "" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 592 720 280 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7e91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7e91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7e91 " "Info: Found entity 1: altsyncram_7e91" {  } { { "db/altsyncram_7e91.tdf" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/db/altsyncram_7e91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7e91 LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated " "Info: Elaborating entity \"altsyncram_7e91\" for hierarchy \"LPM_RAM_IO:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/lenovosoftstore/install/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3_1mux _3_1mux:inst7 " "Info: Elaborating entity \"_3_1mux\" for hierarchy \"_3_1mux:inst7\"" {  } { { "computer.bdf" "inst7" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 384 528 280 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 _3_1mux.v(15) " "Warning (10230): Verilog HDL assignment warning at _3_1mux.v(15): truncated value with size 64 to match size of target (8)" {  } { { "../_3_1mux/_3_1mux.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/_3_1mux/_3_1mux.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "computer.bdf" "inst6" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 152 168 296 280 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[7\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[6\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[5\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[5\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[4\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[4\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[3\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[3\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[2\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[2\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[1\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst4\[0\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst4\[0\]\" to the node \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_7e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "computer.bdf" "" { Schematic "D:/Files/文档/大二上/数电模电/逻辑电路设计/computer/computer.bdf" { { 256 48 96 288 "inst4" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Info: Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "231 " "Info: Implemented 231 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 08:59:10 2022 " "Info: Processing ended: Mon Jan 03 08:59:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
