//Verilog generated by VPR  from post-place-and-route implementation
module add__a_to_output_post_route (
    output \out 
);

    //Wires
    wire \lut_out_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \out_input_0_0 ;
    wire \lut_out_input_0_1 ;

    //IO assignments
    assign \out  = \out_input_0_0 ;

    //Interconnect
    fpga_interconnect \routing_segment_lut_out_output_0_0_to_out_input_0_0  (
        .datain(\lut_out_output_0_0 ),
        .dataout(\out_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_out_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_out_input_0_1 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_out  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut_out_input_0_1 ,
            1'bX
         }),
        .out(\lut_out_output_0_0 )
    );


endmodule
