// Seed: 4293813843
module module_0 (
    output tri1 id_0,
    input  tri  id_1
    , id_4,
    output wand id_2
);
  supply1 id_5;
  tri0 id_6;
  wire id_7;
  wire id_8;
  uwire id_9;
  assign id_4 = 1;
  specify
    (id_10 => id_11) = (1  : ~1 + 1  : id_10, id_6  : id_9  : 1);
    (negedge id_12 => (id_13 +: 1)) = (id_5  : 1  : 1, id_5  : id_4  : ~1'b0);
  endspecify
  assign id_6 = 1'd0;
endmodule
module module_1 (
    inout wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri0 id_9
    , id_13,
    input tri1 id_10,
    input tri id_11
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
