<?xml version="1.0"?>
<device_data lib="dnx_data" device="jr2_a0"  module="pll">
    <includes>
        <include>soc/dnx/pll/pll.h</include>
    </includes>
     <sub_module name="general" doc="PLL general configurations">
        <features>
            <feature name="ts_freq_lock" value="1">
                <property name="phy_1588_dpll_frequency_lock" method="enable">
                    <doc>
                        IEEE1588 DPLL mode
                        Supported values: 0 - phase lock, 1 - frequency lock
                    </doc>
                </property>
            </feature>
            <feature name="bs_enable" value="0">
                <property name="broadsync_enable_clk" method="enable">
                    <doc>
                        Broadsync clock enable.
                        Supported values: 0,1 (disable/enable)
                    </doc>
                </property>
            </feature>
        </features>
    </sub_module>
    <sub_module name="pll1"  doc="PLL1 configurations">
        <defines>
            <define name="nof_pll1" value="2"></define>
        </defines>
        <tables>
            <table name="config">
                <key name="pll1_type" size="DNX_PLL1_TYPE_COUNT"></key>
                <value name="pll1_id" default="-1"></value>
                <value name="valid" default="-1"></value>
                <value name="pdiv" default="-1"></value>>
                <value name="ndiv_int" default="-1"></value>
                <value name="ch0_mdiv" default="-1"></value>
                <value name="ch1_mdiv" default="-1"></value>
                <value name="ch2_mdiv" default="-1"></value>
                <value name="ch3_mdiv" default="-1"></value>
                <value name="ch4_mdiv" default="-1"></value>
                <value name="ch5_mdiv" default="-1"></value>
                <value name="output_cml_en" default="-1"></value>
                <value name="refclk_source_sel" default="-1"></value>
                <value name="refclk" default="-1"></value>
                <entries>
                    <entry pll1_type="DNX_PLL1_TYPE_TS" pll1_id="0" valid="1" pdiv="1" ndiv_int="120" ch0_mdiv="6" ch1_mdiv="12" output_cml_en="1" refclk_source_sel="1" refclk="25"></entry>
                    <entry pll1_type="DNX_PLL1_TYPE_BS" pll1_id="1" valid="1" pdiv="1" ndiv_int="120" ch0_mdiv="60" ch1_mdiv="12" output_cml_en="1" refclk_source_sel="0" refclk="25"></entry>
                </entries>
            </table>
        </tables>
        <numerics>
            <numeric name="ts_phase_initial_lo" value="0x40000000">
                <property name="phy_1588_dpll_phase_initial_lo" method="range" range_min="0" range_max="4294967295">
                    <doc>
                        Initial phase values for the IEEE1588 DPLL, lower 32 bits
                    </doc>
                </property>
            </numeric>
            <numeric name="ts_phase_initial_hi" value="-1"> <!-- invalid -->
            </numeric>
            <numeric name="ts_nof_bits_hi" value="16"></numeric>
            <numeric name="ts_pll1_id" value="DATA(pll,pll1,config,pll1_id,DNX_PLL1_TYPE_TS)"></numeric>
            <numeric name="bs_pll1_id" value="DATA(pll,pll1,config,pll1_id,DNX_PLL1_TYPE_BS)"></numeric>
        </numerics>
        <features>
            <feature name="ts_phase_initial_hi_config" value="0"></feature>
            <feature name="ts_refclk_source_internal" value="0">
                <property name="custom_feature" method="suffix_enable" suffix="ts_pll_internal_clock_reference">
                    <doc>
                        Determine if the ts pll gets the reference clock from external 25Mhz clock or internal clock.
                        Can be 0 and 1.
                        Value 1 for internal reference clock.
                        Default: 0
                    </doc>
                </property>
            </feature>
        </features>
    </sub_module>
    <sub_module name="pll3"  doc="PLL3 configurations">
        <defines>
            <define name="nof_pll3" value="4"></define>
            <define name="vco_clock" value="6250"></define>
            <define name="kp" value="5"></define>
            <define name="ki" value="3"></define>
            <define name="en_ctrl" value="29"></define>
            <define name="en_ctrl_byp" value="93"></define>
            <define name="route_ctr_byp" value="252"></define>
            <define name="ref_clock_125" value="125"></define>
            <define name="ref_clock_156_25" value="156"></define>
            <define name="ref_clock_312_5" value="312"></define>
        </defines>
        <tables>
            <table name="config">
                <key name="pll3_type" size="DNX_PLL3_TYPE_COUNT"></key>
                <value name="pll3_id" default="-1"></value>
                <value name="valid" default="-1"></value>
                <value name="ch1_mdiv" default="-1"></value>
                <value name="ch2_mdiv" default="-1"></value>
                <value name="ch3_mdiv" default="-1"></value>
                <value name="ch4_mdiv" default="-1"></value>
                <value name="ch5_mdiv" default="-1"></value>
                <entries>
                    <entry pll3_type="DNX_PLL3_TYPE_NIF0" pll3_id="0" valid="1" ch1_mdiv="4" ch2_mdiv="5" ch4_mdiv="20" ch5_mdiv="11"></entry>
                    <entry pll3_type="DNX_PLL3_TYPE_NIF1" pll3_id="1" valid="1" ch1_mdiv="4" ch2_mdiv="5" ch4_mdiv="20" ch5_mdiv="11"></entry>
                    <entry pll3_type="DNX_PLL3_TYPE_MAS0" pll3_id="2" valid="1" ch2_mdiv="20" ch3_mdiv="7" ch4_mdiv="40" ch5_mdiv="5"></entry>
                    <entry pll3_type="DNX_PLL3_TYPE_MAS1" pll3_id="3" valid="1" ch2_mdiv="20" ch3_mdiv="7" ch4_mdiv="40" ch5_mdiv="5"></entry>
                </entries>
            </table>
            <table name="nif_pll">
                <key name="pll_index" size="2"></key>
                <value name="in_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_nif_clk_freq" method="suffix_direct_map" suffix="in">
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Reference clock frequency for the NIF SerDeses.
                            Supported values:
                            -1= disabled, 1=156.25MHz, 2=312.5MHz
                        </doc>
                    </property>
                </value>
                <value name="out_freq" type="int" default="DNX_SERDES_REF_CLOCK_156_25">
                    <property name="serdes_nif_clk_freq" method="suffix_direct_map" suffix="out">
                        <map name="bypass" value="DNX_SERDES_REF_CLOCK_BYPASS"></map>
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Output clock frequency for the NIF SerDeses.
                            Supported values:
                            -1= disabled, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)
                        </doc>
                    </property>
                </value>
            </table>
            <table name="fabric_pll">
                <key name="pll_index" size="2"></key>
                <value name="in_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_fabric_clk_freq" method="suffix_direct_map" suffix="in">
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Reference clock frequency for the Fabric SerDeses.
                            Supported values:
                            -1= disabled, 1=156.25MHz, 2=312.5MHz
                        </doc>
                    </property>
                </value>
                <value name="out_freq" type="int" default="DNX_SERDES_REF_CLOCK_312_5">
                    <property name="serdes_fabric_clk_freq" method="suffix_direct_map" suffix="out">
                        <map name="bypass" value="DNX_SERDES_REF_CLOCK_BYPASS"></map>
                        <map name="-1" value="DNX_SERDES_REF_CLOCK_DISABLE"></map>
                        <map name="1" value="DNX_SERDES_REF_CLOCK_156_25"></map>
                        <map name="2" value="DNX_SERDES_REF_CLOCK_312_5"></map>
                        <doc>
                            Output clock frequency for the Fabric SerDeses.
                            Supported values:
                            -1= disabled, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)
                        </doc>
                    </property>
                </value>
            </table>
        </tables>
        <numerics>
            <numeric name="nif0_pll3_id" value="DATA(pll,pll3,config,pll3_id,DNX_PLL3_TYPE_NIF0)"></numeric>
            <numeric name="nif1_pll3_id" value="DATA(pll,pll3,config,pll3_id,DNX_PLL3_TYPE_NIF1)"></numeric>
            <numeric name="mas0_pll3_id" value="DATA(pll,pll3,config,pll3_id,DNX_PLL3_TYPE_MAS0)"></numeric>
            <numeric name="mas1_pll3_id" value="DATA(pll,pll3,config,pll3_id,DNX_PLL3_TYPE_MAS1)"></numeric>
        </numerics>
    </sub_module>
    <sub_module name="pll4" doc="PLL4 configurations">
        <defines>
            <define name="nof_pll4" value="0"></define>
        </defines>
    </sub_module>
    <sub_module name="synce_pll" doc="synce PLL general configurations">
        <features>
            <feature name="present"></feature>
        </features>
    </sub_module>
</device_data>
