// Seed: 44238626
module module_0 ();
  assign id_1 = 1;
  timeunit 1ps;
  assign module_1.id_5 = 0;
  tri id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output tri1 id_8,
    output supply1 id_9
);
  assign id_1 = 1;
  id_11 :
  assert property (@(posedge 1) 'b0) id_1 = 1'b0;
  module_0 modCall_1 ();
endmodule
