TOOL:	xrun	19.09-s003: Started on Oct 28, 2021 at 01:48:54 CEST
xrun
	-elaborate
	-l xrun_elaborate.log
	-F tb.f
		-F ./dut.f
			alu/mtm_Alu.vp
		alu_tb.sv
	-v93
	-define DEBUG
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ....
	   error = '{default:0};
	                     |
xmelab: *W,ENUMERR (./alu_tb.sv,371|22): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	   error = '{default:0};
	                     |
xmelab: *W,ENUMERR (./alu_tb.sv,371|22): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	   error = '{default:0};
	                     |
xmelab: *W,ENUMERR (./alu_tb.sv,371|22): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
................ Done
	Generating native compiled code:
			streams:   7, words:  3942
			streams:   9, words: 25571
			streams:   7, words:  3261
		worklib.top:sv <0x03a6349e>
			streams:  18, words: 40577
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             135     135
		Scalar wires:            7       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          2       2
		Pseudo assignments:      1       1
		Assertions:              4       4
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	19.09-s003: Exiting on Oct 28, 2021 at 01:48:54 CEST  (total: 00:00:00)
