<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>09.Verilog HDL组合电路之数据比较器 | liehuf-notes</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/liehuf-notes/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/liehuf-notes/assets/css/0.styles.2d312bae.css" as="style"><link rel="preload" href="/liehuf-notes/assets/js/app.bf18b380.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/16.1c4b5c00.js" as="script"><link rel="prefetch" href="/liehuf-notes/assets/js/10.dedd9db7.js"><link rel="prefetch" href="/liehuf-notes/assets/js/11.5ace9e3d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/12.9e3c3b00.js"><link rel="prefetch" href="/liehuf-notes/assets/js/13.b269655e.js"><link rel="prefetch" href="/liehuf-notes/assets/js/14.4a383235.js"><link rel="prefetch" href="/liehuf-notes/assets/js/15.2377ebcd.js"><link rel="prefetch" href="/liehuf-notes/assets/js/17.8c324661.js"><link rel="prefetch" href="/liehuf-notes/assets/js/18.75810d1d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/19.3da76049.js"><link rel="prefetch" href="/liehuf-notes/assets/js/3.ceee097f.js"><link rel="prefetch" href="/liehuf-notes/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/liehuf-notes/assets/js/5.a9ef848c.js"><link rel="prefetch" href="/liehuf-notes/assets/js/6.8d686972.js"><link rel="prefetch" href="/liehuf-notes/assets/js/7.6bd1c705.js"><link rel="prefetch" href="/liehuf-notes/assets/js/8.decee88f.js"><link rel="prefetch" href="/liehuf-notes/assets/js/9.d2f6663a.js">
    <link rel="stylesheet" href="/liehuf-notes/assets/css/0.styles.2d312bae.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/liehuf-notes/" class="home-link router-link-active"><img src="/liehuf-notes/img/bar.png" alt="liehuf-notes" class="logo"> <span class="site-name can-hide">liehuf-notes</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/liehuf-notes/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/liehuf-notes/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/liehuf-notes/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/liehuf-notes/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/liehuf-notes/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/liehuf-notes/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/liehuf-notes/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/liehuf-notes/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/liehuf-notes/pages/Verilog_09/" aria-current="page" class="active sidebar-link">09.Verilog HDL组合电路之数据比较器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_09/#_1-概念" class="sidebar-link">1. 概念</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_09/#_2-真值表" class="sidebar-link">2. 真值表</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_09/#_3-verilog代码" class="sidebar-link">3. Verilog代码</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_09/#_4-说明" class="sidebar-link">4. 说明</a></li></ul></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/liehuf-notes/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-06</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">09.Verilog HDL组合电路之数据比较器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="_4位数据比较器"><a href="#_4位数据比较器" class="header-anchor">#</a> <strong>4位数据比较器</strong></h1> <h2 id="_1-概念"><a href="#_1-概念" class="header-anchor">#</a> <strong>1. 概念</strong></h2> <p>数据比较器用于比较两个二进制数的大小关系，输出比较结果（A&gt;B、A&lt;B、A=B）。4位比较器逐位比较两个4位二进制数，从最高位（MSB）开始，若高位相等则比较下一位。</p> <h2 id="_2-真值表"><a href="#_2-真值表" class="header-anchor">#</a> <strong>2. 真值表</strong></h2> <table><thead><tr><th style="text-align:left;">A[3:0]</th> <th style="text-align:left;">B[3:0]</th> <th style="text-align:left;">A_gt_B</th> <th style="text-align:left;">A_lt_B</th> <th style="text-align:left;">A_eq_B</th></tr></thead> <tbody><tr><td style="text-align:left;">A &gt; B</td> <td style="text-align:left;">任意</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">A &lt; B</td> <td style="text-align:left;">任意</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">A = B</td> <td style="text-align:left;">任意</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr></tbody></table> <h2 id="_3-verilog代码"><a href="#_3-verilog代码" class="header-anchor">#</a> <strong>3. Verilog代码</strong></h2> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> comparator_4bit <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span>
    <span class="token keyword">output</span> A_gt_B<span class="token punctuation">,</span> A_lt_B<span class="token punctuation">,</span> A_eq_B
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> A_gt_B <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&gt;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> A_lt_B <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&lt;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> A_eq_B <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">==</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><h2 id="_4-说明"><a href="#_4-说明" class="header-anchor">#</a> <strong>4. 说明</strong></h2> <ul><li><strong>A_gt_B=1</strong>：A &gt; B</li> <li><strong>A_lt_B=1</strong>：A &lt; B</li> <li><strong>A_eq_B=1</strong>：A = B</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/09.Verilog HDL组合电路之数据比较器.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/06, 11:07:06</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/liehuf-notes/pages/Verilog_08/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">08.verilog HDL组合电路之数字加法器</div></a> <!----></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/liehuf-notes/pages/Verilog_08/" class="prev">08.verilog HDL组合电路之数字加法器</a></span> <!----></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/liehuf-notes/assets/js/app.bf18b380.js" defer></script><script src="/liehuf-notes/assets/js/2.2ada9c0c.js" defer></script><script src="/liehuf-notes/assets/js/16.1c4b5c00.js" defer></script>
  </body>
</html>
