
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ===============================
# Synthesis script for ASCON_TOP
# Target flow:
#  - Gate-level netlist (for STA)
#  - Clean QuestaSim netlist (post-synth RTL-like)
# ===============================
# === Libraries ===
set target_library [list     /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db ]
/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db
set link_library "* $target_library"
* /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db
# === Read RTL ===
analyze -format sverilog -lib WORK ../ascon_params.sv 
Running PRESTO HDLC
Compiling source file ../ascon_params.sv
Warning:  ../ascon_params.sv:2: The package ascon_params has already been analyzed. It is being replaced. (VER-26)
Warning:  ../ascon_params.sv:5: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db'
1
analyze -format sverilog -lib WORK ../ascon_sbox_d2.sv
Running PRESTO HDLC
Compiling source file ../ascon_sbox_d2.sv
Presto compilation completed successfully.
1
analyze -format sverilog -lib WORK ../fsm.sv
Running PRESTO HDLC
Compiling source file ../fsm.sv
Presto compilation completed successfully.
1
analyze -format sverilog -lib WORK ../register.sv
Running PRESTO HDLC
Compiling source file ../register.sv
Presto compilation completed successfully.
1
analyze -format sverilog -lib WORK ../shareCreator.sv
Running PRESTO HDLC
Compiling source file ../shareCreator.sv
Presto compilation completed successfully.
1
#analyze -format sverilog -lib WORK ../sipo_debug.sv
analyze -format sverilog -lib WORK ../state_register.sv
Running PRESTO HDLC
Compiling source file ../state_register.sv
Presto compilation completed successfully.
1
analyze -format sverilog -lib WORK ../ascon_top.sv
Running PRESTO HDLC
Compiling source file ../ascon_top.sv
Presto compilation completed successfully.
1
elaborate ascon_top -lib WORK 
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'tcbn65lplvttc'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 533 in file
	'../ascon_top.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           534            |    user/user     |
===============================================

Inferred memory devices in process
	in routine ascon_top line 297 in file
		'../ascon_top.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sbox_input_reg    | Flip-flop |  330  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ascon_top)
Elaborated 1 design.
Current design is now 'ascon_top'.
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 136 in file
	'../fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 265 in file
	'../fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           305            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 97 in file
		'../fsm.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   extra_padding_ff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     current_state_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     round_counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bit_counter_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| last_block_process_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (fsm)
Information: Building the design 'state_register'. (HDL-193)

Inferred memory devices in process
	in routine state_register line 106 in file
		'../state_register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |  320  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (state_register)
Information: Building the design 'register'. (HDL-193)

Inferred memory devices in process
	in routine register line 13 in file
		'../register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reg_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (register)
Information: Building the design 'shareCreator'. (HDL-193)
Presto compilation completed successfully. (shareCreator)
Information: Building the design 'ascon_sbox_d2'. (HDL-193)

Inferred memory devices in process
	in routine ascon_sbox_d2 line 87 in file
		'../ascon_sbox_d2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| and_result_reg_reg  | Flip-flop |  605  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ascon_sbox_d2)
1
link

  Linking design 'ascon_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/synth/ascon_top.db, etc
  tcbn65lplvttc (library)     /software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db

1
current_design ascon_top
Current design is 'ascon_top'.
{ascon_top}
check_design > reports/check.rpt
# === Options for preserving FF / matching sim ===
#set compile_delete_unloaded_sequential_cells false
#set compile_seqmap_propagate_constants false
#set compile_seqmap_propagate_mux_using_seqgen false
#set compile_seqmap_propagate_constants_with_seqgen false
set compile_output_inversion false
false
# === Clock constraints ===
create_clock -name clk -period 1.0 [get_ports clk]
1
# === FULL SYNTHESIS ===
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 634 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'register'. (OPT-1056)
Information: Uniquified 6 instances of design 'ascon_sbox_d2'. (OPT-1056)
  Simplifying Design 'ascon_top'

Loaded alib file './alib-52/tcbn65lplvttc.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ascon_top'
Information: Added key list 'DesignWare' to design 'ascon_top'. (DDB-72)
 Implement Synthetic for 'ascon_top'.
  Processing 'ascon_sbox_d2_0'
  Processing 'state_register'
  Processing 'fsm'
Information: Added key list 'DesignWare' to design 'fsm'. (DDB-72)
  Processing 'shareCreator'
  Processing 'register_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELLVT' in the library 'tcbn65lplvttc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHLVT' in the library 'tcbn65lplvttc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30   83480.4      0.00       0.0       0.0                           56264.3125
    0:00:30   83480.4      0.00       0.0       0.0                           56264.3125

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:35   72565.9      0.12      10.5      22.6                           39458.8984
    0:00:36   72830.5      0.00       0.0       4.5                           39778.8477
    0:00:36   72830.5      0.00       0.0       4.5                           39778.8477
    0:00:38   71235.4      0.00       0.0       4.5                           39985.1250
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...
    0:00:39   71235.4      0.00       0.0       4.5                           39985.1250
    0:00:39   71235.4      0.00       0.0       4.5                           39985.1250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:42   70662.2      0.00       0.0       0.2                           38794.3516
    0:00:42   70662.2      0.00       0.0       0.2                           38794.3516
    0:00:43   70662.2      0.00       0.0       0.2                           38794.3516
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44   70592.8      0.00       0.0       0.0                           34348.5117
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:00:46   70687.1      0.00       0.0       0.0                           34066.5664
    0:00:46   70687.1      0.00       0.0       0.0                           34066.5664
    0:00:46   70687.1      0.00       0.0       0.0                           34066.5664
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:47   70546.0      0.00       0.0       0.0                           33727.4180
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:48   70546.0      0.00       0.0       0.0                           33727.4180
    0:00:49   70519.0      0.00       0.0       0.0                           33656.6562
    0:00:49   70521.5      0.00       0.0       0.0                           33662.0508
    0:00:49   70521.5      0.00       0.0       0.0                           33662.0508
    0:00:50   70520.4      0.00       0.0       0.0                           33651.7422
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:51   70486.2      0.00       0.0       0.0                           33602.5391
    0:00:52   70476.1      0.00       0.0       0.0                           33583.6445
Loading db file '/software/dk/tsmc65/digital/Front_End/timing_power_noise/NLDM/tcbn65lplvt_220a/tcbn65lplvttc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'ascon_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'key2_reg/clk': 4423 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# === Reports ===
report_area > reports/area.rpt
report_timing > reports/timing.rpt
report_power > reports/power.rpt
# === Netlist options for QuestaSim ===
set bus_naming_style "%s"
%s
set verilogout_no_tri true
true
# === Save Gate-level netlist ===
write -format verilog -hier -output ../netlist/ascon_top_syn.v
Writing verilog file '/home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/netlist/ascon_top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# === Save constraints and timing ===
write_sdf ../netlist/ascon_top_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/thesis/nico.paninforni/progetti_hdl/myAscon128-A/netlist/ascon_top_syn.sdf'. (WT-3)
1
write_sdc ../netlist/ascon_top_syn.sdc
1
# === Done ===
quit

Memory usage for this session 572 Mbytes.
Memory usage for this session including child processes 572 Mbytes.
CPU usage for this session 55 seconds ( 0.02 hours ).
Elapsed time for this session 131 seconds ( 0.04 hours ).

Thank you...
