/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_negative_edge_trigger_design/dsp_multiplier_accum_with_add_neg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1635/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1278/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1777/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted_rounded_inst/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_saturated_overflow_underflow_inst/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_right_shift_a_input/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_inst/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/SDP_RF/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-881/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1769/rams_sp_re_we_rst_1024x32/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1769/rams_sp_re_we_asynch_rst_1024x32/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x24/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x16/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x12/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x20/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x4/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x28/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x8/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x32/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-806/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-849/bytewrite_sdp_ram_wf/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-849/bytewrite_sp_ram_wf/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1436/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1091/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/lat_ram/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-891/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1318/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/CASTORIP-151/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1587/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/dsp_simd_/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-885/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-670/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x16/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x18/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-896/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1779/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/RC_TPU/stereovision2/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/RC_TPU/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-713/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-869/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-887/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-863/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-851/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1459/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-678/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc2/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc8/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc10/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc5/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc1/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc14/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc13/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc6/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc11/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc4/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc9/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc3/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc12/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc7/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc15/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_read_sp/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_be/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_read_first/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_write_first/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_big_sdp/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_no_change/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_big_block_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_srst_re/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_wr_first_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_write_first/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_arst_re/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_srst/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_arst_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_big_block/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_read_first/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_wr_first_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_new_rdwr/yosys.ys 
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-880/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-864/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-1/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-2/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1046-logic/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1776/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-899/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-893/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-720/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-879/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-860/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-884/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-komal/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-hameed/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-692/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/CASTORIP-150/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/example_design/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/SP_WF/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1090/512x8/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1090/1024x1/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_signed_mul_comb/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accumulator/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/reg_and_not_reg_input_mul_with_accum/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_accum_output_shifted_rounded/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/cic_decimator/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_unsigned_4tap_fir/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_accum_add_only/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_saturated/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_async_reset/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/multiplier_adder_wrt_Reg_input_i/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_multiplier_with_adder/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_sync_reset/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_eight_mult/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/matrix_mult_3x3/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_not_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/load_accum/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_mul_in_accum/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/mul_and_reflect_input_B_as_registered_out/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dct/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_mul_output_to_accum_20lsb/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_adder_in_mult_and_shifted_input_design/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/complex_multoiplier/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_parameterized/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_parameterized/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/sixteen_mult_accum/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_complex_eq/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_comb/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_comb/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/input_to_adder_and_mul_A_input_wrt_feedback_i/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_z_o_wrt_out_select_i/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_shifted_input_to_the_mul_output/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_output_of_four_multipliers/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_out_is_reg/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_rounded/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-890/yosys.ys
/nfs_scratch/scratch/FV/ayyaz/synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1046/yosys.ys