{"id": "scq_0", "question": "In multi-FPGA systems, how to arrange global and local clocks to balance signal integrity and delay?", "options": [["A", "The global clock is uniformly distributed in a grid structure, and the local clock is arranged close to the PLL to avoid drift"], ["B", "The global clock adopts tree structure wiring with phase compensation module, and the local clock adopts fan-out buffer arrangement near the point of use"], ["C", "All clock signals are directly distributed from a master clock, and a unified path is used to reduce the delay difference between different modules"], ["D", "The local clock is implemented by simple breakout, which avoids global wiring redundancy but is easy to introduce phase deviation"], ["E", "None of the above options are correct"]], "correct_answer": "B"}