// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <linux/kernel.h>
#include <uapi/amlogic/dvb/aml_ca_ext.h>
#include <linux/module.h>
#include <linux/delay.h>

#include "sc2_control.h"
#include "dvb_reg.h"
#include "ts_output_reg.h"
#include "mem_desc_reg.h"
#include "demod_reg.h"
#include "dsc_reg.h"
#include "../dmx_log.h"
#include "ts_output.h"
#include "../aml_dvb.h"

#include <linux/amlogic/tee_demux.h>

#define INVALID_PID 0x1FFF
#define INVALID_SID 0x3f

enum es_on_off {
	EST_OFF = 0,
	EST_SAVE_TS = 1,
	EST_SAVE_PES = 2,
	EST_SAVE_ES = 3
};

#define dprint_i(fmt, args...)   \
	dprintk(LOG_ERROR, debug_register, fmt, ## args)
#define pr_dbg(fmt, args...)     \
	dprintk(LOG_DBG, debug_register, "ctrl:" fmt, ## args)

static int debug_register;

static unsigned int dma_wch_base;
static unsigned int dma_ctrl_base;
static unsigned int dma_ch_width;

unsigned int get_dma_wch_base(void)
{
	if (!dma_wch_base) {
		if (get_dmx_version() >= 6)
			dma_wch_base = 0x2000;
		else
			dma_wch_base = 0x1000;
		//pr_dbg("dma_wch_base:0x%0x\n", dma_wch_base);
	}
	return dma_wch_base;
}

unsigned int get_dma_ctrl_base(void)
{
	if (!dma_ctrl_base) {
		if (get_dmx_version() >= 6)
			dma_ctrl_base = 0x1000;
		else
			dma_ctrl_base = 0x2000;
		//pr_dbg("dma_ctrl_base:0x%0x\n", dma_ctrl_base);
	}
	return dma_ctrl_base;
}

unsigned int get_dma_ch_width(void)
{
	if (!dma_ch_width) {
		if (get_dmx_version() >= 6)
			dma_ch_width = 0x40;
		else
			dma_ch_width = 0x20;
		//pr_dbg("dma_ch_width:0x%0x\n", dma_ch_width);
	}
	return dma_ch_width;
}

unsigned int tsout_get_ready(void)
{
	return READ_CBUS_REG(PID_RDY);
}

unsigned int tsout_config_save_junk(int flag)
{
	union OUT_CFG_FIELD data;
	u32 cfg_addr = OUT_CFG;

	data.b.sys_freq = 0x18;
	if (flag)
		data.b.cfg_save_junk = 1;
	else
		data.b.cfg_save_junk = 0;

	WRITE_CBUS_REG(cfg_addr, data.data);
	return 0;
}

static void tee_tsout_config_sid_table(u32 sid, u32 begin, u32 length)
{
	struct tee_dmx_sid_table_param param = {0};
	int ret = -1;

	pr_dbg("tee sid table, sid:%d, pid begin:%d,len:%d\n", sid, begin, length);
	param.sid = sid;
	param.begin = begin;
	param.length = length;
	ret = tee_demux_set(TEE_DMX_SET_SID_TABLE,
			(void *)&param, sizeof(param));
	pr_dbg("ret:%d\n", ret);
}

void tsout_config_sid_table(u32 sid, u32 begin, u32 length)
{
	u32 sid_reg_idx = sid / 2;
	u32 sid_offset = sid % 2;
	u32 data = 0;
	u32 sid_addr;

	sid_addr = TS_OUT_SID_TAB_BASE + sid_reg_idx * 4;
	pr_dbg("sid table, read addr:0x%0x,sid:%d, pid begin:%d,len:%d\n",
		sid_addr, sid, begin, length);

	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_tsout_config_sid_table(sid, begin, length);

	data = READ_CBUS_REG(sid_addr);
	if (sid_offset == 0) {
		data = (data & ~0xFFFF)
		    | (begin & 0xFF)
		    | ((length & 0xFF) << 8);
	} else {
		data = (data & ~(0xFFFF << 16))
		    | ((begin & 0xFF) << 16)
		    | ((length & 0xFF) << 24);
	}
	pr_dbg("data:0x%0x\n", data);
	WRITE_CBUS_REG(sid_addr, data);
}

static void tee_tsout_config_ts_table(int pid, u32 pid_mask, u32 pid_entry,
			   u32 buffer_id, int sid, int sec_level)
{
	struct tee_dmx_ts_table_param param = {0};
	int ret = -1;

	pr_dbg("tee ts table, pid:0x%0x, mask:0x%0x, entry:0x%0x, buf_id:%d\n",
	       pid, pid_mask, pid_entry, buffer_id);

	param.pid = pid;
	param.pid_mask = pid_mask;
	param.pid_entry = pid_entry;
	param.buffer_id = buffer_id;

	if (sec_level != 0)
		param.sid = sid;
	else
		param.sid = INVALID_SID;

	pr_dbg("TEE sid:0x%0x, sec_level:%d\n", param.sid, sec_level);

	ret = tee_demux_set(TEE_DMX_SET_TS_TABLE,
			(void *)&param, sizeof(param));
	pr_dbg("ret:%d\n", ret);
}

void tsout_config_ts_table(int pid, u32 pid_mask, u32 pid_entry,
			   u32 buffer_id, int sid, int sec_level)
{
	union PID_CFG_FIELD cfg;
	union PID_DATA_FIELD data;

	pr_dbg("ts table, pid:0x%0x, mask:0x%0x, entry:0x%0x, buf_id:%d\n",
	       pid, pid_mask, pid_entry, buffer_id);

	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_tsout_config_ts_table(pid, pid_mask, pid_entry,
			buffer_id, sid, sec_level);

	cfg.data = 0;
	data.data = 0;
	if (pid == -1) {
		cfg.b.pid_entry = pid_entry;
		cfg.b.remap_flag = 0;
		cfg.b.buffer_id = buffer_id;
		cfg.b.on_off = 0;
		cfg.b.mode = MODE_TURN_OFF;
		cfg.b.ap_pending = 1;
	} else {
		data.b.pid_mask = pid_mask;
		data.b.pid = pid & 0x1fff;

		cfg.b.pid_entry = pid_entry;
		cfg.b.remap_flag = 0;
		cfg.b.buffer_id = buffer_id;

		/*drop NULL packet*/
		if (pid == 0x1fff && pid_mask == 0)
			cfg.b.on_off = 0;
		else
			cfg.b.on_off = 1;
		cfg.b.mode = MODE_WRITE;
		cfg.b.ap_pending = 1;
	}
	WRITE_CBUS_REG(TS_OUTPUT_PID_DAT, data.data);
	WRITE_CBUS_REG(TS_OUTPUT_PID_CFG, cfg.data);
	pr_dbg("data:0x%0x cfg:0x%0x\n", data.data, cfg.data);

	do {
		cfg.data = READ_CBUS_REG(TS_OUTPUT_PID_CFG);
	} while (cfg.b.ap_pending);
}

static void tee_tsout_config_es_table(u32 es_entry, int pid,
			   u32 sid, u32 reset, u32 dup_ok, u8 fmt)
{
	struct tee_dmx_es_table_param param = {0};
	int ret = -1;

	pr_dbg("tee es table, es_entry:%d, pid:0x%0x, sid:0x%0x,",
	       es_entry, pid, sid);
	pr_dbg("reset:%d, dup_ok:%d, fmt:%d\n", reset, dup_ok, fmt);

	param.es_entry = es_entry;
	param.pid = pid;
	param.sid = sid;
	param.reset = reset;
	param.dup_ok = dup_ok;
	param.fmt = fmt;
	ret = tee_demux_set(TEE_DMX_SET_ES_TABLE,
			(void *)&param, sizeof(param));
	pr_dbg("ret:%d\n", ret);
}

void tsout_config_es_table(u32 es_entry, int pid,
			   u32 sid, u32 reset, u32 dup_ok, u8 fmt)
{
	union ES_TAB_FIELD data;

	data.data = 0;
	pr_dbg("es table, es_entry:%d, pid:0x%0x, sid:0x%0x,", es_entry, pid, sid);
	pr_dbg("reset:%d, dup_ok:%d, fmt:%d\n", reset, dup_ok, fmt);

	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_tsout_config_es_table(es_entry, pid,
				sid, reset, dup_ok, fmt);

	if (pid == -1) {
		data.b.on_off = EST_OFF;
	} else {
		data.b.pid = pid;
		data.b.sid = sid;
		data.b.reset = reset;
		data.b.dup_ok = dup_ok;
		if (fmt == ES_FORMAT)
			data.b.on_off = EST_SAVE_ES;
		else if (fmt == PES_FORMAT)
			data.b.on_off = EST_SAVE_PES;
		else
			data.b.on_off = EST_SAVE_TS;
	}
	pr_dbg("data:0x%0x\n", data.data);

	WRITE_CBUS_REG(TS_OUTPUT_ES_TAB(es_entry), data.data);
}

int tsout_read_es_table(u32 es_entry, u32 *preset)
{
	union ES_TAB_FIELD data;

	pr_dbg("%s es_entry:%d", __func__, es_entry);
	data.data = 0;
	data.data = READ_CBUS_REG(TS_OUTPUT_ES_TAB(es_entry));

	if (preset)
		*preset = data.b.reset;
	return 0;
}

static void tee_tsout_config_pcr_table(u32 pcr_entry, u32 pcr_pid, u32 sid)
{
	struct tee_dmx_pcr_table_param param = {0};

	param.pcr_entry = pcr_entry;
	param.pcr_pid = pcr_pid;
	param.sid = sid;
	tee_demux_set(TEE_DMX_SET_PCR_TABLE, (void *)&param, sizeof(param));
}

void tsout_config_pcr_table(u32 pcr_entry, u32 pcr_pid, u32 sid)
{
	union PCR_TEMI_TAB_FIELD data;

	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_tsout_config_pcr_table(pcr_entry, pcr_pid, sid);

	data.data = 0;

	if (pcr_pid != -1) {
		data.data = 0;
		data.b.pcr_pid = pcr_pid;
		data.b.sid = sid;
		data.b.valid = 1;
	}
	WRITE_CBUS_REG(TS_OUTPUT_PCR_TAB(pcr_entry), data.data);
	pr_dbg("pcr table, data:0x%0x\n", data.data);
}

void tsout_config_temi_table(u32 temi_entry, u32 pcr_pid, u32 sid, u32 buffer_id, u32 status)
{
	union PCR_TEMI_TAB_FIELD data;

	data.data = 0;

	if (status != -1) {
		data.data = 0;
		data.b.pcr_pid = pcr_pid;
		data.b.sid = sid;
		data.b.valid = 1;
		data.b.buffer_id = buffer_id;
		data.b.ext = 1;
	}
	WRITE_CBUS_REG(TS_OUTPUT_PCR_TAB(temi_entry), data.data);
	pr_dbg("temi table, data:0x%0x\n", data.data);
}

static int tee_tsout_config_get_pcr(u32 pcr_entry, u64 *pcr)
{
	return tee_demux_get(TEE_DMX_GET_PCR,
			&pcr_entry, sizeof(pcr_entry), pcr, sizeof(*pcr));
}

int tsout_config_get_pcr(u32 pcr_entry, u64 *pcr)
{
	union PCR_REG_LSB_FIELD lsb;
	union PCR_REG_MSB_FIELD msb;
	u64 data = 0;

	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_tsout_config_get_pcr(pcr_entry, pcr);

	lsb.data = READ_CBUS_REG(TS_OUTPUT_PCR_REG_LSB(pcr_entry));
	msb.data = READ_CBUS_REG(TS_OUTPUT_PCR_REG_MSB(pcr_entry));

	data = msb.b.msb;
	data = data << 32;
	data |= lsb.data;

	*pcr = data;
	return 0;
}

void tsout_config_remap_table(u32 pid_entry, u32 sid, int pid, int pid_new)
{
	union PID_CFG_FIELD cfg;
	union PID_DATA_FIELD data;

	cfg.data = 0;
	data.data = 0;

	if (pid_new == -1)
		cfg.b.on_off = 0;
	else
		cfg.b.on_off = 1;

	data.b.pid_mask = pid_new & 0x1fff;
	data.b.pid = pid & 0x1fff;
	cfg.b.pid_entry = pid_entry;
	cfg.b.remap_flag = 1;
	cfg.b.buffer_id = sid;
	cfg.b.mode = MODE_WRITE;
	cfg.b.ap_pending = 1;

	WRITE_CBUS_REG(TS_OUTPUT_PID_DAT, data.data);
	WRITE_CBUS_REG(TS_OUTPUT_PID_CFG, cfg.data);
	pr_dbg("remap table, data:0x%0x cfg:0x%0x\n", data.data, cfg.data);

	do {
		cfg.data = READ_CBUS_REG(TS_OUTPUT_PID_CFG);
	} while (cfg.b.ap_pending);
}

unsigned int dsc_get_ready(int dsc_type)
{
	if (dsc_type == CA_DSC_COMMON_TYPE)
		return READ_CBUS_REG(TSN_PID_READY);
	else if (dsc_type == CA_DSC_TSD_TYPE)
		return READ_CBUS_REG(TSD_PID_READY);
	else
		return READ_CBUS_REG(TSE_PID_READY);
}

unsigned int dsc_get_status(int dsc_type)
{
	if (dsc_type == CA_DSC_COMMON_TYPE)
		return READ_CBUS_REG(TSN_PID_STATUS);
	else if (dsc_type == CA_DSC_TSD_TYPE)
		return READ_CBUS_REG(TSD_PID_STATUS);
	else
		return READ_CBUS_REG(TSE_PID_STATUS);
}

void dsc_config_ready(int dsc_type)
{
	if (dsc_type == CA_DSC_COMMON_TYPE)
		WRITE_CBUS_REG(TSN_PID_READY, 1);
	else if (dsc_type == CA_DSC_TSD_TYPE)
		WRITE_CBUS_REG(TSD_PID_READY, 1);
	else
		WRITE_CBUS_REG(TSE_PID_READY, 1);
}

static void tee_dsc_config_pid_table(struct dsc_pid_table *pid_entry, int dsc_type)
{
	struct tee_dmx_pid_table_param param = {0};
	int ret = -1;

	pr_dbg("tee pid talbe, dsc_type:%d, pid_entry:%d, pid:%d\n",
		dsc_type, pid_entry->id, pid_entry->pid);
	param.type = dsc_type;
	param.id = pid_entry->id;
	param.table.bits.valid = pid_entry->valid;
	//param.table.bits.resv0 = pid_entry->valid;
	//param.table.bits.resv1 = pid_entry->valid;
	param.table.bits.scb00 = pid_entry->scb00;
	param.table.bits.scb_out = pid_entry->scb_out;
	param.table.bits.scb_as_is = pid_entry->scb_as_is;
	param.table.bits.odd_iv = pid_entry->odd_iv;
	param.table.bits.even_00_iv = pid_entry->even_00_iv;
	param.table.bits.sid = pid_entry->sid;
	param.table.bits.pid = pid_entry->pid;
	param.table.bits.algo = pid_entry->algo;
	param.table.bits.kte_odd = pid_entry->kte_odd;
	param.table.bits.kte_even_00 = pid_entry->kte_even_00;
	//memcpy(&param.table, pid_entry, sizeof(struct dsc_pid_table));
	ret = tee_demux_set(TEE_DMX_SET_PID_TABLE,
			(void *)&param, sizeof(param));
	pr_dbg("ret:%d\n", ret);
	dsc_get_ready(dsc_type);
	dsc_config_ready(dsc_type);
}

void dsc_config_pid_table(struct dsc_pid_table *pid_entry, int dsc_type)
{
	unsigned int lo_addr = 0;
	unsigned int hi_addr = 0;
	unsigned int lo_value = 0;
	unsigned int hi_value = 0;
	//unsigned int scb_out_shift_bits = 0;
	unsigned int scb_as_is = 0;
	unsigned int scb_out_for_odd = 0;
	unsigned int scb_out_for_all_or_even = 0;

	pr_dbg("pid talbe, dsc_type:%d, pid_entry:%d, sid:%d\n",
	       dsc_type, pid_entry->id, pid_entry->sid);
	if (is_security_dmx == TEE_DMX_ENABLE)
		return tee_dsc_config_pid_table(pid_entry, dsc_type);
	dsc_get_ready(dsc_type);

	if (dsc_type == CA_DSC_COMMON_TYPE) {
		lo_addr = TSN_BASE_ADDR + pid_entry->id * 8;
		hi_addr = TSN_BASE_ADDR + pid_entry->id * 8 + 4;
	} else if (dsc_type == CA_DSC_TSD_TYPE) {
		lo_addr = TSD_BASE_ADDR + pid_entry->id * 8;
		hi_addr = TSD_BASE_ADDR + pid_entry->id * 8 + 4;
	} else {
		lo_addr = TSE_BASE_ADDR + pid_entry->id * 8;
		hi_addr = TSE_BASE_ADDR + pid_entry->id * 8 + 4;
	}

	lo_value = (pid_entry->kte_even_00 << LO_KTE_EVEN_00) |
	    (pid_entry->kte_odd << LO_KTE_ODD) |
	    (pid_entry->algo << LO_ALGO) |
	    ((pid_entry->pid & 0xFFF) << LO_PID_PART1);

	/*for 5 dmx ver, scb out set dividually,
	 *scb_out for even scb, scb_out_for_odd for odd scb
	 *so should compatible with low version
	 */
	if (pid_entry->scb_as_is == 0) {
		scb_as_is = 0;
		scb_out_for_odd = pid_entry->scb_out;
		scb_out_for_all_or_even = pid_entry->scb_out;
	} else if (pid_entry->scb_as_is == 1) {
		scb_as_is = 1;
		scb_out_for_odd = 0;
		scb_out_for_all_or_even = 0;
	} else if (pid_entry->scb_as_is == 2) {
		scb_as_is = 0;
		scb_out_for_odd = pid_entry->scb_out & 0x3;
		scb_out_for_all_or_even = (pid_entry->scb_out & 0xC) >> 2;
	} else {
		dprint_i("error scb_as_is %d\n", pid_entry->scb_as_is);
	}
	//pr_dbg("%s scb_out_shift_bits:0x%0x\n", __func__, scb_out_shift_bits);

	hi_value = ((pid_entry->pid >> 12) & 0x1) << HI_PID_PART2 |
	    (pid_entry->sid << HI_SID) |
	    (pid_entry->even_00_iv << HI_EVEN_00_IV) |
	    (pid_entry->odd_iv << HI_ODD_IV) |
	    (scb_as_is << HI_SCB_AS_IS) |
	    (scb_out_for_all_or_even << HI_SCB_OUT) |
	    (scb_out_for_odd << HI_SCB_OUT_ODD) |
	    (pid_entry->scb00 << HI_SCB00) |
	    (pid_entry->multi2 << HI_MULTI2) |
	    (pid_entry->valid << HI_VALID);
	WRITE_CBUS_REG(lo_addr, lo_value);
	WRITE_CBUS_REG(hi_addr, hi_value);

	pr_dbg("hi_value:0x%0x lo_value:0x%0x\n", hi_value, lo_value);
	dsc_config_ready(dsc_type);
}

void dsc_config_multi2_round(int multi2_index, unsigned char round)
{
	unsigned int addr = TSN_MULTI2_ROUNDS;
	unsigned int value, mask;

	value = READ_CBUS_REG(addr);
	mask = ~(0xffU << (multi2_index * 8 + 16));
	value = (value & mask) | ((unsigned int)round << (multi2_index * 8 + 16));
	WRITE_CBUS_REG(addr, value);
	pr_dbg("multi2 round, index:%d round:%d value:0x%0x\n", multi2_index, round, value);
}

void dsc_config_multi2_syskey(int multi2_index, unsigned char syskey[32])
{
	unsigned int addr = TSN_MULTI2_SYSKEY;
	unsigned int value = 0;
	int i = 0;

	pr_dbg("multi2 syskey, index:%d\n", multi2_index);
	for (i = 0; i < 32; i += 4) {
		value = syskey[i] + (syskey[i + 1] << 8) +
			(syskey[i + 2] << 16) + (syskey[i + 3] << 24);
		WRITE_CBUS_REG(addr + multi2_index * 32 + i, value);
	}
}

void rdma_config_enable(struct chan_id *pchan, int enable,
			unsigned long desc, unsigned int total_size,
			unsigned int len, unsigned int pack_len)
{
	u32 data = 0;
	u64 tmp = 0;

	pr_dbg("rdma enable:%d\n", enable);
	if (enable) {
		if (get_dmx_version() >= 6)
			WRITE_CBUS_REG(TS_DMA_RCH_ADDR_HIGH(pchan->id),
				(sizeof(unsigned long) == 8) ? ((desc >> 32) & 0x3) : 0);
		WRITE_CBUS_REG(TS_DMA_RCH_ADDR_LOW(pchan->id), desc & 0xFFFFFFFF);
		WRITE_CBUS_REG(TS_DMA_RCH_LEN(pchan->id), len);
		pr_dbg("desc:0x%0lx len:0x%0x\n", desc, len);

		data = pack_len << RCH_CFG_READ_LEN;
		data |= pack_len << RCH_CFG_PACKET_LEN;
		data |= 1 << RCH_CFG_ENABLE;
		WRITE_CBUS_REG(TS_DMA_RCH_EACH_CFG(pchan->id), data);

		if (get_dmx_version() >= 6)
			tmp = pchan->memdescs->bits.address_high;
		tmp = (tmp << 32) + pchan->memdescs->bits.address_low;
		pr_dbg("addr:0x%0x data:0x%0x\n", TS_DMA_RCH_EACH_CFG(pchan->id), data);
		pr_dbg("output address:0x%llx, len:%d\n", tmp, pchan->memdescs->bits.byte_length);
	} else {
		data = READ_CBUS_REG(TS_DMA_RCH_EACH_CFG(pchan->id));

		data &= ~(1 << RCH_CFG_ENABLE);
		WRITE_CBUS_REG(TS_DMA_RCH_EACH_CFG(pchan->id), data);
		pr_dbg("data:0x%0x\n", data);
	}
}

unsigned int rdma_get_status(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_RCH_STATUS(chan_id));
}

unsigned int rdma_get_len(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_RCH_LEN(chan_id));
}

unsigned int rdma_get_rd_len(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_RCH_RD_LEN(chan_id));
}

u64 rdma_get_rptr(u8 chan_id)
{
	u64 rdma_ptr = 0;

	if (get_dmx_version() >= 6)
		rdma_ptr = (u64)(u32)READ_CBUS_REG(TS_DMA_RCH_PTR_HIGH(chan_id)) & 0x3;
	rdma_ptr = (rdma_ptr << 32) + (u64)(u32)READ_CBUS_REG(TS_DMA_RCH_PTR_LOW(chan_id));

	return rdma_ptr;
}

unsigned int rdma_get_pkt_sync_status(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_RCH_PKT_SYNC_STATUS(chan_id));
}

unsigned int rdma_get_ready(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_RCH_READY(chan_id));
}

unsigned int rdma_get_err(void)
{
	return READ_CBUS_REG(TS_DMA_RCH_RDES_ERR);
}

unsigned int rdma_get_len_err(void)
{
	return READ_CBUS_REG(TS_DMA_RCH_RDES_LEN_ERR);
}

unsigned int rdma_get_active(void)
{
	return READ_CBUS_REG(TS_DMA_RCH_ACTIVE);
}

void rdma_config_ready(u8 chan_id)
{
	WRITE_CBUS_REG(TS_DMA_RCH_READY(chan_id), 1);
}

unsigned int rdma_get_done(u8 chan_id)
{
	return ((READ_CBUS_REG(TS_DMA_RCH_DONE) >> chan_id) & 0x1);
}

unsigned int rdma_get_cfg_fifo(void)
{
	return READ_CBUS_REG(TS_DMA_RCH_CFG);
}

void rdma_config_sync_num(unsigned int sync_num)
{
	unsigned int data = READ_CBUS_REG(TS_DMA_RCH_CFG);

	pr_dbg("rdma sync num:%d\n", sync_num);
	data &= ~(0xF << 8);
	data |= ((sync_num & 0xF) << 8);
	WRITE_CBUS_REG(TS_DMA_RCH_CFG, data);
}

void rdma_clean(u8 chan_id)
{
	unsigned int data;

	data = READ_CBUS_REG(TS_DMA_RCH_CLEAN);
	data |= (1 << chan_id);

	WRITE_CBUS_REG(TS_DMA_RCH_CLEAN, data);

	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void rdma_config_cfg_fifo(unsigned int value)
{
	unsigned int data = READ_CBUS_REG(TS_DMA_RCH_CFG);

	data &= ~(0x1F);
	data |= (value & 0x1F);
	WRITE_CBUS_REG(TS_DMA_RCH_CFG, value);
}

void wdma_clean(u8 chan_id)
{
	unsigned int data;

	unsigned int offset = chan_id / 32 * 4;

	data = READ_CBUS_REG(TS_DAM_WCH_CLEAN + offset);

	data |= (1 << (chan_id % 32));
	WRITE_CBUS_REG(TS_DAM_WCH_CLEAN + offset, data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void wdma_clean_batch(u8 chan_id)
{
	unsigned int data;

	unsigned int offset = chan_id / 32 * 4;

	data = READ_CBUS_REG(TS_DMA_WCH_CLEAN_BATCH + offset);

	data |= (1 << (chan_id % 32));
	WRITE_CBUS_REG(TS_DAM_WCH_CLEAN + offset, data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void wdma_irq(u8 chan_id, int enable)
{
	unsigned int data;
	unsigned int offset = chan_id / 32 * 4;

	data = READ_CBUS_REG(TS_DMA_WCH_INT_MASK + offset);

	if (enable)
		data |= (1 << (chan_id % 32));
	else
		data &= (~(1 << (chan_id % 32)));

	WRITE_CBUS_REG(TS_DAM_WCH_CLEAN + offset, data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void tso_set(int path)
{
	unsigned int data;

	data = READ_CBUS_REG(DEMOD_TS_O_PATH_CTRL);
	switch (path) {
	case 0:
		//ts0
		data &= ~(0xF);
		break;
	case 1:
		//ts1
		data &= ~(0xF);
		data |= 1;
		break;
	case 2:
		//ts2
		data &= ~(0xF);
		data |= 2;
		break;
	case 3:
		//ts3
		data &= ~(0xF);
		data |= 3;
		break;
	/*close ts out*/
	case 0xff:
		data &= ~(0xF);
		break;
	default:
		//ts2
		data &= ~(0xF);
		data |= 2;
		break;
	}

	WRITE_CBUS_REG(DEMOD_TS_O_PATH_CTRL, data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

unsigned int wdma_get_ready(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_WCH_READY(chan_id));
}

void wdam_config_ready(u8 chan_id)
{
	WRITE_CBUS_REG(TS_DMA_WCH_READY(chan_id), 1);
}

void wdma_config_enable(struct chan_id *pchan, int enable,
			unsigned long desc, unsigned int total_size,
			int sid, int pid, int sec_level)
{
	int times = 0;
	unsigned int cnt = 0;
	struct tee_dmx_dma_desc_param param = {0};
	int ret = -1;
	u64 tmp = 0;

	pr_dbg("wdma enable:%d sec_dmx:%d\n", enable, is_security_dmx);
	if (enable) {
		do {
		} while (!wdma_get_ready(pchan->id) && times++ < 20);

		wdma_clean(pchan->id);

		if (is_security_dmx == TEE_DMX_ENABLE) {
			memcpy(&param.desc, pchan->memdescs, sizeof(union tee_mem_desc));
			param.buffer_id = pchan->id;
			param.pid = pid;
			if (sec_level != 0)
				param.sid = sid;
			else
				param.sid = INVALID_SID;

			pr_dbg("sid:0x%x pid:0x%x sec:%d\n", param.sid, param.pid, sec_level);
			ret = tee_demux_set(TEE_DMX_SET_DMA_DESC,
					(void *)&param, sizeof(param));
			pr_dbg("ret:%d\n", ret);
		} else {
			if (get_dmx_version() >= 6)
				WRITE_CBUS_REG(TS_DMA_WCH_ADDR_HIGH(pchan->id),
					(sizeof(unsigned long) == 8) ? ((desc >> 32) & 0x3) : 0);
			WRITE_CBUS_REG(TS_DMA_WCH_ADDR_LOW(pchan->id), desc & 0xFFFFFFFF);
			WRITE_CBUS_REG(TS_DMA_WCH_LEN(pchan->id), total_size);

			if (get_dmx_version() >= 6)
				tmp = pchan->memdescs->bits.address_high;
			tmp = (tmp << 32) + pchan->memdescs->bits.address_low;
			pr_dbg("output address:0x%llx, len:%d\n",
				tmp, pchan->memdescs->bits.byte_length);
			pr_dbg("desc:0x%0lx total_size:0x%0x\n", desc, total_size);
		}
	} else {
//              unsigned int data;

//              data = READ_CBUS_REG(TS_DMA_WCH_CFG(pchan->id));
//              data |= (1 << WCH_CFG_CLEAR);
//              WRITE_CBUS_REG(TS_DMA_WCH_CFG(pchan->id), data);

		if (is_security_dmx == TEE_DMX_ENABLE) {
			param.desc.bits.address = 0;
			param.desc.bits.byte_length = 0;
			param.buffer_id = pchan->id;
			param.sid = sid;
			param.pid = INVALID_PID;

			ret = tee_demux_set(TEE_DMX_SET_DMA_DESC,
					(void *)&param, sizeof(param));
			pr_dbg("ret:%d\n", ret);
		} else {
			if (get_dmx_version() >= 6)
				WRITE_CBUS_REG(TS_DMA_WCH_ADDR_HIGH(pchan->id), 0);
			WRITE_CBUS_REG(TS_DMA_WCH_ADDR_LOW(pchan->id), 0);
			WRITE_CBUS_REG(TS_DMA_WCH_LEN(pchan->id), 0);
		}

		/*if dmx have cmd completed, need delay,
		 * or clean will cause
		 * demod enter overflow status,
		 * it can't resolve except reboot
		 */
		cnt = wdma_get_wcmdcnt(pchan->id);
		if (cnt)
			msleep(20);
		wdma_clean(pchan->id);
		/*wait the hw can't output*/
		usleep_range(700, 800);
		//delay
//              while (times ++ < 500);
		pr_dbg("wptr:0x%0x\n", READ_CBUS_REG(TS_DMA_WCH_WR_LEN(pchan->id)));
		wdam_config_ready(pchan->id);
	}
}

void wdma_set_wch_len(u8 chan_id, unsigned int total_size)
{
	WRITE_CBUS_REG(TS_DMA_WCH_LEN(chan_id), total_size);
	//dprint_i("%s chan_id:%d total_size:0x%0x\n", __func__, chan_id, total_size);
}

u64 wdma_get_wptr(u8 chan_id)
{
	u64 wdma_ptr = 0;

	if (wdma_get_active(chan_id)) {
		if (get_dmx_version() >= 6)
			wdma_ptr = (u64)(u32)READ_CBUS_REG(TS_DMA_WCH_PTR_HIGH(chan_id)) & 0x3;
		wdma_ptr = (wdma_ptr << 32) + (u64)(u32)READ_CBUS_REG(TS_DMA_WCH_PTR_LOW(chan_id));
	} else {
		pr_dbg("%s not active, chan_id:%d wptr:0x%0x\n", __func__, chan_id,
			READ_CBUS_REG(TS_DMA_WCH_PTR_LOW(chan_id)));
	}

	return wdma_ptr;
}

unsigned int wdma_get_wcmdcnt(u8 chan_id)
{
	return READ_CBUS_REG(TS_DMA_WCH_CMD_CNT(chan_id));
}

unsigned int wdma_get_batch_end(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_BATCH_END + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_active(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_ACTIVE + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_wr_len(u8 chan_id, int *overflow)
{
	unsigned int data;

	if (wdma_get_active(chan_id)) {
		data = READ_CBUS_REG(TS_DMA_WCH_WR_LEN(chan_id));
		if (data == 0)
			data = READ_CBUS_REG(TS_DMA_WCH_LEN(chan_id));

		if (wdma_get_batch_end(chan_id) && overflow)
			*overflow = 1;
		return data;
	} else {
		return 0;
	}
}

unsigned int wdma_get_done(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_DONE + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_err(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_ERR + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_eoc_done(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_EOC_DONE + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_resp_err(u8 chan_id)
{
	unsigned int addr = TS_DMA_WCH_RESP_ERR + chan_id / 32 * 4;
	unsigned int bit = chan_id % 32;
	unsigned int data = 0;

	data = READ_CBUS_REG(addr);

	return (data & (0x1 << bit));
}

unsigned int wdma_get_cfg_fast_mode(void)
{
	return READ_CBUS_REG(TS_DMA_WCH_CFG_FAST_MODE);
}

/*demod part*/
void demod_config_single(u8 port, u32 sid)
{
	unsigned int data = 0;

	data = sid << SIGNAL_SID;
	WRITE_CBUS_REG(DEMOD_PKT_CFG(port), data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void demod_config_multi(u8 port, u8 header_len,
			u32 custom_header, u32 sid_offset)
{
	unsigned int data = 0;

	data = (header_len << HEADER_LEN) |
	    (custom_header << CUSTOM_HEADER) | (sid_offset << SID_OFFSET);
	WRITE_CBUS_REG(DEMOD_PKT_CFG(port), data);

	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void demod_config_fifo(u8 port, u16 fifo_th)
{
	unsigned int data = 0;

	data = READ_CBUS_REG(DEMOD_FIFO_CFG(port));
	if (port % 2 == 0)
		data = (data & 0xFFFF0000) | fifo_th;
	else
		data = (data & 0xFFFF) | (fifo_th << 16);

	WRITE_CBUS_REG(DEMOD_FIFO_CFG(port), data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void demod_config_tsin_invert(u8 port, u8 invert)
{
	unsigned int data = 0;

	data = READ_CBUS_REG(DEMOD_PATH_CTRL(port));

	data &= ~(0x1F << SERIAL_CONTROL);
	data |= (invert & 0x1F) << SERIAL_CONTROL;

	WRITE_CBUS_REG(DEMOD_PATH_CTRL(port), data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void demod_config_in(u8 port, u8 wire_type)
{
	unsigned int data = 0;

#define DEMOD_1_SERIAL      1
#define DEMOD_1_PARALLEL    0

	data = READ_CBUS_REG(DEMOD_PATH_CTRL(port));

	data &= ~(0x1 << FEC_S2P_SEL);
	data &= ~(0x1 << FEC_S2P_3WIRE);
	data &= ~(0x1 << TS_S_OR_P_SEL1);

	pr_dbg("port:%d, wire_type:%d\n", port, wire_type);

	if (wire_type == DEMOD_3WIRE) {
		data |= 1 << FEC_S2P_SEL;
		data |= (0x1 << FEC_S2P_3WIRE);
		data |= DEMOD_1_SERIAL << TS_S_OR_P_SEL1;

	} else if (wire_type == DEMOD_4WIRE) {
		data |= 1 << FEC_S2P_SEL;
		data |= (0 << FEC_S2P_3WIRE);
		data |= DEMOD_1_SERIAL << TS_S_OR_P_SEL1;
	} else {
		data |= DEMOD_1_PARALLEL << TS_S_OR_P_SEL1;
	}
	WRITE_CBUS_REG(DEMOD_PATH_CTRL(port), data);
	pr_dbg("%s data:0x%0x\n", __func__, data);
}

void demod_config_tsin_clk(int port, u8 b)
{
	unsigned int data = 0;

	data = READ_CBUS_REG(DEMOD_PATH_CTRL(port));

	data &= ~(0x1 << PATH_CTRL_RSVD2);

	WRITE_CBUS_REG(DEMOD_PATH_CTRL(port), data);
}

void demux_config_pipeline(int tsn_in, int tsn_out)
{
#define CFG_DEMUX_ADDR    (SECURE_BASE + 0x320)
	unsigned int data = 0;

	data = tsn_in & 0x1;
	data |= ((tsn_out & 0x1) << 1);
	WRITE_CBUS_REG(CFG_DEMUX_ADDR, data);
}

void demod_config_tsinb_clk(u8 v)
{
	unsigned int data = 0;

	(void)v;

	data = READ_SYS_REG(TS_INB_CLK_CTRL);

	if (v)
		data |= (0x1 << TS_INB_CLK_MUX1_OFFSET | 0x1 << TS_INB_CLK_MUX0_OFFSET);
	else
		data &= ~((0x1 << TS_INB_CLK_MUX1_OFFSET | 0x1 << TS_INB_CLK_MUX0_OFFSET));

	WRITE_SYS_REG(TS_INB_CLK_CTRL, data);
}

unsigned int alp_tlv_get_config(int tsin)
{
#define CFG_ALP_ADDR    (SECURE_BASE + 0x334)
	unsigned int addr = 0;

	addr = CFG_ALP_ADDR + tsin  * 4;

	return READ_CBUS_REG(addr);
}

void alp_tlv_set_config(int tsin, unsigned int value)
{
#define CFG_ALP_ADDR    (SECURE_BASE + 0x334)
	unsigned int addr = 0;

	addr = CFG_ALP_ADDR + tsin * 4;

	WRITE_CBUS_REG(addr, value);
}

void sc2_dump_register(void)
{
	int i = 0;
	unsigned int data = 0;
	unsigned int lo_addr = 0;
	unsigned int hi_addr = 0;
	unsigned int lo_data = 0;
	unsigned int hi_data = 0;
	union PID_CFG_FIELD ts_cfg;
	union PID_DATA_FIELD ts_data;

	dprint_i("demod:\n");
	for (i = 0; i < 4; i++) {
		data = READ_CBUS_REG(DEMOD_PATH_CTRL(i));
		dprint_i("path%d_ctrl:0x%0x ", i, data);

		data = READ_CBUS_REG(DEMOD_PKT_CFG(i));
		dprint_i("pkt_cfg%d:0x%0x\n", i, data);
	}

	data = READ_CBUS_REG(DEMOD_FIFO_CFG(0));
	dprint_i("demod_fifo_cfg0:0x%0x\n", data);

	data = READ_CBUS_REG(DEMOD_FIFO_CFG(2));
	dprint_i("demod_fifo_cfg1:0x%0x\n", data);

	data = READ_CBUS_REG(DEMOD_CLEAN_DEMOD_INT);
	dprint_i("clean_demod_int: 0x%0x\n", data);

	data = READ_CBUS_REG(DEMOD_INT_MASK);
	dprint_i("demod_int_mask: 0x%0x\n", data);

	data = READ_CBUS_REG(DEMOD_INT_STATUS);
	dprint_i("demod_int_status: 0x%0x\n", data);

	for (i = 0; i < 4; i++) {
		data = READ_CBUS_REG(DEMOD_TS_CH_ERR_STATUS(i));
		dprint_i("ts_chn%d_err_status: 0x%0x\n", i, data);
	}

	dprint_i("\ndsc tsn:\n");
	for (i = 0; i < 64; i++) {
		lo_addr = TSN_BASE_ADDR + i * 8;
		hi_addr = TSN_BASE_ADDR + i * 8 + 4;
		lo_data = READ_CBUS_REG(lo_addr);
		hi_data = READ_CBUS_REG(hi_addr);
		if (hi_data & (0x1 << HI_VALID))
			dprint_i("pid table:%d, 0x%0x %0x\n",
				 i, lo_data, hi_data);
	}

	data = READ_CBUS_REG(TSN_MULTI2_ROUNDS);
	dprint_i("multi2 rounds: 0x%0x\n", data);

	for (i = 0; i < 64; i += 4) {
		data = READ_CBUS_REG(TSN_MULTI2_SYSKEY + i);
		dprint_i("addr: 0x%0x, syskey: 0x%0x\n", i, data);
	}

	dprint_i("\ndsc tsd:\n");
	for (i = 0; i < 64; i++) {
		lo_addr = TSD_BASE_ADDR + i * 8;
		hi_addr = TSD_BASE_ADDR + i * 8 + 4;
		lo_data = READ_CBUS_REG(lo_addr);
		hi_data = READ_CBUS_REG(hi_addr);
		if (hi_data & (0x1 << HI_VALID))
			dprint_i("pid table:%d, 0x%0x %0x\n",
				 i, lo_data, hi_data);
	}

	dprint_i("\ndsc tse:\n");
	for (i = 0; i < 64; i++) {
		lo_addr = TSE_BASE_ADDR + i * 8;
		hi_addr = TSE_BASE_ADDR + i * 8 + 4;
		lo_data = READ_CBUS_REG(lo_addr);
		hi_data = READ_CBUS_REG(hi_addr);
		if (hi_data & (0x1 << HI_VALID))
			dprint_i("pid table:%d, 0x%0x %0x\n",
				 i, lo_data, hi_data);
	}

	dprint_i("\noutput:\n");
	for (i = 0; i < 1024; i++) {
		ts_cfg.b.pid_entry = i;
		ts_cfg.b.remap_flag = 0;
		ts_cfg.b.on_off = 0;
		ts_cfg.b.buffer_id = 0;
		ts_cfg.b.mode = MODE_READ;
		ts_cfg.b.ap_pending = 1;
		WRITE_CBUS_REG(TS_OUTPUT_PID_CFG, ts_cfg.data);
		do {
			ts_cfg.data = READ_CBUS_REG(TS_OUTPUT_PID_CFG);
		} while (ts_cfg.b.ap_pending);

		ts_data.data = READ_CBUS_REG(TS_OUTPUT_PID_DAT);
		if (ts_cfg.b.on_off)
			dprint_i("pid entry:%d, pid:0x%0x, mask:0x%0x\n",
				 i, ts_data.b.pid, ts_data.b.pid_mask);
	}

	dprint_i("\nrdma:\n");
	for (i = 0; i < 32; i++) {
		data = READ_CBUS_REG(TS_DMA_RCH_EACH_CFG(i));
		if (data & (0x1 << RCH_CFG_ENABLE))
			dprint_i("id:%d rch cfg: 0x%0x", i, data);
		else
			continue;

		if (get_dmx_version() >= 6) {
			hi_data = READ_CBUS_REG(TS_DMA_RCH_ADDR_HIGH(i));
			lo_data = READ_CBUS_REG(TS_DMA_RCH_ADDR_LOW(i));
			dprint_i("rch_adr:0x%0x %0x\n", hi_data, lo_data);
		} else {
			lo_data = READ_CBUS_REG(TS_DMA_RCH_ADDR_LOW(i));
			dprint_i("rch_adr:0x%0x\n", lo_data);
		}

		data = READ_CBUS_REG(TS_DMA_RCH_LEN(i));
		dprint_i("rch_len:0x%0x ", data);

		data = READ_CBUS_REG(TS_DMA_RCH_RD_LEN(i));
		dprint_i("rch_rd_len:0x%0x ", data);

		if (get_dmx_version() >= 6) {
			hi_data = READ_CBUS_REG(TS_DMA_RCH_PTR_HIGH(i));
			lo_data = READ_CBUS_REG(TS_DMA_RCH_PTR_LOW(i));
			dprint_i("rch_ptr:0x%0x %0x\n", hi_data, lo_data);
		} else {
			lo_data = READ_CBUS_REG(TS_DMA_RCH_PTR_LOW(i));
			dprint_i("rch_ptr:0x%0x\n", lo_data);
		}
	}
}

int sc2_control_debug(int direct, char *param_name, int *param_value)
{
	if (direct) {
		if (!strncmp(param_name, "debug_register", strlen("debug_register")))
			debug_register = *param_value;
		else
			return -EINVAL;
	} else {
		if (!strncmp(param_name, "debug_register", strlen("debug_register")))
			*param_value = debug_register;
		else
			return -EINVAL;
	}

	return 0;
}
