Execute       source -notrace -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.109 sec.
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.226 sec.
INFO-FLOW: Workspace C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls opened at Wed Feb 04 17:50:21 +0200 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
Execute       apply_ini hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=chacha_kernel.cpp' from hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=chacha_kernel.cpp' from hls_config.cfg(6)
Execute         add_files C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha_kernel.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=test_chacha.cpp' from hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_chacha.cpp' from hls_config.cfg(7)
Execute         add_files -tb C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/test_chacha.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/test_chacha.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=chacha20_kernel' from hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=chacha20_kernel' from hls_config.cfg(5)
Execute         set_top chacha20_kernel 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a100tcsg324-1' from hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a100tcsg324-1' from hls_config.cfg(1)
Execute         set_part xc7a100tcsg324-1 
Execute           create_platform xc7a100tcsg324-1 -board  
DBG:HLSDevice: Trying to load device library: C:/AMDDesignTools/2025.2/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMDDesignTools/2025.2/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
Command           create_platform done; 0.286 sec.
Execute           source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a100t-csg324-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.344 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'csim.clean=0' from hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'csim.clean=0' from hls_config.cfg(11)
Execute         config_csim -clean=0 
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(8)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'sim.O=0' from hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'sim.O=0' from hls_config.cfg(10)
Execute         config_sim -O=0 
Command       apply_ini done; 0.371 sec.
Execute       write_component -config C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/vitis-comp.json
Command     open_solution done; 0.625 sec.
Command   open_component done; 0.628 sec.
Execute   apply_ini C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     AP::msg_collection_file -open C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/be_messages.xml 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: run_clang chacha_kernel.cpp.xilinx-performance-pragma-detector exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-performance-pragma-detector chacha_kernel.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -target fpga64-xilinx-mingw32 --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.cpp.xilinx-performance-pragma-detector.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=1
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.2 seconds; current allocated memory: 135.703 MB.
Execute       send_msg_by_id INFO @200-2191@%s%s C-Synthesis clang-16 
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
Execute       set_directive_top chacha20_kernel -name=chacha20_kernel 
INFO: [HLS 200-10] Analyzing design file 'chacha_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling chacha_kernel.cpp as C++
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang chacha_kernel.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang chacha_kernel.cpp -foptimization-record-file=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/all.directive.json -hls-directive-location -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.cpp.clang.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds 
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/clang.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp  -target fpga -directive=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/.systemc_flag -fix-errors C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.803 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp  -target fpga -directive=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/all.directive.json -fix-errors C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.805 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds 
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp  -target fpga 
INFO-FLOW: run_clang loop-label exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang-tidy -export-fixes=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Execute           source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/cmdline/cmdline.tcl 
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=28
Command       clang_tidy done; 1.046 sec.
INFO-FLOW: run_clang chacha_kernel.pp.0.cpp.xilinx-dataflow-lawyer exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/xilinx-dataflow-lawyer -export-fixes=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       ap_part_info -name xc7a100t-csg324-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang chacha_kernel.pp.0.cpp.clang exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/clang -foptimization-record-file=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -flto -fno-exceptions -Wno-error=c++11-narrowing -fno-limit-debug-info -fhls -hls-emit-hint-scope C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Xclang -no-opaque-pointers -Xclang -fmerge-all-constants -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot -I C:/AMDDesignTools/2025.2/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pre.g.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pp.0.cpp.clang.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: converting llvm 16.0.4 bc to downstrem bc
INFO-FLOW: run_clang chacha_kernel.bc.llvm-converter exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-16/bin/llvm-converter -opaque-pointers=0 C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.pre.g.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.bc.llvm-converter.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.bc.llvm-converter.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.42 seconds; current allocated memory: 138.281 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.bc 
INFO-FLOW: run_clang a.g.ld.0.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha_kernel.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 0.167 sec.
Execute       run_link_or_opt -opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang a.g.ld.1.lower.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 0.301 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang a.g.ld.2.m1.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsm_39.bc C:/AMDDesignTools/2025.2/Vitis/win64/lib/libhlsmc++_39.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Command       run_link_or_opt done; 1.095 sec.
Execute       run_link_or_opt -opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=chacha20_kernel -reflow-float-conversion 
INFO-FLOW: run_clang a.g.ld.3.fpc.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=chacha20_kernel -reflow-float-conversion -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Command       run_link_or_opt done; 0.47 sec.
Execute       run_link_or_opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang a.g.ld.4.m2.bc.llvm-link exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMDDesignTools/2025.2/Vitis/win64/lib/libfloatconversion_39.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
Execute       run_link_or_opt -opt -out C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=chacha20_kernel 
INFO-FLOW: run_clang a.g.ld.5.gdce.bc.opt exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=0
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang reflow (background poll_ms 5000) exec: C:/AMDDesignTools/2025.2/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=chacha20_kernel -mllvm -hls-db-dir -mllvm C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -reflow-enable-dse-loop-nest-extraction=false -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMDDesignTools/2025.2/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_270.000000_DSP_240.000000_FF_126800.000000_LUT_63400.000000_SLICE_15850.000000_URAM_0.000000 -device-name-info=xc7a100tcsg324-1 2> C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,469 Compile/Link (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,469 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,809 Unroll/Inline (step 1) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,809 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Unroll/Inline (step 2) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Unroll/Inline (step 3) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Unroll/Inline (step 4) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Array/Struct (step 1) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Array/Struct (step 2) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Array/Struct (step 3) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Array/Struct (step 4) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Array/Struct (step 5) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Performance (step 1) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Performance (step 2) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Performance (step 3) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Performance (step 4) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,682 HW Transforms (step 1) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,682 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,683 HW Transforms (step 2) (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,683 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'qr(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' into 'chacha20_kernel(ap_uint<32>*)' (chacha_kernel.cpp:25:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (chacha_kernel.cpp:22:22) in function 'chacha20_kernel' completely with a factor of 10 (chacha_kernel.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'state': Complete partitioning on dimension 1. (chacha_kernel.cpp:14:0)
INFO-FLOW: run_clang result=success num-err-msgs=0 num-stderr-lines=17
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.203 seconds; current allocated memory: 139.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 139.926 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -reassociate -gvn -reassociate -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top chacha20_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.0.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.163 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 150.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.1.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.109 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.2.prechk.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 152.137 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.g.1.bc to C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.1.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.215 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.1.tmp.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 174.840 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.2.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           AP::auto_get_db
Command         transform done; 0.715 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.3.bc -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 174.852 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.439 sec.
Command     elaborate done; 16.072 sec.
Execute     ap_eval exec zip -j C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.294 sec.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design AP::SynTopModule=chacha20_kernel
INFO: [HLS 200-10] Synthesizing 'chacha20_kernel' ...
Execute     ap_set_top_model chacha20_kernel 
Execute     get_model_list chacha20_kernel -filter all-wo-channel -topdown 
Execute     preproc_iomode -model chacha20_kernel 
Execute     create_clock 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     get_model_list chacha20_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: chacha20_kernel
INFO-FLOW: Configuring Module : chacha20_kernel ...
Execute     set_default_model chacha20_kernel 
Execute     apply_spec_resource_limit chacha20_kernel 
INFO-FLOW: Model list for preprocess: chacha20_kernel
INFO-FLOW: Preprocessing Module: chacha20_kernel ...
Execute     set_default_model chacha20_kernel 
Execute     cdfg_preprocess -model chacha20_kernel 
Execute     rtl_gen_preprocess chacha20_kernel 
INFO-FLOW: Model list for synthesis: chacha20_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chacha20_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     set_default_model chacha20_kernel 
Execute     schedule -model chacha20_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command     schedule done; 1.396 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 251.797 MB.
Execute     syn_report -verbosereport -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.verbose.sched.rpt 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     db_write -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.sched.adb -f 
Command     db_write done; 0.118 sec.
INFO-FLOW: Finish scheduling chacha20_kernel.
Execute     set_default_model chacha20_kernel 
Execute     bind -model chacha20_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command     bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 251.797 MB.
Execute     syn_report -verbosereport -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.verbose.bind.rpt 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     db_write -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.bind.adb -f 
Command     db_write done; 0.151 sec.
INFO-FLOW: Finish binding chacha20_kernel.
Execute     get_model_list chacha20_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute     rtl_gen_preprocess chacha20_kernel 
INFO-FLOW: Model list for RTL generation: chacha20_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chacha20_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute     create_rtl_model chacha20_kernel -top_prefix  -sub_prefix chacha20_kernel_ -mg_file C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_0' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_1' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_2' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_3' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_4' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_5' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_6' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_7' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_8' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_9' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_10' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_11' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_12' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_13' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_14' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chacha20_kernel/state_15' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chacha20_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'state_0', 'state_1', 'state_2', 'state_3', 'state_4', 'state_5', 'state_6', 'state_7', 'state_8', 'state_9', 'state_10', 'state_11', 'state_12', 'state_13', 'state_14', 'state_15' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'chacha20_kernel'.
Command     create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 251.797 MB.
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.rtl_wrap.cfg.tcl 
Execute     gen_rtl chacha20_kernel -istop -style xilinx -f -lang vhdl -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/vhdl/chacha20_kernel 
Execute     gen_rtl chacha20_kernel -istop -style xilinx -f -lang vlog -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/verilog/chacha20_kernel 
Execute     syn_report -csynth -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/chacha20_kernel_csynth.rpt 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     syn_report -rtlxml -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/chacha20_kernel_csynth.xml 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     syn_report -verbosereport -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.verbose.rpt 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     db_write -model chacha20_kernel -f -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.adb 
Command     db_write done; 0.195 sec.
Execute     db_write -model chacha20_kernel -bindview -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/design.bindinfo.xml 
Execute     gen_tb_info chacha20_kernel -p C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel 
Execute     export_constraint_db -f -tool general -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.constraint.tcl 
Execute     syn_report -designview -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.design.xml 
Execute     syn_report -csynthDesign -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth.rpt -MHOut C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute       list_part -family xc7a100t-csg324-1 
Execute         ap_family_info -name xc7a100t-csg324-1 -data names 
Execute         ap_part_info -quiet -name xc7a100t-csg324-1 -data family 
Execute     syn_report -wcfg -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel_dataflow_ana.wcfg 
Execute     syn_report -protoinst -model chacha20_kernel -o C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.protoinst 
Execute     sc_get_clocks chacha20_kernel 
Execute     sc_get_portdomain chacha20_kernel 
INFO-FLOW: Model list for RTL component generation: chacha20_kernel
INFO-FLOW: Handling components in module [chacha20_kernel] ... 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.tcl 
INFO-FLOW: Found component chacha20_kernel_control_s_axi.
INFO-FLOW: Append model chacha20_kernel_control_s_axi
INFO-FLOW: Append model chacha20_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: chacha20_kernel_control_s_axi chacha20_kernel
INFO-FLOW: Generating C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model chacha20_kernel_control_s_axi
INFO-FLOW: To file: write model chacha20_kernel
INFO-FLOW: Generating C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute     AP::msg_collection_file -close 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMDDesignTools/2025.2/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/vhdl' dstVlogDir='C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/vlog' tclDir='C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db' modelList='chacha20_kernel_control_s_axi
chacha20_kernel
' expOnly='0'
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.tcl 
Execute       source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.125 seconds; current allocated memory: 251.797 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='chacha20_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds 
INFO-FLOW: create_csynth_xml: all_module_nodes count=1
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: create_csynth_xml: all_bind_nodes count=641
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds 
INFO-FLOW: create_csynth_xml: bind_instances counts: modules=1 instances=641
INFO-FLOW: Running: create_csynth_xml update csynth_xml_module_hier
INFO-FLOW: Done: create_csynth_xml update csynth_xml_module_hier time: 0 seconds 
INFO-FLOW: create_csynth_xml: csynth_xml_module_hier max_depth=2
INFO-FLOW: Running: create_csynth_xml gen bind_report_dict
INFO-FLOW: Done: create_csynth_xml gen bind_report_dict time: 0 seconds 
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds 
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds 
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/report/csynth.xml
INFO-FLOW: Running: generate_json
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='chacha20_kernel_control_s_axi
chacha20_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.tbgen.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.dataonly.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.dataonly.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.compgen.dataonly.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.tbgen.tcl 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a100t-csg324-1 -data names -quiet 
Execute     ap_part_info -name xc7a100t-csg324-1 -data info -quiet 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/chacha20_kernel.constraint.tcl 
Execute     sc_get_clocks chacha20_kernel 
Execute     source C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcllib2.0/fileutil/fileutil.tcl 
INFO-FLOW: Done: generate_json time: 1.3 seconds 
INFO-FLOW: Running: add_csynth_report_sections
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST chacha20_kernel MODULE2INSTS {chacha20_kernel chacha20_kernel} INST2MODULE {chacha20_kernel chacha20_kernel} INSTDATA {chacha20_kernel {DEPTH 1 CHILDREN {}}} MODULEDATA {chacha20_kernel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_322_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_fu_394_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_420_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_fu_425_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_579_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_fu_584_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_611_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_fu_759_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_1_fu_328_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_1_fu_334_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_1_fu_450_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_1_fu_455_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_482_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_1_fu_616_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_642_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_1_fu_647_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_2_fu_354_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_2_fu_487_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_2_fu_513_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_2_fu_518_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_2_fu_672_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_2_fu_677_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_2_fu_704_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_2_fu_791_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_3_fu_360_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_3_fu_366_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_3_fu_537_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_3_fu_541_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_3_fu_568_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_3_fu_709_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_3_fu_735_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_3_fu_740_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_4_fu_823_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_4_fu_828_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_4_fu_855_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_4_fu_961_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_4_fu_987_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_4_fu_992_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_4_fu_1141_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_4_fu_1145_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_5_fu_860_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_5_fu_865_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_5_fu_1019_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_5_fu_1023_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_5_fu_1050_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_5_fu_1172_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_5_fu_1198_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_5_fu_1203_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_6_fu_892_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_6_fu_897_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_6_fu_924_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_6_fu_1055_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_6_fu_1081_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_6_fu_1086_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_6_fu_1228_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_6_fu_1233_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_7_fu_929_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_7_fu_934_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_7_fu_1105_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_7_fu_1109_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_7_fu_1136_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_7_fu_1260_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_7_fu_1286_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_7_fu_1291_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_8_fu_1332_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_8_fu_1337_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_8_fu_1364_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_8_fu_1506_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_8_fu_1532_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_8_fu_1537_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_8_fu_1700_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_8_fu_1704_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_9_fu_1310_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_9_fu_1369_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_9_fu_1395_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_9_fu_1400_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_9_fu_1570_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_9_fu_1575_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_9_fu_1602_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_9_fu_1731_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_10_fu_1419_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_10_fu_1424_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_10_fu_1451_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_10_fu_1607_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_10_fu_1633_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_10_fu_1638_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_10_fu_1763_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_10_fu_1768_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_11_fu_1315_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_11_fu_1456_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_11_fu_1482_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_11_fu_1487_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_11_fu_1663_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_11_fu_1668_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_11_fu_1695_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_11_fu_1795_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_12_fu_1821_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_12_fu_1826_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_12_fu_1885_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_12_fu_1890_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_12_fu_1917_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_12_fu_2073_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_12_fu_2099_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_12_fu_2104_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_13_fu_1845_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_13_fu_1922_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_13_fu_1948_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_13_fu_1953_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_13_fu_2129_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_13_fu_2134_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_13_fu_2161_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_13_fu_2266_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_14_fu_1850_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_14_fu_1855_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_14_fu_1978_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_14_fu_1983_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_14_fu_2010_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_14_fu_2166_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_14_fu_2192_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_14_fu_2197_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_15_fu_1874_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_15_fu_2015_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_15_fu_2041_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_15_fu_2046_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_15_fu_2224_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_15_fu_2228_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_15_fu_2255_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_15_fu_2292_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_16_fu_2318_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_16_fu_2323_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_16_fu_2445_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_16_fu_2450_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_16_fu_2477_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_16_fu_2633_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_16_fu_2659_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_16_fu_2664_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_17_fu_2342_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_17_fu_2347_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_17_fu_2374_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_17_fu_2482_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_17_fu_2508_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_17_fu_2513_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_17_fu_2683_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_17_fu_2687_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_18_fu_2379_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_18_fu_2384_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_18_fu_2546_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_18_fu_2551_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_18_fu_2578_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_18_fu_2714_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_18_fu_2740_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_18_fu_2745_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_19_fu_2403_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_19_fu_2407_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_19_fu_2434_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_19_fu_2583_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_19_fu_2609_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_19_fu_2614_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_19_fu_2770_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_19_fu_2775_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_20_fu_2802_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_20_fu_2824_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_20_fu_2850_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_20_fu_2855_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_20_fu_3004_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_20_fu_3009_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_20_fu_3036_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_20_fu_3192_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_21_fu_2874_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_21_fu_2879_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_21_fu_2906_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_21_fu_3041_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_21_fu_3067_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_21_fu_3072_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_21_fu_3218_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_21_fu_3222_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_22_fu_2807_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_22_fu_2911_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_22_fu_2937_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_22_fu_2942_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_22_fu_3105_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_22_fu_3110_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_22_fu_3137_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_22_fu_3249_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_23_fu_2961_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_23_fu_2966_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_23_fu_2993_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_23_fu_3142_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_23_fu_3168_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_23_fu_3173_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_23_fu_3281_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_23_fu_3286_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_24_fu_3313_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_24_fu_3371_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_24_fu_3397_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_24_fu_3402_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_24_fu_3565_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_24_fu_3569_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_24_fu_3596_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_24_fu_3752_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_25_fu_3318_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_25_fu_3323_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_25_fu_3435_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_25_fu_3440_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_25_fu_3467_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_25_fu_3601_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_25_fu_3627_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_25_fu_3632_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_26_fu_3342_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_26_fu_3472_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_26_fu_3498_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_26_fu_3503_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_26_fu_3665_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_26_fu_3670_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_26_fu_3697_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_26_fu_3778_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_27_fu_3347_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_27_fu_3352_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_27_fu_3528_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_27_fu_3533_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_27_fu_3560_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_27_fu_3702_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_27_fu_3728_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_27_fu_3733_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_28_fu_3810_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_28_fu_3814_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_28_fu_3841_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_28_fu_3931_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_28_fu_3957_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_28_fu_3962_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_28_fu_4125_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_28_fu_4129_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_29_fu_3846_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_29_fu_3851_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_29_fu_3995_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_29_fu_4000_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_29_fu_4027_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_29_fu_4156_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_29_fu_4182_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_29_fu_4187_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_30_fu_3870_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_30_fu_3875_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_30_fu_3902_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_30_fu_4032_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_30_fu_4058_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_30_fu_4063_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_30_fu_4212_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_30_fu_4217_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_31_fu_3907_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_31_fu_3912_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_31_fu_4088_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_31_fu_4093_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_31_fu_4120_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_31_fu_4244_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_31_fu_4270_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_31_fu_4275_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_32_fu_4316_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_32_fu_4321_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_32_fu_4348_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_32_fu_4506_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_32_fu_4532_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_32_fu_4537_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_32_fu_4684_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_32_fu_4689_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_33_fu_4294_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_33_fu_4353_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_33_fu_4379_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_33_fu_4384_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_33_fu_4556_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_33_fu_4560_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_33_fu_4587_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_33_fu_4716_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_34_fu_4411_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_34_fu_4416_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_34_fu_4443_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_34_fu_4592_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_34_fu_4618_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_34_fu_4623_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_34_fu_4748_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_34_fu_4753_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_35_fu_4299_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_35_fu_4448_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_35_fu_4474_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_35_fu_4479_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_35_fu_4642_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_35_fu_4646_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_35_fu_4673_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_35_fu_4780_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_36_fu_4806_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_36_fu_4811_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_36_fu_4870_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_36_fu_4875_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_36_fu_4902_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_36_fu_5050_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_36_fu_5076_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_36_fu_5081_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_37_fu_4830_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_37_fu_4907_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_37_fu_4933_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_37_fu_4938_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_37_fu_5106_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_37_fu_5111_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_37_fu_5138_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_37_fu_5242_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_38_fu_4835_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_38_fu_4840_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_38_fu_4963_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_38_fu_4968_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_38_fu_4995_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_38_fu_5143_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_38_fu_5169_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_38_fu_5174_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_39_fu_4859_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_39_fu_5000_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_39_fu_5026_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_39_fu_5031_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_39_fu_5199_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_39_fu_5204_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_39_fu_5231_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_39_fu_5274_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_40_fu_5300_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_40_fu_5305_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_40_fu_5438_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_40_fu_5442_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_40_fu_5469_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_40_fu_5626_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_40_fu_5652_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_40_fu_5657_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_41_fu_5332_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_41_fu_5337_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_41_fu_5364_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_41_fu_5474_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_41_fu_5500_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_41_fu_5505_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_41_fu_5676_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_41_fu_5680_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_42_fu_5369_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_42_fu_5374_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_42_fu_5532_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_42_fu_5536_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_42_fu_5563_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_42_fu_5707_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_42_fu_5733_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_42_fu_5738_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_43_fu_5401_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_43_fu_5406_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_43_fu_5433_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_43_fu_5568_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_43_fu_5594_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_43_fu_5599_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_43_fu_5757_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_43_fu_5761_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_44_fu_5788_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_44_fu_5810_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_44_fu_5836_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_44_fu_5841_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_44_fu_5992_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_44_fu_5996_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_44_fu_6172_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_44_fu_6177_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_45_fu_5868_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_45_fu_5873_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_45_fu_5900_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_45_fu_6015_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_45_fu_6041_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_45_fu_6046_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_45_fu_6210_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_45_fu_6215_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_46_fu_5793_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_46_fu_5905_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_46_fu_5931_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_46_fu_5936_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_46_fu_6071_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_46_fu_6076_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_46_fu_6103_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_46_fu_6242_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_47_fu_5955_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_47_fu_5960_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_47_fu_5987_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_47_fu_6108_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_47_fu_6134_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_47_fu_6139_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_47_fu_6268_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_47_fu_6272_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_48_fu_6299_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_48_fu_6339_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_48_fu_6365_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_48_fu_6370_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_48_fu_6540_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_48_fu_6544_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_48_fu_6571_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_48_fu_6712_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_49_fu_6304_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_49_fu_6397_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_49_fu_6423_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_49_fu_6428_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_49_fu_6582_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_49_fu_6587_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_49_fu_6614_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_49_fu_6738_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_50_fu_6309_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_50_fu_6447_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_50_fu_6473_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_50_fu_6478_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_50_fu_6625_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_50_fu_6630_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_50_fu_6657_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_50_fu_6764_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_51_fu_6314_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_51_fu_6319_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_51_fu_6503_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_51_fu_6508_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_51_fu_6535_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_51_fu_6662_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_51_fu_6688_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_51_fu_6693_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_52_fu_6796_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_52_fu_6801_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_52_fu_6913_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_52_fu_6917_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_52_fu_6944_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_52_fu_7085_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_52_fu_7111_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_52_fu_7116_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_53_fu_6828_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_53_fu_6833_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_53_fu_6955_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_53_fu_6960_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_53_fu_6987_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_53_fu_7135_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_53_fu_7161_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_53_fu_7166_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_54_fu_6852_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_54_fu_6857_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_54_fu_6884_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_54_fu_6992_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_54_fu_7018_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_54_fu_7023_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_54_fu_7191_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_54_fu_7196_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_55_fu_6889_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_55_fu_6894_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_55_fu_7048_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_55_fu_7053_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_55_fu_7080_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_55_fu_7223_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_55_fu_7249_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_55_fu_7254_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_56_fu_7296_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_56_fu_7301_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_56_fu_7328_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_56_fu_7457_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_56_fu_7483_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_56_fu_7488_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_56_fu_7658_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_56_fu_7662_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_57_fu_7333_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_57_fu_7338_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_57_fu_7365_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_57_fu_7515_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_57_fu_7541_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_57_fu_7546_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_57_fu_7695_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_57_fu_7700_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_58_fu_7370_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_58_fu_7375_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_58_fu_7402_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_58_fu_7565_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_58_fu_7591_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_58_fu_7596_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_58_fu_7733_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_58_fu_7738_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_59_fu_7273_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_59_fu_7407_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_59_fu_7433_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_59_fu_7438_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_59_fu_7621_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_59_fu_7626_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_59_fu_7653_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_59_fu_7765_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_60_fu_7791_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_60_fu_7831_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_60_fu_7857_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_60_fu_7862_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_60_fu_8030_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_60_fu_8035_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_60_fu_8062_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_60_fu_8203_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_61_fu_7796_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_61_fu_7881_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_61_fu_7907_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_61_fu_7912_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_61_fu_8073_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_61_fu_8078_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_61_fu_8105_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_61_fu_8229_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_62_fu_7801_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_62_fu_7806_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_62_fu_7937_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_62_fu_7942_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_62_fu_7969_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_62_fu_8110_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_62_fu_8136_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_62_fu_8141_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_63_fu_7826_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_63_fu_7974_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_63_fu_8000_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_63_fu_8005_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_63_fu_8166_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_63_fu_8171_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_63_fu_8198_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_63_fu_8261_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_64_fu_8287_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_64_fu_8292_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_64_fu_8410_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_64_fu_8415_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_64_fu_8442_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_64_fu_8576_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_64_fu_8602_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_64_fu_8607_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_65_fu_8311_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_65_fu_8316_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_65_fu_8447_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_65_fu_8451_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_65_fu_8478_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_65_fu_8626_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_65_fu_8652_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_65_fu_8657_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_66_fu_8343_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_66_fu_8348_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_66_fu_8489_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_66_fu_8494_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_66_fu_8521_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_66_fu_8676_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_66_fu_8702_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_66_fu_8707_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_67_fu_8367_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_67_fu_8372_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_67_fu_8399_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_67_fu_8526_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_67_fu_8552_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_67_fu_8557_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_67_fu_8732_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_67_fu_8737_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_68_fu_8787_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_68_fu_8792_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_68_fu_8819_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_68_fu_8948_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_68_fu_8974_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_68_fu_8979_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_68_fu_9147_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_68_fu_9152_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_69_fu_8824_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_69_fu_8829_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_69_fu_8856_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_69_fu_8998_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_69_fu_9024_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_69_fu_9029_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_69_fu_9185_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_69_fu_9190_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_70_fu_8764_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_70_fu_8861_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_70_fu_8887_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_70_fu_8892_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_70_fu_9054_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_70_fu_9059_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_70_fu_9086_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_70_fu_9217_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_71_fu_8911_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_71_fu_8916_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_71_fu_8943_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_71_fu_9091_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_71_fu_9117_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_71_fu_9122_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_71_fu_9249_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_71_fu_9254_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_72_fu_9281_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_72_fu_9321_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_72_fu_9347_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_72_fu_9352_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_72_fu_9520_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_72_fu_9525_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_72_fu_9552_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_72_fu_9693_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_73_fu_9286_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_73_fu_9371_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_73_fu_9397_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_73_fu_9402_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_73_fu_9563_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_73_fu_9568_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_73_fu_9595_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_73_fu_9719_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_74_fu_9291_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_74_fu_9421_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_74_fu_9447_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_74_fu_9452_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_74_fu_9606_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_74_fu_9611_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_74_fu_9638_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_74_fu_9745_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_75_fu_9296_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_75_fu_9301_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_75_fu_9477_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_75_fu_9482_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_75_fu_9509_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_75_fu_9643_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_75_fu_9669_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_75_fu_9674_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_76_fu_9777_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_76_fu_9782_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_76_fu_9892_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_76_fu_9897_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_76_fu_9924_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_76_fu_10046_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_76_fu_10073_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_76_fu_10079_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_77_fu_9801_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_77_fu_9806_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_77_fu_9935_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_77_fu_9940_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_77_fu_9967_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_77_fu_10107_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_77_fu_10134_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_77_fu_10140_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_78_fu_9825_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_78_fu_9830_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_78_fu_9857_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_78_fu_9972_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_78_fu_9998_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_78_fu_10168_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_78_fu_10195_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_78_fu_10201_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_79_fu_9862_p2 SOURCE chacha_kernel.cpp:8 VARIABLE add_ln8_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln8_79_fu_9867_p2 SOURCE chacha_kernel.cpp:8 VARIABLE xor_ln8_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_79_fu_10009_p2 SOURCE chacha_kernel.cpp:9 VARIABLE add_ln9_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln9_79_fu_10014_p2 SOURCE chacha_kernel.cpp:9 VARIABLE xor_ln9_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_79_fu_10041_p2 SOURCE chacha_kernel.cpp:10 VARIABLE add_ln10_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln10_79_fu_10229_p2 SOURCE chacha_kernel.cpp:10 VARIABLE xor_ln10_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_79_fu_10256_p2 SOURCE chacha_kernel.cpp:11 VARIABLE add_ln11_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln11_79_fu_10262_p2 SOURCE chacha_kernel.cpp:11 VARIABLE xor_ln11_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds 
Execute     send_msg_by_id INFO @200-2225@%s C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/inferred_directives.ini 
INFO: [HLS 200-2225] Wrote inferred directives to file C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/hls/syn/inferred_directives.ini
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO-FLOW: Done: add_csynth_report_sections time: 0.2 seconds 
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 251.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for chacha20_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for chacha20_kernel.
Execute     syn_report -model chacha20_kernel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 156.27 MHz
Execute     AP::msg_collection_file -close 
Command   csynth_design done; 24.508 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
