$date
	Sun Oct 23 02:25:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#602981
b101 !
1"
#602982
b101 &
b101 %
1$
#602983
0"
#602986
b10000 &
b10000 %
#602990
b1000 &
b1000 %
#602994
b100 &
b100 %
#602998
b10 &
b10 %
#603002
b1 &
b1 %
1#
#603006
b0 &
0#
b0 %
0$
#1684642
b11010 &
b11010 %
1$
b11010 !
1"
#1684643
0"
#1684646
b1101 &
b1101 %
#1684650
b101000 &
b101000 %
#1684654
b10100 &
b10100 %
#1684658
b1010 &
b1010 %
#1684662
b101 &
b101 %
#1684666
b10000 &
b10000 %
#1684670
b1000 &
b1000 %
#1684674
b100 &
b100 %
#1684678
b10 &
b10 %
#1684682
b1 &
b1 %
1#
#1684686
b0 &
0#
b0 %
0$
#2633897
b1 !
1"
#2633898
b1 &
b1 %
1$
#2633899
0"
#2633902
1#
#2633906
b0 &
b0 %
0#
0$
#4500012
