<profile>

<section name = "Vitis HLS Report for 'TransposeA'" level="0">
<item name = "Date">Mon Nov 11 16:40:31 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.734 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96">TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 351, 1181, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 209, -</column>
<column name="Register">-, -, 244, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96">TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1, 0, 0, 351, 1111, 0</column>
<column name="mul_24ns_41ns_64_1_1_U77">mul_24ns_41ns_64_1_1, 0, 3, 0, 25, 0</column>
<column name="mul_24ns_64ns_87_1_1_U78">mul_24ns_64ns_87_1_1, 0, 4, 0, 45, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_151_p2">+, 0, 0, 40, 33, 9</column>
<column name="add_ln116_fu_171_p2">+, 0, 0, 40, 33, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aPipes_0_write">9, 2, 1, 2</column>
<column name="aSplit_0_read">9, 2, 1, 2</column>
<column name="aSplit_10_read">9, 2, 1, 2</column>
<column name="aSplit_11_read">9, 2, 1, 2</column>
<column name="aSplit_12_read">9, 2, 1, 2</column>
<column name="aSplit_13_read">9, 2, 1, 2</column>
<column name="aSplit_14_read">9, 2, 1, 2</column>
<column name="aSplit_15_read">9, 2, 1, 2</column>
<column name="aSplit_1_read">9, 2, 1, 2</column>
<column name="aSplit_2_read">9, 2, 1, 2</column>
<column name="aSplit_3_read">9, 2, 1, 2</column>
<column name="aSplit_4_read">9, 2, 1, 2</column>
<column name="aSplit_5_read">9, 2, 1, 2</column>
<column name="aSplit_6_read">9, 2, 1, 2</column>
<column name="aSplit_7_read">9, 2, 1, 2</column>
<column name="aSplit_8_read">9, 2, 1, 2</column>
<column name="aSplit_9_read">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="size_k_blk_n">9, 2, 1, 2</column>
<column name="size_m_blk_n">9, 2, 1, 2</column>
<column name="size_n_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound16_reg_234">87, 0, 87, 0</column>
<column name="bound4_reg_228">64, 0, 64, 0</column>
<column name="grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96_ap_start_reg">1, 0, 1, 0</column>
<column name="size_k_1_reg_213">32, 0, 32, 0</column>
<column name="tmp_reg_223">32, 0, 41, 9</column>
<column name="trunc_ln_reg_218">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, TransposeA, return value</column>
<column name="aSplit_0_dout">in, 32, ap_fifo, aSplit_0, pointer</column>
<column name="aSplit_0_num_data_valid">in, 11, ap_fifo, aSplit_0, pointer</column>
<column name="aSplit_0_fifo_cap">in, 11, ap_fifo, aSplit_0, pointer</column>
<column name="aSplit_0_empty_n">in, 1, ap_fifo, aSplit_0, pointer</column>
<column name="aSplit_0_read">out, 1, ap_fifo, aSplit_0, pointer</column>
<column name="aSplit_1_dout">in, 32, ap_fifo, aSplit_1, pointer</column>
<column name="aSplit_1_num_data_valid">in, 11, ap_fifo, aSplit_1, pointer</column>
<column name="aSplit_1_fifo_cap">in, 11, ap_fifo, aSplit_1, pointer</column>
<column name="aSplit_1_empty_n">in, 1, ap_fifo, aSplit_1, pointer</column>
<column name="aSplit_1_read">out, 1, ap_fifo, aSplit_1, pointer</column>
<column name="aSplit_2_dout">in, 32, ap_fifo, aSplit_2, pointer</column>
<column name="aSplit_2_num_data_valid">in, 11, ap_fifo, aSplit_2, pointer</column>
<column name="aSplit_2_fifo_cap">in, 11, ap_fifo, aSplit_2, pointer</column>
<column name="aSplit_2_empty_n">in, 1, ap_fifo, aSplit_2, pointer</column>
<column name="aSplit_2_read">out, 1, ap_fifo, aSplit_2, pointer</column>
<column name="aSplit_3_dout">in, 32, ap_fifo, aSplit_3, pointer</column>
<column name="aSplit_3_num_data_valid">in, 11, ap_fifo, aSplit_3, pointer</column>
<column name="aSplit_3_fifo_cap">in, 11, ap_fifo, aSplit_3, pointer</column>
<column name="aSplit_3_empty_n">in, 1, ap_fifo, aSplit_3, pointer</column>
<column name="aSplit_3_read">out, 1, ap_fifo, aSplit_3, pointer</column>
<column name="aSplit_4_dout">in, 32, ap_fifo, aSplit_4, pointer</column>
<column name="aSplit_4_num_data_valid">in, 11, ap_fifo, aSplit_4, pointer</column>
<column name="aSplit_4_fifo_cap">in, 11, ap_fifo, aSplit_4, pointer</column>
<column name="aSplit_4_empty_n">in, 1, ap_fifo, aSplit_4, pointer</column>
<column name="aSplit_4_read">out, 1, ap_fifo, aSplit_4, pointer</column>
<column name="aSplit_5_dout">in, 32, ap_fifo, aSplit_5, pointer</column>
<column name="aSplit_5_num_data_valid">in, 11, ap_fifo, aSplit_5, pointer</column>
<column name="aSplit_5_fifo_cap">in, 11, ap_fifo, aSplit_5, pointer</column>
<column name="aSplit_5_empty_n">in, 1, ap_fifo, aSplit_5, pointer</column>
<column name="aSplit_5_read">out, 1, ap_fifo, aSplit_5, pointer</column>
<column name="aSplit_6_dout">in, 32, ap_fifo, aSplit_6, pointer</column>
<column name="aSplit_6_num_data_valid">in, 11, ap_fifo, aSplit_6, pointer</column>
<column name="aSplit_6_fifo_cap">in, 11, ap_fifo, aSplit_6, pointer</column>
<column name="aSplit_6_empty_n">in, 1, ap_fifo, aSplit_6, pointer</column>
<column name="aSplit_6_read">out, 1, ap_fifo, aSplit_6, pointer</column>
<column name="aSplit_7_dout">in, 32, ap_fifo, aSplit_7, pointer</column>
<column name="aSplit_7_num_data_valid">in, 11, ap_fifo, aSplit_7, pointer</column>
<column name="aSplit_7_fifo_cap">in, 11, ap_fifo, aSplit_7, pointer</column>
<column name="aSplit_7_empty_n">in, 1, ap_fifo, aSplit_7, pointer</column>
<column name="aSplit_7_read">out, 1, ap_fifo, aSplit_7, pointer</column>
<column name="aSplit_8_dout">in, 32, ap_fifo, aSplit_8, pointer</column>
<column name="aSplit_8_num_data_valid">in, 11, ap_fifo, aSplit_8, pointer</column>
<column name="aSplit_8_fifo_cap">in, 11, ap_fifo, aSplit_8, pointer</column>
<column name="aSplit_8_empty_n">in, 1, ap_fifo, aSplit_8, pointer</column>
<column name="aSplit_8_read">out, 1, ap_fifo, aSplit_8, pointer</column>
<column name="aSplit_9_dout">in, 32, ap_fifo, aSplit_9, pointer</column>
<column name="aSplit_9_num_data_valid">in, 11, ap_fifo, aSplit_9, pointer</column>
<column name="aSplit_9_fifo_cap">in, 11, ap_fifo, aSplit_9, pointer</column>
<column name="aSplit_9_empty_n">in, 1, ap_fifo, aSplit_9, pointer</column>
<column name="aSplit_9_read">out, 1, ap_fifo, aSplit_9, pointer</column>
<column name="aSplit_10_dout">in, 32, ap_fifo, aSplit_10, pointer</column>
<column name="aSplit_10_num_data_valid">in, 11, ap_fifo, aSplit_10, pointer</column>
<column name="aSplit_10_fifo_cap">in, 11, ap_fifo, aSplit_10, pointer</column>
<column name="aSplit_10_empty_n">in, 1, ap_fifo, aSplit_10, pointer</column>
<column name="aSplit_10_read">out, 1, ap_fifo, aSplit_10, pointer</column>
<column name="aSplit_11_dout">in, 32, ap_fifo, aSplit_11, pointer</column>
<column name="aSplit_11_num_data_valid">in, 11, ap_fifo, aSplit_11, pointer</column>
<column name="aSplit_11_fifo_cap">in, 11, ap_fifo, aSplit_11, pointer</column>
<column name="aSplit_11_empty_n">in, 1, ap_fifo, aSplit_11, pointer</column>
<column name="aSplit_11_read">out, 1, ap_fifo, aSplit_11, pointer</column>
<column name="aSplit_12_dout">in, 32, ap_fifo, aSplit_12, pointer</column>
<column name="aSplit_12_num_data_valid">in, 11, ap_fifo, aSplit_12, pointer</column>
<column name="aSplit_12_fifo_cap">in, 11, ap_fifo, aSplit_12, pointer</column>
<column name="aSplit_12_empty_n">in, 1, ap_fifo, aSplit_12, pointer</column>
<column name="aSplit_12_read">out, 1, ap_fifo, aSplit_12, pointer</column>
<column name="aSplit_13_dout">in, 32, ap_fifo, aSplit_13, pointer</column>
<column name="aSplit_13_num_data_valid">in, 11, ap_fifo, aSplit_13, pointer</column>
<column name="aSplit_13_fifo_cap">in, 11, ap_fifo, aSplit_13, pointer</column>
<column name="aSplit_13_empty_n">in, 1, ap_fifo, aSplit_13, pointer</column>
<column name="aSplit_13_read">out, 1, ap_fifo, aSplit_13, pointer</column>
<column name="aSplit_14_dout">in, 32, ap_fifo, aSplit_14, pointer</column>
<column name="aSplit_14_num_data_valid">in, 11, ap_fifo, aSplit_14, pointer</column>
<column name="aSplit_14_fifo_cap">in, 11, ap_fifo, aSplit_14, pointer</column>
<column name="aSplit_14_empty_n">in, 1, ap_fifo, aSplit_14, pointer</column>
<column name="aSplit_14_read">out, 1, ap_fifo, aSplit_14, pointer</column>
<column name="aSplit_15_dout">in, 32, ap_fifo, aSplit_15, pointer</column>
<column name="aSplit_15_num_data_valid">in, 11, ap_fifo, aSplit_15, pointer</column>
<column name="aSplit_15_fifo_cap">in, 11, ap_fifo, aSplit_15, pointer</column>
<column name="aSplit_15_empty_n">in, 1, ap_fifo, aSplit_15, pointer</column>
<column name="aSplit_15_read">out, 1, ap_fifo, aSplit_15, pointer</column>
<column name="aPipes_0_din">out, 32, ap_fifo, aPipes_0, pointer</column>
<column name="aPipes_0_num_data_valid">in, 3, ap_fifo, aPipes_0, pointer</column>
<column name="aPipes_0_fifo_cap">in, 3, ap_fifo, aPipes_0, pointer</column>
<column name="aPipes_0_full_n">in, 1, ap_fifo, aPipes_0, pointer</column>
<column name="aPipes_0_write">out, 1, ap_fifo, aPipes_0, pointer</column>
<column name="size_n_dout">in, 32, ap_fifo, size_n, pointer</column>
<column name="size_n_num_data_valid">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_fifo_cap">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_empty_n">in, 1, ap_fifo, size_n, pointer</column>
<column name="size_n_read">out, 1, ap_fifo, size_n, pointer</column>
<column name="size_k_dout">in, 32, ap_fifo, size_k, pointer</column>
<column name="size_k_num_data_valid">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_fifo_cap">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_empty_n">in, 1, ap_fifo, size_k, pointer</column>
<column name="size_k_read">out, 1, ap_fifo, size_k, pointer</column>
<column name="size_m_dout">in, 32, ap_fifo, size_m, pointer</column>
<column name="size_m_num_data_valid">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_fifo_cap">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_empty_n">in, 1, ap_fifo, size_m, pointer</column>
<column name="size_m_read">out, 1, ap_fifo, size_m, pointer</column>
</table>
</item>
</section>
</profile>
