Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,2499
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00032451830338686705
power__switching__total,0.00005441730172606185
power__leakage__total,0.0000010389155704615405
power__total,0.0003799745172727853
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2637761750351025
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2637761750351025
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11472795260768637
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.121299196342836
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114728
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.782736
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.264063528517578
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26468381013897885
timing__hold__ws__corner:nom_slow_1p08V_125C,0.62810375345321
timing__setup__ws__corner:nom_slow_1p08V_125C,11.844582538922477
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.628104
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.618953
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26345312788137576
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26345312788137576
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30170516938728675
timing__setup__ws__corner:nom_typ_1p20V_25C,13.286985221487834
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301705
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.302765
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26345312788137576
clock__skew__worst_setup,0.26345312788137576
timing__hold__ws,0.11472795260768637
timing__setup__ws,11.844582538922477
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114728
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.618953
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,960
design__instance__area__stdcell,14380.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.496897
design__instance__utilization__stdcell,0.496897
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,43.5456
design__instance__count__class:inverter,41
design__instance__area__class:inverter,248.573
design__instance__count__class:sequential_cell,95
design__instance__area__class:sequential_cell,4735.58
design__instance__count__class:multi_input_combinational_cell,592
design__instance__area__class:multi_input_combinational_cell,5579.28
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,194
design__instance__area__class:timing_repair_buffer,3265.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15791.5
design__violations,0
design__instance__count__class:clock_buffer,31
design__instance__area__class:clock_buffer,502.589
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,172
global_route__vias,5707
global_route__wirelength,28104
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,964
route__net__special,2
route__drc_errors__iter:0,194
route__wirelength__iter:0,17199
route__drc_errors__iter:1,39
route__wirelength__iter:1,16976
route__drc_errors__iter:2,36
route__wirelength__iter:2,16958
route__drc_errors__iter:3,0
route__wirelength__iter:3,16950
route__drc_errors,0
route__wirelength,16950
route__vias,5188
route__vias__singlecut,5188
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,358.91
design__instance__count__class:fill_cell,1539
design__instance__area__class:fill_cell,14560.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,31
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,31
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,31
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19982
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000178371
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000209798
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000540887
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000209798
design_powergrid__voltage__worst,0.000209798
design_powergrid__voltage__worst__net:VPWR,1.19982
design_powergrid__drop__worst,0.000209798
design_powergrid__drop__worst__net:VPWR,0.000178371
design_powergrid__voltage__worst__net:VGND,0.000209798
design_powergrid__drop__worst__net:VGND,0.000209798
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000578999999999999979093112667527520898147486150264739990234375
ir__drop__worst,0.00017799999999999998982758153687200319836847484111785888671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
