,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup over AVX256 CPU vectorization - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup over AVX256 CPU vectorization - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup over AVX256 CPU vectorization - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.00047,1.07324,1.23518,0.867499,0.957463,1.04347,1.05179,1.25557,1.05446,2.29078,0.926188,1.072,1.04854,0.910996,0.879695,0.972681,1.04018,1.3199,1.04621,1.53571,1.09077,1.07426,1.39694,0.80907,1.08177,1.09976,1.05835,1.24134,1.07797,3.51003,1.01194,1.07317,1.05683,1.26024,1.55472,0.494843,
Median Speedup,0.948732,1.06194,1.16682,0.935258,0.947471,0.956707,1.00267,1.14096,1.05585,2.17077,0.902346,1.02371,0.955067,0.907212,0.9107,0.888629,0.99851,1.07761,1.01423,1.40227,1.01733,1.05922,1.36177,0.808744,0.990866,1.04379,1.00497,1.25551,1.07563,3.43989,0.948732,1.059,1.00206,1.14096,1.63568,0.46838,