// Seed: 2010597247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign module_1.id_6 = 0;
  wire id_9;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  wor   id_4,
    output tri1  id_5,
    input  uwire id_6
);
  id_8 :
  assert property (@(posedge 1'h0) 1)
  else $display;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_3 = 1'b0;
endmodule
