
*** Running vivado
    with args -log top_practica1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_practica1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_practica1.tcl -notrace
Command: synth_design -top top_practica1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16340 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 471.238 ; gain = 176.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_practica1' [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/top_practica1.vhd:40]
	Parameter g_sys_clock_freq_KHZ bound to: 100000 - type: integer 
	Parameter g_debounce_time bound to: 20 - type: integer 
	Parameter g_reset_value bound to: 1'b0 
	Parameter g_number_flip_flps bound to: 2 - type: integer 
	Parameter g_timeout bound to: 20 - type: integer 
	Parameter g_clock_freq_KHZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/debouncer.vhd:26' bound to instance 'debouncer_inst' of component 'debouncer' [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/top_practica1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/debouncer.vhd:41]
	Parameter g_timeout bound to: 20 - type: integer 
	Parameter g_clock_freq_KHZ bound to: 100000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/debouncer.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/debouncer.vhd:41]
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter NUM_FLIP_FLOPS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/synchronizer.vhd:12' bound to instance 'synchronizer_inst' of component 'synchronizer' [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/top_practica1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/synchronizer.vhd:25]
	Parameter RESET_VALUE bound to: 1'b0 
	Parameter NUM_FLIP_FLOPS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/synchronizer.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/synchronizer.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (2#1) [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/synchronizer.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'top_practica1' (3#1) [C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.srcs/sources_1/imports/Desktop/top_practica1.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 534.746 ; gain = 239.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 534.746 ; gain = 239.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 534.746 ; gain = 239.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 btn_prs |                               01 |                               01
                   valid |                               10 |                               10
               btn_unprs |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 534.746 ; gain = 239.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_practica1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 686.652 ; gain = 391.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 691.637 ; gain = 396.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |    22|
|6     |LUT4   |     7|
|7     |LUT5   |     1|
|8     |LUT6   |     1|
|9     |FDCE   |    27|
|10    |FDRE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |    72|
|2     |  debouncer_inst    |debouncer    |    64|
|3     |  synchronizer_inst |synchronizer |     2|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 691.871 ; gain = 396.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 806.734 ; gain = 511.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PRACTICAS/Project_1_DASF_C/Project_1_DASF_C.runs/synth_1/top_practica1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_practica1_utilization_synth.rpt -pb top_practica1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 11:26:45 2024...
