Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  9 15:56:51 2025
| Host         : DESKTOP-R574T7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.460        0.000                      0                   99        0.023        0.000                      0                   99        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.460        0.000                      0                   99        0.023        0.000                      0                   99        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.890ns (22.752%)  route 3.022ns (77.248%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.360     9.392    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X61Y48         FDRE                                         r  tx_inst/tx_shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  tx_inst/tx_shift_reg[0]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X61Y48         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.890ns (22.858%)  route 3.004ns (77.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.342     9.374    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[2]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.890ns (22.858%)  route 3.004ns (77.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.342     9.374    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[3]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.890ns (22.858%)  route 3.004ns (77.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.342     9.374    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[4]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.890ns (22.858%)  route 3.004ns (77.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.342     9.374    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[5]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.890ns (22.858%)  route 3.004ns (77.142%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.685     8.908    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.032 r  tx_inst/tx_shift[6]_i_1/O
                         net (fo=6, routed)           0.342     9.374    tx_inst/tx_shift[6]_i_1_n_0
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  tx_inst/tx_shift_reg[6]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X63Y49         FDRE (Setup_fdre_C_R)       -0.429    14.852    tx_inst/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.766ns (23.255%)  route 2.528ns (76.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.551     8.774    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[6]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.524    14.757    tx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.766ns (23.255%)  route 2.528ns (76.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.551     8.774    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[7]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.524    14.757    tx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.766ns (23.255%)  route 2.528ns (76.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.551     8.774    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[8]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.524    14.757    tx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.766ns (23.255%)  route 2.528ns (76.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.718     5.480    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.998 r  tx_start_reg/Q
                         net (fo=9, routed)           1.164     7.162    tx_inst/tx_start
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.286 r  tx_inst/tx_shift[6]_i_3/O
                         net (fo=2, routed)           0.813     8.099    tx_inst/tx_shift1
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.223 r  tx_inst/tx_shift[6]_i_2/O
                         net (fo=20, routed)          0.551     8.774    tx_inst/tx_shift[6]_i_2_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.554    15.037    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[9]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X62Y49         FDRE (Setup_fdre_C_R)       -0.524    14.757    tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  5.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.210ns (49.547%)  route 0.214ns (50.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  tx_start_reg/Q
                         net (fo=9, routed)           0.214     1.907    tx_inst/tx_start
    SLICE_X62Y48         LUT4 (Prop_lut4_I1_O)        0.046     1.953 r  tx_inst/tx_shift[8]_i_1/O
                         net (fo=1, routed)           0.000     1.953    tx_inst/tx_shift[8]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  tx_inst/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  tx_inst/tx_shift_reg[8]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.131     1.930    tx_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/tx_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.428%)  route 0.214ns (50.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  tx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  tx_start_reg/Q
                         net (fo=9, routed)           0.214     1.907    tx_inst/tx_start
    SLICE_X62Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.952 r  tx_inst/tx_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.952    tx_inst/tx_shift[7]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  tx_inst/tx_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  tx_inst/tx_shift_reg[7]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.120     1.919    tx_inst/tx_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.871%)  route 0.145ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.145     1.802    tx_inst/sending_reg_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[6]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.729    tx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.871%)  route 0.145ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.145     1.802    tx_inst/sending_reg_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[7]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.729    tx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.871%)  route 0.145ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.145     1.802    tx_inst/sending_reg_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[8]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.729    tx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.871%)  route 0.145ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.145     1.802    tx_inst/sending_reg_n_0
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  tx_inst/clk_count_reg[9]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X62Y49         FDRE (Hold_fdre_C_CE)       -0.070     1.729    tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.237%)  route 0.216ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.216     1.873    tx_inst/sending_reg_n_0
    SLICE_X60Y49         FDRE                                         r  tx_inst/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  tx_inst/clk_count_reg[0]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X60Y49         FDRE (Hold_fdre_C_CE)       -0.093     1.706    tx_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.237%)  route 0.216ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.216     1.873    tx_inst/sending_reg_n_0
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[1]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X61Y49         FDRE (Hold_fdre_C_CE)       -0.093     1.706    tx_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.237%)  route 0.216ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.216     1.873    tx_inst/sending_reg_n_0
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[2]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X61Y49         FDRE (Hold_fdre_C_CE)       -0.093     1.706    tx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_inst/clk_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.237%)  route 0.216ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.529    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  tx_inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  tx_inst/sending_reg/Q
                         net (fo=22, routed)          0.216     1.873    tx_inst/sending_reg_n_0
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     2.046    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  tx_inst/clk_count_reg[3]/C
                         clock pessimism             -0.247     1.799    
    SLICE_X61Y49         FDRE (Hold_fdre_C_CE)       -0.093     1.706    tx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y50   btn_debounced_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y51   btn_debounced_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52   btn_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   debounce_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   debounce_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y53   debounce_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   debounce_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   debounce_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   debounce_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50   btn_debounced_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50   btn_debounced_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y51   btn_debounced_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y51   btn_debounced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   btn_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   btn_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51   debounce_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51   debounce_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   debounce_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   debounce_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50   btn_debounced_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50   btn_debounced_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y51   btn_debounced_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y51   btn_debounced_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   btn_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y52   btn_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51   debounce_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51   debounce_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   debounce_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   debounce_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_inst/tx_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_uart
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.058ns (49.474%)  route 4.144ns (50.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.729     5.491    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  tx_inst/tx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     5.947 r  tx_inst/tx_shift_reg[0]/Q
                         net (fo=1, routed)           4.144    10.092    tx_uart_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    13.694 r  tx_uart_OBUF_inst/O
                         net (fo=0)                   0.000    13.694    tx_uart
    Y11                                                               r  tx_uart (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_inst/tx_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_uart
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.443ns (47.939%)  route 1.567ns (52.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.531    tx_inst/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  tx_inst/tx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tx_inst/tx_shift_reg[0]/Q
                         net (fo=1, routed)           1.567     3.239    tx_uart_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.302     4.541 r  tx_uart_OBUF_inst/O
                         net (fo=0)                   0.000     4.541    tx_uart
    Y11                                                               r  tx_uart (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.572ns (31.684%)  route 3.390ns (68.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.159     4.962    clear
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.572ns (31.684%)  route 3.390ns (68.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.159     4.962    clear
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[11]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.572ns (31.684%)  route 3.390ns (68.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.159     4.962    clear
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[8]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.572ns (31.684%)  route 3.390ns (68.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.159     4.962    clear
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  debounce_cnt_reg[9]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.572ns (31.741%)  route 3.381ns (68.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.150     4.953    clear
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[16]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.572ns (31.741%)  route 3.381ns (68.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.150     4.953    clear
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[17]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.572ns (31.741%)  route 3.381ns (68.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.150     4.953    clear
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[18]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.572ns (31.741%)  route 3.381ns (68.259%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          1.150     4.953    clear
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  debounce_cnt_reg[19]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.572ns (32.790%)  route 3.222ns (67.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.991     4.794    clear
    SLICE_X63Y54         FDRE                                         r  debounce_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  debounce_cnt_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.572ns (32.790%)  route 3.222ns (67.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  btn_IBUF_inst/O
                         net (fo=3, routed)           2.231     3.679    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.991     4.794    clear
    SLICE_X63Y54         FDRE                                         r  debounce_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.543     5.025    clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  debounce_cnt_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.216ns (16.725%)  route 1.076ns (83.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.076     1.293    btn_IBUF
    SLICE_X62Y51         FDRE                                         r  btn_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  btn_debounced_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            btn_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.216ns (15.570%)  route 1.172ns (84.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.172     1.389    btn_IBUF
    SLICE_X62Y52         FDRE                                         r  btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  btn_prev_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.261ns (16.408%)  route 1.331ns (83.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.592    clear
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.261ns (16.408%)  route 1.331ns (83.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.592    clear
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.261ns (16.408%)  route 1.331ns (83.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.592    clear
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.261ns (16.408%)  route 1.331ns (83.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.269     1.592    clear
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  debounce_cnt_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.261ns (15.780%)  route 1.394ns (84.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.332     1.655    clear
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.261ns (15.780%)  route 1.394ns (84.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.332     1.655    clear
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.261ns (15.780%)  route 1.394ns (84.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.332     1.655    clear
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            debounce_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.261ns (15.780%)  route 1.394ns (84.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  btn_IBUF_inst/O
                         net (fo=3, routed)           1.062     1.278    btn_IBUF
    SLICE_X62Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.323 r  debounce_cnt[0]_i_1/O
                         net (fo=20, routed)          0.332     1.655    clear
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  debounce_cnt_reg[7]/C





