<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-lpc32xx › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-lpc32xx/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Wells &lt;kevin.wells@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 NXP Semiconductors</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/platform.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Default value representing the Activation polarity of all internal</span>
<span class="cm"> * interrupt sources</span>
<span class="cm"> */</span>
<span class="cp">#define MIC_APR_DEFAULT		0x3FF0EFE0</span>
<span class="cp">#define SIC1_APR_DEFAULT	0xFBD27186</span>
<span class="cp">#define SIC2_APR_DEFAULT	0x801810C0</span>

<span class="cm">/*</span>
<span class="cm"> * Default value representing the Activation Type of all internal</span>
<span class="cm"> * interrupt sources. All are level sensitive.</span>
<span class="cm"> */</span>
<span class="cp">#define MIC_ATR_DEFAULT		0x00000000</span>
<span class="cp">#define SIC1_ATR_DEFAULT	0x00026000</span>
<span class="cp">#define SIC2_ATR_DEFAULT	0x00000000</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">lpc32xx_mic_domain</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">lpc32xx_mic_np</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">lpc32xx_event_group_regs</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">enab_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">edge_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">maskstat_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rawstat_reg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpc32xx_event_group_regs</span> <span class="n">lpc32xx_event_int_regs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enab_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INT_ER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">edge_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INT_AP</span><span class="p">,</span>
	<span class="p">.</span><span class="n">maskstat_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INT_SR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rawstat_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INT_RS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpc32xx_event_group_regs</span> <span class="n">lpc32xx_event_pin_regs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enab_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_PIN_ER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">edge_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_PIN_AP</span><span class="p">,</span>
	<span class="p">.</span><span class="n">maskstat_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_PIN_SR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rawstat_reg</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_PIN_RS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">lpc32xx_event_info</span> <span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">lpc32xx_event_group_regs</span> <span class="o">*</span><span class="n">event_group</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Maps an IRQ number to and event mask and register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">lpc32xx_event_info</span> <span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_08</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_08_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_09</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_09_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_19</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_19_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_07</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_07_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_00</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_00_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_01</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_01_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_02</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_02_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_03</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_03_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_04</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_04_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_05</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_05_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_06</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_06_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPI_28</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_pin_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_EXTSRC_GPI_28_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_00</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_00_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_01</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_01_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_02</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_02_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_03</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_03_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_04</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_04_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_GPIO_05</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_GPIO_05_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_KEY</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_KEY_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_ETHERNET</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_MAC_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_USB_OTG_ATX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_USBATXINT_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_USB_HOST</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_USB_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_RTC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_RTC_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_MSTIMER</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_MSTIMER_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_TS_AUX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_TS_AUX_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_TS_P</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_TS_P_BIT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IRQ_LPC32XX_TS_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">event_group</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lpc32xx_event_int_regs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">LPC32XX_CLKPWR_INTSRC_ADC_BIT</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">get_controller</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">irqbit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">LPC32XX_MIC_BASE</span><span class="p">;</span>
		<span class="o">*</span><span class="n">irqbit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">LPC32XX_SIC1_BASE</span><span class="p">;</span>
		<span class="o">*</span><span class="n">irqbit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">32</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">LPC32XX_SIC2_BASE</span><span class="p">;</span>
		<span class="o">*</span><span class="n">irqbit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">64</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">get_controller</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">ctrl</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">get_controller</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">ctrl</span><span class="p">))</span> <span class="o">|</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">get_controller</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">LPC32XX_INTC_RAW_STAT</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>

	<span class="cm">/* Also need to clear pending wake event */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span>
			<span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">event_group</span><span class="o">-&gt;</span><span class="n">rawstat_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">use_high_level</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">use_edge</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">get_controller</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* Activation level, high or low */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_POLAR</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">use_high_level</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">LPC32XX_INTC_POLAR</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>

	<span class="cm">/* Activation type, edge or level */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_ACT_TYPE</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">use_edge</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">LPC32XX_INTC_ACT_TYPE</span><span class="p">(</span><span class="n">ctrl</span><span class="p">));</span>

	<span class="cm">/* Use same polarity for the wake events */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">mask</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">event_group</span><span class="o">-&gt;</span><span class="n">edge_reg</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">use_high_level</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">irq</span><span class="p">].</span><span class="n">event_group</span><span class="o">-&gt;</span><span class="n">edge_reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lpc32xx_set_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="cm">/* Rising edge sensitive */</span>
		<span class="n">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="cm">/* Falling edge sensitive */</span>
		<span class="n">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="cm">/* Low level sensitive */</span>
		<span class="n">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="cm">/* High level sensitive */</span>
		<span class="n">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/* Other modes are not supported */</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Ok to use the level handler for all types */</span>
	<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lpc32xx_irq_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">eventreg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">eventreg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span>
			<span class="n">event_group</span><span class="o">-&gt;</span><span class="n">enab_reg</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
			<span class="n">eventreg</span> <span class="o">|=</span> <span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">eventreg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>

			<span class="cm">/*</span>
<span class="cm">			 * When disabling the wakeup, clear the latched</span>
<span class="cm">			 * event</span>
<span class="cm">			 */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span>
				<span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span>
				<span class="n">event_group</span><span class="o">-&gt;</span><span class="n">rawstat_reg</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">eventreg</span><span class="p">,</span>
			<span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">event_group</span><span class="o">-&gt;</span><span class="n">enab_reg</span><span class="p">);</span>

		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Clear event */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span>
		<span class="n">lpc32xx_events</span><span class="p">[</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">].</span><span class="n">event_group</span><span class="o">-&gt;</span><span class="n">rawstat_reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">lpc32xx_set_default_mappings</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">apr</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">atr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Set activation levels for each interrupt */</span>
	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__lpc32xx_set_irq_type</span><span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="p">((</span><span class="n">apr</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">),</span>
			<span class="p">((</span><span class="n">atr</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">lpc32xx_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;MIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">lpc32xx_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">lpc32xx_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">lpc32xx_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">lpc32xx_set_irq_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">lpc32xx_irq_wake</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_sic1_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ints</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_STAT</span><span class="p">(</span><span class="n">LPC32XX_SIC1_BASE</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">ints</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">irqno</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="n">ints</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">ints</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irqno</span><span class="p">);</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">LPC32XX_SIC1_IRQ</span><span class="p">(</span><span class="n">irqno</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lpc32xx_sic2_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ints</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_INTC_STAT</span><span class="p">(</span><span class="n">LPC32XX_SIC2_BASE</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">ints</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">irqno</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="n">ints</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">ints</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irqno</span><span class="p">);</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">LPC32XX_SIC2_IRQ</span><span class="p">(</span><span class="n">irqno</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">__lpc32xx_mic_of_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">lpc32xx_mic_np</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">mic_of_match</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nxp,lpc3220-mic&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">__lpc32xx_mic_of_init</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">lpc32xx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="cm">/* Setup MIC */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_MIC_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">MIC_APR_DEFAULT</span><span class="p">,</span> <span class="n">LPC32XX_INTC_POLAR</span><span class="p">(</span><span class="n">LPC32XX_MIC_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">MIC_ATR_DEFAULT</span><span class="p">,</span> <span class="n">LPC32XX_INTC_ACT_TYPE</span><span class="p">(</span><span class="n">LPC32XX_MIC_BASE</span><span class="p">));</span>

	<span class="cm">/* Setup SIC1 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_SIC1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SIC1_APR_DEFAULT</span><span class="p">,</span> <span class="n">LPC32XX_INTC_POLAR</span><span class="p">(</span><span class="n">LPC32XX_SIC1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SIC1_ATR_DEFAULT</span><span class="p">,</span>
				<span class="n">LPC32XX_INTC_ACT_TYPE</span><span class="p">(</span><span class="n">LPC32XX_SIC1_BASE</span><span class="p">));</span>

	<span class="cm">/* Setup SIC2 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_SIC2_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SIC2_APR_DEFAULT</span><span class="p">,</span> <span class="n">LPC32XX_INTC_POLAR</span><span class="p">(</span><span class="n">LPC32XX_SIC2_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SIC2_ATR_DEFAULT</span><span class="p">,</span>
				<span class="n">LPC32XX_INTC_ACT_TYPE</span><span class="p">(</span><span class="n">LPC32XX_SIC2_BASE</span><span class="p">));</span>

	<span class="cm">/* Configure supported IRQ&#39;s */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lpc32xx_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set default mappings */</span>
	<span class="n">lpc32xx_set_default_mappings</span><span class="p">(</span><span class="n">MIC_APR_DEFAULT</span><span class="p">,</span> <span class="n">MIC_ATR_DEFAULT</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">lpc32xx_set_default_mappings</span><span class="p">(</span><span class="n">SIC1_APR_DEFAULT</span><span class="p">,</span> <span class="n">SIC1_ATR_DEFAULT</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">lpc32xx_set_default_mappings</span><span class="p">(</span><span class="n">SIC2_APR_DEFAULT</span><span class="p">,</span> <span class="n">SIC2_ATR_DEFAULT</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>

	<span class="cm">/* mask all interrupts except SUBIRQ */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_MIC_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_SIC1_BASE</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_INTC_MASK</span><span class="p">(</span><span class="n">LPC32XX_SIC2_BASE</span><span class="p">));</span>

	<span class="cm">/* MIC SUBIRQx interrupts will route handling to the chain handlers */</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_LPC32XX_SUB1IRQ</span><span class="p">,</span> <span class="n">lpc32xx_sic1_handler</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_LPC32XX_SUB2IRQ</span><span class="p">,</span> <span class="n">lpc32xx_sic2_handler</span><span class="p">);</span>

	<span class="cm">/* Initially disable all wake events */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_CLKPWR_P01_ER</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_CLKPWR_INT_ER</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_CLKPWR_PIN_ER</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Default wake activation polarities, all pin sources are low edge</span>
<span class="cm">	 * triggered</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">LPC32XX_CLKPWR_INTSRC_TS_P_BIT</span> <span class="o">|</span>
		<span class="n">LPC32XX_CLKPWR_INTSRC_MSTIMER_BIT</span> <span class="o">|</span>
		<span class="n">LPC32XX_CLKPWR_INTSRC_RTC_BIT</span><span class="p">,</span>
		<span class="n">LPC32XX_CLKPWR_INT_AP</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LPC32XX_CLKPWR_PIN_AP</span><span class="p">);</span>

	<span class="cm">/* Clear latched wake event states */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_CLKPWR_PIN_RS</span><span class="p">),</span>
		<span class="n">LPC32XX_CLKPWR_PIN_RS</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">LPC32XX_CLKPWR_INT_RS</span><span class="p">),</span>
		<span class="n">LPC32XX_CLKPWR_INT_RS</span><span class="p">);</span>

	<span class="n">of_irq_init</span><span class="p">(</span><span class="n">mic_of_match</span><span class="p">);</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NR_IRQS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;Cannot allocate irq_descs, assuming pre-allocated</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lpc32xx_mic_domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">lpc32xx_mic_np</span><span class="p">,</span> <span class="n">NR_IRQS</span><span class="p">,</span>
						   <span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span>
						   <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lpc32xx_mic_domain</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Unable to add MIC irq domain</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
