# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/adder.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu_decoder.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/data_mem.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/datapath.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/imm_extend.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/instr_mem.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/load_extend.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/main_decoder.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux2.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux4.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reg_file.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reset_ff.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/store_extend.sv" \
"../../../../RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu_full.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
