

================================================================
== Vivado HLS Report for 'MotorCtrl_pwmThread'
================================================================
* Date:           Wed May 20 15:18:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      2.07|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_5 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !77

ST_1: stg_6 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !81

ST_1: stg_7 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmR), !map !85

ST_1: stg_8 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmL), !map !89

ST_1: stg_9 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Direction), !map !93

ST_1: stg_10 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN1), !map !97

ST_1: stg_11 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN2), !map !101

ST_1: stg_12 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR1), !map !105

ST_1: stg_13 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR2), !map !109

ST_1: stg_14 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %MotorCtrl_pwmCount_V), !map !113

ST_1: stg_15 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MotorCtrl_dividerCount_V), !map !117

ST_1: stg_16 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %MotorCtrl_pwmClock_V), !map !121

ST_1: stg_17 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:12  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_18 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_19 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:14  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i10* %pwmR) nounwind

ST_1: stg_20 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str6, i32 0, i32 0, i10* %pwmL) nounwind

ST_1: stg_21 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:16  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %Direction) nounwind

ST_1: stg_22 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:17  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str8, i32 0, i32 0, i1* %EN1) nounwind

ST_1: stg_23 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str9, i32 0, i32 0, i1* %EN2) nounwind

ST_1: stg_24 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:19  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str10, i32 0, i32 0, i1* %DIR1) nounwind

ST_1: stg_25 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:20  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str11, i32 0, i32 0, i1* %DIR2) nounwind

ST_1: stg_26 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:21  call void (...)* @_ssdm_op_SpecProcessDef([10 x i8]* @p_str, i32 2, [10 x i8]* @p_str12) nounwind

ST_1: tmp_5 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:22  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)

ST_1: stg_28 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:23  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str14) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:24  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: stg_30 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:25  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmR, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_31 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:26  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmL, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_32 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:27  call void (...)* @_ssdm_op_SpecIFCore(i1* %Direction, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: empty [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:28  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:29  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp_5)


 <State 2>: 0.00ns
ST_2: stg_35 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:30  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: stg_36 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:31  br label %0


 <State 3>: 0.00ns
ST_3: MotorCtrl_pwmClock_V_read [1/1] 0.00ns
:0  %MotorCtrl_pwmClock_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %MotorCtrl_pwmClock_V)

ST_3: stg_38 [1/1] 0.00ns
:1  br i1 %MotorCtrl_pwmClock_V_read, label %1, label %._crit_edge

ST_3: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %Direction)

ST_3: stg_40 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %DIR1, i1 %tmp)

ST_3: val_V [1/1] 0.00ns
:4  %val_V = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %pwmR)


 <State 4>: 2.07ns
ST_4: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %Direction)

ST_4: stg_43 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %DIR2, i1 %tmp_1)

ST_4: MotorCtrl_pwmCount_V_read [1/1] 0.00ns
:5  %MotorCtrl_pwmCount_V_read = call i10 @_ssdm_op_Read.ap_auto.i10P(i10* %MotorCtrl_pwmCount_V)

ST_4: tmp_cast [1/1] 0.00ns
:6  %tmp_cast = zext i10 %MotorCtrl_pwmCount_V_read to i11

ST_4: tmp_1_cast [1/1] 0.00ns
:7  %tmp_1_cast = sext i10 %val_V to i11

ST_4: tmp_2 [1/1] 2.07ns
:8  %tmp_2 = icmp slt i11 %tmp_cast, %tmp_1_cast

ST_4: stg_48 [1/1] 0.00ns
:9  br i1 %tmp_2, label %2, label %3

ST_4: stg_49 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN1, i1 false)

ST_4: stg_50 [1/1] 0.00ns
:1  br label %4

ST_4: stg_51 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN1, i1 true)

ST_4: stg_52 [1/1] 0.00ns
:1  br label %4

ST_4: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %pwmR)

ST_4: tmp_3_cast [1/1] 0.00ns
:1  %tmp_3_cast = sext i10 %val_V_1 to i11

ST_4: tmp_4 [1/1] 2.07ns
:2  %tmp_4 = icmp slt i11 %tmp_cast, %tmp_3_cast

ST_4: stg_56 [1/1] 0.00ns
:3  br i1 %tmp_4, label %5, label %6

ST_4: stg_57 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN2, i1 false)

ST_4: stg_58 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: stg_59 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %EN2, i1 true)

ST_4: stg_60 [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: stg_61 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_62 [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %._crit_edge

ST_4: stg_63 [1/1] 0.00ns
._crit_edge:0  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
