Resource Report
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Fri Jun 23 14:11:23 2017

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------+
| Topcell | M2S010_I2C_UART                                                                       |
| Format  | EDIF                                                                                  |
| Source  | E:\Projects\Actel\ActelKit\RefDes\5\SoC\M2S010_I2C_UART\synthesis\M2S010_I2C_UART.edn |
+---------+---------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 1    | 12084 | 0.01       |
| DFF                       | 0    | 12084 | 0.00       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 5    | 84    | 5.95       |
| -- Single-ended I/O       | 5    | 84    | 5.95       |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 1    | 8     | 12.50      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 1    | 0   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 1    | 0   |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 0    | 2     |
| I2C           | 1    | 2     |
| UART          | 1    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 1            | 0           | 0               |
| Bidirectional I/O             | 2            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  2    |  1     |  2            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  5    | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------+
| Fanout | Type    | Name                            |
+--------+---------+---------------------------------+
| 1      | INT_NET | Net   : FCCC_0_GL0              |
|        |         | Driver: FCCC_0/GL0_INST/U0_RGB1 |
|        |         | Source: NETLIST                 |
+--------+---------+---------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------------------------------+
| Fanout | Type    | Name                                         |
+--------+---------+----------------------------------------------+
| 2      | INT_NET | Net   : AND3_0_Y                             |
|        |         | Driver: AND3_0                               |
| 1      | INT_NET | Net   : FCCC_0_LOCK                          |
|        |         | Driver: FCCC_0/CCC_INST                      |
| 1      | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N          |
|        |         | Driver: SYSRESET_0                           |
| 1      | INT_NET | Net   : M2S010_I2C_UART_MSS_0_I2C_0_SDA_M2F  |
|        |         | Driver: M2S010_I2C_UART_MSS_0/MSS_ADLIB_INST |
| 1      | INT_NET | Net   : BIBUF_0_Y                            |
|        |         | Driver: BIBUF_0                              |
| 1      | INT_NET | Net   : M2S010_I2C_UART_MSS_0_I2C_0_SCL_M2F  |
|        |         | Driver: M2S010_I2C_UART_MSS_0/MSS_ADLIB_INST |
| 1      | INT_NET | Net   : BIBUF_1_Y                            |
|        |         | Driver: BIBUF_1                              |
| 1      | INT_NET | Net   : FCCC_0/GL0_INST/U0_YNn               |
|        |         | Driver: FCCC_0/GL0_INST                      |
| 1      | INT_NET | Net   : BtnReset_c                           |
|        |         | Driver: BtnReset_ibuf                        |
| 1      | INT_NET | Net   : MMUART_0_RXD_F2M_c                   |
|        |         | Driver: MMUART_0_RXD_F2M_ibuf                |
+--------+---------+----------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------------------------------+
| Fanout | Type    | Name                                         |
+--------+---------+----------------------------------------------+
| 2      | INT_NET | Net   : AND3_0_Y                             |
|        |         | Driver: AND3_0                               |
| 1      | INT_NET | Net   : FCCC_0_LOCK                          |
|        |         | Driver: FCCC_0/CCC_INST                      |
| 1      | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N          |
|        |         | Driver: SYSRESET_0                           |
| 1      | INT_NET | Net   : M2S010_I2C_UART_MSS_0_I2C_0_SDA_M2F  |
|        |         | Driver: M2S010_I2C_UART_MSS_0/MSS_ADLIB_INST |
| 1      | INT_NET | Net   : BIBUF_0_Y                            |
|        |         | Driver: BIBUF_0                              |
| 1      | INT_NET | Net   : M2S010_I2C_UART_MSS_0_I2C_0_SCL_M2F  |
|        |         | Driver: M2S010_I2C_UART_MSS_0/MSS_ADLIB_INST |
| 1      | INT_NET | Net   : BIBUF_1_Y                            |
|        |         | Driver: BIBUF_1                              |
| 1      | INT_NET | Net   : FCCC_0/GL0_INST/U0_YNn               |
|        |         | Driver: FCCC_0/GL0_INST                      |
| 1      | INT_NET | Net   : BtnReset_c                           |
|        |         | Driver: BtnReset_ibuf                        |
| 1      | INT_NET | Net   : MMUART_0_RXD_F2M_c                   |
|        |         | Driver: MMUART_0_RXD_F2M_ibuf                |
+--------+---------+----------------------------------------------+

