Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: lcd1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd1"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : lcd1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd1.v" in library work
Module <lcd1> compiled
No errors in compilation
Analysis of file <"lcd1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd1> in library <work> with parameters.
	Address_Set = "11111111"
	Clear_Set = "00000001"
	Cursor_Set = "00001100"
	Mode_Set = "00111000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd1>.
	Address_Set = 8'b11111111
	Clear_Set = 8'b00000001
	Cursor_Set = 8'b00001100
	Mode_Set = 8'b00111000
Module <lcd1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd1>.
    Related source file is "lcd1.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 40                                             |
    | Transitions        | 60                                             |
    | Inputs             | 2                                              |
    | Outputs            | 40                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Reset              | rst_n                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <SW1>.
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <lcd_en>.
    Found 1-bit register for signal <lcd_rs>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit up counter for signal <cnt1>.
    Found 8-bit adder for signal <data0>.
    Found 8-bit adder for signal <data1>.
    Found 8-bit up counter for signal <data_r0>.
    Found 8-bit up counter for signal <data_r1>.
    Found 1-bit register for signal <lcd_clk_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <lcd1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 4
 32-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 5
 1-bit register                                        : 4
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:40]> with one-hot encoding.
-----------------------------------------------------
 State   | Encoding
-----------------------------------------------------
 0000000 | 0000000000000000000000000000000000000001
 0000001 | 0000000000000000000000000000000000000010
 0000010 | 0000000000000000000000000000000000000100
 0000011 | 0000000000000000000000000000000000001000
 0000100 | 0000000000000000000000000000000000010000
 0000101 | 0000000000000000000000000000000000100000
 0000110 | 0000000000000000000000000000000001000000
 0000111 | 0000000000000000000000000000000010000000
 0001000 | 0000000000000000000000000000000100000000
 0001001 | 0000000000000000000000000000001000000000
 0001010 | 0000000000000000000000000000010000000000
 0001011 | 0000000000000000000000000000100000000000
 0001100 | 0000000000000000000000000001000000000000
 0001101 | 0000000000000000000000000010000000000000
 0001110 | 0000000000000000000000000100000000000000
 0001111 | 0000000000000000000000001000000000000000
 0010000 | 0000000000000000000000010000000000000000
 0010001 | 0000000000000000000000100000000000000000
 0010010 | 0000000000000000000001000000000000000000
 0010011 | 0000000000000000000010000000000000000000
 0010100 | 0000000000000000000100000000000000000000
 0010101 | 0000000000000000001000000000000000000000
 0010110 | 0000000000000000010000000000000000000000
 0010111 | 0000000000000000100000000000000000000000
 0011000 | 0000000000000001000000000000000000000000
 0011001 | 0000000000000010000000000000000000000000
 0011010 | 0000000000000100000000000000000000000000
 0011011 | 0000000000001000000000000000000000000000
 0011100 | 0000000000010000000000000000000000000000
 0011101 | 0000000000100000000000000000000000000000
 0011110 | 0000000001000000000000000000000000000000
 0011111 | 0000000010000000000000000000000000000000
 0100000 | 0000000100000000000000000000000000000000
 0100001 | 0000001000000000000000000000000000000000
 0100010 | 0000010000000000000000000000000000000000
 0100011 | 0000100000000000000000000000000000000000
 0100100 | 0001000000000000000000000000000000000000
 0100101 | 0010000000000000000000000000000000000000
 0100110 | 0100000000000000000000000000000000000000
 0100111 | 1000000000000000000000000000000000000000
-----------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 4
 32-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lcd1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd1, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd1.ngr
Top Level Output File Name         : lcd1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 439
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 76
#      LUT2                        : 84
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 29
#      LUT3_L                      : 1
#      LUT4                        : 49
#      LUT4_D                      : 5
#      LUT4_L                      : 11
#      MUXCY                       : 92
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 132
#      FDC                         : 65
#      FDCE                        : 16
#      FDE                         : 1
#      FDRE                        : 49
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      142  out of    960    14%  
 Number of Slice Flip Flops:            132  out of   1920     6%  
 Number of 4 input LUTs:                265  out of   1920    13%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 132   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_n                              | IBUF                   | 81    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.073ns (Maximum Frequency: 164.656MHz)
   Minimum input arrival time before clock: 3.001ns
   Maximum output required time after clock: 4.754ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.073ns (frequency: 164.656MHz)
  Total number of paths / destination ports: 4444 / 197
-------------------------------------------------------------------------
Delay:               6.073ns (Levels of Logic = 5)
  Source:            state_FSM_FFd14 (FF)
  Destination:       lcd_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd14 to lcd_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  state_FSM_FFd14 (state_FSM_FFd14)
     LUT3:I0->O            1   0.612   0.360  lcd_rs_or00011_SW0 (N33)
     LUT4_D:I3->LO         1   0.612   0.103  lcd_rs_or00011 (N56)
     LUT4:I3->O            6   0.612   0.638  lcd_en_mux0000210 (N2)
     LUT3:I1->O            6   0.612   0.599  lcd_data_mux0000<3>11 (N0)
     LUT3:I2->O            1   0.612   0.000  lcd_data_mux0000<7>41 (lcd_data_mux0000<7>)
     FDRE:D                    0.268          lcd_data_0
    ----------------------------------------
    Total                      6.073ns (3.842ns logic, 2.231ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              3.001ns (Levels of Logic = 1)
  Source:            rst_n (PAD)
  Destination:       lcd_data_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to lcd_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           132   1.106   1.100  rst_n_IBUF (rst_n_IBUF)
     FDRE:R                    0.795          lcd_data_0
    ----------------------------------------
    Total                      3.001ns (1.901ns logic, 1.100ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.754ns (Levels of Logic = 1)
  Source:            SW1 (FF)
  Destination:       SW1 (PAD)
  Source Clock:      clk rising

  Data Path: SW1 to SW1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.514   1.071  SW1 (SW1_OBUF)
     OBUF:I->O                 3.169          SW1_OBUF (SW1)
    ----------------------------------------
    Total                      4.754ns (3.683ns logic, 1.071ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.19 secs
 
--> 

Total memory usage is 4513712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

