<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/pproj/lSerial/lSerial/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/pproj/lSerial/lSerial/source/debCom.v'
(VERI-1482) Analyzing Verilog file 'C:/pproj/lSerial/lSerial/source/uart.v'
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(48,3-48,37) (VERI-1199) parameter declaration becomes local in 'uart_rx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(49,3-49,37) (VERI-1199) parameter declaration becomes local in 'uart_rx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(50,3-50,37) (VERI-1199) parameter declaration becomes local in 'uart_rx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(51,3-51,37) (VERI-1199) parameter declaration becomes local in 'uart_rx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(52,3-52,37) (VERI-1199) parameter declaration becomes local in 'uart_rx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(187,3-187,37) (VERI-1199) parameter declaration becomes local in 'uart_tx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(188,3-188,37) (VERI-1199) parameter declaration becomes local in 'uart_tx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(189,3-189,37) (VERI-1199) parameter declaration becomes local in 'uart_tx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(190,3-190,37) (VERI-1199) parameter declaration becomes local in 'uart_tx' with formal parameter declaration list
WARNING - C:/pproj/lSerial/lSerial/source/uart.v(191,3-191,37) (VERI-1199) parameter declaration becomes local in 'uart_tx' with formal parameter declaration list
(VERI-1482) Analyzing Verilog file 'C:/pproj/lSerial/lSerial/source/pbEdge.v'
(VERI-1482) Analyzing Verilog file 'C:/pproj/lSerial/lSerial/source/top_lserial.v'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(43,14-43,16) (VERI-1372) redeclaration of ansi port 'pb' is not allowed
INFO - C:/pproj/lSerial/lSerial/source/top_lserial.v(11,8-11,19) (VERI-1018) compiling module 'top_lserial'
INFO - C:/pproj/lSerial/lSerial/source/top_lserial.v(11,1-84,10) (VERI-9000) elaborating module 'top_lserial'
INFO - C:/pproj/lSerial/lSerial/source/pbEdge.v(1,1-33,10) (VERI-9000) elaborating module 'pbEdge_uniq_1'
INFO - C:/pproj/lSerial/lSerial/source/pbEdge.v(1,1-33,10) (VERI-9000) elaborating module 'pbEdge_uniq_2'
INFO - C:/pproj/lSerial/lSerial/source/debCom.v(13,1-609,10) (VERI-9000) elaborating module 'debCom_uniq_1'
INFO - C:/pproj/lSerial/lSerial/source/uart.v(1,1-36,10) (VERI-9000) elaborating module 'uart_uniq_1'
INFO - C:/pproj/lSerial/lSerial/source/uart.v(39,1-174,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - C:/pproj/lSerial/lSerial/source/uart.v(176,1-308,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(70,33-70,39) (VERI-1330) actual bit length 1 differs from formal bit length 32 for port 'dataIn'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(71,32-71,39) (VERI-1330) actual bit length 1 differs from formal bit length 32 for port 'dataOut'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(72,32-72,39) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port 'addrOut'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(73,33-73,39) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port 'devOut'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(74,34-74,39) (VERI-1330) actual bit length 1 differs from formal bit length 3 for port 'cycle'
WARNING - C:/pproj/lSerial/lSerial/source/top_lserial.v(65,1-82,5) (VERI-2435) port 'status' is not connected on this instance
Done: design load finished with (0) errors, and (17) warnings

</PRE></BODY></HTML>