{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714251666041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714251666041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 16:01:05 2024 " "Processing started: Sat Apr 27 16:01:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714251666041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251666041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251666041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714251666371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714251666371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../Div/shiftreg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672863 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../Div/MUX.sv " "Entity \"MUX\" obtained from \"../Div/MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "../Div/MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1714251672866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../Div/MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../Div/Divider.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/d_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/d_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Control " "Found entity 1: D_Control" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Div/alu.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Mul/Multiplier.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MultControl " "Found entity 1: MultControl" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetect.sv 1 1 " "Found 1 design units, including 1 entities, in source file edgedetect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "EdgeDetect.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/EdgeDetect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672878 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "GCLA_AddSub.sv(23) " "Verilog HDL Module Instantiation warning at GCLA_AddSub.sv(23): ignored dangling comma in List of Port Connections" {  } { { "../Add_Sub/GCLA_AddSub.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714251672879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/gcla_addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/gcla_addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GCLA_AddSub " "Found entity 1: GCLA_AddSub" {  } { { "../Add_Sub/GCLA_AddSub.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/fourbit_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/fourbit_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBit_CLA " "Found entity 1: FourBit_CLA" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/conditioncode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/conditioncode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCode " "Found entity 1: ConditionCode" {  } { { "../Add_Sub/ConditionCode.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/ConditionCode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/NBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twosign.sv 1 1 " "Found 1 design units, including 1 entities, in source file twosign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "twoSIGN.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/twoSIGN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfADDER.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/halfADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex Controller.sv(7) " "Verilog HDL Declaration information at Controller.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_ladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ladder " "Found entity 1: clk_ladder" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/binary2seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file termproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TermProject " "Found entity 1: TermProject" {  } { { "TermProject.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mul MUL CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Mul\" differs only in case from object \"MUL\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Div DIV CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Div\" differs only in case from object \"DIV\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Quotient QUOTIENT AU.sv(12) " "Verilog HDL Declaration information at AU.sv(12): object \"Quotient\" differs only in case from object \"QUOTIENT\" in the same scope" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Remainder REMAINDER AU.sv(12) " "Verilog HDL Declaration information at AU.sv(12): object \"Remainder\" differs only in case from object \"REMAINDER\" in the same scope" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714251672918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.sv 1 1 " "Found 1 design units, including 1 entities, in source file au.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AU " "Found entity 1: AU" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_u_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_u_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_U_X " "Found entity 1: M_U_X" {  } { { "M_U_X.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/M_U_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714251672921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251672921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout FourBit_CLA.sv(24) " "Verilog HDL Implicit Net warning at FourBit_CLA.sv(24): created implicit net for \"Cout\"" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TermProject " "Elaborating entity \"TermProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714251672969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control_Unit " "Elaborating entity \"CU\" for hierarchy \"CU:control_Unit\"" {  } { { "TermProject.sv" "control_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_ladder CU:control_Unit\|clk_ladder:slowerCLK " "Elaborating entity \"clk_ladder\" for hierarchy \"CU:control_Unit\|clk_ladder:slowerCLK\"" {  } { { "CU.sv" "slowerCLK" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect CU:control_Unit\|EdgeDetect:detect " "Elaborating entity \"EdgeDetect\" for hierarchy \"CU:control_Unit\|EdgeDetect:detect\"" {  } { { "CU.sv" "detect" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:Input_Unit " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:Input_Unit\"" {  } { { "TermProject.sv" "Input_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:Input_Unit\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\"" {  } { { "keypad_input.sv" "keypad_base" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.sv" "keypad_fsm" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:Input_Unit\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:Input_Unit\|shift_reg:shift_reg\"" {  } { { "keypad_input.sv" "shift_reg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU AU:Arithmetic_Unit " "Elaborating entity \"AU\" for hierarchy \"AU:Arithmetic_Unit\"" {  } { { "TermProject.sv" "Arithmetic_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:InputA " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:InputA\"" {  } { { "AU.sv" "InputA" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:InputB " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:InputB\"" {  } { { "AU.sv" "InputB" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCLA_AddSub AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub " "Elaborating entity \"GCLA_AddSub\" for hierarchy \"AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\"" {  } { { "AU.sv" "Add_Sub" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBit_CLA AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\|FourBit_CLA:GCLA4_1stStage " "Elaborating entity \"FourBit_CLA\" for hierarchy \"AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\|FourBit_CLA:GCLA4_1stStage\"" {  } { { "../Add_Sub/GCLA_AddSub.sv" "GCLA4_1stStage" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672995 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout FourBit_CLA.sv(24) " "Verilog HDL or VHDL warning at FourBit_CLA.sv(24): object \"Cout\" assigned a value but never read" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714251672995 "|TermProject|AU:Arithmetic_Unit|GCLA_AddSub:Add_Sub|FourBit_CLA:GCLA4_1stStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FourBit_CLA.sv(26) " "Verilog HDL assignment warning at FourBit_CLA.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714251672995 "|TermProject|AU:Arithmetic_Unit|GCLA_AddSub:Add_Sub|FourBit_CLA:GCLA4_1stStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier AU:Arithmetic_Unit\|Multiplier:Mult " "Elaborating entity \"Multiplier\" for hierarchy \"AU:Arithmetic_Unit\|Multiplier:Mult\"" {  } { { "AU.sv" "Mult" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251672998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Multiplier.sv(21) " "Verilog HDL assignment warning at Multiplier.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "../Mul/Multiplier.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714251672999 "|TermProject|AU:Arithmetic_Unit|Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultControl AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl " "Elaborating entity \"MultControl\" for hierarchy \"AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\"" {  } { { "../Mul/Multiplier.sv" "Ctrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673000 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MultControl.sv(17) " "Verilog HDL Case Statement information at MultControl.sv(17): all case item expressions in this case statement are onehot" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714251673000 "|TermProject|AU:Arithmetic_Unit|Multiplier:Mult|MultControl:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider AU:Arithmetic_Unit\|Divider:DIVIDE " "Elaborating entity \"Divider\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\"" {  } { { "AU.sv" "DIVIDE" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX AU:Arithmetic_Unit\|Divider:DIVIDE\|MUX:Mux1 " "Elaborating entity \"MUX\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|MUX:Mux1\"" {  } { { "../Div/Divider.sv" "Mux1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Rreg " "Elaborating entity \"shiftreg\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Rreg\"" {  } { { "../Div/Divider.sv" "Rreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Qreg " "Elaborating entity \"shiftreg\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Qreg\"" {  } { { "../Div/Divider.sv" "Qreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu AU:Arithmetic_Unit\|Divider:DIVIDE\|alu:AdSb " "Elaborating entity \"alu\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|alu:AdSb\"" {  } { { "../Div/Divider.sv" "AdSb" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Control AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl " "Elaborating entity \"D_Control\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\"" {  } { { "../Div/Divider.sv" "DivCtrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 D_Control.sv(51) " "Verilog HDL assignment warning at D_Control.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714251673011 "|TermProject|AU:Arithmetic_Unit|Divider:DIVIDE|D_Control:DivCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:QUOTIENT " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:QUOTIENT\"" {  } { { "AU.sv" "QUOTIENT" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_U_X AU:Arithmetic_Unit\|M_U_X:MUX " "Elaborating entity \"M_U_X\" for hierarchy \"AU:Arithmetic_Unit\|M_U_X:MUX\"" {  } { { "AU.sv" "MUX" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Output_Unit " "Elaborating entity \"Controller\" for hierarchy \"Controller:Output_Unit\"" {  } { { "TermProject.sv" "Output_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one Controller:Output_Unit\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"Controller:Output_Unit\|four2one:decoder\"" {  } { { "Controller.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:Output_Unit\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"Controller:Output_Unit\|FSM:digit\"" {  } { { "Controller.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven Controller:Output_Unit\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"Controller:Output_Unit\|binary2seven:Hex\"" {  } { { "Controller.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251673025 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_decoder.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714251673298 "|TermProject|keypad_input:Input_Unit|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714251673298 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714251673425 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714251673434 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714251673434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714251673580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714251673904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251673940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714251674118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714251674118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714251674169 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714251674169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "543 " "Implemented 543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714251674169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714251674169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714251674195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 16:01:14 2024 " "Processing ended: Sat Apr 27 16:01:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714251674195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714251674195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714251674195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714251674195 ""}
