// Seed: 3884244291
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply1 id_4
    , id_22,
    output tri0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    output wor id_9,
    input wire id_10,
    output supply0 id_11,
    output tri0 id_12,
    output wire id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    input wor id_17,
    output wor id_18,
    output supply1 id_19,
    input tri1 id_20
);
  assign id_4 = 1 < 1;
  wire id_23;
  id_24(
      id_13, id_19, {1, 1}
  );
  assign id_12 = id_17;
  assign id_0  = id_6;
  always_comb
    while (1) begin
      id_18 = id_15;
    end
  always @(posedge id_14) id_3 = 1'b0;
  wire id_25;
  wire id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
  uwire id_36 = 1;
  wire id_37, id_38, id_39, id_40, id_41;
endmodule
macromodule module_1 (
    output supply1 id_0,
    input tri id_1
    , id_17,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10,
    input tri1 id_11
    , id_18,
    output wire id_12,
    output supply0 id_13,
    input supply0 id_14,
    output wire id_15
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_1,
      id_5,
      id_0,
      id_6,
      id_7,
      id_4,
      id_2,
      id_0,
      id_14,
      id_15,
      id_13,
      id_6,
      id_11,
      id_10,
      id_8,
      id_7,
      id_4,
      id_4,
      id_14
  );
endmodule
