// Seed: 1275490909
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2[1] = 1'b0;
  logic id_7;
endmodule
