

================================================================
== Vitis HLS Report for 'xfrgb2gray_720_1280_s'
================================================================
* Date:           Tue Jan 24 22:05:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921607|   921607|  9.216 ms|  9.216 ms|  921607|  921607|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_ExtractPixel_fu_74  |ExtractPixel  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_25_2  |   921605|   921605|         7|          1|          1|  921600|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     80|    -|
|Register         |        -|    -|     121|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     121|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------+---------+----+---+----+-----+
    |           Instance          |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |call_ret_ExtractPixel_fu_74  |ExtractPixel  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+
    |Total                        |              |        0|   0|  0|   0|    0|
    +-----------------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_13ns_22ns_22_4_1_U22  |mac_muladd_8ns_13ns_22ns_22_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_16ns_22ns_23_4_1_U23  |mac_muladd_8ns_16ns_22ns_23_4_1  |  i0 + i1 * i2|
    |mul_mul_8ns_15ns_22_4_1_U21          |mul_mul_8ns_15ns_22_4_1          |       i0 * i1|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_80_p2                 |         +|   0|  0|  20|          20|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |       and|   0|  0|   1|           1|           1|
    |icmp_ln23_fu_86_p2                |      icmp|   0|  0|   8|          20|          18|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          47|          26|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |gray_img_src_4207_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_63    |   9|          2|   20|         40|
    |real_start               |   9|          2|    1|          2|
    |rgb_img_src_4206_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  80|         18|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |icmp_ln23_reg_156              |   1|   0|    1|          0|
    |indvar_flatten_reg_63          |  20|   0|   20|          0|
    |rgb_V_1_reg_160                |   8|   0|    8|          0|
    |rgb_V_1_reg_160_pp0_iter2_reg  |   8|   0|    8|          0|
    |rgb_V_2_reg_165                |   8|   0|    8|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |icmp_ln23_reg_156              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 121|  32|   58|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  xfrgb2gray<720, 1280>|  return value|
|rgb_img_src_4206_dout     |   in|   24|     ap_fifo|       rgb_img_src_4206|       pointer|
|rgb_img_src_4206_empty_n  |   in|    1|     ap_fifo|       rgb_img_src_4206|       pointer|
|rgb_img_src_4206_read     |  out|    1|     ap_fifo|       rgb_img_src_4206|       pointer|
|gray_img_src_4207_din     |  out|    8|     ap_fifo|      gray_img_src_4207|       pointer|
|gray_img_src_4207_full_n  |   in|    1|     ap_fifo|      gray_img_src_4207|       pointer|
|gray_img_src_4207_write   |  out|    1|     ap_fifo|      gray_img_src_4207|       pointer|
+--------------------------+-----+-----+------------+-----------------------+--------------+

