{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700840730199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840730199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:45:30 2023 " "Processing started: Fri Nov 24 23:45:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840730199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700840730199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC_top -c CORDIC_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700840730199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700840730737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_top " "Found entity 1: UART_top" {  } { { "vsrc/UART_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/UART_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_6byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_6byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_6byte_tx " "Found entity 1: uart_6byte_tx" {  } { { "vsrc/uart_6byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_6byte_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_1byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_1byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_1byte_tx " "Found entity 1: uart_1byte_tx" {  } { { "vsrc/uart_1byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_1byte_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/show_out_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/show_out_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show_Out_block " "Found entity 1: Show_Out_block" {  } { { "vsrc/Show_Out_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_Out_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/show_in_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/show_in_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show_In_block " "Found entity 1: Show_In_block" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/seg_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/seg_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_block " "Found entity 1: Seg_block" {  } { { "vsrc/Seg_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Seg_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/output_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/output_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_block " "Found entity 1: Output_block" {  } { { "vsrc/Output_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730782 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_block.v(152) " "Verilog HDL information at LCD_block.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "vsrc/LCD_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/LCD_block.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700840730784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/lcd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/lcd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_block " "Found entity 1: LCD_block" {  } { { "vsrc/LCD_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/LCD_block.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/keyfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/keyfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "vsrc/KeyFilter.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/KeyFilter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/input_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/input_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_block " "Found entity 1: Input_block" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/decoder_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/decoder_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_block " "Found entity 1: Decoder_block" {  } { { "vsrc/Decoder_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Decoder_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/cordic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/cordic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC_top " "Found entity 1: CORDIC_top" {  } { { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/arith_block_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/arith_block_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arith_block_Ext " "Found entity 1: Arith_block_Ext" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/arith_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/arith_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arith_block " "Found entity 1: Arith_block" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840730796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840730796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC_top " "Elaborating entity \"CORDIC_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700840730895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_block Input_block:u_Input_block_1 " "Elaborating entity \"Input_block\" for hierarchy \"Input_block:u_Input_block_1\"" {  } { { "vsrc/CORDIC_top.v" "u_Input_block_1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730897 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cos_sign Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"cos_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840730899 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_sign Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"sin_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840730899 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_s_swap Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"c_s_swap\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840730899 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_angle_to_arith Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"temp_angle_to_arith\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840730899 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[0\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[0\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730900 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[1\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[1\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730900 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[2\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[2\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730900 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[3\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[3\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730900 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[4\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[4\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730900 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[5\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[5\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730901 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[6\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[6\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730901 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_s_swap Input_block.v(56) " "Inferred latch for \"c_s_swap\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730901 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_sign Input_block.v(56) " "Inferred latch for \"sin_sign\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730901 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cos_sign Input_block.v(56) " "Inferred latch for \"cos_sign\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840730901 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show_In_block Show_In_block:u_Show_In_block_1 " "Elaborating entity \"Show_In_block\" for hierarchy \"Show_In_block:u_Show_In_block_1\"" {  } { { "vsrc/CORDIC_top.v" "u_Show_In_block_1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(15) " "Verilog HDL assignment warning at Show_In_block.v(15): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840730913 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(16) " "Verilog HDL assignment warning at Show_In_block.v(16): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840730913 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(17) " "Verilog HDL assignment warning at Show_In_block.v(17): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840730913 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_block Show_In_block:u_Show_In_block_1\|Seg_block:u_Seg_block0 " "Elaborating entity \"Seg_block\" for hierarchy \"Show_In_block:u_Show_In_block_1\|Seg_block:u_Seg_block0\"" {  } { { "vsrc/Show_In_block.v" "u_Seg_block0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_block Arith_block:u_Arith_block " "Elaborating entity \"Arith_block\" for hierarchy \"Arith_block:u_Arith_block\"" {  } { { "vsrc/CORDIC_top.v" "u_Arith_block" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730918 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.data_a 0 Arith_block.v(22) " "Net \"angle.data_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730923 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.waddr_a 0 Arith_block.v(22) " "Net \"angle.waddr_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730923 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.we_a 0 Arith_block.v(22) " "Net \"angle.we_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730923 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_block_Ext Arith_block_Ext:u_Arith_block_Ext " "Elaborating entity \"Arith_block_Ext\" for hierarchy \"Arith_block_Ext:u_Arith_block_Ext\"" {  } { { "vsrc/CORDIC_top.v" "u_Arith_block_Ext" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730924 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.data_a 0 Arith_block_Ext.v(20) " "Net \"angle.data_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730929 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.waddr_a 0 Arith_block_Ext.v(20) " "Net \"angle.waddr_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730929 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.we_a 0 Arith_block_Ext.v(20) " "Net \"angle.we_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840730929 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_block Output_block:u_Output_block " "Elaborating entity \"Output_block\" for hierarchy \"Output_block:u_Output_block\"" {  } { { "vsrc/CORDIC_top.v" "u_Output_block" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_top Output_block:u_Output_block\|UART_top:u_UART_top " "Elaborating entity \"UART_top\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\"" {  } { { "vsrc/Output_block.v" "u_UART_top" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_6byte_tx Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx " "Elaborating entity \"uart_6byte_tx\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\"" {  } { { "vsrc/UART_top.v" "u_uart_6byte_tx" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/UART_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_1byte_tx Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\|uart_1byte_tx:u_uart_1byte_tx " "Elaborating entity \"uart_1byte_tx\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\|uart_1byte_tx:u_uart_1byte_tx\"" {  } { { "vsrc/uart_6byte_tx.v" "u_uart_1byte_tx" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_6byte_tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:u_KeyFilter1 " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:u_KeyFilter1\"" {  } { { "vsrc/CORDIC_top.v" "u_KeyFilter1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840730941 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_5a25ee5e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_5a25ee5e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1700840731618 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 34 E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_Ext_a4ec1b58.hdl.mif " "Memory depth (64) in the design file differs from memory depth (34) in the Memory Initialization File \"E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_Ext_a4ec1b58.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1700840731621 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod0\"" {  } { { "vsrc/Show_In_block.v" "Mod0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Div0\"" {  } { { "vsrc/Show_In_block.v" "Div0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod1\"" {  } { { "vsrc/Show_In_block.v" "Mod1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Div1\"" {  } { { "vsrc/Show_In_block.v" "Div1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod2\"" {  } { { "vsrc/Show_In_block.v" "Mod2" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block:u_Arith_block\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block:u_Arith_block\|Mult1\"" {  } { { "vsrc/Arith_block.v" "Mult1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block_Ext:u_Arith_block_Ext\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block_Ext:u_Arith_block_Ext\|Mult1\"" {  } { { "vsrc/Arith_block_Ext.v" "Mult1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block:u_Arith_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block:u_Arith_block\|Mult0\"" {  } { { "vsrc/Arith_block.v" "Mult0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block_Ext:u_Arith_block_Ext\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block_Ext:u_Arith_block_Ext\|Mult0\"" {  } { { "vsrc/Arith_block_Ext.v" "Mult0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732874 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700840732874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840732907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840732907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840732907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840732907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840732907 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840732907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840732954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840732954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840732965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840732965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840732979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840732979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div0\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840733085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div0 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733085 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840733085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div1\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840733155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div1 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733155 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840733155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arith_block:u_Arith_block\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Arith_block:u_Arith_block\|lpm_mult:Mult1\"" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arith_block:u_Arith_block\|lpm_mult:Mult1 " "Instantiated megafunction \"Arith_block:u_Arith_block\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 42 " "Parameter \"LPM_WIDTHA\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 34 " "Parameter \"LPM_WIDTHB\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 76 " "Parameter \"LPM_WIDTHP\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 76 " "Parameter \"LPM_WIDTHR\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733271 ""}  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840733271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fct " "Found entity 1: mult_fct" {  } { { "db/mult_fct.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/mult_fct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1\"" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1 " "Instantiated megafunction \"Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 42 " "Parameter \"LPM_WIDTHA\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 35 " "Parameter \"LPM_WIDTHB\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 77 " "Parameter \"LPM_WIDTHP\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 77 " "Parameter \"LPM_WIDTHR\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840733331 ""}  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840733331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hct " "Found entity 1: mult_hct" {  } { { "db/mult_hct.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/mult_hct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840733382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840733382 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1700840733884 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1300 " "Ignored 1300 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1300 " "Ignored 1300 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1700840733921 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1700840733921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[6\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[6\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[6\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734021 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[5\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[5\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[5\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734021 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[4\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734021 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[3\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[3\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734021 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[2\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734021 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[1\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840734022 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840734022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vsrc/uart_1byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_1byte_tx.v" 28 -1 0 } } { "vsrc/KeyFilter.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/KeyFilter.v" 12 -1 0 } } { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700840734036 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700840734037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700840739036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.map.smsg " "Generated suppressed messages file E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700840739144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700840739358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840739358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3346 " "Implemented 3346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700840739569 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700840739569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3270 " "Implemented 3270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700840739569 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1700840739569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700840739569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840739600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:45:39 2023 " "Processing ended: Fri Nov 24 23:45:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840739600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840739600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840739600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700840739600 ""}
