
micromouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b48  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08009ce8  08009ce8  00019ce8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a434  0800a434  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a434  0800a434  0001a434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a43c  0800a43c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a43c  0800a43c  0001a43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a440  0800a440  0001a440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200001e4  0800a628  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  0800a628  00020414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112b2  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e26  00000000  00000000  000314c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  000342f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e48  00000000  00000000  00035298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001999d  00000000  00000000  000360e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015796  00000000  00000000  0004fa7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fffc  00000000  00000000  00065213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f520f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005150  00000000  00000000  000f5260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cd0 	.word	0x08009cd0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08009cd0 	.word	0x08009cd0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <turn_LEDs_all>:
#include "LED.h"

void turn_LEDs_all(LED_state state)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	LED_color color_first = Red;
 8000f66:	2300      	movs	r3, #0
 8000f68:	72fb      	strb	r3, [r7, #11]
	LED_color color_last = Yellow;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	72bb      	strb	r3, [r7, #10]

	for(int led_col = color_first; led_col <= color_last; ++led_col)
 8000f6e:	7afb      	ldrb	r3, [r7, #11]
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	e009      	b.n	8000f88 <turn_LEDs_all+0x2c>
	{
		turn_LED(led_col, state);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	79fa      	ldrb	r2, [r7, #7]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f80c 	bl	8000f9a <turn_LED>
	for(int led_col = color_first; led_col <= color_last; ++led_col)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	3301      	adds	r3, #1
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	7abb      	ldrb	r3, [r7, #10]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	ddf1      	ble.n	8000f74 <turn_LEDs_all+0x18>
	}  // for()
}  // turn_LEDs_all(LED_state state)
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <turn_LED>:

void turn_LED(LED_color col, LED_state state)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	460a      	mov	r2, r1
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	71bb      	strb	r3, [r7, #6]
	switch(state)
 8000faa:	79bb      	ldrb	r3, [r7, #6]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d002      	beq.n	8000fb6 <turn_LED+0x1c>
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d005      	beq.n	8000fc0 <turn_LED+0x26>
 8000fb4:	e008      	b.n	8000fc8 <turn_LED+0x2e>
	{
	case Off:
		turn_off_LED_color(col);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f809 	bl	8000fd0 <turn_off_LED_color>
		return;
 8000fbe:	e003      	b.n	8000fc8 <turn_LED+0x2e>
	case On:
		turn_on_LED_color(col);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f824 	bl	8001010 <turn_on_LED_color>
	}
}  // turn_LED(LED_color col, LED_state state)
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <turn_off_LED_color>:

void turn_off_LED_color(LED_color col)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	// TODO - turn off LED_color
	switch(col)
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d811      	bhi.n	8001004 <turn_off_LED_color+0x34>
 8000fe0:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <turn_off_LED_color+0x18>)
 8000fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe6:	bf00      	nop
 8000fe8:	08001005 	.word	0x08001005
 8000fec:	08001005 	.word	0x08001005
 8000ff0:	08001005 	.word	0x08001005
 8000ff4:	08000ff9 	.word	0x08000ff9
	case Blue:
		return;
	case Green:
		return;
	case Yellow:
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <turn_off_LED_color+0x3c>)
 8000ffe:	f002 fff7 	bl	8003ff0 <HAL_GPIO_WritePin>
		return;
 8001002:	bf00      	nop
	}  // switch(col)
}  // turn_off_LED_color(LED_color col)
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40020000 	.word	0x40020000

08001010 <turn_on_LED_color>:

void turn_on_LED_color(LED_color col)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	// TODO - turn off LED_color
	switch(col)
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b03      	cmp	r3, #3
 800101e:	d811      	bhi.n	8001044 <turn_on_LED_color+0x34>
 8001020:	a201      	add	r2, pc, #4	; (adr r2, 8001028 <turn_on_LED_color+0x18>)
 8001022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001026:	bf00      	nop
 8001028:	08001045 	.word	0x08001045
 800102c:	08001045 	.word	0x08001045
 8001030:	08001045 	.word	0x08001045
 8001034:	08001039 	.word	0x08001039
	case Blue:
		return;
	case Green:
		return;
	case Yellow:
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2120      	movs	r1, #32
 800103c:	4803      	ldr	r0, [pc, #12]	; (800104c <turn_on_LED_color+0x3c>)
 800103e:	f002 ffd7 	bl	8003ff0 <HAL_GPIO_WritePin>
		return;
 8001042:	bf00      	nop
	}  // switch(col)
}  // turn_on_LED_color(LED_color col)
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40020000 	.word	0x40020000

08001050 <determine_algorithm>:
#include "algorithm.h"

uint8_t determine_algorithm()
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
	// TODO - fix once begin implementing different algorithms

	uint8_t determined_algorithm = is_switch_on();
 8001056:	f002 f9e1 	bl	800341c <is_switch_on>
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
	determined_algorithm = Flood_Fill_Algo;  // TODO - Remove when not testing
 800105e:	2301      	movs	r3, #1
 8001060:	71fb      	strb	r3, [r7, #7]

	switch(determined_algorithm)
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2b02      	cmp	r3, #2
 8001066:	d00a      	beq.n	800107e <determine_algorithm+0x2e>
 8001068:	2b02      	cmp	r3, #2
 800106a:	dc0a      	bgt.n	8001082 <determine_algorithm+0x32>
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <determine_algorithm+0x26>
 8001070:	2b01      	cmp	r3, #1
 8001072:	d002      	beq.n	800107a <determine_algorithm+0x2a>
 8001074:	e005      	b.n	8001082 <determine_algorithm+0x32>
	{
	case 0:
		return Hug_Left_Algo;
 8001076:	2300      	movs	r3, #0
 8001078:	e004      	b.n	8001084 <determine_algorithm+0x34>
	case 1:
		return Flood_Fill_Algo;
 800107a:	2301      	movs	r3, #1
 800107c:	e002      	b.n	8001084 <determine_algorithm+0x34>
	case 2:
		return Test_Algo;
 800107e:	2302      	movs	r3, #2
 8001080:	e000      	b.n	8001084 <determine_algorithm+0x34>
	}  // switch()

	return -1;
 8001082:	23ff      	movs	r3, #255	; 0xff
}  // determine_algorithm()
 8001084:	4618      	mov	r0, r3
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <do_search_algorithm>:

void do_search_algorithm(algorithm_type algo)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	//  Turn Blue LED on to indicate searching for a path.
	turn_LEDs_all(Off);
 8001096:	2000      	movs	r0, #0
 8001098:	f7ff ff60 	bl	8000f5c <turn_LEDs_all>
	turn_LED(Red, On);
 800109c:	2101      	movs	r1, #1
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff ff7b 	bl	8000f9a <turn_LED>
	turn_LED(Blue, On);
 80010a4:	2101      	movs	r1, #1
 80010a6:	2001      	movs	r0, #1
 80010a8:	f7ff ff77 	bl	8000f9a <turn_LED>

	switch(algo)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d00c      	beq.n	80010cc <do_search_algorithm+0x40>
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	dc0c      	bgt.n	80010d0 <do_search_algorithm+0x44>
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <do_search_algorithm+0x34>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d003      	beq.n	80010c6 <do_search_algorithm+0x3a>
 80010be:	e007      	b.n	80010d0 <do_search_algorithm+0x44>
	{
	case Hug_Left_Algo:
		do_hug_left_algorithm();
 80010c0:	f001 f914 	bl	80022ec <do_hug_left_algorithm>
		return;
 80010c4:	e004      	b.n	80010d0 <do_search_algorithm+0x44>
	case Flood_Fill_Algo:
		do_flood_fill_algorithm();
 80010c6:	f000 f815 	bl	80010f4 <do_flood_fill_algorithm>
		return; // TODO
 80010ca:	e001      	b.n	80010d0 <do_search_algorithm+0x44>
	case Test_Algo:
		do_test_algorithm();
 80010cc:	f002 fa92 	bl	80035f4 <do_test_algorithm>
	}  // switch(algo)
}  // do_search_algorithm(algorithm_type algo)
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <complete_search_algorithm>:

void complete_search_algorithm()
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	af00      	add	r7, sp, #0
	//  Turn Green LED to indicate when done searching for a path or solving a maze
	turn_LEDs_all(Off);
 80010da:	2000      	movs	r0, #0
 80010dc:	f7ff ff3e 	bl	8000f5c <turn_LEDs_all>
	turn_LED(Red, On);
 80010e0:	2101      	movs	r1, #1
 80010e2:	2000      	movs	r0, #0
 80010e4:	f7ff ff59 	bl	8000f9a <turn_LED>
	turn_LED(Green, On);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2002      	movs	r0, #2
 80010ec:	f7ff ff55 	bl	8000f9a <turn_LED>
}  // complete_search_algorithm()
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <do_flood_fill_algorithm>:
#include "flood_fill.h"

void do_flood_fill_algorithm()
{
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	f6ad 0d58 	subw	sp, sp, #2136	; 0x858
 80010fa:	af02      	add	r7, sp, #8
	// Initialize the maze
	flood_fill_maze maze;

	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 80010fc:	2300      	movs	r3, #0
 80010fe:	f887 384f 	strb.w	r3, [r7, #2127]	; 0x84f
 8001102:	e154      	b.n	80013ae <do_flood_fill_algorithm+0x2ba>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8001104:	2300      	movs	r3, #0
 8001106:	f887 384e 	strb.w	r3, [r7, #2126]	; 0x84e
 800110a:	e146      	b.n	800139a <do_flood_fill_algorithm+0x2a6>
		{
			// Initialize distance grid
			if(i <= 7 && j <= 7) maze.distance_grid[i][j] = ((7 - i) + (7 - j));
 800110c:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 8001110:	2b07      	cmp	r3, #7
 8001112:	d81c      	bhi.n	800114e <do_flood_fill_algorithm+0x5a>
 8001114:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001118:	2b07      	cmp	r3, #7
 800111a:	d818      	bhi.n	800114e <do_flood_fill_algorithm+0x5a>
 800111c:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 8001120:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001124:	4413      	add	r3, r2
 8001126:	b2d9      	uxtb	r1, r3
 8001128:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 800112c:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001130:	f1c1 010e 	rsb	r1, r1, #14
 8001134:	b2c8      	uxtb	r0, r1
 8001136:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 800113a:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 800113e:	0112      	lsls	r2, r2, #4
 8001140:	440a      	add	r2, r1
 8001142:	4413      	add	r3, r2
 8001144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001148:	4602      	mov	r2, r0
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	e05e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i <= 7 && j > 7) maze.distance_grid[i][j] = ((7 - i) + (j - 8));
 800114e:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 8001152:	2b07      	cmp	r3, #7
 8001154:	d81b      	bhi.n	800118e <do_flood_fill_algorithm+0x9a>
 8001156:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 800115a:	2b07      	cmp	r3, #7
 800115c:	d917      	bls.n	800118e <do_flood_fill_algorithm+0x9a>
 800115e:	f897 284e 	ldrb.w	r2, [r7, #2126]	; 0x84e
 8001162:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	b2d9      	uxtb	r1, r3
 800116a:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 800116e:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001172:	3901      	subs	r1, #1
 8001174:	b2c8      	uxtb	r0, r1
 8001176:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 800117a:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	440a      	add	r2, r1
 8001182:	4413      	add	r3, r2
 8001184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001188:	4602      	mov	r2, r0
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	e03e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i > 7 && j <= 7) maze.distance_grid[i][j] = ((i - 8) + (7 - j));
 800118e:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 8001192:	2b07      	cmp	r3, #7
 8001194:	d91b      	bls.n	80011ce <do_flood_fill_algorithm+0xda>
 8001196:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 800119a:	2b07      	cmp	r3, #7
 800119c:	d817      	bhi.n	80011ce <do_flood_fill_algorithm+0xda>
 800119e:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 80011a2:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	b2d9      	uxtb	r1, r3
 80011aa:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 80011ae:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80011b2:	3901      	subs	r1, #1
 80011b4:	b2c8      	uxtb	r0, r1
 80011b6:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 80011ba:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	440a      	add	r2, r1
 80011c2:	4413      	add	r3, r2
 80011c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80011c8:	4602      	mov	r2, r0
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	e01e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i > 7 && j > 7) maze.distance_grid[i][j] = ((i - 8) + (j - 8));
 80011ce:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 80011d2:	2b07      	cmp	r3, #7
 80011d4:	d91a      	bls.n	800120c <do_flood_fill_algorithm+0x118>
 80011d6:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80011da:	2b07      	cmp	r3, #7
 80011dc:	d916      	bls.n	800120c <do_flood_fill_algorithm+0x118>
 80011de:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 80011e2:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80011e6:	4413      	add	r3, r2
 80011e8:	b2d9      	uxtb	r1, r3
 80011ea:	f897 284f 	ldrb.w	r2, [r7, #2127]	; 0x84f
 80011ee:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80011f2:	3910      	subs	r1, #16
 80011f4:	b2c8      	uxtb	r0, r1
 80011f6:	f507 6105 	add.w	r1, r7, #2128	; 0x850
 80011fa:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	440a      	add	r2, r1
 8001202:	4413      	add	r3, r2
 8001204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001208:	4602      	mov	r2, r0
 800120a:	701a      	strb	r2, [r3, #0]

			// Initialize cell grid - assume no walls unless border by default
			maze.cell_grid[i][j].walls[North] = No_Wall_Here;
 800120c:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 8001210:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001214:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001218:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	441a      	add	r2, r3
 8001222:	460b      	mov	r3, r1
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	440b      	add	r3, r1
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	4413      	add	r3, r2
 800122c:	4403      	add	r3, r0
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[East] = No_Wall_Here;
 8001232:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 8001236:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 800123a:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 800123e:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001242:	461a      	mov	r2, r3
 8001244:	0092      	lsls	r2, r2, #2
 8001246:	441a      	add	r2, r3
 8001248:	460b      	mov	r3, r1
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	4413      	add	r3, r2
 8001252:	4403      	add	r3, r0
 8001254:	3301      	adds	r3, #1
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[South] = No_Wall_Here;
 800125a:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 800125e:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001262:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001266:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800126a:	461a      	mov	r2, r3
 800126c:	0092      	lsls	r2, r2, #2
 800126e:	441a      	add	r2, r3
 8001270:	460b      	mov	r3, r1
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	011b      	lsls	r3, r3, #4
 8001278:	4413      	add	r3, r2
 800127a:	4403      	add	r3, r0
 800127c:	3302      	adds	r3, #2
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[West] = No_Wall_Here;
 8001282:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 8001286:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 800128a:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 800128e:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001292:	461a      	mov	r2, r3
 8001294:	0092      	lsls	r2, r2, #2
 8001296:	441a      	add	r2, r3
 8001298:	460b      	mov	r3, r1
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	4413      	add	r3, r2
 80012a2:	4403      	add	r3, r0
 80012a4:	3303      	adds	r3, #3
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].visited = Is_Not_Visited;
 80012aa:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 80012ae:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80012b2:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80012b6:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 80012ba:	461a      	mov	r2, r3
 80012bc:	0092      	lsls	r2, r2, #2
 80012be:	441a      	add	r2, r3
 80012c0:	460b      	mov	r3, r1
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	4413      	add	r3, r2
 80012ca:	4403      	add	r3, r0
 80012cc:	3304      	adds	r3, #4
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]

			if(i == 0) maze.cell_grid[i][j].walls[South] = Wall_Here;
 80012d2:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d113      	bne.n	8001302 <do_flood_fill_algorithm+0x20e>
 80012da:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 80012de:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 80012e2:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80012e6:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 80012ea:	461a      	mov	r2, r3
 80012ec:	0092      	lsls	r2, r2, #2
 80012ee:	441a      	add	r2, r3
 80012f0:	460b      	mov	r3, r1
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	4413      	add	r3, r2
 80012fa:	4403      	add	r3, r0
 80012fc:	3302      	adds	r3, #2
 80012fe:	2201      	movs	r2, #1
 8001300:	701a      	strb	r2, [r3, #0]
			if(j == 0) maze.cell_grid[i][j].walls[West] = Wall_Here;
 8001302:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001306:	2b00      	cmp	r3, #0
 8001308:	d113      	bne.n	8001332 <do_flood_fill_algorithm+0x23e>
 800130a:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 800130e:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001312:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001316:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800131a:	461a      	mov	r2, r3
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	441a      	add	r2, r3
 8001320:	460b      	mov	r3, r1
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	440b      	add	r3, r1
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	4413      	add	r3, r2
 800132a:	4403      	add	r3, r0
 800132c:	3303      	adds	r3, #3
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
			if(i == MAP_SIZE - 1) maze.cell_grid[i][j].walls[North] = Wall_Here;
 8001332:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 8001336:	2b0f      	cmp	r3, #15
 8001338:	d112      	bne.n	8001360 <do_flood_fill_algorithm+0x26c>
 800133a:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 800133e:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001342:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001346:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800134a:	461a      	mov	r2, r3
 800134c:	0092      	lsls	r2, r2, #2
 800134e:	441a      	add	r2, r3
 8001350:	460b      	mov	r3, r1
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	4413      	add	r3, r2
 800135a:	4403      	add	r3, r0
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
			if(j == MAP_SIZE - 1) maze.cell_grid[i][j].walls[East] = Wall_Here;
 8001360:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d113      	bne.n	8001390 <do_flood_fill_algorithm+0x29c>
 8001368:	f897 184f 	ldrb.w	r1, [r7, #2127]	; 0x84f
 800136c:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001370:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001374:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001378:	461a      	mov	r2, r3
 800137a:	0092      	lsls	r2, r2, #2
 800137c:	441a      	add	r2, r3
 800137e:	460b      	mov	r3, r1
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	4413      	add	r3, r2
 8001388:	4403      	add	r3, r0
 800138a:	3301      	adds	r3, #1
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8001390:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 8001394:	3301      	adds	r3, #1
 8001396:	f887 384e 	strb.w	r3, [r7, #2126]	; 0x84e
 800139a:	f897 384e 	ldrb.w	r3, [r7, #2126]	; 0x84e
 800139e:	2b0f      	cmp	r3, #15
 80013a0:	f67f aeb4 	bls.w	800110c <do_flood_fill_algorithm+0x18>
	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 80013a4:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 80013a8:	3301      	adds	r3, #1
 80013aa:	f887 384f 	strb.w	r3, [r7, #2127]	; 0x84f
 80013ae:	f897 384f 	ldrb.w	r3, [r7, #2127]	; 0x84f
 80013b2:	2b0f      	cmp	r3, #15
 80013b4:	f67f aea6 	bls.w	8001104 <do_flood_fill_algorithm+0x10>
//	maze.cell_grid[0][0].walls[East] = Wall_Here;
//	maze.cell_grid[0][1].walls[West] = Wall_Here;

	// Do flood fill algorithm

	maze_direction desired_direction = North;  // the direction that we want to move in next
 80013b8:	2300      	movs	r3, #0
 80013ba:	f887 384d 	strb.w	r3, [r7, #2125]	; 0x84d
	maze_direction direction = desired_direction;  // the direction we're currently facing
 80013be:	f897 384d 	ldrb.w	r3, [r7, #2125]	; 0x84d
 80013c2:	f887 384c 	strb.w	r3, [r7, #2124]	; 0x84c
	coordinate next_coordinate;
	init_coordinate(&next_coordinate, 0, 0);  // Always start in South, West corner facing North.
 80013c6:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fe28 	bl	8002024 <init_coordinate>

	coordinate c = next_coordinate;  // c is the coordinate that we are currently in
 80013d4:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80013d8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80013dc:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80013e0:	f2a2 620c 	subw	r2, r2, #1548	; 0x60c
 80013e4:	8812      	ldrh	r2, [r2, #0]
 80013e6:	801a      	strh	r2, [r3, #0]

	stack stack;

	print_maze(&maze, c, direction);
 80013e8:	f897 284c 	ldrb.w	r2, [r7, #2124]	; 0x84c
 80013ec:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80013f0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80013f4:	f507 7012 	add.w	r0, r7, #584	; 0x248
 80013f8:	6819      	ldr	r1, [r3, #0]
 80013fa:	f000 fe27 	bl	800204c <print_maze>

	while(1)
	{
		if (requested_manual_command != AUTON_CHAR)
 80013fe:	4bbd      	ldr	r3, [pc, #756]	; (80016f4 <do_flood_fill_algorithm+0x600>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b41      	cmp	r3, #65	; 0x41
 8001404:	f040 8419 	bne.w	8001c3a <do_flood_fill_algorithm+0xb46>
		{
			return;
		}  // if (requested_manual_command != AUTON_CHAR)
		switch(direction)
 8001408:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 800140c:	2b04      	cmp	r3, #4
 800140e:	d841      	bhi.n	8001494 <do_flood_fill_algorithm+0x3a0>
 8001410:	a201      	add	r2, pc, #4	; (adr r2, 8001418 <do_flood_fill_algorithm+0x324>)
 8001412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001416:	bf00      	nop
 8001418:	0800142d 	.word	0x0800142d
 800141c:	08001447 	.word	0x08001447
 8001420:	08001461 	.word	0x08001461
 8001424:	0800147b 	.word	0x0800147b
 8001428:	08001495 	.word	0x08001495
		{
		case North:
			c.y += 1;
 800142c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001430:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001434:	785b      	ldrb	r3, [r3, #1]
 8001436:	3301      	adds	r3, #1
 8001438:	b2da      	uxtb	r2, r3
 800143a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800143e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001442:	705a      	strb	r2, [r3, #1]
			break;
 8001444:	e026      	b.n	8001494 <do_flood_fill_algorithm+0x3a0>
		case East:
			c.x += 1;
 8001446:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800144a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001458:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800145c:	701a      	strb	r2, [r3, #0]
			break;
 800145e:	e019      	b.n	8001494 <do_flood_fill_algorithm+0x3a0>
		case South:
			c.y -= 1;
 8001460:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001464:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001468:	785b      	ldrb	r3, [r3, #1]
 800146a:	3b01      	subs	r3, #1
 800146c:	b2da      	uxtb	r2, r3
 800146e:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001472:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001476:	705a      	strb	r2, [r3, #1]
			break;
 8001478:	e00c      	b.n	8001494 <do_flood_fill_algorithm+0x3a0>
		case West:
			c.x -= 1;
 800147a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800147e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	3b01      	subs	r3, #1
 8001486:	b2da      	uxtb	r2, r3
 8001488:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800148c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001490:	701a      	strb	r2, [r3, #0]
			break;
 8001492:	bf00      	nop
			break;
		}  // switch(direction)

		// visiting_coord should now be the coordinate that we're on.

		printf("Currently at x=%i, y=%i facing direction=%i.\r\n", c.x, c.y, direction);
 8001494:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001498:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	4619      	mov	r1, r3
 80014a0:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80014a4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	461a      	mov	r2, r3
 80014ac:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 80014b0:	4891      	ldr	r0, [pc, #580]	; (80016f8 <do_flood_fill_algorithm+0x604>)
 80014b2:	f006 f8a9 	bl	8007608 <iprintf>
		char buf[20];
		sprintf((char *)buf, "@%i,%i,%i,,,,,,,,,,,,,", c.x, c.y, direction);
 80014b6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80014ba:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80014c6:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	4619      	mov	r1, r3
 80014ce:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 80014d2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	460b      	mov	r3, r1
 80014da:	4988      	ldr	r1, [pc, #544]	; (80016fc <do_flood_fill_algorithm+0x608>)
 80014dc:	f006 f938 	bl	8007750 <siprintf>
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 80014e0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80014e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014e8:	2214      	movs	r2, #20
 80014ea:	4885      	ldr	r0, [pc, #532]	; (8001700 <do_flood_fill_algorithm+0x60c>)
 80014ec:	f004 fa47 	bl	800597e <HAL_UART_Transmit>

		if(!maze.cell_grid[c.y][c.x].visited)
 80014f0:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80014f4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001500:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	461c      	mov	r4, r3
 8001508:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800150c:	f5a3 61c1 	sub.w	r1, r3, #1544	; 0x608
 8001510:	4622      	mov	r2, r4
 8001512:	0092      	lsls	r2, r2, #2
 8001514:	4422      	add	r2, r4
 8001516:	4603      	mov	r3, r0
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4403      	add	r3, r0
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	4413      	add	r3, r2
 8001520:	440b      	add	r3, r1
 8001522:	3304      	adds	r3, #4
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f040 82c5 	bne.w	8001ab6 <do_flood_fill_algorithm+0x9c2>
		{
			// Move in direction for unvisited cell
			go_forward_one_unit();
 800152c:	f001 fc66 	bl	8002dfc <go_forward_one_unit>

			print_maze(&maze, c, direction);
 8001530:	f897 284c 	ldrb.w	r2, [r7, #2124]	; 0x84c
 8001534:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001538:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800153c:	f507 7012 	add.w	r0, r7, #584	; 0x248
 8001540:	6819      	ldr	r1, [r3, #0]
 8001542:	f000 fd83 	bl	800204c <print_maze>

			if(is_there_wall_on_direction(Left))
 8001546:	2000      	movs	r0, #0
 8001548:	f002 f87e 	bl	8003648 <is_there_wall_on_direction>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 80c8 	beq.w	80016e4 <do_flood_fill_algorithm+0x5f0>
			{
				maze.cell_grid[c.y][c.x].walls[(direction - 1) % 4] = Wall_Here;
 8001554:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001558:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800155c:	785b      	ldrb	r3, [r3, #1]
 800155e:	461c      	mov	r4, r3
 8001560:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001564:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461d      	mov	r5, r3
 800156c:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 8001570:	3b01      	subs	r3, #1
 8001572:	425a      	negs	r2, r3
 8001574:	f003 0103 	and.w	r1, r3, #3
 8001578:	f002 0303 	and.w	r3, r2, #3
 800157c:	bf58      	it	pl
 800157e:	4259      	negpl	r1, r3
 8001580:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001584:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001588:	462a      	mov	r2, r5
 800158a:	0092      	lsls	r2, r2, #2
 800158c:	442a      	add	r2, r5
 800158e:	4623      	mov	r3, r4
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4423      	add	r3, r4
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	4413      	add	r3, r2
 8001598:	4403      	add	r3, r0
 800159a:	440b      	add	r3, r1
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
				switch(direction)
 80015a0:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 80015a4:	2b04      	cmp	r3, #4
 80015a6:	f200 80ae 	bhi.w	8001706 <do_flood_fill_algorithm+0x612>
 80015aa:	a201      	add	r2, pc, #4	; (adr r2, 80015b0 <do_flood_fill_algorithm+0x4bc>)
 80015ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b0:	080015c5 	.word	0x080015c5
 80015b4:	0800160f 	.word	0x0800160f
 80015b8:	08001655 	.word	0x08001655
 80015bc:	0800169d 	.word	0x0800169d
 80015c0:	08001707 	.word	0x08001707
				{
				case North:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80015c4:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80015c8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b0e      	cmp	r3, #14
 80015d0:	f200 808a 	bhi.w	80016e8 <do_flood_fill_algorithm+0x5f4>
 80015d4:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80015d8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015dc:	785b      	ldrb	r3, [r3, #1]
 80015de:	4618      	mov	r0, r3
 80015e0:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80015e4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80015f0:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80015f4:	461a      	mov	r2, r3
 80015f6:	0092      	lsls	r2, r2, #2
 80015f8:	441a      	add	r2, r3
 80015fa:	4603      	mov	r3, r0
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4403      	add	r3, r0
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	4413      	add	r3, r2
 8001604:	440b      	add	r3, r1
 8001606:	3303      	adds	r3, #3
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
					break;
 800160c:	e06c      	b.n	80016e8 <do_flood_fill_algorithm+0x5f4>
				case East:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 800160e:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001612:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001616:	785b      	ldrb	r3, [r3, #1]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d067      	beq.n	80016ec <do_flood_fill_algorithm+0x5f8>
 800161c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001620:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001624:	785b      	ldrb	r3, [r3, #1]
 8001626:	1e59      	subs	r1, r3, #1
 8001628:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800162c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	461c      	mov	r4, r3
 8001634:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001638:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 800163c:	4622      	mov	r2, r4
 800163e:	0092      	lsls	r2, r2, #2
 8001640:	4422      	add	r2, r4
 8001642:	460b      	mov	r3, r1
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	011b      	lsls	r3, r3, #4
 800164a:	4413      	add	r3, r2
 800164c:	4403      	add	r3, r0
 800164e:	2201      	movs	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
					break;
 8001652:	e04b      	b.n	80016ec <do_flood_fill_algorithm+0x5f8>
				case South:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 8001654:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001658:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d046      	beq.n	80016f0 <do_flood_fill_algorithm+0x5fc>
 8001662:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001666:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800166a:	785b      	ldrb	r3, [r3, #1]
 800166c:	4618      	mov	r0, r3
 800166e:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001672:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	3b01      	subs	r3, #1
 800167a:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 800167e:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 8001682:	461a      	mov	r2, r3
 8001684:	0092      	lsls	r2, r2, #2
 8001686:	441a      	add	r2, r3
 8001688:	4603      	mov	r3, r0
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4403      	add	r3, r0
 800168e:	011b      	lsls	r3, r3, #4
 8001690:	4413      	add	r3, r2
 8001692:	440b      	add	r3, r1
 8001694:	3301      	adds	r3, #1
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
					break;
 800169a:	e029      	b.n	80016f0 <do_flood_fill_algorithm+0x5fc>
				case West:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 800169c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80016a0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016a4:	785b      	ldrb	r3, [r3, #1]
 80016a6:	2b0e      	cmp	r3, #14
 80016a8:	d82c      	bhi.n	8001704 <do_flood_fill_algorithm+0x610>
 80016aa:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80016ae:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016b2:	785b      	ldrb	r3, [r3, #1]
 80016b4:	1c59      	adds	r1, r3, #1
 80016b6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80016ba:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461c      	mov	r4, r3
 80016c2:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80016c6:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80016ca:	4622      	mov	r2, r4
 80016cc:	0092      	lsls	r2, r2, #2
 80016ce:	4422      	add	r2, r4
 80016d0:	460b      	mov	r3, r1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	011b      	lsls	r3, r3, #4
 80016d8:	4413      	add	r3, r2
 80016da:	4403      	add	r3, r0
 80016dc:	3302      	adds	r3, #2
 80016de:	2201      	movs	r2, #1
 80016e0:	701a      	strb	r2, [r3, #0]
					break;
 80016e2:	e00f      	b.n	8001704 <do_flood_fill_algorithm+0x610>
				case Unknown:
					break;
				}  // switch(direction)
			}  // if(is_there_wall_on_direction(Left))
 80016e4:	bf00      	nop
 80016e6:	e00e      	b.n	8001706 <do_flood_fill_algorithm+0x612>
					break;
 80016e8:	bf00      	nop
 80016ea:	e00c      	b.n	8001706 <do_flood_fill_algorithm+0x612>
					break;
 80016ec:	bf00      	nop
 80016ee:	e00a      	b.n	8001706 <do_flood_fill_algorithm+0x612>
					break;
 80016f0:	bf00      	nop
 80016f2:	e008      	b.n	8001706 <do_flood_fill_algorithm+0x612>
 80016f4:	20000001 	.word	0x20000001
 80016f8:	08009ce8 	.word	0x08009ce8
 80016fc:	08009d18 	.word	0x08009d18
 8001700:	200003ac 	.word	0x200003ac
					break;
 8001704:	bf00      	nop

			if (requested_manual_command != AUTON_CHAR)
 8001706:	4bd9      	ldr	r3, [pc, #868]	; (8001a6c <do_flood_fill_algorithm+0x978>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b41      	cmp	r3, #65	; 0x41
 800170c:	f040 8297 	bne.w	8001c3e <do_flood_fill_algorithm+0xb4a>
			{
				return;
			}  // if (requested_manual_command != AUTON_CHAR)

			if(is_there_wall_on_direction(Front))
 8001710:	2001      	movs	r0, #1
 8001712:	f001 ff99 	bl	8003648 <is_there_wall_on_direction>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 80c1 	beq.w	80018a0 <do_flood_fill_algorithm+0x7ac>
			{
				maze.cell_grid[c.y][c.x].walls[direction] = Wall_Here;
 800171e:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001722:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	461c      	mov	r4, r3
 800172a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800172e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461d      	mov	r5, r3
 8001736:	f897 184c 	ldrb.w	r1, [r7, #2124]	; 0x84c
 800173a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800173e:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001742:	462a      	mov	r2, r5
 8001744:	0092      	lsls	r2, r2, #2
 8001746:	442a      	add	r2, r5
 8001748:	4623      	mov	r3, r4
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4423      	add	r3, r4
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	4413      	add	r3, r2
 8001752:	4403      	add	r3, r0
 8001754:	440b      	add	r3, r1
 8001756:	2201      	movs	r2, #1
 8001758:	701a      	strb	r2, [r3, #0]
				switch(direction)
 800175a:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 800175e:	2b04      	cmp	r3, #4
 8001760:	f200 80a7 	bhi.w	80018b2 <do_flood_fill_algorithm+0x7be>
 8001764:	a201      	add	r2, pc, #4	; (adr r2, 800176c <do_flood_fill_algorithm+0x678>)
 8001766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176a:	bf00      	nop
 800176c:	08001781 	.word	0x08001781
 8001770:	080017cb 	.word	0x080017cb
 8001774:	08001813 	.word	0x08001813
 8001778:	08001859 	.word	0x08001859
 800177c:	080018b3 	.word	0x080018b3
				{
				case North:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 8001780:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001784:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001788:	785b      	ldrb	r3, [r3, #1]
 800178a:	2b0e      	cmp	r3, #14
 800178c:	f200 808a 	bhi.w	80018a4 <do_flood_fill_algorithm+0x7b0>
 8001790:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001794:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001798:	785b      	ldrb	r3, [r3, #1]
 800179a:	1c59      	adds	r1, r3, #1
 800179c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80017a0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461c      	mov	r4, r3
 80017a8:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80017ac:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80017b0:	4622      	mov	r2, r4
 80017b2:	0092      	lsls	r2, r2, #2
 80017b4:	4422      	add	r2, r4
 80017b6:	460b      	mov	r3, r1
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	440b      	add	r3, r1
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	4413      	add	r3, r2
 80017c0:	4403      	add	r3, r0
 80017c2:	3302      	adds	r3, #2
 80017c4:	2201      	movs	r2, #1
 80017c6:	701a      	strb	r2, [r3, #0]
					break;
 80017c8:	e06c      	b.n	80018a4 <do_flood_fill_algorithm+0x7b0>
				case East:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80017ca:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80017ce:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b0e      	cmp	r3, #14
 80017d6:	d867      	bhi.n	80018a8 <do_flood_fill_algorithm+0x7b4>
 80017d8:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80017dc:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017e0:	785b      	ldrb	r3, [r3, #1]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80017e8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	3301      	adds	r3, #1
 80017f0:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80017f4:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80017f8:	461a      	mov	r2, r3
 80017fa:	0092      	lsls	r2, r2, #2
 80017fc:	441a      	add	r2, r3
 80017fe:	4603      	mov	r3, r0
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4403      	add	r3, r0
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	4413      	add	r3, r2
 8001808:	440b      	add	r3, r1
 800180a:	3303      	adds	r3, #3
 800180c:	2201      	movs	r2, #1
 800180e:	701a      	strb	r2, [r3, #0]
					break;
 8001810:	e04a      	b.n	80018a8 <do_flood_fill_algorithm+0x7b4>
				case South:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 8001812:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001816:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d045      	beq.n	80018ac <do_flood_fill_algorithm+0x7b8>
 8001820:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001824:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001828:	785b      	ldrb	r3, [r3, #1]
 800182a:	1e59      	subs	r1, r3, #1
 800182c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001830:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	461c      	mov	r4, r3
 8001838:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800183c:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001840:	4622      	mov	r2, r4
 8001842:	0092      	lsls	r2, r2, #2
 8001844:	4422      	add	r2, r4
 8001846:	460b      	mov	r3, r1
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	440b      	add	r3, r1
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	4413      	add	r3, r2
 8001850:	4403      	add	r3, r0
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
					break;
 8001856:	e029      	b.n	80018ac <do_flood_fill_algorithm+0x7b8>
				case West:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 8001858:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800185c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d024      	beq.n	80018b0 <do_flood_fill_algorithm+0x7bc>
 8001866:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800186a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800186e:	785b      	ldrb	r3, [r3, #1]
 8001870:	4618      	mov	r0, r3
 8001872:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001876:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	3b01      	subs	r3, #1
 800187e:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001882:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 8001886:	461a      	mov	r2, r3
 8001888:	0092      	lsls	r2, r2, #2
 800188a:	441a      	add	r2, r3
 800188c:	4603      	mov	r3, r0
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4403      	add	r3, r0
 8001892:	011b      	lsls	r3, r3, #4
 8001894:	4413      	add	r3, r2
 8001896:	440b      	add	r3, r1
 8001898:	3301      	adds	r3, #1
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
					break;
 800189e:	e007      	b.n	80018b0 <do_flood_fill_algorithm+0x7bc>
				case Unknown:
					break;
				}  // switch(direction)

			}  // if(is_there_wall_on_direction(Front))
 80018a0:	bf00      	nop
 80018a2:	e006      	b.n	80018b2 <do_flood_fill_algorithm+0x7be>
					break;
 80018a4:	bf00      	nop
 80018a6:	e004      	b.n	80018b2 <do_flood_fill_algorithm+0x7be>
					break;
 80018a8:	bf00      	nop
 80018aa:	e002      	b.n	80018b2 <do_flood_fill_algorithm+0x7be>
					break;
 80018ac:	bf00      	nop
 80018ae:	e000      	b.n	80018b2 <do_flood_fill_algorithm+0x7be>
					break;
 80018b0:	bf00      	nop

			if (requested_manual_command != AUTON_CHAR)
 80018b2:	4b6e      	ldr	r3, [pc, #440]	; (8001a6c <do_flood_fill_algorithm+0x978>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b41      	cmp	r3, #65	; 0x41
 80018b8:	f040 81c3 	bne.w	8001c42 <do_flood_fill_algorithm+0xb4e>
			{
				return;
			}  // if (requested_manual_command != AUTON_CHAR)

			if(is_there_wall_on_direction(Right))
 80018bc:	2002      	movs	r0, #2
 80018be:	f001 fec3 	bl	8003648 <is_there_wall_on_direction>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 80c9 	beq.w	8001a5c <do_flood_fill_algorithm+0x968>
			{
				maze.cell_grid[c.y][c.x].walls[(direction + 1) % 4] = Wall_Here;
 80018ca:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80018ce:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80018d2:	785b      	ldrb	r3, [r3, #1]
 80018d4:	461c      	mov	r4, r3
 80018d6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80018da:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	461d      	mov	r5, r3
 80018e2:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 80018e6:	3301      	adds	r3, #1
 80018e8:	425a      	negs	r2, r3
 80018ea:	f003 0103 	and.w	r1, r3, #3
 80018ee:	f002 0303 	and.w	r3, r2, #3
 80018f2:	bf58      	it	pl
 80018f4:	4259      	negpl	r1, r3
 80018f6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80018fa:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80018fe:	462a      	mov	r2, r5
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	442a      	add	r2, r5
 8001904:	4623      	mov	r3, r4
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4423      	add	r3, r4
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	4413      	add	r3, r2
 800190e:	4403      	add	r3, r0
 8001910:	440b      	add	r3, r1
 8001912:	2201      	movs	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
				switch(direction)
 8001916:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 800191a:	2b04      	cmp	r3, #4
 800191c:	f200 80a9 	bhi.w	8001a72 <do_flood_fill_algorithm+0x97e>
 8001920:	a201      	add	r2, pc, #4	; (adr r2, 8001928 <do_flood_fill_algorithm+0x834>)
 8001922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001926:	bf00      	nop
 8001928:	0800193d 	.word	0x0800193d
 800192c:	08001987 	.word	0x08001987
 8001930:	080019cf 	.word	0x080019cf
 8001934:	08001a17 	.word	0x08001a17
 8001938:	08001a73 	.word	0x08001a73
				{
				case North:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 800193c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001940:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 808a 	beq.w	8001a60 <do_flood_fill_algorithm+0x96c>
 800194c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001950:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001954:	785b      	ldrb	r3, [r3, #1]
 8001956:	4618      	mov	r0, r3
 8001958:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800195c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	3b01      	subs	r3, #1
 8001964:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 8001968:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 800196c:	461a      	mov	r2, r3
 800196e:	0092      	lsls	r2, r2, #2
 8001970:	441a      	add	r2, r3
 8001972:	4603      	mov	r3, r0
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4403      	add	r3, r0
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	4413      	add	r3, r2
 800197c:	440b      	add	r3, r1
 800197e:	3301      	adds	r3, #1
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
					break;
 8001984:	e06c      	b.n	8001a60 <do_flood_fill_algorithm+0x96c>
				case East:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 8001986:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 800198a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800198e:	785b      	ldrb	r3, [r3, #1]
 8001990:	2b0e      	cmp	r3, #14
 8001992:	d867      	bhi.n	8001a64 <do_flood_fill_algorithm+0x970>
 8001994:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001998:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800199c:	785b      	ldrb	r3, [r3, #1]
 800199e:	1c59      	adds	r1, r3, #1
 80019a0:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80019a4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	461c      	mov	r4, r3
 80019ac:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80019b0:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80019b4:	4622      	mov	r2, r4
 80019b6:	0092      	lsls	r2, r2, #2
 80019b8:	4422      	add	r2, r4
 80019ba:	460b      	mov	r3, r1
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	440b      	add	r3, r1
 80019c0:	011b      	lsls	r3, r3, #4
 80019c2:	4413      	add	r3, r2
 80019c4:	4403      	add	r3, r0
 80019c6:	3302      	adds	r3, #2
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
					break;
 80019cc:	e04a      	b.n	8001a64 <do_flood_fill_algorithm+0x970>
				case South:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80019ce:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80019d2:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b0e      	cmp	r3, #14
 80019da:	d845      	bhi.n	8001a68 <do_flood_fill_algorithm+0x974>
 80019dc:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80019e0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019e4:	785b      	ldrb	r3, [r3, #1]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 80019ec:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	3301      	adds	r3, #1
 80019f4:	f507 6205 	add.w	r2, r7, #2128	; 0x850
 80019f8:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80019fc:	461a      	mov	r2, r3
 80019fe:	0092      	lsls	r2, r2, #2
 8001a00:	441a      	add	r2, r3
 8001a02:	4603      	mov	r3, r0
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	4403      	add	r3, r0
 8001a08:	011b      	lsls	r3, r3, #4
 8001a0a:	4413      	add	r3, r2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3303      	adds	r3, #3
 8001a10:	2201      	movs	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
					break;
 8001a14:	e028      	b.n	8001a68 <do_flood_fill_algorithm+0x974>
				case West:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 8001a16:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a1a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a1e:	785b      	ldrb	r3, [r3, #1]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d025      	beq.n	8001a70 <do_flood_fill_algorithm+0x97c>
 8001a24:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a28:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a2c:	785b      	ldrb	r3, [r3, #1]
 8001a2e:	1e59      	subs	r1, r3, #1
 8001a30:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a34:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	461c      	mov	r4, r3
 8001a3c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a40:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001a44:	4622      	mov	r2, r4
 8001a46:	0092      	lsls	r2, r2, #2
 8001a48:	4422      	add	r2, r4
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	011b      	lsls	r3, r3, #4
 8001a52:	4413      	add	r3, r2
 8001a54:	4403      	add	r3, r0
 8001a56:	2201      	movs	r2, #1
 8001a58:	701a      	strb	r2, [r3, #0]
					break;
 8001a5a:	e009      	b.n	8001a70 <do_flood_fill_algorithm+0x97c>
				case Unknown:
					break;
				}  // switch(direction)

			}  // if(is_there_wall_on_direction(Right))
 8001a5c:	bf00      	nop
 8001a5e:	e008      	b.n	8001a72 <do_flood_fill_algorithm+0x97e>
					break;
 8001a60:	bf00      	nop
 8001a62:	e006      	b.n	8001a72 <do_flood_fill_algorithm+0x97e>
					break;
 8001a64:	bf00      	nop
 8001a66:	e004      	b.n	8001a72 <do_flood_fill_algorithm+0x97e>
					break;
 8001a68:	bf00      	nop
 8001a6a:	e002      	b.n	8001a72 <do_flood_fill_algorithm+0x97e>
 8001a6c:	20000001 	.word	0x20000001
					break;
 8001a70:	bf00      	nop

			if (requested_manual_command != AUTON_CHAR)
 8001a72:	4b78      	ldr	r3, [pc, #480]	; (8001c54 <do_flood_fill_algorithm+0xb60>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b41      	cmp	r3, #65	; 0x41
 8001a78:	f040 80e5 	bne.w	8001c46 <do_flood_fill_algorithm+0xb52>
			{
				return;
			}  // if (requested_manual_command != AUTON_CHAR)

			maze.cell_grid[c.y][c.x].visited = 1;
 8001a7c:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a80:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a84:	785b      	ldrb	r3, [r3, #1]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a8c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461c      	mov	r4, r3
 8001a94:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001a98:	f5a3 61c1 	sub.w	r1, r3, #1544	; 0x608
 8001a9c:	4622      	mov	r2, r4
 8001a9e:	0092      	lsls	r2, r2, #2
 8001aa0:	4422      	add	r2, r4
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4403      	add	r3, r0
 8001aa8:	011b      	lsls	r3, r3, #4
 8001aaa:	4413      	add	r3, r2
 8001aac:	440b      	add	r3, r1
 8001aae:	3304      	adds	r3, #4
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
 8001ab4:	e00c      	b.n	8001ad0 <do_flood_fill_algorithm+0x9dc>

		}  // if(!maze.cell_grid[c.y][c.x].visited)
		else
		{
			// Move in direction for visited cell
			go_forward_one_unit();
 8001ab6:	f001 f9a1 	bl	8002dfc <go_forward_one_unit>

			print_maze(&maze, c, direction);
 8001aba:	f897 284c 	ldrb.w	r2, [r7, #2124]	; 0x84c
 8001abe:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001ac2:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001ac6:	f507 7012 	add.w	r0, r7, #584	; 0x248
 8001aca:	6819      	ldr	r1, [r3, #0]
 8001acc:	f000 fabe 	bl	800204c <print_maze>
		}

		if(found_flood_fill_destination(c, &maze))
 8001ad0:	f507 7212 	add.w	r2, r7, #584	; 0x248
 8001ad4:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001ad8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001adc:	4611      	mov	r1, r2
 8001ade:	6818      	ldr	r0, [r3, #0]
 8001ae0:	f000 f914 	bl	8001d0c <found_flood_fill_destination>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d018      	beq.n	8001b1c <do_flood_fill_algorithm+0xa28>
		{
			set_servo_angle(Front);
 8001aea:	2001      	movs	r0, #1
 8001aec:	f001 f992 	bl	8002e14 <set_servo_angle>
			printf("Completed maze!\r\n");
 8001af0:	4859      	ldr	r0, [pc, #356]	; (8001c58 <do_flood_fill_algorithm+0xb64>)
 8001af2:	f005 fe25 	bl	8007740 <puts>
			char buf[20];
			memcpy(buf, "&COMPLETED,,,,,,,,,", 20);
 8001af6:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001afa:	f5a3 6305 	sub.w	r3, r3, #2128	; 0x850
 8001afe:	4a57      	ldr	r2, [pc, #348]	; (8001c5c <do_flood_fill_algorithm+0xb68>)
 8001b00:	461c      	mov	r4, r3
 8001b02:	4615      	mov	r5, r2
 8001b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b08:	682b      	ldr	r3, [r5, #0]
 8001b0a:	6023      	str	r3, [r4, #0]
			HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8001b0c:	4639      	mov	r1, r7
 8001b0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b12:	2214      	movs	r2, #20
 8001b14:	4852      	ldr	r0, [pc, #328]	; (8001c60 <do_flood_fill_algorithm+0xb6c>)
 8001b16:	f003 ff32 	bl	800597e <HAL_UART_Transmit>
 8001b1a:	e097      	b.n	8001c4c <do_flood_fill_algorithm+0xb58>
			return;
		}  // if(found_flood_fill_destination(&c, &maze))


		// need to figure next direction to go to and also update rest of distance grid.
		desired_direction = minus_one_neighbor(&maze, c, &stack);
 8001b1c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b20:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001b24:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001b28:	f507 7012 	add.w	r0, r7, #584	; 0x248
 8001b2c:	6819      	ldr	r1, [r3, #0]
 8001b2e:	f000 f907 	bl	8001d40 <minus_one_neighbor>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f887 384d 	strb.w	r3, [r7, #2125]	; 0x84d

		if(desired_direction == Unknown)
 8001b38:	f897 384d 	ldrb.w	r3, [r7, #2125]	; 0x84d
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d130      	bne.n	8001ba2 <do_flood_fill_algorithm+0xaae>
		{
			while(!stack_is_empty(&stack))
 8001b40:	e019      	b.n	8001b76 <do_flood_fill_algorithm+0xa82>
			{
				if (requested_manual_command != AUTON_CHAR)
 8001b42:	4b44      	ldr	r3, [pc, #272]	; (8001c54 <do_flood_fill_algorithm+0xb60>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b41      	cmp	r3, #65	; 0x41
 8001b48:	d17f      	bne.n	8001c4a <do_flood_fill_algorithm+0xb56>
				{
					return;
				}  // if (requested_manual_command != AUTON_CHAR)
				// get the cell to test from the stack
				next_coordinate = pop_stack(&stack);
 8001b4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 f89c 	bl	8001c8c <pop_stack>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001b5a:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 8001b5e:	801a      	strh	r2, [r3, #0]
				// find a neighbor cell with distance one less than current
				minus_one_neighbor(&maze, next_coordinate, &stack);
 8001b60:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b64:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001b68:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 8001b6c:	f507 7012 	add.w	r0, r7, #584	; 0x248
 8001b70:	6819      	ldr	r1, [r3, #0]
 8001b72:	f000 f8e5 	bl	8001d40 <minus_one_neighbor>
			while(!stack_is_empty(&stack))
 8001b76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 f874 	bl	8001c68 <stack_is_empty>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0dd      	beq.n	8001b42 <do_flood_fill_algorithm+0xa4e>
			}  // while(stack.index != 0)
			// next_direction is the direction to go to next
			desired_direction = minus_one_neighbor(&maze, c, &stack);
 8001b86:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001b8a:	f507 6305 	add.w	r3, r7, #2128	; 0x850
 8001b8e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001b92:	f507 7012 	add.w	r0, r7, #584	; 0x248
 8001b96:	6819      	ldr	r1, [r3, #0]
 8001b98:	f000 f8d2 	bl	8001d40 <minus_one_neighbor>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	f887 384d 	strb.w	r3, [r7, #2125]	; 0x84d
		}  // if(next_direction == Unknown)

		int difference = desired_direction - direction;
 8001ba2:	f897 284d 	ldrb.w	r2, [r7, #2125]	; 0x84d
 8001ba6:	f897 384c 	ldrb.w	r3, [r7, #2124]	; 0x84c
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
		char buf2[20];
		sprintf((char *)buf2, "^%i,%i,%i,,,,,,,,,,,,,", direction, desired_direction, difference % 4);
 8001bb0:	f897 184c 	ldrb.w	r1, [r7, #2124]	; 0x84c
 8001bb4:	f897 484d 	ldrb.w	r4, [r7, #2125]	; 0x84d
 8001bb8:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001bbc:	425a      	negs	r2, r3
 8001bbe:	f003 0303 	and.w	r3, r3, #3
 8001bc2:	f002 0203 	and.w	r2, r2, #3
 8001bc6:	bf58      	it	pl
 8001bc8:	4253      	negpl	r3, r2
 8001bca:	f107 0014 	add.w	r0, r7, #20
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	4623      	mov	r3, r4
 8001bd2:	460a      	mov	r2, r1
 8001bd4:	4923      	ldr	r1, [pc, #140]	; (8001c64 <do_flood_fill_algorithm+0xb70>)
 8001bd6:	f005 fdbb 	bl	8007750 <siprintf>
		HAL_UART_Transmit(&huart6, buf2, sizeof(buf2), 1000);
 8001bda:	f107 0114 	add.w	r1, r7, #20
 8001bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be2:	2214      	movs	r2, #20
 8001be4:	481e      	ldr	r0, [pc, #120]	; (8001c60 <do_flood_fill_algorithm+0xb6c>)
 8001be6:	f003 feca 	bl	800597e <HAL_UART_Transmit>
		switch(difference % 4)
 8001bea:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001bee:	425a      	negs	r2, r3
 8001bf0:	f003 0303 	and.w	r3, r3, #3
 8001bf4:	f002 0203 	and.w	r2, r2, #3
 8001bf8:	bf58      	it	pl
 8001bfa:	4253      	negpl	r3, r2
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d816      	bhi.n	8001c2e <do_flood_fill_algorithm+0xb3a>
 8001c00:	a201      	add	r2, pc, #4	; (adr r2, 8001c08 <do_flood_fill_algorithm+0xb14>)
 8001c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c06:	bf00      	nop
 8001c08:	08001c2f 	.word	0x08001c2f
 8001c0c:	08001c19 	.word	0x08001c19
 8001c10:	08001c21 	.word	0x08001c21
 8001c14:	08001c27 	.word	0x08001c27
		{
		case 0:
			break;
		case 1:
			rotate_direction_90(Right);
 8001c18:	2002      	movs	r0, #2
 8001c1a:	f001 f8bd 	bl	8002d98 <rotate_direction_90>
			break;
 8001c1e:	e006      	b.n	8001c2e <do_flood_fill_algorithm+0xb3a>
		case 2:
			rotate_180_degrees();
 8001c20:	f001 f8df 	bl	8002de2 <rotate_180_degrees>
			break;
 8001c24:	e003      	b.n	8001c2e <do_flood_fill_algorithm+0xb3a>
		case 3:
			rotate_direction_90(Left);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f001 f8b6 	bl	8002d98 <rotate_direction_90>
			break;
 8001c2c:	bf00      	nop
		}


		direction = desired_direction;
 8001c2e:	f897 384d 	ldrb.w	r3, [r7, #2125]	; 0x84d
 8001c32:	f887 384c 	strb.w	r3, [r7, #2124]	; 0x84c
	{
 8001c36:	f7ff bbe2 	b.w	80013fe <do_flood_fill_algorithm+0x30a>
			return;
 8001c3a:	bf00      	nop
 8001c3c:	e006      	b.n	8001c4c <do_flood_fill_algorithm+0xb58>
				return;
 8001c3e:	bf00      	nop
 8001c40:	e004      	b.n	8001c4c <do_flood_fill_algorithm+0xb58>
				return;
 8001c42:	bf00      	nop
 8001c44:	e002      	b.n	8001c4c <do_flood_fill_algorithm+0xb58>
				return;
 8001c46:	bf00      	nop
 8001c48:	e000      	b.n	8001c4c <do_flood_fill_algorithm+0xb58>
					return;
 8001c4a:	bf00      	nop

	}  // while(1)
}  // do_hug_left_algorithm()
 8001c4c:	f507 6705 	add.w	r7, r7, #2128	; 0x850
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bdb0      	pop	{r4, r5, r7, pc}
 8001c54:	20000001 	.word	0x20000001
 8001c58:	08009d30 	.word	0x08009d30
 8001c5c:	08009d44 	.word	0x08009d44
 8001c60:	200003ac 	.word	0x200003ac
 8001c64:	08009d58 	.word	0x08009d58

08001c68 <stack_is_empty>:

uint8_t stack_is_empty(stack *s)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	return s->index == 0;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	bf0c      	ite	eq
 8001c7a:	2301      	moveq	r3, #1
 8001c7c:	2300      	movne	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <pop_stack>:

coordinate pop_stack(stack *s)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	s->index = s->index - 1;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	return s->coordinates[s->index + 1];
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001caa:	3301      	adds	r3, #1
 8001cac:	6879      	ldr	r1, [r7, #4]
 8001cae:	f107 020c 	add.w	r2, r7, #12
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	440b      	add	r3, r1
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	8013      	strh	r3, [r2, #0]
 8001cba:	2300      	movs	r3, #0
 8001cbc:	7b3a      	ldrb	r2, [r7, #12]
 8001cbe:	f362 0307 	bfi	r3, r2, #0, #8
 8001cc2:	7b7a      	ldrb	r2, [r7, #13]
 8001cc4:	f362 230f 	bfi	r3, r2, #8, #8
}  // void pop_stack(Stack* s)
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <push_stack>:

void push_stack(stack* s, coordinate c)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	8039      	strh	r1, [r7, #0]
	s->index = s->index + 1;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	s->coordinates[s->index] = c;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	4413      	add	r3, r2
 8001cfa:	463a      	mov	r2, r7
 8001cfc:	8812      	ldrh	r2, [r2, #0]
 8001cfe:	801a      	strh	r2, [r3, #0]
}  // void push_stack(Stack* s, uint8_t x, uint8_t y)
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <found_flood_fill_destination>:
		break;
	}  // switch(d)
}  // void move_forward_and_update(maze_direction d, coordinate c, Flood_Fill_Maze *m)

uint8_t found_flood_fill_destination(coordinate c, flood_fill_maze *maze)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	80b8      	strh	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
	return maze->distance_grid[c.y][c.x] == 0;
 8001d16:	797b      	ldrb	r3, [r7, #5]
 8001d18:	793a      	ldrb	r2, [r7, #4]
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	011b      	lsls	r3, r3, #4
 8001d20:	4413      	add	r3, r2
 8001d22:	440b      	add	r3, r1
 8001d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2301      	moveq	r3, #1
 8001d30:	2300      	movne	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
}  // uint8_t found_flood_fill_destination(coordinate c, Flood_Fill_Maze *maze)
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <minus_one_neighbor>:

maze_direction minus_one_neighbor(flood_fill_maze *maze, coordinate c, stack *s)
{
 8001d40:	b590      	push	{r4, r7, lr}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	8139      	strh	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
	 the fastest way to get to the solution. It does this by finding the direction
	 to the neighbor tile that has a distance that is 1 less than that of the current
	 tile.
	 */

	uint16_t min_dist = MAP_SIZE * MAP_SIZE + 4;
 8001d4c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001d50:	82fb      	strh	r3, [r7, #22]

	// need to find target distance by looking through neighbors
	int16_t target = maze->distance_grid[c.y][c.x] - 1;
 8001d52:	7a7b      	ldrb	r3, [r7, #9]
 8001d54:	7a3a      	ldrb	r2, [r7, #8]
 8001d56:	4611      	mov	r1, r2
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	4413      	add	r3, r2
 8001d5e:	440b      	add	r3, r1
 8001d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	827b      	strh	r3, [r7, #18]
	for(uint8_t i = 0; i < 4; ++i)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	757b      	strb	r3, [r7, #21]
 8001d72:	e0e8      	b.n	8001f46 <minus_one_neighbor+0x206>
	{
		if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001d74:	7a7b      	ldrb	r3, [r7, #9]
 8001d76:	461c      	mov	r4, r3
 8001d78:	7a3b      	ldrb	r3, [r7, #8]
 8001d7a:	7d79      	ldrb	r1, [r7, #21]
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	0092      	lsls	r2, r2, #2
 8001d82:	441a      	add	r2, r3
 8001d84:	4623      	mov	r3, r4
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4423      	add	r3, r4
 8001d8a:	011b      	lsls	r3, r3, #4
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4403      	add	r3, r0
 8001d90:	440b      	add	r3, r1
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f040 80ca 	bne.w	8001f2e <minus_one_neighbor+0x1ee>
		{
			switch(i)
 8001d9a:	7d7b      	ldrb	r3, [r7, #21]
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	f200 80cf 	bhi.w	8001f40 <minus_one_neighbor+0x200>
 8001da2:	a201      	add	r2, pc, #4	; (adr r2, 8001da8 <minus_one_neighbor+0x68>)
 8001da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da8:	08001dbd 	.word	0x08001dbd
 8001dac:	08001e1b 	.word	0x08001e1b
 8001db0:	08001e77 	.word	0x08001e77
 8001db4:	08001ed3 	.word	0x08001ed3
 8001db8:	08001f41 	.word	0x08001f41
			{
			case North:
				if(maze->distance_grid[c.y+1][c.x] == target)
 8001dbc:	7a7b      	ldrb	r3, [r7, #9]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	7a3a      	ldrb	r2, [r7, #8]
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	011b      	lsls	r3, r3, #4
 8001dc8:	4413      	add	r3, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d101      	bne.n	8001de0 <minus_one_neighbor+0xa0>
				{
					return i;
 8001ddc:	7d7b      	ldrb	r3, [r7, #21]
 8001dde:	e11c      	b.n	800201a <minus_one_neighbor+0x2da>
				}  // if(maze->distance_grid[c.y+1][c.x] == target)
				if(maze->distance_grid[c.y+1][c.x] < min_dist)
 8001de0:	7a7b      	ldrb	r3, [r7, #9]
 8001de2:	3301      	adds	r3, #1
 8001de4:	7a3a      	ldrb	r2, [r7, #8]
 8001de6:	4611      	mov	r1, r2
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	011b      	lsls	r3, r3, #4
 8001dec:	4413      	add	r3, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	8afa      	ldrh	r2, [r7, #22]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	f240 8099 	bls.w	8001f32 <minus_one_neighbor+0x1f2>
				{
					min_dist = maze->distance_grid[c.y+1][c.x];
 8001e00:	7a7b      	ldrb	r3, [r7, #9]
 8001e02:	3301      	adds	r3, #1
 8001e04:	7a3a      	ldrb	r2, [r7, #8]
 8001e06:	4611      	mov	r1, r2
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	4413      	add	r3, r2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y+1][c.x] < min_dist)
				break;
 8001e18:	e08b      	b.n	8001f32 <minus_one_neighbor+0x1f2>
			case East:
				if(maze->distance_grid[c.y][c.x+1] == target)
 8001e1a:	7a7b      	ldrb	r3, [r7, #9]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	7a3b      	ldrb	r3, [r7, #8]
 8001e20:	3301      	adds	r3, #1
 8001e22:	68f9      	ldr	r1, [r7, #12]
 8001e24:	0112      	lsls	r2, r2, #4
 8001e26:	440a      	add	r2, r1
 8001e28:	4413      	add	r3, r2
 8001e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	461a      	mov	r2, r3
 8001e32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d101      	bne.n	8001e3e <minus_one_neighbor+0xfe>
				{
					return i;
 8001e3a:	7d7b      	ldrb	r3, [r7, #21]
 8001e3c:	e0ed      	b.n	800201a <minus_one_neighbor+0x2da>
				}  // if(maze->distance_grid[c.y][c.x+1] == target)
				if(maze->distance_grid[c.y][c.x+1] < min_dist)
 8001e3e:	7a7b      	ldrb	r3, [r7, #9]
 8001e40:	461a      	mov	r2, r3
 8001e42:	7a3b      	ldrb	r3, [r7, #8]
 8001e44:	3301      	adds	r3, #1
 8001e46:	68f9      	ldr	r1, [r7, #12]
 8001e48:	0112      	lsls	r2, r2, #4
 8001e4a:	440a      	add	r2, r1
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	8afa      	ldrh	r2, [r7, #22]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d96c      	bls.n	8001f36 <minus_one_neighbor+0x1f6>
				{
					min_dist = maze->distance_grid[c.y][c.x+1];
 8001e5c:	7a7b      	ldrb	r3, [r7, #9]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	7a3b      	ldrb	r3, [r7, #8]
 8001e62:	3301      	adds	r3, #1
 8001e64:	68f9      	ldr	r1, [r7, #12]
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	440a      	add	r2, r1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y][c.x+1] < min_dist)
				break;
 8001e74:	e05f      	b.n	8001f36 <minus_one_neighbor+0x1f6>
			case South:
				if(maze->distance_grid[c.y-1][c.x] == target)
 8001e76:	7a7b      	ldrb	r3, [r7, #9]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	7a3a      	ldrb	r2, [r7, #8]
 8001e7c:	4611      	mov	r1, r2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	011b      	lsls	r3, r3, #4
 8001e82:	4413      	add	r3, r2
 8001e84:	440b      	add	r3, r1
 8001e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d101      	bne.n	8001e9a <minus_one_neighbor+0x15a>
				{
					return i;
 8001e96:	7d7b      	ldrb	r3, [r7, #21]
 8001e98:	e0bf      	b.n	800201a <minus_one_neighbor+0x2da>
				}  // if(maze->distance_grid[c.y-1][c.x] == target)
				if(maze->distance_grid[c.y-1][c.x] < min_dist)
 8001e9a:	7a7b      	ldrb	r3, [r7, #9]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	7a3a      	ldrb	r2, [r7, #8]
 8001ea0:	4611      	mov	r1, r2
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	011b      	lsls	r3, r3, #4
 8001ea6:	4413      	add	r3, r2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	8afa      	ldrh	r2, [r7, #22]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d940      	bls.n	8001f3a <minus_one_neighbor+0x1fa>
				{
					min_dist = maze->distance_grid[c.y-1][c.x];
 8001eb8:	7a7b      	ldrb	r3, [r7, #9]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	7a3a      	ldrb	r2, [r7, #8]
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	4413      	add	r3, r2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y-1][c.x] < min_dist)
				break;
 8001ed0:	e033      	b.n	8001f3a <minus_one_neighbor+0x1fa>
			case West:
				if(maze->distance_grid[c.y][c.x-1] == target)
 8001ed2:	7a7b      	ldrb	r3, [r7, #9]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	7a3b      	ldrb	r3, [r7, #8]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	68f9      	ldr	r1, [r7, #12]
 8001edc:	0112      	lsls	r2, r2, #4
 8001ede:	440a      	add	r2, r1
 8001ee0:	4413      	add	r3, r2
 8001ee2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d101      	bne.n	8001ef6 <minus_one_neighbor+0x1b6>
				{
					return i;
 8001ef2:	7d7b      	ldrb	r3, [r7, #21]
 8001ef4:	e091      	b.n	800201a <minus_one_neighbor+0x2da>
				}  // if(maze->distance_grid[c.y][c.x-1] == target)
				if(maze->distance_grid[c.y][c.x-1] < min_dist)
 8001ef6:	7a7b      	ldrb	r3, [r7, #9]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	7a3b      	ldrb	r3, [r7, #8]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	68f9      	ldr	r1, [r7, #12]
 8001f00:	0112      	lsls	r2, r2, #4
 8001f02:	440a      	add	r2, r1
 8001f04:	4413      	add	r3, r2
 8001f06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	8afa      	ldrh	r2, [r7, #22]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d914      	bls.n	8001f3e <minus_one_neighbor+0x1fe>
				{
					min_dist = maze->distance_grid[c.y][c.x-1];
 8001f14:	7a7b      	ldrb	r3, [r7, #9]
 8001f16:	461a      	mov	r2, r3
 8001f18:	7a3b      	ldrb	r3, [r7, #8]
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	68f9      	ldr	r1, [r7, #12]
 8001f1e:	0112      	lsls	r2, r2, #4
 8001f20:	440a      	add	r2, r1
 8001f22:	4413      	add	r3, r2
 8001f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y][c.x-1] < min_dist)
				break;
 8001f2c:	e007      	b.n	8001f3e <minus_one_neighbor+0x1fe>
			case Unknown:
				break;
			}  // switch(i)
		}  // if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001f2e:	bf00      	nop
 8001f30:	e006      	b.n	8001f40 <minus_one_neighbor+0x200>
				break;
 8001f32:	bf00      	nop
 8001f34:	e004      	b.n	8001f40 <minus_one_neighbor+0x200>
				break;
 8001f36:	bf00      	nop
 8001f38:	e002      	b.n	8001f40 <minus_one_neighbor+0x200>
				break;
 8001f3a:	bf00      	nop
 8001f3c:	e000      	b.n	8001f40 <minus_one_neighbor+0x200>
				break;
 8001f3e:	bf00      	nop
	for(uint8_t i = 0; i < 4; ++i)
 8001f40:	7d7b      	ldrb	r3, [r7, #21]
 8001f42:	3301      	adds	r3, #1
 8001f44:	757b      	strb	r3, [r7, #21]
 8001f46:	7d7b      	ldrb	r3, [r7, #21]
 8001f48:	2b03      	cmp	r3, #3
 8001f4a:	f67f af13 	bls.w	8001d74 <minus_one_neighbor+0x34>
	}  // for(uint8_t i = 0; i < 4; ++i)

	// update distance of coordinate to 1 plus minimum distance
	maze->distance_grid[c.y][c.x] = min_dist + 1;
 8001f4e:	8afb      	ldrh	r3, [r7, #22]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	7a7a      	ldrb	r2, [r7, #9]
 8001f54:	4614      	mov	r4, r2
 8001f56:	7a3a      	ldrb	r2, [r7, #8]
 8001f58:	4610      	mov	r0, r2
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	b2d9      	uxtb	r1, r3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	0123      	lsls	r3, r4, #4
 8001f62:	4413      	add	r3, r2
 8001f64:	4403      	add	r3, r0
 8001f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6a:	460a      	mov	r2, r1
 8001f6c:	701a      	strb	r2, [r3, #0]

	// Since we did not find a cell we push onto the stack
	for(uint8_t i = 0; i < 4; ++i)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	753b      	strb	r3, [r7, #20]
 8001f72:	e04e      	b.n	8002012 <minus_one_neighbor+0x2d2>
	{
		if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001f74:	7a7b      	ldrb	r3, [r7, #9]
 8001f76:	461c      	mov	r4, r3
 8001f78:	7a3b      	ldrb	r3, [r7, #8]
 8001f7a:	7d39      	ldrb	r1, [r7, #20]
 8001f7c:	68f8      	ldr	r0, [r7, #12]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	0092      	lsls	r2, r2, #2
 8001f82:	441a      	add	r2, r3
 8001f84:	4623      	mov	r3, r4
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4423      	add	r3, r4
 8001f8a:	011b      	lsls	r3, r3, #4
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4403      	add	r3, r0
 8001f90:	440b      	add	r3, r1
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d139      	bne.n	800200c <minus_one_neighbor+0x2cc>
		{
			coordinate temp;
			switch(i)
 8001f98:	7d3b      	ldrb	r3, [r7, #20]
 8001f9a:	2b03      	cmp	r3, #3
 8001f9c:	d832      	bhi.n	8002004 <minus_one_neighbor+0x2c4>
 8001f9e:	a201      	add	r2, pc, #4	; (adr r2, 8001fa4 <minus_one_neighbor+0x264>)
 8001fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa4:	08001fb5 	.word	0x08001fb5
 8001fa8:	08001fc9 	.word	0x08001fc9
 8001fac:	08001fdd 	.word	0x08001fdd
 8001fb0:	08001ff1 	.word	0x08001ff1
			{
			case North:
				init_coordinate(&temp, c.x, c.y + 1);
 8001fb4:	7a39      	ldrb	r1, [r7, #8]
 8001fb6:	7a7b      	ldrb	r3, [r7, #9]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	b2da      	uxtb	r2, r3
 8001fbc:	f107 0310 	add.w	r3, r7, #16
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 f82f 	bl	8002024 <init_coordinate>
				break;
 8001fc6:	e01d      	b.n	8002004 <minus_one_neighbor+0x2c4>
			case East:
				init_coordinate(&temp, c.x + 1, c.y);
 8001fc8:	7a3b      	ldrb	r3, [r7, #8]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	b2d9      	uxtb	r1, r3
 8001fce:	7a7a      	ldrb	r2, [r7, #9]
 8001fd0:	f107 0310 	add.w	r3, r7, #16
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 f825 	bl	8002024 <init_coordinate>
				break;
 8001fda:	e013      	b.n	8002004 <minus_one_neighbor+0x2c4>
			case South:
				init_coordinate(&temp, c.x, c.y - 1);
 8001fdc:	7a39      	ldrb	r1, [r7, #8]
 8001fde:	7a7b      	ldrb	r3, [r7, #9]
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 f81b 	bl	8002024 <init_coordinate>
				break;
 8001fee:	e009      	b.n	8002004 <minus_one_neighbor+0x2c4>
			case West:
				init_coordinate(&temp, c.x - 1, c.y);
 8001ff0:	7a3b      	ldrb	r3, [r7, #8]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	b2d9      	uxtb	r1, r3
 8001ff6:	7a7a      	ldrb	r2, [r7, #9]
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f000 f811 	bl	8002024 <init_coordinate>
				break;
 8002002:	bf00      	nop
			}  // switch(i)
			push_stack(s, temp);
 8002004:	6939      	ldr	r1, [r7, #16]
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff fe64 	bl	8001cd4 <push_stack>
	for(uint8_t i = 0; i < 4; ++i)
 800200c:	7d3b      	ldrb	r3, [r7, #20]
 800200e:	3301      	adds	r3, #1
 8002010:	753b      	strb	r3, [r7, #20]
 8002012:	7d3b      	ldrb	r3, [r7, #20]
 8002014:	2b03      	cmp	r3, #3
 8002016:	d9ad      	bls.n	8001f74 <minus_one_neighbor+0x234>
		}  // if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
	}  // for(uint8_t i = 0; i < 4; ++i)
	// return unknown
	return Unknown;
 8002018:	2304      	movs	r3, #4
}
 800201a:	4618      	mov	r0, r3
 800201c:	371c      	adds	r7, #28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd90      	pop	{r4, r7, pc}
 8002022:	bf00      	nop

08002024 <init_coordinate>:

void init_coordinate(coordinate *c, uint8_t x, uint8_t y)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	70fb      	strb	r3, [r7, #3]
 8002030:	4613      	mov	r3, r2
 8002032:	70bb      	strb	r3, [r7, #2]
	c->x = x;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	78fa      	ldrb	r2, [r7, #3]
 8002038:	701a      	strb	r2, [r3, #0]
	c->y = y;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	78ba      	ldrb	r2, [r7, #2]
 800203e:	705a      	strb	r2, [r3, #1]
}  // void init_coor(coordinate c, uint8_t x, uint8_t y)
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <print_maze>:

void print_maze(flood_fill_maze *maze, coordinate c, maze_direction direction)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b0c6      	sub	sp, #280	; 0x118
 8002050:	af00      	add	r7, sp, #0
 8002052:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002056:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800205a:	6018      	str	r0, [r3, #0]
 800205c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002060:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002064:	8019      	strh	r1, [r3, #0]
 8002066:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800206a:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800206e:	701a      	strb	r2, [r3, #0]
	printf("Printing maze grid. \r\n");
 8002070:	489c      	ldr	r0, [pc, #624]	; (80022e4 <print_maze+0x298>)
 8002072:	f005 fb65 	bl	8007740 <puts>
	char maze_map[MAP_SIZE][MAP_SIZE];

	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 8002076:	2300      	movs	r3, #0
 8002078:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 800207c:	e08c      	b.n	8002198 <print_maze+0x14c>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 800207e:	2300      	movs	r3, #0
 8002080:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8002084:	e07e      	b.n	8002184 <print_maze+0x138>
		{
			uint8_t number = maze->cell_grid[i][j].walls[North];
 8002086:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 800208a:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800208e:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002092:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002096:	6810      	ldr	r0, [r2, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	0092      	lsls	r2, r2, #2
 800209c:	441a      	add	r2, r3
 800209e:	460b      	mov	r3, r1
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	4413      	add	r3, r2
 80020a8:	4403      	add	r3, r0
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[East] << 1;
 80020b0:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 80020b4:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80020b8:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80020bc:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80020c0:	6810      	ldr	r0, [r2, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	0092      	lsls	r2, r2, #2
 80020c6:	441a      	add	r2, r3
 80020c8:	460b      	mov	r3, r1
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	011b      	lsls	r3, r3, #4
 80020d0:	4413      	add	r3, r2
 80020d2:	4403      	add	r3, r0
 80020d4:	3301      	adds	r3, #1
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	b25a      	sxtb	r2, r3
 80020dc:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 80020e0:	4313      	orrs	r3, r2
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[South] << 2;
 80020e8:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 80020ec:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80020f0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80020f4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80020f8:	6810      	ldr	r0, [r2, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	0092      	lsls	r2, r2, #2
 80020fe:	441a      	add	r2, r3
 8002100:	460b      	mov	r3, r1
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	440b      	add	r3, r1
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	4413      	add	r3, r2
 800210a:	4403      	add	r3, r0
 800210c:	3302      	adds	r3, #2
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	b25a      	sxtb	r2, r3
 8002114:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 8002118:	4313      	orrs	r3, r2
 800211a:	b25b      	sxtb	r3, r3
 800211c:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[West] << 3;
 8002120:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 8002124:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002128:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800212c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002130:	6810      	ldr	r0, [r2, #0]
 8002132:	461a      	mov	r2, r3
 8002134:	0092      	lsls	r2, r2, #2
 8002136:	441a      	add	r2, r3
 8002138:	460b      	mov	r3, r1
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	440b      	add	r3, r1
 800213e:	011b      	lsls	r3, r3, #4
 8002140:	4413      	add	r3, r2
 8002142:	4403      	add	r3, r0
 8002144:	3303      	adds	r3, #3
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	b25a      	sxtb	r2, r3
 800214c:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 8002150:	4313      	orrs	r3, r2
 8002152:	b25b      	sxtb	r3, r3
 8002154:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			maze_map[i][j] = 'a' + number;
 8002158:	f897 2117 	ldrb.w	r2, [r7, #279]	; 0x117
 800215c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002160:	f897 1113 	ldrb.w	r1, [r7, #275]	; 0x113
 8002164:	3161      	adds	r1, #97	; 0x61
 8002166:	b2c8      	uxtb	r0, r1
 8002168:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800216c:	f5a1 7184 	sub.w	r1, r1, #264	; 0x108
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	440a      	add	r2, r1
 8002174:	4413      	add	r3, r2
 8002176:	4602      	mov	r2, r0
 8002178:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 800217a:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800217e:	3301      	adds	r3, #1
 8002180:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8002184:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002188:	2b0f      	cmp	r3, #15
 800218a:	f67f af7c 	bls.w	8002086 <print_maze+0x3a>
	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 800218e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002192:	3301      	adds	r3, #1
 8002194:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8002198:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800219c:	2b0f      	cmp	r3, #15
 800219e:	f67f af6e 	bls.w	800207e <print_maze+0x32>
		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)
	}  // for (uint8_t i = 0; i < MAP_SIZE; ++i)

	switch(direction)
 80021a2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021a6:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d865      	bhi.n	800227c <print_maze+0x230>
 80021b0:	a201      	add	r2, pc, #4	; (adr r2, 80021b8 <print_maze+0x16c>)
 80021b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b6:	bf00      	nop
 80021b8:	080021cd 	.word	0x080021cd
 80021bc:	080021f9 	.word	0x080021f9
 80021c0:	08002225 	.word	0x08002225
 80021c4:	08002251 	.word	0x08002251
 80021c8:	0800227d 	.word	0x0800227d
	{
	case North:
		maze_map[c.y][c.x] = 'N';
 80021cc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021d4:	785b      	ldrb	r3, [r3, #1]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021e8:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 80021ec:	0103      	lsls	r3, r0, #4
 80021ee:	4413      	add	r3, r2
 80021f0:	440b      	add	r3, r1
 80021f2:	224e      	movs	r2, #78	; 0x4e
 80021f4:	701a      	strb	r2, [r3, #0]
		break;
 80021f6:	e041      	b.n	800227c <print_maze+0x230>
	case East:
		maze_map[c.y][c.x] = 'E';
 80021f8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021fc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	4618      	mov	r0, r3
 8002204:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002208:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	4619      	mov	r1, r3
 8002210:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002214:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002218:	0103      	lsls	r3, r0, #4
 800221a:	4413      	add	r3, r2
 800221c:	440b      	add	r3, r1
 800221e:	2245      	movs	r2, #69	; 0x45
 8002220:	701a      	strb	r2, [r3, #0]
		break;
 8002222:	e02b      	b.n	800227c <print_maze+0x230>
	case South:
		maze_map[c.y][c.x] = 'S';
 8002224:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002228:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800222c:	785b      	ldrb	r3, [r3, #1]
 800222e:	4618      	mov	r0, r3
 8002230:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002234:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	4619      	mov	r1, r3
 800223c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002240:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002244:	0103      	lsls	r3, r0, #4
 8002246:	4413      	add	r3, r2
 8002248:	440b      	add	r3, r1
 800224a:	2253      	movs	r2, #83	; 0x53
 800224c:	701a      	strb	r2, [r3, #0]
		break;
 800224e:	e015      	b.n	800227c <print_maze+0x230>
	case West:
		maze_map[c.y][c.x] = 'W';
 8002250:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002254:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002258:	785b      	ldrb	r3, [r3, #1]
 800225a:	4618      	mov	r0, r3
 800225c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002260:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	4619      	mov	r1, r3
 8002268:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800226c:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002270:	0103      	lsls	r3, r0, #4
 8002272:	4413      	add	r3, r2
 8002274:	440b      	add	r3, r1
 8002276:	2257      	movs	r2, #87	; 0x57
 8002278:	701a      	strb	r2, [r3, #0]
		break;
 800227a:	bf00      	nop
	case Unknown:
		break;
	}  // switch(i)

	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 800227c:	230f      	movs	r3, #15
 800227e:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 8002282:	e024      	b.n	80022ce <print_maze+0x282>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8002284:	2300      	movs	r3, #0
 8002286:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 800228a:	e013      	b.n	80022b4 <print_maze+0x268>
		{
			printf("%c", maze_map[i][j]);
 800228c:	f997 2115 	ldrsb.w	r2, [r7, #277]	; 0x115
 8002290:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8002294:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8002298:	f5a1 7184 	sub.w	r1, r1, #264	; 0x108
 800229c:	0112      	lsls	r2, r2, #4
 800229e:	440a      	add	r2, r1
 80022a0:	4413      	add	r3, r2
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f005 f9c7 	bl	8007638 <putchar>
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 80022aa:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 80022ae:	3301      	adds	r3, #1
 80022b0:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 80022b4:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d9e7      	bls.n	800228c <print_maze+0x240>
		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)

		printf("\r\n");
 80022bc:	480a      	ldr	r0, [pc, #40]	; (80022e8 <print_maze+0x29c>)
 80022be:	f005 fa3f 	bl	8007740 <puts>
	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 80022c2:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80022c6:	3b01      	subs	r3, #1
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 80022ce:	f997 3115 	ldrsb.w	r3, [r7, #277]	; 0x115
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	dad6      	bge.n	8002284 <print_maze+0x238>
	}  // for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
}  // void print_maze(flood_fill_maze *m, coordinate c)
 80022d6:	bf00      	nop
 80022d8:	bf00      	nop
 80022da:	f507 778c 	add.w	r7, r7, #280	; 0x118
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	08009d70 	.word	0x08009d70
 80022e8:	08009d88 	.word	0x08009d88

080022ec <do_hug_left_algorithm>:
#include "hugger.h"

void do_hug_left_algorithm()
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
	// Keep to the left.
	if(!is_there_wall_on_direction(Left))
 80022f0:	2000      	movs	r0, #0
 80022f2:	f001 f9a9 	bl	8003648 <is_there_wall_on_direction>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d105      	bne.n	8002308 <do_hug_left_algorithm+0x1c>
	{
		// If there is an opening on the left, then we head there.
		rotate_direction_90(Left);
 80022fc:	2000      	movs	r0, #0
 80022fe:	f000 fd4b 	bl	8002d98 <rotate_direction_90>
		go_forward_one_unit();
 8002302:	f000 fd7b 	bl	8002dfc <go_forward_one_unit>
 8002306:	e018      	b.n	800233a <do_hug_left_algorithm+0x4e>
	}
	else if(is_there_wall_on_direction(Front))
 8002308:	2001      	movs	r0, #1
 800230a:	f001 f99d 	bl	8003648 <is_there_wall_on_direction>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d010      	beq.n	8002336 <do_hug_left_algorithm+0x4a>
	{
		// There is wall on both left and on front

		// There is also wall on right
		if(is_there_wall_on_direction(Right))
 8002314:	2002      	movs	r0, #2
 8002316:	f001 f997 	bl	8003648 <is_there_wall_on_direction>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d004      	beq.n	800232a <do_hug_left_algorithm+0x3e>
		{
			rotate_180_degrees();
 8002320:	f000 fd5f 	bl	8002de2 <rotate_180_degrees>
			go_forward_one_unit();
 8002324:	f000 fd6a 	bl	8002dfc <go_forward_one_unit>
 8002328:	e007      	b.n	800233a <do_hug_left_algorithm+0x4e>
		}
		else
		{
			// There is no wall on right
			rotate_direction_90(Right);
 800232a:	2002      	movs	r0, #2
 800232c:	f000 fd34 	bl	8002d98 <rotate_direction_90>
			go_forward_one_unit();
 8002330:	f000 fd64 	bl	8002dfc <go_forward_one_unit>
 8002334:	e001      	b.n	800233a <do_hug_left_algorithm+0x4e>
		}  // if(is_there_wall_on_direction(RIGHT))
	}
	else
	{
		// Just go forward if there is no wall in front but a wall on left
		go_forward_one_unit();
 8002336:	f000 fd61 	bl	8002dfc <go_forward_one_unit>
	}  // if()

	if(found_hugger_destination())
 800233a:	f000 f808 	bl	800234e <found_hugger_destination>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d102      	bne.n	800234a <do_hug_left_algorithm+0x5e>
	{
		return;
	}  // if(found_hugger_destination())

	return do_hug_left_algorithm();
 8002344:	f7ff ffd2 	bl	80022ec <do_hug_left_algorithm>
 8002348:	e000      	b.n	800234c <do_hug_left_algorithm+0x60>
		return;
 800234a:	bf00      	nop
}  // do_hug_left_algorithm()
 800234c:	bd80      	pop	{r7, pc}

0800234e <found_hugger_destination>:

uint8_t found_hugger_destination()
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
	// TODO - but there might not be a real way to know if you found a destination
	return 0;
 8002352:	2300      	movs	r3, #0
}  // found_hugger_destination()
 8002354:	4618      	mov	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8002368:	2047      	movs	r0, #71	; 0x47
 800236a:	f001 fc02 	bl	8003b72 <HAL_NVIC_DisableIRQ>
	// Save the last command

	// Enable Interrupts
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 800236e:	2047      	movs	r0, #71	; 0x47
 8002370:	f001 fbf1 	bl	8003b56 <HAL_NVIC_EnableIRQ>
	HAL_StatusTypeDef ret = HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 8002374:	2201      	movs	r2, #1
 8002376:	4913      	ldr	r1, [pc, #76]	; (80023c4 <HAL_UART_RxCpltCallback+0x64>)
 8002378:	4813      	ldr	r0, [pc, #76]	; (80023c8 <HAL_UART_RxCpltCallback+0x68>)
 800237a:	f003 fb92 	bl	8005aa2 <HAL_UART_Receive_IT>
 800237e:	4603      	mov	r3, r0
 8002380:	73fb      	strb	r3, [r7, #15]

	//	__HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_OREF);
	//__HAL_UART_SEND_REQ(JETSON_UART, UART_RXDATA_FLUSH_REQUEST);

	if (ret != HAL_OK) {
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d011      	beq.n	80023ac <HAL_UART_RxCpltCallback+0x4c>
		Error_Handler();
 8002388:	f000 fb9c 	bl	8002ac4 <Error_Handler>
		HAL_UART_Abort_IT(&huart6);
 800238c:	480e      	ldr	r0, [pc, #56]	; (80023c8 <HAL_UART_RxCpltCallback+0x68>)
 800238e:	f003 fbb9 	bl	8005b04 <HAL_UART_Abort_IT>
		SET_BIT(huart6.Instance->CR3, USART_CR3_EIE);
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <HAL_UART_RxCpltCallback+0x68>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	695a      	ldr	r2, [r3, #20]
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <HAL_UART_RxCpltCallback+0x68>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f042 0201 	orr.w	r2, r2, #1
 80023a0:	615a      	str	r2, [r3, #20]
		HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 80023a2:	2201      	movs	r2, #1
 80023a4:	4907      	ldr	r1, [pc, #28]	; (80023c4 <HAL_UART_RxCpltCallback+0x64>)
 80023a6:	4808      	ldr	r0, [pc, #32]	; (80023c8 <HAL_UART_RxCpltCallback+0x68>)
 80023a8:	f003 fb7b 	bl	8005aa2 <HAL_UART_Receive_IT>
	}
	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 80023ac:	2047      	movs	r0, #71	; 0x47
 80023ae:	f001 fbfa 	bl	8003ba6 <HAL_NVIC_ClearPendingIRQ>
	requested_manual_command = UART6_rxBuffer[0];
 80023b2:	4b04      	ldr	r3, [pc, #16]	; (80023c4 <HAL_UART_RxCpltCallback+0x64>)
 80023b4:	781a      	ldrb	r2, [r3, #0]
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_UART_RxCpltCallback+0x6c>)
 80023b8:	701a      	strb	r2, [r3, #0]
}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	200003f0 	.word	0x200003f0
 80023c8:	200003ac 	.word	0x200003ac
 80023cc:	20000001 	.word	0x20000001

080023d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d0:	b5b0      	push	{r4, r5, r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023d6:	f001 f9ef 	bl	80037b8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023da:	f000 f8a3 	bl	8002524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023de:	f000 fb01 	bl	80029e4 <MX_GPIO_Init>
  MX_TIM3_Init();
 80023e2:	f000 f955 	bl	8002690 <MX_TIM3_Init>
  MX_TIM4_Init();
 80023e6:	f000 f9ad 	bl	8002744 <MX_TIM4_Init>
  MX_TIM2_Init();
 80023ea:	f000 f8f9 	bl	80025e0 <MX_TIM2_Init>
  MX_TIM5_Init();
 80023ee:	f000 fa03 	bl	80027f8 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 80023f2:	f000 facd 	bl	8002990 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80023f6:	f000 fa53 	bl	80028a0 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80023fa:	f000 fa9f 	bl	800293c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  turn_LEDs_all(Off);  // Turn all colors off
 80023fe:	2000      	movs	r0, #0
 8002400:	f7fe fdac 	bl	8000f5c <turn_LEDs_all>
  turn_LED(Red, On);  // Turn Red on to indicate state is on
 8002404:	2101      	movs	r1, #1
 8002406:	2000      	movs	r0, #0
 8002408:	f7fe fdc7 	bl	8000f9a <turn_LED>
  set_servo_angle(Front);  // Make sure the servo is facing forward
 800240c:	2001      	movs	r0, #1
 800240e:	f000 fd01 	bl	8002e14 <set_servo_angle>
  stop_all_motors();  // Make sure the car is stopped
 8002412:	f000 fbf9 	bl	8002c08 <stop_all_motors>

  // Enable the timers
  __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_CC2);	 // Sonic Echo PWM
 8002416:	4b36      	ldr	r3, [pc, #216]	; (80024f0 <main+0x120>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <main+0x120>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0204 	orr.w	r2, r2, #4
 8002424:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);  // Left Motor PWM
 8002426:	2100      	movs	r1, #0
 8002428:	4832      	ldr	r0, [pc, #200]	; (80024f4 <main+0x124>)
 800242a:	f002 faf1 	bl	8004a10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // Right Motor PWM
 800242e:	2104      	movs	r1, #4
 8002430:	4831      	ldr	r0, [pc, #196]	; (80024f8 <main+0x128>)
 8002432:	f002 faed 	bl	8004a10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);  // Servo Motor PWM
 8002436:	2100      	movs	r1, #0
 8002438:	4830      	ldr	r0, [pc, #192]	; (80024fc <main+0x12c>)
 800243a:	f002 fae9 	bl	8004a10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);  // Sonic Echo PWM
 800243e:	2104      	movs	r1, #4
 8002440:	482b      	ldr	r0, [pc, #172]	; (80024f0 <main+0x120>)
 8002442:	f002 fae5 	bl	8004a10 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);  // Sonic Trigger PWM
 8002446:	2100      	movs	r1, #0
 8002448:	482d      	ldr	r0, [pc, #180]	; (8002500 <main+0x130>)
 800244a:	f002 fae1 	bl	8004a10 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 800244e:	2201      	movs	r2, #1
 8002450:	492c      	ldr	r1, [pc, #176]	; (8002504 <main+0x134>)
 8002452:	482d      	ldr	r0, [pc, #180]	; (8002508 <main+0x138>)
 8002454:	f003 fb25 	bl	8005aa2 <HAL_UART_Receive_IT>
  uint8_t determined_algorithm = determine_algorithm();
 8002458:	f7fe fdfa 	bl	8001050 <determine_algorithm>
 800245c:	4603      	mov	r3, r0
 800245e:	75fb      	strb	r3, [r7, #23]

  requested_manual_command = S_CHAR;  // TODO - change to S_CHAR if manual mode is supported, AUTON_CHAR if not
 8002460:	4b2a      	ldr	r3, [pc, #168]	; (800250c <main+0x13c>)
 8002462:	2238      	movs	r2, #56	; 0x38
 8002464:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    set_servo_angle(Front);
 8002466:	2001      	movs	r0, #1
 8002468:	f000 fcd4 	bl	8002e14 <set_servo_angle>
    printf("Currently changing to manual mode.\r\n");
 800246c:	4828      	ldr	r0, [pc, #160]	; (8002510 <main+0x140>)
 800246e:	f005 f967 	bl	8007740 <puts>
    char buf[20];
    memcpy(buf, "&MANUAL,,,,,,,,,,,,", 20);
 8002472:	4b28      	ldr	r3, [pc, #160]	; (8002514 <main+0x144>)
 8002474:	463c      	mov	r4, r7
 8002476:	461d      	mov	r5, r3
 8002478:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800247a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800247c:	682b      	ldr	r3, [r5, #0]
 800247e:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002480:	4639      	mov	r1, r7
 8002482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002486:	2214      	movs	r2, #20
 8002488:	481f      	ldr	r0, [pc, #124]	; (8002508 <main+0x138>)
 800248a:	f003 fa78 	bl	800597e <HAL_UART_Transmit>

	  while (current_manual_command != AUTON_CHAR)
 800248e:	e00a      	b.n	80024a6 <main+0xd6>
	  {
		  if(requested_manual_command != current_manual_command)
 8002490:	4b1e      	ldr	r3, [pc, #120]	; (800250c <main+0x13c>)
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	4b20      	ldr	r3, [pc, #128]	; (8002518 <main+0x148>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d004      	beq.n	80024a6 <main+0xd6>
		  {
			  execute_manual_command(requested_manual_command);
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <main+0x13c>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 fb15 	bl	8002ad0 <execute_manual_command>
	  while (current_manual_command != AUTON_CHAR)
 80024a6:	4b1c      	ldr	r3, [pc, #112]	; (8002518 <main+0x148>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b41      	cmp	r3, #65	; 0x41
 80024ac:	d1f0      	bne.n	8002490 <main+0xc0>
		  }  // if(requested_manual_command != current_manual_command)
	  }  // while (current_manual_command != AUTON_CHAR)

    set_servo_angle(Front);
 80024ae:	2001      	movs	r0, #1
 80024b0:	f000 fcb0 	bl	8002e14 <set_servo_angle>
    printf("Changing to autonomous mode.\r\n");
 80024b4:	4819      	ldr	r0, [pc, #100]	; (800251c <main+0x14c>)
 80024b6:	f005 f943 	bl	8007740 <puts>
    memcpy(buf, "&AUTONOMOUS,,,,,,,,", 20);
 80024ba:	4b19      	ldr	r3, [pc, #100]	; (8002520 <main+0x150>)
 80024bc:	463c      	mov	r4, r7
 80024be:	461d      	mov	r5, r3
 80024c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024c4:	682b      	ldr	r3, [r5, #0]
 80024c6:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 80024c8:	4639      	mov	r1, r7
 80024ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024ce:	2214      	movs	r2, #20
 80024d0:	480d      	ldr	r0, [pc, #52]	; (8002508 <main+0x138>)
 80024d2:	f003 fa54 	bl	800597e <HAL_UART_Transmit>

	  do_search_algorithm(determined_algorithm);
 80024d6:	7dfb      	ldrb	r3, [r7, #23]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe fdd7 	bl	800108c <do_search_algorithm>
	  complete_search_algorithm();
 80024de:	f7fe fdfa 	bl	80010d6 <complete_search_algorithm>
	  requested_manual_command = S_CHAR;
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <main+0x13c>)
 80024e4:	2238      	movs	r2, #56	; 0x38
 80024e6:	701a      	strb	r2, [r3, #0]
	  current_manual_command = S_CHAR;
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <main+0x148>)
 80024ea:	2238      	movs	r2, #56	; 0x38
 80024ec:	701a      	strb	r2, [r3, #0]
  {
 80024ee:	e7ba      	b.n	8002466 <main+0x96>
 80024f0:	200002d8 	.word	0x200002d8
 80024f4:	20000290 	.word	0x20000290
 80024f8:	20000248 	.word	0x20000248
 80024fc:	20000200 	.word	0x20000200
 8002500:	20000320 	.word	0x20000320
 8002504:	200003f0 	.word	0x200003f0
 8002508:	200003ac 	.word	0x200003ac
 800250c:	20000001 	.word	0x20000001
 8002510:	08009da8 	.word	0x08009da8
 8002514:	08009dcc 	.word	0x08009dcc
 8002518:	20000000 	.word	0x20000000
 800251c:	08009de0 	.word	0x08009de0
 8002520:	08009e00 	.word	0x08009e00

08002524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b094      	sub	sp, #80	; 0x50
 8002528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800252a:	f107 0320 	add.w	r3, r7, #32
 800252e:	2230      	movs	r2, #48	; 0x30
 8002530:	2100      	movs	r1, #0
 8002532:	4618      	mov	r0, r3
 8002534:	f004 fbf6 	bl	8006d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002538:	f107 030c 	add.w	r3, r7, #12
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002548:	2300      	movs	r3, #0
 800254a:	60bb      	str	r3, [r7, #8]
 800254c:	4b22      	ldr	r3, [pc, #136]	; (80025d8 <SystemClock_Config+0xb4>)
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	4a21      	ldr	r2, [pc, #132]	; (80025d8 <SystemClock_Config+0xb4>)
 8002552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002556:	6413      	str	r3, [r2, #64]	; 0x40
 8002558:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <SystemClock_Config+0xb4>)
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002564:	2300      	movs	r3, #0
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <SystemClock_Config+0xb8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a1b      	ldr	r2, [pc, #108]	; (80025dc <SystemClock_Config+0xb8>)
 800256e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b19      	ldr	r3, [pc, #100]	; (80025dc <SystemClock_Config+0xb8>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800257c:	607b      	str	r3, [r7, #4]
 800257e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002580:	2302      	movs	r3, #2
 8002582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002584:	2301      	movs	r3, #1
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002588:	2310      	movs	r3, #16
 800258a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800258c:	2300      	movs	r3, #0
 800258e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002590:	f107 0320 	add.w	r3, r7, #32
 8002594:	4618      	mov	r0, r3
 8002596:	f001 fd45 	bl	8004024 <HAL_RCC_OscConfig>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80025a0:	f000 fa90 	bl	8002ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025a4:	230f      	movs	r3, #15
 80025a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80025a8:	2300      	movs	r3, #0
 80025aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025b4:	2300      	movs	r3, #0
 80025b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80025b8:	f107 030c 	add.w	r3, r7, #12
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f001 ffa8 	bl	8004514 <HAL_RCC_ClockConfig>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80025ca:	f000 fa7b 	bl	8002ac4 <Error_Handler>
  }
}
 80025ce:	bf00      	nop
 80025d0:	3750      	adds	r7, #80	; 0x50
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40007000 	.word	0x40007000

080025e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	; 0x28
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e6:	f107 0320 	add.w	r3, r7, #32
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	605a      	str	r2, [r3, #4]
 80025f8:	609a      	str	r2, [r3, #8]
 80025fa:	60da      	str	r2, [r3, #12]
 80025fc:	611a      	str	r2, [r3, #16]
 80025fe:	615a      	str	r2, [r3, #20]
 8002600:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002602:	4b22      	ldr	r3, [pc, #136]	; (800268c <MX_TIM2_Init+0xac>)
 8002604:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002608:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 800260a:	4b20      	ldr	r3, [pc, #128]	; (800268c <MX_TIM2_Init+0xac>)
 800260c:	229f      	movs	r2, #159	; 0x9f
 800260e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002610:	4b1e      	ldr	r3, [pc, #120]	; (800268c <MX_TIM2_Init+0xac>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 8002616:	4b1d      	ldr	r3, [pc, #116]	; (800268c <MX_TIM2_Init+0xac>)
 8002618:	f640 729f 	movw	r2, #3999	; 0xf9f
 800261c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <MX_TIM2_Init+0xac>)
 8002620:	2200      	movs	r2, #0
 8002622:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002624:	4b19      	ldr	r3, [pc, #100]	; (800268c <MX_TIM2_Init+0xac>)
 8002626:	2200      	movs	r2, #0
 8002628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800262a:	4818      	ldr	r0, [pc, #96]	; (800268c <MX_TIM2_Init+0xac>)
 800262c:	f002 f9a1 	bl	8004972 <HAL_TIM_PWM_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002636:	f000 fa45 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263a:	2300      	movs	r3, #0
 800263c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002642:	f107 0320 	add.w	r3, r7, #32
 8002646:	4619      	mov	r1, r3
 8002648:	4810      	ldr	r0, [pc, #64]	; (800268c <MX_TIM2_Init+0xac>)
 800264a:	f003 f8c9 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002654:	f000 fa36 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002658:	2360      	movs	r3, #96	; 0x60
 800265a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002660:	2300      	movs	r3, #0
 8002662:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002668:	1d3b      	adds	r3, r7, #4
 800266a:	2200      	movs	r2, #0
 800266c:	4619      	mov	r1, r3
 800266e:	4807      	ldr	r0, [pc, #28]	; (800268c <MX_TIM2_Init+0xac>)
 8002670:	f002 fc72 	bl	8004f58 <HAL_TIM_PWM_ConfigChannel>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800267a:	f000 fa23 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800267e:	4803      	ldr	r0, [pc, #12]	; (800268c <MX_TIM2_Init+0xac>)
 8002680:	f000 fcd2 	bl	8003028 <HAL_TIM_MspPostInit>

}
 8002684:	bf00      	nop
 8002686:	3728      	adds	r7, #40	; 0x28
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000200 	.word	0x20000200

08002690 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	; 0x28
 8002694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002696:	f107 0320 	add.w	r3, r7, #32
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026a0:	1d3b      	adds	r3, r7, #4
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	60da      	str	r2, [r3, #12]
 80026ac:	611a      	str	r2, [r3, #16]
 80026ae:	615a      	str	r2, [r3, #20]
 80026b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026b2:	4b22      	ldr	r3, [pc, #136]	; (800273c <MX_TIM3_Init+0xac>)
 80026b4:	4a22      	ldr	r2, [pc, #136]	; (8002740 <MX_TIM3_Init+0xb0>)
 80026b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80026b8:	4b20      	ldr	r3, [pc, #128]	; (800273c <MX_TIM3_Init+0xac>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026be:	4b1f      	ldr	r3, [pc, #124]	; (800273c <MX_TIM3_Init+0xac>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 80026c4:	4b1d      	ldr	r3, [pc, #116]	; (800273c <MX_TIM3_Init+0xac>)
 80026c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80026ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026cc:	4b1b      	ldr	r3, [pc, #108]	; (800273c <MX_TIM3_Init+0xac>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d2:	4b1a      	ldr	r3, [pc, #104]	; (800273c <MX_TIM3_Init+0xac>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80026d8:	4818      	ldr	r0, [pc, #96]	; (800273c <MX_TIM3_Init+0xac>)
 80026da:	f002 f94a 	bl	8004972 <HAL_TIM_PWM_Init>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80026e4:	f000 f9ee 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026e8:	2300      	movs	r3, #0
 80026ea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ec:	2300      	movs	r3, #0
 80026ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026f0:	f107 0320 	add.w	r3, r7, #32
 80026f4:	4619      	mov	r1, r3
 80026f6:	4811      	ldr	r0, [pc, #68]	; (800273c <MX_TIM3_Init+0xac>)
 80026f8:	f003 f872 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002702:	f000 f9df 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002706:	2360      	movs	r3, #96	; 0x60
 8002708:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002716:	1d3b      	adds	r3, r7, #4
 8002718:	2204      	movs	r2, #4
 800271a:	4619      	mov	r1, r3
 800271c:	4807      	ldr	r0, [pc, #28]	; (800273c <MX_TIM3_Init+0xac>)
 800271e:	f002 fc1b 	bl	8004f58 <HAL_TIM_PWM_ConfigChannel>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002728:	f000 f9cc 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800272c:	4803      	ldr	r0, [pc, #12]	; (800273c <MX_TIM3_Init+0xac>)
 800272e:	f000 fc7b 	bl	8003028 <HAL_TIM_MspPostInit>

}
 8002732:	bf00      	nop
 8002734:	3728      	adds	r7, #40	; 0x28
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000248 	.word	0x20000248
 8002740:	40000400 	.word	0x40000400

08002744 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	; 0x28
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800274a:	f107 0320 	add.w	r3, r7, #32
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002754:	1d3b      	adds	r3, r7, #4
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
 800275c:	609a      	str	r2, [r3, #8]
 800275e:	60da      	str	r2, [r3, #12]
 8002760:	611a      	str	r2, [r3, #16]
 8002762:	615a      	str	r2, [r3, #20]
 8002764:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002766:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <MX_TIM4_Init+0xac>)
 8002768:	4a22      	ldr	r2, [pc, #136]	; (80027f4 <MX_TIM4_Init+0xb0>)
 800276a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 800276c:	4b20      	ldr	r3, [pc, #128]	; (80027f0 <MX_TIM4_Init+0xac>)
 800276e:	224f      	movs	r2, #79	; 0x4f
 8002770:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002772:	4b1f      	ldr	r3, [pc, #124]	; (80027f0 <MX_TIM4_Init+0xac>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 8002778:	4b1d      	ldr	r3, [pc, #116]	; (80027f0 <MX_TIM4_Init+0xac>)
 800277a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800277e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002780:	4b1b      	ldr	r3, [pc, #108]	; (80027f0 <MX_TIM4_Init+0xac>)
 8002782:	2200      	movs	r2, #0
 8002784:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002786:	4b1a      	ldr	r3, [pc, #104]	; (80027f0 <MX_TIM4_Init+0xac>)
 8002788:	2200      	movs	r2, #0
 800278a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800278c:	4818      	ldr	r0, [pc, #96]	; (80027f0 <MX_TIM4_Init+0xac>)
 800278e:	f002 f8f0 	bl	8004972 <HAL_TIM_PWM_Init>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002798:	f000 f994 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279c:	2300      	movs	r3, #0
 800279e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027a4:	f107 0320 	add.w	r3, r7, #32
 80027a8:	4619      	mov	r1, r3
 80027aa:	4811      	ldr	r0, [pc, #68]	; (80027f0 <MX_TIM4_Init+0xac>)
 80027ac:	f003 f818 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80027b6:	f000 f985 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ba:	2360      	movs	r3, #96	; 0x60
 80027bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027ca:	1d3b      	adds	r3, r7, #4
 80027cc:	2200      	movs	r2, #0
 80027ce:	4619      	mov	r1, r3
 80027d0:	4807      	ldr	r0, [pc, #28]	; (80027f0 <MX_TIM4_Init+0xac>)
 80027d2:	f002 fbc1 	bl	8004f58 <HAL_TIM_PWM_ConfigChannel>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80027dc:	f000 f972 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80027e0:	4803      	ldr	r0, [pc, #12]	; (80027f0 <MX_TIM4_Init+0xac>)
 80027e2:	f000 fc21 	bl	8003028 <HAL_TIM_MspPostInit>

}
 80027e6:	bf00      	nop
 80027e8:	3728      	adds	r7, #40	; 0x28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20000290 	.word	0x20000290
 80027f4:	40000800 	.word	0x40000800

080027f8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027fe:	f107 0310 	add.w	r3, r7, #16
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002808:	463b      	mov	r3, r7
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
 8002810:	609a      	str	r2, [r3, #8]
 8002812:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002814:	4b20      	ldr	r3, [pc, #128]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002816:	4a21      	ldr	r2, [pc, #132]	; (800289c <MX_TIM5_Init+0xa4>)
 8002818:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <MX_TIM5_Init+0xa0>)
 800281c:	220f      	movs	r2, #15
 800281e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002820:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002822:	2200      	movs	r2, #0
 8002824:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65536;
 8002826:	4b1c      	ldr	r3, [pc, #112]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002828:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800282c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002834:	4b18      	ldr	r3, [pc, #96]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002836:	2200      	movs	r2, #0
 8002838:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800283a:	4817      	ldr	r0, [pc, #92]	; (8002898 <MX_TIM5_Init+0xa0>)
 800283c:	f002 f998 	bl	8004b70 <HAL_TIM_IC_Init>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002846:	f000 f93d 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002852:	f107 0310 	add.w	r3, r7, #16
 8002856:	4619      	mov	r1, r3
 8002858:	480f      	ldr	r0, [pc, #60]	; (8002898 <MX_TIM5_Init+0xa0>)
 800285a:	f002 ffc1 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002864:	f000 f92e 	bl	8002ac4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002868:	2300      	movs	r3, #0
 800286a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800286c:	2301      	movs	r3, #1
 800286e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002870:	2300      	movs	r3, #0
 8002872:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002878:	463b      	mov	r3, r7
 800287a:	2204      	movs	r2, #4
 800287c:	4619      	mov	r1, r3
 800287e:	4806      	ldr	r0, [pc, #24]	; (8002898 <MX_TIM5_Init+0xa0>)
 8002880:	f002 facd 	bl	8004e1e <HAL_TIM_IC_ConfigChannel>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 800288a:	f000 f91b 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800288e:	bf00      	nop
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	200002d8 	.word	0x200002d8
 800289c:	40000c00 	.word	0x40000c00

080028a0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
 80028b4:	615a      	str	r2, [r3, #20]
 80028b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80028b8:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <MX_TIM10_Init+0x94>)
 80028ba:	4a1f      	ldr	r2, [pc, #124]	; (8002938 <MX_TIM10_Init+0x98>)
 80028bc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 159;
 80028be:	4b1d      	ldr	r3, [pc, #116]	; (8002934 <MX_TIM10_Init+0x94>)
 80028c0:	229f      	movs	r2, #159	; 0x9f
 80028c2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <MX_TIM10_Init+0x94>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 7999;
 80028ca:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <MX_TIM10_Init+0x94>)
 80028cc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80028d0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <MX_TIM10_Init+0x94>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028d8:	4b16      	ldr	r3, [pc, #88]	; (8002934 <MX_TIM10_Init+0x94>)
 80028da:	2200      	movs	r2, #0
 80028dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80028de:	4815      	ldr	r0, [pc, #84]	; (8002934 <MX_TIM10_Init+0x94>)
 80028e0:	f001 fff8 	bl	80048d4 <HAL_TIM_Base_Init>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80028ea:	f000 f8eb 	bl	8002ac4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80028ee:	4811      	ldr	r0, [pc, #68]	; (8002934 <MX_TIM10_Init+0x94>)
 80028f0:	f002 f83f 	bl	8004972 <HAL_TIM_PWM_Init>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80028fa:	f000 f8e3 	bl	8002ac4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028fe:	2360      	movs	r3, #96	; 0x60
 8002900:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1;
 8002902:	2301      	movs	r3, #1
 8002904:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2200      	movs	r2, #0
 8002912:	4619      	mov	r1, r3
 8002914:	4807      	ldr	r0, [pc, #28]	; (8002934 <MX_TIM10_Init+0x94>)
 8002916:	f002 fb1f 	bl	8004f58 <HAL_TIM_PWM_ConfigChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002920:	f000 f8d0 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002924:	4803      	ldr	r0, [pc, #12]	; (8002934 <MX_TIM10_Init+0x94>)
 8002926:	f000 fb7f 	bl	8003028 <HAL_TIM_MspPostInit>

}
 800292a:	bf00      	nop
 800292c:	3720      	adds	r7, #32
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000320 	.word	0x20000320
 8002938:	40014400 	.word	0x40014400

0800293c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002942:	4a12      	ldr	r2, [pc, #72]	; (800298c <MX_USART2_UART_Init+0x50>)
 8002944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b0e      	ldr	r3, [pc, #56]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b0c      	ldr	r3, [pc, #48]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800295a:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b09      	ldr	r3, [pc, #36]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b08      	ldr	r3, [pc, #32]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002972:	4805      	ldr	r0, [pc, #20]	; (8002988 <MX_USART2_UART_Init+0x4c>)
 8002974:	f002 ffb6 	bl	80058e4 <HAL_UART_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800297e:	f000 f8a1 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000368 	.word	0x20000368
 800298c:	40004400 	.word	0x40004400

08002990 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002994:	4b11      	ldr	r3, [pc, #68]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 8002996:	4a12      	ldr	r2, [pc, #72]	; (80029e0 <MX_USART6_UART_Init+0x50>)
 8002998:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800299a:	4b10      	ldr	r3, [pc, #64]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 800299c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80029a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80029a2:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80029a8:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80029ae:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80029b4:	4b09      	ldr	r3, [pc, #36]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029b6:	220c      	movs	r2, #12
 80029b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ba:	4b08      	ldr	r3, [pc, #32]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029bc:	2200      	movs	r2, #0
 80029be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80029c0:	4b06      	ldr	r3, [pc, #24]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80029c6:	4805      	ldr	r0, [pc, #20]	; (80029dc <MX_USART6_UART_Init+0x4c>)
 80029c8:	f002 ff8c 	bl	80058e4 <HAL_UART_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80029d2:	f000 f877 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	200003ac 	.word	0x200003ac
 80029e0:	40011400 	.word	0x40011400

080029e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b088      	sub	sp, #32
 80029e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ea:	f107 030c 	add.w	r3, r7, #12
 80029ee:	2200      	movs	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	609a      	str	r2, [r3, #8]
 80029f6:	60da      	str	r2, [r3, #12]
 80029f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	4a25      	ldr	r2, [pc, #148]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0a:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	60bb      	str	r3, [r7, #8]
 8002a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1e:	4a1e      	ldr	r2, [pc, #120]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a20:	f043 0304 	orr.w	r3, r3, #4
 8002a24:	6313      	str	r3, [r2, #48]	; 0x30
 8002a26:	4b1c      	ldr	r3, [pc, #112]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	603b      	str	r3, [r7, #0]
 8002a36:	4b18      	ldr	r3, [pc, #96]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	4a17      	ldr	r2, [pc, #92]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6313      	str	r3, [r2, #48]	; 0x30
 8002a42:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <MX_GPIO_Init+0xb4>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, YELLOW_LED_Pin|RIGHT_DIR_Pin|LEFT_DIR_Pin, GPIO_PIN_RESET);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f44f 7148 	mov.w	r1, #800	; 0x320
 8002a54:	4811      	ldr	r0, [pc, #68]	; (8002a9c <MX_GPIO_Init+0xb8>)
 8002a56:	f001 facb 	bl	8003ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : YELLOW_LED_Pin RIGHT_DIR_Pin LEFT_DIR_Pin */
  GPIO_InitStruct.Pin = YELLOW_LED_Pin|RIGHT_DIR_Pin|LEFT_DIR_Pin;
 8002a5a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8002a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a60:	2301      	movs	r3, #1
 8002a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	4619      	mov	r1, r3
 8002a72:	480a      	ldr	r0, [pc, #40]	; (8002a9c <MX_GPIO_Init+0xb8>)
 8002a74:	f001 f938 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 8002a78:	2340      	movs	r3, #64	; 0x40
 8002a7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002a84:	f107 030c 	add.w	r3, r7, #12
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4804      	ldr	r0, [pc, #16]	; (8002a9c <MX_GPIO_Init+0xb8>)
 8002a8c:	f001 f92c 	bl	8003ce8 <HAL_GPIO_Init>

}
 8002a90:	bf00      	nop
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020000 	.word	0x40020000

08002aa0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002aa8:	1d39      	adds	r1, r7, #4
 8002aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aae:	2201      	movs	r2, #1
 8002ab0:	4803      	ldr	r0, [pc, #12]	; (8002ac0 <__io_putchar+0x20>)
 8002ab2:	f002 ff64 	bl	800597e <HAL_UART_Transmit>
  return ch;
 8002ab6:	687b      	ldr	r3, [r7, #4]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	20000368 	.word	0x20000368

08002ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002acc:	e7fe      	b.n	8002acc <Error_Handler+0x8>
	...

08002ad0 <execute_manual_command>:
#include "manual_control.h"

void execute_manual_command(char command)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]

	switch(command)
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	3b32      	subs	r3, #50	; 0x32
 8002ade:	2b0f      	cmp	r3, #15
 8002ae0:	d833      	bhi.n	8002b4a <execute_manual_command+0x7a>
 8002ae2:	a201      	add	r2, pc, #4	; (adr r2, 8002ae8 <execute_manual_command+0x18>)
 8002ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae8:	08002b39 	.word	0x08002b39
 8002aec:	08002b4b 	.word	0x08002b4b
 8002af0:	08002b29 	.word	0x08002b29
 8002af4:	08002b3f 	.word	0x08002b3f
 8002af8:	08002b31 	.word	0x08002b31
 8002afc:	08002b4b 	.word	0x08002b4b
 8002b00:	08002b45 	.word	0x08002b45
 8002b04:	08002b4b 	.word	0x08002b4b
 8002b08:	08002b4b 	.word	0x08002b4b
 8002b0c:	08002b4b 	.word	0x08002b4b
 8002b10:	08002b4b 	.word	0x08002b4b
 8002b14:	08002b4b 	.word	0x08002b4b
 8002b18:	08002b4b 	.word	0x08002b4b
 8002b1c:	08002b4b 	.word	0x08002b4b
 8002b20:	08002b4b 	.word	0x08002b4b
 8002b24:	08002b45 	.word	0x08002b45
	{
	case LEFT_CHAR:
		rotate_direction(Left);
 8002b28:	2000      	movs	r0, #0
 8002b2a:	f000 f891 	bl	8002c50 <rotate_direction>
		break;
 8002b2e:	e00d      	b.n	8002b4c <execute_manual_command+0x7c>
	case RIGHT_CHAR:
		rotate_direction(Right);
 8002b30:	2002      	movs	r0, #2
 8002b32:	f000 f88d 	bl	8002c50 <rotate_direction>
		break;
 8002b36:	e009      	b.n	8002b4c <execute_manual_command+0x7c>
	case FORWARD_CHAR:
		motors_forward();
 8002b38:	f000 f8e0 	bl	8002cfc <motors_forward>
		break;
 8002b3c:	e006      	b.n	8002b4c <execute_manual_command+0x7c>
	case BACKWARD_CHAR:
		motors_backward();
 8002b3e:	f000 f905 	bl	8002d4c <motors_backward>
		break;
 8002b42:	e003      	b.n	8002b4c <execute_manual_command+0x7c>
	case AUTON_CHAR:
	case S_CHAR:
		stop_all_motors();
 8002b44:	f000 f860 	bl	8002c08 <stop_all_motors>
		break;
 8002b48:	e000      	b.n	8002b4c <execute_manual_command+0x7c>
	default:
		break;
 8002b4a:	bf00      	nop
	}  // switch(command)
	current_manual_command = requested_manual_command;
 8002b4c:	4b03      	ldr	r3, [pc, #12]	; (8002b5c <execute_manual_command+0x8c>)
 8002b4e:	781a      	ldrb	r2, [r3, #0]
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <execute_manual_command+0x90>)
 8002b52:	701a      	strb	r2, [r3, #0]


}  // void execute_manual_command(char message[30])
 8002b54:	bf00      	nop
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000001 	.word	0x20000001
 8002b60:	20000000 	.word	0x20000000

08002b64 <set_motor_speed>:
#include "motors.h"

void set_motor_speed(motor_side side, int16_t speed400)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	460a      	mov	r2, r1
 8002b6e:	71fb      	strb	r3, [r7, #7]
 8002b70:	4613      	mov	r3, r2
 8002b72:	80bb      	strh	r3, [r7, #4]
	// speed400 is a number in [-400, 400]
	switch(side)
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <set_motor_speed+0x1c>
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d016      	beq.n	8002bac <set_motor_speed+0x48>
 8002b7e:	e02b      	b.n	8002bd8 <set_motor_speed+0x74>
	{
	case Left_Motor:
		// Low is forward
		HAL_GPIO_WritePin(LEFT_DIR_GPIO_Port, LEFT_DIR_Pin, speed400 > 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002b80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bfd4      	ite	le
 8002b88:	2301      	movle	r3, #1
 8002b8a:	2300      	movgt	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b94:	4812      	ldr	r0, [pc, #72]	; (8002be0 <set_motor_speed+0x7c>)
 8002b96:	f001 fa2b 	bl	8003ff0 <HAL_GPIO_WritePin>
		TIM4->CCR1 = speed400 > 0 ? speed400 : -speed400;
 8002b9a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	bfb8      	it	lt
 8002ba2:	425b      	neglt	r3, r3
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <set_motor_speed+0x80>)
 8002ba8:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002baa:	e015      	b.n	8002bd8 <set_motor_speed+0x74>
	case Right_Motor:
		HAL_GPIO_WritePin(RIGHT_DIR_GPIO_Port, RIGHT_DIR_Pin, speed400 > 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002bac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bfd4      	ite	le
 8002bb4:	2301      	movle	r3, #1
 8002bb6:	2300      	movgt	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bc0:	4807      	ldr	r0, [pc, #28]	; (8002be0 <set_motor_speed+0x7c>)
 8002bc2:	f001 fa15 	bl	8003ff0 <HAL_GPIO_WritePin>
		TIM3->CCR2 = speed400 > 0 ? speed400 : -speed400;
 8002bc6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	bfb8      	it	lt
 8002bce:	425b      	neglt	r3, r3
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <set_motor_speed+0x84>)
 8002bd4:	639a      	str	r2, [r3, #56]	; 0x38
		return;
 8002bd6:	bf00      	nop
	}  // switch(side)
}  // set_motor_speed(motor_side side, int16_t speed400)
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40020000 	.word	0x40020000
 8002be4:	40000800 	.word	0x40000800
 8002be8:	40000400 	.word	0x40000400

08002bec <stop_motor>:

void stop_motor(motor_side side)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	71fb      	strb	r3, [r7, #7]
	set_motor_speed(side, 0);
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ffb2 	bl	8002b64 <set_motor_speed>
}  // stop_motor(motor_side side)
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <stop_all_motors>:

void stop_all_motors()
{
 8002c08:	b5b0      	push	{r4, r5, r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
	printf("Currently stopping the motors.\r\n");
 8002c0e:	480d      	ldr	r0, [pc, #52]	; (8002c44 <stop_all_motors+0x3c>)
 8002c10:	f004 fd96 	bl	8007740 <puts>
	char buf[20];
	memcpy(buf, "$STOP,,,,,,,,,,,,,,", 20);
 8002c14:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <stop_all_motors+0x40>)
 8002c16:	1d3c      	adds	r4, r7, #4
 8002c18:	461d      	mov	r5, r3
 8002c1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c1e:	682b      	ldr	r3, [r5, #0]
 8002c20:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002c22:	1d39      	adds	r1, r7, #4
 8002c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c28:	2214      	movs	r2, #20
 8002c2a:	4808      	ldr	r0, [pc, #32]	; (8002c4c <stop_all_motors+0x44>)
 8002c2c:	f002 fea7 	bl	800597e <HAL_UART_Transmit>
	stop_motor(Left_Motor);
 8002c30:	2000      	movs	r0, #0
 8002c32:	f7ff ffdb 	bl	8002bec <stop_motor>
	stop_motor(Right_Motor);
 8002c36:	2001      	movs	r0, #1
 8002c38:	f7ff ffd8 	bl	8002bec <stop_motor>
}  // stop_all_motors()
 8002c3c:	bf00      	nop
 8002c3e:	3718      	adds	r7, #24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bdb0      	pop	{r4, r5, r7, pc}
 8002c44:	08009e14 	.word	0x08009e14
 8002c48:	08009e34 	.word	0x08009e34
 8002c4c:	200003ac 	.word	0x200003ac

08002c50 <rotate_direction>:

void rotate_direction(direction d)
{
 8002c50:	b5b0      	push	{r4, r5, r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
	// TODO - make sure numbers are precise enough. need to tune
	char buf[20];
	switch(d)
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d022      	beq.n	8002ca6 <rotate_direction+0x56>
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	dc3d      	bgt.n	8002ce0 <rotate_direction+0x90>
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <rotate_direction+0x1c>
 8002c68:	2b01      	cmp	r3, #1
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
		set_motor_speed(Left_Motor, -181);
		set_motor_speed(Right_Motor, 200);
		return;
	case Front:
		return;
 8002c6a:	e039      	b.n	8002ce0 <rotate_direction+0x90>
		printf("Currently rotating left.\r\n");
 8002c6c:	481e      	ldr	r0, [pc, #120]	; (8002ce8 <rotate_direction+0x98>)
 8002c6e:	f004 fd67 	bl	8007740 <puts>
		memcpy(buf, "$LEFT,,,,,,,,,,,,,,", 20);
 8002c72:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <rotate_direction+0x9c>)
 8002c74:	f107 040c 	add.w	r4, r7, #12
 8002c78:	461d      	mov	r5, r3
 8002c7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c7e:	682b      	ldr	r3, [r5, #0]
 8002c80:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002c82:	f107 010c 	add.w	r1, r7, #12
 8002c86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c8a:	2214      	movs	r2, #20
 8002c8c:	4818      	ldr	r0, [pc, #96]	; (8002cf0 <rotate_direction+0xa0>)
 8002c8e:	f002 fe76 	bl	800597e <HAL_UART_Transmit>
		set_motor_speed(Left_Motor, -181);
 8002c92:	f06f 01b4 	mvn.w	r1, #180	; 0xb4
 8002c96:	2000      	movs	r0, #0
 8002c98:	f7ff ff64 	bl	8002b64 <set_motor_speed>
		set_motor_speed(Right_Motor, 200);
 8002c9c:	21c8      	movs	r1, #200	; 0xc8
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	f7ff ff60 	bl	8002b64 <set_motor_speed>
		return;
 8002ca4:	e01c      	b.n	8002ce0 <rotate_direction+0x90>
	case Right:
		printf("Currently rotating right.\r\n");
 8002ca6:	4813      	ldr	r0, [pc, #76]	; (8002cf4 <rotate_direction+0xa4>)
 8002ca8:	f004 fd4a 	bl	8007740 <puts>
		memcpy(buf, "$RIGHT,,,,,,,,,,,,,", 20);
 8002cac:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <rotate_direction+0xa8>)
 8002cae:	f107 040c 	add.w	r4, r7, #12
 8002cb2:	461d      	mov	r5, r3
 8002cb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002cb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002cb8:	682b      	ldr	r3, [r5, #0]
 8002cba:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002cbc:	f107 010c 	add.w	r1, r7, #12
 8002cc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cc4:	2214      	movs	r2, #20
 8002cc6:	480a      	ldr	r0, [pc, #40]	; (8002cf0 <rotate_direction+0xa0>)
 8002cc8:	f002 fe59 	bl	800597e <HAL_UART_Transmit>
		set_motor_speed(Left_Motor, 181);
 8002ccc:	21b5      	movs	r1, #181	; 0xb5
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f7ff ff48 	bl	8002b64 <set_motor_speed>
		set_motor_speed(Right_Motor, -200);
 8002cd4:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8002cd8:	2001      	movs	r0, #1
 8002cda:	f7ff ff43 	bl	8002b64 <set_motor_speed>
		return;
 8002cde:	bf00      	nop
	}  // switch(d)
}  // rotate_direction(direction d)
 8002ce0:	3720      	adds	r7, #32
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	08009e48 	.word	0x08009e48
 8002cec:	08009e64 	.word	0x08009e64
 8002cf0:	200003ac 	.word	0x200003ac
 8002cf4:	08009e78 	.word	0x08009e78
 8002cf8:	08009e94 	.word	0x08009e94

08002cfc <motors_forward>:

void motors_forward()
{
 8002cfc:	b5b0      	push	{r4, r5, r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
	printf("Moving the motors forward.\r\n");
 8002d02:	480f      	ldr	r0, [pc, #60]	; (8002d40 <motors_forward+0x44>)
 8002d04:	f004 fd1c 	bl	8007740 <puts>
	char buf[20];
	memcpy(buf, "$FORWARD,,,,,,,,,,,", 20);
 8002d08:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <motors_forward+0x48>)
 8002d0a:	1d3c      	adds	r4, r7, #4
 8002d0c:	461d      	mov	r5, r3
 8002d0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d12:	682b      	ldr	r3, [r5, #0]
 8002d14:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002d16:	1d39      	adds	r1, r7, #4
 8002d18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d1c:	2214      	movs	r2, #20
 8002d1e:	480a      	ldr	r0, [pc, #40]	; (8002d48 <motors_forward+0x4c>)
 8002d20:	f002 fe2d 	bl	800597e <HAL_UART_Transmit>
	set_motor_speed(Left_Motor, -181);
 8002d24:	f06f 01b4 	mvn.w	r1, #180	; 0xb4
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f7ff ff1b 	bl	8002b64 <set_motor_speed>
	set_motor_speed(Right_Motor, -200);
 8002d2e:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8002d32:	2001      	movs	r0, #1
 8002d34:	f7ff ff16 	bl	8002b64 <set_motor_speed>
}  // void motors_forward()
 8002d38:	bf00      	nop
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d40:	08009ea8 	.word	0x08009ea8
 8002d44:	08009ec4 	.word	0x08009ec4
 8002d48:	200003ac 	.word	0x200003ac

08002d4c <motors_backward>:

void motors_backward()
{
 8002d4c:	b5b0      	push	{r4, r5, r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
	printf("Moving the motors backward.\r\n");
 8002d52:	480e      	ldr	r0, [pc, #56]	; (8002d8c <motors_backward+0x40>)
 8002d54:	f004 fcf4 	bl	8007740 <puts>
	char buf[20];
	memcpy(buf, "$BACKWARD,,,,,,,,,,", 20);
 8002d58:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <motors_backward+0x44>)
 8002d5a:	1d3c      	adds	r4, r7, #4
 8002d5c:	461d      	mov	r5, r3
 8002d5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d62:	682b      	ldr	r3, [r5, #0]
 8002d64:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002d66:	1d39      	adds	r1, r7, #4
 8002d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d6c:	2214      	movs	r2, #20
 8002d6e:	4809      	ldr	r0, [pc, #36]	; (8002d94 <motors_backward+0x48>)
 8002d70:	f002 fe05 	bl	800597e <HAL_UART_Transmit>
	set_motor_speed(Left_Motor, 181);
 8002d74:	21b5      	movs	r1, #181	; 0xb5
 8002d76:	2000      	movs	r0, #0
 8002d78:	f7ff fef4 	bl	8002b64 <set_motor_speed>
	set_motor_speed(Right_Motor, 200);
 8002d7c:	21c8      	movs	r1, #200	; 0xc8
 8002d7e:	2001      	movs	r0, #1
 8002d80:	f7ff fef0 	bl	8002b64 <set_motor_speed>
}  // void motors_forward()
 8002d84:	bf00      	nop
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d8c:	08009ed8 	.word	0x08009ed8
 8002d90:	08009ef8 	.word	0x08009ef8
 8002d94:	200003ac 	.word	0x200003ac

08002d98 <rotate_direction_90>:
#include "mouse.h"

void rotate_direction_90(direction d)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	71fb      	strb	r3, [r7, #7]


	// TODO - make sure numbers are precise enough. need to tune
	switch(d)
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d00f      	beq.n	8002dc8 <rotate_direction_90+0x30>
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	dc17      	bgt.n	8002ddc <rotate_direction_90+0x44>
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <rotate_direction_90+0x1c>
 8002db0:	2b01      	cmp	r3, #1
		rotate_direction(Left);
		HAL_Delay(333);
		stop_all_motors();
		return;
	case Front:
		return;
 8002db2:	e013      	b.n	8002ddc <rotate_direction_90+0x44>
		rotate_direction(Left);
 8002db4:	2000      	movs	r0, #0
 8002db6:	f7ff ff4b 	bl	8002c50 <rotate_direction>
		HAL_Delay(333);
 8002dba:	f240 104d 	movw	r0, #333	; 0x14d
 8002dbe:	f000 fd6d 	bl	800389c <HAL_Delay>
		stop_all_motors();
 8002dc2:	f7ff ff21 	bl	8002c08 <stop_all_motors>
		return;
 8002dc6:	e009      	b.n	8002ddc <rotate_direction_90+0x44>
	case Right:
		rotate_direction(Right);
 8002dc8:	2002      	movs	r0, #2
 8002dca:	f7ff ff41 	bl	8002c50 <rotate_direction>
		HAL_Delay(342);
 8002dce:	f44f 70ab 	mov.w	r0, #342	; 0x156
 8002dd2:	f000 fd63 	bl	800389c <HAL_Delay>
		stop_all_motors();
 8002dd6:	f7ff ff17 	bl	8002c08 <stop_all_motors>
		return;
 8002dda:	bf00      	nop
	}  // switch(d)
}  // rotate_direction_90(direction d)
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <rotate_180_degrees>:

void rotate_180_degrees()
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	af00      	add	r7, sp, #0
	rotate_direction_90(Left);
 8002de6:	2000      	movs	r0, #0
 8002de8:	f7ff ffd6 	bl	8002d98 <rotate_direction_90>
	HAL_Delay(200);
 8002dec:	20c8      	movs	r0, #200	; 0xc8
 8002dee:	f000 fd55 	bl	800389c <HAL_Delay>
	rotate_direction_90(Left);
 8002df2:	2000      	movs	r0, #0
 8002df4:	f7ff ffd0 	bl	8002d98 <rotate_direction_90>

}  // rotate_180_degrees()
 8002df8:	bf00      	nop
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <go_forward_one_unit>:
	}  // switch(d)

}  // rotate_360_degrees(direction d)

void go_forward_one_unit()
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	motors_forward();
 8002e00:	f7ff ff7c 	bl	8002cfc <motors_forward>
	HAL_Delay(629);
 8002e04:	f240 2075 	movw	r0, #629	; 0x275
 8002e08:	f000 fd48 	bl	800389c <HAL_Delay>
	stop_all_motors();
 8002e0c:	f7ff fefc 	bl	8002c08 <stop_all_motors>
}  // go_forward()
 8002e10:	bf00      	nop
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <set_servo_angle>:
#include "servo.h"

void set_servo_angle(direction d)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	71fb      	strb	r3, [r7, #7]
	// TODO - confirm that these angles are what we want
	switch(d)
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d010      	beq.n	8002e46 <set_servo_angle+0x32>
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	dc13      	bgt.n	8002e50 <set_servo_angle+0x3c>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d002      	beq.n	8002e32 <set_servo_angle+0x1e>
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d005      	beq.n	8002e3c <set_servo_angle+0x28>
 8002e30:	e00e      	b.n	8002e50 <set_servo_angle+0x3c>
	{
	case Left:
		TIM2->CCR1 = 200;
 8002e32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e36:	22c8      	movs	r2, #200	; 0xc8
 8002e38:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002e3a:	e009      	b.n	8002e50 <set_servo_angle+0x3c>
	case Front:
		TIM2->CCR1 = 100;
 8002e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e40:	2264      	movs	r2, #100	; 0x64
 8002e42:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002e44:	e004      	b.n	8002e50 <set_servo_angle+0x3c>
	case Right:
		TIM2->CCR1 = 40;
 8002e46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e4a:	2228      	movs	r2, #40	; 0x28
 8002e4c:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002e4e:	bf00      	nop
	}  // switch(d)
}  // set_servo_angle(direction d)
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
	...

08002e5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e70:	6453      	str	r3, [r2, #68]	; 0x44
 8002e72:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	603b      	str	r3, [r7, #0]
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e8e:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e96:	603b      	str	r3, [r7, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800

08002eac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ebc:	d10e      	bne.n	8002edc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	617b      	str	r3, [r7, #20]
 8002ec2:	4b1d      	ldr	r3, [pc, #116]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	4a1c      	ldr	r2, [pc, #112]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ece:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	617b      	str	r3, [r7, #20]
 8002ed8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002eda:	e026      	b.n	8002f2a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a16      	ldr	r2, [pc, #88]	; (8002f3c <HAL_TIM_PWM_MspInit+0x90>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10e      	bne.n	8002f04 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	4a12      	ldr	r2, [pc, #72]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ef0:	f043 0302 	orr.w	r3, r3, #2
 8002ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef6:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	693b      	ldr	r3, [r7, #16]
}
 8002f02:	e012      	b.n	8002f2a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	; (8002f40 <HAL_TIM_PWM_MspInit+0x94>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10d      	bne.n	8002f2a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	4a08      	ldr	r2, [pc, #32]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002f18:	f043 0304 	orr.w	r3, r3, #4
 8002f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_TIM_PWM_MspInit+0x8c>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f003 0304 	and.w	r3, r3, #4
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
}
 8002f2a:	bf00      	nop
 8002f2c:	371c      	adds	r7, #28
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	40000400 	.word	0x40000400
 8002f40:	40000800 	.word	0x40000800

08002f44 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08a      	sub	sp, #40	; 0x28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f4c:	f107 0314 	add.w	r3, r7, #20
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]
 8002f5a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a1d      	ldr	r2, [pc, #116]	; (8002fd8 <HAL_TIM_IC_MspInit+0x94>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d133      	bne.n	8002fce <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	4b1c      	ldr	r3, [pc, #112]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	4a1b      	ldr	r2, [pc, #108]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f70:	f043 0308 	orr.w	r3, r3, #8
 8002f74:	6413      	str	r3, [r2, #64]	; 0x40
 8002f76:	4b19      	ldr	r3, [pc, #100]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	4b15      	ldr	r3, [pc, #84]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	4a14      	ldr	r2, [pc, #80]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	6313      	str	r3, [r2, #48]	; 0x30
 8002f92:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <HAL_TIM_IC_MspInit+0x98>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = SONIC_ECHO_Pin;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002faa:	2300      	movs	r3, #0
 8002fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SONIC_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002fb2:	f107 0314 	add.w	r3, r7, #20
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4809      	ldr	r0, [pc, #36]	; (8002fe0 <HAL_TIM_IC_MspInit+0x9c>)
 8002fba:	f000 fe95 	bl	8003ce8 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	2032      	movs	r0, #50	; 0x32
 8002fc4:	f000 fdab 	bl	8003b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002fc8:	2032      	movs	r0, #50	; 0x32
 8002fca:	f000 fdc4 	bl	8003b56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002fce:	bf00      	nop
 8002fd0:	3728      	adds	r7, #40	; 0x28
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40000c00 	.word	0x40000c00
 8002fdc:	40023800 	.word	0x40023800
 8002fe0:	40020000 	.word	0x40020000

08002fe4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0b      	ldr	r2, [pc, #44]	; (8003020 <HAL_TIM_Base_MspInit+0x3c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d10d      	bne.n	8003012 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_TIM_Base_MspInit+0x40>)
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffe:	4a09      	ldr	r2, [pc, #36]	; (8003024 <HAL_TIM_Base_MspInit+0x40>)
 8003000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003004:	6453      	str	r3, [r2, #68]	; 0x44
 8003006:	4b07      	ldr	r3, [pc, #28]	; (8003024 <HAL_TIM_Base_MspInit+0x40>)
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40014400 	.word	0x40014400
 8003024:	40023800 	.word	0x40023800

08003028 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b08c      	sub	sp, #48	; 0x30
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003030:	f107 031c 	add.w	r3, r7, #28
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	60da      	str	r2, [r3, #12]
 800303e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003048:	d11f      	bne.n	800308a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800304a:	2300      	movs	r3, #0
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	4b47      	ldr	r3, [pc, #284]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	4a46      	ldr	r2, [pc, #280]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	6313      	str	r3, [r2, #48]	; 0x30
 800305a:	4b44      	ldr	r3, [pc, #272]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	61bb      	str	r3, [r7, #24]
 8003064:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8003066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800306a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306c:	2302      	movs	r3, #2
 800306e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003070:	2300      	movs	r3, #0
 8003072:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003074:	2300      	movs	r3, #0
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003078:	2301      	movs	r3, #1
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 800307c:	f107 031c 	add.w	r3, r7, #28
 8003080:	4619      	mov	r1, r3
 8003082:	483b      	ldr	r0, [pc, #236]	; (8003170 <HAL_TIM_MspPostInit+0x148>)
 8003084:	f000 fe30 	bl	8003ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003088:	e06b      	b.n	8003162 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a39      	ldr	r2, [pc, #228]	; (8003174 <HAL_TIM_MspPostInit+0x14c>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d11e      	bne.n	80030d2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	4b34      	ldr	r3, [pc, #208]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 800309a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309c:	4a33      	ldr	r2, [pc, #204]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 800309e:	f043 0304 	orr.w	r3, r3, #4
 80030a2:	6313      	str	r3, [r2, #48]	; 0x30
 80030a4:	4b31      	ldr	r3, [pc, #196]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RIGHT_PWM_Pin;
 80030b0:	2380      	movs	r3, #128	; 0x80
 80030b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b4:	2302      	movs	r3, #2
 80030b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030bc:	2300      	movs	r3, #0
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030c0:	2302      	movs	r3, #2
 80030c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RIGHT_PWM_GPIO_Port, &GPIO_InitStruct);
 80030c4:	f107 031c 	add.w	r3, r7, #28
 80030c8:	4619      	mov	r1, r3
 80030ca:	482b      	ldr	r0, [pc, #172]	; (8003178 <HAL_TIM_MspPostInit+0x150>)
 80030cc:	f000 fe0c 	bl	8003ce8 <HAL_GPIO_Init>
}
 80030d0:	e047      	b.n	8003162 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM4)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a29      	ldr	r2, [pc, #164]	; (800317c <HAL_TIM_MspPostInit+0x154>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d11e      	bne.n	800311a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030dc:	2300      	movs	r3, #0
 80030de:	613b      	str	r3, [r7, #16]
 80030e0:	4b22      	ldr	r3, [pc, #136]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 80030e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e4:	4a21      	ldr	r2, [pc, #132]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 80030e6:	f043 0302 	orr.w	r3, r3, #2
 80030ea:	6313      	str	r3, [r2, #48]	; 0x30
 80030ec:	4b1f      	ldr	r3, [pc, #124]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LEFT_PWM_Pin;
 80030f8:	2340      	movs	r3, #64	; 0x40
 80030fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fc:	2302      	movs	r3, #2
 80030fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003100:	2300      	movs	r3, #0
 8003102:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003104:	2300      	movs	r3, #0
 8003106:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003108:	2302      	movs	r3, #2
 800310a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LEFT_PWM_GPIO_Port, &GPIO_InitStruct);
 800310c:	f107 031c 	add.w	r3, r7, #28
 8003110:	4619      	mov	r1, r3
 8003112:	481b      	ldr	r0, [pc, #108]	; (8003180 <HAL_TIM_MspPostInit+0x158>)
 8003114:	f000 fde8 	bl	8003ce8 <HAL_GPIO_Init>
}
 8003118:	e023      	b.n	8003162 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM10)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a19      	ldr	r2, [pc, #100]	; (8003184 <HAL_TIM_MspPostInit+0x15c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d11e      	bne.n	8003162 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	4b10      	ldr	r3, [pc, #64]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 800312a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312c:	4a0f      	ldr	r2, [pc, #60]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 800312e:	f043 0302 	orr.w	r3, r3, #2
 8003132:	6313      	str	r3, [r2, #48]	; 0x30
 8003134:	4b0d      	ldr	r3, [pc, #52]	; (800316c <HAL_TIM_MspPostInit+0x144>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SONIC_TRIGGER_Pin;
 8003140:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003146:	2302      	movs	r3, #2
 8003148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314e:	2300      	movs	r3, #0
 8003150:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003152:	2303      	movs	r3, #3
 8003154:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8003156:	f107 031c 	add.w	r3, r7, #28
 800315a:	4619      	mov	r1, r3
 800315c:	4808      	ldr	r0, [pc, #32]	; (8003180 <HAL_TIM_MspPostInit+0x158>)
 800315e:	f000 fdc3 	bl	8003ce8 <HAL_GPIO_Init>
}
 8003162:	bf00      	nop
 8003164:	3730      	adds	r7, #48	; 0x30
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	40020000 	.word	0x40020000
 8003174:	40000400 	.word	0x40000400
 8003178:	40020800 	.word	0x40020800
 800317c:	40000800 	.word	0x40000800
 8003180:	40020400 	.word	0x40020400
 8003184:	40014400 	.word	0x40014400

08003188 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08c      	sub	sp, #48	; 0x30
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003190:	f107 031c 	add.w	r3, r7, #28
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	609a      	str	r2, [r3, #8]
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a45      	ldr	r2, [pc, #276]	; (80032bc <HAL_UART_MspInit+0x134>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d12c      	bne.n	8003204 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	4b44      	ldr	r3, [pc, #272]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	4a43      	ldr	r2, [pc, #268]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031b8:	6413      	str	r3, [r2, #64]	; 0x40
 80031ba:	4b41      	ldr	r3, [pc, #260]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c2:	61bb      	str	r3, [r7, #24]
 80031c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	4b3d      	ldr	r3, [pc, #244]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	4a3c      	ldr	r2, [pc, #240]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	6313      	str	r3, [r2, #48]	; 0x30
 80031d6:	4b3a      	ldr	r3, [pc, #232]	; (80032c0 <HAL_UART_MspInit+0x138>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	617b      	str	r3, [r7, #20]
 80031e0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = UART_PRINT_USB_Pin|GPIO_PIN_3;
 80031e2:	230c      	movs	r3, #12
 80031e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e6:	2302      	movs	r3, #2
 80031e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ea:	2300      	movs	r3, #0
 80031ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ee:	2303      	movs	r3, #3
 80031f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031f2:	2307      	movs	r3, #7
 80031f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f6:	f107 031c 	add.w	r3, r7, #28
 80031fa:	4619      	mov	r1, r3
 80031fc:	4831      	ldr	r0, [pc, #196]	; (80032c4 <HAL_UART_MspInit+0x13c>)
 80031fe:	f000 fd73 	bl	8003ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003202:	e057      	b.n	80032b4 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART6)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2f      	ldr	r2, [pc, #188]	; (80032c8 <HAL_UART_MspInit+0x140>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d152      	bne.n	80032b4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART6_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	613b      	str	r3, [r7, #16]
 8003212:	4b2b      	ldr	r3, [pc, #172]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	4a2a      	ldr	r2, [pc, #168]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003218:	f043 0320 	orr.w	r3, r3, #32
 800321c:	6453      	str	r3, [r2, #68]	; 0x44
 800321e:	4b28      	ldr	r3, [pc, #160]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	f003 0320 	and.w	r3, r3, #32
 8003226:	613b      	str	r3, [r7, #16]
 8003228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	4a23      	ldr	r2, [pc, #140]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003234:	f043 0304 	orr.w	r3, r3, #4
 8003238:	6313      	str	r3, [r2, #48]	; 0x30
 800323a:	4b21      	ldr	r3, [pc, #132]	; (80032c0 <HAL_UART_MspInit+0x138>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	60fb      	str	r3, [r7, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003246:	2300      	movs	r3, #0
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	4b1d      	ldr	r3, [pc, #116]	; (80032c0 <HAL_UART_MspInit+0x138>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	4a1c      	ldr	r2, [pc, #112]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003250:	f043 0301 	orr.w	r3, r3, #1
 8003254:	6313      	str	r3, [r2, #48]	; 0x30
 8003256:	4b1a      	ldr	r3, [pc, #104]	; (80032c0 <HAL_UART_MspInit+0x138>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	60bb      	str	r3, [r7, #8]
 8003260:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003262:	2340      	movs	r3, #64	; 0x40
 8003264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003266:	2302      	movs	r3, #2
 8003268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800326e:	2303      	movs	r3, #3
 8003270:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003272:	2308      	movs	r3, #8
 8003274:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003276:	f107 031c 	add.w	r3, r7, #28
 800327a:	4619      	mov	r1, r3
 800327c:	4813      	ldr	r0, [pc, #76]	; (80032cc <HAL_UART_MspInit+0x144>)
 800327e:	f000 fd33 	bl	8003ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003288:	2302      	movs	r3, #2
 800328a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328c:	2300      	movs	r3, #0
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003290:	2303      	movs	r3, #3
 8003292:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003294:	2308      	movs	r3, #8
 8003296:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003298:	f107 031c 	add.w	r3, r7, #28
 800329c:	4619      	mov	r1, r3
 800329e:	4809      	ldr	r0, [pc, #36]	; (80032c4 <HAL_UART_MspInit+0x13c>)
 80032a0:	f000 fd22 	bl	8003ce8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80032a4:	2200      	movs	r2, #0
 80032a6:	2100      	movs	r1, #0
 80032a8:	2047      	movs	r0, #71	; 0x47
 80032aa:	f000 fc38 	bl	8003b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80032ae:	2047      	movs	r0, #71	; 0x47
 80032b0:	f000 fc51 	bl	8003b56 <HAL_NVIC_EnableIRQ>
}
 80032b4:	bf00      	nop
 80032b6:	3730      	adds	r7, #48	; 0x30
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40004400 	.word	0x40004400
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40020000 	.word	0x40020000
 80032c8:	40011400 	.word	0x40011400
 80032cc:	40020800 	.word	0x40020800

080032d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032d4:	e7fe      	b.n	80032d4 <NMI_Handler+0x4>

080032d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032d6:	b480      	push	{r7}
 80032d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032da:	e7fe      	b.n	80032da <HardFault_Handler+0x4>

080032dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032e0:	e7fe      	b.n	80032e0 <MemManage_Handler+0x4>

080032e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032e2:	b480      	push	{r7}
 80032e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032e6:	e7fe      	b.n	80032e6 <BusFault_Handler+0x4>

080032e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032ec:	e7fe      	b.n	80032ec <UsageFault_Handler+0x4>

080032ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032ee:	b480      	push	{r7}
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032f2:	bf00      	nop
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800330a:	b480      	push	{r7}
 800330c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800330e:	bf00      	nop
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800331c:	f000 fa9e 	bl	800385c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003320:	bf00      	nop
 8003322:	bd80      	pop	{r7, pc}
 8003324:	0000      	movs	r0, r0
	...

08003328 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800332e:	4830      	ldr	r0, [pc, #192]	; (80033f0 <TIM5_IRQHandler+0xc8>)
 8003330:	f001 fc6d 	bl	8004c0e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  if (risingEdgeInterrupt == 1)
 8003334:	4b2f      	ldr	r3, [pc, #188]	; (80033f4 <TIM5_IRQHandler+0xcc>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d118      	bne.n	800336e <TIM5_IRQHandler+0x46>
  {
	TIM5->CCER &= ~(1 << 7);
 800333c:	4b2e      	ldr	r3, [pc, #184]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4a2d      	ldr	r2, [pc, #180]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 8003342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003346:	6213      	str	r3, [r2, #32]
	TIM5->CCER &= ~(1 << 5);
 8003348:	4b2b      	ldr	r3, [pc, #172]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	4a2a      	ldr	r2, [pc, #168]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800334e:	f023 0320 	bic.w	r3, r3, #32
 8003352:	6213      	str	r3, [r2, #32]
	TIM5->CCER |= (1 << 5);
 8003354:	4b28      	ldr	r3, [pc, #160]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	4a27      	ldr	r2, [pc, #156]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800335a:	f043 0320 	orr.w	r3, r3, #32
 800335e:	6213      	str	r3, [r2, #32]
	TIM5->CNT = 0;
 8003360:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 8003362:	2200      	movs	r2, #0
 8003364:	625a      	str	r2, [r3, #36]	; 0x24
	risingEdgeInterrupt = 0;
 8003366:	4b23      	ldr	r3, [pc, #140]	; (80033f4 <TIM5_IRQHandler+0xcc>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
	  risingEdgeInterrupt = 1;
//	  __HAL_TIM_DISABLE_IT(&htim5, TIM_IT_CC2);
  }

  /* USER CODE END TIM5_IRQn 1 */
}
 800336c:	e036      	b.n	80033dc <TIM5_IRQHandler+0xb4>
	  counter = TIM5->CNT;
 800336e:	4b22      	ldr	r3, [pc, #136]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	461a      	mov	r2, r3
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <TIM5_IRQHandler+0xd4>)
 8003376:	601a      	str	r2, [r3, #0]
	  TIM5->CCER &= ~(1 << 7);
 8003378:	4b1f      	ldr	r3, [pc, #124]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	4a1e      	ldr	r2, [pc, #120]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800337e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003382:	6213      	str	r3, [r2, #32]
	  TIM5->CCER &= ~(1 << 5);
 8003384:	4b1c      	ldr	r3, [pc, #112]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	4a1b      	ldr	r2, [pc, #108]	; (80033f8 <TIM5_IRQHandler+0xd0>)
 800338a:	f023 0320 	bic.w	r3, r3, #32
 800338e:	6213      	str	r3, [r2, #32]
	  float inches = counter / 144.0;
 8003390:	4b1a      	ldr	r3, [pc, #104]	; (80033fc <TIM5_IRQHandler+0xd4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd f8cd 	bl	8000534 <__aeabi_i2d>
 800339a:	f04f 0200 	mov.w	r2, #0
 800339e:	4b18      	ldr	r3, [pc, #96]	; (8003400 <TIM5_IRQHandler+0xd8>)
 80033a0:	f7fd fa5c 	bl	800085c <__aeabi_ddiv>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4610      	mov	r0, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	f7fd fc04 	bl	8000bb8 <__aeabi_d2f>
 80033b0:	4603      	mov	r3, r0
 80033b2:	607b      	str	r3, [r7, #4]
	  centimeters = inches * 2.54;
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7fd f8cf 	bl	8000558 <__aeabi_f2d>
 80033ba:	a30b      	add	r3, pc, #44	; (adr r3, 80033e8 <TIM5_IRQHandler+0xc0>)
 80033bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c0:	f7fd f922 	bl	8000608 <__aeabi_dmul>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4610      	mov	r0, r2
 80033ca:	4619      	mov	r1, r3
 80033cc:	f7fd fbf4 	bl	8000bb8 <__aeabi_d2f>
 80033d0:	4603      	mov	r3, r0
 80033d2:	4a0c      	ldr	r2, [pc, #48]	; (8003404 <TIM5_IRQHandler+0xdc>)
 80033d4:	6013      	str	r3, [r2, #0]
	  risingEdgeInterrupt = 1;
 80033d6:	4b07      	ldr	r3, [pc, #28]	; (80033f4 <TIM5_IRQHandler+0xcc>)
 80033d8:	2201      	movs	r2, #1
 80033da:	601a      	str	r2, [r3, #0]
}
 80033dc:	bf00      	nop
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	f3af 8000 	nop.w
 80033e8:	851eb852 	.word	0x851eb852
 80033ec:	400451eb 	.word	0x400451eb
 80033f0:	200002d8 	.word	0x200002d8
 80033f4:	20000008 	.word	0x20000008
 80033f8:	40000c00 	.word	0x40000c00
 80033fc:	200003f8 	.word	0x200003f8
 8003400:	40620000 	.word	0x40620000
 8003404:	200003fc 	.word	0x200003fc

08003408 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800340c:	4802      	ldr	r0, [pc, #8]	; (8003418 <USART6_IRQHandler+0x10>)
 800340e:	f002 fc8d 	bl	8005d2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	200003ac 	.word	0x200003ac

0800341c <is_switch_on>:
#include "switch.h"

uint8_t is_switch_on()
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
	// TODO - find way to get switch data
	return 0;
 8003420:	2300      	movs	r3, #0
}   // is_switch_on()
 8003422:	4618      	mov	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
	return 1;
 8003430:	2301      	movs	r3, #1
}
 8003432:	4618      	mov	r0, r3
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <_kill>:

int _kill(int pid, int sig)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003446:	f003 fc43 	bl	8006cd0 <__errno>
 800344a:	4603      	mov	r3, r0
 800344c:	2216      	movs	r2, #22
 800344e:	601a      	str	r2, [r3, #0]
	return -1;
 8003450:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <_exit>:

void _exit (int status)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003464:	f04f 31ff 	mov.w	r1, #4294967295
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f7ff ffe7 	bl	800343c <_kill>
	while (1) {}		/* Make sure we hang here */
 800346e:	e7fe      	b.n	800346e <_exit+0x12>

08003470 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	e00a      	b.n	8003498 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003482:	f3af 8000 	nop.w
 8003486:	4601      	mov	r1, r0
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	1c5a      	adds	r2, r3, #1
 800348c:	60ba      	str	r2, [r7, #8]
 800348e:	b2ca      	uxtb	r2, r1
 8003490:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	3301      	adds	r3, #1
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	429a      	cmp	r2, r3
 800349e:	dbf0      	blt.n	8003482 <_read+0x12>
	}

return len;
 80034a0:	687b      	ldr	r3, [r7, #4]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b086      	sub	sp, #24
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	60f8      	str	r0, [r7, #12]
 80034b2:	60b9      	str	r1, [r7, #8]
 80034b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	e009      	b.n	80034d0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	1c5a      	adds	r2, r3, #1
 80034c0:	60ba      	str	r2, [r7, #8]
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff faeb 	bl	8002aa0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	3301      	adds	r3, #1
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	dbf1      	blt.n	80034bc <_write+0x12>
	}
	return len;
 80034d8:	687b      	ldr	r3, [r7, #4]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3718      	adds	r7, #24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <_close>:

int _close(int file)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
	return -1;
 80034ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr

080034fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b083      	sub	sp, #12
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800350a:	605a      	str	r2, [r3, #4]
	return 0;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <_isatty>:

int _isatty(int file)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
	return 1;
 8003522:	2301      	movs	r3, #1
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
	return 0;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003554:	4a14      	ldr	r2, [pc, #80]	; (80035a8 <_sbrk+0x5c>)
 8003556:	4b15      	ldr	r3, [pc, #84]	; (80035ac <_sbrk+0x60>)
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003560:	4b13      	ldr	r3, [pc, #76]	; (80035b0 <_sbrk+0x64>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003568:	4b11      	ldr	r3, [pc, #68]	; (80035b0 <_sbrk+0x64>)
 800356a:	4a12      	ldr	r2, [pc, #72]	; (80035b4 <_sbrk+0x68>)
 800356c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800356e:	4b10      	ldr	r3, [pc, #64]	; (80035b0 <_sbrk+0x64>)
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4413      	add	r3, r2
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	429a      	cmp	r2, r3
 800357a:	d207      	bcs.n	800358c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800357c:	f003 fba8 	bl	8006cd0 <__errno>
 8003580:	4603      	mov	r3, r0
 8003582:	220c      	movs	r2, #12
 8003584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003586:	f04f 33ff 	mov.w	r3, #4294967295
 800358a:	e009      	b.n	80035a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800358c:	4b08      	ldr	r3, [pc, #32]	; (80035b0 <_sbrk+0x64>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003592:	4b07      	ldr	r3, [pc, #28]	; (80035b0 <_sbrk+0x64>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4413      	add	r3, r2
 800359a:	4a05      	ldr	r2, [pc, #20]	; (80035b0 <_sbrk+0x64>)
 800359c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800359e:	68fb      	ldr	r3, [r7, #12]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20020000 	.word	0x20020000
 80035ac:	00000400 	.word	0x00000400
 80035b0:	200003f4 	.word	0x200003f4
 80035b4:	20000418 	.word	0x20000418

080035b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035bc:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <SystemInit+0x20>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c2:	4a05      	ldr	r2, [pc, #20]	; (80035d8 <SystemInit+0x20>)
 80035c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035cc:	bf00      	nop
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <test_turn_left>:
#include "test.h"

void test_turn_left()
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
	rotate_direction_90(Left);
 80035e0:	2000      	movs	r0, #0
 80035e2:	f7ff fbd9 	bl	8002d98 <rotate_direction_90>
	HAL_Delay(1000);
 80035e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035ea:	f000 f957 	bl	800389c <HAL_Delay>
}  // void test_turn_left()
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
	...

080035f4 <do_test_algorithm>:
	TIM2->CCR1 = 200;
	TIM2->CCR1 = 225;// left
}

void do_test_algorithm()
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
	if (requested_manual_command != AUTON_CHAR)
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <do_test_algorithm+0x1c>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b41      	cmp	r3, #65	; 0x41
 80035fe:	d104      	bne.n	800360a <do_test_algorithm+0x16>
	}


//	test_alternate_left_right();
//	test_zig_zag();
	test_turn_left();
 8003600:	f7ff ffec 	bl	80035dc <test_turn_left>
//	go_forward_one_unit();
//	HAL_Delay(2000);

//	distance_of_object_in_cm();

	return do_test_algorithm();
 8003604:	f7ff fff6 	bl	80035f4 <do_test_algorithm>
 8003608:	e000      	b.n	800360c <do_test_algorithm+0x18>
		return;
 800360a:	bf00      	nop
}  // do_test_algorithm()
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000001 	.word	0x20000001

08003614 <distance_of_object_in_cm>:
int risingEdgeInterrupt = 1;
int counter;
float centimeters;

int16_t distance_of_object_in_cm()
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
	printf("Distance is %f cm\r\n", centimeters);
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <distance_of_object_in_cm+0x2c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7fc ff9b 	bl	8000558 <__aeabi_f2d>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4807      	ldr	r0, [pc, #28]	; (8003644 <distance_of_object_in_cm+0x30>)
 8003628:	f003 ffee 	bl	8007608 <iprintf>
	return centimeters;
 800362c:	4b04      	ldr	r3, [pc, #16]	; (8003640 <distance_of_object_in_cm+0x2c>)
 800362e:	edd3 7a00 	vldr	s15, [r3]
 8003632:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003636:	ee17 3a90 	vmov	r3, s15
 800363a:	b21b      	sxth	r3, r3
}  // int16_t distance_of_object_in_cm()
 800363c:	4618      	mov	r0, r3
 800363e:	bd80      	pop	{r7, pc}
 8003640:	200003fc 	.word	0x200003fc
 8003644:	08009f0c 	.word	0x08009f0c

08003648 <is_there_wall_on_direction>:
#include <wall_sensor.h>

uint8_t is_there_wall_on_direction(direction d)
{
 8003648:	b5b0      	push	{r4, r5, r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	71fb      	strb	r3, [r7, #7]
	set_servo_angle(d);
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fbdd 	bl	8002e14 <set_servo_angle>
	HAL_Delay(1000);
 800365a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800365e:	f000 f91d 	bl	800389c <HAL_Delay>
	int16_t distance_cm = distance_of_object_in_cm();
 8003662:	f7ff ffd7 	bl	8003614 <distance_of_object_in_cm>
 8003666:	4603      	mov	r3, r0
 8003668:	83fb      	strh	r3, [r7, #30]
	uint8_t wall_detected = distance_cm < 25;
 800366a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800366e:	2b18      	cmp	r3, #24
 8003670:	bfd4      	ite	le
 8003672:	2301      	movle	r3, #1
 8003674:	2300      	movgt	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	777b      	strb	r3, [r7, #29]
	char buf[20];
	switch(d)
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d032      	beq.n	80036e6 <is_there_wall_on_direction+0x9e>
 8003680:	2b02      	cmp	r3, #2
 8003682:	dc4a      	bgt.n	800371a <is_there_wall_on_direction+0xd2>
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <is_there_wall_on_direction+0x46>
 8003688:	2b01      	cmp	r3, #1
 800368a:	d012      	beq.n	80036b2 <is_there_wall_on_direction+0x6a>
 800368c:	e045      	b.n	800371a <is_there_wall_on_direction+0xd2>
	{
	case Left:
		printf(wall_detected ? "There is a wall on the left.\r\n" : "There is no wall on the left.\r\n");
 800368e:	7f7b      	ldrb	r3, [r7, #29]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <is_there_wall_on_direction+0x50>
 8003694:	4b27      	ldr	r3, [pc, #156]	; (8003734 <is_there_wall_on_direction+0xec>)
 8003696:	e000      	b.n	800369a <is_there_wall_on_direction+0x52>
 8003698:	4b27      	ldr	r3, [pc, #156]	; (8003738 <is_there_wall_on_direction+0xf0>)
 800369a:	4618      	mov	r0, r3
 800369c:	f003 ffb4 	bl	8007608 <iprintf>
		memcpy(buf, wall_detected ? "\%LEFT,0,,,,,,,,,,,," : "\%LEFT,0,,,,,,,,,,,,", 20);
 80036a0:	4b26      	ldr	r3, [pc, #152]	; (800373c <is_there_wall_on_direction+0xf4>)
 80036a2:	f107 0408 	add.w	r4, r7, #8
 80036a6:	461d      	mov	r5, r3
 80036a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	6023      	str	r3, [r4, #0]
		break;
 80036b0:	e033      	b.n	800371a <is_there_wall_on_direction+0xd2>
	case Front:
		printf(wall_detected ? "There is a wall in front.\r\n" : "There is no wall in front.\r\n");
 80036b2:	7f7b      	ldrb	r3, [r7, #29]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <is_there_wall_on_direction+0x74>
 80036b8:	4b21      	ldr	r3, [pc, #132]	; (8003740 <is_there_wall_on_direction+0xf8>)
 80036ba:	e000      	b.n	80036be <is_there_wall_on_direction+0x76>
 80036bc:	4b21      	ldr	r3, [pc, #132]	; (8003744 <is_there_wall_on_direction+0xfc>)
 80036be:	4618      	mov	r0, r3
 80036c0:	f003 ffa2 	bl	8007608 <iprintf>
		memcpy(buf, wall_detected ? "%FRONT,1,,,,,,,,,,," : "%FRONT,0,,,,,,,,,,,", 20);
 80036c4:	7f7b      	ldrb	r3, [r7, #29]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <is_there_wall_on_direction+0x86>
 80036ca:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <is_there_wall_on_direction+0x100>)
 80036cc:	e000      	b.n	80036d0 <is_there_wall_on_direction+0x88>
 80036ce:	4b1f      	ldr	r3, [pc, #124]	; (800374c <is_there_wall_on_direction+0x104>)
 80036d0:	f107 0408 	add.w	r4, r7, #8
 80036d4:	461d      	mov	r5, r3
 80036d6:	6828      	ldr	r0, [r5, #0]
 80036d8:	6869      	ldr	r1, [r5, #4]
 80036da:	68aa      	ldr	r2, [r5, #8]
 80036dc:	68eb      	ldr	r3, [r5, #12]
 80036de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036e0:	6928      	ldr	r0, [r5, #16]
 80036e2:	6020      	str	r0, [r4, #0]
		break;
 80036e4:	e019      	b.n	800371a <is_there_wall_on_direction+0xd2>
	case Right:
		printf(wall_detected ? "There is a wall on the right.\r\n" : "There is no wall on the right.\r\n");
 80036e6:	7f7b      	ldrb	r3, [r7, #29]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <is_there_wall_on_direction+0xa8>
 80036ec:	4b18      	ldr	r3, [pc, #96]	; (8003750 <is_there_wall_on_direction+0x108>)
 80036ee:	e000      	b.n	80036f2 <is_there_wall_on_direction+0xaa>
 80036f0:	4b18      	ldr	r3, [pc, #96]	; (8003754 <is_there_wall_on_direction+0x10c>)
 80036f2:	4618      	mov	r0, r3
 80036f4:	f003 ff88 	bl	8007608 <iprintf>
		memcpy(buf, wall_detected ? "%RIGHT,1,,,,,,,,,,," : "%RIGHT,0,,,,,,,,,,,", 20);
 80036f8:	7f7b      	ldrb	r3, [r7, #29]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <is_there_wall_on_direction+0xba>
 80036fe:	4b16      	ldr	r3, [pc, #88]	; (8003758 <is_there_wall_on_direction+0x110>)
 8003700:	e000      	b.n	8003704 <is_there_wall_on_direction+0xbc>
 8003702:	4b16      	ldr	r3, [pc, #88]	; (800375c <is_there_wall_on_direction+0x114>)
 8003704:	f107 0408 	add.w	r4, r7, #8
 8003708:	461d      	mov	r5, r3
 800370a:	6828      	ldr	r0, [r5, #0]
 800370c:	6869      	ldr	r1, [r5, #4]
 800370e:	68aa      	ldr	r2, [r5, #8]
 8003710:	68eb      	ldr	r3, [r5, #12]
 8003712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003714:	6928      	ldr	r0, [r5, #16]
 8003716:	6020      	str	r0, [r4, #0]
		break;
 8003718:	bf00      	nop
	}  // switch(d)
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 800371a:	f107 0108 	add.w	r1, r7, #8
 800371e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003722:	2214      	movs	r2, #20
 8003724:	480e      	ldr	r0, [pc, #56]	; (8003760 <is_there_wall_on_direction+0x118>)
 8003726:	f002 f92a 	bl	800597e <HAL_UART_Transmit>
	return wall_detected;
 800372a:	7f7b      	ldrb	r3, [r7, #29]
}  // is_there_wall_on_direction(direction d)
 800372c:	4618      	mov	r0, r3
 800372e:	3720      	adds	r7, #32
 8003730:	46bd      	mov	sp, r7
 8003732:	bdb0      	pop	{r4, r5, r7, pc}
 8003734:	08009f20 	.word	0x08009f20
 8003738:	08009f40 	.word	0x08009f40
 800373c:	08009f60 	.word	0x08009f60
 8003740:	08009f74 	.word	0x08009f74
 8003744:	08009f90 	.word	0x08009f90
 8003748:	08009fb0 	.word	0x08009fb0
 800374c:	08009fc4 	.word	0x08009fc4
 8003750:	08009fd8 	.word	0x08009fd8
 8003754:	08009ff8 	.word	0x08009ff8
 8003758:	0800a01c 	.word	0x0800a01c
 800375c:	0800a030 	.word	0x0800a030
 8003760:	200003ac 	.word	0x200003ac

08003764 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003764:	f8df d034 	ldr.w	sp, [pc, #52]	; 800379c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003768:	480d      	ldr	r0, [pc, #52]	; (80037a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800376a:	490e      	ldr	r1, [pc, #56]	; (80037a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800376c:	4a0e      	ldr	r2, [pc, #56]	; (80037a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800376e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003770:	e002      	b.n	8003778 <LoopCopyDataInit>

08003772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003776:	3304      	adds	r3, #4

08003778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800377a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800377c:	d3f9      	bcc.n	8003772 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800377e:	4a0b      	ldr	r2, [pc, #44]	; (80037ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003780:	4c0b      	ldr	r4, [pc, #44]	; (80037b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003784:	e001      	b.n	800378a <LoopFillZerobss>

08003786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003788:	3204      	adds	r2, #4

0800378a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800378a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800378c:	d3fb      	bcc.n	8003786 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800378e:	f7ff ff13 	bl	80035b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003792:	f003 faa3 	bl	8006cdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003796:	f7fe fe1b 	bl	80023d0 <main>
  bx  lr    
 800379a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800379c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037a4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80037a8:	0800a444 	.word	0x0800a444
  ldr r2, =_sbss
 80037ac:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80037b0:	20000414 	.word	0x20000414

080037b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037b4:	e7fe      	b.n	80037b4 <ADC_IRQHandler>
	...

080037b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037bc:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <HAL_Init+0x40>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a0d      	ldr	r2, [pc, #52]	; (80037f8 <HAL_Init+0x40>)
 80037c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037c8:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_Init+0x40>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a0a      	ldr	r2, [pc, #40]	; (80037f8 <HAL_Init+0x40>)
 80037ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037d4:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <HAL_Init+0x40>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a07      	ldr	r2, [pc, #28]	; (80037f8 <HAL_Init+0x40>)
 80037da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037e0:	2003      	movs	r0, #3
 80037e2:	f000 f991 	bl	8003b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037e6:	200f      	movs	r0, #15
 80037e8:	f000 f808 	bl	80037fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037ec:	f7ff fb36 	bl	8002e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	40023c00 	.word	0x40023c00

080037fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003804:	4b12      	ldr	r3, [pc, #72]	; (8003850 <HAL_InitTick+0x54>)
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	4b12      	ldr	r3, [pc, #72]	; (8003854 <HAL_InitTick+0x58>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	4619      	mov	r1, r3
 800380e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003812:	fbb3 f3f1 	udiv	r3, r3, r1
 8003816:	fbb2 f3f3 	udiv	r3, r2, r3
 800381a:	4618      	mov	r0, r3
 800381c:	f000 f9b7 	bl	8003b8e <HAL_SYSTICK_Config>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e00e      	b.n	8003848 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b0f      	cmp	r3, #15
 800382e:	d80a      	bhi.n	8003846 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003830:	2200      	movs	r2, #0
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	f04f 30ff 	mov.w	r0, #4294967295
 8003838:	f000 f971 	bl	8003b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800383c:	4a06      	ldr	r2, [pc, #24]	; (8003858 <HAL_InitTick+0x5c>)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	e000      	b.n	8003848 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	20000004 	.word	0x20000004
 8003854:	20000010 	.word	0x20000010
 8003858:	2000000c 	.word	0x2000000c

0800385c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003860:	4b06      	ldr	r3, [pc, #24]	; (800387c <HAL_IncTick+0x20>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	461a      	mov	r2, r3
 8003866:	4b06      	ldr	r3, [pc, #24]	; (8003880 <HAL_IncTick+0x24>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4413      	add	r3, r2
 800386c:	4a04      	ldr	r2, [pc, #16]	; (8003880 <HAL_IncTick+0x24>)
 800386e:	6013      	str	r3, [r2, #0]
}
 8003870:	bf00      	nop
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	20000010 	.word	0x20000010
 8003880:	20000400 	.word	0x20000400

08003884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return uwTick;
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <HAL_GetTick+0x14>)
 800388a:	681b      	ldr	r3, [r3, #0]
}
 800388c:	4618      	mov	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000400 	.word	0x20000400

0800389c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038a4:	f7ff ffee 	bl	8003884 <HAL_GetTick>
 80038a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b4:	d005      	beq.n	80038c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038b6:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <HAL_Delay+0x44>)
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	461a      	mov	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4413      	add	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038c2:	bf00      	nop
 80038c4:	f7ff ffde 	bl	8003884 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d8f7      	bhi.n	80038c4 <HAL_Delay+0x28>
  {
  }
}
 80038d4:	bf00      	nop
 80038d6:	bf00      	nop
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	20000010 	.word	0x20000010

080038e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f003 0307 	and.w	r3, r3, #7
 80038f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038f4:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <__NVIC_SetPriorityGrouping+0x44>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003900:	4013      	ands	r3, r2
 8003902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800390c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003916:	4a04      	ldr	r2, [pc, #16]	; (8003928 <__NVIC_SetPriorityGrouping+0x44>)
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	60d3      	str	r3, [r2, #12]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	e000ed00 	.word	0xe000ed00

0800392c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <__NVIC_GetPriorityGrouping+0x18>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	0a1b      	lsrs	r3, r3, #8
 8003936:	f003 0307 	and.w	r3, r3, #7
}
 800393a:	4618      	mov	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003956:	2b00      	cmp	r3, #0
 8003958:	db0b      	blt.n	8003972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800395a:	79fb      	ldrb	r3, [r7, #7]
 800395c:	f003 021f 	and.w	r2, r3, #31
 8003960:	4907      	ldr	r1, [pc, #28]	; (8003980 <__NVIC_EnableIRQ+0x38>)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	095b      	lsrs	r3, r3, #5
 8003968:	2001      	movs	r0, #1
 800396a:	fa00 f202 	lsl.w	r2, r0, r2
 800396e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	e000e100 	.word	0xe000e100

08003984 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800398e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003992:	2b00      	cmp	r3, #0
 8003994:	db12      	blt.n	80039bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	f003 021f 	and.w	r2, r3, #31
 800399c:	490a      	ldr	r1, [pc, #40]	; (80039c8 <__NVIC_DisableIRQ+0x44>)
 800399e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a2:	095b      	lsrs	r3, r3, #5
 80039a4:	2001      	movs	r0, #1
 80039a6:	fa00 f202 	lsl.w	r2, r0, r2
 80039aa:	3320      	adds	r3, #32
 80039ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80039b0:	f3bf 8f4f 	dsb	sy
}
 80039b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80039b6:	f3bf 8f6f 	isb	sy
}
 80039ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	e000e100 	.word	0xe000e100

080039cc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	db0c      	blt.n	80039f8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	f003 021f 	and.w	r2, r3, #31
 80039e4:	4907      	ldr	r1, [pc, #28]	; (8003a04 <__NVIC_ClearPendingIRQ+0x38>)
 80039e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ea:	095b      	lsrs	r3, r3, #5
 80039ec:	2001      	movs	r0, #1
 80039ee:	fa00 f202 	lsl.w	r2, r0, r2
 80039f2:	3360      	adds	r3, #96	; 0x60
 80039f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	e000e100 	.word	0xe000e100

08003a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	db0a      	blt.n	8003a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	490c      	ldr	r1, [pc, #48]	; (8003a54 <__NVIC_SetPriority+0x4c>)
 8003a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a26:	0112      	lsls	r2, r2, #4
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a30:	e00a      	b.n	8003a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	4908      	ldr	r1, [pc, #32]	; (8003a58 <__NVIC_SetPriority+0x50>)
 8003a38:	79fb      	ldrb	r3, [r7, #7]
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	3b04      	subs	r3, #4
 8003a40:	0112      	lsls	r2, r2, #4
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	440b      	add	r3, r1
 8003a46:	761a      	strb	r2, [r3, #24]
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	e000e100 	.word	0xe000e100
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b089      	sub	sp, #36	; 0x24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	f1c3 0307 	rsb	r3, r3, #7
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	bf28      	it	cs
 8003a7a:	2304      	movcs	r3, #4
 8003a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	3304      	adds	r3, #4
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d902      	bls.n	8003a8c <NVIC_EncodePriority+0x30>
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	3b03      	subs	r3, #3
 8003a8a:	e000      	b.n	8003a8e <NVIC_EncodePriority+0x32>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a90:	f04f 32ff 	mov.w	r2, #4294967295
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43da      	mvns	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	401a      	ands	r2, r3
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8003aae:	43d9      	mvns	r1, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab4:	4313      	orrs	r3, r2
         );
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3724      	adds	r7, #36	; 0x24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
	...

08003ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ad4:	d301      	bcc.n	8003ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e00f      	b.n	8003afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ada:	4a0a      	ldr	r2, [pc, #40]	; (8003b04 <SysTick_Config+0x40>)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ae2:	210f      	movs	r1, #15
 8003ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae8:	f7ff ff8e 	bl	8003a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003aec:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <SysTick_Config+0x40>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003af2:	4b04      	ldr	r3, [pc, #16]	; (8003b04 <SysTick_Config+0x40>)
 8003af4:	2207      	movs	r2, #7
 8003af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	e000e010 	.word	0xe000e010

08003b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff fee7 	bl	80038e4 <__NVIC_SetPriorityGrouping>
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b086      	sub	sp, #24
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	4603      	mov	r3, r0
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b30:	f7ff fefc 	bl	800392c <__NVIC_GetPriorityGrouping>
 8003b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	6978      	ldr	r0, [r7, #20]
 8003b3c:	f7ff ff8e 	bl	8003a5c <NVIC_EncodePriority>
 8003b40:	4602      	mov	r2, r0
 8003b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b46:	4611      	mov	r1, r2
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff ff5d 	bl	8003a08 <__NVIC_SetPriority>
}
 8003b4e:	bf00      	nop
 8003b50:	3718      	adds	r7, #24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff feef 	bl	8003948 <__NVIC_EnableIRQ>
}
 8003b6a:	bf00      	nop
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	4603      	mov	r3, r0
 8003b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff feff 	bl	8003984 <__NVIC_DisableIRQ>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b082      	sub	sp, #8
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7ff ff94 	bl	8003ac4 <SysTick_Config>
 8003b9c:	4603      	mov	r3, r0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ff09 	bl	80039cc <__NVIC_ClearPendingIRQ>
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b084      	sub	sp, #16
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003bd0:	f7ff fe58 	bl	8003884 <HAL_GetTick>
 8003bd4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d008      	beq.n	8003bf4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2280      	movs	r2, #128	; 0x80
 8003be6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e052      	b.n	8003c9a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0216 	bic.w	r2, r2, #22
 8003c02:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	695a      	ldr	r2, [r3, #20]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c12:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d103      	bne.n	8003c24 <HAL_DMA_Abort+0x62>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0208 	bic.w	r2, r2, #8
 8003c32:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c44:	e013      	b.n	8003c6e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c46:	f7ff fe1d 	bl	8003884 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b05      	cmp	r3, #5
 8003c52:	d90c      	bls.n	8003c6e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2220      	movs	r2, #32
 8003c58:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2203      	movs	r2, #3
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e015      	b.n	8003c9a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1e4      	bne.n	8003c46 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	223f      	movs	r2, #63	; 0x3f
 8003c82:	409a      	lsls	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b083      	sub	sp, #12
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d004      	beq.n	8003cc0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2280      	movs	r2, #128	; 0x80
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e00c      	b.n	8003cda <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2205      	movs	r2, #5
 8003cc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0201 	bic.w	r2, r2, #1
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b089      	sub	sp, #36	; 0x24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
 8003d02:	e159      	b.n	8003fb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d04:	2201      	movs	r2, #1
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4013      	ands	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	f040 8148 	bne.w	8003fb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d005      	beq.n	8003d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d130      	bne.n	8003d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	2203      	movs	r2, #3
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d70:	2201      	movs	r2, #1
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	091b      	lsrs	r3, r3, #4
 8003d86:	f003 0201 	and.w	r2, r3, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d017      	beq.n	8003dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	2203      	movs	r2, #3
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	43db      	mvns	r3, r3
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d123      	bne.n	8003e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	08da      	lsrs	r2, r3, #3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	3208      	adds	r2, #8
 8003dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	f003 0307 	and.w	r3, r3, #7
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4013      	ands	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	08da      	lsrs	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3208      	adds	r2, #8
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	2203      	movs	r2, #3
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0203 	and.w	r2, r3, #3
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 80a2 	beq.w	8003fb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	4b57      	ldr	r3, [pc, #348]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e76:	4a56      	ldr	r2, [pc, #344]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e7e:	4b54      	ldr	r3, [pc, #336]	; (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e8a:	4a52      	ldr	r2, [pc, #328]	; (8003fd4 <HAL_GPIO_Init+0x2ec>)
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	089b      	lsrs	r3, r3, #2
 8003e90:	3302      	adds	r3, #2
 8003e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	220f      	movs	r2, #15
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a49      	ldr	r2, [pc, #292]	; (8003fd8 <HAL_GPIO_Init+0x2f0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d019      	beq.n	8003eea <HAL_GPIO_Init+0x202>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a48      	ldr	r2, [pc, #288]	; (8003fdc <HAL_GPIO_Init+0x2f4>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d013      	beq.n	8003ee6 <HAL_GPIO_Init+0x1fe>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a47      	ldr	r2, [pc, #284]	; (8003fe0 <HAL_GPIO_Init+0x2f8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00d      	beq.n	8003ee2 <HAL_GPIO_Init+0x1fa>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a46      	ldr	r2, [pc, #280]	; (8003fe4 <HAL_GPIO_Init+0x2fc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d007      	beq.n	8003ede <HAL_GPIO_Init+0x1f6>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a45      	ldr	r2, [pc, #276]	; (8003fe8 <HAL_GPIO_Init+0x300>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d101      	bne.n	8003eda <HAL_GPIO_Init+0x1f2>
 8003ed6:	2304      	movs	r3, #4
 8003ed8:	e008      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003eda:	2307      	movs	r3, #7
 8003edc:	e006      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e004      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	e002      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003eea:	2300      	movs	r3, #0
 8003eec:	69fa      	ldr	r2, [r7, #28]
 8003eee:	f002 0203 	and.w	r2, r2, #3
 8003ef2:	0092      	lsls	r2, r2, #2
 8003ef4:	4093      	lsls	r3, r2
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003efc:	4935      	ldr	r1, [pc, #212]	; (8003fd4 <HAL_GPIO_Init+0x2ec>)
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	089b      	lsrs	r3, r3, #2
 8003f02:	3302      	adds	r3, #2
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f0a:	4b38      	ldr	r3, [pc, #224]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	43db      	mvns	r3, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4013      	ands	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d003      	beq.n	8003f2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f2e:	4a2f      	ldr	r2, [pc, #188]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f34:	4b2d      	ldr	r3, [pc, #180]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4013      	ands	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f58:	4a24      	ldr	r2, [pc, #144]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f5e:	4b23      	ldr	r3, [pc, #140]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f82:	4a1a      	ldr	r2, [pc, #104]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f88:	4b18      	ldr	r3, [pc, #96]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fac:	4a0f      	ldr	r2, [pc, #60]	; (8003fec <HAL_GPIO_Init+0x304>)
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	2b0f      	cmp	r3, #15
 8003fbc:	f67f aea2 	bls.w	8003d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	3724      	adds	r7, #36	; 0x24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	40013800 	.word	0x40013800
 8003fd8:	40020000 	.word	0x40020000
 8003fdc:	40020400 	.word	0x40020400
 8003fe0:	40020800 	.word	0x40020800
 8003fe4:	40020c00 	.word	0x40020c00
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40013c00 	.word	0x40013c00

08003ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004000:	787b      	ldrb	r3, [r7, #1]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004006:	887a      	ldrh	r2, [r7, #2]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800400c:	e003      	b.n	8004016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800400e:	887b      	ldrh	r3, [r7, #2]
 8004010:	041a      	lsls	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	619a      	str	r2, [r3, #24]
}
 8004016:	bf00      	nop
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e267      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d075      	beq.n	800412e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004042:	4b88      	ldr	r3, [pc, #544]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b04      	cmp	r3, #4
 800404c:	d00c      	beq.n	8004068 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b85      	ldr	r3, [pc, #532]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004056:	2b08      	cmp	r3, #8
 8004058:	d112      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b82      	ldr	r3, [pc, #520]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004062:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004066:	d10b      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004068:	4b7e      	ldr	r3, [pc, #504]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d05b      	beq.n	800412c <HAL_RCC_OscConfig+0x108>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d157      	bne.n	800412c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e242      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x74>
 800408a:	4b76      	ldr	r3, [pc, #472]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a75      	ldr	r2, [pc, #468]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e01d      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b70      	ldr	r3, [pc, #448]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6f      	ldr	r2, [pc, #444]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b6d      	ldr	r3, [pc, #436]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a6c      	ldr	r2, [pc, #432]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e00b      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 80040bc:	4b69      	ldr	r3, [pc, #420]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a68      	ldr	r2, [pc, #416]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	4b66      	ldr	r3, [pc, #408]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a65      	ldr	r2, [pc, #404]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d013      	beq.n	8004104 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7ff fbd2 	bl	8003884 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e4:	f7ff fbce 	bl	8003884 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	; 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e207      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	4b5b      	ldr	r3, [pc, #364]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0xc0>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7ff fbbe 	bl	8003884 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800410c:	f7ff fbba 	bl	8003884 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	; 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e1f3      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411e:	4b51      	ldr	r3, [pc, #324]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0xe8>
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d063      	beq.n	8004202 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800413a:	4b4a      	ldr	r3, [pc, #296]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00b      	beq.n	800415e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b47      	ldr	r3, [pc, #284]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800414e:	2b08      	cmp	r3, #8
 8004150:	d11c      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b44      	ldr	r3, [pc, #272]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d116      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415e:	4b41      	ldr	r3, [pc, #260]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e1c7      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004176:	4b3b      	ldr	r3, [pc, #236]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4937      	ldr	r1, [pc, #220]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418a:	e03a      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d020      	beq.n	80041d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004194:	4b34      	ldr	r3, [pc, #208]	; (8004268 <HAL_RCC_OscConfig+0x244>)
 8004196:	2201      	movs	r2, #1
 8004198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7ff fb73 	bl	8003884 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a2:	f7ff fb6f 	bl	8003884 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e1a8      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b4:	4b2b      	ldr	r3, [pc, #172]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c0:	4b28      	ldr	r3, [pc, #160]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4925      	ldr	r1, [pc, #148]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]
 80041d4:	e015      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d6:	4b24      	ldr	r3, [pc, #144]	; (8004268 <HAL_RCC_OscConfig+0x244>)
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7ff fb52 	bl	8003884 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e4:	f7ff fb4e 	bl	8003884 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e187      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f6:	4b1b      	ldr	r3, [pc, #108]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d036      	beq.n	800427c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d016      	beq.n	8004244 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <HAL_RCC_OscConfig+0x248>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421c:	f7ff fb32 	bl	8003884 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004224:	f7ff fb2e 	bl	8003884 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e167      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_RCC_OscConfig+0x240>)
 8004238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f0      	beq.n	8004224 <HAL_RCC_OscConfig+0x200>
 8004242:	e01b      	b.n	800427c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <HAL_RCC_OscConfig+0x248>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424a:	f7ff fb1b 	bl	8003884 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004250:	e00e      	b.n	8004270 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004252:	f7ff fb17 	bl	8003884 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d907      	bls.n	8004270 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e150      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004264:	40023800 	.word	0x40023800
 8004268:	42470000 	.word	0x42470000
 800426c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004270:	4b88      	ldr	r3, [pc, #544]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1ea      	bne.n	8004252 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0304 	and.w	r3, r3, #4
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8097 	beq.w	80043b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428e:	4b81      	ldr	r3, [pc, #516]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	4b7d      	ldr	r3, [pc, #500]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	4a7c      	ldr	r2, [pc, #496]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a8:	6413      	str	r3, [r2, #64]	; 0x40
 80042aa:	4b7a      	ldr	r3, [pc, #488]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ba:	4b77      	ldr	r3, [pc, #476]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c6:	4b74      	ldr	r3, [pc, #464]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a73      	ldr	r2, [pc, #460]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d2:	f7ff fad7 	bl	8003884 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042da:	f7ff fad3 	bl	8003884 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e10c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b6a      	ldr	r3, [pc, #424]	; (8004498 <HAL_RCC_OscConfig+0x474>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x2ea>
 8004300:	4b64      	ldr	r3, [pc, #400]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004304:	4a63      	ldr	r2, [pc, #396]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6713      	str	r3, [r2, #112]	; 0x70
 800430c:	e01c      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b05      	cmp	r3, #5
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x30c>
 8004316:	4b5f      	ldr	r3, [pc, #380]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	4a5e      	ldr	r2, [pc, #376]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 0304 	orr.w	r3, r3, #4
 8004320:	6713      	str	r3, [r2, #112]	; 0x70
 8004322:	4b5c      	ldr	r3, [pc, #368]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004326:	4a5b      	ldr	r2, [pc, #364]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6713      	str	r3, [r2, #112]	; 0x70
 800432e:	e00b      	b.n	8004348 <HAL_RCC_OscConfig+0x324>
 8004330:	4b58      	ldr	r3, [pc, #352]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	4a57      	ldr	r2, [pc, #348]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	6713      	str	r3, [r2, #112]	; 0x70
 800433c:	4b55      	ldr	r3, [pc, #340]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	4a54      	ldr	r2, [pc, #336]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004342:	f023 0304 	bic.w	r3, r3, #4
 8004346:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004350:	f7ff fa98 	bl	8003884 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004356:	e00a      	b.n	800436e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004358:	f7ff fa94 	bl	8003884 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	; 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e0cb      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436e:	4b49      	ldr	r3, [pc, #292]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0ee      	beq.n	8004358 <HAL_RCC_OscConfig+0x334>
 800437a:	e014      	b.n	80043a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800437c:	f7ff fa82 	bl	8003884 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004382:	e00a      	b.n	800439a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004384:	f7ff fa7e 	bl	8003884 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e0b5      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439a:	4b3e      	ldr	r3, [pc, #248]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800439c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1ee      	bne.n	8004384 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d105      	bne.n	80043b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ac:	4b39      	ldr	r3, [pc, #228]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	4a38      	ldr	r2, [pc, #224]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 80a1 	beq.w	8004504 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c2:	4b34      	ldr	r3, [pc, #208]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d05c      	beq.n	8004488 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d141      	bne.n	800445a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d6:	4b31      	ldr	r3, [pc, #196]	; (800449c <HAL_RCC_OscConfig+0x478>)
 80043d8:	2200      	movs	r2, #0
 80043da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7ff fa52 	bl	8003884 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e4:	f7ff fa4e 	bl	8003884 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e087      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f6:	4b27      	ldr	r3, [pc, #156]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f0      	bne.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69da      	ldr	r2, [r3, #28]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	019b      	lsls	r3, r3, #6
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004418:	085b      	lsrs	r3, r3, #1
 800441a:	3b01      	subs	r3, #1
 800441c:	041b      	lsls	r3, r3, #16
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004424:	061b      	lsls	r3, r3, #24
 8004426:	491b      	ldr	r1, [pc, #108]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 8004428:	4313      	orrs	r3, r2
 800442a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442c:	4b1b      	ldr	r3, [pc, #108]	; (800449c <HAL_RCC_OscConfig+0x478>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7ff fa27 	bl	8003884 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443a:	f7ff fa23 	bl	8003884 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e05c      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444c:	4b11      	ldr	r3, [pc, #68]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x416>
 8004458:	e054      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <HAL_RCC_OscConfig+0x478>)
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7ff fa10 	bl	8003884 <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004468:	f7ff fa0c 	bl	8003884 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e045      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	4b06      	ldr	r3, [pc, #24]	; (8004494 <HAL_RCC_OscConfig+0x470>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1f0      	bne.n	8004468 <HAL_RCC_OscConfig+0x444>
 8004486:	e03d      	b.n	8004504 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d107      	bne.n	80044a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e038      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
 8004494:	40023800 	.word	0x40023800
 8004498:	40007000 	.word	0x40007000
 800449c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044a0:	4b1b      	ldr	r3, [pc, #108]	; (8004510 <HAL_RCC_OscConfig+0x4ec>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d028      	beq.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d121      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d11a      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d8:	4293      	cmp	r3, r2
 80044da:	d111      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e6:	085b      	lsrs	r3, r3, #1
 80044e8:	3b01      	subs	r3, #1
 80044ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d107      	bne.n	8004500 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d001      	beq.n	8004504 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40023800 	.word	0x40023800

08004514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d101      	bne.n	8004528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e0cc      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004528:	4b68      	ldr	r3, [pc, #416]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	429a      	cmp	r2, r3
 8004534:	d90c      	bls.n	8004550 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004536:	4b65      	ldr	r3, [pc, #404]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b63      	ldr	r3, [pc, #396]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e0b8      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d020      	beq.n	800459e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004568:	4b59      	ldr	r3, [pc, #356]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	4a58      	ldr	r2, [pc, #352]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004572:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0308 	and.w	r3, r3, #8
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004580:	4b53      	ldr	r3, [pc, #332]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	4a52      	ldr	r2, [pc, #328]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004586:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800458a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800458c:	4b50      	ldr	r3, [pc, #320]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	494d      	ldr	r1, [pc, #308]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d044      	beq.n	8004634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d107      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b2:	4b47      	ldr	r3, [pc, #284]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d119      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e07f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b02      	cmp	r3, #2
 80045c8:	d003      	beq.n	80045d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ce:	2b03      	cmp	r3, #3
 80045d0:	d107      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045d2:	4b3f      	ldr	r3, [pc, #252]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d109      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e06f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e2:	4b3b      	ldr	r3, [pc, #236]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e067      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f2:	4b37      	ldr	r3, [pc, #220]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f023 0203 	bic.w	r2, r3, #3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	4934      	ldr	r1, [pc, #208]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	4313      	orrs	r3, r2
 8004602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004604:	f7ff f93e 	bl	8003884 <HAL_GetTick>
 8004608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460a:	e00a      	b.n	8004622 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800460c:	f7ff f93a 	bl	8003884 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	f241 3288 	movw	r2, #5000	; 0x1388
 800461a:	4293      	cmp	r3, r2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e04f      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004622:	4b2b      	ldr	r3, [pc, #172]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 020c 	and.w	r2, r3, #12
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	429a      	cmp	r2, r3
 8004632:	d1eb      	bne.n	800460c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004634:	4b25      	ldr	r3, [pc, #148]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	429a      	cmp	r2, r3
 8004640:	d20c      	bcs.n	800465c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004642:	4b22      	ldr	r3, [pc, #136]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800464a:	4b20      	ldr	r3, [pc, #128]	; (80046cc <HAL_RCC_ClockConfig+0x1b8>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e032      	b.n	80046c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d008      	beq.n	800467a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004668:	4b19      	ldr	r3, [pc, #100]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4916      	ldr	r1, [pc, #88]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0308 	and.w	r3, r3, #8
 8004682:	2b00      	cmp	r3, #0
 8004684:	d009      	beq.n	800469a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004686:	4b12      	ldr	r3, [pc, #72]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	490e      	ldr	r1, [pc, #56]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800469a:	f000 f821 	bl	80046e0 <HAL_RCC_GetSysClockFreq>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b0b      	ldr	r3, [pc, #44]	; (80046d0 <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	490a      	ldr	r1, [pc, #40]	; (80046d4 <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	5ccb      	ldrb	r3, [r1, r3]
 80046ae:	fa22 f303 	lsr.w	r3, r2, r3
 80046b2:	4a09      	ldr	r2, [pc, #36]	; (80046d8 <HAL_RCC_ClockConfig+0x1c4>)
 80046b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046b6:	4b09      	ldr	r3, [pc, #36]	; (80046dc <HAL_RCC_ClockConfig+0x1c8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff f89e 	bl	80037fc <HAL_InitTick>

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40023c00 	.word	0x40023c00
 80046d0:	40023800 	.word	0x40023800
 80046d4:	0800a044 	.word	0x0800a044
 80046d8:	20000004 	.word	0x20000004
 80046dc:	2000000c 	.word	0x2000000c

080046e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e4:	b090      	sub	sp, #64	; 0x40
 80046e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	637b      	str	r3, [r7, #52]	; 0x34
 80046ec:	2300      	movs	r3, #0
 80046ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046f0:	2300      	movs	r3, #0
 80046f2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f8:	4b59      	ldr	r3, [pc, #356]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 030c 	and.w	r3, r3, #12
 8004700:	2b08      	cmp	r3, #8
 8004702:	d00d      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0x40>
 8004704:	2b08      	cmp	r3, #8
 8004706:	f200 80a1 	bhi.w	800484c <HAL_RCC_GetSysClockFreq+0x16c>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x34>
 800470e:	2b04      	cmp	r3, #4
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0x3a>
 8004712:	e09b      	b.n	800484c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004714:	4b53      	ldr	r3, [pc, #332]	; (8004864 <HAL_RCC_GetSysClockFreq+0x184>)
 8004716:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004718:	e09b      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800471a:	4b53      	ldr	r3, [pc, #332]	; (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800471c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800471e:	e098      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004720:	4b4f      	ldr	r3, [pc, #316]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004728:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800472a:	4b4d      	ldr	r3, [pc, #308]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d028      	beq.n	8004788 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004736:	4b4a      	ldr	r3, [pc, #296]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	099b      	lsrs	r3, r3, #6
 800473c:	2200      	movs	r2, #0
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	627a      	str	r2, [r7, #36]	; 0x24
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004748:	2100      	movs	r1, #0
 800474a:	4b47      	ldr	r3, [pc, #284]	; (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800474c:	fb03 f201 	mul.w	r2, r3, r1
 8004750:	2300      	movs	r3, #0
 8004752:	fb00 f303 	mul.w	r3, r0, r3
 8004756:	4413      	add	r3, r2
 8004758:	4a43      	ldr	r2, [pc, #268]	; (8004868 <HAL_RCC_GetSysClockFreq+0x188>)
 800475a:	fba0 1202 	umull	r1, r2, r0, r2
 800475e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004760:	460a      	mov	r2, r1
 8004762:	62ba      	str	r2, [r7, #40]	; 0x28
 8004764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004766:	4413      	add	r3, r2
 8004768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800476a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800476c:	2200      	movs	r2, #0
 800476e:	61bb      	str	r3, [r7, #24]
 8004770:	61fa      	str	r2, [r7, #28]
 8004772:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004776:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800477a:	f7fc fa6d 	bl	8000c58 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4613      	mov	r3, r2
 8004784:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004786:	e053      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004788:	4b35      	ldr	r3, [pc, #212]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	099b      	lsrs	r3, r3, #6
 800478e:	2200      	movs	r2, #0
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	617a      	str	r2, [r7, #20]
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800479a:	f04f 0b00 	mov.w	fp, #0
 800479e:	4652      	mov	r2, sl
 80047a0:	465b      	mov	r3, fp
 80047a2:	f04f 0000 	mov.w	r0, #0
 80047a6:	f04f 0100 	mov.w	r1, #0
 80047aa:	0159      	lsls	r1, r3, #5
 80047ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047b0:	0150      	lsls	r0, r2, #5
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	ebb2 080a 	subs.w	r8, r2, sl
 80047ba:	eb63 090b 	sbc.w	r9, r3, fp
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047d2:	ebb2 0408 	subs.w	r4, r2, r8
 80047d6:	eb63 0509 	sbc.w	r5, r3, r9
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	00eb      	lsls	r3, r5, #3
 80047e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e8:	00e2      	lsls	r2, r4, #3
 80047ea:	4614      	mov	r4, r2
 80047ec:	461d      	mov	r5, r3
 80047ee:	eb14 030a 	adds.w	r3, r4, sl
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	eb45 030b 	adc.w	r3, r5, fp
 80047f8:	607b      	str	r3, [r7, #4]
 80047fa:	f04f 0200 	mov.w	r2, #0
 80047fe:	f04f 0300 	mov.w	r3, #0
 8004802:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004806:	4629      	mov	r1, r5
 8004808:	028b      	lsls	r3, r1, #10
 800480a:	4621      	mov	r1, r4
 800480c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004810:	4621      	mov	r1, r4
 8004812:	028a      	lsls	r2, r1, #10
 8004814:	4610      	mov	r0, r2
 8004816:	4619      	mov	r1, r3
 8004818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800481a:	2200      	movs	r2, #0
 800481c:	60bb      	str	r3, [r7, #8]
 800481e:	60fa      	str	r2, [r7, #12]
 8004820:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004824:	f7fc fa18 	bl	8000c58 <__aeabi_uldivmod>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4613      	mov	r3, r2
 800482e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <HAL_RCC_GetSysClockFreq+0x180>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	0c1b      	lsrs	r3, r3, #16
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	3301      	adds	r3, #1
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004840:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800484a:	e002      	b.n	8004852 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <HAL_RCC_GetSysClockFreq+0x184>)
 800484e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004850:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004854:	4618      	mov	r0, r3
 8004856:	3740      	adds	r7, #64	; 0x40
 8004858:	46bd      	mov	sp, r7
 800485a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800485e:	bf00      	nop
 8004860:	40023800 	.word	0x40023800
 8004864:	00f42400 	.word	0x00f42400
 8004868:	017d7840 	.word	0x017d7840

0800486c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004870:	4b03      	ldr	r3, [pc, #12]	; (8004880 <HAL_RCC_GetHCLKFreq+0x14>)
 8004872:	681b      	ldr	r3, [r3, #0]
}
 8004874:	4618      	mov	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	20000004 	.word	0x20000004

08004884 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004888:	f7ff fff0 	bl	800486c <HAL_RCC_GetHCLKFreq>
 800488c:	4602      	mov	r2, r0
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0a9b      	lsrs	r3, r3, #10
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	4903      	ldr	r1, [pc, #12]	; (80048a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800489a:	5ccb      	ldrb	r3, [r1, r3]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40023800 	.word	0x40023800
 80048a8:	0800a054 	.word	0x0800a054

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048b0:	f7ff ffdc 	bl	800486c <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b05      	ldr	r3, [pc, #20]	; (80048cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	0b5b      	lsrs	r3, r3, #13
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4903      	ldr	r1, [pc, #12]	; (80048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40023800 	.word	0x40023800
 80048d0:	0800a054 	.word	0x0800a054

080048d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e041      	b.n	800496a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d106      	bne.n	8004900 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fe fb72 	bl	8002fe4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3304      	adds	r3, #4
 8004910:	4619      	mov	r1, r3
 8004912:	4610      	mov	r0, r2
 8004914:	f000 fc14 	bl	8005140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b082      	sub	sp, #8
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d101      	bne.n	8004984 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e041      	b.n	8004a08 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d106      	bne.n	800499e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7fe fa87 	bl	8002eac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2202      	movs	r2, #2
 80049a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3304      	adds	r3, #4
 80049ae:	4619      	mov	r1, r3
 80049b0:	4610      	mov	r0, r2
 80049b2:	f000 fbc5 	bl	8005140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2201      	movs	r2, #1
 80049ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2201      	movs	r2, #1
 80049f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d109      	bne.n	8004a34 <HAL_TIM_PWM_Start+0x24>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	bf14      	ite	ne
 8004a2c:	2301      	movne	r3, #1
 8004a2e:	2300      	moveq	r3, #0
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	e022      	b.n	8004a7a <HAL_TIM_PWM_Start+0x6a>
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d109      	bne.n	8004a4e <HAL_TIM_PWM_Start+0x3e>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	bf14      	ite	ne
 8004a46:	2301      	movne	r3, #1
 8004a48:	2300      	moveq	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	e015      	b.n	8004a7a <HAL_TIM_PWM_Start+0x6a>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d109      	bne.n	8004a68 <HAL_TIM_PWM_Start+0x58>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	bf14      	ite	ne
 8004a60:	2301      	movne	r3, #1
 8004a62:	2300      	moveq	r3, #0
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	e008      	b.n	8004a7a <HAL_TIM_PWM_Start+0x6a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	bf14      	ite	ne
 8004a74:	2301      	movne	r3, #1
 8004a76:	2300      	moveq	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e068      	b.n	8004b54 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d104      	bne.n	8004a92 <HAL_TIM_PWM_Start+0x82>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a90:	e013      	b.n	8004aba <HAL_TIM_PWM_Start+0xaa>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b04      	cmp	r3, #4
 8004a96:	d104      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0x92>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aa0:	e00b      	b.n	8004aba <HAL_TIM_PWM_Start+0xaa>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d104      	bne.n	8004ab2 <HAL_TIM_PWM_Start+0xa2>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ab0:	e003      	b.n	8004aba <HAL_TIM_PWM_Start+0xaa>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	6839      	ldr	r1, [r7, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 fe66 	bl	8005794 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a23      	ldr	r2, [pc, #140]	; (8004b5c <HAL_TIM_PWM_Start+0x14c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d107      	bne.n	8004ae2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ae0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a1d      	ldr	r2, [pc, #116]	; (8004b5c <HAL_TIM_PWM_Start+0x14c>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d018      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x10e>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004af4:	d013      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x10e>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a19      	ldr	r2, [pc, #100]	; (8004b60 <HAL_TIM_PWM_Start+0x150>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00e      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x10e>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a17      	ldr	r2, [pc, #92]	; (8004b64 <HAL_TIM_PWM_Start+0x154>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d009      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x10e>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a16      	ldr	r2, [pc, #88]	; (8004b68 <HAL_TIM_PWM_Start+0x158>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d004      	beq.n	8004b1e <HAL_TIM_PWM_Start+0x10e>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a14      	ldr	r2, [pc, #80]	; (8004b6c <HAL_TIM_PWM_Start+0x15c>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d111      	bne.n	8004b42 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2b06      	cmp	r3, #6
 8004b2e:	d010      	beq.n	8004b52 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0201 	orr.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b40:	e007      	b.n	8004b52 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f042 0201 	orr.w	r2, r2, #1
 8004b50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40000400 	.word	0x40000400
 8004b64:	40000800 	.word	0x40000800
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40014000 	.word	0x40014000

08004b70 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e041      	b.n	8004c06 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d106      	bne.n	8004b9c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7fe f9d4 	bl	8002f44 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f000 fac6 	bl	8005140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b082      	sub	sp, #8
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	f003 0302 	and.w	r3, r3, #2
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d122      	bne.n	8004c6a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d11b      	bne.n	8004c6a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0202 	mvn.w	r2, #2
 8004c3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	f003 0303 	and.w	r3, r3, #3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fa57 	bl	8005104 <HAL_TIM_IC_CaptureCallback>
 8004c56:	e005      	b.n	8004c64 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 fa49 	bl	80050f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fa5a 	bl	8005118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d122      	bne.n	8004cbe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	d11b      	bne.n	8004cbe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f06f 0204 	mvn.w	r2, #4
 8004c8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fa2d 	bl	8005104 <HAL_TIM_IC_CaptureCallback>
 8004caa:	e005      	b.n	8004cb8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fa1f 	bl	80050f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fa30 	bl	8005118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	f003 0308 	and.w	r3, r3, #8
 8004cc8:	2b08      	cmp	r3, #8
 8004cca:	d122      	bne.n	8004d12 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b08      	cmp	r3, #8
 8004cd8:	d11b      	bne.n	8004d12 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f06f 0208 	mvn.w	r2, #8
 8004ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2204      	movs	r2, #4
 8004ce8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	69db      	ldr	r3, [r3, #28]
 8004cf0:	f003 0303 	and.w	r3, r3, #3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fa03 	bl	8005104 <HAL_TIM_IC_CaptureCallback>
 8004cfe:	e005      	b.n	8004d0c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f9f5 	bl	80050f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fa06 	bl	8005118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b10      	cmp	r3, #16
 8004d1e:	d122      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	2b10      	cmp	r3, #16
 8004d2c:	d11b      	bne.n	8004d66 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f06f 0210 	mvn.w	r2, #16
 8004d36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2208      	movs	r2, #8
 8004d3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d003      	beq.n	8004d54 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f9d9 	bl	8005104 <HAL_TIM_IC_CaptureCallback>
 8004d52:	e005      	b.n	8004d60 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f9cb 	bl	80050f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f9dc 	bl	8005118 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d10e      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f06f 0201 	mvn.w	r2, #1
 8004d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f9a5 	bl	80050dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d9c:	2b80      	cmp	r3, #128	; 0x80
 8004d9e:	d10e      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004daa:	2b80      	cmp	r3, #128	; 0x80
 8004dac:	d107      	bne.n	8004dbe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 fd89 	bl	80058d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc8:	2b40      	cmp	r3, #64	; 0x40
 8004dca:	d10e      	bne.n	8004dea <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dd6:	2b40      	cmp	r3, #64	; 0x40
 8004dd8:	d107      	bne.n	8004dea <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 f9a1 	bl	800512c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0320 	and.w	r3, r3, #32
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	d10e      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b20      	cmp	r3, #32
 8004e04:	d107      	bne.n	8004e16 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f06f 0220 	mvn.w	r2, #32
 8004e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 fd53 	bl	80058bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d101      	bne.n	8004e3c <HAL_TIM_IC_ConfigChannel+0x1e>
 8004e38:	2302      	movs	r3, #2
 8004e3a:	e088      	b.n	8004f4e <HAL_TIM_IC_ConfigChannel+0x130>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d11b      	bne.n	8004e82 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6818      	ldr	r0, [r3, #0]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	6819      	ldr	r1, [r3, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	f000 fb7d 	bl	8005558 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 020c 	bic.w	r2, r2, #12
 8004e6c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6999      	ldr	r1, [r3, #24]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	430a      	orrs	r2, r1
 8004e7e:	619a      	str	r2, [r3, #24]
 8004e80:	e060      	b.n	8004f44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b04      	cmp	r3, #4
 8004e86:	d11c      	bne.n	8004ec2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6818      	ldr	r0, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	6819      	ldr	r1, [r3, #0]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f000 fbc6 	bl	8005628 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699a      	ldr	r2, [r3, #24]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004eaa:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6999      	ldr	r1, [r3, #24]
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	021a      	lsls	r2, r3, #8
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	619a      	str	r2, [r3, #24]
 8004ec0:	e040      	b.n	8004f44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b08      	cmp	r3, #8
 8004ec6:	d11b      	bne.n	8004f00 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	6819      	ldr	r1, [r3, #0]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f000 fbe3 	bl	80056a2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69da      	ldr	r2, [r3, #28]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f022 020c 	bic.w	r2, r2, #12
 8004eea:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	69d9      	ldr	r1, [r3, #28]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	61da      	str	r2, [r3, #28]
 8004efe:	e021      	b.n	8004f44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b0c      	cmp	r3, #12
 8004f04:	d11c      	bne.n	8004f40 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6818      	ldr	r0, [r3, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	6819      	ldr	r1, [r3, #0]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	685a      	ldr	r2, [r3, #4]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f000 fc00 	bl	800571a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69da      	ldr	r2, [r3, #28]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004f28:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69d9      	ldr	r1, [r3, #28]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	021a      	lsls	r2, r3, #8
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	61da      	str	r2, [r3, #28]
 8004f3e:	e001      	b.n	8004f44 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e0ae      	b.n	80050d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b0c      	cmp	r3, #12
 8004f82:	f200 809f 	bhi.w	80050c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f86:	a201      	add	r2, pc, #4	; (adr r2, 8004f8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8c:	08004fc1 	.word	0x08004fc1
 8004f90:	080050c5 	.word	0x080050c5
 8004f94:	080050c5 	.word	0x080050c5
 8004f98:	080050c5 	.word	0x080050c5
 8004f9c:	08005001 	.word	0x08005001
 8004fa0:	080050c5 	.word	0x080050c5
 8004fa4:	080050c5 	.word	0x080050c5
 8004fa8:	080050c5 	.word	0x080050c5
 8004fac:	08005043 	.word	0x08005043
 8004fb0:	080050c5 	.word	0x080050c5
 8004fb4:	080050c5 	.word	0x080050c5
 8004fb8:	080050c5 	.word	0x080050c5
 8004fbc:	08005083 	.word	0x08005083
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 f93a 	bl	8005240 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0208 	orr.w	r2, r2, #8
 8004fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	699a      	ldr	r2, [r3, #24]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0204 	bic.w	r2, r2, #4
 8004fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6999      	ldr	r1, [r3, #24]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	619a      	str	r2, [r3, #24]
      break;
 8004ffe:	e064      	b.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68b9      	ldr	r1, [r7, #8]
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f980 	bl	800530c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699a      	ldr	r2, [r3, #24]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800501a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	699a      	ldr	r2, [r3, #24]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800502a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6999      	ldr	r1, [r3, #24]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	021a      	lsls	r2, r3, #8
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	430a      	orrs	r2, r1
 800503e:	619a      	str	r2, [r3, #24]
      break;
 8005040:	e043      	b.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	4618      	mov	r0, r3
 800504a:	f000 f9cb 	bl	80053e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 0208 	orr.w	r2, r2, #8
 800505c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69da      	ldr	r2, [r3, #28]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0204 	bic.w	r2, r2, #4
 800506c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69d9      	ldr	r1, [r3, #28]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	61da      	str	r2, [r3, #28]
      break;
 8005080:	e023      	b.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68b9      	ldr	r1, [r7, #8]
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fa15 	bl	80054b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800509c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69da      	ldr	r2, [r3, #28]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	69d9      	ldr	r1, [r3, #28]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	021a      	lsls	r2, r3, #8
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	61da      	str	r2, [r3, #28]
      break;
 80050c2:	e002      	b.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	75fb      	strb	r3, [r7, #23]
      break;
 80050c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a34      	ldr	r2, [pc, #208]	; (8005224 <TIM_Base_SetConfig+0xe4>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d00f      	beq.n	8005178 <TIM_Base_SetConfig+0x38>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800515e:	d00b      	beq.n	8005178 <TIM_Base_SetConfig+0x38>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a31      	ldr	r2, [pc, #196]	; (8005228 <TIM_Base_SetConfig+0xe8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d007      	beq.n	8005178 <TIM_Base_SetConfig+0x38>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a30      	ldr	r2, [pc, #192]	; (800522c <TIM_Base_SetConfig+0xec>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d003      	beq.n	8005178 <TIM_Base_SetConfig+0x38>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a2f      	ldr	r2, [pc, #188]	; (8005230 <TIM_Base_SetConfig+0xf0>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d108      	bne.n	800518a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800517e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a25      	ldr	r2, [pc, #148]	; (8005224 <TIM_Base_SetConfig+0xe4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d01b      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005198:	d017      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a22      	ldr	r2, [pc, #136]	; (8005228 <TIM_Base_SetConfig+0xe8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d013      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a21      	ldr	r2, [pc, #132]	; (800522c <TIM_Base_SetConfig+0xec>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00f      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a20      	ldr	r2, [pc, #128]	; (8005230 <TIM_Base_SetConfig+0xf0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00b      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a1f      	ldr	r2, [pc, #124]	; (8005234 <TIM_Base_SetConfig+0xf4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d007      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a1e      	ldr	r2, [pc, #120]	; (8005238 <TIM_Base_SetConfig+0xf8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_Base_SetConfig+0x8a>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a1d      	ldr	r2, [pc, #116]	; (800523c <TIM_Base_SetConfig+0xfc>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d108      	bne.n	80051dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a08      	ldr	r2, [pc, #32]	; (8005224 <TIM_Base_SetConfig+0xe4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d103      	bne.n	8005210 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	615a      	str	r2, [r3, #20]
}
 8005216:	bf00      	nop
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	40010000 	.word	0x40010000
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	40000c00 	.word	0x40000c00
 8005234:	40014000 	.word	0x40014000
 8005238:	40014400 	.word	0x40014400
 800523c:	40014800 	.word	0x40014800

08005240 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	f023 0201 	bic.w	r2, r3, #1
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800526e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0303 	bic.w	r3, r3, #3
 8005276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f023 0302 	bic.w	r3, r3, #2
 8005288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	4313      	orrs	r3, r2
 8005292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a1c      	ldr	r2, [pc, #112]	; (8005308 <TIM_OC1_SetConfig+0xc8>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d10c      	bne.n	80052b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f023 0308 	bic.w	r3, r3, #8
 80052a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f023 0304 	bic.w	r3, r3, #4
 80052b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a13      	ldr	r2, [pc, #76]	; (8005308 <TIM_OC1_SetConfig+0xc8>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d111      	bne.n	80052e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	4313      	orrs	r3, r2
 80052e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685a      	ldr	r2, [r3, #4]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	621a      	str	r2, [r3, #32]
}
 80052fc:	bf00      	nop
 80052fe:	371c      	adds	r7, #28
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	40010000 	.word	0x40010000

0800530c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f023 0210 	bic.w	r2, r3, #16
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4313      	orrs	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f023 0320 	bic.w	r3, r3, #32
 8005356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	4313      	orrs	r3, r2
 8005362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a1e      	ldr	r2, [pc, #120]	; (80053e0 <TIM_OC2_SetConfig+0xd4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d10d      	bne.n	8005388 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005372:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	011b      	lsls	r3, r3, #4
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005386:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a15      	ldr	r2, [pc, #84]	; (80053e0 <TIM_OC2_SetConfig+0xd4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d113      	bne.n	80053b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005396:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	621a      	str	r2, [r3, #32]
}
 80053d2:	bf00      	nop
 80053d4:	371c      	adds	r7, #28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	40010000 	.word	0x40010000

080053e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0303 	bic.w	r3, r3, #3
 800541a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800542c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a1d      	ldr	r2, [pc, #116]	; (80054b4 <TIM_OC3_SetConfig+0xd0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d10d      	bne.n	800545e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005448:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	021b      	lsls	r3, r3, #8
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	4313      	orrs	r3, r2
 8005454:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800545c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a14      	ldr	r2, [pc, #80]	; (80054b4 <TIM_OC3_SetConfig+0xd0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d113      	bne.n	800548e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800546c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4313      	orrs	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	621a      	str	r2, [r3, #32]
}
 80054a8:	bf00      	nop
 80054aa:	371c      	adds	r7, #28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	40010000 	.word	0x40010000

080054b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	021b      	lsls	r3, r3, #8
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	031b      	lsls	r3, r3, #12
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a10      	ldr	r2, [pc, #64]	; (8005554 <TIM_OC4_SetConfig+0x9c>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d109      	bne.n	800552c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800551e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	019b      	lsls	r3, r3, #6
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	4313      	orrs	r3, r2
 800552a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40010000 	.word	0x40010000

08005558 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
 8005564:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	f023 0201 	bic.w	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4a24      	ldr	r2, [pc, #144]	; (8005614 <TIM_TI1_SetConfig+0xbc>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d013      	beq.n	80055ae <TIM_TI1_SetConfig+0x56>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558c:	d00f      	beq.n	80055ae <TIM_TI1_SetConfig+0x56>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4a21      	ldr	r2, [pc, #132]	; (8005618 <TIM_TI1_SetConfig+0xc0>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d00b      	beq.n	80055ae <TIM_TI1_SetConfig+0x56>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	4a20      	ldr	r2, [pc, #128]	; (800561c <TIM_TI1_SetConfig+0xc4>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d007      	beq.n	80055ae <TIM_TI1_SetConfig+0x56>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	4a1f      	ldr	r2, [pc, #124]	; (8005620 <TIM_TI1_SetConfig+0xc8>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d003      	beq.n	80055ae <TIM_TI1_SetConfig+0x56>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	4a1e      	ldr	r2, [pc, #120]	; (8005624 <TIM_TI1_SetConfig+0xcc>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d101      	bne.n	80055b2 <TIM_TI1_SetConfig+0x5a>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <TIM_TI1_SetConfig+0x5c>
 80055b2:	2300      	movs	r3, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d008      	beq.n	80055ca <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f023 0303 	bic.w	r3, r3, #3
 80055be:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	e003      	b.n	80055d2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f043 0301 	orr.w	r3, r3, #1
 80055d0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f023 030a 	bic.w	r3, r3, #10
 80055ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f003 030a 	and.w	r3, r3, #10
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	621a      	str	r2, [r3, #32]
}
 8005606:	bf00      	nop
 8005608:	371c      	adds	r7, #28
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	40010000 	.word	0x40010000
 8005618:	40000400 	.word	0x40000400
 800561c:	40000800 	.word	0x40000800
 8005620:	40000c00 	.word	0x40000c00
 8005624:	40014000 	.word	0x40014000

08005628 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
 8005634:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0210 	bic.w	r2, r3, #16
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005654:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	021b      	lsls	r3, r3, #8
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005666:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	031b      	lsls	r3, r3, #12
 800566c:	b29b      	uxth	r3, r3
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800567a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	621a      	str	r2, [r3, #32]
}
 8005696:	bf00      	nop
 8005698:	371c      	adds	r7, #28
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b087      	sub	sp, #28
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	60f8      	str	r0, [r7, #12]
 80056aa:	60b9      	str	r1, [r7, #8]
 80056ac:	607a      	str	r2, [r7, #4]
 80056ae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	f023 0303 	bic.w	r3, r3, #3
 80056ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80056f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	021b      	lsls	r3, r3, #8
 80056f8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	621a      	str	r2, [r3, #32]
}
 800570e:	bf00      	nop
 8005710:	371c      	adds	r7, #28
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800571a:	b480      	push	{r7}
 800571c:	b087      	sub	sp, #28
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a1b      	ldr	r3, [r3, #32]
 800573e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005746:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005758:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	031b      	lsls	r3, r3, #12
 800575e:	b29b      	uxth	r3, r3
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	4313      	orrs	r3, r2
 8005764:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800576c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	031b      	lsls	r3, r3, #12
 8005772:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4313      	orrs	r3, r2
 800577a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	621a      	str	r2, [r3, #32]
}
 8005788:	bf00      	nop
 800578a:	371c      	adds	r7, #28
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005794:	b480      	push	{r7}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f003 031f 	and.w	r3, r3, #31
 80057a6:	2201      	movs	r2, #1
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a1a      	ldr	r2, [r3, #32]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	43db      	mvns	r3, r3
 80057b6:	401a      	ands	r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a1a      	ldr	r2, [r3, #32]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f003 031f 	and.w	r3, r3, #31
 80057c6:	6879      	ldr	r1, [r7, #4]
 80057c8:	fa01 f303 	lsl.w	r3, r1, r3
 80057cc:	431a      	orrs	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	621a      	str	r2, [r3, #32]
}
 80057d2:	bf00      	nop
 80057d4:	371c      	adds	r7, #28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d101      	bne.n	80057f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e050      	b.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1c      	ldr	r2, [pc, #112]	; (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d018      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005844:	d013      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a18      	ldr	r2, [pc, #96]	; (80058ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00e      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a16      	ldr	r2, [pc, #88]	; (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d009      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a15      	ldr	r2, [pc, #84]	; (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d004      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	; (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d10c      	bne.n	8005888 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005874:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	4313      	orrs	r3, r2
 800587e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40010000 	.word	0x40010000
 80058ac:	40000400 	.word	0x40000400
 80058b0:	40000800 	.word	0x40000800
 80058b4:	40000c00 	.word	0x40000c00
 80058b8:	40014000 	.word	0x40014000

080058bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e03f      	b.n	8005976 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f7fd fc3c 	bl	8003188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2224      	movs	r2, #36	; 0x24
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005926:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 ff5d 	bl	80067e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	691a      	ldr	r2, [r3, #16]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800593c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	695a      	ldr	r2, [r3, #20]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800594c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800595c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2220      	movs	r2, #32
 8005968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b08a      	sub	sp, #40	; 0x28
 8005982:	af02      	add	r7, sp, #8
 8005984:	60f8      	str	r0, [r7, #12]
 8005986:	60b9      	str	r1, [r7, #8]
 8005988:	603b      	str	r3, [r7, #0]
 800598a:	4613      	mov	r3, r2
 800598c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b20      	cmp	r3, #32
 800599c:	d17c      	bne.n	8005a98 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d002      	beq.n	80059aa <HAL_UART_Transmit+0x2c>
 80059a4:	88fb      	ldrh	r3, [r7, #6]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e075      	b.n	8005a9a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_UART_Transmit+0x3e>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e06e      	b.n	8005a9a <HAL_UART_Transmit+0x11c>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2221      	movs	r2, #33	; 0x21
 80059ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059d2:	f7fd ff57 	bl	8003884 <HAL_GetTick>
 80059d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	88fa      	ldrh	r2, [r7, #6]
 80059dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	88fa      	ldrh	r2, [r7, #6]
 80059e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ec:	d108      	bne.n	8005a00 <HAL_UART_Transmit+0x82>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d104      	bne.n	8005a00 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80059f6:	2300      	movs	r3, #0
 80059f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	e003      	b.n	8005a08 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a04:	2300      	movs	r3, #0
 8005a06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005a10:	e02a      	b.n	8005a68 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2180      	movs	r1, #128	; 0x80
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 fc3d 	bl	800629c <UART_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e036      	b.n	8005a9a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10b      	bne.n	8005a4a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	3302      	adds	r3, #2
 8005a46:	61bb      	str	r3, [r7, #24]
 8005a48:	e007      	b.n	8005a5a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	781a      	ldrb	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	3301      	adds	r3, #1
 8005a58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1cf      	bne.n	8005a12 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	2140      	movs	r1, #64	; 0x40
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f000 fc0d 	bl	800629c <UART_WaitOnFlagUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e006      	b.n	8005a9a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a94:	2300      	movs	r3, #0
 8005a96:	e000      	b.n	8005a9a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a98:	2302      	movs	r3, #2
  }
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3720      	adds	r7, #32
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}

08005aa2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b084      	sub	sp, #16
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	60f8      	str	r0, [r7, #12]
 8005aaa:	60b9      	str	r1, [r7, #8]
 8005aac:	4613      	mov	r3, r2
 8005aae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b20      	cmp	r3, #32
 8005aba:	d11d      	bne.n	8005af8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <HAL_UART_Receive_IT+0x26>
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d101      	bne.n	8005acc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e016      	b.n	8005afa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_UART_Receive_IT+0x38>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e00f      	b.n	8005afa <HAL_UART_Receive_IT+0x58>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ae8:	88fb      	ldrh	r3, [r7, #6]
 8005aea:	461a      	mov	r2, r3
 8005aec:	68b9      	ldr	r1, [r7, #8]
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fc42 	bl	8006378 <UART_Start_Receive_IT>
 8005af4:	4603      	mov	r3, r0
 8005af6:	e000      	b.n	8005afa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005af8:	2302      	movs	r3, #2
  }
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b0a2      	sub	sp, #136	; 0x88
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	663b      	str	r3, [r7, #96]	; 0x60
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b1c:	e853 3f00 	ldrex	r3, [r3]
 8005b20:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005b22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b24:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8005b28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	330c      	adds	r3, #12
 8005b32:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005b36:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b38:	66bb      	str	r3, [r7, #104]	; 0x68
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b3c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e3      	bne.n	8005b12 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	3314      	adds	r3, #20
 8005b50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5c:	f023 0301 	bic.w	r3, r3, #1
 8005b60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3314      	adds	r3, #20
 8005b68:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005b6a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b6c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e5      	bne.n	8005b4a <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d119      	bne.n	8005bba <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	330c      	adds	r3, #12
 8005b8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b90:	e853 3f00 	ldrex	r3, [r3]
 8005b94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b98:	f023 0310 	bic.w	r3, r3, #16
 8005b9c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	330c      	adds	r3, #12
 8005ba4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005ba6:	647a      	str	r2, [r7, #68]	; 0x44
 8005ba8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e5      	bne.n	8005b86 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00f      	beq.n	8005be2 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bcc:	2b80      	cmp	r3, #128	; 0x80
 8005bce:	d104      	bne.n	8005bda <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd4:	4a53      	ldr	r2, [pc, #332]	; (8005d24 <HAL_UART_Abort_IT+0x220>)
 8005bd6:	651a      	str	r2, [r3, #80]	; 0x50
 8005bd8:	e003      	b.n	8005be2 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bde:	2200      	movs	r2, #0
 8005be0:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00f      	beq.n	8005c0a <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf4:	2b40      	cmp	r3, #64	; 0x40
 8005bf6:	d104      	bne.n	8005c02 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfc:	4a4a      	ldr	r2, [pc, #296]	; (8005d28 <HAL_UART_Abort_IT+0x224>)
 8005bfe:	651a      	str	r2, [r3, #80]	; 0x50
 8005c00:	e003      	b.n	8005c0a <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	2200      	movs	r2, #0
 8005c08:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c14:	2b80      	cmp	r3, #128	; 0x80
 8005c16:	d12d      	bne.n	8005c74 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	3314      	adds	r3, #20
 8005c1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	623b      	str	r3, [r7, #32]
   return(result);
 8005c28:	6a3b      	ldr	r3, [r7, #32]
 8005c2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c2e:	677b      	str	r3, [r7, #116]	; 0x74
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3314      	adds	r3, #20
 8005c36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005c38:	633a      	str	r2, [r7, #48]	; 0x30
 8005c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c40:	e841 2300 	strex	r3, r2, [r1]
 8005c44:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1e5      	bne.n	8005c18 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00f      	beq.n	8005c74 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7fe f822 	bl	8003ca2 <HAL_DMA_Abort_IT>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d004      	beq.n	8005c6e <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c68:	2200      	movs	r2, #0
 8005c6a:	651a      	str	r2, [r3, #80]	; 0x50
 8005c6c:	e002      	b.n	8005c74 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7e:	2b40      	cmp	r3, #64	; 0x40
 8005c80:	d130      	bne.n	8005ce4 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3314      	adds	r3, #20
 8005c88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	e853 3f00 	ldrex	r3, [r3]
 8005c90:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c98:	673b      	str	r3, [r7, #112]	; 0x70
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3314      	adds	r3, #20
 8005ca0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005ca2:	61fa      	str	r2, [r7, #28]
 8005ca4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	69b9      	ldr	r1, [r7, #24]
 8005ca8:	69fa      	ldr	r2, [r7, #28]
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	617b      	str	r3, [r7, #20]
   return(result);
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1e5      	bne.n	8005c82 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d012      	beq.n	8005ce4 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7fd ffed 	bl	8003ca2 <HAL_DMA_Abort_IT>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d007      	beq.n	8005cde <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005cdc:	e002      	b.n	8005ce4 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8005ce4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d116      	bne.n	8005d1a <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 faab 	bl	8006270 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3788      	adds	r7, #136	; 0x88
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	080064e3 	.word	0x080064e3
 8005d28:	08006543 	.word	0x08006543

08005d2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b0ba      	sub	sp, #232	; 0xe8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10f      	bne.n	8005d92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d009      	beq.n	8005d92 <HAL_UART_IRQHandler+0x66>
 8005d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d82:	f003 0320 	and.w	r3, r3, #32
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 fc71 	bl	8006672 <UART_Receive_IT>
      return;
 8005d90:	e256      	b.n	8006240 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f000 80de 	beq.w	8005f58 <HAL_UART_IRQHandler+0x22c>
 8005d9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005da0:	f003 0301 	and.w	r3, r3, #1
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d106      	bne.n	8005db6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 80d1 	beq.w	8005f58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00b      	beq.n	8005dda <HAL_UART_IRQHandler+0xae>
 8005dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d005      	beq.n	8005dda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dd2:	f043 0201 	orr.w	r2, r3, #1
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00b      	beq.n	8005dfe <HAL_UART_IRQHandler+0xd2>
 8005de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df6:	f043 0202 	orr.w	r2, r3, #2
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d00b      	beq.n	8005e22 <HAL_UART_IRQHandler+0xf6>
 8005e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d005      	beq.n	8005e22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1a:	f043 0204 	orr.w	r2, r3, #4
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d011      	beq.n	8005e52 <HAL_UART_IRQHandler+0x126>
 8005e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e32:	f003 0320 	and.w	r3, r3, #32
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d105      	bne.n	8005e46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	f043 0208 	orr.w	r2, r3, #8
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 81ed 	beq.w	8006236 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d008      	beq.n	8005e7a <HAL_UART_IRQHandler+0x14e>
 8005e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e6c:	f003 0320 	and.w	r3, r3, #32
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d002      	beq.n	8005e7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 fbfc 	bl	8006672 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e84:	2b40      	cmp	r3, #64	; 0x40
 8005e86:	bf0c      	ite	eq
 8005e88:	2301      	moveq	r3, #1
 8005e8a:	2300      	movne	r3, #0
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f003 0308 	and.w	r3, r3, #8
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d103      	bne.n	8005ea6 <HAL_UART_IRQHandler+0x17a>
 8005e9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d04f      	beq.n	8005f46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 faa4 	bl	80063f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb6:	2b40      	cmp	r3, #64	; 0x40
 8005eb8:	d141      	bne.n	8005f3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	3314      	adds	r3, #20
 8005ec0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ed4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ed8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3314      	adds	r3, #20
 8005ee2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005ee6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ef2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005efe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1d9      	bne.n	8005eba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d013      	beq.n	8005f36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f12:	4a7d      	ldr	r2, [pc, #500]	; (8006108 <HAL_UART_IRQHandler+0x3dc>)
 8005f14:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fd fec1 	bl	8003ca2 <HAL_DMA_Abort_IT>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d016      	beq.n	8005f54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f30:	4610      	mov	r0, r2
 8005f32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f34:	e00e      	b.n	8005f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f990 	bl	800625c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f3c:	e00a      	b.n	8005f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f98c 	bl	800625c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f44:	e006      	b.n	8005f54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f988 	bl	800625c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f52:	e170      	b.n	8006236 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f54:	bf00      	nop
    return;
 8005f56:	e16e      	b.n	8006236 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	f040 814a 	bne.w	80061f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f66:	f003 0310 	and.w	r3, r3, #16
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 8143 	beq.w	80061f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f74:	f003 0310 	and.w	r3, r3, #16
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 813c 	beq.w	80061f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f7e:	2300      	movs	r3, #0
 8005f80:	60bb      	str	r3, [r7, #8]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	60bb      	str	r3, [r7, #8]
 8005f92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9e:	2b40      	cmp	r3, #64	; 0x40
 8005fa0:	f040 80b4 	bne.w	800610c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 8140 	beq.w	800623a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	f080 8139 	bcs.w	800623a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fda:	f000 8088 	beq.w	80060ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	330c      	adds	r3, #12
 8005fe4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fec:	e853 3f00 	ldrex	r3, [r3]
 8005ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	330c      	adds	r3, #12
 8006006:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800600a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800600e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006012:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800601a:	e841 2300 	strex	r3, r2, [r1]
 800601e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1d9      	bne.n	8005fde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3314      	adds	r3, #20
 8006030:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006034:	e853 3f00 	ldrex	r3, [r3]
 8006038:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800603a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800603c:	f023 0301 	bic.w	r3, r3, #1
 8006040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3314      	adds	r3, #20
 800604a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800604e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006052:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006056:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800605a:	e841 2300 	strex	r3, r2, [r1]
 800605e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1e1      	bne.n	800602a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3314      	adds	r3, #20
 800606c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006070:	e853 3f00 	ldrex	r3, [r3]
 8006074:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800607c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	3314      	adds	r3, #20
 8006086:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800608a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800608c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800608e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006090:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006092:	e841 2300 	strex	r3, r2, [r1]
 8006096:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1e3      	bne.n	8006066 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	330c      	adds	r3, #12
 80060b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060b6:	e853 3f00 	ldrex	r3, [r3]
 80060ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060be:	f023 0310 	bic.w	r3, r3, #16
 80060c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	330c      	adds	r3, #12
 80060cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80060d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060d8:	e841 2300 	strex	r3, r2, [r1]
 80060dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1e3      	bne.n	80060ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fd fd6a 	bl	8003bc2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	4619      	mov	r1, r3
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f8c0 	bl	8006284 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006104:	e099      	b.n	800623a <HAL_UART_IRQHandler+0x50e>
 8006106:	bf00      	nop
 8006108:	080064bb 	.word	0x080064bb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006114:	b29b      	uxth	r3, r3
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 808b 	beq.w	800623e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 8086 	beq.w	800623e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	330c      	adds	r3, #12
 8006138:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006144:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006148:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	330c      	adds	r3, #12
 8006152:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006156:	647a      	str	r2, [r7, #68]	; 0x44
 8006158:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800615c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800615e:	e841 2300 	strex	r3, r2, [r1]
 8006162:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1e3      	bne.n	8006132 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3314      	adds	r3, #20
 8006170:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	623b      	str	r3, [r7, #32]
   return(result);
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	f023 0301 	bic.w	r3, r3, #1
 8006180:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3314      	adds	r3, #20
 800618a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800618e:	633a      	str	r2, [r7, #48]	; 0x30
 8006190:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006192:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006196:	e841 2300 	strex	r3, r2, [r1]
 800619a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e3      	bne.n	800616a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2220      	movs	r2, #32
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	330c      	adds	r3, #12
 80061b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	e853 3f00 	ldrex	r3, [r3]
 80061be:	60fb      	str	r3, [r7, #12]
   return(result);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0310 	bic.w	r3, r3, #16
 80061c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	330c      	adds	r3, #12
 80061d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061d4:	61fa      	str	r2, [r7, #28]
 80061d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d8:	69b9      	ldr	r1, [r7, #24]
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	e841 2300 	strex	r3, r2, [r1]
 80061e0:	617b      	str	r3, [r7, #20]
   return(result);
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1e3      	bne.n	80061b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061ec:	4619      	mov	r1, r3
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f848 	bl	8006284 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061f4:	e023      	b.n	800623e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d009      	beq.n	8006216 <HAL_UART_IRQHandler+0x4ea>
 8006202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f9c7 	bl	80065a2 <UART_Transmit_IT>
    return;
 8006214:	e014      	b.n	8006240 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800621a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00e      	beq.n	8006240 <HAL_UART_IRQHandler+0x514>
 8006222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800622a:	2b00      	cmp	r3, #0
 800622c:	d008      	beq.n	8006240 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 fa07 	bl	8006642 <UART_EndTransmit_IT>
    return;
 8006234:	e004      	b.n	8006240 <HAL_UART_IRQHandler+0x514>
    return;
 8006236:	bf00      	nop
 8006238:	e002      	b.n	8006240 <HAL_UART_IRQHandler+0x514>
      return;
 800623a:	bf00      	nop
 800623c:	e000      	b.n	8006240 <HAL_UART_IRQHandler+0x514>
      return;
 800623e:	bf00      	nop
  }
}
 8006240:	37e8      	adds	r7, #232	; 0xe8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop

08006248 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	460b      	mov	r3, r1
 800628e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b090      	sub	sp, #64	; 0x40
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	603b      	str	r3, [r7, #0]
 80062a8:	4613      	mov	r3, r2
 80062aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062ac:	e050      	b.n	8006350 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b4:	d04c      	beq.n	8006350 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80062b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d007      	beq.n	80062cc <UART_WaitOnFlagUntilTimeout+0x30>
 80062bc:	f7fd fae2 	bl	8003884 <HAL_GetTick>
 80062c0:	4602      	mov	r2, r0
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d241      	bcs.n	8006350 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	330c      	adds	r3, #12
 80062d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d6:	e853 3f00 	ldrex	r3, [r3]
 80062da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	330c      	adds	r3, #12
 80062ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80062ec:	637a      	str	r2, [r7, #52]	; 0x34
 80062ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062f4:	e841 2300 	strex	r3, r2, [r1]
 80062f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80062fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d1e5      	bne.n	80062cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	3314      	adds	r3, #20
 8006306:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	e853 3f00 	ldrex	r3, [r3]
 800630e:	613b      	str	r3, [r7, #16]
   return(result);
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	f023 0301 	bic.w	r3, r3, #1
 8006316:	63bb      	str	r3, [r7, #56]	; 0x38
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3314      	adds	r3, #20
 800631e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006320:	623a      	str	r2, [r7, #32]
 8006322:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006324:	69f9      	ldr	r1, [r7, #28]
 8006326:	6a3a      	ldr	r2, [r7, #32]
 8006328:	e841 2300 	strex	r3, r2, [r1]
 800632c:	61bb      	str	r3, [r7, #24]
   return(result);
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1e5      	bne.n	8006300 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800634c:	2303      	movs	r3, #3
 800634e:	e00f      	b.n	8006370 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	4013      	ands	r3, r2
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	429a      	cmp	r2, r3
 800635e:	bf0c      	ite	eq
 8006360:	2301      	moveq	r3, #1
 8006362:	2300      	movne	r3, #0
 8006364:	b2db      	uxtb	r3, r3
 8006366:	461a      	mov	r2, r3
 8006368:	79fb      	ldrb	r3, [r7, #7]
 800636a:	429a      	cmp	r2, r3
 800636c:	d09f      	beq.n	80062ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3740      	adds	r7, #64	; 0x40
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	4613      	mov	r3, r2
 8006384:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	88fa      	ldrh	r2, [r7, #6]
 8006390:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	88fa      	ldrh	r2, [r7, #6]
 8006396:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2222      	movs	r2, #34	; 0x22
 80063a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d007      	beq.n	80063c6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063c4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695a      	ldr	r2, [r3, #20]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f042 0220 	orr.w	r2, r2, #32
 80063e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3714      	adds	r7, #20
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b095      	sub	sp, #84	; 0x54
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	330c      	adds	r3, #12
 8006402:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006406:	e853 3f00 	ldrex	r3, [r3]
 800640a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800641c:	643a      	str	r2, [r7, #64]	; 0x40
 800641e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006420:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006424:	e841 2300 	strex	r3, r2, [r1]
 8006428:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800642a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1e5      	bne.n	80063fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3314      	adds	r3, #20
 8006436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006438:	6a3b      	ldr	r3, [r7, #32]
 800643a:	e853 3f00 	ldrex	r3, [r3]
 800643e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	f023 0301 	bic.w	r3, r3, #1
 8006446:	64bb      	str	r3, [r7, #72]	; 0x48
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3314      	adds	r3, #20
 800644e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006450:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e5      	bne.n	8006430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006468:	2b01      	cmp	r3, #1
 800646a:	d119      	bne.n	80064a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	330c      	adds	r3, #12
 8006472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	60bb      	str	r3, [r7, #8]
   return(result);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f023 0310 	bic.w	r3, r3, #16
 8006482:	647b      	str	r3, [r7, #68]	; 0x44
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	330c      	adds	r3, #12
 800648a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800648c:	61ba      	str	r2, [r7, #24]
 800648e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6979      	ldr	r1, [r7, #20]
 8006492:	69ba      	ldr	r2, [r7, #24]
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	613b      	str	r3, [r7, #16]
   return(result);
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e5      	bne.n	800646c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064ae:	bf00      	nop
 80064b0:	3754      	adds	r7, #84	; 0x54
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f7ff fec1 	bl	800625c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b084      	sub	sp, #16
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ee:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f4:	2200      	movs	r2, #0
 80064f6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006506:	2b00      	cmp	r3, #0
 8006508:	d117      	bne.n	800653a <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2220      	movs	r2, #32
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2220      	movs	r2, #32
 8006528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2200      	movs	r2, #0
 8006530:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f7ff fe9c 	bl	8006270 <HAL_UART_AbortCpltCallback>
 8006538:	e000      	b.n	800653c <UART_DMATxAbortCallback+0x5a>
      return;
 800653a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800653c:	3710      	adds	r7, #16
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006542:	b580      	push	{r7, lr}
 8006544:	b084      	sub	sp, #16
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800654e:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	2200      	movs	r2, #0
 8006556:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800655c:	2b00      	cmp	r3, #0
 800655e:	d004      	beq.n	800656a <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006566:	2b00      	cmp	r3, #0
 8006568:	d117      	bne.n	800659a <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2220      	movs	r2, #32
 8006588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7ff fe6c 	bl	8006270 <HAL_UART_AbortCpltCallback>
 8006598:	e000      	b.n	800659c <UART_DMARxAbortCallback+0x5a>
      return;
 800659a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b085      	sub	sp, #20
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b21      	cmp	r3, #33	; 0x21
 80065b4:	d13e      	bne.n	8006634 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065be:	d114      	bne.n	80065ea <UART_Transmit_IT+0x48>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d110      	bne.n	80065ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a1b      	ldr	r3, [r3, #32]
 80065cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	461a      	mov	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	1c9a      	adds	r2, r3, #2
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	621a      	str	r2, [r3, #32]
 80065e8:	e008      	b.n	80065fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	1c59      	adds	r1, r3, #1
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6211      	str	r1, [r2, #32]
 80065f4:	781a      	ldrb	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006600:	b29b      	uxth	r3, r3
 8006602:	3b01      	subs	r3, #1
 8006604:	b29b      	uxth	r3, r3
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	4619      	mov	r1, r3
 800660a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800660c:	2b00      	cmp	r3, #0
 800660e:	d10f      	bne.n	8006630 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68da      	ldr	r2, [r3, #12]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800661e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68da      	ldr	r2, [r3, #12]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800662e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006630:	2300      	movs	r3, #0
 8006632:	e000      	b.n	8006636 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006634:	2302      	movs	r3, #2
  }
}
 8006636:	4618      	mov	r0, r3
 8006638:	3714      	adds	r7, #20
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr

08006642 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b082      	sub	sp, #8
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68da      	ldr	r2, [r3, #12]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006658:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2220      	movs	r2, #32
 800665e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7ff fdf0 	bl	8006248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b08c      	sub	sp, #48	; 0x30
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b22      	cmp	r3, #34	; 0x22
 8006684:	f040 80ab 	bne.w	80067de <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006690:	d117      	bne.n	80066c2 <UART_Receive_IT+0x50>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d113      	bne.n	80066c2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800669a:	2300      	movs	r3, #0
 800669c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066b0:	b29a      	uxth	r2, r3
 80066b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ba:	1c9a      	adds	r2, r3, #2
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	629a      	str	r2, [r3, #40]	; 0x28
 80066c0:	e026      	b.n	8006710 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80066c8:	2300      	movs	r3, #0
 80066ca:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d4:	d007      	beq.n	80066e6 <UART_Receive_IT+0x74>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10a      	bne.n	80066f4 <UART_Receive_IT+0x82>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d106      	bne.n	80066f4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	e008      	b.n	8006706 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006700:	b2da      	uxtb	r2, r3
 8006702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006704:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670a:	1c5a      	adds	r2, r3, #1
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006714:	b29b      	uxth	r3, r3
 8006716:	3b01      	subs	r3, #1
 8006718:	b29b      	uxth	r3, r3
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	4619      	mov	r1, r3
 800671e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006720:	2b00      	cmp	r3, #0
 8006722:	d15a      	bne.n	80067da <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f022 0220 	bic.w	r2, r2, #32
 8006732:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	695a      	ldr	r2, [r3, #20]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f022 0201 	bic.w	r2, r2, #1
 8006752:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006760:	2b01      	cmp	r3, #1
 8006762:	d135      	bne.n	80067d0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	330c      	adds	r3, #12
 8006770:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	e853 3f00 	ldrex	r3, [r3]
 8006778:	613b      	str	r3, [r7, #16]
   return(result);
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f023 0310 	bic.w	r3, r3, #16
 8006780:	627b      	str	r3, [r7, #36]	; 0x24
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	330c      	adds	r3, #12
 8006788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800678a:	623a      	str	r2, [r7, #32]
 800678c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678e:	69f9      	ldr	r1, [r7, #28]
 8006790:	6a3a      	ldr	r2, [r7, #32]
 8006792:	e841 2300 	strex	r3, r2, [r1]
 8006796:	61bb      	str	r3, [r7, #24]
   return(result);
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1e5      	bne.n	800676a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0310 	and.w	r3, r3, #16
 80067a8:	2b10      	cmp	r3, #16
 80067aa:	d10a      	bne.n	80067c2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	60fb      	str	r3, [r7, #12]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff fd5b 	bl	8006284 <HAL_UARTEx_RxEventCallback>
 80067ce:	e002      	b.n	80067d6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f7fb fdc5 	bl	8002360 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	e002      	b.n	80067e0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e000      	b.n	80067e0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80067de:	2302      	movs	r3, #2
  }
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3730      	adds	r7, #48	; 0x30
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067ec:	b0c0      	sub	sp, #256	; 0x100
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006804:	68d9      	ldr	r1, [r3, #12]
 8006806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	ea40 0301 	orr.w	r3, r0, r1
 8006810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006816:	689a      	ldr	r2, [r3, #8]
 8006818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	431a      	orrs	r2, r3
 8006820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	431a      	orrs	r2, r3
 8006828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	4313      	orrs	r3, r2
 8006830:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006840:	f021 010c 	bic.w	r1, r1, #12
 8006844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800684e:	430b      	orrs	r3, r1
 8006850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800685e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006862:	6999      	ldr	r1, [r3, #24]
 8006864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	ea40 0301 	orr.w	r3, r0, r1
 800686e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	4b8f      	ldr	r3, [pc, #572]	; (8006ab4 <UART_SetConfig+0x2cc>)
 8006878:	429a      	cmp	r2, r3
 800687a:	d005      	beq.n	8006888 <UART_SetConfig+0xa0>
 800687c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	4b8d      	ldr	r3, [pc, #564]	; (8006ab8 <UART_SetConfig+0x2d0>)
 8006884:	429a      	cmp	r2, r3
 8006886:	d104      	bne.n	8006892 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006888:	f7fe f810 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 800688c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006890:	e003      	b.n	800689a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006892:	f7fd fff7 	bl	8004884 <HAL_RCC_GetPCLK1Freq>
 8006896:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800689a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068a4:	f040 810c 	bne.w	8006ac0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068ac:	2200      	movs	r2, #0
 80068ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80068b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80068b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80068ba:	4622      	mov	r2, r4
 80068bc:	462b      	mov	r3, r5
 80068be:	1891      	adds	r1, r2, r2
 80068c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80068c2:	415b      	adcs	r3, r3
 80068c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80068c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80068ca:	4621      	mov	r1, r4
 80068cc:	eb12 0801 	adds.w	r8, r2, r1
 80068d0:	4629      	mov	r1, r5
 80068d2:	eb43 0901 	adc.w	r9, r3, r1
 80068d6:	f04f 0200 	mov.w	r2, #0
 80068da:	f04f 0300 	mov.w	r3, #0
 80068de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068ea:	4690      	mov	r8, r2
 80068ec:	4699      	mov	r9, r3
 80068ee:	4623      	mov	r3, r4
 80068f0:	eb18 0303 	adds.w	r3, r8, r3
 80068f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80068f8:	462b      	mov	r3, r5
 80068fa:	eb49 0303 	adc.w	r3, r9, r3
 80068fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800690e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006916:	460b      	mov	r3, r1
 8006918:	18db      	adds	r3, r3, r3
 800691a:	653b      	str	r3, [r7, #80]	; 0x50
 800691c:	4613      	mov	r3, r2
 800691e:	eb42 0303 	adc.w	r3, r2, r3
 8006922:	657b      	str	r3, [r7, #84]	; 0x54
 8006924:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800692c:	f7fa f994 	bl	8000c58 <__aeabi_uldivmod>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4b61      	ldr	r3, [pc, #388]	; (8006abc <UART_SetConfig+0x2d4>)
 8006936:	fba3 2302 	umull	r2, r3, r3, r2
 800693a:	095b      	lsrs	r3, r3, #5
 800693c:	011c      	lsls	r4, r3, #4
 800693e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006942:	2200      	movs	r2, #0
 8006944:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006948:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800694c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006950:	4642      	mov	r2, r8
 8006952:	464b      	mov	r3, r9
 8006954:	1891      	adds	r1, r2, r2
 8006956:	64b9      	str	r1, [r7, #72]	; 0x48
 8006958:	415b      	adcs	r3, r3
 800695a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800695c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006960:	4641      	mov	r1, r8
 8006962:	eb12 0a01 	adds.w	sl, r2, r1
 8006966:	4649      	mov	r1, r9
 8006968:	eb43 0b01 	adc.w	fp, r3, r1
 800696c:	f04f 0200 	mov.w	r2, #0
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800697c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006980:	4692      	mov	sl, r2
 8006982:	469b      	mov	fp, r3
 8006984:	4643      	mov	r3, r8
 8006986:	eb1a 0303 	adds.w	r3, sl, r3
 800698a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800698e:	464b      	mov	r3, r9
 8006990:	eb4b 0303 	adc.w	r3, fp, r3
 8006994:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80069a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80069ac:	460b      	mov	r3, r1
 80069ae:	18db      	adds	r3, r3, r3
 80069b0:	643b      	str	r3, [r7, #64]	; 0x40
 80069b2:	4613      	mov	r3, r2
 80069b4:	eb42 0303 	adc.w	r3, r2, r3
 80069b8:	647b      	str	r3, [r7, #68]	; 0x44
 80069ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80069be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80069c2:	f7fa f949 	bl	8000c58 <__aeabi_uldivmod>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	4611      	mov	r1, r2
 80069cc:	4b3b      	ldr	r3, [pc, #236]	; (8006abc <UART_SetConfig+0x2d4>)
 80069ce:	fba3 2301 	umull	r2, r3, r3, r1
 80069d2:	095b      	lsrs	r3, r3, #5
 80069d4:	2264      	movs	r2, #100	; 0x64
 80069d6:	fb02 f303 	mul.w	r3, r2, r3
 80069da:	1acb      	subs	r3, r1, r3
 80069dc:	00db      	lsls	r3, r3, #3
 80069de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80069e2:	4b36      	ldr	r3, [pc, #216]	; (8006abc <UART_SetConfig+0x2d4>)
 80069e4:	fba3 2302 	umull	r2, r3, r3, r2
 80069e8:	095b      	lsrs	r3, r3, #5
 80069ea:	005b      	lsls	r3, r3, #1
 80069ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80069f0:	441c      	add	r4, r3
 80069f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069f6:	2200      	movs	r2, #0
 80069f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006a00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006a04:	4642      	mov	r2, r8
 8006a06:	464b      	mov	r3, r9
 8006a08:	1891      	adds	r1, r2, r2
 8006a0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006a0c:	415b      	adcs	r3, r3
 8006a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006a14:	4641      	mov	r1, r8
 8006a16:	1851      	adds	r1, r2, r1
 8006a18:	6339      	str	r1, [r7, #48]	; 0x30
 8006a1a:	4649      	mov	r1, r9
 8006a1c:	414b      	adcs	r3, r1
 8006a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8006a20:	f04f 0200 	mov.w	r2, #0
 8006a24:	f04f 0300 	mov.w	r3, #0
 8006a28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006a2c:	4659      	mov	r1, fp
 8006a2e:	00cb      	lsls	r3, r1, #3
 8006a30:	4651      	mov	r1, sl
 8006a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a36:	4651      	mov	r1, sl
 8006a38:	00ca      	lsls	r2, r1, #3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4603      	mov	r3, r0
 8006a40:	4642      	mov	r2, r8
 8006a42:	189b      	adds	r3, r3, r2
 8006a44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a48:	464b      	mov	r3, r9
 8006a4a:	460a      	mov	r2, r1
 8006a4c:	eb42 0303 	adc.w	r3, r2, r3
 8006a50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006a60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006a64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006a68:	460b      	mov	r3, r1
 8006a6a:	18db      	adds	r3, r3, r3
 8006a6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a6e:	4613      	mov	r3, r2
 8006a70:	eb42 0303 	adc.w	r3, r2, r3
 8006a74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006a7e:	f7fa f8eb 	bl	8000c58 <__aeabi_uldivmod>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	4b0d      	ldr	r3, [pc, #52]	; (8006abc <UART_SetConfig+0x2d4>)
 8006a88:	fba3 1302 	umull	r1, r3, r3, r2
 8006a8c:	095b      	lsrs	r3, r3, #5
 8006a8e:	2164      	movs	r1, #100	; 0x64
 8006a90:	fb01 f303 	mul.w	r3, r1, r3
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	00db      	lsls	r3, r3, #3
 8006a98:	3332      	adds	r3, #50	; 0x32
 8006a9a:	4a08      	ldr	r2, [pc, #32]	; (8006abc <UART_SetConfig+0x2d4>)
 8006a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa0:	095b      	lsrs	r3, r3, #5
 8006aa2:	f003 0207 	and.w	r2, r3, #7
 8006aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4422      	add	r2, r4
 8006aae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ab0:	e105      	b.n	8006cbe <UART_SetConfig+0x4d6>
 8006ab2:	bf00      	nop
 8006ab4:	40011000 	.word	0x40011000
 8006ab8:	40011400 	.word	0x40011400
 8006abc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006aca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006ace:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006ad2:	4642      	mov	r2, r8
 8006ad4:	464b      	mov	r3, r9
 8006ad6:	1891      	adds	r1, r2, r2
 8006ad8:	6239      	str	r1, [r7, #32]
 8006ada:	415b      	adcs	r3, r3
 8006adc:	627b      	str	r3, [r7, #36]	; 0x24
 8006ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	1854      	adds	r4, r2, r1
 8006ae6:	4649      	mov	r1, r9
 8006ae8:	eb43 0501 	adc.w	r5, r3, r1
 8006aec:	f04f 0200 	mov.w	r2, #0
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	00eb      	lsls	r3, r5, #3
 8006af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006afa:	00e2      	lsls	r2, r4, #3
 8006afc:	4614      	mov	r4, r2
 8006afe:	461d      	mov	r5, r3
 8006b00:	4643      	mov	r3, r8
 8006b02:	18e3      	adds	r3, r4, r3
 8006b04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b08:	464b      	mov	r3, r9
 8006b0a:	eb45 0303 	adc.w	r3, r5, r3
 8006b0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b22:	f04f 0200 	mov.w	r2, #0
 8006b26:	f04f 0300 	mov.w	r3, #0
 8006b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006b2e:	4629      	mov	r1, r5
 8006b30:	008b      	lsls	r3, r1, #2
 8006b32:	4621      	mov	r1, r4
 8006b34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b38:	4621      	mov	r1, r4
 8006b3a:	008a      	lsls	r2, r1, #2
 8006b3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006b40:	f7fa f88a 	bl	8000c58 <__aeabi_uldivmod>
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	4b60      	ldr	r3, [pc, #384]	; (8006ccc <UART_SetConfig+0x4e4>)
 8006b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b4e:	095b      	lsrs	r3, r3, #5
 8006b50:	011c      	lsls	r4, r3, #4
 8006b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b5c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006b64:	4642      	mov	r2, r8
 8006b66:	464b      	mov	r3, r9
 8006b68:	1891      	adds	r1, r2, r2
 8006b6a:	61b9      	str	r1, [r7, #24]
 8006b6c:	415b      	adcs	r3, r3
 8006b6e:	61fb      	str	r3, [r7, #28]
 8006b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b74:	4641      	mov	r1, r8
 8006b76:	1851      	adds	r1, r2, r1
 8006b78:	6139      	str	r1, [r7, #16]
 8006b7a:	4649      	mov	r1, r9
 8006b7c:	414b      	adcs	r3, r1
 8006b7e:	617b      	str	r3, [r7, #20]
 8006b80:	f04f 0200 	mov.w	r2, #0
 8006b84:	f04f 0300 	mov.w	r3, #0
 8006b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b8c:	4659      	mov	r1, fp
 8006b8e:	00cb      	lsls	r3, r1, #3
 8006b90:	4651      	mov	r1, sl
 8006b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b96:	4651      	mov	r1, sl
 8006b98:	00ca      	lsls	r2, r1, #3
 8006b9a:	4610      	mov	r0, r2
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	4642      	mov	r2, r8
 8006ba2:	189b      	adds	r3, r3, r2
 8006ba4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ba8:	464b      	mov	r3, r9
 8006baa:	460a      	mov	r2, r1
 8006bac:	eb42 0303 	adc.w	r3, r2, r3
 8006bb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006bbe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006bc0:	f04f 0200 	mov.w	r2, #0
 8006bc4:	f04f 0300 	mov.w	r3, #0
 8006bc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006bcc:	4649      	mov	r1, r9
 8006bce:	008b      	lsls	r3, r1, #2
 8006bd0:	4641      	mov	r1, r8
 8006bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bd6:	4641      	mov	r1, r8
 8006bd8:	008a      	lsls	r2, r1, #2
 8006bda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006bde:	f7fa f83b 	bl	8000c58 <__aeabi_uldivmod>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4b39      	ldr	r3, [pc, #228]	; (8006ccc <UART_SetConfig+0x4e4>)
 8006be8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bec:	095b      	lsrs	r3, r3, #5
 8006bee:	2164      	movs	r1, #100	; 0x64
 8006bf0:	fb01 f303 	mul.w	r3, r1, r3
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	011b      	lsls	r3, r3, #4
 8006bf8:	3332      	adds	r3, #50	; 0x32
 8006bfa:	4a34      	ldr	r2, [pc, #208]	; (8006ccc <UART_SetConfig+0x4e4>)
 8006bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8006c00:	095b      	lsrs	r3, r3, #5
 8006c02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c06:	441c      	add	r4, r3
 8006c08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	673b      	str	r3, [r7, #112]	; 0x70
 8006c10:	677a      	str	r2, [r7, #116]	; 0x74
 8006c12:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006c16:	4642      	mov	r2, r8
 8006c18:	464b      	mov	r3, r9
 8006c1a:	1891      	adds	r1, r2, r2
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	415b      	adcs	r3, r3
 8006c20:	60fb      	str	r3, [r7, #12]
 8006c22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c26:	4641      	mov	r1, r8
 8006c28:	1851      	adds	r1, r2, r1
 8006c2a:	6039      	str	r1, [r7, #0]
 8006c2c:	4649      	mov	r1, r9
 8006c2e:	414b      	adcs	r3, r1
 8006c30:	607b      	str	r3, [r7, #4]
 8006c32:	f04f 0200 	mov.w	r2, #0
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c3e:	4659      	mov	r1, fp
 8006c40:	00cb      	lsls	r3, r1, #3
 8006c42:	4651      	mov	r1, sl
 8006c44:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c48:	4651      	mov	r1, sl
 8006c4a:	00ca      	lsls	r2, r1, #3
 8006c4c:	4610      	mov	r0, r2
 8006c4e:	4619      	mov	r1, r3
 8006c50:	4603      	mov	r3, r0
 8006c52:	4642      	mov	r2, r8
 8006c54:	189b      	adds	r3, r3, r2
 8006c56:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c58:	464b      	mov	r3, r9
 8006c5a:	460a      	mov	r2, r1
 8006c5c:	eb42 0303 	adc.w	r3, r2, r3
 8006c60:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	663b      	str	r3, [r7, #96]	; 0x60
 8006c6c:	667a      	str	r2, [r7, #100]	; 0x64
 8006c6e:	f04f 0200 	mov.w	r2, #0
 8006c72:	f04f 0300 	mov.w	r3, #0
 8006c76:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006c7a:	4649      	mov	r1, r9
 8006c7c:	008b      	lsls	r3, r1, #2
 8006c7e:	4641      	mov	r1, r8
 8006c80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c84:	4641      	mov	r1, r8
 8006c86:	008a      	lsls	r2, r1, #2
 8006c88:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006c8c:	f7f9 ffe4 	bl	8000c58 <__aeabi_uldivmod>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	4b0d      	ldr	r3, [pc, #52]	; (8006ccc <UART_SetConfig+0x4e4>)
 8006c96:	fba3 1302 	umull	r1, r3, r3, r2
 8006c9a:	095b      	lsrs	r3, r3, #5
 8006c9c:	2164      	movs	r1, #100	; 0x64
 8006c9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	011b      	lsls	r3, r3, #4
 8006ca6:	3332      	adds	r3, #50	; 0x32
 8006ca8:	4a08      	ldr	r2, [pc, #32]	; (8006ccc <UART_SetConfig+0x4e4>)
 8006caa:	fba2 2303 	umull	r2, r3, r2, r3
 8006cae:	095b      	lsrs	r3, r3, #5
 8006cb0:	f003 020f 	and.w	r2, r3, #15
 8006cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4422      	add	r2, r4
 8006cbc:	609a      	str	r2, [r3, #8]
}
 8006cbe:	bf00      	nop
 8006cc0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cca:	bf00      	nop
 8006ccc:	51eb851f 	.word	0x51eb851f

08006cd0 <__errno>:
 8006cd0:	4b01      	ldr	r3, [pc, #4]	; (8006cd8 <__errno+0x8>)
 8006cd2:	6818      	ldr	r0, [r3, #0]
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	20000014 	.word	0x20000014

08006cdc <__libc_init_array>:
 8006cdc:	b570      	push	{r4, r5, r6, lr}
 8006cde:	4d0d      	ldr	r5, [pc, #52]	; (8006d14 <__libc_init_array+0x38>)
 8006ce0:	4c0d      	ldr	r4, [pc, #52]	; (8006d18 <__libc_init_array+0x3c>)
 8006ce2:	1b64      	subs	r4, r4, r5
 8006ce4:	10a4      	asrs	r4, r4, #2
 8006ce6:	2600      	movs	r6, #0
 8006ce8:	42a6      	cmp	r6, r4
 8006cea:	d109      	bne.n	8006d00 <__libc_init_array+0x24>
 8006cec:	4d0b      	ldr	r5, [pc, #44]	; (8006d1c <__libc_init_array+0x40>)
 8006cee:	4c0c      	ldr	r4, [pc, #48]	; (8006d20 <__libc_init_array+0x44>)
 8006cf0:	f002 ffee 	bl	8009cd0 <_init>
 8006cf4:	1b64      	subs	r4, r4, r5
 8006cf6:	10a4      	asrs	r4, r4, #2
 8006cf8:	2600      	movs	r6, #0
 8006cfa:	42a6      	cmp	r6, r4
 8006cfc:	d105      	bne.n	8006d0a <__libc_init_array+0x2e>
 8006cfe:	bd70      	pop	{r4, r5, r6, pc}
 8006d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d04:	4798      	blx	r3
 8006d06:	3601      	adds	r6, #1
 8006d08:	e7ee      	b.n	8006ce8 <__libc_init_array+0xc>
 8006d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d0e:	4798      	blx	r3
 8006d10:	3601      	adds	r6, #1
 8006d12:	e7f2      	b.n	8006cfa <__libc_init_array+0x1e>
 8006d14:	0800a43c 	.word	0x0800a43c
 8006d18:	0800a43c 	.word	0x0800a43c
 8006d1c:	0800a43c 	.word	0x0800a43c
 8006d20:	0800a440 	.word	0x0800a440

08006d24 <memset>:
 8006d24:	4402      	add	r2, r0
 8006d26:	4603      	mov	r3, r0
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d100      	bne.n	8006d2e <memset+0xa>
 8006d2c:	4770      	bx	lr
 8006d2e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d32:	e7f9      	b.n	8006d28 <memset+0x4>

08006d34 <__cvt>:
 8006d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d38:	ec55 4b10 	vmov	r4, r5, d0
 8006d3c:	2d00      	cmp	r5, #0
 8006d3e:	460e      	mov	r6, r1
 8006d40:	4619      	mov	r1, r3
 8006d42:	462b      	mov	r3, r5
 8006d44:	bfbb      	ittet	lt
 8006d46:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006d4a:	461d      	movlt	r5, r3
 8006d4c:	2300      	movge	r3, #0
 8006d4e:	232d      	movlt	r3, #45	; 0x2d
 8006d50:	700b      	strb	r3, [r1, #0]
 8006d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006d58:	4691      	mov	r9, r2
 8006d5a:	f023 0820 	bic.w	r8, r3, #32
 8006d5e:	bfbc      	itt	lt
 8006d60:	4622      	movlt	r2, r4
 8006d62:	4614      	movlt	r4, r2
 8006d64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d68:	d005      	beq.n	8006d76 <__cvt+0x42>
 8006d6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006d6e:	d100      	bne.n	8006d72 <__cvt+0x3e>
 8006d70:	3601      	adds	r6, #1
 8006d72:	2102      	movs	r1, #2
 8006d74:	e000      	b.n	8006d78 <__cvt+0x44>
 8006d76:	2103      	movs	r1, #3
 8006d78:	ab03      	add	r3, sp, #12
 8006d7a:	9301      	str	r3, [sp, #4]
 8006d7c:	ab02      	add	r3, sp, #8
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	ec45 4b10 	vmov	d0, r4, r5
 8006d84:	4653      	mov	r3, sl
 8006d86:	4632      	mov	r2, r6
 8006d88:	f000 fe4e 	bl	8007a28 <_dtoa_r>
 8006d8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006d90:	4607      	mov	r7, r0
 8006d92:	d102      	bne.n	8006d9a <__cvt+0x66>
 8006d94:	f019 0f01 	tst.w	r9, #1
 8006d98:	d022      	beq.n	8006de0 <__cvt+0xac>
 8006d9a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d9e:	eb07 0906 	add.w	r9, r7, r6
 8006da2:	d110      	bne.n	8006dc6 <__cvt+0x92>
 8006da4:	783b      	ldrb	r3, [r7, #0]
 8006da6:	2b30      	cmp	r3, #48	; 0x30
 8006da8:	d10a      	bne.n	8006dc0 <__cvt+0x8c>
 8006daa:	2200      	movs	r2, #0
 8006dac:	2300      	movs	r3, #0
 8006dae:	4620      	mov	r0, r4
 8006db0:	4629      	mov	r1, r5
 8006db2:	f7f9 fe91 	bl	8000ad8 <__aeabi_dcmpeq>
 8006db6:	b918      	cbnz	r0, 8006dc0 <__cvt+0x8c>
 8006db8:	f1c6 0601 	rsb	r6, r6, #1
 8006dbc:	f8ca 6000 	str.w	r6, [sl]
 8006dc0:	f8da 3000 	ldr.w	r3, [sl]
 8006dc4:	4499      	add	r9, r3
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	2300      	movs	r3, #0
 8006dca:	4620      	mov	r0, r4
 8006dcc:	4629      	mov	r1, r5
 8006dce:	f7f9 fe83 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dd2:	b108      	cbz	r0, 8006dd8 <__cvt+0xa4>
 8006dd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006dd8:	2230      	movs	r2, #48	; 0x30
 8006dda:	9b03      	ldr	r3, [sp, #12]
 8006ddc:	454b      	cmp	r3, r9
 8006dde:	d307      	bcc.n	8006df0 <__cvt+0xbc>
 8006de0:	9b03      	ldr	r3, [sp, #12]
 8006de2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006de4:	1bdb      	subs	r3, r3, r7
 8006de6:	4638      	mov	r0, r7
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	b004      	add	sp, #16
 8006dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df0:	1c59      	adds	r1, r3, #1
 8006df2:	9103      	str	r1, [sp, #12]
 8006df4:	701a      	strb	r2, [r3, #0]
 8006df6:	e7f0      	b.n	8006dda <__cvt+0xa6>

08006df8 <__exponent>:
 8006df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2900      	cmp	r1, #0
 8006dfe:	bfb8      	it	lt
 8006e00:	4249      	neglt	r1, r1
 8006e02:	f803 2b02 	strb.w	r2, [r3], #2
 8006e06:	bfb4      	ite	lt
 8006e08:	222d      	movlt	r2, #45	; 0x2d
 8006e0a:	222b      	movge	r2, #43	; 0x2b
 8006e0c:	2909      	cmp	r1, #9
 8006e0e:	7042      	strb	r2, [r0, #1]
 8006e10:	dd2a      	ble.n	8006e68 <__exponent+0x70>
 8006e12:	f10d 0407 	add.w	r4, sp, #7
 8006e16:	46a4      	mov	ip, r4
 8006e18:	270a      	movs	r7, #10
 8006e1a:	46a6      	mov	lr, r4
 8006e1c:	460a      	mov	r2, r1
 8006e1e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006e22:	fb07 1516 	mls	r5, r7, r6, r1
 8006e26:	3530      	adds	r5, #48	; 0x30
 8006e28:	2a63      	cmp	r2, #99	; 0x63
 8006e2a:	f104 34ff 	add.w	r4, r4, #4294967295
 8006e2e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006e32:	4631      	mov	r1, r6
 8006e34:	dcf1      	bgt.n	8006e1a <__exponent+0x22>
 8006e36:	3130      	adds	r1, #48	; 0x30
 8006e38:	f1ae 0502 	sub.w	r5, lr, #2
 8006e3c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006e40:	1c44      	adds	r4, r0, #1
 8006e42:	4629      	mov	r1, r5
 8006e44:	4561      	cmp	r1, ip
 8006e46:	d30a      	bcc.n	8006e5e <__exponent+0x66>
 8006e48:	f10d 0209 	add.w	r2, sp, #9
 8006e4c:	eba2 020e 	sub.w	r2, r2, lr
 8006e50:	4565      	cmp	r5, ip
 8006e52:	bf88      	it	hi
 8006e54:	2200      	movhi	r2, #0
 8006e56:	4413      	add	r3, r2
 8006e58:	1a18      	subs	r0, r3, r0
 8006e5a:	b003      	add	sp, #12
 8006e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e62:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006e66:	e7ed      	b.n	8006e44 <__exponent+0x4c>
 8006e68:	2330      	movs	r3, #48	; 0x30
 8006e6a:	3130      	adds	r1, #48	; 0x30
 8006e6c:	7083      	strb	r3, [r0, #2]
 8006e6e:	70c1      	strb	r1, [r0, #3]
 8006e70:	1d03      	adds	r3, r0, #4
 8006e72:	e7f1      	b.n	8006e58 <__exponent+0x60>

08006e74 <_printf_float>:
 8006e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e78:	ed2d 8b02 	vpush	{d8}
 8006e7c:	b08d      	sub	sp, #52	; 0x34
 8006e7e:	460c      	mov	r4, r1
 8006e80:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006e84:	4616      	mov	r6, r2
 8006e86:	461f      	mov	r7, r3
 8006e88:	4605      	mov	r5, r0
 8006e8a:	f001 fd73 	bl	8008974 <_localeconv_r>
 8006e8e:	f8d0 a000 	ldr.w	sl, [r0]
 8006e92:	4650      	mov	r0, sl
 8006e94:	f7f9 f9a4 	bl	80001e0 <strlen>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e9c:	6823      	ldr	r3, [r4, #0]
 8006e9e:	9305      	str	r3, [sp, #20]
 8006ea0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ea4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ea8:	3307      	adds	r3, #7
 8006eaa:	f023 0307 	bic.w	r3, r3, #7
 8006eae:	f103 0208 	add.w	r2, r3, #8
 8006eb2:	f8c8 2000 	str.w	r2, [r8]
 8006eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ebe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006ec2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ec6:	9307      	str	r3, [sp, #28]
 8006ec8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ecc:	ee08 0a10 	vmov	s16, r0
 8006ed0:	4b9f      	ldr	r3, [pc, #636]	; (8007150 <_printf_float+0x2dc>)
 8006ed2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8006eda:	f7f9 fe2f 	bl	8000b3c <__aeabi_dcmpun>
 8006ede:	bb88      	cbnz	r0, 8006f44 <_printf_float+0xd0>
 8006ee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ee4:	4b9a      	ldr	r3, [pc, #616]	; (8007150 <_printf_float+0x2dc>)
 8006ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8006eea:	f7f9 fe09 	bl	8000b00 <__aeabi_dcmple>
 8006eee:	bb48      	cbnz	r0, 8006f44 <_printf_float+0xd0>
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	4640      	mov	r0, r8
 8006ef6:	4649      	mov	r1, r9
 8006ef8:	f7f9 fdf8 	bl	8000aec <__aeabi_dcmplt>
 8006efc:	b110      	cbz	r0, 8006f04 <_printf_float+0x90>
 8006efe:	232d      	movs	r3, #45	; 0x2d
 8006f00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f04:	4b93      	ldr	r3, [pc, #588]	; (8007154 <_printf_float+0x2e0>)
 8006f06:	4894      	ldr	r0, [pc, #592]	; (8007158 <_printf_float+0x2e4>)
 8006f08:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006f0c:	bf94      	ite	ls
 8006f0e:	4698      	movls	r8, r3
 8006f10:	4680      	movhi	r8, r0
 8006f12:	2303      	movs	r3, #3
 8006f14:	6123      	str	r3, [r4, #16]
 8006f16:	9b05      	ldr	r3, [sp, #20]
 8006f18:	f023 0204 	bic.w	r2, r3, #4
 8006f1c:	6022      	str	r2, [r4, #0]
 8006f1e:	f04f 0900 	mov.w	r9, #0
 8006f22:	9700      	str	r7, [sp, #0]
 8006f24:	4633      	mov	r3, r6
 8006f26:	aa0b      	add	r2, sp, #44	; 0x2c
 8006f28:	4621      	mov	r1, r4
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	f000 f9d8 	bl	80072e0 <_printf_common>
 8006f30:	3001      	adds	r0, #1
 8006f32:	f040 8090 	bne.w	8007056 <_printf_float+0x1e2>
 8006f36:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3a:	b00d      	add	sp, #52	; 0x34
 8006f3c:	ecbd 8b02 	vpop	{d8}
 8006f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	4642      	mov	r2, r8
 8006f46:	464b      	mov	r3, r9
 8006f48:	4640      	mov	r0, r8
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	f7f9 fdf6 	bl	8000b3c <__aeabi_dcmpun>
 8006f50:	b140      	cbz	r0, 8006f64 <_printf_float+0xf0>
 8006f52:	464b      	mov	r3, r9
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	bfbc      	itt	lt
 8006f58:	232d      	movlt	r3, #45	; 0x2d
 8006f5a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006f5e:	487f      	ldr	r0, [pc, #508]	; (800715c <_printf_float+0x2e8>)
 8006f60:	4b7f      	ldr	r3, [pc, #508]	; (8007160 <_printf_float+0x2ec>)
 8006f62:	e7d1      	b.n	8006f08 <_printf_float+0x94>
 8006f64:	6863      	ldr	r3, [r4, #4]
 8006f66:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006f6a:	9206      	str	r2, [sp, #24]
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	d13f      	bne.n	8006ff0 <_printf_float+0x17c>
 8006f70:	2306      	movs	r3, #6
 8006f72:	6063      	str	r3, [r4, #4]
 8006f74:	9b05      	ldr	r3, [sp, #20]
 8006f76:	6861      	ldr	r1, [r4, #4]
 8006f78:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9303      	str	r3, [sp, #12]
 8006f80:	ab0a      	add	r3, sp, #40	; 0x28
 8006f82:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006f86:	ab09      	add	r3, sp, #36	; 0x24
 8006f88:	ec49 8b10 	vmov	d0, r8, r9
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	6022      	str	r2, [r4, #0]
 8006f90:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f94:	4628      	mov	r0, r5
 8006f96:	f7ff fecd 	bl	8006d34 <__cvt>
 8006f9a:	9b06      	ldr	r3, [sp, #24]
 8006f9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f9e:	2b47      	cmp	r3, #71	; 0x47
 8006fa0:	4680      	mov	r8, r0
 8006fa2:	d108      	bne.n	8006fb6 <_printf_float+0x142>
 8006fa4:	1cc8      	adds	r0, r1, #3
 8006fa6:	db02      	blt.n	8006fae <_printf_float+0x13a>
 8006fa8:	6863      	ldr	r3, [r4, #4]
 8006faa:	4299      	cmp	r1, r3
 8006fac:	dd41      	ble.n	8007032 <_printf_float+0x1be>
 8006fae:	f1ab 0b02 	sub.w	fp, fp, #2
 8006fb2:	fa5f fb8b 	uxtb.w	fp, fp
 8006fb6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006fba:	d820      	bhi.n	8006ffe <_printf_float+0x18a>
 8006fbc:	3901      	subs	r1, #1
 8006fbe:	465a      	mov	r2, fp
 8006fc0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006fc4:	9109      	str	r1, [sp, #36]	; 0x24
 8006fc6:	f7ff ff17 	bl	8006df8 <__exponent>
 8006fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fcc:	1813      	adds	r3, r2, r0
 8006fce:	2a01      	cmp	r2, #1
 8006fd0:	4681      	mov	r9, r0
 8006fd2:	6123      	str	r3, [r4, #16]
 8006fd4:	dc02      	bgt.n	8006fdc <_printf_float+0x168>
 8006fd6:	6822      	ldr	r2, [r4, #0]
 8006fd8:	07d2      	lsls	r2, r2, #31
 8006fda:	d501      	bpl.n	8006fe0 <_printf_float+0x16c>
 8006fdc:	3301      	adds	r3, #1
 8006fde:	6123      	str	r3, [r4, #16]
 8006fe0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d09c      	beq.n	8006f22 <_printf_float+0xae>
 8006fe8:	232d      	movs	r3, #45	; 0x2d
 8006fea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fee:	e798      	b.n	8006f22 <_printf_float+0xae>
 8006ff0:	9a06      	ldr	r2, [sp, #24]
 8006ff2:	2a47      	cmp	r2, #71	; 0x47
 8006ff4:	d1be      	bne.n	8006f74 <_printf_float+0x100>
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1bc      	bne.n	8006f74 <_printf_float+0x100>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e7b9      	b.n	8006f72 <_printf_float+0xfe>
 8006ffe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007002:	d118      	bne.n	8007036 <_printf_float+0x1c2>
 8007004:	2900      	cmp	r1, #0
 8007006:	6863      	ldr	r3, [r4, #4]
 8007008:	dd0b      	ble.n	8007022 <_printf_float+0x1ae>
 800700a:	6121      	str	r1, [r4, #16]
 800700c:	b913      	cbnz	r3, 8007014 <_printf_float+0x1a0>
 800700e:	6822      	ldr	r2, [r4, #0]
 8007010:	07d0      	lsls	r0, r2, #31
 8007012:	d502      	bpl.n	800701a <_printf_float+0x1a6>
 8007014:	3301      	adds	r3, #1
 8007016:	440b      	add	r3, r1
 8007018:	6123      	str	r3, [r4, #16]
 800701a:	65a1      	str	r1, [r4, #88]	; 0x58
 800701c:	f04f 0900 	mov.w	r9, #0
 8007020:	e7de      	b.n	8006fe0 <_printf_float+0x16c>
 8007022:	b913      	cbnz	r3, 800702a <_printf_float+0x1b6>
 8007024:	6822      	ldr	r2, [r4, #0]
 8007026:	07d2      	lsls	r2, r2, #31
 8007028:	d501      	bpl.n	800702e <_printf_float+0x1ba>
 800702a:	3302      	adds	r3, #2
 800702c:	e7f4      	b.n	8007018 <_printf_float+0x1a4>
 800702e:	2301      	movs	r3, #1
 8007030:	e7f2      	b.n	8007018 <_printf_float+0x1a4>
 8007032:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007038:	4299      	cmp	r1, r3
 800703a:	db05      	blt.n	8007048 <_printf_float+0x1d4>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	6121      	str	r1, [r4, #16]
 8007040:	07d8      	lsls	r0, r3, #31
 8007042:	d5ea      	bpl.n	800701a <_printf_float+0x1a6>
 8007044:	1c4b      	adds	r3, r1, #1
 8007046:	e7e7      	b.n	8007018 <_printf_float+0x1a4>
 8007048:	2900      	cmp	r1, #0
 800704a:	bfd4      	ite	le
 800704c:	f1c1 0202 	rsble	r2, r1, #2
 8007050:	2201      	movgt	r2, #1
 8007052:	4413      	add	r3, r2
 8007054:	e7e0      	b.n	8007018 <_printf_float+0x1a4>
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	055a      	lsls	r2, r3, #21
 800705a:	d407      	bmi.n	800706c <_printf_float+0x1f8>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	4642      	mov	r2, r8
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	d12c      	bne.n	80070c4 <_printf_float+0x250>
 800706a:	e764      	b.n	8006f36 <_printf_float+0xc2>
 800706c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007070:	f240 80e0 	bls.w	8007234 <_printf_float+0x3c0>
 8007074:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007078:	2200      	movs	r2, #0
 800707a:	2300      	movs	r3, #0
 800707c:	f7f9 fd2c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007080:	2800      	cmp	r0, #0
 8007082:	d034      	beq.n	80070ee <_printf_float+0x27a>
 8007084:	4a37      	ldr	r2, [pc, #220]	; (8007164 <_printf_float+0x2f0>)
 8007086:	2301      	movs	r3, #1
 8007088:	4631      	mov	r1, r6
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	f43f af51 	beq.w	8006f36 <_printf_float+0xc2>
 8007094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007098:	429a      	cmp	r2, r3
 800709a:	db02      	blt.n	80070a2 <_printf_float+0x22e>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	07d8      	lsls	r0, r3, #31
 80070a0:	d510      	bpl.n	80070c4 <_printf_float+0x250>
 80070a2:	ee18 3a10 	vmov	r3, s16
 80070a6:	4652      	mov	r2, sl
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f af41 	beq.w	8006f36 <_printf_float+0xc2>
 80070b4:	f04f 0800 	mov.w	r8, #0
 80070b8:	f104 091a 	add.w	r9, r4, #26
 80070bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070be:	3b01      	subs	r3, #1
 80070c0:	4543      	cmp	r3, r8
 80070c2:	dc09      	bgt.n	80070d8 <_printf_float+0x264>
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	079b      	lsls	r3, r3, #30
 80070c8:	f100 8105 	bmi.w	80072d6 <_printf_float+0x462>
 80070cc:	68e0      	ldr	r0, [r4, #12]
 80070ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070d0:	4298      	cmp	r0, r3
 80070d2:	bfb8      	it	lt
 80070d4:	4618      	movlt	r0, r3
 80070d6:	e730      	b.n	8006f3a <_printf_float+0xc6>
 80070d8:	2301      	movs	r3, #1
 80070da:	464a      	mov	r2, r9
 80070dc:	4631      	mov	r1, r6
 80070de:	4628      	mov	r0, r5
 80070e0:	47b8      	blx	r7
 80070e2:	3001      	adds	r0, #1
 80070e4:	f43f af27 	beq.w	8006f36 <_printf_float+0xc2>
 80070e8:	f108 0801 	add.w	r8, r8, #1
 80070ec:	e7e6      	b.n	80070bc <_printf_float+0x248>
 80070ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	dc39      	bgt.n	8007168 <_printf_float+0x2f4>
 80070f4:	4a1b      	ldr	r2, [pc, #108]	; (8007164 <_printf_float+0x2f0>)
 80070f6:	2301      	movs	r3, #1
 80070f8:	4631      	mov	r1, r6
 80070fa:	4628      	mov	r0, r5
 80070fc:	47b8      	blx	r7
 80070fe:	3001      	adds	r0, #1
 8007100:	f43f af19 	beq.w	8006f36 <_printf_float+0xc2>
 8007104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007108:	4313      	orrs	r3, r2
 800710a:	d102      	bne.n	8007112 <_printf_float+0x29e>
 800710c:	6823      	ldr	r3, [r4, #0]
 800710e:	07d9      	lsls	r1, r3, #31
 8007110:	d5d8      	bpl.n	80070c4 <_printf_float+0x250>
 8007112:	ee18 3a10 	vmov	r3, s16
 8007116:	4652      	mov	r2, sl
 8007118:	4631      	mov	r1, r6
 800711a:	4628      	mov	r0, r5
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f af09 	beq.w	8006f36 <_printf_float+0xc2>
 8007124:	f04f 0900 	mov.w	r9, #0
 8007128:	f104 0a1a 	add.w	sl, r4, #26
 800712c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800712e:	425b      	negs	r3, r3
 8007130:	454b      	cmp	r3, r9
 8007132:	dc01      	bgt.n	8007138 <_printf_float+0x2c4>
 8007134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007136:	e792      	b.n	800705e <_printf_float+0x1ea>
 8007138:	2301      	movs	r3, #1
 800713a:	4652      	mov	r2, sl
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	f43f aef7 	beq.w	8006f36 <_printf_float+0xc2>
 8007148:	f109 0901 	add.w	r9, r9, #1
 800714c:	e7ee      	b.n	800712c <_printf_float+0x2b8>
 800714e:	bf00      	nop
 8007150:	7fefffff 	.word	0x7fefffff
 8007154:	0800a060 	.word	0x0800a060
 8007158:	0800a064 	.word	0x0800a064
 800715c:	0800a06c 	.word	0x0800a06c
 8007160:	0800a068 	.word	0x0800a068
 8007164:	0800a070 	.word	0x0800a070
 8007168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800716a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800716c:	429a      	cmp	r2, r3
 800716e:	bfa8      	it	ge
 8007170:	461a      	movge	r2, r3
 8007172:	2a00      	cmp	r2, #0
 8007174:	4691      	mov	r9, r2
 8007176:	dc37      	bgt.n	80071e8 <_printf_float+0x374>
 8007178:	f04f 0b00 	mov.w	fp, #0
 800717c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007180:	f104 021a 	add.w	r2, r4, #26
 8007184:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007186:	9305      	str	r3, [sp, #20]
 8007188:	eba3 0309 	sub.w	r3, r3, r9
 800718c:	455b      	cmp	r3, fp
 800718e:	dc33      	bgt.n	80071f8 <_printf_float+0x384>
 8007190:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007194:	429a      	cmp	r2, r3
 8007196:	db3b      	blt.n	8007210 <_printf_float+0x39c>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d438      	bmi.n	8007210 <_printf_float+0x39c>
 800719e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071a0:	9a05      	ldr	r2, [sp, #20]
 80071a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071a4:	1a9a      	subs	r2, r3, r2
 80071a6:	eba3 0901 	sub.w	r9, r3, r1
 80071aa:	4591      	cmp	r9, r2
 80071ac:	bfa8      	it	ge
 80071ae:	4691      	movge	r9, r2
 80071b0:	f1b9 0f00 	cmp.w	r9, #0
 80071b4:	dc35      	bgt.n	8007222 <_printf_float+0x3ae>
 80071b6:	f04f 0800 	mov.w	r8, #0
 80071ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071be:	f104 0a1a 	add.w	sl, r4, #26
 80071c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071c6:	1a9b      	subs	r3, r3, r2
 80071c8:	eba3 0309 	sub.w	r3, r3, r9
 80071cc:	4543      	cmp	r3, r8
 80071ce:	f77f af79 	ble.w	80070c4 <_printf_float+0x250>
 80071d2:	2301      	movs	r3, #1
 80071d4:	4652      	mov	r2, sl
 80071d6:	4631      	mov	r1, r6
 80071d8:	4628      	mov	r0, r5
 80071da:	47b8      	blx	r7
 80071dc:	3001      	adds	r0, #1
 80071de:	f43f aeaa 	beq.w	8006f36 <_printf_float+0xc2>
 80071e2:	f108 0801 	add.w	r8, r8, #1
 80071e6:	e7ec      	b.n	80071c2 <_printf_float+0x34e>
 80071e8:	4613      	mov	r3, r2
 80071ea:	4631      	mov	r1, r6
 80071ec:	4642      	mov	r2, r8
 80071ee:	4628      	mov	r0, r5
 80071f0:	47b8      	blx	r7
 80071f2:	3001      	adds	r0, #1
 80071f4:	d1c0      	bne.n	8007178 <_printf_float+0x304>
 80071f6:	e69e      	b.n	8006f36 <_printf_float+0xc2>
 80071f8:	2301      	movs	r3, #1
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	9205      	str	r2, [sp, #20]
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f ae97 	beq.w	8006f36 <_printf_float+0xc2>
 8007208:	9a05      	ldr	r2, [sp, #20]
 800720a:	f10b 0b01 	add.w	fp, fp, #1
 800720e:	e7b9      	b.n	8007184 <_printf_float+0x310>
 8007210:	ee18 3a10 	vmov	r3, s16
 8007214:	4652      	mov	r2, sl
 8007216:	4631      	mov	r1, r6
 8007218:	4628      	mov	r0, r5
 800721a:	47b8      	blx	r7
 800721c:	3001      	adds	r0, #1
 800721e:	d1be      	bne.n	800719e <_printf_float+0x32a>
 8007220:	e689      	b.n	8006f36 <_printf_float+0xc2>
 8007222:	9a05      	ldr	r2, [sp, #20]
 8007224:	464b      	mov	r3, r9
 8007226:	4442      	add	r2, r8
 8007228:	4631      	mov	r1, r6
 800722a:	4628      	mov	r0, r5
 800722c:	47b8      	blx	r7
 800722e:	3001      	adds	r0, #1
 8007230:	d1c1      	bne.n	80071b6 <_printf_float+0x342>
 8007232:	e680      	b.n	8006f36 <_printf_float+0xc2>
 8007234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007236:	2a01      	cmp	r2, #1
 8007238:	dc01      	bgt.n	800723e <_printf_float+0x3ca>
 800723a:	07db      	lsls	r3, r3, #31
 800723c:	d538      	bpl.n	80072b0 <_printf_float+0x43c>
 800723e:	2301      	movs	r3, #1
 8007240:	4642      	mov	r2, r8
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f ae74 	beq.w	8006f36 <_printf_float+0xc2>
 800724e:	ee18 3a10 	vmov	r3, s16
 8007252:	4652      	mov	r2, sl
 8007254:	4631      	mov	r1, r6
 8007256:	4628      	mov	r0, r5
 8007258:	47b8      	blx	r7
 800725a:	3001      	adds	r0, #1
 800725c:	f43f ae6b 	beq.w	8006f36 <_printf_float+0xc2>
 8007260:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007264:	2200      	movs	r2, #0
 8007266:	2300      	movs	r3, #0
 8007268:	f7f9 fc36 	bl	8000ad8 <__aeabi_dcmpeq>
 800726c:	b9d8      	cbnz	r0, 80072a6 <_printf_float+0x432>
 800726e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007270:	f108 0201 	add.w	r2, r8, #1
 8007274:	3b01      	subs	r3, #1
 8007276:	4631      	mov	r1, r6
 8007278:	4628      	mov	r0, r5
 800727a:	47b8      	blx	r7
 800727c:	3001      	adds	r0, #1
 800727e:	d10e      	bne.n	800729e <_printf_float+0x42a>
 8007280:	e659      	b.n	8006f36 <_printf_float+0xc2>
 8007282:	2301      	movs	r3, #1
 8007284:	4652      	mov	r2, sl
 8007286:	4631      	mov	r1, r6
 8007288:	4628      	mov	r0, r5
 800728a:	47b8      	blx	r7
 800728c:	3001      	adds	r0, #1
 800728e:	f43f ae52 	beq.w	8006f36 <_printf_float+0xc2>
 8007292:	f108 0801 	add.w	r8, r8, #1
 8007296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007298:	3b01      	subs	r3, #1
 800729a:	4543      	cmp	r3, r8
 800729c:	dcf1      	bgt.n	8007282 <_printf_float+0x40e>
 800729e:	464b      	mov	r3, r9
 80072a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80072a4:	e6dc      	b.n	8007060 <_printf_float+0x1ec>
 80072a6:	f04f 0800 	mov.w	r8, #0
 80072aa:	f104 0a1a 	add.w	sl, r4, #26
 80072ae:	e7f2      	b.n	8007296 <_printf_float+0x422>
 80072b0:	2301      	movs	r3, #1
 80072b2:	4642      	mov	r2, r8
 80072b4:	e7df      	b.n	8007276 <_printf_float+0x402>
 80072b6:	2301      	movs	r3, #1
 80072b8:	464a      	mov	r2, r9
 80072ba:	4631      	mov	r1, r6
 80072bc:	4628      	mov	r0, r5
 80072be:	47b8      	blx	r7
 80072c0:	3001      	adds	r0, #1
 80072c2:	f43f ae38 	beq.w	8006f36 <_printf_float+0xc2>
 80072c6:	f108 0801 	add.w	r8, r8, #1
 80072ca:	68e3      	ldr	r3, [r4, #12]
 80072cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072ce:	1a5b      	subs	r3, r3, r1
 80072d0:	4543      	cmp	r3, r8
 80072d2:	dcf0      	bgt.n	80072b6 <_printf_float+0x442>
 80072d4:	e6fa      	b.n	80070cc <_printf_float+0x258>
 80072d6:	f04f 0800 	mov.w	r8, #0
 80072da:	f104 0919 	add.w	r9, r4, #25
 80072de:	e7f4      	b.n	80072ca <_printf_float+0x456>

080072e0 <_printf_common>:
 80072e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e4:	4616      	mov	r6, r2
 80072e6:	4699      	mov	r9, r3
 80072e8:	688a      	ldr	r2, [r1, #8]
 80072ea:	690b      	ldr	r3, [r1, #16]
 80072ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80072f0:	4293      	cmp	r3, r2
 80072f2:	bfb8      	it	lt
 80072f4:	4613      	movlt	r3, r2
 80072f6:	6033      	str	r3, [r6, #0]
 80072f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80072fc:	4607      	mov	r7, r0
 80072fe:	460c      	mov	r4, r1
 8007300:	b10a      	cbz	r2, 8007306 <_printf_common+0x26>
 8007302:	3301      	adds	r3, #1
 8007304:	6033      	str	r3, [r6, #0]
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	0699      	lsls	r1, r3, #26
 800730a:	bf42      	ittt	mi
 800730c:	6833      	ldrmi	r3, [r6, #0]
 800730e:	3302      	addmi	r3, #2
 8007310:	6033      	strmi	r3, [r6, #0]
 8007312:	6825      	ldr	r5, [r4, #0]
 8007314:	f015 0506 	ands.w	r5, r5, #6
 8007318:	d106      	bne.n	8007328 <_printf_common+0x48>
 800731a:	f104 0a19 	add.w	sl, r4, #25
 800731e:	68e3      	ldr	r3, [r4, #12]
 8007320:	6832      	ldr	r2, [r6, #0]
 8007322:	1a9b      	subs	r3, r3, r2
 8007324:	42ab      	cmp	r3, r5
 8007326:	dc26      	bgt.n	8007376 <_printf_common+0x96>
 8007328:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800732c:	1e13      	subs	r3, r2, #0
 800732e:	6822      	ldr	r2, [r4, #0]
 8007330:	bf18      	it	ne
 8007332:	2301      	movne	r3, #1
 8007334:	0692      	lsls	r2, r2, #26
 8007336:	d42b      	bmi.n	8007390 <_printf_common+0xb0>
 8007338:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800733c:	4649      	mov	r1, r9
 800733e:	4638      	mov	r0, r7
 8007340:	47c0      	blx	r8
 8007342:	3001      	adds	r0, #1
 8007344:	d01e      	beq.n	8007384 <_printf_common+0xa4>
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	68e5      	ldr	r5, [r4, #12]
 800734a:	6832      	ldr	r2, [r6, #0]
 800734c:	f003 0306 	and.w	r3, r3, #6
 8007350:	2b04      	cmp	r3, #4
 8007352:	bf08      	it	eq
 8007354:	1aad      	subeq	r5, r5, r2
 8007356:	68a3      	ldr	r3, [r4, #8]
 8007358:	6922      	ldr	r2, [r4, #16]
 800735a:	bf0c      	ite	eq
 800735c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007360:	2500      	movne	r5, #0
 8007362:	4293      	cmp	r3, r2
 8007364:	bfc4      	itt	gt
 8007366:	1a9b      	subgt	r3, r3, r2
 8007368:	18ed      	addgt	r5, r5, r3
 800736a:	2600      	movs	r6, #0
 800736c:	341a      	adds	r4, #26
 800736e:	42b5      	cmp	r5, r6
 8007370:	d11a      	bne.n	80073a8 <_printf_common+0xc8>
 8007372:	2000      	movs	r0, #0
 8007374:	e008      	b.n	8007388 <_printf_common+0xa8>
 8007376:	2301      	movs	r3, #1
 8007378:	4652      	mov	r2, sl
 800737a:	4649      	mov	r1, r9
 800737c:	4638      	mov	r0, r7
 800737e:	47c0      	blx	r8
 8007380:	3001      	adds	r0, #1
 8007382:	d103      	bne.n	800738c <_printf_common+0xac>
 8007384:	f04f 30ff 	mov.w	r0, #4294967295
 8007388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738c:	3501      	adds	r5, #1
 800738e:	e7c6      	b.n	800731e <_printf_common+0x3e>
 8007390:	18e1      	adds	r1, r4, r3
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	2030      	movs	r0, #48	; 0x30
 8007396:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800739a:	4422      	add	r2, r4
 800739c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80073a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80073a4:	3302      	adds	r3, #2
 80073a6:	e7c7      	b.n	8007338 <_printf_common+0x58>
 80073a8:	2301      	movs	r3, #1
 80073aa:	4622      	mov	r2, r4
 80073ac:	4649      	mov	r1, r9
 80073ae:	4638      	mov	r0, r7
 80073b0:	47c0      	blx	r8
 80073b2:	3001      	adds	r0, #1
 80073b4:	d0e6      	beq.n	8007384 <_printf_common+0xa4>
 80073b6:	3601      	adds	r6, #1
 80073b8:	e7d9      	b.n	800736e <_printf_common+0x8e>
	...

080073bc <_printf_i>:
 80073bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073c0:	7e0f      	ldrb	r7, [r1, #24]
 80073c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073c4:	2f78      	cmp	r7, #120	; 0x78
 80073c6:	4691      	mov	r9, r2
 80073c8:	4680      	mov	r8, r0
 80073ca:	460c      	mov	r4, r1
 80073cc:	469a      	mov	sl, r3
 80073ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80073d2:	d807      	bhi.n	80073e4 <_printf_i+0x28>
 80073d4:	2f62      	cmp	r7, #98	; 0x62
 80073d6:	d80a      	bhi.n	80073ee <_printf_i+0x32>
 80073d8:	2f00      	cmp	r7, #0
 80073da:	f000 80d8 	beq.w	800758e <_printf_i+0x1d2>
 80073de:	2f58      	cmp	r7, #88	; 0x58
 80073e0:	f000 80a3 	beq.w	800752a <_printf_i+0x16e>
 80073e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80073ec:	e03a      	b.n	8007464 <_printf_i+0xa8>
 80073ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80073f2:	2b15      	cmp	r3, #21
 80073f4:	d8f6      	bhi.n	80073e4 <_printf_i+0x28>
 80073f6:	a101      	add	r1, pc, #4	; (adr r1, 80073fc <_printf_i+0x40>)
 80073f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073fc:	08007455 	.word	0x08007455
 8007400:	08007469 	.word	0x08007469
 8007404:	080073e5 	.word	0x080073e5
 8007408:	080073e5 	.word	0x080073e5
 800740c:	080073e5 	.word	0x080073e5
 8007410:	080073e5 	.word	0x080073e5
 8007414:	08007469 	.word	0x08007469
 8007418:	080073e5 	.word	0x080073e5
 800741c:	080073e5 	.word	0x080073e5
 8007420:	080073e5 	.word	0x080073e5
 8007424:	080073e5 	.word	0x080073e5
 8007428:	08007575 	.word	0x08007575
 800742c:	08007499 	.word	0x08007499
 8007430:	08007557 	.word	0x08007557
 8007434:	080073e5 	.word	0x080073e5
 8007438:	080073e5 	.word	0x080073e5
 800743c:	08007597 	.word	0x08007597
 8007440:	080073e5 	.word	0x080073e5
 8007444:	08007499 	.word	0x08007499
 8007448:	080073e5 	.word	0x080073e5
 800744c:	080073e5 	.word	0x080073e5
 8007450:	0800755f 	.word	0x0800755f
 8007454:	682b      	ldr	r3, [r5, #0]
 8007456:	1d1a      	adds	r2, r3, #4
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	602a      	str	r2, [r5, #0]
 800745c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007460:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007464:	2301      	movs	r3, #1
 8007466:	e0a3      	b.n	80075b0 <_printf_i+0x1f4>
 8007468:	6820      	ldr	r0, [r4, #0]
 800746a:	6829      	ldr	r1, [r5, #0]
 800746c:	0606      	lsls	r6, r0, #24
 800746e:	f101 0304 	add.w	r3, r1, #4
 8007472:	d50a      	bpl.n	800748a <_printf_i+0xce>
 8007474:	680e      	ldr	r6, [r1, #0]
 8007476:	602b      	str	r3, [r5, #0]
 8007478:	2e00      	cmp	r6, #0
 800747a:	da03      	bge.n	8007484 <_printf_i+0xc8>
 800747c:	232d      	movs	r3, #45	; 0x2d
 800747e:	4276      	negs	r6, r6
 8007480:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007484:	485e      	ldr	r0, [pc, #376]	; (8007600 <_printf_i+0x244>)
 8007486:	230a      	movs	r3, #10
 8007488:	e019      	b.n	80074be <_printf_i+0x102>
 800748a:	680e      	ldr	r6, [r1, #0]
 800748c:	602b      	str	r3, [r5, #0]
 800748e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007492:	bf18      	it	ne
 8007494:	b236      	sxthne	r6, r6
 8007496:	e7ef      	b.n	8007478 <_printf_i+0xbc>
 8007498:	682b      	ldr	r3, [r5, #0]
 800749a:	6820      	ldr	r0, [r4, #0]
 800749c:	1d19      	adds	r1, r3, #4
 800749e:	6029      	str	r1, [r5, #0]
 80074a0:	0601      	lsls	r1, r0, #24
 80074a2:	d501      	bpl.n	80074a8 <_printf_i+0xec>
 80074a4:	681e      	ldr	r6, [r3, #0]
 80074a6:	e002      	b.n	80074ae <_printf_i+0xf2>
 80074a8:	0646      	lsls	r6, r0, #25
 80074aa:	d5fb      	bpl.n	80074a4 <_printf_i+0xe8>
 80074ac:	881e      	ldrh	r6, [r3, #0]
 80074ae:	4854      	ldr	r0, [pc, #336]	; (8007600 <_printf_i+0x244>)
 80074b0:	2f6f      	cmp	r7, #111	; 0x6f
 80074b2:	bf0c      	ite	eq
 80074b4:	2308      	moveq	r3, #8
 80074b6:	230a      	movne	r3, #10
 80074b8:	2100      	movs	r1, #0
 80074ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80074be:	6865      	ldr	r5, [r4, #4]
 80074c0:	60a5      	str	r5, [r4, #8]
 80074c2:	2d00      	cmp	r5, #0
 80074c4:	bfa2      	ittt	ge
 80074c6:	6821      	ldrge	r1, [r4, #0]
 80074c8:	f021 0104 	bicge.w	r1, r1, #4
 80074cc:	6021      	strge	r1, [r4, #0]
 80074ce:	b90e      	cbnz	r6, 80074d4 <_printf_i+0x118>
 80074d0:	2d00      	cmp	r5, #0
 80074d2:	d04d      	beq.n	8007570 <_printf_i+0x1b4>
 80074d4:	4615      	mov	r5, r2
 80074d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80074da:	fb03 6711 	mls	r7, r3, r1, r6
 80074de:	5dc7      	ldrb	r7, [r0, r7]
 80074e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80074e4:	4637      	mov	r7, r6
 80074e6:	42bb      	cmp	r3, r7
 80074e8:	460e      	mov	r6, r1
 80074ea:	d9f4      	bls.n	80074d6 <_printf_i+0x11a>
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d10b      	bne.n	8007508 <_printf_i+0x14c>
 80074f0:	6823      	ldr	r3, [r4, #0]
 80074f2:	07de      	lsls	r6, r3, #31
 80074f4:	d508      	bpl.n	8007508 <_printf_i+0x14c>
 80074f6:	6923      	ldr	r3, [r4, #16]
 80074f8:	6861      	ldr	r1, [r4, #4]
 80074fa:	4299      	cmp	r1, r3
 80074fc:	bfde      	ittt	le
 80074fe:	2330      	movle	r3, #48	; 0x30
 8007500:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007504:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007508:	1b52      	subs	r2, r2, r5
 800750a:	6122      	str	r2, [r4, #16]
 800750c:	f8cd a000 	str.w	sl, [sp]
 8007510:	464b      	mov	r3, r9
 8007512:	aa03      	add	r2, sp, #12
 8007514:	4621      	mov	r1, r4
 8007516:	4640      	mov	r0, r8
 8007518:	f7ff fee2 	bl	80072e0 <_printf_common>
 800751c:	3001      	adds	r0, #1
 800751e:	d14c      	bne.n	80075ba <_printf_i+0x1fe>
 8007520:	f04f 30ff 	mov.w	r0, #4294967295
 8007524:	b004      	add	sp, #16
 8007526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800752a:	4835      	ldr	r0, [pc, #212]	; (8007600 <_printf_i+0x244>)
 800752c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007530:	6829      	ldr	r1, [r5, #0]
 8007532:	6823      	ldr	r3, [r4, #0]
 8007534:	f851 6b04 	ldr.w	r6, [r1], #4
 8007538:	6029      	str	r1, [r5, #0]
 800753a:	061d      	lsls	r5, r3, #24
 800753c:	d514      	bpl.n	8007568 <_printf_i+0x1ac>
 800753e:	07df      	lsls	r7, r3, #31
 8007540:	bf44      	itt	mi
 8007542:	f043 0320 	orrmi.w	r3, r3, #32
 8007546:	6023      	strmi	r3, [r4, #0]
 8007548:	b91e      	cbnz	r6, 8007552 <_printf_i+0x196>
 800754a:	6823      	ldr	r3, [r4, #0]
 800754c:	f023 0320 	bic.w	r3, r3, #32
 8007550:	6023      	str	r3, [r4, #0]
 8007552:	2310      	movs	r3, #16
 8007554:	e7b0      	b.n	80074b8 <_printf_i+0xfc>
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	f043 0320 	orr.w	r3, r3, #32
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	2378      	movs	r3, #120	; 0x78
 8007560:	4828      	ldr	r0, [pc, #160]	; (8007604 <_printf_i+0x248>)
 8007562:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007566:	e7e3      	b.n	8007530 <_printf_i+0x174>
 8007568:	0659      	lsls	r1, r3, #25
 800756a:	bf48      	it	mi
 800756c:	b2b6      	uxthmi	r6, r6
 800756e:	e7e6      	b.n	800753e <_printf_i+0x182>
 8007570:	4615      	mov	r5, r2
 8007572:	e7bb      	b.n	80074ec <_printf_i+0x130>
 8007574:	682b      	ldr	r3, [r5, #0]
 8007576:	6826      	ldr	r6, [r4, #0]
 8007578:	6961      	ldr	r1, [r4, #20]
 800757a:	1d18      	adds	r0, r3, #4
 800757c:	6028      	str	r0, [r5, #0]
 800757e:	0635      	lsls	r5, r6, #24
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	d501      	bpl.n	8007588 <_printf_i+0x1cc>
 8007584:	6019      	str	r1, [r3, #0]
 8007586:	e002      	b.n	800758e <_printf_i+0x1d2>
 8007588:	0670      	lsls	r0, r6, #25
 800758a:	d5fb      	bpl.n	8007584 <_printf_i+0x1c8>
 800758c:	8019      	strh	r1, [r3, #0]
 800758e:	2300      	movs	r3, #0
 8007590:	6123      	str	r3, [r4, #16]
 8007592:	4615      	mov	r5, r2
 8007594:	e7ba      	b.n	800750c <_printf_i+0x150>
 8007596:	682b      	ldr	r3, [r5, #0]
 8007598:	1d1a      	adds	r2, r3, #4
 800759a:	602a      	str	r2, [r5, #0]
 800759c:	681d      	ldr	r5, [r3, #0]
 800759e:	6862      	ldr	r2, [r4, #4]
 80075a0:	2100      	movs	r1, #0
 80075a2:	4628      	mov	r0, r5
 80075a4:	f7f8 fe24 	bl	80001f0 <memchr>
 80075a8:	b108      	cbz	r0, 80075ae <_printf_i+0x1f2>
 80075aa:	1b40      	subs	r0, r0, r5
 80075ac:	6060      	str	r0, [r4, #4]
 80075ae:	6863      	ldr	r3, [r4, #4]
 80075b0:	6123      	str	r3, [r4, #16]
 80075b2:	2300      	movs	r3, #0
 80075b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075b8:	e7a8      	b.n	800750c <_printf_i+0x150>
 80075ba:	6923      	ldr	r3, [r4, #16]
 80075bc:	462a      	mov	r2, r5
 80075be:	4649      	mov	r1, r9
 80075c0:	4640      	mov	r0, r8
 80075c2:	47d0      	blx	sl
 80075c4:	3001      	adds	r0, #1
 80075c6:	d0ab      	beq.n	8007520 <_printf_i+0x164>
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	079b      	lsls	r3, r3, #30
 80075cc:	d413      	bmi.n	80075f6 <_printf_i+0x23a>
 80075ce:	68e0      	ldr	r0, [r4, #12]
 80075d0:	9b03      	ldr	r3, [sp, #12]
 80075d2:	4298      	cmp	r0, r3
 80075d4:	bfb8      	it	lt
 80075d6:	4618      	movlt	r0, r3
 80075d8:	e7a4      	b.n	8007524 <_printf_i+0x168>
 80075da:	2301      	movs	r3, #1
 80075dc:	4632      	mov	r2, r6
 80075de:	4649      	mov	r1, r9
 80075e0:	4640      	mov	r0, r8
 80075e2:	47d0      	blx	sl
 80075e4:	3001      	adds	r0, #1
 80075e6:	d09b      	beq.n	8007520 <_printf_i+0x164>
 80075e8:	3501      	adds	r5, #1
 80075ea:	68e3      	ldr	r3, [r4, #12]
 80075ec:	9903      	ldr	r1, [sp, #12]
 80075ee:	1a5b      	subs	r3, r3, r1
 80075f0:	42ab      	cmp	r3, r5
 80075f2:	dcf2      	bgt.n	80075da <_printf_i+0x21e>
 80075f4:	e7eb      	b.n	80075ce <_printf_i+0x212>
 80075f6:	2500      	movs	r5, #0
 80075f8:	f104 0619 	add.w	r6, r4, #25
 80075fc:	e7f5      	b.n	80075ea <_printf_i+0x22e>
 80075fe:	bf00      	nop
 8007600:	0800a072 	.word	0x0800a072
 8007604:	0800a083 	.word	0x0800a083

08007608 <iprintf>:
 8007608:	b40f      	push	{r0, r1, r2, r3}
 800760a:	4b0a      	ldr	r3, [pc, #40]	; (8007634 <iprintf+0x2c>)
 800760c:	b513      	push	{r0, r1, r4, lr}
 800760e:	681c      	ldr	r4, [r3, #0]
 8007610:	b124      	cbz	r4, 800761c <iprintf+0x14>
 8007612:	69a3      	ldr	r3, [r4, #24]
 8007614:	b913      	cbnz	r3, 800761c <iprintf+0x14>
 8007616:	4620      	mov	r0, r4
 8007618:	f001 f90e 	bl	8008838 <__sinit>
 800761c:	ab05      	add	r3, sp, #20
 800761e:	9a04      	ldr	r2, [sp, #16]
 8007620:	68a1      	ldr	r1, [r4, #8]
 8007622:	9301      	str	r3, [sp, #4]
 8007624:	4620      	mov	r0, r4
 8007626:	f002 f827 	bl	8009678 <_vfiprintf_r>
 800762a:	b002      	add	sp, #8
 800762c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007630:	b004      	add	sp, #16
 8007632:	4770      	bx	lr
 8007634:	20000014 	.word	0x20000014

08007638 <putchar>:
 8007638:	4b09      	ldr	r3, [pc, #36]	; (8007660 <putchar+0x28>)
 800763a:	b513      	push	{r0, r1, r4, lr}
 800763c:	681c      	ldr	r4, [r3, #0]
 800763e:	4601      	mov	r1, r0
 8007640:	b134      	cbz	r4, 8007650 <putchar+0x18>
 8007642:	69a3      	ldr	r3, [r4, #24]
 8007644:	b923      	cbnz	r3, 8007650 <putchar+0x18>
 8007646:	9001      	str	r0, [sp, #4]
 8007648:	4620      	mov	r0, r4
 800764a:	f001 f8f5 	bl	8008838 <__sinit>
 800764e:	9901      	ldr	r1, [sp, #4]
 8007650:	68a2      	ldr	r2, [r4, #8]
 8007652:	4620      	mov	r0, r4
 8007654:	b002      	add	sp, #8
 8007656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800765a:	f002 b93d 	b.w	80098d8 <_putc_r>
 800765e:	bf00      	nop
 8007660:	20000014 	.word	0x20000014

08007664 <_puts_r>:
 8007664:	b570      	push	{r4, r5, r6, lr}
 8007666:	460e      	mov	r6, r1
 8007668:	4605      	mov	r5, r0
 800766a:	b118      	cbz	r0, 8007674 <_puts_r+0x10>
 800766c:	6983      	ldr	r3, [r0, #24]
 800766e:	b90b      	cbnz	r3, 8007674 <_puts_r+0x10>
 8007670:	f001 f8e2 	bl	8008838 <__sinit>
 8007674:	69ab      	ldr	r3, [r5, #24]
 8007676:	68ac      	ldr	r4, [r5, #8]
 8007678:	b913      	cbnz	r3, 8007680 <_puts_r+0x1c>
 800767a:	4628      	mov	r0, r5
 800767c:	f001 f8dc 	bl	8008838 <__sinit>
 8007680:	4b2c      	ldr	r3, [pc, #176]	; (8007734 <_puts_r+0xd0>)
 8007682:	429c      	cmp	r4, r3
 8007684:	d120      	bne.n	80076c8 <_puts_r+0x64>
 8007686:	686c      	ldr	r4, [r5, #4]
 8007688:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800768a:	07db      	lsls	r3, r3, #31
 800768c:	d405      	bmi.n	800769a <_puts_r+0x36>
 800768e:	89a3      	ldrh	r3, [r4, #12]
 8007690:	0598      	lsls	r0, r3, #22
 8007692:	d402      	bmi.n	800769a <_puts_r+0x36>
 8007694:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007696:	f001 f972 	bl	800897e <__retarget_lock_acquire_recursive>
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	0719      	lsls	r1, r3, #28
 800769e:	d51d      	bpl.n	80076dc <_puts_r+0x78>
 80076a0:	6923      	ldr	r3, [r4, #16]
 80076a2:	b1db      	cbz	r3, 80076dc <_puts_r+0x78>
 80076a4:	3e01      	subs	r6, #1
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80076ac:	3b01      	subs	r3, #1
 80076ae:	60a3      	str	r3, [r4, #8]
 80076b0:	bb39      	cbnz	r1, 8007702 <_puts_r+0x9e>
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	da38      	bge.n	8007728 <_puts_r+0xc4>
 80076b6:	4622      	mov	r2, r4
 80076b8:	210a      	movs	r1, #10
 80076ba:	4628      	mov	r0, r5
 80076bc:	f000 f868 	bl	8007790 <__swbuf_r>
 80076c0:	3001      	adds	r0, #1
 80076c2:	d011      	beq.n	80076e8 <_puts_r+0x84>
 80076c4:	250a      	movs	r5, #10
 80076c6:	e011      	b.n	80076ec <_puts_r+0x88>
 80076c8:	4b1b      	ldr	r3, [pc, #108]	; (8007738 <_puts_r+0xd4>)
 80076ca:	429c      	cmp	r4, r3
 80076cc:	d101      	bne.n	80076d2 <_puts_r+0x6e>
 80076ce:	68ac      	ldr	r4, [r5, #8]
 80076d0:	e7da      	b.n	8007688 <_puts_r+0x24>
 80076d2:	4b1a      	ldr	r3, [pc, #104]	; (800773c <_puts_r+0xd8>)
 80076d4:	429c      	cmp	r4, r3
 80076d6:	bf08      	it	eq
 80076d8:	68ec      	ldreq	r4, [r5, #12]
 80076da:	e7d5      	b.n	8007688 <_puts_r+0x24>
 80076dc:	4621      	mov	r1, r4
 80076de:	4628      	mov	r0, r5
 80076e0:	f000 f8a8 	bl	8007834 <__swsetup_r>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	d0dd      	beq.n	80076a4 <_puts_r+0x40>
 80076e8:	f04f 35ff 	mov.w	r5, #4294967295
 80076ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076ee:	07da      	lsls	r2, r3, #31
 80076f0:	d405      	bmi.n	80076fe <_puts_r+0x9a>
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	059b      	lsls	r3, r3, #22
 80076f6:	d402      	bmi.n	80076fe <_puts_r+0x9a>
 80076f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076fa:	f001 f941 	bl	8008980 <__retarget_lock_release_recursive>
 80076fe:	4628      	mov	r0, r5
 8007700:	bd70      	pop	{r4, r5, r6, pc}
 8007702:	2b00      	cmp	r3, #0
 8007704:	da04      	bge.n	8007710 <_puts_r+0xac>
 8007706:	69a2      	ldr	r2, [r4, #24]
 8007708:	429a      	cmp	r2, r3
 800770a:	dc06      	bgt.n	800771a <_puts_r+0xb6>
 800770c:	290a      	cmp	r1, #10
 800770e:	d004      	beq.n	800771a <_puts_r+0xb6>
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	6022      	str	r2, [r4, #0]
 8007716:	7019      	strb	r1, [r3, #0]
 8007718:	e7c5      	b.n	80076a6 <_puts_r+0x42>
 800771a:	4622      	mov	r2, r4
 800771c:	4628      	mov	r0, r5
 800771e:	f000 f837 	bl	8007790 <__swbuf_r>
 8007722:	3001      	adds	r0, #1
 8007724:	d1bf      	bne.n	80076a6 <_puts_r+0x42>
 8007726:	e7df      	b.n	80076e8 <_puts_r+0x84>
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	250a      	movs	r5, #10
 800772c:	1c5a      	adds	r2, r3, #1
 800772e:	6022      	str	r2, [r4, #0]
 8007730:	701d      	strb	r5, [r3, #0]
 8007732:	e7db      	b.n	80076ec <_puts_r+0x88>
 8007734:	0800a144 	.word	0x0800a144
 8007738:	0800a164 	.word	0x0800a164
 800773c:	0800a124 	.word	0x0800a124

08007740 <puts>:
 8007740:	4b02      	ldr	r3, [pc, #8]	; (800774c <puts+0xc>)
 8007742:	4601      	mov	r1, r0
 8007744:	6818      	ldr	r0, [r3, #0]
 8007746:	f7ff bf8d 	b.w	8007664 <_puts_r>
 800774a:	bf00      	nop
 800774c:	20000014 	.word	0x20000014

08007750 <siprintf>:
 8007750:	b40e      	push	{r1, r2, r3}
 8007752:	b500      	push	{lr}
 8007754:	b09c      	sub	sp, #112	; 0x70
 8007756:	ab1d      	add	r3, sp, #116	; 0x74
 8007758:	9002      	str	r0, [sp, #8]
 800775a:	9006      	str	r0, [sp, #24]
 800775c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007760:	4809      	ldr	r0, [pc, #36]	; (8007788 <siprintf+0x38>)
 8007762:	9107      	str	r1, [sp, #28]
 8007764:	9104      	str	r1, [sp, #16]
 8007766:	4909      	ldr	r1, [pc, #36]	; (800778c <siprintf+0x3c>)
 8007768:	f853 2b04 	ldr.w	r2, [r3], #4
 800776c:	9105      	str	r1, [sp, #20]
 800776e:	6800      	ldr	r0, [r0, #0]
 8007770:	9301      	str	r3, [sp, #4]
 8007772:	a902      	add	r1, sp, #8
 8007774:	f001 fe56 	bl	8009424 <_svfiprintf_r>
 8007778:	9b02      	ldr	r3, [sp, #8]
 800777a:	2200      	movs	r2, #0
 800777c:	701a      	strb	r2, [r3, #0]
 800777e:	b01c      	add	sp, #112	; 0x70
 8007780:	f85d eb04 	ldr.w	lr, [sp], #4
 8007784:	b003      	add	sp, #12
 8007786:	4770      	bx	lr
 8007788:	20000014 	.word	0x20000014
 800778c:	ffff0208 	.word	0xffff0208

08007790 <__swbuf_r>:
 8007790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007792:	460e      	mov	r6, r1
 8007794:	4614      	mov	r4, r2
 8007796:	4605      	mov	r5, r0
 8007798:	b118      	cbz	r0, 80077a2 <__swbuf_r+0x12>
 800779a:	6983      	ldr	r3, [r0, #24]
 800779c:	b90b      	cbnz	r3, 80077a2 <__swbuf_r+0x12>
 800779e:	f001 f84b 	bl	8008838 <__sinit>
 80077a2:	4b21      	ldr	r3, [pc, #132]	; (8007828 <__swbuf_r+0x98>)
 80077a4:	429c      	cmp	r4, r3
 80077a6:	d12b      	bne.n	8007800 <__swbuf_r+0x70>
 80077a8:	686c      	ldr	r4, [r5, #4]
 80077aa:	69a3      	ldr	r3, [r4, #24]
 80077ac:	60a3      	str	r3, [r4, #8]
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	071a      	lsls	r2, r3, #28
 80077b2:	d52f      	bpl.n	8007814 <__swbuf_r+0x84>
 80077b4:	6923      	ldr	r3, [r4, #16]
 80077b6:	b36b      	cbz	r3, 8007814 <__swbuf_r+0x84>
 80077b8:	6923      	ldr	r3, [r4, #16]
 80077ba:	6820      	ldr	r0, [r4, #0]
 80077bc:	1ac0      	subs	r0, r0, r3
 80077be:	6963      	ldr	r3, [r4, #20]
 80077c0:	b2f6      	uxtb	r6, r6
 80077c2:	4283      	cmp	r3, r0
 80077c4:	4637      	mov	r7, r6
 80077c6:	dc04      	bgt.n	80077d2 <__swbuf_r+0x42>
 80077c8:	4621      	mov	r1, r4
 80077ca:	4628      	mov	r0, r5
 80077cc:	f000 ffa0 	bl	8008710 <_fflush_r>
 80077d0:	bb30      	cbnz	r0, 8007820 <__swbuf_r+0x90>
 80077d2:	68a3      	ldr	r3, [r4, #8]
 80077d4:	3b01      	subs	r3, #1
 80077d6:	60a3      	str	r3, [r4, #8]
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	1c5a      	adds	r2, r3, #1
 80077dc:	6022      	str	r2, [r4, #0]
 80077de:	701e      	strb	r6, [r3, #0]
 80077e0:	6963      	ldr	r3, [r4, #20]
 80077e2:	3001      	adds	r0, #1
 80077e4:	4283      	cmp	r3, r0
 80077e6:	d004      	beq.n	80077f2 <__swbuf_r+0x62>
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	07db      	lsls	r3, r3, #31
 80077ec:	d506      	bpl.n	80077fc <__swbuf_r+0x6c>
 80077ee:	2e0a      	cmp	r6, #10
 80077f0:	d104      	bne.n	80077fc <__swbuf_r+0x6c>
 80077f2:	4621      	mov	r1, r4
 80077f4:	4628      	mov	r0, r5
 80077f6:	f000 ff8b 	bl	8008710 <_fflush_r>
 80077fa:	b988      	cbnz	r0, 8007820 <__swbuf_r+0x90>
 80077fc:	4638      	mov	r0, r7
 80077fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007800:	4b0a      	ldr	r3, [pc, #40]	; (800782c <__swbuf_r+0x9c>)
 8007802:	429c      	cmp	r4, r3
 8007804:	d101      	bne.n	800780a <__swbuf_r+0x7a>
 8007806:	68ac      	ldr	r4, [r5, #8]
 8007808:	e7cf      	b.n	80077aa <__swbuf_r+0x1a>
 800780a:	4b09      	ldr	r3, [pc, #36]	; (8007830 <__swbuf_r+0xa0>)
 800780c:	429c      	cmp	r4, r3
 800780e:	bf08      	it	eq
 8007810:	68ec      	ldreq	r4, [r5, #12]
 8007812:	e7ca      	b.n	80077aa <__swbuf_r+0x1a>
 8007814:	4621      	mov	r1, r4
 8007816:	4628      	mov	r0, r5
 8007818:	f000 f80c 	bl	8007834 <__swsetup_r>
 800781c:	2800      	cmp	r0, #0
 800781e:	d0cb      	beq.n	80077b8 <__swbuf_r+0x28>
 8007820:	f04f 37ff 	mov.w	r7, #4294967295
 8007824:	e7ea      	b.n	80077fc <__swbuf_r+0x6c>
 8007826:	bf00      	nop
 8007828:	0800a144 	.word	0x0800a144
 800782c:	0800a164 	.word	0x0800a164
 8007830:	0800a124 	.word	0x0800a124

08007834 <__swsetup_r>:
 8007834:	4b32      	ldr	r3, [pc, #200]	; (8007900 <__swsetup_r+0xcc>)
 8007836:	b570      	push	{r4, r5, r6, lr}
 8007838:	681d      	ldr	r5, [r3, #0]
 800783a:	4606      	mov	r6, r0
 800783c:	460c      	mov	r4, r1
 800783e:	b125      	cbz	r5, 800784a <__swsetup_r+0x16>
 8007840:	69ab      	ldr	r3, [r5, #24]
 8007842:	b913      	cbnz	r3, 800784a <__swsetup_r+0x16>
 8007844:	4628      	mov	r0, r5
 8007846:	f000 fff7 	bl	8008838 <__sinit>
 800784a:	4b2e      	ldr	r3, [pc, #184]	; (8007904 <__swsetup_r+0xd0>)
 800784c:	429c      	cmp	r4, r3
 800784e:	d10f      	bne.n	8007870 <__swsetup_r+0x3c>
 8007850:	686c      	ldr	r4, [r5, #4]
 8007852:	89a3      	ldrh	r3, [r4, #12]
 8007854:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007858:	0719      	lsls	r1, r3, #28
 800785a:	d42c      	bmi.n	80078b6 <__swsetup_r+0x82>
 800785c:	06dd      	lsls	r5, r3, #27
 800785e:	d411      	bmi.n	8007884 <__swsetup_r+0x50>
 8007860:	2309      	movs	r3, #9
 8007862:	6033      	str	r3, [r6, #0]
 8007864:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007868:	81a3      	strh	r3, [r4, #12]
 800786a:	f04f 30ff 	mov.w	r0, #4294967295
 800786e:	e03e      	b.n	80078ee <__swsetup_r+0xba>
 8007870:	4b25      	ldr	r3, [pc, #148]	; (8007908 <__swsetup_r+0xd4>)
 8007872:	429c      	cmp	r4, r3
 8007874:	d101      	bne.n	800787a <__swsetup_r+0x46>
 8007876:	68ac      	ldr	r4, [r5, #8]
 8007878:	e7eb      	b.n	8007852 <__swsetup_r+0x1e>
 800787a:	4b24      	ldr	r3, [pc, #144]	; (800790c <__swsetup_r+0xd8>)
 800787c:	429c      	cmp	r4, r3
 800787e:	bf08      	it	eq
 8007880:	68ec      	ldreq	r4, [r5, #12]
 8007882:	e7e6      	b.n	8007852 <__swsetup_r+0x1e>
 8007884:	0758      	lsls	r0, r3, #29
 8007886:	d512      	bpl.n	80078ae <__swsetup_r+0x7a>
 8007888:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800788a:	b141      	cbz	r1, 800789e <__swsetup_r+0x6a>
 800788c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007890:	4299      	cmp	r1, r3
 8007892:	d002      	beq.n	800789a <__swsetup_r+0x66>
 8007894:	4630      	mov	r0, r6
 8007896:	f001 fc89 	bl	80091ac <_free_r>
 800789a:	2300      	movs	r3, #0
 800789c:	6363      	str	r3, [r4, #52]	; 0x34
 800789e:	89a3      	ldrh	r3, [r4, #12]
 80078a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	2300      	movs	r3, #0
 80078a8:	6063      	str	r3, [r4, #4]
 80078aa:	6923      	ldr	r3, [r4, #16]
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	f043 0308 	orr.w	r3, r3, #8
 80078b4:	81a3      	strh	r3, [r4, #12]
 80078b6:	6923      	ldr	r3, [r4, #16]
 80078b8:	b94b      	cbnz	r3, 80078ce <__swsetup_r+0x9a>
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078c4:	d003      	beq.n	80078ce <__swsetup_r+0x9a>
 80078c6:	4621      	mov	r1, r4
 80078c8:	4630      	mov	r0, r6
 80078ca:	f001 f87f 	bl	80089cc <__smakebuf_r>
 80078ce:	89a0      	ldrh	r0, [r4, #12]
 80078d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078d4:	f010 0301 	ands.w	r3, r0, #1
 80078d8:	d00a      	beq.n	80078f0 <__swsetup_r+0xbc>
 80078da:	2300      	movs	r3, #0
 80078dc:	60a3      	str	r3, [r4, #8]
 80078de:	6963      	ldr	r3, [r4, #20]
 80078e0:	425b      	negs	r3, r3
 80078e2:	61a3      	str	r3, [r4, #24]
 80078e4:	6923      	ldr	r3, [r4, #16]
 80078e6:	b943      	cbnz	r3, 80078fa <__swsetup_r+0xc6>
 80078e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078ec:	d1ba      	bne.n	8007864 <__swsetup_r+0x30>
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	0781      	lsls	r1, r0, #30
 80078f2:	bf58      	it	pl
 80078f4:	6963      	ldrpl	r3, [r4, #20]
 80078f6:	60a3      	str	r3, [r4, #8]
 80078f8:	e7f4      	b.n	80078e4 <__swsetup_r+0xb0>
 80078fa:	2000      	movs	r0, #0
 80078fc:	e7f7      	b.n	80078ee <__swsetup_r+0xba>
 80078fe:	bf00      	nop
 8007900:	20000014 	.word	0x20000014
 8007904:	0800a144 	.word	0x0800a144
 8007908:	0800a164 	.word	0x0800a164
 800790c:	0800a124 	.word	0x0800a124

08007910 <quorem>:
 8007910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007914:	6903      	ldr	r3, [r0, #16]
 8007916:	690c      	ldr	r4, [r1, #16]
 8007918:	42a3      	cmp	r3, r4
 800791a:	4607      	mov	r7, r0
 800791c:	f2c0 8081 	blt.w	8007a22 <quorem+0x112>
 8007920:	3c01      	subs	r4, #1
 8007922:	f101 0814 	add.w	r8, r1, #20
 8007926:	f100 0514 	add.w	r5, r0, #20
 800792a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800792e:	9301      	str	r3, [sp, #4]
 8007930:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007934:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007938:	3301      	adds	r3, #1
 800793a:	429a      	cmp	r2, r3
 800793c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007940:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007944:	fbb2 f6f3 	udiv	r6, r2, r3
 8007948:	d331      	bcc.n	80079ae <quorem+0x9e>
 800794a:	f04f 0e00 	mov.w	lr, #0
 800794e:	4640      	mov	r0, r8
 8007950:	46ac      	mov	ip, r5
 8007952:	46f2      	mov	sl, lr
 8007954:	f850 2b04 	ldr.w	r2, [r0], #4
 8007958:	b293      	uxth	r3, r2
 800795a:	fb06 e303 	mla	r3, r6, r3, lr
 800795e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007962:	b29b      	uxth	r3, r3
 8007964:	ebaa 0303 	sub.w	r3, sl, r3
 8007968:	f8dc a000 	ldr.w	sl, [ip]
 800796c:	0c12      	lsrs	r2, r2, #16
 800796e:	fa13 f38a 	uxtah	r3, r3, sl
 8007972:	fb06 e202 	mla	r2, r6, r2, lr
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	9b00      	ldr	r3, [sp, #0]
 800797a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800797e:	b292      	uxth	r2, r2
 8007980:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007984:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007988:	f8bd 3000 	ldrh.w	r3, [sp]
 800798c:	4581      	cmp	r9, r0
 800798e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007992:	f84c 3b04 	str.w	r3, [ip], #4
 8007996:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800799a:	d2db      	bcs.n	8007954 <quorem+0x44>
 800799c:	f855 300b 	ldr.w	r3, [r5, fp]
 80079a0:	b92b      	cbnz	r3, 80079ae <quorem+0x9e>
 80079a2:	9b01      	ldr	r3, [sp, #4]
 80079a4:	3b04      	subs	r3, #4
 80079a6:	429d      	cmp	r5, r3
 80079a8:	461a      	mov	r2, r3
 80079aa:	d32e      	bcc.n	8007a0a <quorem+0xfa>
 80079ac:	613c      	str	r4, [r7, #16]
 80079ae:	4638      	mov	r0, r7
 80079b0:	f001 fae4 	bl	8008f7c <__mcmp>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	db24      	blt.n	8007a02 <quorem+0xf2>
 80079b8:	3601      	adds	r6, #1
 80079ba:	4628      	mov	r0, r5
 80079bc:	f04f 0c00 	mov.w	ip, #0
 80079c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80079c4:	f8d0 e000 	ldr.w	lr, [r0]
 80079c8:	b293      	uxth	r3, r2
 80079ca:	ebac 0303 	sub.w	r3, ip, r3
 80079ce:	0c12      	lsrs	r2, r2, #16
 80079d0:	fa13 f38e 	uxtah	r3, r3, lr
 80079d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80079d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079dc:	b29b      	uxth	r3, r3
 80079de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079e2:	45c1      	cmp	r9, r8
 80079e4:	f840 3b04 	str.w	r3, [r0], #4
 80079e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80079ec:	d2e8      	bcs.n	80079c0 <quorem+0xb0>
 80079ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079f6:	b922      	cbnz	r2, 8007a02 <quorem+0xf2>
 80079f8:	3b04      	subs	r3, #4
 80079fa:	429d      	cmp	r5, r3
 80079fc:	461a      	mov	r2, r3
 80079fe:	d30a      	bcc.n	8007a16 <quorem+0x106>
 8007a00:	613c      	str	r4, [r7, #16]
 8007a02:	4630      	mov	r0, r6
 8007a04:	b003      	add	sp, #12
 8007a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a0a:	6812      	ldr	r2, [r2, #0]
 8007a0c:	3b04      	subs	r3, #4
 8007a0e:	2a00      	cmp	r2, #0
 8007a10:	d1cc      	bne.n	80079ac <quorem+0x9c>
 8007a12:	3c01      	subs	r4, #1
 8007a14:	e7c7      	b.n	80079a6 <quorem+0x96>
 8007a16:	6812      	ldr	r2, [r2, #0]
 8007a18:	3b04      	subs	r3, #4
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	d1f0      	bne.n	8007a00 <quorem+0xf0>
 8007a1e:	3c01      	subs	r4, #1
 8007a20:	e7eb      	b.n	80079fa <quorem+0xea>
 8007a22:	2000      	movs	r0, #0
 8007a24:	e7ee      	b.n	8007a04 <quorem+0xf4>
	...

08007a28 <_dtoa_r>:
 8007a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a2c:	ed2d 8b04 	vpush	{d8-d9}
 8007a30:	ec57 6b10 	vmov	r6, r7, d0
 8007a34:	b093      	sub	sp, #76	; 0x4c
 8007a36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a3c:	9106      	str	r1, [sp, #24]
 8007a3e:	ee10 aa10 	vmov	sl, s0
 8007a42:	4604      	mov	r4, r0
 8007a44:	9209      	str	r2, [sp, #36]	; 0x24
 8007a46:	930c      	str	r3, [sp, #48]	; 0x30
 8007a48:	46bb      	mov	fp, r7
 8007a4a:	b975      	cbnz	r5, 8007a6a <_dtoa_r+0x42>
 8007a4c:	2010      	movs	r0, #16
 8007a4e:	f000 fffd 	bl	8008a4c <malloc>
 8007a52:	4602      	mov	r2, r0
 8007a54:	6260      	str	r0, [r4, #36]	; 0x24
 8007a56:	b920      	cbnz	r0, 8007a62 <_dtoa_r+0x3a>
 8007a58:	4ba7      	ldr	r3, [pc, #668]	; (8007cf8 <_dtoa_r+0x2d0>)
 8007a5a:	21ea      	movs	r1, #234	; 0xea
 8007a5c:	48a7      	ldr	r0, [pc, #668]	; (8007cfc <_dtoa_r+0x2d4>)
 8007a5e:	f001 ffe9 	bl	8009a34 <__assert_func>
 8007a62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007a66:	6005      	str	r5, [r0, #0]
 8007a68:	60c5      	str	r5, [r0, #12]
 8007a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a6c:	6819      	ldr	r1, [r3, #0]
 8007a6e:	b151      	cbz	r1, 8007a86 <_dtoa_r+0x5e>
 8007a70:	685a      	ldr	r2, [r3, #4]
 8007a72:	604a      	str	r2, [r1, #4]
 8007a74:	2301      	movs	r3, #1
 8007a76:	4093      	lsls	r3, r2
 8007a78:	608b      	str	r3, [r1, #8]
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	f001 f83c 	bl	8008af8 <_Bfree>
 8007a80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a82:	2200      	movs	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
 8007a86:	1e3b      	subs	r3, r7, #0
 8007a88:	bfaa      	itet	ge
 8007a8a:	2300      	movge	r3, #0
 8007a8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007a90:	f8c8 3000 	strge.w	r3, [r8]
 8007a94:	4b9a      	ldr	r3, [pc, #616]	; (8007d00 <_dtoa_r+0x2d8>)
 8007a96:	bfbc      	itt	lt
 8007a98:	2201      	movlt	r2, #1
 8007a9a:	f8c8 2000 	strlt.w	r2, [r8]
 8007a9e:	ea33 030b 	bics.w	r3, r3, fp
 8007aa2:	d11b      	bne.n	8007adc <_dtoa_r+0xb4>
 8007aa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007aa6:	f242 730f 	movw	r3, #9999	; 0x270f
 8007aaa:	6013      	str	r3, [r2, #0]
 8007aac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ab0:	4333      	orrs	r3, r6
 8007ab2:	f000 8592 	beq.w	80085da <_dtoa_r+0xbb2>
 8007ab6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ab8:	b963      	cbnz	r3, 8007ad4 <_dtoa_r+0xac>
 8007aba:	4b92      	ldr	r3, [pc, #584]	; (8007d04 <_dtoa_r+0x2dc>)
 8007abc:	e022      	b.n	8007b04 <_dtoa_r+0xdc>
 8007abe:	4b92      	ldr	r3, [pc, #584]	; (8007d08 <_dtoa_r+0x2e0>)
 8007ac0:	9301      	str	r3, [sp, #4]
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ac6:	6013      	str	r3, [r2, #0]
 8007ac8:	9801      	ldr	r0, [sp, #4]
 8007aca:	b013      	add	sp, #76	; 0x4c
 8007acc:	ecbd 8b04 	vpop	{d8-d9}
 8007ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad4:	4b8b      	ldr	r3, [pc, #556]	; (8007d04 <_dtoa_r+0x2dc>)
 8007ad6:	9301      	str	r3, [sp, #4]
 8007ad8:	3303      	adds	r3, #3
 8007ada:	e7f3      	b.n	8007ac4 <_dtoa_r+0x9c>
 8007adc:	2200      	movs	r2, #0
 8007ade:	2300      	movs	r3, #0
 8007ae0:	4650      	mov	r0, sl
 8007ae2:	4659      	mov	r1, fp
 8007ae4:	f7f8 fff8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ae8:	ec4b ab19 	vmov	d9, sl, fp
 8007aec:	4680      	mov	r8, r0
 8007aee:	b158      	cbz	r0, 8007b08 <_dtoa_r+0xe0>
 8007af0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007af2:	2301      	movs	r3, #1
 8007af4:	6013      	str	r3, [r2, #0]
 8007af6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 856b 	beq.w	80085d4 <_dtoa_r+0xbac>
 8007afe:	4883      	ldr	r0, [pc, #524]	; (8007d0c <_dtoa_r+0x2e4>)
 8007b00:	6018      	str	r0, [r3, #0]
 8007b02:	1e43      	subs	r3, r0, #1
 8007b04:	9301      	str	r3, [sp, #4]
 8007b06:	e7df      	b.n	8007ac8 <_dtoa_r+0xa0>
 8007b08:	ec4b ab10 	vmov	d0, sl, fp
 8007b0c:	aa10      	add	r2, sp, #64	; 0x40
 8007b0e:	a911      	add	r1, sp, #68	; 0x44
 8007b10:	4620      	mov	r0, r4
 8007b12:	f001 fad9 	bl	80090c8 <__d2b>
 8007b16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007b1a:	ee08 0a10 	vmov	s16, r0
 8007b1e:	2d00      	cmp	r5, #0
 8007b20:	f000 8084 	beq.w	8007c2c <_dtoa_r+0x204>
 8007b24:	ee19 3a90 	vmov	r3, s19
 8007b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007b30:	4656      	mov	r6, sl
 8007b32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007b36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007b3e:	4b74      	ldr	r3, [pc, #464]	; (8007d10 <_dtoa_r+0x2e8>)
 8007b40:	2200      	movs	r2, #0
 8007b42:	4630      	mov	r0, r6
 8007b44:	4639      	mov	r1, r7
 8007b46:	f7f8 fba7 	bl	8000298 <__aeabi_dsub>
 8007b4a:	a365      	add	r3, pc, #404	; (adr r3, 8007ce0 <_dtoa_r+0x2b8>)
 8007b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b50:	f7f8 fd5a 	bl	8000608 <__aeabi_dmul>
 8007b54:	a364      	add	r3, pc, #400	; (adr r3, 8007ce8 <_dtoa_r+0x2c0>)
 8007b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b5a:	f7f8 fb9f 	bl	800029c <__adddf3>
 8007b5e:	4606      	mov	r6, r0
 8007b60:	4628      	mov	r0, r5
 8007b62:	460f      	mov	r7, r1
 8007b64:	f7f8 fce6 	bl	8000534 <__aeabi_i2d>
 8007b68:	a361      	add	r3, pc, #388	; (adr r3, 8007cf0 <_dtoa_r+0x2c8>)
 8007b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6e:	f7f8 fd4b 	bl	8000608 <__aeabi_dmul>
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	4630      	mov	r0, r6
 8007b78:	4639      	mov	r1, r7
 8007b7a:	f7f8 fb8f 	bl	800029c <__adddf3>
 8007b7e:	4606      	mov	r6, r0
 8007b80:	460f      	mov	r7, r1
 8007b82:	f7f8 fff1 	bl	8000b68 <__aeabi_d2iz>
 8007b86:	2200      	movs	r2, #0
 8007b88:	9000      	str	r0, [sp, #0]
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	4639      	mov	r1, r7
 8007b90:	f7f8 ffac 	bl	8000aec <__aeabi_dcmplt>
 8007b94:	b150      	cbz	r0, 8007bac <_dtoa_r+0x184>
 8007b96:	9800      	ldr	r0, [sp, #0]
 8007b98:	f7f8 fccc 	bl	8000534 <__aeabi_i2d>
 8007b9c:	4632      	mov	r2, r6
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	f7f8 ff9a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ba4:	b910      	cbnz	r0, 8007bac <_dtoa_r+0x184>
 8007ba6:	9b00      	ldr	r3, [sp, #0]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	9b00      	ldr	r3, [sp, #0]
 8007bae:	2b16      	cmp	r3, #22
 8007bb0:	d85a      	bhi.n	8007c68 <_dtoa_r+0x240>
 8007bb2:	9a00      	ldr	r2, [sp, #0]
 8007bb4:	4b57      	ldr	r3, [pc, #348]	; (8007d14 <_dtoa_r+0x2ec>)
 8007bb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbe:	ec51 0b19 	vmov	r0, r1, d9
 8007bc2:	f7f8 ff93 	bl	8000aec <__aeabi_dcmplt>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	d050      	beq.n	8007c6c <_dtoa_r+0x244>
 8007bca:	9b00      	ldr	r3, [sp, #0]
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bd6:	1b5d      	subs	r5, r3, r5
 8007bd8:	1e6b      	subs	r3, r5, #1
 8007bda:	9305      	str	r3, [sp, #20]
 8007bdc:	bf45      	ittet	mi
 8007bde:	f1c5 0301 	rsbmi	r3, r5, #1
 8007be2:	9304      	strmi	r3, [sp, #16]
 8007be4:	2300      	movpl	r3, #0
 8007be6:	2300      	movmi	r3, #0
 8007be8:	bf4c      	ite	mi
 8007bea:	9305      	strmi	r3, [sp, #20]
 8007bec:	9304      	strpl	r3, [sp, #16]
 8007bee:	9b00      	ldr	r3, [sp, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	db3d      	blt.n	8007c70 <_dtoa_r+0x248>
 8007bf4:	9b05      	ldr	r3, [sp, #20]
 8007bf6:	9a00      	ldr	r2, [sp, #0]
 8007bf8:	920a      	str	r2, [sp, #40]	; 0x28
 8007bfa:	4413      	add	r3, r2
 8007bfc:	9305      	str	r3, [sp, #20]
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9307      	str	r3, [sp, #28]
 8007c02:	9b06      	ldr	r3, [sp, #24]
 8007c04:	2b09      	cmp	r3, #9
 8007c06:	f200 8089 	bhi.w	8007d1c <_dtoa_r+0x2f4>
 8007c0a:	2b05      	cmp	r3, #5
 8007c0c:	bfc4      	itt	gt
 8007c0e:	3b04      	subgt	r3, #4
 8007c10:	9306      	strgt	r3, [sp, #24]
 8007c12:	9b06      	ldr	r3, [sp, #24]
 8007c14:	f1a3 0302 	sub.w	r3, r3, #2
 8007c18:	bfcc      	ite	gt
 8007c1a:	2500      	movgt	r5, #0
 8007c1c:	2501      	movle	r5, #1
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	f200 8087 	bhi.w	8007d32 <_dtoa_r+0x30a>
 8007c24:	e8df f003 	tbb	[pc, r3]
 8007c28:	59383a2d 	.word	0x59383a2d
 8007c2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c30:	441d      	add	r5, r3
 8007c32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	bfc1      	itttt	gt
 8007c3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007c42:	fa0b f303 	lslgt.w	r3, fp, r3
 8007c46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007c4a:	bfda      	itte	le
 8007c4c:	f1c3 0320 	rsble	r3, r3, #32
 8007c50:	fa06 f003 	lslle.w	r0, r6, r3
 8007c54:	4318      	orrgt	r0, r3
 8007c56:	f7f8 fc5d 	bl	8000514 <__aeabi_ui2d>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	4606      	mov	r6, r0
 8007c5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007c62:	3d01      	subs	r5, #1
 8007c64:	930e      	str	r3, [sp, #56]	; 0x38
 8007c66:	e76a      	b.n	8007b3e <_dtoa_r+0x116>
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e7b2      	b.n	8007bd2 <_dtoa_r+0x1aa>
 8007c6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007c6e:	e7b1      	b.n	8007bd4 <_dtoa_r+0x1ac>
 8007c70:	9b04      	ldr	r3, [sp, #16]
 8007c72:	9a00      	ldr	r2, [sp, #0]
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	9304      	str	r3, [sp, #16]
 8007c78:	4253      	negs	r3, r2
 8007c7a:	9307      	str	r3, [sp, #28]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007c80:	e7bf      	b.n	8007c02 <_dtoa_r+0x1da>
 8007c82:	2300      	movs	r3, #0
 8007c84:	9308      	str	r3, [sp, #32]
 8007c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dc55      	bgt.n	8007d38 <_dtoa_r+0x310>
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c92:	461a      	mov	r2, r3
 8007c94:	9209      	str	r2, [sp, #36]	; 0x24
 8007c96:	e00c      	b.n	8007cb2 <_dtoa_r+0x28a>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e7f3      	b.n	8007c84 <_dtoa_r+0x25c>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ca0:	9308      	str	r3, [sp, #32]
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	9302      	str	r3, [sp, #8]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	9303      	str	r3, [sp, #12]
 8007cae:	bfb8      	it	lt
 8007cb0:	2301      	movlt	r3, #1
 8007cb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	6042      	str	r2, [r0, #4]
 8007cb8:	2204      	movs	r2, #4
 8007cba:	f102 0614 	add.w	r6, r2, #20
 8007cbe:	429e      	cmp	r6, r3
 8007cc0:	6841      	ldr	r1, [r0, #4]
 8007cc2:	d93d      	bls.n	8007d40 <_dtoa_r+0x318>
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fed7 	bl	8008a78 <_Balloc>
 8007cca:	9001      	str	r0, [sp, #4]
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	d13b      	bne.n	8007d48 <_dtoa_r+0x320>
 8007cd0:	4b11      	ldr	r3, [pc, #68]	; (8007d18 <_dtoa_r+0x2f0>)
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007cd8:	e6c0      	b.n	8007a5c <_dtoa_r+0x34>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e7df      	b.n	8007c9e <_dtoa_r+0x276>
 8007cde:	bf00      	nop
 8007ce0:	636f4361 	.word	0x636f4361
 8007ce4:	3fd287a7 	.word	0x3fd287a7
 8007ce8:	8b60c8b3 	.word	0x8b60c8b3
 8007cec:	3fc68a28 	.word	0x3fc68a28
 8007cf0:	509f79fb 	.word	0x509f79fb
 8007cf4:	3fd34413 	.word	0x3fd34413
 8007cf8:	0800a0a1 	.word	0x0800a0a1
 8007cfc:	0800a0b8 	.word	0x0800a0b8
 8007d00:	7ff00000 	.word	0x7ff00000
 8007d04:	0800a09d 	.word	0x0800a09d
 8007d08:	0800a094 	.word	0x0800a094
 8007d0c:	0800a071 	.word	0x0800a071
 8007d10:	3ff80000 	.word	0x3ff80000
 8007d14:	0800a208 	.word	0x0800a208
 8007d18:	0800a113 	.word	0x0800a113
 8007d1c:	2501      	movs	r5, #1
 8007d1e:	2300      	movs	r3, #0
 8007d20:	9306      	str	r3, [sp, #24]
 8007d22:	9508      	str	r5, [sp, #32]
 8007d24:	f04f 33ff 	mov.w	r3, #4294967295
 8007d28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2312      	movs	r3, #18
 8007d30:	e7b0      	b.n	8007c94 <_dtoa_r+0x26c>
 8007d32:	2301      	movs	r3, #1
 8007d34:	9308      	str	r3, [sp, #32]
 8007d36:	e7f5      	b.n	8007d24 <_dtoa_r+0x2fc>
 8007d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d3e:	e7b8      	b.n	8007cb2 <_dtoa_r+0x28a>
 8007d40:	3101      	adds	r1, #1
 8007d42:	6041      	str	r1, [r0, #4]
 8007d44:	0052      	lsls	r2, r2, #1
 8007d46:	e7b8      	b.n	8007cba <_dtoa_r+0x292>
 8007d48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d4a:	9a01      	ldr	r2, [sp, #4]
 8007d4c:	601a      	str	r2, [r3, #0]
 8007d4e:	9b03      	ldr	r3, [sp, #12]
 8007d50:	2b0e      	cmp	r3, #14
 8007d52:	f200 809d 	bhi.w	8007e90 <_dtoa_r+0x468>
 8007d56:	2d00      	cmp	r5, #0
 8007d58:	f000 809a 	beq.w	8007e90 <_dtoa_r+0x468>
 8007d5c:	9b00      	ldr	r3, [sp, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	dd32      	ble.n	8007dc8 <_dtoa_r+0x3a0>
 8007d62:	4ab7      	ldr	r2, [pc, #732]	; (8008040 <_dtoa_r+0x618>)
 8007d64:	f003 030f 	and.w	r3, r3, #15
 8007d68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d70:	9b00      	ldr	r3, [sp, #0]
 8007d72:	05d8      	lsls	r0, r3, #23
 8007d74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007d78:	d516      	bpl.n	8007da8 <_dtoa_r+0x380>
 8007d7a:	4bb2      	ldr	r3, [pc, #712]	; (8008044 <_dtoa_r+0x61c>)
 8007d7c:	ec51 0b19 	vmov	r0, r1, d9
 8007d80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d84:	f7f8 fd6a 	bl	800085c <__aeabi_ddiv>
 8007d88:	f007 070f 	and.w	r7, r7, #15
 8007d8c:	4682      	mov	sl, r0
 8007d8e:	468b      	mov	fp, r1
 8007d90:	2503      	movs	r5, #3
 8007d92:	4eac      	ldr	r6, [pc, #688]	; (8008044 <_dtoa_r+0x61c>)
 8007d94:	b957      	cbnz	r7, 8007dac <_dtoa_r+0x384>
 8007d96:	4642      	mov	r2, r8
 8007d98:	464b      	mov	r3, r9
 8007d9a:	4650      	mov	r0, sl
 8007d9c:	4659      	mov	r1, fp
 8007d9e:	f7f8 fd5d 	bl	800085c <__aeabi_ddiv>
 8007da2:	4682      	mov	sl, r0
 8007da4:	468b      	mov	fp, r1
 8007da6:	e028      	b.n	8007dfa <_dtoa_r+0x3d2>
 8007da8:	2502      	movs	r5, #2
 8007daa:	e7f2      	b.n	8007d92 <_dtoa_r+0x36a>
 8007dac:	07f9      	lsls	r1, r7, #31
 8007dae:	d508      	bpl.n	8007dc2 <_dtoa_r+0x39a>
 8007db0:	4640      	mov	r0, r8
 8007db2:	4649      	mov	r1, r9
 8007db4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007db8:	f7f8 fc26 	bl	8000608 <__aeabi_dmul>
 8007dbc:	3501      	adds	r5, #1
 8007dbe:	4680      	mov	r8, r0
 8007dc0:	4689      	mov	r9, r1
 8007dc2:	107f      	asrs	r7, r7, #1
 8007dc4:	3608      	adds	r6, #8
 8007dc6:	e7e5      	b.n	8007d94 <_dtoa_r+0x36c>
 8007dc8:	f000 809b 	beq.w	8007f02 <_dtoa_r+0x4da>
 8007dcc:	9b00      	ldr	r3, [sp, #0]
 8007dce:	4f9d      	ldr	r7, [pc, #628]	; (8008044 <_dtoa_r+0x61c>)
 8007dd0:	425e      	negs	r6, r3
 8007dd2:	4b9b      	ldr	r3, [pc, #620]	; (8008040 <_dtoa_r+0x618>)
 8007dd4:	f006 020f 	and.w	r2, r6, #15
 8007dd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de0:	ec51 0b19 	vmov	r0, r1, d9
 8007de4:	f7f8 fc10 	bl	8000608 <__aeabi_dmul>
 8007de8:	1136      	asrs	r6, r6, #4
 8007dea:	4682      	mov	sl, r0
 8007dec:	468b      	mov	fp, r1
 8007dee:	2300      	movs	r3, #0
 8007df0:	2502      	movs	r5, #2
 8007df2:	2e00      	cmp	r6, #0
 8007df4:	d17a      	bne.n	8007eec <_dtoa_r+0x4c4>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1d3      	bne.n	8007da2 <_dtoa_r+0x37a>
 8007dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f000 8082 	beq.w	8007f06 <_dtoa_r+0x4de>
 8007e02:	4b91      	ldr	r3, [pc, #580]	; (8008048 <_dtoa_r+0x620>)
 8007e04:	2200      	movs	r2, #0
 8007e06:	4650      	mov	r0, sl
 8007e08:	4659      	mov	r1, fp
 8007e0a:	f7f8 fe6f 	bl	8000aec <__aeabi_dcmplt>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	d079      	beq.n	8007f06 <_dtoa_r+0x4de>
 8007e12:	9b03      	ldr	r3, [sp, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d076      	beq.n	8007f06 <_dtoa_r+0x4de>
 8007e18:	9b02      	ldr	r3, [sp, #8]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	dd36      	ble.n	8007e8c <_dtoa_r+0x464>
 8007e1e:	9b00      	ldr	r3, [sp, #0]
 8007e20:	4650      	mov	r0, sl
 8007e22:	4659      	mov	r1, fp
 8007e24:	1e5f      	subs	r7, r3, #1
 8007e26:	2200      	movs	r2, #0
 8007e28:	4b88      	ldr	r3, [pc, #544]	; (800804c <_dtoa_r+0x624>)
 8007e2a:	f7f8 fbed 	bl	8000608 <__aeabi_dmul>
 8007e2e:	9e02      	ldr	r6, [sp, #8]
 8007e30:	4682      	mov	sl, r0
 8007e32:	468b      	mov	fp, r1
 8007e34:	3501      	adds	r5, #1
 8007e36:	4628      	mov	r0, r5
 8007e38:	f7f8 fb7c 	bl	8000534 <__aeabi_i2d>
 8007e3c:	4652      	mov	r2, sl
 8007e3e:	465b      	mov	r3, fp
 8007e40:	f7f8 fbe2 	bl	8000608 <__aeabi_dmul>
 8007e44:	4b82      	ldr	r3, [pc, #520]	; (8008050 <_dtoa_r+0x628>)
 8007e46:	2200      	movs	r2, #0
 8007e48:	f7f8 fa28 	bl	800029c <__adddf3>
 8007e4c:	46d0      	mov	r8, sl
 8007e4e:	46d9      	mov	r9, fp
 8007e50:	4682      	mov	sl, r0
 8007e52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007e56:	2e00      	cmp	r6, #0
 8007e58:	d158      	bne.n	8007f0c <_dtoa_r+0x4e4>
 8007e5a:	4b7e      	ldr	r3, [pc, #504]	; (8008054 <_dtoa_r+0x62c>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 fa19 	bl	8000298 <__aeabi_dsub>
 8007e66:	4652      	mov	r2, sl
 8007e68:	465b      	mov	r3, fp
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	4689      	mov	r9, r1
 8007e6e:	f7f8 fe5b 	bl	8000b28 <__aeabi_dcmpgt>
 8007e72:	2800      	cmp	r0, #0
 8007e74:	f040 8295 	bne.w	80083a2 <_dtoa_r+0x97a>
 8007e78:	4652      	mov	r2, sl
 8007e7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007e7e:	4640      	mov	r0, r8
 8007e80:	4649      	mov	r1, r9
 8007e82:	f7f8 fe33 	bl	8000aec <__aeabi_dcmplt>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	f040 8289 	bne.w	800839e <_dtoa_r+0x976>
 8007e8c:	ec5b ab19 	vmov	sl, fp, d9
 8007e90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f2c0 8148 	blt.w	8008128 <_dtoa_r+0x700>
 8007e98:	9a00      	ldr	r2, [sp, #0]
 8007e9a:	2a0e      	cmp	r2, #14
 8007e9c:	f300 8144 	bgt.w	8008128 <_dtoa_r+0x700>
 8007ea0:	4b67      	ldr	r3, [pc, #412]	; (8008040 <_dtoa_r+0x618>)
 8007ea2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ea6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	f280 80d5 	bge.w	800805c <_dtoa_r+0x634>
 8007eb2:	9b03      	ldr	r3, [sp, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f300 80d1 	bgt.w	800805c <_dtoa_r+0x634>
 8007eba:	f040 826f 	bne.w	800839c <_dtoa_r+0x974>
 8007ebe:	4b65      	ldr	r3, [pc, #404]	; (8008054 <_dtoa_r+0x62c>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	4640      	mov	r0, r8
 8007ec4:	4649      	mov	r1, r9
 8007ec6:	f7f8 fb9f 	bl	8000608 <__aeabi_dmul>
 8007eca:	4652      	mov	r2, sl
 8007ecc:	465b      	mov	r3, fp
 8007ece:	f7f8 fe21 	bl	8000b14 <__aeabi_dcmpge>
 8007ed2:	9e03      	ldr	r6, [sp, #12]
 8007ed4:	4637      	mov	r7, r6
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	f040 8245 	bne.w	8008366 <_dtoa_r+0x93e>
 8007edc:	9d01      	ldr	r5, [sp, #4]
 8007ede:	2331      	movs	r3, #49	; 0x31
 8007ee0:	f805 3b01 	strb.w	r3, [r5], #1
 8007ee4:	9b00      	ldr	r3, [sp, #0]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	e240      	b.n	800836e <_dtoa_r+0x946>
 8007eec:	07f2      	lsls	r2, r6, #31
 8007eee:	d505      	bpl.n	8007efc <_dtoa_r+0x4d4>
 8007ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ef4:	f7f8 fb88 	bl	8000608 <__aeabi_dmul>
 8007ef8:	3501      	adds	r5, #1
 8007efa:	2301      	movs	r3, #1
 8007efc:	1076      	asrs	r6, r6, #1
 8007efe:	3708      	adds	r7, #8
 8007f00:	e777      	b.n	8007df2 <_dtoa_r+0x3ca>
 8007f02:	2502      	movs	r5, #2
 8007f04:	e779      	b.n	8007dfa <_dtoa_r+0x3d2>
 8007f06:	9f00      	ldr	r7, [sp, #0]
 8007f08:	9e03      	ldr	r6, [sp, #12]
 8007f0a:	e794      	b.n	8007e36 <_dtoa_r+0x40e>
 8007f0c:	9901      	ldr	r1, [sp, #4]
 8007f0e:	4b4c      	ldr	r3, [pc, #304]	; (8008040 <_dtoa_r+0x618>)
 8007f10:	4431      	add	r1, r6
 8007f12:	910d      	str	r1, [sp, #52]	; 0x34
 8007f14:	9908      	ldr	r1, [sp, #32]
 8007f16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	d043      	beq.n	8007faa <_dtoa_r+0x582>
 8007f22:	494d      	ldr	r1, [pc, #308]	; (8008058 <_dtoa_r+0x630>)
 8007f24:	2000      	movs	r0, #0
 8007f26:	f7f8 fc99 	bl	800085c <__aeabi_ddiv>
 8007f2a:	4652      	mov	r2, sl
 8007f2c:	465b      	mov	r3, fp
 8007f2e:	f7f8 f9b3 	bl	8000298 <__aeabi_dsub>
 8007f32:	9d01      	ldr	r5, [sp, #4]
 8007f34:	4682      	mov	sl, r0
 8007f36:	468b      	mov	fp, r1
 8007f38:	4649      	mov	r1, r9
 8007f3a:	4640      	mov	r0, r8
 8007f3c:	f7f8 fe14 	bl	8000b68 <__aeabi_d2iz>
 8007f40:	4606      	mov	r6, r0
 8007f42:	f7f8 faf7 	bl	8000534 <__aeabi_i2d>
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	4649      	mov	r1, r9
 8007f4e:	f7f8 f9a3 	bl	8000298 <__aeabi_dsub>
 8007f52:	3630      	adds	r6, #48	; 0x30
 8007f54:	f805 6b01 	strb.w	r6, [r5], #1
 8007f58:	4652      	mov	r2, sl
 8007f5a:	465b      	mov	r3, fp
 8007f5c:	4680      	mov	r8, r0
 8007f5e:	4689      	mov	r9, r1
 8007f60:	f7f8 fdc4 	bl	8000aec <__aeabi_dcmplt>
 8007f64:	2800      	cmp	r0, #0
 8007f66:	d163      	bne.n	8008030 <_dtoa_r+0x608>
 8007f68:	4642      	mov	r2, r8
 8007f6a:	464b      	mov	r3, r9
 8007f6c:	4936      	ldr	r1, [pc, #216]	; (8008048 <_dtoa_r+0x620>)
 8007f6e:	2000      	movs	r0, #0
 8007f70:	f7f8 f992 	bl	8000298 <__aeabi_dsub>
 8007f74:	4652      	mov	r2, sl
 8007f76:	465b      	mov	r3, fp
 8007f78:	f7f8 fdb8 	bl	8000aec <__aeabi_dcmplt>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	f040 80b5 	bne.w	80080ec <_dtoa_r+0x6c4>
 8007f82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f84:	429d      	cmp	r5, r3
 8007f86:	d081      	beq.n	8007e8c <_dtoa_r+0x464>
 8007f88:	4b30      	ldr	r3, [pc, #192]	; (800804c <_dtoa_r+0x624>)
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	4650      	mov	r0, sl
 8007f8e:	4659      	mov	r1, fp
 8007f90:	f7f8 fb3a 	bl	8000608 <__aeabi_dmul>
 8007f94:	4b2d      	ldr	r3, [pc, #180]	; (800804c <_dtoa_r+0x624>)
 8007f96:	4682      	mov	sl, r0
 8007f98:	468b      	mov	fp, r1
 8007f9a:	4640      	mov	r0, r8
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f7f8 fb32 	bl	8000608 <__aeabi_dmul>
 8007fa4:	4680      	mov	r8, r0
 8007fa6:	4689      	mov	r9, r1
 8007fa8:	e7c6      	b.n	8007f38 <_dtoa_r+0x510>
 8007faa:	4650      	mov	r0, sl
 8007fac:	4659      	mov	r1, fp
 8007fae:	f7f8 fb2b 	bl	8000608 <__aeabi_dmul>
 8007fb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fb4:	9d01      	ldr	r5, [sp, #4]
 8007fb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007fb8:	4682      	mov	sl, r0
 8007fba:	468b      	mov	fp, r1
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	4640      	mov	r0, r8
 8007fc0:	f7f8 fdd2 	bl	8000b68 <__aeabi_d2iz>
 8007fc4:	4606      	mov	r6, r0
 8007fc6:	f7f8 fab5 	bl	8000534 <__aeabi_i2d>
 8007fca:	3630      	adds	r6, #48	; 0x30
 8007fcc:	4602      	mov	r2, r0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	4640      	mov	r0, r8
 8007fd2:	4649      	mov	r1, r9
 8007fd4:	f7f8 f960 	bl	8000298 <__aeabi_dsub>
 8007fd8:	f805 6b01 	strb.w	r6, [r5], #1
 8007fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fde:	429d      	cmp	r5, r3
 8007fe0:	4680      	mov	r8, r0
 8007fe2:	4689      	mov	r9, r1
 8007fe4:	f04f 0200 	mov.w	r2, #0
 8007fe8:	d124      	bne.n	8008034 <_dtoa_r+0x60c>
 8007fea:	4b1b      	ldr	r3, [pc, #108]	; (8008058 <_dtoa_r+0x630>)
 8007fec:	4650      	mov	r0, sl
 8007fee:	4659      	mov	r1, fp
 8007ff0:	f7f8 f954 	bl	800029c <__adddf3>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	4649      	mov	r1, r9
 8007ffc:	f7f8 fd94 	bl	8000b28 <__aeabi_dcmpgt>
 8008000:	2800      	cmp	r0, #0
 8008002:	d173      	bne.n	80080ec <_dtoa_r+0x6c4>
 8008004:	4652      	mov	r2, sl
 8008006:	465b      	mov	r3, fp
 8008008:	4913      	ldr	r1, [pc, #76]	; (8008058 <_dtoa_r+0x630>)
 800800a:	2000      	movs	r0, #0
 800800c:	f7f8 f944 	bl	8000298 <__aeabi_dsub>
 8008010:	4602      	mov	r2, r0
 8008012:	460b      	mov	r3, r1
 8008014:	4640      	mov	r0, r8
 8008016:	4649      	mov	r1, r9
 8008018:	f7f8 fd68 	bl	8000aec <__aeabi_dcmplt>
 800801c:	2800      	cmp	r0, #0
 800801e:	f43f af35 	beq.w	8007e8c <_dtoa_r+0x464>
 8008022:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008024:	1e6b      	subs	r3, r5, #1
 8008026:	930f      	str	r3, [sp, #60]	; 0x3c
 8008028:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800802c:	2b30      	cmp	r3, #48	; 0x30
 800802e:	d0f8      	beq.n	8008022 <_dtoa_r+0x5fa>
 8008030:	9700      	str	r7, [sp, #0]
 8008032:	e049      	b.n	80080c8 <_dtoa_r+0x6a0>
 8008034:	4b05      	ldr	r3, [pc, #20]	; (800804c <_dtoa_r+0x624>)
 8008036:	f7f8 fae7 	bl	8000608 <__aeabi_dmul>
 800803a:	4680      	mov	r8, r0
 800803c:	4689      	mov	r9, r1
 800803e:	e7bd      	b.n	8007fbc <_dtoa_r+0x594>
 8008040:	0800a208 	.word	0x0800a208
 8008044:	0800a1e0 	.word	0x0800a1e0
 8008048:	3ff00000 	.word	0x3ff00000
 800804c:	40240000 	.word	0x40240000
 8008050:	401c0000 	.word	0x401c0000
 8008054:	40140000 	.word	0x40140000
 8008058:	3fe00000 	.word	0x3fe00000
 800805c:	9d01      	ldr	r5, [sp, #4]
 800805e:	4656      	mov	r6, sl
 8008060:	465f      	mov	r7, fp
 8008062:	4642      	mov	r2, r8
 8008064:	464b      	mov	r3, r9
 8008066:	4630      	mov	r0, r6
 8008068:	4639      	mov	r1, r7
 800806a:	f7f8 fbf7 	bl	800085c <__aeabi_ddiv>
 800806e:	f7f8 fd7b 	bl	8000b68 <__aeabi_d2iz>
 8008072:	4682      	mov	sl, r0
 8008074:	f7f8 fa5e 	bl	8000534 <__aeabi_i2d>
 8008078:	4642      	mov	r2, r8
 800807a:	464b      	mov	r3, r9
 800807c:	f7f8 fac4 	bl	8000608 <__aeabi_dmul>
 8008080:	4602      	mov	r2, r0
 8008082:	460b      	mov	r3, r1
 8008084:	4630      	mov	r0, r6
 8008086:	4639      	mov	r1, r7
 8008088:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800808c:	f7f8 f904 	bl	8000298 <__aeabi_dsub>
 8008090:	f805 6b01 	strb.w	r6, [r5], #1
 8008094:	9e01      	ldr	r6, [sp, #4]
 8008096:	9f03      	ldr	r7, [sp, #12]
 8008098:	1bae      	subs	r6, r5, r6
 800809a:	42b7      	cmp	r7, r6
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	d135      	bne.n	800810e <_dtoa_r+0x6e6>
 80080a2:	f7f8 f8fb 	bl	800029c <__adddf3>
 80080a6:	4642      	mov	r2, r8
 80080a8:	464b      	mov	r3, r9
 80080aa:	4606      	mov	r6, r0
 80080ac:	460f      	mov	r7, r1
 80080ae:	f7f8 fd3b 	bl	8000b28 <__aeabi_dcmpgt>
 80080b2:	b9d0      	cbnz	r0, 80080ea <_dtoa_r+0x6c2>
 80080b4:	4642      	mov	r2, r8
 80080b6:	464b      	mov	r3, r9
 80080b8:	4630      	mov	r0, r6
 80080ba:	4639      	mov	r1, r7
 80080bc:	f7f8 fd0c 	bl	8000ad8 <__aeabi_dcmpeq>
 80080c0:	b110      	cbz	r0, 80080c8 <_dtoa_r+0x6a0>
 80080c2:	f01a 0f01 	tst.w	sl, #1
 80080c6:	d110      	bne.n	80080ea <_dtoa_r+0x6c2>
 80080c8:	4620      	mov	r0, r4
 80080ca:	ee18 1a10 	vmov	r1, s16
 80080ce:	f000 fd13 	bl	8008af8 <_Bfree>
 80080d2:	2300      	movs	r3, #0
 80080d4:	9800      	ldr	r0, [sp, #0]
 80080d6:	702b      	strb	r3, [r5, #0]
 80080d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080da:	3001      	adds	r0, #1
 80080dc:	6018      	str	r0, [r3, #0]
 80080de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f43f acf1 	beq.w	8007ac8 <_dtoa_r+0xa0>
 80080e6:	601d      	str	r5, [r3, #0]
 80080e8:	e4ee      	b.n	8007ac8 <_dtoa_r+0xa0>
 80080ea:	9f00      	ldr	r7, [sp, #0]
 80080ec:	462b      	mov	r3, r5
 80080ee:	461d      	mov	r5, r3
 80080f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080f4:	2a39      	cmp	r2, #57	; 0x39
 80080f6:	d106      	bne.n	8008106 <_dtoa_r+0x6de>
 80080f8:	9a01      	ldr	r2, [sp, #4]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d1f7      	bne.n	80080ee <_dtoa_r+0x6c6>
 80080fe:	9901      	ldr	r1, [sp, #4]
 8008100:	2230      	movs	r2, #48	; 0x30
 8008102:	3701      	adds	r7, #1
 8008104:	700a      	strb	r2, [r1, #0]
 8008106:	781a      	ldrb	r2, [r3, #0]
 8008108:	3201      	adds	r2, #1
 800810a:	701a      	strb	r2, [r3, #0]
 800810c:	e790      	b.n	8008030 <_dtoa_r+0x608>
 800810e:	4ba6      	ldr	r3, [pc, #664]	; (80083a8 <_dtoa_r+0x980>)
 8008110:	2200      	movs	r2, #0
 8008112:	f7f8 fa79 	bl	8000608 <__aeabi_dmul>
 8008116:	2200      	movs	r2, #0
 8008118:	2300      	movs	r3, #0
 800811a:	4606      	mov	r6, r0
 800811c:	460f      	mov	r7, r1
 800811e:	f7f8 fcdb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008122:	2800      	cmp	r0, #0
 8008124:	d09d      	beq.n	8008062 <_dtoa_r+0x63a>
 8008126:	e7cf      	b.n	80080c8 <_dtoa_r+0x6a0>
 8008128:	9a08      	ldr	r2, [sp, #32]
 800812a:	2a00      	cmp	r2, #0
 800812c:	f000 80d7 	beq.w	80082de <_dtoa_r+0x8b6>
 8008130:	9a06      	ldr	r2, [sp, #24]
 8008132:	2a01      	cmp	r2, #1
 8008134:	f300 80ba 	bgt.w	80082ac <_dtoa_r+0x884>
 8008138:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800813a:	2a00      	cmp	r2, #0
 800813c:	f000 80b2 	beq.w	80082a4 <_dtoa_r+0x87c>
 8008140:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008144:	9e07      	ldr	r6, [sp, #28]
 8008146:	9d04      	ldr	r5, [sp, #16]
 8008148:	9a04      	ldr	r2, [sp, #16]
 800814a:	441a      	add	r2, r3
 800814c:	9204      	str	r2, [sp, #16]
 800814e:	9a05      	ldr	r2, [sp, #20]
 8008150:	2101      	movs	r1, #1
 8008152:	441a      	add	r2, r3
 8008154:	4620      	mov	r0, r4
 8008156:	9205      	str	r2, [sp, #20]
 8008158:	f000 fd86 	bl	8008c68 <__i2b>
 800815c:	4607      	mov	r7, r0
 800815e:	2d00      	cmp	r5, #0
 8008160:	dd0c      	ble.n	800817c <_dtoa_r+0x754>
 8008162:	9b05      	ldr	r3, [sp, #20]
 8008164:	2b00      	cmp	r3, #0
 8008166:	dd09      	ble.n	800817c <_dtoa_r+0x754>
 8008168:	42ab      	cmp	r3, r5
 800816a:	9a04      	ldr	r2, [sp, #16]
 800816c:	bfa8      	it	ge
 800816e:	462b      	movge	r3, r5
 8008170:	1ad2      	subs	r2, r2, r3
 8008172:	9204      	str	r2, [sp, #16]
 8008174:	9a05      	ldr	r2, [sp, #20]
 8008176:	1aed      	subs	r5, r5, r3
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	9305      	str	r3, [sp, #20]
 800817c:	9b07      	ldr	r3, [sp, #28]
 800817e:	b31b      	cbz	r3, 80081c8 <_dtoa_r+0x7a0>
 8008180:	9b08      	ldr	r3, [sp, #32]
 8008182:	2b00      	cmp	r3, #0
 8008184:	f000 80af 	beq.w	80082e6 <_dtoa_r+0x8be>
 8008188:	2e00      	cmp	r6, #0
 800818a:	dd13      	ble.n	80081b4 <_dtoa_r+0x78c>
 800818c:	4639      	mov	r1, r7
 800818e:	4632      	mov	r2, r6
 8008190:	4620      	mov	r0, r4
 8008192:	f000 fe29 	bl	8008de8 <__pow5mult>
 8008196:	ee18 2a10 	vmov	r2, s16
 800819a:	4601      	mov	r1, r0
 800819c:	4607      	mov	r7, r0
 800819e:	4620      	mov	r0, r4
 80081a0:	f000 fd78 	bl	8008c94 <__multiply>
 80081a4:	ee18 1a10 	vmov	r1, s16
 80081a8:	4680      	mov	r8, r0
 80081aa:	4620      	mov	r0, r4
 80081ac:	f000 fca4 	bl	8008af8 <_Bfree>
 80081b0:	ee08 8a10 	vmov	s16, r8
 80081b4:	9b07      	ldr	r3, [sp, #28]
 80081b6:	1b9a      	subs	r2, r3, r6
 80081b8:	d006      	beq.n	80081c8 <_dtoa_r+0x7a0>
 80081ba:	ee18 1a10 	vmov	r1, s16
 80081be:	4620      	mov	r0, r4
 80081c0:	f000 fe12 	bl	8008de8 <__pow5mult>
 80081c4:	ee08 0a10 	vmov	s16, r0
 80081c8:	2101      	movs	r1, #1
 80081ca:	4620      	mov	r0, r4
 80081cc:	f000 fd4c 	bl	8008c68 <__i2b>
 80081d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	4606      	mov	r6, r0
 80081d6:	f340 8088 	ble.w	80082ea <_dtoa_r+0x8c2>
 80081da:	461a      	mov	r2, r3
 80081dc:	4601      	mov	r1, r0
 80081de:	4620      	mov	r0, r4
 80081e0:	f000 fe02 	bl	8008de8 <__pow5mult>
 80081e4:	9b06      	ldr	r3, [sp, #24]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	4606      	mov	r6, r0
 80081ea:	f340 8081 	ble.w	80082f0 <_dtoa_r+0x8c8>
 80081ee:	f04f 0800 	mov.w	r8, #0
 80081f2:	6933      	ldr	r3, [r6, #16]
 80081f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80081f8:	6918      	ldr	r0, [r3, #16]
 80081fa:	f000 fce5 	bl	8008bc8 <__hi0bits>
 80081fe:	f1c0 0020 	rsb	r0, r0, #32
 8008202:	9b05      	ldr	r3, [sp, #20]
 8008204:	4418      	add	r0, r3
 8008206:	f010 001f 	ands.w	r0, r0, #31
 800820a:	f000 8092 	beq.w	8008332 <_dtoa_r+0x90a>
 800820e:	f1c0 0320 	rsb	r3, r0, #32
 8008212:	2b04      	cmp	r3, #4
 8008214:	f340 808a 	ble.w	800832c <_dtoa_r+0x904>
 8008218:	f1c0 001c 	rsb	r0, r0, #28
 800821c:	9b04      	ldr	r3, [sp, #16]
 800821e:	4403      	add	r3, r0
 8008220:	9304      	str	r3, [sp, #16]
 8008222:	9b05      	ldr	r3, [sp, #20]
 8008224:	4403      	add	r3, r0
 8008226:	4405      	add	r5, r0
 8008228:	9305      	str	r3, [sp, #20]
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	2b00      	cmp	r3, #0
 800822e:	dd07      	ble.n	8008240 <_dtoa_r+0x818>
 8008230:	ee18 1a10 	vmov	r1, s16
 8008234:	461a      	mov	r2, r3
 8008236:	4620      	mov	r0, r4
 8008238:	f000 fe30 	bl	8008e9c <__lshift>
 800823c:	ee08 0a10 	vmov	s16, r0
 8008240:	9b05      	ldr	r3, [sp, #20]
 8008242:	2b00      	cmp	r3, #0
 8008244:	dd05      	ble.n	8008252 <_dtoa_r+0x82a>
 8008246:	4631      	mov	r1, r6
 8008248:	461a      	mov	r2, r3
 800824a:	4620      	mov	r0, r4
 800824c:	f000 fe26 	bl	8008e9c <__lshift>
 8008250:	4606      	mov	r6, r0
 8008252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008254:	2b00      	cmp	r3, #0
 8008256:	d06e      	beq.n	8008336 <_dtoa_r+0x90e>
 8008258:	ee18 0a10 	vmov	r0, s16
 800825c:	4631      	mov	r1, r6
 800825e:	f000 fe8d 	bl	8008f7c <__mcmp>
 8008262:	2800      	cmp	r0, #0
 8008264:	da67      	bge.n	8008336 <_dtoa_r+0x90e>
 8008266:	9b00      	ldr	r3, [sp, #0]
 8008268:	3b01      	subs	r3, #1
 800826a:	ee18 1a10 	vmov	r1, s16
 800826e:	9300      	str	r3, [sp, #0]
 8008270:	220a      	movs	r2, #10
 8008272:	2300      	movs	r3, #0
 8008274:	4620      	mov	r0, r4
 8008276:	f000 fc61 	bl	8008b3c <__multadd>
 800827a:	9b08      	ldr	r3, [sp, #32]
 800827c:	ee08 0a10 	vmov	s16, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 81b1 	beq.w	80085e8 <_dtoa_r+0xbc0>
 8008286:	2300      	movs	r3, #0
 8008288:	4639      	mov	r1, r7
 800828a:	220a      	movs	r2, #10
 800828c:	4620      	mov	r0, r4
 800828e:	f000 fc55 	bl	8008b3c <__multadd>
 8008292:	9b02      	ldr	r3, [sp, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	4607      	mov	r7, r0
 8008298:	f300 808e 	bgt.w	80083b8 <_dtoa_r+0x990>
 800829c:	9b06      	ldr	r3, [sp, #24]
 800829e:	2b02      	cmp	r3, #2
 80082a0:	dc51      	bgt.n	8008346 <_dtoa_r+0x91e>
 80082a2:	e089      	b.n	80083b8 <_dtoa_r+0x990>
 80082a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082aa:	e74b      	b.n	8008144 <_dtoa_r+0x71c>
 80082ac:	9b03      	ldr	r3, [sp, #12]
 80082ae:	1e5e      	subs	r6, r3, #1
 80082b0:	9b07      	ldr	r3, [sp, #28]
 80082b2:	42b3      	cmp	r3, r6
 80082b4:	bfbf      	itttt	lt
 80082b6:	9b07      	ldrlt	r3, [sp, #28]
 80082b8:	9607      	strlt	r6, [sp, #28]
 80082ba:	1af2      	sublt	r2, r6, r3
 80082bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80082be:	bfb6      	itet	lt
 80082c0:	189b      	addlt	r3, r3, r2
 80082c2:	1b9e      	subge	r6, r3, r6
 80082c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80082c6:	9b03      	ldr	r3, [sp, #12]
 80082c8:	bfb8      	it	lt
 80082ca:	2600      	movlt	r6, #0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfb7      	itett	lt
 80082d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80082d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80082d8:	1a9d      	sublt	r5, r3, r2
 80082da:	2300      	movlt	r3, #0
 80082dc:	e734      	b.n	8008148 <_dtoa_r+0x720>
 80082de:	9e07      	ldr	r6, [sp, #28]
 80082e0:	9d04      	ldr	r5, [sp, #16]
 80082e2:	9f08      	ldr	r7, [sp, #32]
 80082e4:	e73b      	b.n	800815e <_dtoa_r+0x736>
 80082e6:	9a07      	ldr	r2, [sp, #28]
 80082e8:	e767      	b.n	80081ba <_dtoa_r+0x792>
 80082ea:	9b06      	ldr	r3, [sp, #24]
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	dc18      	bgt.n	8008322 <_dtoa_r+0x8fa>
 80082f0:	f1ba 0f00 	cmp.w	sl, #0
 80082f4:	d115      	bne.n	8008322 <_dtoa_r+0x8fa>
 80082f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082fa:	b993      	cbnz	r3, 8008322 <_dtoa_r+0x8fa>
 80082fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008300:	0d1b      	lsrs	r3, r3, #20
 8008302:	051b      	lsls	r3, r3, #20
 8008304:	b183      	cbz	r3, 8008328 <_dtoa_r+0x900>
 8008306:	9b04      	ldr	r3, [sp, #16]
 8008308:	3301      	adds	r3, #1
 800830a:	9304      	str	r3, [sp, #16]
 800830c:	9b05      	ldr	r3, [sp, #20]
 800830e:	3301      	adds	r3, #1
 8008310:	9305      	str	r3, [sp, #20]
 8008312:	f04f 0801 	mov.w	r8, #1
 8008316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008318:	2b00      	cmp	r3, #0
 800831a:	f47f af6a 	bne.w	80081f2 <_dtoa_r+0x7ca>
 800831e:	2001      	movs	r0, #1
 8008320:	e76f      	b.n	8008202 <_dtoa_r+0x7da>
 8008322:	f04f 0800 	mov.w	r8, #0
 8008326:	e7f6      	b.n	8008316 <_dtoa_r+0x8ee>
 8008328:	4698      	mov	r8, r3
 800832a:	e7f4      	b.n	8008316 <_dtoa_r+0x8ee>
 800832c:	f43f af7d 	beq.w	800822a <_dtoa_r+0x802>
 8008330:	4618      	mov	r0, r3
 8008332:	301c      	adds	r0, #28
 8008334:	e772      	b.n	800821c <_dtoa_r+0x7f4>
 8008336:	9b03      	ldr	r3, [sp, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	dc37      	bgt.n	80083ac <_dtoa_r+0x984>
 800833c:	9b06      	ldr	r3, [sp, #24]
 800833e:	2b02      	cmp	r3, #2
 8008340:	dd34      	ble.n	80083ac <_dtoa_r+0x984>
 8008342:	9b03      	ldr	r3, [sp, #12]
 8008344:	9302      	str	r3, [sp, #8]
 8008346:	9b02      	ldr	r3, [sp, #8]
 8008348:	b96b      	cbnz	r3, 8008366 <_dtoa_r+0x93e>
 800834a:	4631      	mov	r1, r6
 800834c:	2205      	movs	r2, #5
 800834e:	4620      	mov	r0, r4
 8008350:	f000 fbf4 	bl	8008b3c <__multadd>
 8008354:	4601      	mov	r1, r0
 8008356:	4606      	mov	r6, r0
 8008358:	ee18 0a10 	vmov	r0, s16
 800835c:	f000 fe0e 	bl	8008f7c <__mcmp>
 8008360:	2800      	cmp	r0, #0
 8008362:	f73f adbb 	bgt.w	8007edc <_dtoa_r+0x4b4>
 8008366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008368:	9d01      	ldr	r5, [sp, #4]
 800836a:	43db      	mvns	r3, r3
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	f04f 0800 	mov.w	r8, #0
 8008372:	4631      	mov	r1, r6
 8008374:	4620      	mov	r0, r4
 8008376:	f000 fbbf 	bl	8008af8 <_Bfree>
 800837a:	2f00      	cmp	r7, #0
 800837c:	f43f aea4 	beq.w	80080c8 <_dtoa_r+0x6a0>
 8008380:	f1b8 0f00 	cmp.w	r8, #0
 8008384:	d005      	beq.n	8008392 <_dtoa_r+0x96a>
 8008386:	45b8      	cmp	r8, r7
 8008388:	d003      	beq.n	8008392 <_dtoa_r+0x96a>
 800838a:	4641      	mov	r1, r8
 800838c:	4620      	mov	r0, r4
 800838e:	f000 fbb3 	bl	8008af8 <_Bfree>
 8008392:	4639      	mov	r1, r7
 8008394:	4620      	mov	r0, r4
 8008396:	f000 fbaf 	bl	8008af8 <_Bfree>
 800839a:	e695      	b.n	80080c8 <_dtoa_r+0x6a0>
 800839c:	2600      	movs	r6, #0
 800839e:	4637      	mov	r7, r6
 80083a0:	e7e1      	b.n	8008366 <_dtoa_r+0x93e>
 80083a2:	9700      	str	r7, [sp, #0]
 80083a4:	4637      	mov	r7, r6
 80083a6:	e599      	b.n	8007edc <_dtoa_r+0x4b4>
 80083a8:	40240000 	.word	0x40240000
 80083ac:	9b08      	ldr	r3, [sp, #32]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 80ca 	beq.w	8008548 <_dtoa_r+0xb20>
 80083b4:	9b03      	ldr	r3, [sp, #12]
 80083b6:	9302      	str	r3, [sp, #8]
 80083b8:	2d00      	cmp	r5, #0
 80083ba:	dd05      	ble.n	80083c8 <_dtoa_r+0x9a0>
 80083bc:	4639      	mov	r1, r7
 80083be:	462a      	mov	r2, r5
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 fd6b 	bl	8008e9c <__lshift>
 80083c6:	4607      	mov	r7, r0
 80083c8:	f1b8 0f00 	cmp.w	r8, #0
 80083cc:	d05b      	beq.n	8008486 <_dtoa_r+0xa5e>
 80083ce:	6879      	ldr	r1, [r7, #4]
 80083d0:	4620      	mov	r0, r4
 80083d2:	f000 fb51 	bl	8008a78 <_Balloc>
 80083d6:	4605      	mov	r5, r0
 80083d8:	b928      	cbnz	r0, 80083e6 <_dtoa_r+0x9be>
 80083da:	4b87      	ldr	r3, [pc, #540]	; (80085f8 <_dtoa_r+0xbd0>)
 80083dc:	4602      	mov	r2, r0
 80083de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80083e2:	f7ff bb3b 	b.w	8007a5c <_dtoa_r+0x34>
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	3202      	adds	r2, #2
 80083ea:	0092      	lsls	r2, r2, #2
 80083ec:	f107 010c 	add.w	r1, r7, #12
 80083f0:	300c      	adds	r0, #12
 80083f2:	f000 fb33 	bl	8008a5c <memcpy>
 80083f6:	2201      	movs	r2, #1
 80083f8:	4629      	mov	r1, r5
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 fd4e 	bl	8008e9c <__lshift>
 8008400:	9b01      	ldr	r3, [sp, #4]
 8008402:	f103 0901 	add.w	r9, r3, #1
 8008406:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800840a:	4413      	add	r3, r2
 800840c:	9305      	str	r3, [sp, #20]
 800840e:	f00a 0301 	and.w	r3, sl, #1
 8008412:	46b8      	mov	r8, r7
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	4607      	mov	r7, r0
 8008418:	4631      	mov	r1, r6
 800841a:	ee18 0a10 	vmov	r0, s16
 800841e:	f7ff fa77 	bl	8007910 <quorem>
 8008422:	4641      	mov	r1, r8
 8008424:	9002      	str	r0, [sp, #8]
 8008426:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800842a:	ee18 0a10 	vmov	r0, s16
 800842e:	f000 fda5 	bl	8008f7c <__mcmp>
 8008432:	463a      	mov	r2, r7
 8008434:	9003      	str	r0, [sp, #12]
 8008436:	4631      	mov	r1, r6
 8008438:	4620      	mov	r0, r4
 800843a:	f000 fdbb 	bl	8008fb4 <__mdiff>
 800843e:	68c2      	ldr	r2, [r0, #12]
 8008440:	f109 3bff 	add.w	fp, r9, #4294967295
 8008444:	4605      	mov	r5, r0
 8008446:	bb02      	cbnz	r2, 800848a <_dtoa_r+0xa62>
 8008448:	4601      	mov	r1, r0
 800844a:	ee18 0a10 	vmov	r0, s16
 800844e:	f000 fd95 	bl	8008f7c <__mcmp>
 8008452:	4602      	mov	r2, r0
 8008454:	4629      	mov	r1, r5
 8008456:	4620      	mov	r0, r4
 8008458:	9207      	str	r2, [sp, #28]
 800845a:	f000 fb4d 	bl	8008af8 <_Bfree>
 800845e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008462:	ea43 0102 	orr.w	r1, r3, r2
 8008466:	9b04      	ldr	r3, [sp, #16]
 8008468:	430b      	orrs	r3, r1
 800846a:	464d      	mov	r5, r9
 800846c:	d10f      	bne.n	800848e <_dtoa_r+0xa66>
 800846e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008472:	d02a      	beq.n	80084ca <_dtoa_r+0xaa2>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	2b00      	cmp	r3, #0
 8008478:	dd02      	ble.n	8008480 <_dtoa_r+0xa58>
 800847a:	9b02      	ldr	r3, [sp, #8]
 800847c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008480:	f88b a000 	strb.w	sl, [fp]
 8008484:	e775      	b.n	8008372 <_dtoa_r+0x94a>
 8008486:	4638      	mov	r0, r7
 8008488:	e7ba      	b.n	8008400 <_dtoa_r+0x9d8>
 800848a:	2201      	movs	r2, #1
 800848c:	e7e2      	b.n	8008454 <_dtoa_r+0xa2c>
 800848e:	9b03      	ldr	r3, [sp, #12]
 8008490:	2b00      	cmp	r3, #0
 8008492:	db04      	blt.n	800849e <_dtoa_r+0xa76>
 8008494:	9906      	ldr	r1, [sp, #24]
 8008496:	430b      	orrs	r3, r1
 8008498:	9904      	ldr	r1, [sp, #16]
 800849a:	430b      	orrs	r3, r1
 800849c:	d122      	bne.n	80084e4 <_dtoa_r+0xabc>
 800849e:	2a00      	cmp	r2, #0
 80084a0:	ddee      	ble.n	8008480 <_dtoa_r+0xa58>
 80084a2:	ee18 1a10 	vmov	r1, s16
 80084a6:	2201      	movs	r2, #1
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fcf7 	bl	8008e9c <__lshift>
 80084ae:	4631      	mov	r1, r6
 80084b0:	ee08 0a10 	vmov	s16, r0
 80084b4:	f000 fd62 	bl	8008f7c <__mcmp>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	dc03      	bgt.n	80084c4 <_dtoa_r+0xa9c>
 80084bc:	d1e0      	bne.n	8008480 <_dtoa_r+0xa58>
 80084be:	f01a 0f01 	tst.w	sl, #1
 80084c2:	d0dd      	beq.n	8008480 <_dtoa_r+0xa58>
 80084c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084c8:	d1d7      	bne.n	800847a <_dtoa_r+0xa52>
 80084ca:	2339      	movs	r3, #57	; 0x39
 80084cc:	f88b 3000 	strb.w	r3, [fp]
 80084d0:	462b      	mov	r3, r5
 80084d2:	461d      	mov	r5, r3
 80084d4:	3b01      	subs	r3, #1
 80084d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80084da:	2a39      	cmp	r2, #57	; 0x39
 80084dc:	d071      	beq.n	80085c2 <_dtoa_r+0xb9a>
 80084de:	3201      	adds	r2, #1
 80084e0:	701a      	strb	r2, [r3, #0]
 80084e2:	e746      	b.n	8008372 <_dtoa_r+0x94a>
 80084e4:	2a00      	cmp	r2, #0
 80084e6:	dd07      	ble.n	80084f8 <_dtoa_r+0xad0>
 80084e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084ec:	d0ed      	beq.n	80084ca <_dtoa_r+0xaa2>
 80084ee:	f10a 0301 	add.w	r3, sl, #1
 80084f2:	f88b 3000 	strb.w	r3, [fp]
 80084f6:	e73c      	b.n	8008372 <_dtoa_r+0x94a>
 80084f8:	9b05      	ldr	r3, [sp, #20]
 80084fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80084fe:	4599      	cmp	r9, r3
 8008500:	d047      	beq.n	8008592 <_dtoa_r+0xb6a>
 8008502:	ee18 1a10 	vmov	r1, s16
 8008506:	2300      	movs	r3, #0
 8008508:	220a      	movs	r2, #10
 800850a:	4620      	mov	r0, r4
 800850c:	f000 fb16 	bl	8008b3c <__multadd>
 8008510:	45b8      	cmp	r8, r7
 8008512:	ee08 0a10 	vmov	s16, r0
 8008516:	f04f 0300 	mov.w	r3, #0
 800851a:	f04f 020a 	mov.w	r2, #10
 800851e:	4641      	mov	r1, r8
 8008520:	4620      	mov	r0, r4
 8008522:	d106      	bne.n	8008532 <_dtoa_r+0xb0a>
 8008524:	f000 fb0a 	bl	8008b3c <__multadd>
 8008528:	4680      	mov	r8, r0
 800852a:	4607      	mov	r7, r0
 800852c:	f109 0901 	add.w	r9, r9, #1
 8008530:	e772      	b.n	8008418 <_dtoa_r+0x9f0>
 8008532:	f000 fb03 	bl	8008b3c <__multadd>
 8008536:	4639      	mov	r1, r7
 8008538:	4680      	mov	r8, r0
 800853a:	2300      	movs	r3, #0
 800853c:	220a      	movs	r2, #10
 800853e:	4620      	mov	r0, r4
 8008540:	f000 fafc 	bl	8008b3c <__multadd>
 8008544:	4607      	mov	r7, r0
 8008546:	e7f1      	b.n	800852c <_dtoa_r+0xb04>
 8008548:	9b03      	ldr	r3, [sp, #12]
 800854a:	9302      	str	r3, [sp, #8]
 800854c:	9d01      	ldr	r5, [sp, #4]
 800854e:	ee18 0a10 	vmov	r0, s16
 8008552:	4631      	mov	r1, r6
 8008554:	f7ff f9dc 	bl	8007910 <quorem>
 8008558:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800855c:	9b01      	ldr	r3, [sp, #4]
 800855e:	f805 ab01 	strb.w	sl, [r5], #1
 8008562:	1aea      	subs	r2, r5, r3
 8008564:	9b02      	ldr	r3, [sp, #8]
 8008566:	4293      	cmp	r3, r2
 8008568:	dd09      	ble.n	800857e <_dtoa_r+0xb56>
 800856a:	ee18 1a10 	vmov	r1, s16
 800856e:	2300      	movs	r3, #0
 8008570:	220a      	movs	r2, #10
 8008572:	4620      	mov	r0, r4
 8008574:	f000 fae2 	bl	8008b3c <__multadd>
 8008578:	ee08 0a10 	vmov	s16, r0
 800857c:	e7e7      	b.n	800854e <_dtoa_r+0xb26>
 800857e:	9b02      	ldr	r3, [sp, #8]
 8008580:	2b00      	cmp	r3, #0
 8008582:	bfc8      	it	gt
 8008584:	461d      	movgt	r5, r3
 8008586:	9b01      	ldr	r3, [sp, #4]
 8008588:	bfd8      	it	le
 800858a:	2501      	movle	r5, #1
 800858c:	441d      	add	r5, r3
 800858e:	f04f 0800 	mov.w	r8, #0
 8008592:	ee18 1a10 	vmov	r1, s16
 8008596:	2201      	movs	r2, #1
 8008598:	4620      	mov	r0, r4
 800859a:	f000 fc7f 	bl	8008e9c <__lshift>
 800859e:	4631      	mov	r1, r6
 80085a0:	ee08 0a10 	vmov	s16, r0
 80085a4:	f000 fcea 	bl	8008f7c <__mcmp>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	dc91      	bgt.n	80084d0 <_dtoa_r+0xaa8>
 80085ac:	d102      	bne.n	80085b4 <_dtoa_r+0xb8c>
 80085ae:	f01a 0f01 	tst.w	sl, #1
 80085b2:	d18d      	bne.n	80084d0 <_dtoa_r+0xaa8>
 80085b4:	462b      	mov	r3, r5
 80085b6:	461d      	mov	r5, r3
 80085b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085bc:	2a30      	cmp	r2, #48	; 0x30
 80085be:	d0fa      	beq.n	80085b6 <_dtoa_r+0xb8e>
 80085c0:	e6d7      	b.n	8008372 <_dtoa_r+0x94a>
 80085c2:	9a01      	ldr	r2, [sp, #4]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d184      	bne.n	80084d2 <_dtoa_r+0xaaa>
 80085c8:	9b00      	ldr	r3, [sp, #0]
 80085ca:	3301      	adds	r3, #1
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	2331      	movs	r3, #49	; 0x31
 80085d0:	7013      	strb	r3, [r2, #0]
 80085d2:	e6ce      	b.n	8008372 <_dtoa_r+0x94a>
 80085d4:	4b09      	ldr	r3, [pc, #36]	; (80085fc <_dtoa_r+0xbd4>)
 80085d6:	f7ff ba95 	b.w	8007b04 <_dtoa_r+0xdc>
 80085da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f47f aa6e 	bne.w	8007abe <_dtoa_r+0x96>
 80085e2:	4b07      	ldr	r3, [pc, #28]	; (8008600 <_dtoa_r+0xbd8>)
 80085e4:	f7ff ba8e 	b.w	8007b04 <_dtoa_r+0xdc>
 80085e8:	9b02      	ldr	r3, [sp, #8]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	dcae      	bgt.n	800854c <_dtoa_r+0xb24>
 80085ee:	9b06      	ldr	r3, [sp, #24]
 80085f0:	2b02      	cmp	r3, #2
 80085f2:	f73f aea8 	bgt.w	8008346 <_dtoa_r+0x91e>
 80085f6:	e7a9      	b.n	800854c <_dtoa_r+0xb24>
 80085f8:	0800a113 	.word	0x0800a113
 80085fc:	0800a070 	.word	0x0800a070
 8008600:	0800a094 	.word	0x0800a094

08008604 <__sflush_r>:
 8008604:	898a      	ldrh	r2, [r1, #12]
 8008606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800860a:	4605      	mov	r5, r0
 800860c:	0710      	lsls	r0, r2, #28
 800860e:	460c      	mov	r4, r1
 8008610:	d458      	bmi.n	80086c4 <__sflush_r+0xc0>
 8008612:	684b      	ldr	r3, [r1, #4]
 8008614:	2b00      	cmp	r3, #0
 8008616:	dc05      	bgt.n	8008624 <__sflush_r+0x20>
 8008618:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800861a:	2b00      	cmp	r3, #0
 800861c:	dc02      	bgt.n	8008624 <__sflush_r+0x20>
 800861e:	2000      	movs	r0, #0
 8008620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008624:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008626:	2e00      	cmp	r6, #0
 8008628:	d0f9      	beq.n	800861e <__sflush_r+0x1a>
 800862a:	2300      	movs	r3, #0
 800862c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008630:	682f      	ldr	r7, [r5, #0]
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	d032      	beq.n	800869c <__sflush_r+0x98>
 8008636:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	075a      	lsls	r2, r3, #29
 800863c:	d505      	bpl.n	800864a <__sflush_r+0x46>
 800863e:	6863      	ldr	r3, [r4, #4]
 8008640:	1ac0      	subs	r0, r0, r3
 8008642:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008644:	b10b      	cbz	r3, 800864a <__sflush_r+0x46>
 8008646:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008648:	1ac0      	subs	r0, r0, r3
 800864a:	2300      	movs	r3, #0
 800864c:	4602      	mov	r2, r0
 800864e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008650:	6a21      	ldr	r1, [r4, #32]
 8008652:	4628      	mov	r0, r5
 8008654:	47b0      	blx	r6
 8008656:	1c43      	adds	r3, r0, #1
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	d106      	bne.n	800866a <__sflush_r+0x66>
 800865c:	6829      	ldr	r1, [r5, #0]
 800865e:	291d      	cmp	r1, #29
 8008660:	d82c      	bhi.n	80086bc <__sflush_r+0xb8>
 8008662:	4a2a      	ldr	r2, [pc, #168]	; (800870c <__sflush_r+0x108>)
 8008664:	40ca      	lsrs	r2, r1
 8008666:	07d6      	lsls	r6, r2, #31
 8008668:	d528      	bpl.n	80086bc <__sflush_r+0xb8>
 800866a:	2200      	movs	r2, #0
 800866c:	6062      	str	r2, [r4, #4]
 800866e:	04d9      	lsls	r1, r3, #19
 8008670:	6922      	ldr	r2, [r4, #16]
 8008672:	6022      	str	r2, [r4, #0]
 8008674:	d504      	bpl.n	8008680 <__sflush_r+0x7c>
 8008676:	1c42      	adds	r2, r0, #1
 8008678:	d101      	bne.n	800867e <__sflush_r+0x7a>
 800867a:	682b      	ldr	r3, [r5, #0]
 800867c:	b903      	cbnz	r3, 8008680 <__sflush_r+0x7c>
 800867e:	6560      	str	r0, [r4, #84]	; 0x54
 8008680:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008682:	602f      	str	r7, [r5, #0]
 8008684:	2900      	cmp	r1, #0
 8008686:	d0ca      	beq.n	800861e <__sflush_r+0x1a>
 8008688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800868c:	4299      	cmp	r1, r3
 800868e:	d002      	beq.n	8008696 <__sflush_r+0x92>
 8008690:	4628      	mov	r0, r5
 8008692:	f000 fd8b 	bl	80091ac <_free_r>
 8008696:	2000      	movs	r0, #0
 8008698:	6360      	str	r0, [r4, #52]	; 0x34
 800869a:	e7c1      	b.n	8008620 <__sflush_r+0x1c>
 800869c:	6a21      	ldr	r1, [r4, #32]
 800869e:	2301      	movs	r3, #1
 80086a0:	4628      	mov	r0, r5
 80086a2:	47b0      	blx	r6
 80086a4:	1c41      	adds	r1, r0, #1
 80086a6:	d1c7      	bne.n	8008638 <__sflush_r+0x34>
 80086a8:	682b      	ldr	r3, [r5, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0c4      	beq.n	8008638 <__sflush_r+0x34>
 80086ae:	2b1d      	cmp	r3, #29
 80086b0:	d001      	beq.n	80086b6 <__sflush_r+0xb2>
 80086b2:	2b16      	cmp	r3, #22
 80086b4:	d101      	bne.n	80086ba <__sflush_r+0xb6>
 80086b6:	602f      	str	r7, [r5, #0]
 80086b8:	e7b1      	b.n	800861e <__sflush_r+0x1a>
 80086ba:	89a3      	ldrh	r3, [r4, #12]
 80086bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086c0:	81a3      	strh	r3, [r4, #12]
 80086c2:	e7ad      	b.n	8008620 <__sflush_r+0x1c>
 80086c4:	690f      	ldr	r7, [r1, #16]
 80086c6:	2f00      	cmp	r7, #0
 80086c8:	d0a9      	beq.n	800861e <__sflush_r+0x1a>
 80086ca:	0793      	lsls	r3, r2, #30
 80086cc:	680e      	ldr	r6, [r1, #0]
 80086ce:	bf08      	it	eq
 80086d0:	694b      	ldreq	r3, [r1, #20]
 80086d2:	600f      	str	r7, [r1, #0]
 80086d4:	bf18      	it	ne
 80086d6:	2300      	movne	r3, #0
 80086d8:	eba6 0807 	sub.w	r8, r6, r7
 80086dc:	608b      	str	r3, [r1, #8]
 80086de:	f1b8 0f00 	cmp.w	r8, #0
 80086e2:	dd9c      	ble.n	800861e <__sflush_r+0x1a>
 80086e4:	6a21      	ldr	r1, [r4, #32]
 80086e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80086e8:	4643      	mov	r3, r8
 80086ea:	463a      	mov	r2, r7
 80086ec:	4628      	mov	r0, r5
 80086ee:	47b0      	blx	r6
 80086f0:	2800      	cmp	r0, #0
 80086f2:	dc06      	bgt.n	8008702 <__sflush_r+0xfe>
 80086f4:	89a3      	ldrh	r3, [r4, #12]
 80086f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086fa:	81a3      	strh	r3, [r4, #12]
 80086fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008700:	e78e      	b.n	8008620 <__sflush_r+0x1c>
 8008702:	4407      	add	r7, r0
 8008704:	eba8 0800 	sub.w	r8, r8, r0
 8008708:	e7e9      	b.n	80086de <__sflush_r+0xda>
 800870a:	bf00      	nop
 800870c:	20400001 	.word	0x20400001

08008710 <_fflush_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	690b      	ldr	r3, [r1, #16]
 8008714:	4605      	mov	r5, r0
 8008716:	460c      	mov	r4, r1
 8008718:	b913      	cbnz	r3, 8008720 <_fflush_r+0x10>
 800871a:	2500      	movs	r5, #0
 800871c:	4628      	mov	r0, r5
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	b118      	cbz	r0, 800872a <_fflush_r+0x1a>
 8008722:	6983      	ldr	r3, [r0, #24]
 8008724:	b90b      	cbnz	r3, 800872a <_fflush_r+0x1a>
 8008726:	f000 f887 	bl	8008838 <__sinit>
 800872a:	4b14      	ldr	r3, [pc, #80]	; (800877c <_fflush_r+0x6c>)
 800872c:	429c      	cmp	r4, r3
 800872e:	d11b      	bne.n	8008768 <_fflush_r+0x58>
 8008730:	686c      	ldr	r4, [r5, #4]
 8008732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d0ef      	beq.n	800871a <_fflush_r+0xa>
 800873a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800873c:	07d0      	lsls	r0, r2, #31
 800873e:	d404      	bmi.n	800874a <_fflush_r+0x3a>
 8008740:	0599      	lsls	r1, r3, #22
 8008742:	d402      	bmi.n	800874a <_fflush_r+0x3a>
 8008744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008746:	f000 f91a 	bl	800897e <__retarget_lock_acquire_recursive>
 800874a:	4628      	mov	r0, r5
 800874c:	4621      	mov	r1, r4
 800874e:	f7ff ff59 	bl	8008604 <__sflush_r>
 8008752:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008754:	07da      	lsls	r2, r3, #31
 8008756:	4605      	mov	r5, r0
 8008758:	d4e0      	bmi.n	800871c <_fflush_r+0xc>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	059b      	lsls	r3, r3, #22
 800875e:	d4dd      	bmi.n	800871c <_fflush_r+0xc>
 8008760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008762:	f000 f90d 	bl	8008980 <__retarget_lock_release_recursive>
 8008766:	e7d9      	b.n	800871c <_fflush_r+0xc>
 8008768:	4b05      	ldr	r3, [pc, #20]	; (8008780 <_fflush_r+0x70>)
 800876a:	429c      	cmp	r4, r3
 800876c:	d101      	bne.n	8008772 <_fflush_r+0x62>
 800876e:	68ac      	ldr	r4, [r5, #8]
 8008770:	e7df      	b.n	8008732 <_fflush_r+0x22>
 8008772:	4b04      	ldr	r3, [pc, #16]	; (8008784 <_fflush_r+0x74>)
 8008774:	429c      	cmp	r4, r3
 8008776:	bf08      	it	eq
 8008778:	68ec      	ldreq	r4, [r5, #12]
 800877a:	e7da      	b.n	8008732 <_fflush_r+0x22>
 800877c:	0800a144 	.word	0x0800a144
 8008780:	0800a164 	.word	0x0800a164
 8008784:	0800a124 	.word	0x0800a124

08008788 <std>:
 8008788:	2300      	movs	r3, #0
 800878a:	b510      	push	{r4, lr}
 800878c:	4604      	mov	r4, r0
 800878e:	e9c0 3300 	strd	r3, r3, [r0]
 8008792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008796:	6083      	str	r3, [r0, #8]
 8008798:	8181      	strh	r1, [r0, #12]
 800879a:	6643      	str	r3, [r0, #100]	; 0x64
 800879c:	81c2      	strh	r2, [r0, #14]
 800879e:	6183      	str	r3, [r0, #24]
 80087a0:	4619      	mov	r1, r3
 80087a2:	2208      	movs	r2, #8
 80087a4:	305c      	adds	r0, #92	; 0x5c
 80087a6:	f7fe fabd 	bl	8006d24 <memset>
 80087aa:	4b05      	ldr	r3, [pc, #20]	; (80087c0 <std+0x38>)
 80087ac:	6263      	str	r3, [r4, #36]	; 0x24
 80087ae:	4b05      	ldr	r3, [pc, #20]	; (80087c4 <std+0x3c>)
 80087b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80087b2:	4b05      	ldr	r3, [pc, #20]	; (80087c8 <std+0x40>)
 80087b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087b6:	4b05      	ldr	r3, [pc, #20]	; (80087cc <std+0x44>)
 80087b8:	6224      	str	r4, [r4, #32]
 80087ba:	6323      	str	r3, [r4, #48]	; 0x30
 80087bc:	bd10      	pop	{r4, pc}
 80087be:	bf00      	nop
 80087c0:	08009989 	.word	0x08009989
 80087c4:	080099ab 	.word	0x080099ab
 80087c8:	080099e3 	.word	0x080099e3
 80087cc:	08009a07 	.word	0x08009a07

080087d0 <_cleanup_r>:
 80087d0:	4901      	ldr	r1, [pc, #4]	; (80087d8 <_cleanup_r+0x8>)
 80087d2:	f000 b8af 	b.w	8008934 <_fwalk_reent>
 80087d6:	bf00      	nop
 80087d8:	08008711 	.word	0x08008711

080087dc <__sfmoreglue>:
 80087dc:	b570      	push	{r4, r5, r6, lr}
 80087de:	2268      	movs	r2, #104	; 0x68
 80087e0:	1e4d      	subs	r5, r1, #1
 80087e2:	4355      	muls	r5, r2
 80087e4:	460e      	mov	r6, r1
 80087e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80087ea:	f000 fd4b 	bl	8009284 <_malloc_r>
 80087ee:	4604      	mov	r4, r0
 80087f0:	b140      	cbz	r0, 8008804 <__sfmoreglue+0x28>
 80087f2:	2100      	movs	r1, #0
 80087f4:	e9c0 1600 	strd	r1, r6, [r0]
 80087f8:	300c      	adds	r0, #12
 80087fa:	60a0      	str	r0, [r4, #8]
 80087fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008800:	f7fe fa90 	bl	8006d24 <memset>
 8008804:	4620      	mov	r0, r4
 8008806:	bd70      	pop	{r4, r5, r6, pc}

08008808 <__sfp_lock_acquire>:
 8008808:	4801      	ldr	r0, [pc, #4]	; (8008810 <__sfp_lock_acquire+0x8>)
 800880a:	f000 b8b8 	b.w	800897e <__retarget_lock_acquire_recursive>
 800880e:	bf00      	nop
 8008810:	20000405 	.word	0x20000405

08008814 <__sfp_lock_release>:
 8008814:	4801      	ldr	r0, [pc, #4]	; (800881c <__sfp_lock_release+0x8>)
 8008816:	f000 b8b3 	b.w	8008980 <__retarget_lock_release_recursive>
 800881a:	bf00      	nop
 800881c:	20000405 	.word	0x20000405

08008820 <__sinit_lock_acquire>:
 8008820:	4801      	ldr	r0, [pc, #4]	; (8008828 <__sinit_lock_acquire+0x8>)
 8008822:	f000 b8ac 	b.w	800897e <__retarget_lock_acquire_recursive>
 8008826:	bf00      	nop
 8008828:	20000406 	.word	0x20000406

0800882c <__sinit_lock_release>:
 800882c:	4801      	ldr	r0, [pc, #4]	; (8008834 <__sinit_lock_release+0x8>)
 800882e:	f000 b8a7 	b.w	8008980 <__retarget_lock_release_recursive>
 8008832:	bf00      	nop
 8008834:	20000406 	.word	0x20000406

08008838 <__sinit>:
 8008838:	b510      	push	{r4, lr}
 800883a:	4604      	mov	r4, r0
 800883c:	f7ff fff0 	bl	8008820 <__sinit_lock_acquire>
 8008840:	69a3      	ldr	r3, [r4, #24]
 8008842:	b11b      	cbz	r3, 800884c <__sinit+0x14>
 8008844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008848:	f7ff bff0 	b.w	800882c <__sinit_lock_release>
 800884c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008850:	6523      	str	r3, [r4, #80]	; 0x50
 8008852:	4b13      	ldr	r3, [pc, #76]	; (80088a0 <__sinit+0x68>)
 8008854:	4a13      	ldr	r2, [pc, #76]	; (80088a4 <__sinit+0x6c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	62a2      	str	r2, [r4, #40]	; 0x28
 800885a:	42a3      	cmp	r3, r4
 800885c:	bf04      	itt	eq
 800885e:	2301      	moveq	r3, #1
 8008860:	61a3      	streq	r3, [r4, #24]
 8008862:	4620      	mov	r0, r4
 8008864:	f000 f820 	bl	80088a8 <__sfp>
 8008868:	6060      	str	r0, [r4, #4]
 800886a:	4620      	mov	r0, r4
 800886c:	f000 f81c 	bl	80088a8 <__sfp>
 8008870:	60a0      	str	r0, [r4, #8]
 8008872:	4620      	mov	r0, r4
 8008874:	f000 f818 	bl	80088a8 <__sfp>
 8008878:	2200      	movs	r2, #0
 800887a:	60e0      	str	r0, [r4, #12]
 800887c:	2104      	movs	r1, #4
 800887e:	6860      	ldr	r0, [r4, #4]
 8008880:	f7ff ff82 	bl	8008788 <std>
 8008884:	68a0      	ldr	r0, [r4, #8]
 8008886:	2201      	movs	r2, #1
 8008888:	2109      	movs	r1, #9
 800888a:	f7ff ff7d 	bl	8008788 <std>
 800888e:	68e0      	ldr	r0, [r4, #12]
 8008890:	2202      	movs	r2, #2
 8008892:	2112      	movs	r1, #18
 8008894:	f7ff ff78 	bl	8008788 <std>
 8008898:	2301      	movs	r3, #1
 800889a:	61a3      	str	r3, [r4, #24]
 800889c:	e7d2      	b.n	8008844 <__sinit+0xc>
 800889e:	bf00      	nop
 80088a0:	0800a05c 	.word	0x0800a05c
 80088a4:	080087d1 	.word	0x080087d1

080088a8 <__sfp>:
 80088a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088aa:	4607      	mov	r7, r0
 80088ac:	f7ff ffac 	bl	8008808 <__sfp_lock_acquire>
 80088b0:	4b1e      	ldr	r3, [pc, #120]	; (800892c <__sfp+0x84>)
 80088b2:	681e      	ldr	r6, [r3, #0]
 80088b4:	69b3      	ldr	r3, [r6, #24]
 80088b6:	b913      	cbnz	r3, 80088be <__sfp+0x16>
 80088b8:	4630      	mov	r0, r6
 80088ba:	f7ff ffbd 	bl	8008838 <__sinit>
 80088be:	3648      	adds	r6, #72	; 0x48
 80088c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088c4:	3b01      	subs	r3, #1
 80088c6:	d503      	bpl.n	80088d0 <__sfp+0x28>
 80088c8:	6833      	ldr	r3, [r6, #0]
 80088ca:	b30b      	cbz	r3, 8008910 <__sfp+0x68>
 80088cc:	6836      	ldr	r6, [r6, #0]
 80088ce:	e7f7      	b.n	80088c0 <__sfp+0x18>
 80088d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088d4:	b9d5      	cbnz	r5, 800890c <__sfp+0x64>
 80088d6:	4b16      	ldr	r3, [pc, #88]	; (8008930 <__sfp+0x88>)
 80088d8:	60e3      	str	r3, [r4, #12]
 80088da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088de:	6665      	str	r5, [r4, #100]	; 0x64
 80088e0:	f000 f84c 	bl	800897c <__retarget_lock_init_recursive>
 80088e4:	f7ff ff96 	bl	8008814 <__sfp_lock_release>
 80088e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80088ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80088f0:	6025      	str	r5, [r4, #0]
 80088f2:	61a5      	str	r5, [r4, #24]
 80088f4:	2208      	movs	r2, #8
 80088f6:	4629      	mov	r1, r5
 80088f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088fc:	f7fe fa12 	bl	8006d24 <memset>
 8008900:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008904:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008908:	4620      	mov	r0, r4
 800890a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800890c:	3468      	adds	r4, #104	; 0x68
 800890e:	e7d9      	b.n	80088c4 <__sfp+0x1c>
 8008910:	2104      	movs	r1, #4
 8008912:	4638      	mov	r0, r7
 8008914:	f7ff ff62 	bl	80087dc <__sfmoreglue>
 8008918:	4604      	mov	r4, r0
 800891a:	6030      	str	r0, [r6, #0]
 800891c:	2800      	cmp	r0, #0
 800891e:	d1d5      	bne.n	80088cc <__sfp+0x24>
 8008920:	f7ff ff78 	bl	8008814 <__sfp_lock_release>
 8008924:	230c      	movs	r3, #12
 8008926:	603b      	str	r3, [r7, #0]
 8008928:	e7ee      	b.n	8008908 <__sfp+0x60>
 800892a:	bf00      	nop
 800892c:	0800a05c 	.word	0x0800a05c
 8008930:	ffff0001 	.word	0xffff0001

08008934 <_fwalk_reent>:
 8008934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008938:	4606      	mov	r6, r0
 800893a:	4688      	mov	r8, r1
 800893c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008940:	2700      	movs	r7, #0
 8008942:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008946:	f1b9 0901 	subs.w	r9, r9, #1
 800894a:	d505      	bpl.n	8008958 <_fwalk_reent+0x24>
 800894c:	6824      	ldr	r4, [r4, #0]
 800894e:	2c00      	cmp	r4, #0
 8008950:	d1f7      	bne.n	8008942 <_fwalk_reent+0xe>
 8008952:	4638      	mov	r0, r7
 8008954:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008958:	89ab      	ldrh	r3, [r5, #12]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d907      	bls.n	800896e <_fwalk_reent+0x3a>
 800895e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008962:	3301      	adds	r3, #1
 8008964:	d003      	beq.n	800896e <_fwalk_reent+0x3a>
 8008966:	4629      	mov	r1, r5
 8008968:	4630      	mov	r0, r6
 800896a:	47c0      	blx	r8
 800896c:	4307      	orrs	r7, r0
 800896e:	3568      	adds	r5, #104	; 0x68
 8008970:	e7e9      	b.n	8008946 <_fwalk_reent+0x12>
	...

08008974 <_localeconv_r>:
 8008974:	4800      	ldr	r0, [pc, #0]	; (8008978 <_localeconv_r+0x4>)
 8008976:	4770      	bx	lr
 8008978:	20000168 	.word	0x20000168

0800897c <__retarget_lock_init_recursive>:
 800897c:	4770      	bx	lr

0800897e <__retarget_lock_acquire_recursive>:
 800897e:	4770      	bx	lr

08008980 <__retarget_lock_release_recursive>:
 8008980:	4770      	bx	lr

08008982 <__swhatbuf_r>:
 8008982:	b570      	push	{r4, r5, r6, lr}
 8008984:	460e      	mov	r6, r1
 8008986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800898a:	2900      	cmp	r1, #0
 800898c:	b096      	sub	sp, #88	; 0x58
 800898e:	4614      	mov	r4, r2
 8008990:	461d      	mov	r5, r3
 8008992:	da08      	bge.n	80089a6 <__swhatbuf_r+0x24>
 8008994:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	602a      	str	r2, [r5, #0]
 800899c:	061a      	lsls	r2, r3, #24
 800899e:	d410      	bmi.n	80089c2 <__swhatbuf_r+0x40>
 80089a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089a4:	e00e      	b.n	80089c4 <__swhatbuf_r+0x42>
 80089a6:	466a      	mov	r2, sp
 80089a8:	f001 f884 	bl	8009ab4 <_fstat_r>
 80089ac:	2800      	cmp	r0, #0
 80089ae:	dbf1      	blt.n	8008994 <__swhatbuf_r+0x12>
 80089b0:	9a01      	ldr	r2, [sp, #4]
 80089b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089ba:	425a      	negs	r2, r3
 80089bc:	415a      	adcs	r2, r3
 80089be:	602a      	str	r2, [r5, #0]
 80089c0:	e7ee      	b.n	80089a0 <__swhatbuf_r+0x1e>
 80089c2:	2340      	movs	r3, #64	; 0x40
 80089c4:	2000      	movs	r0, #0
 80089c6:	6023      	str	r3, [r4, #0]
 80089c8:	b016      	add	sp, #88	; 0x58
 80089ca:	bd70      	pop	{r4, r5, r6, pc}

080089cc <__smakebuf_r>:
 80089cc:	898b      	ldrh	r3, [r1, #12]
 80089ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80089d0:	079d      	lsls	r5, r3, #30
 80089d2:	4606      	mov	r6, r0
 80089d4:	460c      	mov	r4, r1
 80089d6:	d507      	bpl.n	80089e8 <__smakebuf_r+0x1c>
 80089d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	6123      	str	r3, [r4, #16]
 80089e0:	2301      	movs	r3, #1
 80089e2:	6163      	str	r3, [r4, #20]
 80089e4:	b002      	add	sp, #8
 80089e6:	bd70      	pop	{r4, r5, r6, pc}
 80089e8:	ab01      	add	r3, sp, #4
 80089ea:	466a      	mov	r2, sp
 80089ec:	f7ff ffc9 	bl	8008982 <__swhatbuf_r>
 80089f0:	9900      	ldr	r1, [sp, #0]
 80089f2:	4605      	mov	r5, r0
 80089f4:	4630      	mov	r0, r6
 80089f6:	f000 fc45 	bl	8009284 <_malloc_r>
 80089fa:	b948      	cbnz	r0, 8008a10 <__smakebuf_r+0x44>
 80089fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a00:	059a      	lsls	r2, r3, #22
 8008a02:	d4ef      	bmi.n	80089e4 <__smakebuf_r+0x18>
 8008a04:	f023 0303 	bic.w	r3, r3, #3
 8008a08:	f043 0302 	orr.w	r3, r3, #2
 8008a0c:	81a3      	strh	r3, [r4, #12]
 8008a0e:	e7e3      	b.n	80089d8 <__smakebuf_r+0xc>
 8008a10:	4b0d      	ldr	r3, [pc, #52]	; (8008a48 <__smakebuf_r+0x7c>)
 8008a12:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a14:	89a3      	ldrh	r3, [r4, #12]
 8008a16:	6020      	str	r0, [r4, #0]
 8008a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a1c:	81a3      	strh	r3, [r4, #12]
 8008a1e:	9b00      	ldr	r3, [sp, #0]
 8008a20:	6163      	str	r3, [r4, #20]
 8008a22:	9b01      	ldr	r3, [sp, #4]
 8008a24:	6120      	str	r0, [r4, #16]
 8008a26:	b15b      	cbz	r3, 8008a40 <__smakebuf_r+0x74>
 8008a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f001 f853 	bl	8009ad8 <_isatty_r>
 8008a32:	b128      	cbz	r0, 8008a40 <__smakebuf_r+0x74>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	f023 0303 	bic.w	r3, r3, #3
 8008a3a:	f043 0301 	orr.w	r3, r3, #1
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	89a0      	ldrh	r0, [r4, #12]
 8008a42:	4305      	orrs	r5, r0
 8008a44:	81a5      	strh	r5, [r4, #12]
 8008a46:	e7cd      	b.n	80089e4 <__smakebuf_r+0x18>
 8008a48:	080087d1 	.word	0x080087d1

08008a4c <malloc>:
 8008a4c:	4b02      	ldr	r3, [pc, #8]	; (8008a58 <malloc+0xc>)
 8008a4e:	4601      	mov	r1, r0
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	f000 bc17 	b.w	8009284 <_malloc_r>
 8008a56:	bf00      	nop
 8008a58:	20000014 	.word	0x20000014

08008a5c <memcpy>:
 8008a5c:	440a      	add	r2, r1
 8008a5e:	4291      	cmp	r1, r2
 8008a60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a64:	d100      	bne.n	8008a68 <memcpy+0xc>
 8008a66:	4770      	bx	lr
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a72:	4291      	cmp	r1, r2
 8008a74:	d1f9      	bne.n	8008a6a <memcpy+0xe>
 8008a76:	bd10      	pop	{r4, pc}

08008a78 <_Balloc>:
 8008a78:	b570      	push	{r4, r5, r6, lr}
 8008a7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	460d      	mov	r5, r1
 8008a80:	b976      	cbnz	r6, 8008aa0 <_Balloc+0x28>
 8008a82:	2010      	movs	r0, #16
 8008a84:	f7ff ffe2 	bl	8008a4c <malloc>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	6260      	str	r0, [r4, #36]	; 0x24
 8008a8c:	b920      	cbnz	r0, 8008a98 <_Balloc+0x20>
 8008a8e:	4b18      	ldr	r3, [pc, #96]	; (8008af0 <_Balloc+0x78>)
 8008a90:	4818      	ldr	r0, [pc, #96]	; (8008af4 <_Balloc+0x7c>)
 8008a92:	2166      	movs	r1, #102	; 0x66
 8008a94:	f000 ffce 	bl	8009a34 <__assert_func>
 8008a98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a9c:	6006      	str	r6, [r0, #0]
 8008a9e:	60c6      	str	r6, [r0, #12]
 8008aa0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008aa2:	68f3      	ldr	r3, [r6, #12]
 8008aa4:	b183      	cbz	r3, 8008ac8 <_Balloc+0x50>
 8008aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008aae:	b9b8      	cbnz	r0, 8008ae0 <_Balloc+0x68>
 8008ab0:	2101      	movs	r1, #1
 8008ab2:	fa01 f605 	lsl.w	r6, r1, r5
 8008ab6:	1d72      	adds	r2, r6, #5
 8008ab8:	0092      	lsls	r2, r2, #2
 8008aba:	4620      	mov	r0, r4
 8008abc:	f000 fb60 	bl	8009180 <_calloc_r>
 8008ac0:	b160      	cbz	r0, 8008adc <_Balloc+0x64>
 8008ac2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ac6:	e00e      	b.n	8008ae6 <_Balloc+0x6e>
 8008ac8:	2221      	movs	r2, #33	; 0x21
 8008aca:	2104      	movs	r1, #4
 8008acc:	4620      	mov	r0, r4
 8008ace:	f000 fb57 	bl	8009180 <_calloc_r>
 8008ad2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ad4:	60f0      	str	r0, [r6, #12]
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e4      	bne.n	8008aa6 <_Balloc+0x2e>
 8008adc:	2000      	movs	r0, #0
 8008ade:	bd70      	pop	{r4, r5, r6, pc}
 8008ae0:	6802      	ldr	r2, [r0, #0]
 8008ae2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008aec:	e7f7      	b.n	8008ade <_Balloc+0x66>
 8008aee:	bf00      	nop
 8008af0:	0800a0a1 	.word	0x0800a0a1
 8008af4:	0800a184 	.word	0x0800a184

08008af8 <_Bfree>:
 8008af8:	b570      	push	{r4, r5, r6, lr}
 8008afa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008afc:	4605      	mov	r5, r0
 8008afe:	460c      	mov	r4, r1
 8008b00:	b976      	cbnz	r6, 8008b20 <_Bfree+0x28>
 8008b02:	2010      	movs	r0, #16
 8008b04:	f7ff ffa2 	bl	8008a4c <malloc>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	6268      	str	r0, [r5, #36]	; 0x24
 8008b0c:	b920      	cbnz	r0, 8008b18 <_Bfree+0x20>
 8008b0e:	4b09      	ldr	r3, [pc, #36]	; (8008b34 <_Bfree+0x3c>)
 8008b10:	4809      	ldr	r0, [pc, #36]	; (8008b38 <_Bfree+0x40>)
 8008b12:	218a      	movs	r1, #138	; 0x8a
 8008b14:	f000 ff8e 	bl	8009a34 <__assert_func>
 8008b18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b1c:	6006      	str	r6, [r0, #0]
 8008b1e:	60c6      	str	r6, [r0, #12]
 8008b20:	b13c      	cbz	r4, 8008b32 <_Bfree+0x3a>
 8008b22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b24:	6862      	ldr	r2, [r4, #4]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b2c:	6021      	str	r1, [r4, #0]
 8008b2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b32:	bd70      	pop	{r4, r5, r6, pc}
 8008b34:	0800a0a1 	.word	0x0800a0a1
 8008b38:	0800a184 	.word	0x0800a184

08008b3c <__multadd>:
 8008b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b40:	690d      	ldr	r5, [r1, #16]
 8008b42:	4607      	mov	r7, r0
 8008b44:	460c      	mov	r4, r1
 8008b46:	461e      	mov	r6, r3
 8008b48:	f101 0c14 	add.w	ip, r1, #20
 8008b4c:	2000      	movs	r0, #0
 8008b4e:	f8dc 3000 	ldr.w	r3, [ip]
 8008b52:	b299      	uxth	r1, r3
 8008b54:	fb02 6101 	mla	r1, r2, r1, r6
 8008b58:	0c1e      	lsrs	r6, r3, #16
 8008b5a:	0c0b      	lsrs	r3, r1, #16
 8008b5c:	fb02 3306 	mla	r3, r2, r6, r3
 8008b60:	b289      	uxth	r1, r1
 8008b62:	3001      	adds	r0, #1
 8008b64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b68:	4285      	cmp	r5, r0
 8008b6a:	f84c 1b04 	str.w	r1, [ip], #4
 8008b6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b72:	dcec      	bgt.n	8008b4e <__multadd+0x12>
 8008b74:	b30e      	cbz	r6, 8008bba <__multadd+0x7e>
 8008b76:	68a3      	ldr	r3, [r4, #8]
 8008b78:	42ab      	cmp	r3, r5
 8008b7a:	dc19      	bgt.n	8008bb0 <__multadd+0x74>
 8008b7c:	6861      	ldr	r1, [r4, #4]
 8008b7e:	4638      	mov	r0, r7
 8008b80:	3101      	adds	r1, #1
 8008b82:	f7ff ff79 	bl	8008a78 <_Balloc>
 8008b86:	4680      	mov	r8, r0
 8008b88:	b928      	cbnz	r0, 8008b96 <__multadd+0x5a>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	4b0c      	ldr	r3, [pc, #48]	; (8008bc0 <__multadd+0x84>)
 8008b8e:	480d      	ldr	r0, [pc, #52]	; (8008bc4 <__multadd+0x88>)
 8008b90:	21b5      	movs	r1, #181	; 0xb5
 8008b92:	f000 ff4f 	bl	8009a34 <__assert_func>
 8008b96:	6922      	ldr	r2, [r4, #16]
 8008b98:	3202      	adds	r2, #2
 8008b9a:	f104 010c 	add.w	r1, r4, #12
 8008b9e:	0092      	lsls	r2, r2, #2
 8008ba0:	300c      	adds	r0, #12
 8008ba2:	f7ff ff5b 	bl	8008a5c <memcpy>
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4638      	mov	r0, r7
 8008baa:	f7ff ffa5 	bl	8008af8 <_Bfree>
 8008bae:	4644      	mov	r4, r8
 8008bb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bb4:	3501      	adds	r5, #1
 8008bb6:	615e      	str	r6, [r3, #20]
 8008bb8:	6125      	str	r5, [r4, #16]
 8008bba:	4620      	mov	r0, r4
 8008bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc0:	0800a113 	.word	0x0800a113
 8008bc4:	0800a184 	.word	0x0800a184

08008bc8 <__hi0bits>:
 8008bc8:	0c03      	lsrs	r3, r0, #16
 8008bca:	041b      	lsls	r3, r3, #16
 8008bcc:	b9d3      	cbnz	r3, 8008c04 <__hi0bits+0x3c>
 8008bce:	0400      	lsls	r0, r0, #16
 8008bd0:	2310      	movs	r3, #16
 8008bd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008bd6:	bf04      	itt	eq
 8008bd8:	0200      	lsleq	r0, r0, #8
 8008bda:	3308      	addeq	r3, #8
 8008bdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008be0:	bf04      	itt	eq
 8008be2:	0100      	lsleq	r0, r0, #4
 8008be4:	3304      	addeq	r3, #4
 8008be6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008bea:	bf04      	itt	eq
 8008bec:	0080      	lsleq	r0, r0, #2
 8008bee:	3302      	addeq	r3, #2
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	db05      	blt.n	8008c00 <__hi0bits+0x38>
 8008bf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008bf8:	f103 0301 	add.w	r3, r3, #1
 8008bfc:	bf08      	it	eq
 8008bfe:	2320      	moveq	r3, #32
 8008c00:	4618      	mov	r0, r3
 8008c02:	4770      	bx	lr
 8008c04:	2300      	movs	r3, #0
 8008c06:	e7e4      	b.n	8008bd2 <__hi0bits+0xa>

08008c08 <__lo0bits>:
 8008c08:	6803      	ldr	r3, [r0, #0]
 8008c0a:	f013 0207 	ands.w	r2, r3, #7
 8008c0e:	4601      	mov	r1, r0
 8008c10:	d00b      	beq.n	8008c2a <__lo0bits+0x22>
 8008c12:	07da      	lsls	r2, r3, #31
 8008c14:	d423      	bmi.n	8008c5e <__lo0bits+0x56>
 8008c16:	0798      	lsls	r0, r3, #30
 8008c18:	bf49      	itett	mi
 8008c1a:	085b      	lsrmi	r3, r3, #1
 8008c1c:	089b      	lsrpl	r3, r3, #2
 8008c1e:	2001      	movmi	r0, #1
 8008c20:	600b      	strmi	r3, [r1, #0]
 8008c22:	bf5c      	itt	pl
 8008c24:	600b      	strpl	r3, [r1, #0]
 8008c26:	2002      	movpl	r0, #2
 8008c28:	4770      	bx	lr
 8008c2a:	b298      	uxth	r0, r3
 8008c2c:	b9a8      	cbnz	r0, 8008c5a <__lo0bits+0x52>
 8008c2e:	0c1b      	lsrs	r3, r3, #16
 8008c30:	2010      	movs	r0, #16
 8008c32:	b2da      	uxtb	r2, r3
 8008c34:	b90a      	cbnz	r2, 8008c3a <__lo0bits+0x32>
 8008c36:	3008      	adds	r0, #8
 8008c38:	0a1b      	lsrs	r3, r3, #8
 8008c3a:	071a      	lsls	r2, r3, #28
 8008c3c:	bf04      	itt	eq
 8008c3e:	091b      	lsreq	r3, r3, #4
 8008c40:	3004      	addeq	r0, #4
 8008c42:	079a      	lsls	r2, r3, #30
 8008c44:	bf04      	itt	eq
 8008c46:	089b      	lsreq	r3, r3, #2
 8008c48:	3002      	addeq	r0, #2
 8008c4a:	07da      	lsls	r2, r3, #31
 8008c4c:	d403      	bmi.n	8008c56 <__lo0bits+0x4e>
 8008c4e:	085b      	lsrs	r3, r3, #1
 8008c50:	f100 0001 	add.w	r0, r0, #1
 8008c54:	d005      	beq.n	8008c62 <__lo0bits+0x5a>
 8008c56:	600b      	str	r3, [r1, #0]
 8008c58:	4770      	bx	lr
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	e7e9      	b.n	8008c32 <__lo0bits+0x2a>
 8008c5e:	2000      	movs	r0, #0
 8008c60:	4770      	bx	lr
 8008c62:	2020      	movs	r0, #32
 8008c64:	4770      	bx	lr
	...

08008c68 <__i2b>:
 8008c68:	b510      	push	{r4, lr}
 8008c6a:	460c      	mov	r4, r1
 8008c6c:	2101      	movs	r1, #1
 8008c6e:	f7ff ff03 	bl	8008a78 <_Balloc>
 8008c72:	4602      	mov	r2, r0
 8008c74:	b928      	cbnz	r0, 8008c82 <__i2b+0x1a>
 8008c76:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <__i2b+0x24>)
 8008c78:	4805      	ldr	r0, [pc, #20]	; (8008c90 <__i2b+0x28>)
 8008c7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008c7e:	f000 fed9 	bl	8009a34 <__assert_func>
 8008c82:	2301      	movs	r3, #1
 8008c84:	6144      	str	r4, [r0, #20]
 8008c86:	6103      	str	r3, [r0, #16]
 8008c88:	bd10      	pop	{r4, pc}
 8008c8a:	bf00      	nop
 8008c8c:	0800a113 	.word	0x0800a113
 8008c90:	0800a184 	.word	0x0800a184

08008c94 <__multiply>:
 8008c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c98:	4691      	mov	r9, r2
 8008c9a:	690a      	ldr	r2, [r1, #16]
 8008c9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	bfb8      	it	lt
 8008ca4:	460b      	movlt	r3, r1
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	bfbc      	itt	lt
 8008caa:	464c      	movlt	r4, r9
 8008cac:	4699      	movlt	r9, r3
 8008cae:	6927      	ldr	r7, [r4, #16]
 8008cb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cb4:	68a3      	ldr	r3, [r4, #8]
 8008cb6:	6861      	ldr	r1, [r4, #4]
 8008cb8:	eb07 060a 	add.w	r6, r7, sl
 8008cbc:	42b3      	cmp	r3, r6
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	bfb8      	it	lt
 8008cc2:	3101      	addlt	r1, #1
 8008cc4:	f7ff fed8 	bl	8008a78 <_Balloc>
 8008cc8:	b930      	cbnz	r0, 8008cd8 <__multiply+0x44>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	4b44      	ldr	r3, [pc, #272]	; (8008de0 <__multiply+0x14c>)
 8008cce:	4845      	ldr	r0, [pc, #276]	; (8008de4 <__multiply+0x150>)
 8008cd0:	f240 115d 	movw	r1, #349	; 0x15d
 8008cd4:	f000 feae 	bl	8009a34 <__assert_func>
 8008cd8:	f100 0514 	add.w	r5, r0, #20
 8008cdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ce0:	462b      	mov	r3, r5
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	4543      	cmp	r3, r8
 8008ce6:	d321      	bcc.n	8008d2c <__multiply+0x98>
 8008ce8:	f104 0314 	add.w	r3, r4, #20
 8008cec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008cf0:	f109 0314 	add.w	r3, r9, #20
 8008cf4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008cf8:	9202      	str	r2, [sp, #8]
 8008cfa:	1b3a      	subs	r2, r7, r4
 8008cfc:	3a15      	subs	r2, #21
 8008cfe:	f022 0203 	bic.w	r2, r2, #3
 8008d02:	3204      	adds	r2, #4
 8008d04:	f104 0115 	add.w	r1, r4, #21
 8008d08:	428f      	cmp	r7, r1
 8008d0a:	bf38      	it	cc
 8008d0c:	2204      	movcc	r2, #4
 8008d0e:	9201      	str	r2, [sp, #4]
 8008d10:	9a02      	ldr	r2, [sp, #8]
 8008d12:	9303      	str	r3, [sp, #12]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d80c      	bhi.n	8008d32 <__multiply+0x9e>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	dd03      	ble.n	8008d24 <__multiply+0x90>
 8008d1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d05a      	beq.n	8008dda <__multiply+0x146>
 8008d24:	6106      	str	r6, [r0, #16]
 8008d26:	b005      	add	sp, #20
 8008d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2c:	f843 2b04 	str.w	r2, [r3], #4
 8008d30:	e7d8      	b.n	8008ce4 <__multiply+0x50>
 8008d32:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d36:	f1ba 0f00 	cmp.w	sl, #0
 8008d3a:	d024      	beq.n	8008d86 <__multiply+0xf2>
 8008d3c:	f104 0e14 	add.w	lr, r4, #20
 8008d40:	46a9      	mov	r9, r5
 8008d42:	f04f 0c00 	mov.w	ip, #0
 8008d46:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d4a:	f8d9 1000 	ldr.w	r1, [r9]
 8008d4e:	fa1f fb82 	uxth.w	fp, r2
 8008d52:	b289      	uxth	r1, r1
 8008d54:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008d5c:	f8d9 2000 	ldr.w	r2, [r9]
 8008d60:	4461      	add	r1, ip
 8008d62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d66:	fb0a c20b 	mla	r2, sl, fp, ip
 8008d6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d6e:	b289      	uxth	r1, r1
 8008d70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008d74:	4577      	cmp	r7, lr
 8008d76:	f849 1b04 	str.w	r1, [r9], #4
 8008d7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d7e:	d8e2      	bhi.n	8008d46 <__multiply+0xb2>
 8008d80:	9a01      	ldr	r2, [sp, #4]
 8008d82:	f845 c002 	str.w	ip, [r5, r2]
 8008d86:	9a03      	ldr	r2, [sp, #12]
 8008d88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	f1b9 0f00 	cmp.w	r9, #0
 8008d92:	d020      	beq.n	8008dd6 <__multiply+0x142>
 8008d94:	6829      	ldr	r1, [r5, #0]
 8008d96:	f104 0c14 	add.w	ip, r4, #20
 8008d9a:	46ae      	mov	lr, r5
 8008d9c:	f04f 0a00 	mov.w	sl, #0
 8008da0:	f8bc b000 	ldrh.w	fp, [ip]
 8008da4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008da8:	fb09 220b 	mla	r2, r9, fp, r2
 8008dac:	4492      	add	sl, r2
 8008dae:	b289      	uxth	r1, r1
 8008db0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008db4:	f84e 1b04 	str.w	r1, [lr], #4
 8008db8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dbc:	f8be 1000 	ldrh.w	r1, [lr]
 8008dc0:	0c12      	lsrs	r2, r2, #16
 8008dc2:	fb09 1102 	mla	r1, r9, r2, r1
 8008dc6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008dca:	4567      	cmp	r7, ip
 8008dcc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008dd0:	d8e6      	bhi.n	8008da0 <__multiply+0x10c>
 8008dd2:	9a01      	ldr	r2, [sp, #4]
 8008dd4:	50a9      	str	r1, [r5, r2]
 8008dd6:	3504      	adds	r5, #4
 8008dd8:	e79a      	b.n	8008d10 <__multiply+0x7c>
 8008dda:	3e01      	subs	r6, #1
 8008ddc:	e79c      	b.n	8008d18 <__multiply+0x84>
 8008dde:	bf00      	nop
 8008de0:	0800a113 	.word	0x0800a113
 8008de4:	0800a184 	.word	0x0800a184

08008de8 <__pow5mult>:
 8008de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dec:	4615      	mov	r5, r2
 8008dee:	f012 0203 	ands.w	r2, r2, #3
 8008df2:	4606      	mov	r6, r0
 8008df4:	460f      	mov	r7, r1
 8008df6:	d007      	beq.n	8008e08 <__pow5mult+0x20>
 8008df8:	4c25      	ldr	r4, [pc, #148]	; (8008e90 <__pow5mult+0xa8>)
 8008dfa:	3a01      	subs	r2, #1
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e02:	f7ff fe9b 	bl	8008b3c <__multadd>
 8008e06:	4607      	mov	r7, r0
 8008e08:	10ad      	asrs	r5, r5, #2
 8008e0a:	d03d      	beq.n	8008e88 <__pow5mult+0xa0>
 8008e0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e0e:	b97c      	cbnz	r4, 8008e30 <__pow5mult+0x48>
 8008e10:	2010      	movs	r0, #16
 8008e12:	f7ff fe1b 	bl	8008a4c <malloc>
 8008e16:	4602      	mov	r2, r0
 8008e18:	6270      	str	r0, [r6, #36]	; 0x24
 8008e1a:	b928      	cbnz	r0, 8008e28 <__pow5mult+0x40>
 8008e1c:	4b1d      	ldr	r3, [pc, #116]	; (8008e94 <__pow5mult+0xac>)
 8008e1e:	481e      	ldr	r0, [pc, #120]	; (8008e98 <__pow5mult+0xb0>)
 8008e20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e24:	f000 fe06 	bl	8009a34 <__assert_func>
 8008e28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e2c:	6004      	str	r4, [r0, #0]
 8008e2e:	60c4      	str	r4, [r0, #12]
 8008e30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008e34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e38:	b94c      	cbnz	r4, 8008e4e <__pow5mult+0x66>
 8008e3a:	f240 2171 	movw	r1, #625	; 0x271
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f7ff ff12 	bl	8008c68 <__i2b>
 8008e44:	2300      	movs	r3, #0
 8008e46:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	6003      	str	r3, [r0, #0]
 8008e4e:	f04f 0900 	mov.w	r9, #0
 8008e52:	07eb      	lsls	r3, r5, #31
 8008e54:	d50a      	bpl.n	8008e6c <__pow5mult+0x84>
 8008e56:	4639      	mov	r1, r7
 8008e58:	4622      	mov	r2, r4
 8008e5a:	4630      	mov	r0, r6
 8008e5c:	f7ff ff1a 	bl	8008c94 <__multiply>
 8008e60:	4639      	mov	r1, r7
 8008e62:	4680      	mov	r8, r0
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7ff fe47 	bl	8008af8 <_Bfree>
 8008e6a:	4647      	mov	r7, r8
 8008e6c:	106d      	asrs	r5, r5, #1
 8008e6e:	d00b      	beq.n	8008e88 <__pow5mult+0xa0>
 8008e70:	6820      	ldr	r0, [r4, #0]
 8008e72:	b938      	cbnz	r0, 8008e84 <__pow5mult+0x9c>
 8008e74:	4622      	mov	r2, r4
 8008e76:	4621      	mov	r1, r4
 8008e78:	4630      	mov	r0, r6
 8008e7a:	f7ff ff0b 	bl	8008c94 <__multiply>
 8008e7e:	6020      	str	r0, [r4, #0]
 8008e80:	f8c0 9000 	str.w	r9, [r0]
 8008e84:	4604      	mov	r4, r0
 8008e86:	e7e4      	b.n	8008e52 <__pow5mult+0x6a>
 8008e88:	4638      	mov	r0, r7
 8008e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e8e:	bf00      	nop
 8008e90:	0800a2d0 	.word	0x0800a2d0
 8008e94:	0800a0a1 	.word	0x0800a0a1
 8008e98:	0800a184 	.word	0x0800a184

08008e9c <__lshift>:
 8008e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea0:	460c      	mov	r4, r1
 8008ea2:	6849      	ldr	r1, [r1, #4]
 8008ea4:	6923      	ldr	r3, [r4, #16]
 8008ea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eaa:	68a3      	ldr	r3, [r4, #8]
 8008eac:	4607      	mov	r7, r0
 8008eae:	4691      	mov	r9, r2
 8008eb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008eb4:	f108 0601 	add.w	r6, r8, #1
 8008eb8:	42b3      	cmp	r3, r6
 8008eba:	db0b      	blt.n	8008ed4 <__lshift+0x38>
 8008ebc:	4638      	mov	r0, r7
 8008ebe:	f7ff fddb 	bl	8008a78 <_Balloc>
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	b948      	cbnz	r0, 8008eda <__lshift+0x3e>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	4b2a      	ldr	r3, [pc, #168]	; (8008f74 <__lshift+0xd8>)
 8008eca:	482b      	ldr	r0, [pc, #172]	; (8008f78 <__lshift+0xdc>)
 8008ecc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008ed0:	f000 fdb0 	bl	8009a34 <__assert_func>
 8008ed4:	3101      	adds	r1, #1
 8008ed6:	005b      	lsls	r3, r3, #1
 8008ed8:	e7ee      	b.n	8008eb8 <__lshift+0x1c>
 8008eda:	2300      	movs	r3, #0
 8008edc:	f100 0114 	add.w	r1, r0, #20
 8008ee0:	f100 0210 	add.w	r2, r0, #16
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	4553      	cmp	r3, sl
 8008ee8:	db37      	blt.n	8008f5a <__lshift+0xbe>
 8008eea:	6920      	ldr	r0, [r4, #16]
 8008eec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ef0:	f104 0314 	add.w	r3, r4, #20
 8008ef4:	f019 091f 	ands.w	r9, r9, #31
 8008ef8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008efc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f00:	d02f      	beq.n	8008f62 <__lshift+0xc6>
 8008f02:	f1c9 0e20 	rsb	lr, r9, #32
 8008f06:	468a      	mov	sl, r1
 8008f08:	f04f 0c00 	mov.w	ip, #0
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	fa02 f209 	lsl.w	r2, r2, r9
 8008f12:	ea42 020c 	orr.w	r2, r2, ip
 8008f16:	f84a 2b04 	str.w	r2, [sl], #4
 8008f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f1e:	4298      	cmp	r0, r3
 8008f20:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008f24:	d8f2      	bhi.n	8008f0c <__lshift+0x70>
 8008f26:	1b03      	subs	r3, r0, r4
 8008f28:	3b15      	subs	r3, #21
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	3304      	adds	r3, #4
 8008f30:	f104 0215 	add.w	r2, r4, #21
 8008f34:	4290      	cmp	r0, r2
 8008f36:	bf38      	it	cc
 8008f38:	2304      	movcc	r3, #4
 8008f3a:	f841 c003 	str.w	ip, [r1, r3]
 8008f3e:	f1bc 0f00 	cmp.w	ip, #0
 8008f42:	d001      	beq.n	8008f48 <__lshift+0xac>
 8008f44:	f108 0602 	add.w	r6, r8, #2
 8008f48:	3e01      	subs	r6, #1
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	612e      	str	r6, [r5, #16]
 8008f4e:	4621      	mov	r1, r4
 8008f50:	f7ff fdd2 	bl	8008af8 <_Bfree>
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f5e:	3301      	adds	r3, #1
 8008f60:	e7c1      	b.n	8008ee6 <__lshift+0x4a>
 8008f62:	3904      	subs	r1, #4
 8008f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f68:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f6c:	4298      	cmp	r0, r3
 8008f6e:	d8f9      	bhi.n	8008f64 <__lshift+0xc8>
 8008f70:	e7ea      	b.n	8008f48 <__lshift+0xac>
 8008f72:	bf00      	nop
 8008f74:	0800a113 	.word	0x0800a113
 8008f78:	0800a184 	.word	0x0800a184

08008f7c <__mcmp>:
 8008f7c:	b530      	push	{r4, r5, lr}
 8008f7e:	6902      	ldr	r2, [r0, #16]
 8008f80:	690c      	ldr	r4, [r1, #16]
 8008f82:	1b12      	subs	r2, r2, r4
 8008f84:	d10e      	bne.n	8008fa4 <__mcmp+0x28>
 8008f86:	f100 0314 	add.w	r3, r0, #20
 8008f8a:	3114      	adds	r1, #20
 8008f8c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008f90:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008f94:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008f98:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008f9c:	42a5      	cmp	r5, r4
 8008f9e:	d003      	beq.n	8008fa8 <__mcmp+0x2c>
 8008fa0:	d305      	bcc.n	8008fae <__mcmp+0x32>
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	4610      	mov	r0, r2
 8008fa6:	bd30      	pop	{r4, r5, pc}
 8008fa8:	4283      	cmp	r3, r0
 8008faa:	d3f3      	bcc.n	8008f94 <__mcmp+0x18>
 8008fac:	e7fa      	b.n	8008fa4 <__mcmp+0x28>
 8008fae:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb2:	e7f7      	b.n	8008fa4 <__mcmp+0x28>

08008fb4 <__mdiff>:
 8008fb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb8:	460c      	mov	r4, r1
 8008fba:	4606      	mov	r6, r0
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	4690      	mov	r8, r2
 8008fc2:	f7ff ffdb 	bl	8008f7c <__mcmp>
 8008fc6:	1e05      	subs	r5, r0, #0
 8008fc8:	d110      	bne.n	8008fec <__mdiff+0x38>
 8008fca:	4629      	mov	r1, r5
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7ff fd53 	bl	8008a78 <_Balloc>
 8008fd2:	b930      	cbnz	r0, 8008fe2 <__mdiff+0x2e>
 8008fd4:	4b3a      	ldr	r3, [pc, #232]	; (80090c0 <__mdiff+0x10c>)
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	f240 2132 	movw	r1, #562	; 0x232
 8008fdc:	4839      	ldr	r0, [pc, #228]	; (80090c4 <__mdiff+0x110>)
 8008fde:	f000 fd29 	bl	8009a34 <__assert_func>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fe8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fec:	bfa4      	itt	ge
 8008fee:	4643      	movge	r3, r8
 8008ff0:	46a0      	movge	r8, r4
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008ff8:	bfa6      	itte	ge
 8008ffa:	461c      	movge	r4, r3
 8008ffc:	2500      	movge	r5, #0
 8008ffe:	2501      	movlt	r5, #1
 8009000:	f7ff fd3a 	bl	8008a78 <_Balloc>
 8009004:	b920      	cbnz	r0, 8009010 <__mdiff+0x5c>
 8009006:	4b2e      	ldr	r3, [pc, #184]	; (80090c0 <__mdiff+0x10c>)
 8009008:	4602      	mov	r2, r0
 800900a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800900e:	e7e5      	b.n	8008fdc <__mdiff+0x28>
 8009010:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009014:	6926      	ldr	r6, [r4, #16]
 8009016:	60c5      	str	r5, [r0, #12]
 8009018:	f104 0914 	add.w	r9, r4, #20
 800901c:	f108 0514 	add.w	r5, r8, #20
 8009020:	f100 0e14 	add.w	lr, r0, #20
 8009024:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009028:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800902c:	f108 0210 	add.w	r2, r8, #16
 8009030:	46f2      	mov	sl, lr
 8009032:	2100      	movs	r1, #0
 8009034:	f859 3b04 	ldr.w	r3, [r9], #4
 8009038:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800903c:	fa1f f883 	uxth.w	r8, r3
 8009040:	fa11 f18b 	uxtah	r1, r1, fp
 8009044:	0c1b      	lsrs	r3, r3, #16
 8009046:	eba1 0808 	sub.w	r8, r1, r8
 800904a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800904e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009052:	fa1f f888 	uxth.w	r8, r8
 8009056:	1419      	asrs	r1, r3, #16
 8009058:	454e      	cmp	r6, r9
 800905a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800905e:	f84a 3b04 	str.w	r3, [sl], #4
 8009062:	d8e7      	bhi.n	8009034 <__mdiff+0x80>
 8009064:	1b33      	subs	r3, r6, r4
 8009066:	3b15      	subs	r3, #21
 8009068:	f023 0303 	bic.w	r3, r3, #3
 800906c:	3304      	adds	r3, #4
 800906e:	3415      	adds	r4, #21
 8009070:	42a6      	cmp	r6, r4
 8009072:	bf38      	it	cc
 8009074:	2304      	movcc	r3, #4
 8009076:	441d      	add	r5, r3
 8009078:	4473      	add	r3, lr
 800907a:	469e      	mov	lr, r3
 800907c:	462e      	mov	r6, r5
 800907e:	4566      	cmp	r6, ip
 8009080:	d30e      	bcc.n	80090a0 <__mdiff+0xec>
 8009082:	f10c 0203 	add.w	r2, ip, #3
 8009086:	1b52      	subs	r2, r2, r5
 8009088:	f022 0203 	bic.w	r2, r2, #3
 800908c:	3d03      	subs	r5, #3
 800908e:	45ac      	cmp	ip, r5
 8009090:	bf38      	it	cc
 8009092:	2200      	movcc	r2, #0
 8009094:	441a      	add	r2, r3
 8009096:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800909a:	b17b      	cbz	r3, 80090bc <__mdiff+0x108>
 800909c:	6107      	str	r7, [r0, #16]
 800909e:	e7a3      	b.n	8008fe8 <__mdiff+0x34>
 80090a0:	f856 8b04 	ldr.w	r8, [r6], #4
 80090a4:	fa11 f288 	uxtah	r2, r1, r8
 80090a8:	1414      	asrs	r4, r2, #16
 80090aa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090ae:	b292      	uxth	r2, r2
 80090b0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090b4:	f84e 2b04 	str.w	r2, [lr], #4
 80090b8:	1421      	asrs	r1, r4, #16
 80090ba:	e7e0      	b.n	800907e <__mdiff+0xca>
 80090bc:	3f01      	subs	r7, #1
 80090be:	e7ea      	b.n	8009096 <__mdiff+0xe2>
 80090c0:	0800a113 	.word	0x0800a113
 80090c4:	0800a184 	.word	0x0800a184

080090c8 <__d2b>:
 80090c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80090cc:	4689      	mov	r9, r1
 80090ce:	2101      	movs	r1, #1
 80090d0:	ec57 6b10 	vmov	r6, r7, d0
 80090d4:	4690      	mov	r8, r2
 80090d6:	f7ff fccf 	bl	8008a78 <_Balloc>
 80090da:	4604      	mov	r4, r0
 80090dc:	b930      	cbnz	r0, 80090ec <__d2b+0x24>
 80090de:	4602      	mov	r2, r0
 80090e0:	4b25      	ldr	r3, [pc, #148]	; (8009178 <__d2b+0xb0>)
 80090e2:	4826      	ldr	r0, [pc, #152]	; (800917c <__d2b+0xb4>)
 80090e4:	f240 310a 	movw	r1, #778	; 0x30a
 80090e8:	f000 fca4 	bl	8009a34 <__assert_func>
 80090ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80090f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80090f4:	bb35      	cbnz	r5, 8009144 <__d2b+0x7c>
 80090f6:	2e00      	cmp	r6, #0
 80090f8:	9301      	str	r3, [sp, #4]
 80090fa:	d028      	beq.n	800914e <__d2b+0x86>
 80090fc:	4668      	mov	r0, sp
 80090fe:	9600      	str	r6, [sp, #0]
 8009100:	f7ff fd82 	bl	8008c08 <__lo0bits>
 8009104:	9900      	ldr	r1, [sp, #0]
 8009106:	b300      	cbz	r0, 800914a <__d2b+0x82>
 8009108:	9a01      	ldr	r2, [sp, #4]
 800910a:	f1c0 0320 	rsb	r3, r0, #32
 800910e:	fa02 f303 	lsl.w	r3, r2, r3
 8009112:	430b      	orrs	r3, r1
 8009114:	40c2      	lsrs	r2, r0
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	9201      	str	r2, [sp, #4]
 800911a:	9b01      	ldr	r3, [sp, #4]
 800911c:	61a3      	str	r3, [r4, #24]
 800911e:	2b00      	cmp	r3, #0
 8009120:	bf14      	ite	ne
 8009122:	2202      	movne	r2, #2
 8009124:	2201      	moveq	r2, #1
 8009126:	6122      	str	r2, [r4, #16]
 8009128:	b1d5      	cbz	r5, 8009160 <__d2b+0x98>
 800912a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800912e:	4405      	add	r5, r0
 8009130:	f8c9 5000 	str.w	r5, [r9]
 8009134:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009138:	f8c8 0000 	str.w	r0, [r8]
 800913c:	4620      	mov	r0, r4
 800913e:	b003      	add	sp, #12
 8009140:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009148:	e7d5      	b.n	80090f6 <__d2b+0x2e>
 800914a:	6161      	str	r1, [r4, #20]
 800914c:	e7e5      	b.n	800911a <__d2b+0x52>
 800914e:	a801      	add	r0, sp, #4
 8009150:	f7ff fd5a 	bl	8008c08 <__lo0bits>
 8009154:	9b01      	ldr	r3, [sp, #4]
 8009156:	6163      	str	r3, [r4, #20]
 8009158:	2201      	movs	r2, #1
 800915a:	6122      	str	r2, [r4, #16]
 800915c:	3020      	adds	r0, #32
 800915e:	e7e3      	b.n	8009128 <__d2b+0x60>
 8009160:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009164:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009168:	f8c9 0000 	str.w	r0, [r9]
 800916c:	6918      	ldr	r0, [r3, #16]
 800916e:	f7ff fd2b 	bl	8008bc8 <__hi0bits>
 8009172:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009176:	e7df      	b.n	8009138 <__d2b+0x70>
 8009178:	0800a113 	.word	0x0800a113
 800917c:	0800a184 	.word	0x0800a184

08009180 <_calloc_r>:
 8009180:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009182:	fba1 2402 	umull	r2, r4, r1, r2
 8009186:	b94c      	cbnz	r4, 800919c <_calloc_r+0x1c>
 8009188:	4611      	mov	r1, r2
 800918a:	9201      	str	r2, [sp, #4]
 800918c:	f000 f87a 	bl	8009284 <_malloc_r>
 8009190:	9a01      	ldr	r2, [sp, #4]
 8009192:	4605      	mov	r5, r0
 8009194:	b930      	cbnz	r0, 80091a4 <_calloc_r+0x24>
 8009196:	4628      	mov	r0, r5
 8009198:	b003      	add	sp, #12
 800919a:	bd30      	pop	{r4, r5, pc}
 800919c:	220c      	movs	r2, #12
 800919e:	6002      	str	r2, [r0, #0]
 80091a0:	2500      	movs	r5, #0
 80091a2:	e7f8      	b.n	8009196 <_calloc_r+0x16>
 80091a4:	4621      	mov	r1, r4
 80091a6:	f7fd fdbd 	bl	8006d24 <memset>
 80091aa:	e7f4      	b.n	8009196 <_calloc_r+0x16>

080091ac <_free_r>:
 80091ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091ae:	2900      	cmp	r1, #0
 80091b0:	d044      	beq.n	800923c <_free_r+0x90>
 80091b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091b6:	9001      	str	r0, [sp, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f1a1 0404 	sub.w	r4, r1, #4
 80091be:	bfb8      	it	lt
 80091c0:	18e4      	addlt	r4, r4, r3
 80091c2:	f000 fcd7 	bl	8009b74 <__malloc_lock>
 80091c6:	4a1e      	ldr	r2, [pc, #120]	; (8009240 <_free_r+0x94>)
 80091c8:	9801      	ldr	r0, [sp, #4]
 80091ca:	6813      	ldr	r3, [r2, #0]
 80091cc:	b933      	cbnz	r3, 80091dc <_free_r+0x30>
 80091ce:	6063      	str	r3, [r4, #4]
 80091d0:	6014      	str	r4, [r2, #0]
 80091d2:	b003      	add	sp, #12
 80091d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091d8:	f000 bcd2 	b.w	8009b80 <__malloc_unlock>
 80091dc:	42a3      	cmp	r3, r4
 80091de:	d908      	bls.n	80091f2 <_free_r+0x46>
 80091e0:	6825      	ldr	r5, [r4, #0]
 80091e2:	1961      	adds	r1, r4, r5
 80091e4:	428b      	cmp	r3, r1
 80091e6:	bf01      	itttt	eq
 80091e8:	6819      	ldreq	r1, [r3, #0]
 80091ea:	685b      	ldreq	r3, [r3, #4]
 80091ec:	1949      	addeq	r1, r1, r5
 80091ee:	6021      	streq	r1, [r4, #0]
 80091f0:	e7ed      	b.n	80091ce <_free_r+0x22>
 80091f2:	461a      	mov	r2, r3
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	b10b      	cbz	r3, 80091fc <_free_r+0x50>
 80091f8:	42a3      	cmp	r3, r4
 80091fa:	d9fa      	bls.n	80091f2 <_free_r+0x46>
 80091fc:	6811      	ldr	r1, [r2, #0]
 80091fe:	1855      	adds	r5, r2, r1
 8009200:	42a5      	cmp	r5, r4
 8009202:	d10b      	bne.n	800921c <_free_r+0x70>
 8009204:	6824      	ldr	r4, [r4, #0]
 8009206:	4421      	add	r1, r4
 8009208:	1854      	adds	r4, r2, r1
 800920a:	42a3      	cmp	r3, r4
 800920c:	6011      	str	r1, [r2, #0]
 800920e:	d1e0      	bne.n	80091d2 <_free_r+0x26>
 8009210:	681c      	ldr	r4, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	6053      	str	r3, [r2, #4]
 8009216:	4421      	add	r1, r4
 8009218:	6011      	str	r1, [r2, #0]
 800921a:	e7da      	b.n	80091d2 <_free_r+0x26>
 800921c:	d902      	bls.n	8009224 <_free_r+0x78>
 800921e:	230c      	movs	r3, #12
 8009220:	6003      	str	r3, [r0, #0]
 8009222:	e7d6      	b.n	80091d2 <_free_r+0x26>
 8009224:	6825      	ldr	r5, [r4, #0]
 8009226:	1961      	adds	r1, r4, r5
 8009228:	428b      	cmp	r3, r1
 800922a:	bf04      	itt	eq
 800922c:	6819      	ldreq	r1, [r3, #0]
 800922e:	685b      	ldreq	r3, [r3, #4]
 8009230:	6063      	str	r3, [r4, #4]
 8009232:	bf04      	itt	eq
 8009234:	1949      	addeq	r1, r1, r5
 8009236:	6021      	streq	r1, [r4, #0]
 8009238:	6054      	str	r4, [r2, #4]
 800923a:	e7ca      	b.n	80091d2 <_free_r+0x26>
 800923c:	b003      	add	sp, #12
 800923e:	bd30      	pop	{r4, r5, pc}
 8009240:	20000408 	.word	0x20000408

08009244 <sbrk_aligned>:
 8009244:	b570      	push	{r4, r5, r6, lr}
 8009246:	4e0e      	ldr	r6, [pc, #56]	; (8009280 <sbrk_aligned+0x3c>)
 8009248:	460c      	mov	r4, r1
 800924a:	6831      	ldr	r1, [r6, #0]
 800924c:	4605      	mov	r5, r0
 800924e:	b911      	cbnz	r1, 8009256 <sbrk_aligned+0x12>
 8009250:	f000 fb8a 	bl	8009968 <_sbrk_r>
 8009254:	6030      	str	r0, [r6, #0]
 8009256:	4621      	mov	r1, r4
 8009258:	4628      	mov	r0, r5
 800925a:	f000 fb85 	bl	8009968 <_sbrk_r>
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	d00a      	beq.n	8009278 <sbrk_aligned+0x34>
 8009262:	1cc4      	adds	r4, r0, #3
 8009264:	f024 0403 	bic.w	r4, r4, #3
 8009268:	42a0      	cmp	r0, r4
 800926a:	d007      	beq.n	800927c <sbrk_aligned+0x38>
 800926c:	1a21      	subs	r1, r4, r0
 800926e:	4628      	mov	r0, r5
 8009270:	f000 fb7a 	bl	8009968 <_sbrk_r>
 8009274:	3001      	adds	r0, #1
 8009276:	d101      	bne.n	800927c <sbrk_aligned+0x38>
 8009278:	f04f 34ff 	mov.w	r4, #4294967295
 800927c:	4620      	mov	r0, r4
 800927e:	bd70      	pop	{r4, r5, r6, pc}
 8009280:	2000040c 	.word	0x2000040c

08009284 <_malloc_r>:
 8009284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009288:	1ccd      	adds	r5, r1, #3
 800928a:	f025 0503 	bic.w	r5, r5, #3
 800928e:	3508      	adds	r5, #8
 8009290:	2d0c      	cmp	r5, #12
 8009292:	bf38      	it	cc
 8009294:	250c      	movcc	r5, #12
 8009296:	2d00      	cmp	r5, #0
 8009298:	4607      	mov	r7, r0
 800929a:	db01      	blt.n	80092a0 <_malloc_r+0x1c>
 800929c:	42a9      	cmp	r1, r5
 800929e:	d905      	bls.n	80092ac <_malloc_r+0x28>
 80092a0:	230c      	movs	r3, #12
 80092a2:	603b      	str	r3, [r7, #0]
 80092a4:	2600      	movs	r6, #0
 80092a6:	4630      	mov	r0, r6
 80092a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ac:	4e2e      	ldr	r6, [pc, #184]	; (8009368 <_malloc_r+0xe4>)
 80092ae:	f000 fc61 	bl	8009b74 <__malloc_lock>
 80092b2:	6833      	ldr	r3, [r6, #0]
 80092b4:	461c      	mov	r4, r3
 80092b6:	bb34      	cbnz	r4, 8009306 <_malloc_r+0x82>
 80092b8:	4629      	mov	r1, r5
 80092ba:	4638      	mov	r0, r7
 80092bc:	f7ff ffc2 	bl	8009244 <sbrk_aligned>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	4604      	mov	r4, r0
 80092c4:	d14d      	bne.n	8009362 <_malloc_r+0xde>
 80092c6:	6834      	ldr	r4, [r6, #0]
 80092c8:	4626      	mov	r6, r4
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	d140      	bne.n	8009350 <_malloc_r+0xcc>
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	4631      	mov	r1, r6
 80092d2:	4638      	mov	r0, r7
 80092d4:	eb04 0803 	add.w	r8, r4, r3
 80092d8:	f000 fb46 	bl	8009968 <_sbrk_r>
 80092dc:	4580      	cmp	r8, r0
 80092de:	d13a      	bne.n	8009356 <_malloc_r+0xd2>
 80092e0:	6821      	ldr	r1, [r4, #0]
 80092e2:	3503      	adds	r5, #3
 80092e4:	1a6d      	subs	r5, r5, r1
 80092e6:	f025 0503 	bic.w	r5, r5, #3
 80092ea:	3508      	adds	r5, #8
 80092ec:	2d0c      	cmp	r5, #12
 80092ee:	bf38      	it	cc
 80092f0:	250c      	movcc	r5, #12
 80092f2:	4629      	mov	r1, r5
 80092f4:	4638      	mov	r0, r7
 80092f6:	f7ff ffa5 	bl	8009244 <sbrk_aligned>
 80092fa:	3001      	adds	r0, #1
 80092fc:	d02b      	beq.n	8009356 <_malloc_r+0xd2>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	442b      	add	r3, r5
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	e00e      	b.n	8009324 <_malloc_r+0xa0>
 8009306:	6822      	ldr	r2, [r4, #0]
 8009308:	1b52      	subs	r2, r2, r5
 800930a:	d41e      	bmi.n	800934a <_malloc_r+0xc6>
 800930c:	2a0b      	cmp	r2, #11
 800930e:	d916      	bls.n	800933e <_malloc_r+0xba>
 8009310:	1961      	adds	r1, r4, r5
 8009312:	42a3      	cmp	r3, r4
 8009314:	6025      	str	r5, [r4, #0]
 8009316:	bf18      	it	ne
 8009318:	6059      	strne	r1, [r3, #4]
 800931a:	6863      	ldr	r3, [r4, #4]
 800931c:	bf08      	it	eq
 800931e:	6031      	streq	r1, [r6, #0]
 8009320:	5162      	str	r2, [r4, r5]
 8009322:	604b      	str	r3, [r1, #4]
 8009324:	4638      	mov	r0, r7
 8009326:	f104 060b 	add.w	r6, r4, #11
 800932a:	f000 fc29 	bl	8009b80 <__malloc_unlock>
 800932e:	f026 0607 	bic.w	r6, r6, #7
 8009332:	1d23      	adds	r3, r4, #4
 8009334:	1af2      	subs	r2, r6, r3
 8009336:	d0b6      	beq.n	80092a6 <_malloc_r+0x22>
 8009338:	1b9b      	subs	r3, r3, r6
 800933a:	50a3      	str	r3, [r4, r2]
 800933c:	e7b3      	b.n	80092a6 <_malloc_r+0x22>
 800933e:	6862      	ldr	r2, [r4, #4]
 8009340:	42a3      	cmp	r3, r4
 8009342:	bf0c      	ite	eq
 8009344:	6032      	streq	r2, [r6, #0]
 8009346:	605a      	strne	r2, [r3, #4]
 8009348:	e7ec      	b.n	8009324 <_malloc_r+0xa0>
 800934a:	4623      	mov	r3, r4
 800934c:	6864      	ldr	r4, [r4, #4]
 800934e:	e7b2      	b.n	80092b6 <_malloc_r+0x32>
 8009350:	4634      	mov	r4, r6
 8009352:	6876      	ldr	r6, [r6, #4]
 8009354:	e7b9      	b.n	80092ca <_malloc_r+0x46>
 8009356:	230c      	movs	r3, #12
 8009358:	603b      	str	r3, [r7, #0]
 800935a:	4638      	mov	r0, r7
 800935c:	f000 fc10 	bl	8009b80 <__malloc_unlock>
 8009360:	e7a1      	b.n	80092a6 <_malloc_r+0x22>
 8009362:	6025      	str	r5, [r4, #0]
 8009364:	e7de      	b.n	8009324 <_malloc_r+0xa0>
 8009366:	bf00      	nop
 8009368:	20000408 	.word	0x20000408

0800936c <__ssputs_r>:
 800936c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009370:	688e      	ldr	r6, [r1, #8]
 8009372:	429e      	cmp	r6, r3
 8009374:	4682      	mov	sl, r0
 8009376:	460c      	mov	r4, r1
 8009378:	4690      	mov	r8, r2
 800937a:	461f      	mov	r7, r3
 800937c:	d838      	bhi.n	80093f0 <__ssputs_r+0x84>
 800937e:	898a      	ldrh	r2, [r1, #12]
 8009380:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009384:	d032      	beq.n	80093ec <__ssputs_r+0x80>
 8009386:	6825      	ldr	r5, [r4, #0]
 8009388:	6909      	ldr	r1, [r1, #16]
 800938a:	eba5 0901 	sub.w	r9, r5, r1
 800938e:	6965      	ldr	r5, [r4, #20]
 8009390:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009394:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009398:	3301      	adds	r3, #1
 800939a:	444b      	add	r3, r9
 800939c:	106d      	asrs	r5, r5, #1
 800939e:	429d      	cmp	r5, r3
 80093a0:	bf38      	it	cc
 80093a2:	461d      	movcc	r5, r3
 80093a4:	0553      	lsls	r3, r2, #21
 80093a6:	d531      	bpl.n	800940c <__ssputs_r+0xa0>
 80093a8:	4629      	mov	r1, r5
 80093aa:	f7ff ff6b 	bl	8009284 <_malloc_r>
 80093ae:	4606      	mov	r6, r0
 80093b0:	b950      	cbnz	r0, 80093c8 <__ssputs_r+0x5c>
 80093b2:	230c      	movs	r3, #12
 80093b4:	f8ca 3000 	str.w	r3, [sl]
 80093b8:	89a3      	ldrh	r3, [r4, #12]
 80093ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093be:	81a3      	strh	r3, [r4, #12]
 80093c0:	f04f 30ff 	mov.w	r0, #4294967295
 80093c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c8:	6921      	ldr	r1, [r4, #16]
 80093ca:	464a      	mov	r2, r9
 80093cc:	f7ff fb46 	bl	8008a5c <memcpy>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80093d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093da:	81a3      	strh	r3, [r4, #12]
 80093dc:	6126      	str	r6, [r4, #16]
 80093de:	6165      	str	r5, [r4, #20]
 80093e0:	444e      	add	r6, r9
 80093e2:	eba5 0509 	sub.w	r5, r5, r9
 80093e6:	6026      	str	r6, [r4, #0]
 80093e8:	60a5      	str	r5, [r4, #8]
 80093ea:	463e      	mov	r6, r7
 80093ec:	42be      	cmp	r6, r7
 80093ee:	d900      	bls.n	80093f2 <__ssputs_r+0x86>
 80093f0:	463e      	mov	r6, r7
 80093f2:	6820      	ldr	r0, [r4, #0]
 80093f4:	4632      	mov	r2, r6
 80093f6:	4641      	mov	r1, r8
 80093f8:	f000 fba2 	bl	8009b40 <memmove>
 80093fc:	68a3      	ldr	r3, [r4, #8]
 80093fe:	1b9b      	subs	r3, r3, r6
 8009400:	60a3      	str	r3, [r4, #8]
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	4433      	add	r3, r6
 8009406:	6023      	str	r3, [r4, #0]
 8009408:	2000      	movs	r0, #0
 800940a:	e7db      	b.n	80093c4 <__ssputs_r+0x58>
 800940c:	462a      	mov	r2, r5
 800940e:	f000 fbbd 	bl	8009b8c <_realloc_r>
 8009412:	4606      	mov	r6, r0
 8009414:	2800      	cmp	r0, #0
 8009416:	d1e1      	bne.n	80093dc <__ssputs_r+0x70>
 8009418:	6921      	ldr	r1, [r4, #16]
 800941a:	4650      	mov	r0, sl
 800941c:	f7ff fec6 	bl	80091ac <_free_r>
 8009420:	e7c7      	b.n	80093b2 <__ssputs_r+0x46>
	...

08009424 <_svfiprintf_r>:
 8009424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009428:	4698      	mov	r8, r3
 800942a:	898b      	ldrh	r3, [r1, #12]
 800942c:	061b      	lsls	r3, r3, #24
 800942e:	b09d      	sub	sp, #116	; 0x74
 8009430:	4607      	mov	r7, r0
 8009432:	460d      	mov	r5, r1
 8009434:	4614      	mov	r4, r2
 8009436:	d50e      	bpl.n	8009456 <_svfiprintf_r+0x32>
 8009438:	690b      	ldr	r3, [r1, #16]
 800943a:	b963      	cbnz	r3, 8009456 <_svfiprintf_r+0x32>
 800943c:	2140      	movs	r1, #64	; 0x40
 800943e:	f7ff ff21 	bl	8009284 <_malloc_r>
 8009442:	6028      	str	r0, [r5, #0]
 8009444:	6128      	str	r0, [r5, #16]
 8009446:	b920      	cbnz	r0, 8009452 <_svfiprintf_r+0x2e>
 8009448:	230c      	movs	r3, #12
 800944a:	603b      	str	r3, [r7, #0]
 800944c:	f04f 30ff 	mov.w	r0, #4294967295
 8009450:	e0d1      	b.n	80095f6 <_svfiprintf_r+0x1d2>
 8009452:	2340      	movs	r3, #64	; 0x40
 8009454:	616b      	str	r3, [r5, #20]
 8009456:	2300      	movs	r3, #0
 8009458:	9309      	str	r3, [sp, #36]	; 0x24
 800945a:	2320      	movs	r3, #32
 800945c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009460:	f8cd 800c 	str.w	r8, [sp, #12]
 8009464:	2330      	movs	r3, #48	; 0x30
 8009466:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009610 <_svfiprintf_r+0x1ec>
 800946a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800946e:	f04f 0901 	mov.w	r9, #1
 8009472:	4623      	mov	r3, r4
 8009474:	469a      	mov	sl, r3
 8009476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800947a:	b10a      	cbz	r2, 8009480 <_svfiprintf_r+0x5c>
 800947c:	2a25      	cmp	r2, #37	; 0x25
 800947e:	d1f9      	bne.n	8009474 <_svfiprintf_r+0x50>
 8009480:	ebba 0b04 	subs.w	fp, sl, r4
 8009484:	d00b      	beq.n	800949e <_svfiprintf_r+0x7a>
 8009486:	465b      	mov	r3, fp
 8009488:	4622      	mov	r2, r4
 800948a:	4629      	mov	r1, r5
 800948c:	4638      	mov	r0, r7
 800948e:	f7ff ff6d 	bl	800936c <__ssputs_r>
 8009492:	3001      	adds	r0, #1
 8009494:	f000 80aa 	beq.w	80095ec <_svfiprintf_r+0x1c8>
 8009498:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800949a:	445a      	add	r2, fp
 800949c:	9209      	str	r2, [sp, #36]	; 0x24
 800949e:	f89a 3000 	ldrb.w	r3, [sl]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 80a2 	beq.w	80095ec <_svfiprintf_r+0x1c8>
 80094a8:	2300      	movs	r3, #0
 80094aa:	f04f 32ff 	mov.w	r2, #4294967295
 80094ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094b2:	f10a 0a01 	add.w	sl, sl, #1
 80094b6:	9304      	str	r3, [sp, #16]
 80094b8:	9307      	str	r3, [sp, #28]
 80094ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094be:	931a      	str	r3, [sp, #104]	; 0x68
 80094c0:	4654      	mov	r4, sl
 80094c2:	2205      	movs	r2, #5
 80094c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c8:	4851      	ldr	r0, [pc, #324]	; (8009610 <_svfiprintf_r+0x1ec>)
 80094ca:	f7f6 fe91 	bl	80001f0 <memchr>
 80094ce:	9a04      	ldr	r2, [sp, #16]
 80094d0:	b9d8      	cbnz	r0, 800950a <_svfiprintf_r+0xe6>
 80094d2:	06d0      	lsls	r0, r2, #27
 80094d4:	bf44      	itt	mi
 80094d6:	2320      	movmi	r3, #32
 80094d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094dc:	0711      	lsls	r1, r2, #28
 80094de:	bf44      	itt	mi
 80094e0:	232b      	movmi	r3, #43	; 0x2b
 80094e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e6:	f89a 3000 	ldrb.w	r3, [sl]
 80094ea:	2b2a      	cmp	r3, #42	; 0x2a
 80094ec:	d015      	beq.n	800951a <_svfiprintf_r+0xf6>
 80094ee:	9a07      	ldr	r2, [sp, #28]
 80094f0:	4654      	mov	r4, sl
 80094f2:	2000      	movs	r0, #0
 80094f4:	f04f 0c0a 	mov.w	ip, #10
 80094f8:	4621      	mov	r1, r4
 80094fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094fe:	3b30      	subs	r3, #48	; 0x30
 8009500:	2b09      	cmp	r3, #9
 8009502:	d94e      	bls.n	80095a2 <_svfiprintf_r+0x17e>
 8009504:	b1b0      	cbz	r0, 8009534 <_svfiprintf_r+0x110>
 8009506:	9207      	str	r2, [sp, #28]
 8009508:	e014      	b.n	8009534 <_svfiprintf_r+0x110>
 800950a:	eba0 0308 	sub.w	r3, r0, r8
 800950e:	fa09 f303 	lsl.w	r3, r9, r3
 8009512:	4313      	orrs	r3, r2
 8009514:	9304      	str	r3, [sp, #16]
 8009516:	46a2      	mov	sl, r4
 8009518:	e7d2      	b.n	80094c0 <_svfiprintf_r+0x9c>
 800951a:	9b03      	ldr	r3, [sp, #12]
 800951c:	1d19      	adds	r1, r3, #4
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	9103      	str	r1, [sp, #12]
 8009522:	2b00      	cmp	r3, #0
 8009524:	bfbb      	ittet	lt
 8009526:	425b      	neglt	r3, r3
 8009528:	f042 0202 	orrlt.w	r2, r2, #2
 800952c:	9307      	strge	r3, [sp, #28]
 800952e:	9307      	strlt	r3, [sp, #28]
 8009530:	bfb8      	it	lt
 8009532:	9204      	strlt	r2, [sp, #16]
 8009534:	7823      	ldrb	r3, [r4, #0]
 8009536:	2b2e      	cmp	r3, #46	; 0x2e
 8009538:	d10c      	bne.n	8009554 <_svfiprintf_r+0x130>
 800953a:	7863      	ldrb	r3, [r4, #1]
 800953c:	2b2a      	cmp	r3, #42	; 0x2a
 800953e:	d135      	bne.n	80095ac <_svfiprintf_r+0x188>
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	1d1a      	adds	r2, r3, #4
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	9203      	str	r2, [sp, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	bfb8      	it	lt
 800954c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009550:	3402      	adds	r4, #2
 8009552:	9305      	str	r3, [sp, #20]
 8009554:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009620 <_svfiprintf_r+0x1fc>
 8009558:	7821      	ldrb	r1, [r4, #0]
 800955a:	2203      	movs	r2, #3
 800955c:	4650      	mov	r0, sl
 800955e:	f7f6 fe47 	bl	80001f0 <memchr>
 8009562:	b140      	cbz	r0, 8009576 <_svfiprintf_r+0x152>
 8009564:	2340      	movs	r3, #64	; 0x40
 8009566:	eba0 000a 	sub.w	r0, r0, sl
 800956a:	fa03 f000 	lsl.w	r0, r3, r0
 800956e:	9b04      	ldr	r3, [sp, #16]
 8009570:	4303      	orrs	r3, r0
 8009572:	3401      	adds	r4, #1
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800957a:	4826      	ldr	r0, [pc, #152]	; (8009614 <_svfiprintf_r+0x1f0>)
 800957c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009580:	2206      	movs	r2, #6
 8009582:	f7f6 fe35 	bl	80001f0 <memchr>
 8009586:	2800      	cmp	r0, #0
 8009588:	d038      	beq.n	80095fc <_svfiprintf_r+0x1d8>
 800958a:	4b23      	ldr	r3, [pc, #140]	; (8009618 <_svfiprintf_r+0x1f4>)
 800958c:	bb1b      	cbnz	r3, 80095d6 <_svfiprintf_r+0x1b2>
 800958e:	9b03      	ldr	r3, [sp, #12]
 8009590:	3307      	adds	r3, #7
 8009592:	f023 0307 	bic.w	r3, r3, #7
 8009596:	3308      	adds	r3, #8
 8009598:	9303      	str	r3, [sp, #12]
 800959a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959c:	4433      	add	r3, r6
 800959e:	9309      	str	r3, [sp, #36]	; 0x24
 80095a0:	e767      	b.n	8009472 <_svfiprintf_r+0x4e>
 80095a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80095a6:	460c      	mov	r4, r1
 80095a8:	2001      	movs	r0, #1
 80095aa:	e7a5      	b.n	80094f8 <_svfiprintf_r+0xd4>
 80095ac:	2300      	movs	r3, #0
 80095ae:	3401      	adds	r4, #1
 80095b0:	9305      	str	r3, [sp, #20]
 80095b2:	4619      	mov	r1, r3
 80095b4:	f04f 0c0a 	mov.w	ip, #10
 80095b8:	4620      	mov	r0, r4
 80095ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095be:	3a30      	subs	r2, #48	; 0x30
 80095c0:	2a09      	cmp	r2, #9
 80095c2:	d903      	bls.n	80095cc <_svfiprintf_r+0x1a8>
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d0c5      	beq.n	8009554 <_svfiprintf_r+0x130>
 80095c8:	9105      	str	r1, [sp, #20]
 80095ca:	e7c3      	b.n	8009554 <_svfiprintf_r+0x130>
 80095cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80095d0:	4604      	mov	r4, r0
 80095d2:	2301      	movs	r3, #1
 80095d4:	e7f0      	b.n	80095b8 <_svfiprintf_r+0x194>
 80095d6:	ab03      	add	r3, sp, #12
 80095d8:	9300      	str	r3, [sp, #0]
 80095da:	462a      	mov	r2, r5
 80095dc:	4b0f      	ldr	r3, [pc, #60]	; (800961c <_svfiprintf_r+0x1f8>)
 80095de:	a904      	add	r1, sp, #16
 80095e0:	4638      	mov	r0, r7
 80095e2:	f7fd fc47 	bl	8006e74 <_printf_float>
 80095e6:	1c42      	adds	r2, r0, #1
 80095e8:	4606      	mov	r6, r0
 80095ea:	d1d6      	bne.n	800959a <_svfiprintf_r+0x176>
 80095ec:	89ab      	ldrh	r3, [r5, #12]
 80095ee:	065b      	lsls	r3, r3, #25
 80095f0:	f53f af2c 	bmi.w	800944c <_svfiprintf_r+0x28>
 80095f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095f6:	b01d      	add	sp, #116	; 0x74
 80095f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095fc:	ab03      	add	r3, sp, #12
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	462a      	mov	r2, r5
 8009602:	4b06      	ldr	r3, [pc, #24]	; (800961c <_svfiprintf_r+0x1f8>)
 8009604:	a904      	add	r1, sp, #16
 8009606:	4638      	mov	r0, r7
 8009608:	f7fd fed8 	bl	80073bc <_printf_i>
 800960c:	e7eb      	b.n	80095e6 <_svfiprintf_r+0x1c2>
 800960e:	bf00      	nop
 8009610:	0800a2dc 	.word	0x0800a2dc
 8009614:	0800a2e6 	.word	0x0800a2e6
 8009618:	08006e75 	.word	0x08006e75
 800961c:	0800936d 	.word	0x0800936d
 8009620:	0800a2e2 	.word	0x0800a2e2

08009624 <__sfputc_r>:
 8009624:	6893      	ldr	r3, [r2, #8]
 8009626:	3b01      	subs	r3, #1
 8009628:	2b00      	cmp	r3, #0
 800962a:	b410      	push	{r4}
 800962c:	6093      	str	r3, [r2, #8]
 800962e:	da08      	bge.n	8009642 <__sfputc_r+0x1e>
 8009630:	6994      	ldr	r4, [r2, #24]
 8009632:	42a3      	cmp	r3, r4
 8009634:	db01      	blt.n	800963a <__sfputc_r+0x16>
 8009636:	290a      	cmp	r1, #10
 8009638:	d103      	bne.n	8009642 <__sfputc_r+0x1e>
 800963a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800963e:	f7fe b8a7 	b.w	8007790 <__swbuf_r>
 8009642:	6813      	ldr	r3, [r2, #0]
 8009644:	1c58      	adds	r0, r3, #1
 8009646:	6010      	str	r0, [r2, #0]
 8009648:	7019      	strb	r1, [r3, #0]
 800964a:	4608      	mov	r0, r1
 800964c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009650:	4770      	bx	lr

08009652 <__sfputs_r>:
 8009652:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009654:	4606      	mov	r6, r0
 8009656:	460f      	mov	r7, r1
 8009658:	4614      	mov	r4, r2
 800965a:	18d5      	adds	r5, r2, r3
 800965c:	42ac      	cmp	r4, r5
 800965e:	d101      	bne.n	8009664 <__sfputs_r+0x12>
 8009660:	2000      	movs	r0, #0
 8009662:	e007      	b.n	8009674 <__sfputs_r+0x22>
 8009664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009668:	463a      	mov	r2, r7
 800966a:	4630      	mov	r0, r6
 800966c:	f7ff ffda 	bl	8009624 <__sfputc_r>
 8009670:	1c43      	adds	r3, r0, #1
 8009672:	d1f3      	bne.n	800965c <__sfputs_r+0xa>
 8009674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009678 <_vfiprintf_r>:
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	460d      	mov	r5, r1
 800967e:	b09d      	sub	sp, #116	; 0x74
 8009680:	4614      	mov	r4, r2
 8009682:	4698      	mov	r8, r3
 8009684:	4606      	mov	r6, r0
 8009686:	b118      	cbz	r0, 8009690 <_vfiprintf_r+0x18>
 8009688:	6983      	ldr	r3, [r0, #24]
 800968a:	b90b      	cbnz	r3, 8009690 <_vfiprintf_r+0x18>
 800968c:	f7ff f8d4 	bl	8008838 <__sinit>
 8009690:	4b89      	ldr	r3, [pc, #548]	; (80098b8 <_vfiprintf_r+0x240>)
 8009692:	429d      	cmp	r5, r3
 8009694:	d11b      	bne.n	80096ce <_vfiprintf_r+0x56>
 8009696:	6875      	ldr	r5, [r6, #4]
 8009698:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800969a:	07d9      	lsls	r1, r3, #31
 800969c:	d405      	bmi.n	80096aa <_vfiprintf_r+0x32>
 800969e:	89ab      	ldrh	r3, [r5, #12]
 80096a0:	059a      	lsls	r2, r3, #22
 80096a2:	d402      	bmi.n	80096aa <_vfiprintf_r+0x32>
 80096a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096a6:	f7ff f96a 	bl	800897e <__retarget_lock_acquire_recursive>
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	071b      	lsls	r3, r3, #28
 80096ae:	d501      	bpl.n	80096b4 <_vfiprintf_r+0x3c>
 80096b0:	692b      	ldr	r3, [r5, #16]
 80096b2:	b9eb      	cbnz	r3, 80096f0 <_vfiprintf_r+0x78>
 80096b4:	4629      	mov	r1, r5
 80096b6:	4630      	mov	r0, r6
 80096b8:	f7fe f8bc 	bl	8007834 <__swsetup_r>
 80096bc:	b1c0      	cbz	r0, 80096f0 <_vfiprintf_r+0x78>
 80096be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096c0:	07dc      	lsls	r4, r3, #31
 80096c2:	d50e      	bpl.n	80096e2 <_vfiprintf_r+0x6a>
 80096c4:	f04f 30ff 	mov.w	r0, #4294967295
 80096c8:	b01d      	add	sp, #116	; 0x74
 80096ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ce:	4b7b      	ldr	r3, [pc, #492]	; (80098bc <_vfiprintf_r+0x244>)
 80096d0:	429d      	cmp	r5, r3
 80096d2:	d101      	bne.n	80096d8 <_vfiprintf_r+0x60>
 80096d4:	68b5      	ldr	r5, [r6, #8]
 80096d6:	e7df      	b.n	8009698 <_vfiprintf_r+0x20>
 80096d8:	4b79      	ldr	r3, [pc, #484]	; (80098c0 <_vfiprintf_r+0x248>)
 80096da:	429d      	cmp	r5, r3
 80096dc:	bf08      	it	eq
 80096de:	68f5      	ldreq	r5, [r6, #12]
 80096e0:	e7da      	b.n	8009698 <_vfiprintf_r+0x20>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	0598      	lsls	r0, r3, #22
 80096e6:	d4ed      	bmi.n	80096c4 <_vfiprintf_r+0x4c>
 80096e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ea:	f7ff f949 	bl	8008980 <__retarget_lock_release_recursive>
 80096ee:	e7e9      	b.n	80096c4 <_vfiprintf_r+0x4c>
 80096f0:	2300      	movs	r3, #0
 80096f2:	9309      	str	r3, [sp, #36]	; 0x24
 80096f4:	2320      	movs	r3, #32
 80096f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80096fe:	2330      	movs	r3, #48	; 0x30
 8009700:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098c4 <_vfiprintf_r+0x24c>
 8009704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009708:	f04f 0901 	mov.w	r9, #1
 800970c:	4623      	mov	r3, r4
 800970e:	469a      	mov	sl, r3
 8009710:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009714:	b10a      	cbz	r2, 800971a <_vfiprintf_r+0xa2>
 8009716:	2a25      	cmp	r2, #37	; 0x25
 8009718:	d1f9      	bne.n	800970e <_vfiprintf_r+0x96>
 800971a:	ebba 0b04 	subs.w	fp, sl, r4
 800971e:	d00b      	beq.n	8009738 <_vfiprintf_r+0xc0>
 8009720:	465b      	mov	r3, fp
 8009722:	4622      	mov	r2, r4
 8009724:	4629      	mov	r1, r5
 8009726:	4630      	mov	r0, r6
 8009728:	f7ff ff93 	bl	8009652 <__sfputs_r>
 800972c:	3001      	adds	r0, #1
 800972e:	f000 80aa 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009732:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009734:	445a      	add	r2, fp
 8009736:	9209      	str	r2, [sp, #36]	; 0x24
 8009738:	f89a 3000 	ldrb.w	r3, [sl]
 800973c:	2b00      	cmp	r3, #0
 800973e:	f000 80a2 	beq.w	8009886 <_vfiprintf_r+0x20e>
 8009742:	2300      	movs	r3, #0
 8009744:	f04f 32ff 	mov.w	r2, #4294967295
 8009748:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800974c:	f10a 0a01 	add.w	sl, sl, #1
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	9307      	str	r3, [sp, #28]
 8009754:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009758:	931a      	str	r3, [sp, #104]	; 0x68
 800975a:	4654      	mov	r4, sl
 800975c:	2205      	movs	r2, #5
 800975e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009762:	4858      	ldr	r0, [pc, #352]	; (80098c4 <_vfiprintf_r+0x24c>)
 8009764:	f7f6 fd44 	bl	80001f0 <memchr>
 8009768:	9a04      	ldr	r2, [sp, #16]
 800976a:	b9d8      	cbnz	r0, 80097a4 <_vfiprintf_r+0x12c>
 800976c:	06d1      	lsls	r1, r2, #27
 800976e:	bf44      	itt	mi
 8009770:	2320      	movmi	r3, #32
 8009772:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009776:	0713      	lsls	r3, r2, #28
 8009778:	bf44      	itt	mi
 800977a:	232b      	movmi	r3, #43	; 0x2b
 800977c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009780:	f89a 3000 	ldrb.w	r3, [sl]
 8009784:	2b2a      	cmp	r3, #42	; 0x2a
 8009786:	d015      	beq.n	80097b4 <_vfiprintf_r+0x13c>
 8009788:	9a07      	ldr	r2, [sp, #28]
 800978a:	4654      	mov	r4, sl
 800978c:	2000      	movs	r0, #0
 800978e:	f04f 0c0a 	mov.w	ip, #10
 8009792:	4621      	mov	r1, r4
 8009794:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009798:	3b30      	subs	r3, #48	; 0x30
 800979a:	2b09      	cmp	r3, #9
 800979c:	d94e      	bls.n	800983c <_vfiprintf_r+0x1c4>
 800979e:	b1b0      	cbz	r0, 80097ce <_vfiprintf_r+0x156>
 80097a0:	9207      	str	r2, [sp, #28]
 80097a2:	e014      	b.n	80097ce <_vfiprintf_r+0x156>
 80097a4:	eba0 0308 	sub.w	r3, r0, r8
 80097a8:	fa09 f303 	lsl.w	r3, r9, r3
 80097ac:	4313      	orrs	r3, r2
 80097ae:	9304      	str	r3, [sp, #16]
 80097b0:	46a2      	mov	sl, r4
 80097b2:	e7d2      	b.n	800975a <_vfiprintf_r+0xe2>
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	1d19      	adds	r1, r3, #4
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	9103      	str	r1, [sp, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	bfbb      	ittet	lt
 80097c0:	425b      	neglt	r3, r3
 80097c2:	f042 0202 	orrlt.w	r2, r2, #2
 80097c6:	9307      	strge	r3, [sp, #28]
 80097c8:	9307      	strlt	r3, [sp, #28]
 80097ca:	bfb8      	it	lt
 80097cc:	9204      	strlt	r2, [sp, #16]
 80097ce:	7823      	ldrb	r3, [r4, #0]
 80097d0:	2b2e      	cmp	r3, #46	; 0x2e
 80097d2:	d10c      	bne.n	80097ee <_vfiprintf_r+0x176>
 80097d4:	7863      	ldrb	r3, [r4, #1]
 80097d6:	2b2a      	cmp	r3, #42	; 0x2a
 80097d8:	d135      	bne.n	8009846 <_vfiprintf_r+0x1ce>
 80097da:	9b03      	ldr	r3, [sp, #12]
 80097dc:	1d1a      	adds	r2, r3, #4
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	9203      	str	r2, [sp, #12]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	bfb8      	it	lt
 80097e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80097ea:	3402      	adds	r4, #2
 80097ec:	9305      	str	r3, [sp, #20]
 80097ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80098d4 <_vfiprintf_r+0x25c>
 80097f2:	7821      	ldrb	r1, [r4, #0]
 80097f4:	2203      	movs	r2, #3
 80097f6:	4650      	mov	r0, sl
 80097f8:	f7f6 fcfa 	bl	80001f0 <memchr>
 80097fc:	b140      	cbz	r0, 8009810 <_vfiprintf_r+0x198>
 80097fe:	2340      	movs	r3, #64	; 0x40
 8009800:	eba0 000a 	sub.w	r0, r0, sl
 8009804:	fa03 f000 	lsl.w	r0, r3, r0
 8009808:	9b04      	ldr	r3, [sp, #16]
 800980a:	4303      	orrs	r3, r0
 800980c:	3401      	adds	r4, #1
 800980e:	9304      	str	r3, [sp, #16]
 8009810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009814:	482c      	ldr	r0, [pc, #176]	; (80098c8 <_vfiprintf_r+0x250>)
 8009816:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800981a:	2206      	movs	r2, #6
 800981c:	f7f6 fce8 	bl	80001f0 <memchr>
 8009820:	2800      	cmp	r0, #0
 8009822:	d03f      	beq.n	80098a4 <_vfiprintf_r+0x22c>
 8009824:	4b29      	ldr	r3, [pc, #164]	; (80098cc <_vfiprintf_r+0x254>)
 8009826:	bb1b      	cbnz	r3, 8009870 <_vfiprintf_r+0x1f8>
 8009828:	9b03      	ldr	r3, [sp, #12]
 800982a:	3307      	adds	r3, #7
 800982c:	f023 0307 	bic.w	r3, r3, #7
 8009830:	3308      	adds	r3, #8
 8009832:	9303      	str	r3, [sp, #12]
 8009834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009836:	443b      	add	r3, r7
 8009838:	9309      	str	r3, [sp, #36]	; 0x24
 800983a:	e767      	b.n	800970c <_vfiprintf_r+0x94>
 800983c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009840:	460c      	mov	r4, r1
 8009842:	2001      	movs	r0, #1
 8009844:	e7a5      	b.n	8009792 <_vfiprintf_r+0x11a>
 8009846:	2300      	movs	r3, #0
 8009848:	3401      	adds	r4, #1
 800984a:	9305      	str	r3, [sp, #20]
 800984c:	4619      	mov	r1, r3
 800984e:	f04f 0c0a 	mov.w	ip, #10
 8009852:	4620      	mov	r0, r4
 8009854:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009858:	3a30      	subs	r2, #48	; 0x30
 800985a:	2a09      	cmp	r2, #9
 800985c:	d903      	bls.n	8009866 <_vfiprintf_r+0x1ee>
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0c5      	beq.n	80097ee <_vfiprintf_r+0x176>
 8009862:	9105      	str	r1, [sp, #20]
 8009864:	e7c3      	b.n	80097ee <_vfiprintf_r+0x176>
 8009866:	fb0c 2101 	mla	r1, ip, r1, r2
 800986a:	4604      	mov	r4, r0
 800986c:	2301      	movs	r3, #1
 800986e:	e7f0      	b.n	8009852 <_vfiprintf_r+0x1da>
 8009870:	ab03      	add	r3, sp, #12
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	462a      	mov	r2, r5
 8009876:	4b16      	ldr	r3, [pc, #88]	; (80098d0 <_vfiprintf_r+0x258>)
 8009878:	a904      	add	r1, sp, #16
 800987a:	4630      	mov	r0, r6
 800987c:	f7fd fafa 	bl	8006e74 <_printf_float>
 8009880:	4607      	mov	r7, r0
 8009882:	1c78      	adds	r0, r7, #1
 8009884:	d1d6      	bne.n	8009834 <_vfiprintf_r+0x1bc>
 8009886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009888:	07d9      	lsls	r1, r3, #31
 800988a:	d405      	bmi.n	8009898 <_vfiprintf_r+0x220>
 800988c:	89ab      	ldrh	r3, [r5, #12]
 800988e:	059a      	lsls	r2, r3, #22
 8009890:	d402      	bmi.n	8009898 <_vfiprintf_r+0x220>
 8009892:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009894:	f7ff f874 	bl	8008980 <__retarget_lock_release_recursive>
 8009898:	89ab      	ldrh	r3, [r5, #12]
 800989a:	065b      	lsls	r3, r3, #25
 800989c:	f53f af12 	bmi.w	80096c4 <_vfiprintf_r+0x4c>
 80098a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098a2:	e711      	b.n	80096c8 <_vfiprintf_r+0x50>
 80098a4:	ab03      	add	r3, sp, #12
 80098a6:	9300      	str	r3, [sp, #0]
 80098a8:	462a      	mov	r2, r5
 80098aa:	4b09      	ldr	r3, [pc, #36]	; (80098d0 <_vfiprintf_r+0x258>)
 80098ac:	a904      	add	r1, sp, #16
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7fd fd84 	bl	80073bc <_printf_i>
 80098b4:	e7e4      	b.n	8009880 <_vfiprintf_r+0x208>
 80098b6:	bf00      	nop
 80098b8:	0800a144 	.word	0x0800a144
 80098bc:	0800a164 	.word	0x0800a164
 80098c0:	0800a124 	.word	0x0800a124
 80098c4:	0800a2dc 	.word	0x0800a2dc
 80098c8:	0800a2e6 	.word	0x0800a2e6
 80098cc:	08006e75 	.word	0x08006e75
 80098d0:	08009653 	.word	0x08009653
 80098d4:	0800a2e2 	.word	0x0800a2e2

080098d8 <_putc_r>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	460d      	mov	r5, r1
 80098dc:	4614      	mov	r4, r2
 80098de:	4606      	mov	r6, r0
 80098e0:	b118      	cbz	r0, 80098ea <_putc_r+0x12>
 80098e2:	6983      	ldr	r3, [r0, #24]
 80098e4:	b90b      	cbnz	r3, 80098ea <_putc_r+0x12>
 80098e6:	f7fe ffa7 	bl	8008838 <__sinit>
 80098ea:	4b1c      	ldr	r3, [pc, #112]	; (800995c <_putc_r+0x84>)
 80098ec:	429c      	cmp	r4, r3
 80098ee:	d124      	bne.n	800993a <_putc_r+0x62>
 80098f0:	6874      	ldr	r4, [r6, #4]
 80098f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098f4:	07d8      	lsls	r0, r3, #31
 80098f6:	d405      	bmi.n	8009904 <_putc_r+0x2c>
 80098f8:	89a3      	ldrh	r3, [r4, #12]
 80098fa:	0599      	lsls	r1, r3, #22
 80098fc:	d402      	bmi.n	8009904 <_putc_r+0x2c>
 80098fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009900:	f7ff f83d 	bl	800897e <__retarget_lock_acquire_recursive>
 8009904:	68a3      	ldr	r3, [r4, #8]
 8009906:	3b01      	subs	r3, #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	60a3      	str	r3, [r4, #8]
 800990c:	da05      	bge.n	800991a <_putc_r+0x42>
 800990e:	69a2      	ldr	r2, [r4, #24]
 8009910:	4293      	cmp	r3, r2
 8009912:	db1c      	blt.n	800994e <_putc_r+0x76>
 8009914:	b2eb      	uxtb	r3, r5
 8009916:	2b0a      	cmp	r3, #10
 8009918:	d019      	beq.n	800994e <_putc_r+0x76>
 800991a:	6823      	ldr	r3, [r4, #0]
 800991c:	1c5a      	adds	r2, r3, #1
 800991e:	6022      	str	r2, [r4, #0]
 8009920:	701d      	strb	r5, [r3, #0]
 8009922:	b2ed      	uxtb	r5, r5
 8009924:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009926:	07da      	lsls	r2, r3, #31
 8009928:	d405      	bmi.n	8009936 <_putc_r+0x5e>
 800992a:	89a3      	ldrh	r3, [r4, #12]
 800992c:	059b      	lsls	r3, r3, #22
 800992e:	d402      	bmi.n	8009936 <_putc_r+0x5e>
 8009930:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009932:	f7ff f825 	bl	8008980 <__retarget_lock_release_recursive>
 8009936:	4628      	mov	r0, r5
 8009938:	bd70      	pop	{r4, r5, r6, pc}
 800993a:	4b09      	ldr	r3, [pc, #36]	; (8009960 <_putc_r+0x88>)
 800993c:	429c      	cmp	r4, r3
 800993e:	d101      	bne.n	8009944 <_putc_r+0x6c>
 8009940:	68b4      	ldr	r4, [r6, #8]
 8009942:	e7d6      	b.n	80098f2 <_putc_r+0x1a>
 8009944:	4b07      	ldr	r3, [pc, #28]	; (8009964 <_putc_r+0x8c>)
 8009946:	429c      	cmp	r4, r3
 8009948:	bf08      	it	eq
 800994a:	68f4      	ldreq	r4, [r6, #12]
 800994c:	e7d1      	b.n	80098f2 <_putc_r+0x1a>
 800994e:	4629      	mov	r1, r5
 8009950:	4622      	mov	r2, r4
 8009952:	4630      	mov	r0, r6
 8009954:	f7fd ff1c 	bl	8007790 <__swbuf_r>
 8009958:	4605      	mov	r5, r0
 800995a:	e7e3      	b.n	8009924 <_putc_r+0x4c>
 800995c:	0800a144 	.word	0x0800a144
 8009960:	0800a164 	.word	0x0800a164
 8009964:	0800a124 	.word	0x0800a124

08009968 <_sbrk_r>:
 8009968:	b538      	push	{r3, r4, r5, lr}
 800996a:	4d06      	ldr	r5, [pc, #24]	; (8009984 <_sbrk_r+0x1c>)
 800996c:	2300      	movs	r3, #0
 800996e:	4604      	mov	r4, r0
 8009970:	4608      	mov	r0, r1
 8009972:	602b      	str	r3, [r5, #0]
 8009974:	f7f9 fdea 	bl	800354c <_sbrk>
 8009978:	1c43      	adds	r3, r0, #1
 800997a:	d102      	bne.n	8009982 <_sbrk_r+0x1a>
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	b103      	cbz	r3, 8009982 <_sbrk_r+0x1a>
 8009980:	6023      	str	r3, [r4, #0]
 8009982:	bd38      	pop	{r3, r4, r5, pc}
 8009984:	20000410 	.word	0x20000410

08009988 <__sread>:
 8009988:	b510      	push	{r4, lr}
 800998a:	460c      	mov	r4, r1
 800998c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009990:	f000 f92c 	bl	8009bec <_read_r>
 8009994:	2800      	cmp	r0, #0
 8009996:	bfab      	itete	ge
 8009998:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800999a:	89a3      	ldrhlt	r3, [r4, #12]
 800999c:	181b      	addge	r3, r3, r0
 800999e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80099a2:	bfac      	ite	ge
 80099a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80099a6:	81a3      	strhlt	r3, [r4, #12]
 80099a8:	bd10      	pop	{r4, pc}

080099aa <__swrite>:
 80099aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ae:	461f      	mov	r7, r3
 80099b0:	898b      	ldrh	r3, [r1, #12]
 80099b2:	05db      	lsls	r3, r3, #23
 80099b4:	4605      	mov	r5, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	4616      	mov	r6, r2
 80099ba:	d505      	bpl.n	80099c8 <__swrite+0x1e>
 80099bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c0:	2302      	movs	r3, #2
 80099c2:	2200      	movs	r2, #0
 80099c4:	f000 f898 	bl	8009af8 <_lseek_r>
 80099c8:	89a3      	ldrh	r3, [r4, #12]
 80099ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099d2:	81a3      	strh	r3, [r4, #12]
 80099d4:	4632      	mov	r2, r6
 80099d6:	463b      	mov	r3, r7
 80099d8:	4628      	mov	r0, r5
 80099da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099de:	f000 b817 	b.w	8009a10 <_write_r>

080099e2 <__sseek>:
 80099e2:	b510      	push	{r4, lr}
 80099e4:	460c      	mov	r4, r1
 80099e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099ea:	f000 f885 	bl	8009af8 <_lseek_r>
 80099ee:	1c43      	adds	r3, r0, #1
 80099f0:	89a3      	ldrh	r3, [r4, #12]
 80099f2:	bf15      	itete	ne
 80099f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80099f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099fe:	81a3      	strheq	r3, [r4, #12]
 8009a00:	bf18      	it	ne
 8009a02:	81a3      	strhne	r3, [r4, #12]
 8009a04:	bd10      	pop	{r4, pc}

08009a06 <__sclose>:
 8009a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a0a:	f000 b831 	b.w	8009a70 <_close_r>
	...

08009a10 <_write_r>:
 8009a10:	b538      	push	{r3, r4, r5, lr}
 8009a12:	4d07      	ldr	r5, [pc, #28]	; (8009a30 <_write_r+0x20>)
 8009a14:	4604      	mov	r4, r0
 8009a16:	4608      	mov	r0, r1
 8009a18:	4611      	mov	r1, r2
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	602a      	str	r2, [r5, #0]
 8009a1e:	461a      	mov	r2, r3
 8009a20:	f7f9 fd43 	bl	80034aa <_write>
 8009a24:	1c43      	adds	r3, r0, #1
 8009a26:	d102      	bne.n	8009a2e <_write_r+0x1e>
 8009a28:	682b      	ldr	r3, [r5, #0]
 8009a2a:	b103      	cbz	r3, 8009a2e <_write_r+0x1e>
 8009a2c:	6023      	str	r3, [r4, #0]
 8009a2e:	bd38      	pop	{r3, r4, r5, pc}
 8009a30:	20000410 	.word	0x20000410

08009a34 <__assert_func>:
 8009a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a36:	4614      	mov	r4, r2
 8009a38:	461a      	mov	r2, r3
 8009a3a:	4b09      	ldr	r3, [pc, #36]	; (8009a60 <__assert_func+0x2c>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4605      	mov	r5, r0
 8009a40:	68d8      	ldr	r0, [r3, #12]
 8009a42:	b14c      	cbz	r4, 8009a58 <__assert_func+0x24>
 8009a44:	4b07      	ldr	r3, [pc, #28]	; (8009a64 <__assert_func+0x30>)
 8009a46:	9100      	str	r1, [sp, #0]
 8009a48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a4c:	4906      	ldr	r1, [pc, #24]	; (8009a68 <__assert_func+0x34>)
 8009a4e:	462b      	mov	r3, r5
 8009a50:	f000 f81e 	bl	8009a90 <fiprintf>
 8009a54:	f000 f8e9 	bl	8009c2a <abort>
 8009a58:	4b04      	ldr	r3, [pc, #16]	; (8009a6c <__assert_func+0x38>)
 8009a5a:	461c      	mov	r4, r3
 8009a5c:	e7f3      	b.n	8009a46 <__assert_func+0x12>
 8009a5e:	bf00      	nop
 8009a60:	20000014 	.word	0x20000014
 8009a64:	0800a2ed 	.word	0x0800a2ed
 8009a68:	0800a2fa 	.word	0x0800a2fa
 8009a6c:	0800a328 	.word	0x0800a328

08009a70 <_close_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	4d06      	ldr	r5, [pc, #24]	; (8009a8c <_close_r+0x1c>)
 8009a74:	2300      	movs	r3, #0
 8009a76:	4604      	mov	r4, r0
 8009a78:	4608      	mov	r0, r1
 8009a7a:	602b      	str	r3, [r5, #0]
 8009a7c:	f7f9 fd31 	bl	80034e2 <_close>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d102      	bne.n	8009a8a <_close_r+0x1a>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b103      	cbz	r3, 8009a8a <_close_r+0x1a>
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
 8009a8c:	20000410 	.word	0x20000410

08009a90 <fiprintf>:
 8009a90:	b40e      	push	{r1, r2, r3}
 8009a92:	b503      	push	{r0, r1, lr}
 8009a94:	4601      	mov	r1, r0
 8009a96:	ab03      	add	r3, sp, #12
 8009a98:	4805      	ldr	r0, [pc, #20]	; (8009ab0 <fiprintf+0x20>)
 8009a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a9e:	6800      	ldr	r0, [r0, #0]
 8009aa0:	9301      	str	r3, [sp, #4]
 8009aa2:	f7ff fde9 	bl	8009678 <_vfiprintf_r>
 8009aa6:	b002      	add	sp, #8
 8009aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aac:	b003      	add	sp, #12
 8009aae:	4770      	bx	lr
 8009ab0:	20000014 	.word	0x20000014

08009ab4 <_fstat_r>:
 8009ab4:	b538      	push	{r3, r4, r5, lr}
 8009ab6:	4d07      	ldr	r5, [pc, #28]	; (8009ad4 <_fstat_r+0x20>)
 8009ab8:	2300      	movs	r3, #0
 8009aba:	4604      	mov	r4, r0
 8009abc:	4608      	mov	r0, r1
 8009abe:	4611      	mov	r1, r2
 8009ac0:	602b      	str	r3, [r5, #0]
 8009ac2:	f7f9 fd1a 	bl	80034fa <_fstat>
 8009ac6:	1c43      	adds	r3, r0, #1
 8009ac8:	d102      	bne.n	8009ad0 <_fstat_r+0x1c>
 8009aca:	682b      	ldr	r3, [r5, #0]
 8009acc:	b103      	cbz	r3, 8009ad0 <_fstat_r+0x1c>
 8009ace:	6023      	str	r3, [r4, #0]
 8009ad0:	bd38      	pop	{r3, r4, r5, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000410 	.word	0x20000410

08009ad8 <_isatty_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d06      	ldr	r5, [pc, #24]	; (8009af4 <_isatty_r+0x1c>)
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f9 fd19 	bl	800351a <_isatty>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_isatty_r+0x1a>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_isatty_r+0x1a>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	20000410 	.word	0x20000410

08009af8 <_lseek_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4d07      	ldr	r5, [pc, #28]	; (8009b18 <_lseek_r+0x20>)
 8009afc:	4604      	mov	r4, r0
 8009afe:	4608      	mov	r0, r1
 8009b00:	4611      	mov	r1, r2
 8009b02:	2200      	movs	r2, #0
 8009b04:	602a      	str	r2, [r5, #0]
 8009b06:	461a      	mov	r2, r3
 8009b08:	f7f9 fd12 	bl	8003530 <_lseek>
 8009b0c:	1c43      	adds	r3, r0, #1
 8009b0e:	d102      	bne.n	8009b16 <_lseek_r+0x1e>
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	b103      	cbz	r3, 8009b16 <_lseek_r+0x1e>
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	bd38      	pop	{r3, r4, r5, pc}
 8009b18:	20000410 	.word	0x20000410

08009b1c <__ascii_mbtowc>:
 8009b1c:	b082      	sub	sp, #8
 8009b1e:	b901      	cbnz	r1, 8009b22 <__ascii_mbtowc+0x6>
 8009b20:	a901      	add	r1, sp, #4
 8009b22:	b142      	cbz	r2, 8009b36 <__ascii_mbtowc+0x1a>
 8009b24:	b14b      	cbz	r3, 8009b3a <__ascii_mbtowc+0x1e>
 8009b26:	7813      	ldrb	r3, [r2, #0]
 8009b28:	600b      	str	r3, [r1, #0]
 8009b2a:	7812      	ldrb	r2, [r2, #0]
 8009b2c:	1e10      	subs	r0, r2, #0
 8009b2e:	bf18      	it	ne
 8009b30:	2001      	movne	r0, #1
 8009b32:	b002      	add	sp, #8
 8009b34:	4770      	bx	lr
 8009b36:	4610      	mov	r0, r2
 8009b38:	e7fb      	b.n	8009b32 <__ascii_mbtowc+0x16>
 8009b3a:	f06f 0001 	mvn.w	r0, #1
 8009b3e:	e7f8      	b.n	8009b32 <__ascii_mbtowc+0x16>

08009b40 <memmove>:
 8009b40:	4288      	cmp	r0, r1
 8009b42:	b510      	push	{r4, lr}
 8009b44:	eb01 0402 	add.w	r4, r1, r2
 8009b48:	d902      	bls.n	8009b50 <memmove+0x10>
 8009b4a:	4284      	cmp	r4, r0
 8009b4c:	4623      	mov	r3, r4
 8009b4e:	d807      	bhi.n	8009b60 <memmove+0x20>
 8009b50:	1e43      	subs	r3, r0, #1
 8009b52:	42a1      	cmp	r1, r4
 8009b54:	d008      	beq.n	8009b68 <memmove+0x28>
 8009b56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b5e:	e7f8      	b.n	8009b52 <memmove+0x12>
 8009b60:	4402      	add	r2, r0
 8009b62:	4601      	mov	r1, r0
 8009b64:	428a      	cmp	r2, r1
 8009b66:	d100      	bne.n	8009b6a <memmove+0x2a>
 8009b68:	bd10      	pop	{r4, pc}
 8009b6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b72:	e7f7      	b.n	8009b64 <memmove+0x24>

08009b74 <__malloc_lock>:
 8009b74:	4801      	ldr	r0, [pc, #4]	; (8009b7c <__malloc_lock+0x8>)
 8009b76:	f7fe bf02 	b.w	800897e <__retarget_lock_acquire_recursive>
 8009b7a:	bf00      	nop
 8009b7c:	20000404 	.word	0x20000404

08009b80 <__malloc_unlock>:
 8009b80:	4801      	ldr	r0, [pc, #4]	; (8009b88 <__malloc_unlock+0x8>)
 8009b82:	f7fe befd 	b.w	8008980 <__retarget_lock_release_recursive>
 8009b86:	bf00      	nop
 8009b88:	20000404 	.word	0x20000404

08009b8c <_realloc_r>:
 8009b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b90:	4680      	mov	r8, r0
 8009b92:	4614      	mov	r4, r2
 8009b94:	460e      	mov	r6, r1
 8009b96:	b921      	cbnz	r1, 8009ba2 <_realloc_r+0x16>
 8009b98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	f7ff bb71 	b.w	8009284 <_malloc_r>
 8009ba2:	b92a      	cbnz	r2, 8009bb0 <_realloc_r+0x24>
 8009ba4:	f7ff fb02 	bl	80091ac <_free_r>
 8009ba8:	4625      	mov	r5, r4
 8009baa:	4628      	mov	r0, r5
 8009bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bb0:	f000 f842 	bl	8009c38 <_malloc_usable_size_r>
 8009bb4:	4284      	cmp	r4, r0
 8009bb6:	4607      	mov	r7, r0
 8009bb8:	d802      	bhi.n	8009bc0 <_realloc_r+0x34>
 8009bba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bbe:	d812      	bhi.n	8009be6 <_realloc_r+0x5a>
 8009bc0:	4621      	mov	r1, r4
 8009bc2:	4640      	mov	r0, r8
 8009bc4:	f7ff fb5e 	bl	8009284 <_malloc_r>
 8009bc8:	4605      	mov	r5, r0
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	d0ed      	beq.n	8009baa <_realloc_r+0x1e>
 8009bce:	42bc      	cmp	r4, r7
 8009bd0:	4622      	mov	r2, r4
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	bf28      	it	cs
 8009bd6:	463a      	movcs	r2, r7
 8009bd8:	f7fe ff40 	bl	8008a5c <memcpy>
 8009bdc:	4631      	mov	r1, r6
 8009bde:	4640      	mov	r0, r8
 8009be0:	f7ff fae4 	bl	80091ac <_free_r>
 8009be4:	e7e1      	b.n	8009baa <_realloc_r+0x1e>
 8009be6:	4635      	mov	r5, r6
 8009be8:	e7df      	b.n	8009baa <_realloc_r+0x1e>
	...

08009bec <_read_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	4d07      	ldr	r5, [pc, #28]	; (8009c0c <_read_r+0x20>)
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	4608      	mov	r0, r1
 8009bf4:	4611      	mov	r1, r2
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	602a      	str	r2, [r5, #0]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	f7f9 fc38 	bl	8003470 <_read>
 8009c00:	1c43      	adds	r3, r0, #1
 8009c02:	d102      	bne.n	8009c0a <_read_r+0x1e>
 8009c04:	682b      	ldr	r3, [r5, #0]
 8009c06:	b103      	cbz	r3, 8009c0a <_read_r+0x1e>
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	bd38      	pop	{r3, r4, r5, pc}
 8009c0c:	20000410 	.word	0x20000410

08009c10 <__ascii_wctomb>:
 8009c10:	b149      	cbz	r1, 8009c26 <__ascii_wctomb+0x16>
 8009c12:	2aff      	cmp	r2, #255	; 0xff
 8009c14:	bf85      	ittet	hi
 8009c16:	238a      	movhi	r3, #138	; 0x8a
 8009c18:	6003      	strhi	r3, [r0, #0]
 8009c1a:	700a      	strbls	r2, [r1, #0]
 8009c1c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009c20:	bf98      	it	ls
 8009c22:	2001      	movls	r0, #1
 8009c24:	4770      	bx	lr
 8009c26:	4608      	mov	r0, r1
 8009c28:	4770      	bx	lr

08009c2a <abort>:
 8009c2a:	b508      	push	{r3, lr}
 8009c2c:	2006      	movs	r0, #6
 8009c2e:	f000 f833 	bl	8009c98 <raise>
 8009c32:	2001      	movs	r0, #1
 8009c34:	f7f9 fc12 	bl	800345c <_exit>

08009c38 <_malloc_usable_size_r>:
 8009c38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c3c:	1f18      	subs	r0, r3, #4
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	bfbc      	itt	lt
 8009c42:	580b      	ldrlt	r3, [r1, r0]
 8009c44:	18c0      	addlt	r0, r0, r3
 8009c46:	4770      	bx	lr

08009c48 <_raise_r>:
 8009c48:	291f      	cmp	r1, #31
 8009c4a:	b538      	push	{r3, r4, r5, lr}
 8009c4c:	4604      	mov	r4, r0
 8009c4e:	460d      	mov	r5, r1
 8009c50:	d904      	bls.n	8009c5c <_raise_r+0x14>
 8009c52:	2316      	movs	r3, #22
 8009c54:	6003      	str	r3, [r0, #0]
 8009c56:	f04f 30ff 	mov.w	r0, #4294967295
 8009c5a:	bd38      	pop	{r3, r4, r5, pc}
 8009c5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009c5e:	b112      	cbz	r2, 8009c66 <_raise_r+0x1e>
 8009c60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c64:	b94b      	cbnz	r3, 8009c7a <_raise_r+0x32>
 8009c66:	4620      	mov	r0, r4
 8009c68:	f000 f830 	bl	8009ccc <_getpid_r>
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	4601      	mov	r1, r0
 8009c70:	4620      	mov	r0, r4
 8009c72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c76:	f000 b817 	b.w	8009ca8 <_kill_r>
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d00a      	beq.n	8009c94 <_raise_r+0x4c>
 8009c7e:	1c59      	adds	r1, r3, #1
 8009c80:	d103      	bne.n	8009c8a <_raise_r+0x42>
 8009c82:	2316      	movs	r3, #22
 8009c84:	6003      	str	r3, [r0, #0]
 8009c86:	2001      	movs	r0, #1
 8009c88:	e7e7      	b.n	8009c5a <_raise_r+0x12>
 8009c8a:	2400      	movs	r4, #0
 8009c8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c90:	4628      	mov	r0, r5
 8009c92:	4798      	blx	r3
 8009c94:	2000      	movs	r0, #0
 8009c96:	e7e0      	b.n	8009c5a <_raise_r+0x12>

08009c98 <raise>:
 8009c98:	4b02      	ldr	r3, [pc, #8]	; (8009ca4 <raise+0xc>)
 8009c9a:	4601      	mov	r1, r0
 8009c9c:	6818      	ldr	r0, [r3, #0]
 8009c9e:	f7ff bfd3 	b.w	8009c48 <_raise_r>
 8009ca2:	bf00      	nop
 8009ca4:	20000014 	.word	0x20000014

08009ca8 <_kill_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d07      	ldr	r5, [pc, #28]	; (8009cc8 <_kill_r+0x20>)
 8009cac:	2300      	movs	r3, #0
 8009cae:	4604      	mov	r4, r0
 8009cb0:	4608      	mov	r0, r1
 8009cb2:	4611      	mov	r1, r2
 8009cb4:	602b      	str	r3, [r5, #0]
 8009cb6:	f7f9 fbc1 	bl	800343c <_kill>
 8009cba:	1c43      	adds	r3, r0, #1
 8009cbc:	d102      	bne.n	8009cc4 <_kill_r+0x1c>
 8009cbe:	682b      	ldr	r3, [r5, #0]
 8009cc0:	b103      	cbz	r3, 8009cc4 <_kill_r+0x1c>
 8009cc2:	6023      	str	r3, [r4, #0]
 8009cc4:	bd38      	pop	{r3, r4, r5, pc}
 8009cc6:	bf00      	nop
 8009cc8:	20000410 	.word	0x20000410

08009ccc <_getpid_r>:
 8009ccc:	f7f9 bbae 	b.w	800342c <_getpid>

08009cd0 <_init>:
 8009cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cd2:	bf00      	nop
 8009cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cd6:	bc08      	pop	{r3}
 8009cd8:	469e      	mov	lr, r3
 8009cda:	4770      	bx	lr

08009cdc <_fini>:
 8009cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cde:	bf00      	nop
 8009ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce2:	bc08      	pop	{r3}
 8009ce4:	469e      	mov	lr, r3
 8009ce6:	4770      	bx	lr
