#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 24 11:15:43 2019
# Process ID: 2406
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/Parts'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6442.516 ; gain = 93.863 ; free physical = 6098 ; free virtual = 10080
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
WARNING: [BD 41-1731] Type mismatch between connected pins: /HZ_Counter_0/o_Out(undef) and /ssd_dec_0/i_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HZ_Counter_0/o_Out(undef) and /ssd_mux_0/i_CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HZ_Counter_0/o_Out(undef) and /BINARY_TO_BCD_0/i_Clock(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /i_CLK(clk) and /Bounce_Counter_FSM_0/i_100MHZCLK(undef)
WARNING: [BD 41-927] Following properties on pin /HZ_Counter_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Bounce_Timer_i_CLK 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/Bounce_Timer.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/synth/Bounce_Timer.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/sim/Bounce_Timer.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/hdl/Bounce_Timer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ssd_dec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ssd_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HZ_Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_100MHz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bounce_Counter_FSM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BINARY_TO_BCD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/hw_handoff/Bounce_Timer.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/hw_handoff/Bounce_Timer_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.srcs/sources_1/bd/Bounce_Timer/synth/Bounce_Timer.hwdef
[Sat Aug 24 11:24:03 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.runs/synth_1/runme.log
[Sat Aug 24 11:24:03 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_1/Module_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 6879.316 ; gain = 87.598 ; free physical = 5848 ; free virtual = 9867
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
refresh_hw_server
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
refresh_hw_server
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 11:38:47 2019...
