<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_NeighborhoodCreator_3x3.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_NeighborhoodCreator_3x3.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_NeighborhoodCreator_3x3.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_NeighborhoodCreator_3x3.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-06-04 12:57:05</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_NeighborhoodCreator_3x3</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: NeighborhoodCreator_3x3</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Model version: 8.37</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a><span class="KW">USE</span> work.gaussianF_ip_src_gaussianFilter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="23">   23   </a>
</span><span><a class="LN" name="24">   24   </a><span class="KW">ENTITY</span> gaussianF_ip_src_NeighborhoodCreator_3x3 <span class="KW">IS</span>
</span><span><a class="LN" name="25">   25   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        sample                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="29">   29   </a>        valid                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        isLastSample                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="31">   31   </a>        neighborhood_0                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="32">   32   </a>        neighborhood_1                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="33">   33   </a>        neighborhood_2                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="34">   34   </a>        neighborhood_3                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="35">   35   </a>        neighborhood_4                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="36">   36   </a>        neighborhood_5                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="37">   37   </a>        neighborhood_6                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="38">   38   </a>        neighborhood_7                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="39">   39   </a>        neighborhood_8                    :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- single</span>
</span><span><a class="LN" name="40">   40   </a>        );
</span><span><a class="LN" name="41">   41   </a><span class="KW">END</span> gaussianF_ip_src_NeighborhoodCreator_3x3;
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_NeighborhoodCreator_3x3 <span class="KW">IS</span>
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="48">   48   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" name="49">   49   </a>             DataWidth                    : integer
</span><span><a class="LN" name="50">   50   </a>             );
</span><span><a class="LN" name="51">   51   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="52">   52   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="53">   53   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="54">   54   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="55">   55   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="56">   56   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="57">   57   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="58">   58   </a>          );
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="60">   60   </a>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="62">   62   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="63">   63   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="64">   64   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="65">   65   </a>          sample_in                       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="66">   66   </a>          onEndVals_in                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="67">   67   </a>          valid                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="68">   68   </a>          isLastSample                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="69">   69   </a>          sample                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="70">   70   </a>          onEndVals                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="71">   71   </a>          );
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="73">   73   </a>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_row2_linebuffer
</span><span><a class="LN" name="75">   75   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="76">   76   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="77">   77   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="78">   78   </a>          sample_in                       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="79">   79   </a>          onEndVals_in                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="80">   80   </a>          valid                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="81">   81   </a>          isLastSample                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="82">   82   </a>          sample                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" name="83">   83   </a>          onEndVals                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="84">   84   </a>          );
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="86">   86   </a>
</span><span><a class="LN" name="87">   87   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="89">   89   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" name="90">   90   </a>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="92">   92   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_row3_col2(rtl);
</span><span><a class="LN" name="93">   93   </a>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_row2_linebuffer
</span><span><a class="LN" name="95">   95   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_row2_linebuffer(rtl);
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> slicedInput                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> isLastSample_1                   : std_logic;
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> valid_1                          : std_logic;
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> slicedInput_2                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> isLastSample_2                   : std_logic;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> sample_1                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> onEndVals                        : std_logic;
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> slicedInput_3                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> valid_2                          : std_logic;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> slicedInput_4                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> isLastSample_3                   : std_logic;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> sample_2                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> onEndVals_1                      : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> slicedInput_5                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> valid_3                          : std_logic;
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> slicedInput_6                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> isLastSample_4                   : std_logic;
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> sample_3                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> onEndVals_2                      : std_logic;
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> slicedInput_7                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> valid_4                          : std_logic;
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> slicedInput_8                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> isLastSample_5                   : std_logic;
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> sample_4                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> onEndVals_3                      : std_logic;
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> slicedInput_9                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> valid_5                          : std_logic;
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> slicedInput_10                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> isLastSample_6                   : std_logic;
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> sample_5                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> onEndVals_4                      : std_logic;
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> slicedInput_11                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> valid_6                          : std_logic;
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> slicedInput_12                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> isLastSample_7                   : std_logic;
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> sample_6                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> onEndVals_5                      : std_logic;
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> slicedInput_13                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> valid_7                          : std_logic;
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> slicedInput_14                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> isLastSample_8                   : std_logic;
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> sample_7                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> onEndVals_6                      : std_logic;
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> slicedInput_15                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> valid_8                          : std_logic;
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> slicedInput_16                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> isLastSample_9                   : std_logic;
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> onEndValsdeadOut                 : std_logic;
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> max_neighborhood_col1            : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3]</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> max_neighborhood_col2            : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3]</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> max_neighborhood_col3            : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3]</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> max_neighborhood                 : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="161">  161   </a>  u_ShiftRegisterRAM : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" name="162">  162   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" name="163">  163   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="164">  164   </a>                 )
</span><span><a class="LN" name="165">  165   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="166">  166   </a>              enb =&gt; enb,
</span><span><a class="LN" name="167">  167   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a class="LN" name="168">  168   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a class="LN" name="169">  169   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="170">  170   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a class="LN" name="171">  171   </a>              dout =&gt; mergedDelay_regout
</span><span><a class="LN" name="172">  172   </a>              );
</span><span><a class="LN" name="173">  173   </a>
</span><span><a class="LN" name="174">  174   </a>  u_row3_col2 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="175">  175   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="176">  176   </a>              reset =&gt; reset,
</span><span><a class="LN" name="177">  177   </a>              enb =&gt; enb,
</span><span><a class="LN" name="178">  178   </a>              sample_in =&gt; sample,  <span class="CT">-- single</span>
</span><span><a class="LN" name="179">  179   </a>              onEndVals_in =&gt; isLastSample_1,
</span><span><a class="LN" name="180">  180   </a>              valid =&gt; valid_1,
</span><span><a class="LN" name="181">  181   </a>              isLastSample =&gt; isLastSample_2,
</span><span><a class="LN" name="182">  182   </a>              sample =&gt; sample_1,  <span class="CT">-- single</span>
</span><span><a class="LN" name="183">  183   </a>              onEndVals =&gt; onEndVals
</span><span><a class="LN" name="184">  184   </a>              );
</span><span><a class="LN" name="185">  185   </a>
</span><span><a class="LN" name="186">  186   </a>  u_row3_col1 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="187">  187   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="188">  188   </a>              reset =&gt; reset,
</span><span><a class="LN" name="189">  189   </a>              enb =&gt; enb,
</span><span><a class="LN" name="190">  190   </a>              sample_in =&gt; sample_1,  <span class="CT">-- single</span>
</span><span><a class="LN" name="191">  191   </a>              onEndVals_in =&gt; onEndVals,
</span><span><a class="LN" name="192">  192   </a>              valid =&gt; valid_2,
</span><span><a class="LN" name="193">  193   </a>              isLastSample =&gt; isLastSample_3,
</span><span><a class="LN" name="194">  194   </a>              sample =&gt; sample_2,  <span class="CT">-- single</span>
</span><span><a class="LN" name="195">  195   </a>              onEndVals =&gt; onEndVals_1
</span><span><a class="LN" name="196">  196   </a>              );
</span><span><a class="LN" name="197">  197   </a>
</span><span><a class="LN" name="198">  198   </a>  u_row2_linebuffer : gaussianF_ip_src_row2_linebuffer
</span><span><a class="LN" name="199">  199   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="200">  200   </a>              reset =&gt; reset,
</span><span><a class="LN" name="201">  201   </a>              enb =&gt; enb,
</span><span><a class="LN" name="202">  202   </a>              sample_in =&gt; sample_2,  <span class="CT">-- single</span>
</span><span><a class="LN" name="203">  203   </a>              onEndVals_in =&gt; onEndVals_1,
</span><span><a class="LN" name="204">  204   </a>              valid =&gt; valid_3,
</span><span><a class="LN" name="205">  205   </a>              isLastSample =&gt; isLastSample_4,
</span><span><a class="LN" name="206">  206   </a>              sample =&gt; sample_3,  <span class="CT">-- single</span>
</span><span><a class="LN" name="207">  207   </a>              onEndVals =&gt; onEndVals_2
</span><span><a class="LN" name="208">  208   </a>              );
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  u_row2_col2 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="211">  211   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="212">  212   </a>              reset =&gt; reset,
</span><span><a class="LN" name="213">  213   </a>              enb =&gt; enb,
</span><span><a class="LN" name="214">  214   </a>              sample_in =&gt; sample_3,  <span class="CT">-- single</span>
</span><span><a class="LN" name="215">  215   </a>              onEndVals_in =&gt; onEndVals_2,
</span><span><a class="LN" name="216">  216   </a>              valid =&gt; valid_4,
</span><span><a class="LN" name="217">  217   </a>              isLastSample =&gt; isLastSample_5,
</span><span><a class="LN" name="218">  218   </a>              sample =&gt; sample_4,  <span class="CT">-- single</span>
</span><span><a class="LN" name="219">  219   </a>              onEndVals =&gt; onEndVals_3
</span><span><a class="LN" name="220">  220   </a>              );
</span><span><a class="LN" name="221">  221   </a>
</span><span><a class="LN" name="222">  222   </a>  u_row2_col1 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="223">  223   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="224">  224   </a>              reset =&gt; reset,
</span><span><a class="LN" name="225">  225   </a>              enb =&gt; enb,
</span><span><a class="LN" name="226">  226   </a>              sample_in =&gt; sample_4,  <span class="CT">-- single</span>
</span><span><a class="LN" name="227">  227   </a>              onEndVals_in =&gt; onEndVals_3,
</span><span><a class="LN" name="228">  228   </a>              valid =&gt; valid_5,
</span><span><a class="LN" name="229">  229   </a>              isLastSample =&gt; isLastSample_6,
</span><span><a class="LN" name="230">  230   </a>              sample =&gt; sample_5,  <span class="CT">-- single</span>
</span><span><a class="LN" name="231">  231   </a>              onEndVals =&gt; onEndVals_4
</span><span><a class="LN" name="232">  232   </a>              );
</span><span><a class="LN" name="233">  233   </a>
</span><span><a class="LN" name="234">  234   </a>  u_row1_linebuffer : gaussianF_ip_src_row2_linebuffer
</span><span><a class="LN" name="235">  235   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="236">  236   </a>              reset =&gt; reset,
</span><span><a class="LN" name="237">  237   </a>              enb =&gt; enb,
</span><span><a class="LN" name="238">  238   </a>              sample_in =&gt; sample_5,  <span class="CT">-- single</span>
</span><span><a class="LN" name="239">  239   </a>              onEndVals_in =&gt; onEndVals_4,
</span><span><a class="LN" name="240">  240   </a>              valid =&gt; valid_6,
</span><span><a class="LN" name="241">  241   </a>              isLastSample =&gt; isLastSample_7,
</span><span><a class="LN" name="242">  242   </a>              sample =&gt; sample_6,  <span class="CT">-- single</span>
</span><span><a class="LN" name="243">  243   </a>              onEndVals =&gt; onEndVals_5
</span><span><a class="LN" name="244">  244   </a>              );
</span><span><a class="LN" name="245">  245   </a>
</span><span><a class="LN" name="246">  246   </a>  u_row1_col2 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="247">  247   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="248">  248   </a>              reset =&gt; reset,
</span><span><a class="LN" name="249">  249   </a>              enb =&gt; enb,
</span><span><a class="LN" name="250">  250   </a>              sample_in =&gt; sample_6,  <span class="CT">-- single</span>
</span><span><a class="LN" name="251">  251   </a>              onEndVals_in =&gt; onEndVals_5,
</span><span><a class="LN" name="252">  252   </a>              valid =&gt; valid_7,
</span><span><a class="LN" name="253">  253   </a>              isLastSample =&gt; isLastSample_8,
</span><span><a class="LN" name="254">  254   </a>              sample =&gt; sample_7,  <span class="CT">-- single</span>
</span><span><a class="LN" name="255">  255   </a>              onEndVals =&gt; onEndVals_6
</span><span><a class="LN" name="256">  256   </a>              );
</span><span><a class="LN" name="257">  257   </a>
</span><span><a class="LN" name="258">  258   </a>  u_row1_col1 : gaussianF_ip_src_row3_col2
</span><span><a class="LN" name="259">  259   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="260">  260   </a>              reset =&gt; reset,
</span><span><a class="LN" name="261">  261   </a>              enb =&gt; enb,
</span><span><a class="LN" name="262">  262   </a>              sample_in =&gt; sample_7,  <span class="CT">-- single</span>
</span><span><a class="LN" name="263">  263   </a>              onEndVals_in =&gt; onEndVals_6,
</span><span><a class="LN" name="264">  264   </a>              valid =&gt; valid_8,
</span><span><a class="LN" name="265">  265   </a>              isLastSample =&gt; isLastSample_9,
</span><span><a class="LN" name="266">  266   </a>              sample =&gt; max_neighborhood_col1(0),  <span class="CT">-- single</span>
</span><span><a class="LN" name="267">  267   </a>              onEndVals =&gt; onEndValsdeadOut
</span><span><a class="LN" name="268">  268   </a>              );
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  mergedInput &lt;= unsigned'(isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample &amp; valid &amp; isLastSample);
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="273">  273   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="275">  275   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="276">  276   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="277">  277   </a>        mergedDelay_regin &lt;= to_unsigned(16#00000#, 17);
</span><span><a class="LN" name="278">  278   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="279">  279   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" name="280">  280   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="281">  281   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>
</span><span><a class="LN" name="285">  285   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="286">  286   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="287">  287   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="288">  288   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" name="289">  289   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="290">  290   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="292">  292   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="293">  293   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="294">  294   </a>        mergedDelay_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" name="295">  295   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="296">  296   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span> 
</span><span><a class="LN" name="297">  297   </a>          mergedDelay_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" name="298">  298   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="299">  299   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" name="300">  300   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="301">  301   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="302">  302   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" name="304">  304   </a>
</span><span><a class="LN" name="305">  305   </a>
</span><span><a class="LN" name="306">  306   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" name="307">  307   </a>
</span><span><a class="LN" name="308">  308   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="309">  309   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" name="310">  310   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="311">  311   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" name="312">  312   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="313">  313   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="315">  315   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="317">  317   </a>        mergedDelay_raddr &lt;= to_unsigned(16#01#, 6);
</span><span><a class="LN" name="318">  318   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="319">  319   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span> 
</span><span><a class="LN" name="320">  320   </a>          mergedDelay_raddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" name="321">  321   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="322">  322   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" name="323">  323   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="324">  324   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="325">  325   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" name="327">  327   </a>
</span><span><a class="LN" name="328">  328   </a>
</span><span><a class="LN" name="329">  329   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" name="330">  330   </a>
</span><span><a class="LN" name="331">  331   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" name="332">  332   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="334">  334   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="335">  335   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="336">  336   </a>        mergedOutput &lt;= to_unsigned(16#00000#, 17);
</span><span><a class="LN" name="337">  337   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="338">  338   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" name="339">  339   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="340">  340   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="341">  341   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" name="342">  342   </a>
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  slicedInput &lt;= mergedOutput(16);
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  isLastSample_1 &lt;= slicedInput;
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  slicedInput_1 &lt;= mergedOutput(15);
</span><span><a class="LN" name="349">  349   </a>
</span><span><a class="LN" name="350">  350   </a>  valid_1 &lt;= slicedInput_1;
</span><span><a class="LN" name="351">  351   </a>
</span><span><a class="LN" name="352">  352   </a>  slicedInput_2 &lt;= mergedOutput(14);
</span><span><a class="LN" name="353">  353   </a>
</span><span><a class="LN" name="354">  354   </a>  isLastSample_2 &lt;= slicedInput_2;
</span><span><a class="LN" name="355">  355   </a>
</span><span><a class="LN" name="356">  356   </a>  slicedInput_3 &lt;= mergedOutput(13);
</span><span><a class="LN" name="357">  357   </a>
</span><span><a class="LN" name="358">  358   </a>  valid_2 &lt;= slicedInput_3;
</span><span><a class="LN" name="359">  359   </a>
</span><span><a class="LN" name="360">  360   </a>  slicedInput_4 &lt;= mergedOutput(12);
</span><span><a class="LN" name="361">  361   </a>
</span><span><a class="LN" name="362">  362   </a>  isLastSample_3 &lt;= slicedInput_4;
</span><span><a class="LN" name="363">  363   </a>
</span><span><a class="LN" name="364">  364   </a>  slicedInput_5 &lt;= mergedOutput(11);
</span><span><a class="LN" name="365">  365   </a>
</span><span><a class="LN" name="366">  366   </a>  valid_3 &lt;= slicedInput_5;
</span><span><a class="LN" name="367">  367   </a>
</span><span><a class="LN" name="368">  368   </a>  slicedInput_6 &lt;= mergedOutput(10);
</span><span><a class="LN" name="369">  369   </a>
</span><span><a class="LN" name="370">  370   </a>  isLastSample_4 &lt;= slicedInput_6;
</span><span><a class="LN" name="371">  371   </a>
</span><span><a class="LN" name="372">  372   </a>  slicedInput_7 &lt;= mergedOutput(9);
</span><span><a class="LN" name="373">  373   </a>
</span><span><a class="LN" name="374">  374   </a>  valid_4 &lt;= slicedInput_7;
</span><span><a class="LN" name="375">  375   </a>
</span><span><a class="LN" name="376">  376   </a>  slicedInput_8 &lt;= mergedOutput(8);
</span><span><a class="LN" name="377">  377   </a>
</span><span><a class="LN" name="378">  378   </a>  isLastSample_5 &lt;= slicedInput_8;
</span><span><a class="LN" name="379">  379   </a>
</span><span><a class="LN" name="380">  380   </a>  slicedInput_9 &lt;= mergedOutput(7);
</span><span><a class="LN" name="381">  381   </a>
</span><span><a class="LN" name="382">  382   </a>  valid_5 &lt;= slicedInput_9;
</span><span><a class="LN" name="383">  383   </a>
</span><span><a class="LN" name="384">  384   </a>  slicedInput_10 &lt;= mergedOutput(6);
</span><span><a class="LN" name="385">  385   </a>
</span><span><a class="LN" name="386">  386   </a>  isLastSample_6 &lt;= slicedInput_10;
</span><span><a class="LN" name="387">  387   </a>
</span><span><a class="LN" name="388">  388   </a>  slicedInput_11 &lt;= mergedOutput(5);
</span><span><a class="LN" name="389">  389   </a>
</span><span><a class="LN" name="390">  390   </a>  valid_6 &lt;= slicedInput_11;
</span><span><a class="LN" name="391">  391   </a>
</span><span><a class="LN" name="392">  392   </a>  slicedInput_12 &lt;= mergedOutput(4);
</span><span><a class="LN" name="393">  393   </a>
</span><span><a class="LN" name="394">  394   </a>  isLastSample_7 &lt;= slicedInput_12;
</span><span><a class="LN" name="395">  395   </a>
</span><span><a class="LN" name="396">  396   </a>  slicedInput_13 &lt;= mergedOutput(3);
</span><span><a class="LN" name="397">  397   </a>
</span><span><a class="LN" name="398">  398   </a>  valid_7 &lt;= slicedInput_13;
</span><span><a class="LN" name="399">  399   </a>
</span><span><a class="LN" name="400">  400   </a>  slicedInput_14 &lt;= mergedOutput(2);
</span><span><a class="LN" name="401">  401   </a>
</span><span><a class="LN" name="402">  402   </a>  isLastSample_8 &lt;= slicedInput_14;
</span><span><a class="LN" name="403">  403   </a>
</span><span><a class="LN" name="404">  404   </a>  slicedInput_15 &lt;= mergedOutput(1);
</span><span><a class="LN" name="405">  405   </a>
</span><span><a class="LN" name="406">  406   </a>  valid_8 &lt;= slicedInput_15;
</span><span><a class="LN" name="407">  407   </a>
</span><span><a class="LN" name="408">  408   </a>  slicedInput_16 &lt;= mergedOutput(0);
</span><span><a class="LN" name="409">  409   </a>
</span><span><a class="LN" name="410">  410   </a>  isLastSample_9 &lt;= slicedInput_16;
</span><span><a class="LN" name="411">  411   </a>
</span><span><a class="LN" name="412">  412   </a>  max_neighborhood_col1(1) &lt;= sample_5;
</span><span><a class="LN" name="413">  413   </a>  max_neighborhood_col1(2) &lt;= sample_2;
</span><span><a class="LN" name="414">  414   </a>
</span><span><a class="LN" name="415">  415   </a>  max_neighborhood_col2(0) &lt;= sample_7;
</span><span><a class="LN" name="416">  416   </a>  max_neighborhood_col2(1) &lt;= sample_4;
</span><span><a class="LN" name="417">  417   </a>  max_neighborhood_col2(2) &lt;= sample_1;
</span><span><a class="LN" name="418">  418   </a>
</span><span><a class="LN" name="419">  419   </a>  max_neighborhood_col3(0) &lt;= sample_6;
</span><span><a class="LN" name="420">  420   </a>  max_neighborhood_col3(1) &lt;= sample_3;
</span><span><a class="LN" name="421">  421   </a>  max_neighborhood_col3(2) &lt;= sample;
</span><span><a class="LN" name="422">  422   </a>
</span><span><a class="LN" name="423">  423   </a>  max_neighborhood_gen: <span class="KW">FOR</span> idx <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="424">  424   </a>    max_neighborhood(idx, 0) &lt;= max_neighborhood_col1(idx);
</span><span><a class="LN" name="425">  425   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="426">  426   </a>  max_neighborhood_gen1: <span class="KW">FOR</span> idx <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="427">  427   </a>    max_neighborhood(idx, 1) &lt;= max_neighborhood_col2(idx);
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="429">  429   </a>  max_neighborhood_gen2: <span class="KW">FOR</span> idx <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="430">  430   </a>    max_neighborhood(idx, 2) &lt;= max_neighborhood_col3(idx);
</span><span><a class="LN" name="431">  431   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="432">  432   </a>
</span><span><a class="LN" name="433">  433   </a>  neighborhood_0 &lt;= max_neighborhood(0, 0);
</span><span><a class="LN" name="434">  434   </a>
</span><span><a class="LN" name="435">  435   </a>  neighborhood_1 &lt;= max_neighborhood(1, 0);
</span><span><a class="LN" name="436">  436   </a>
</span><span><a class="LN" name="437">  437   </a>  neighborhood_2 &lt;= max_neighborhood(2, 0);
</span><span><a class="LN" name="438">  438   </a>
</span><span><a class="LN" name="439">  439   </a>  neighborhood_3 &lt;= max_neighborhood(0, 1);
</span><span><a class="LN" name="440">  440   </a>
</span><span><a class="LN" name="441">  441   </a>  neighborhood_4 &lt;= max_neighborhood(1, 1);
</span><span><a class="LN" name="442">  442   </a>
</span><span><a class="LN" name="443">  443   </a>  neighborhood_5 &lt;= max_neighborhood(2, 1);
</span><span><a class="LN" name="444">  444   </a>
</span><span><a class="LN" name="445">  445   </a>  neighborhood_6 &lt;= max_neighborhood(0, 2);
</span><span><a class="LN" name="446">  446   </a>
</span><span><a class="LN" name="447">  447   </a>  neighborhood_7 &lt;= max_neighborhood(1, 2);
</span><span><a class="LN" name="448">  448   </a>
</span><span><a class="LN" name="449">  449   </a>  neighborhood_8 &lt;= max_neighborhood(2, 2);
</span><span><a class="LN" name="450">  450   </a>
</span><span><a class="LN" name="451">  451   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="452">  452   </a>
</span><span><a class="LN" name="453">  453   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>