ARM GAS  /tmp/ccqxfq9s.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB47:
  26              		.file 1 "Core/Src/stm32l0xx_hal_msp.c"
   1:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_hal_msp.c **** /**
   3:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_hal_msp.c ****   * @file         stm32l0xx_hal_msp.c
   5:Core/Src/stm32l0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l0xx_hal_msp.c ****   *
  10:Core/Src/stm32l0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l0xx_hal_msp.c ****   *
  13:Core/Src/stm32l0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l0xx_hal_msp.c ****   *
  17:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l0xx_hal_msp.c ****   */
  19:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l0xx_hal_msp.c **** 
  21:Core/Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l0xx_hal_msp.c **** 
  25:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l0xx_hal_msp.c **** 
  27:Core/Src/stm32l0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l0xx_hal_msp.c **** 
  30:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l0xx_hal_msp.c **** 
  32:Core/Src/stm32l0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccqxfq9s.s 			page 2


  33:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l0xx_hal_msp.c **** 
  35:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l0xx_hal_msp.c **** 
  37:Core/Src/stm32l0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l0xx_hal_msp.c **** 
  40:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l0xx_hal_msp.c **** 
  42:Core/Src/stm32l0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l0xx_hal_msp.c **** 
  45:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l0xx_hal_msp.c **** 
  47:Core/Src/stm32l0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l0xx_hal_msp.c **** 
  50:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l0xx_hal_msp.c **** 
  52:Core/Src/stm32l0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l0xx_hal_msp.c **** 
  55:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l0xx_hal_msp.c **** 
  57:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l0xx_hal_msp.c **** 
  59:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l0xx_hal_msp.c **** /**
  61:Core/Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l0xx_hal_msp.c ****   */
  63:Core/Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  65:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l0xx_hal_msp.c **** 
  67:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l0xx_hal_msp.c **** 
  69:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  32              		.loc 1 69 3 view .LVU1
  33 0000 054B     		ldr	r3, .L2
  34 0002 5A6B     		ldr	r2, [r3, #52]
  35 0004 0121     		movs	r1, #1
  36 0006 0A43     		orrs	r2, r1
  37 0008 5A63     		str	r2, [r3, #52]
  70:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU2
  39 000a 996B     		ldr	r1, [r3, #56]
  40 000c 8022     		movs	r2, #128
  41 000e 5205     		lsls	r2, r2, #21
  42 0010 0A43     		orrs	r2, r1
  43 0012 9A63     		str	r2, [r3, #56]
  71:Core/Src/stm32l0xx_hal_msp.c **** 
  72:Core/Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
ARM GAS  /tmp/ccqxfq9s.s 			page 3


  73:Core/Src/stm32l0xx_hal_msp.c **** 
  74:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l0xx_hal_msp.c **** 
  76:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l0xx_hal_msp.c **** }
  44              		.loc 1 77 1 is_stmt 0 view .LVU3
  45              		@ sp needed
  46 0014 7047     		bx	lr
  47              	.L3:
  48 0016 C046     		.align	2
  49              	.L2:
  50 0018 00100240 		.word	1073876992
  51              		.cfi_endproc
  52              	.LFE47:
  54              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  55              		.align	1
  56              		.global	HAL_ADC_MspInit
  57              		.syntax unified
  58              		.code	16
  59              		.thumb_func
  61              	HAL_ADC_MspInit:
  62              	.LVL0:
  63              	.LFB48:
  78:Core/Src/stm32l0xx_hal_msp.c **** 
  79:Core/Src/stm32l0xx_hal_msp.c **** /**
  80:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP Initialization
  81:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  83:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32l0xx_hal_msp.c **** */
  85:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  86:Core/Src/stm32l0xx_hal_msp.c **** {
  64              		.loc 1 86 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 24
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 86 1 is_stmt 0 view .LVU5
  69 0000 10B5     		push	{r4, lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 4, -8
  73              		.cfi_offset 14, -4
  74 0002 86B0     		sub	sp, sp, #24
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 32
  77 0004 0400     		movs	r4, r0
  87:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  78              		.loc 1 87 3 is_stmt 1 view .LVU6
  79              		.loc 1 87 20 is_stmt 0 view .LVU7
  80 0006 1422     		movs	r2, #20
  81 0008 0021     		movs	r1, #0
  82 000a 01A8     		add	r0, sp, #4
  83              	.LVL1:
  84              		.loc 1 87 20 view .LVU8
  85 000c FFF7FEFF 		bl	memset
  86              	.LVL2:
  88:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
ARM GAS  /tmp/ccqxfq9s.s 			page 4


  87              		.loc 1 88 3 is_stmt 1 view .LVU9
  88              		.loc 1 88 10 is_stmt 0 view .LVU10
  89 0010 2268     		ldr	r2, [r4]
  90              		.loc 1 88 5 view .LVU11
  91 0012 0E4B     		ldr	r3, .L7
  92 0014 9A42     		cmp	r2, r3
  93 0016 01D0     		beq	.L6
  94              	.L4:
  89:Core/Src/stm32l0xx_hal_msp.c ****   {
  90:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/stm32l0xx_hal_msp.c **** 
  92:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  95:Core/Src/stm32l0xx_hal_msp.c **** 
  96:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
  98:Core/Src/stm32l0xx_hal_msp.c ****     PA1     ------> ADC_IN1
  99:Core/Src/stm32l0xx_hal_msp.c ****     PA2     ------> ADC_IN2
 100:Core/Src/stm32l0xx_hal_msp.c ****     */
 101:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 102:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32l0xx_hal_msp.c **** 
 106:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32l0xx_hal_msp.c **** 
 108:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 109:Core/Src/stm32l0xx_hal_msp.c ****   }
 110:Core/Src/stm32l0xx_hal_msp.c **** 
 111:Core/Src/stm32l0xx_hal_msp.c **** }
  95              		.loc 1 111 1 view .LVU12
  96 0018 06B0     		add	sp, sp, #24
  97              		@ sp needed
  98              	.LVL3:
  99              		.loc 1 111 1 view .LVU13
 100 001a 10BD     		pop	{r4, pc}
 101              	.LVL4:
 102              	.L6:
  94:Core/Src/stm32l0xx_hal_msp.c **** 
 103              		.loc 1 94 5 is_stmt 1 view .LVU14
 104 001c 0C4B     		ldr	r3, .L7+4
 105 001e 596B     		ldr	r1, [r3, #52]
 106 0020 8022     		movs	r2, #128
 107 0022 9200     		lsls	r2, r2, #2
 108 0024 0A43     		orrs	r2, r1
 109 0026 5A63     		str	r2, [r3, #52]
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 110              		.loc 1 96 5 view .LVU15
 111              	.LBB2:
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 112              		.loc 1 96 5 view .LVU16
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 113              		.loc 1 96 5 view .LVU17
 114 0028 D96A     		ldr	r1, [r3, #44]
 115 002a 0122     		movs	r2, #1
 116 002c 1143     		orrs	r1, r2
ARM GAS  /tmp/ccqxfq9s.s 			page 5


 117 002e D962     		str	r1, [r3, #44]
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 118              		.loc 1 96 5 view .LVU18
 119 0030 DB6A     		ldr	r3, [r3, #44]
 120 0032 1A40     		ands	r2, r3
 121 0034 0092     		str	r2, [sp]
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 122              		.loc 1 96 5 view .LVU19
 123 0036 009B     		ldr	r3, [sp]
 124              	.LBE2:
  96:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 125              		.loc 1 96 5 view .LVU20
 101:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 126              		.loc 1 101 5 view .LVU21
 101:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 127              		.loc 1 101 25 is_stmt 0 view .LVU22
 128 0038 0623     		movs	r3, #6
 129 003a 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 102 5 is_stmt 1 view .LVU23
 102:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131              		.loc 1 102 26 is_stmt 0 view .LVU24
 132 003c 033B     		subs	r3, r3, #3
 133 003e 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134              		.loc 1 103 5 is_stmt 1 view .LVU25
 104:Core/Src/stm32l0xx_hal_msp.c **** 
 135              		.loc 1 104 5 view .LVU26
 136 0040 A020     		movs	r0, #160
 137 0042 01A9     		add	r1, sp, #4
 138 0044 C005     		lsls	r0, r0, #23
 139 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL5:
 141              		.loc 1 111 1 is_stmt 0 view .LVU27
 142 004a E5E7     		b	.L4
 143              	.L8:
 144              		.align	2
 145              	.L7:
 146 004c 00240140 		.word	1073816576
 147 0050 00100240 		.word	1073876992
 148              		.cfi_endproc
 149              	.LFE48:
 151              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_ADC_MspDeInit
 154              		.syntax unified
 155              		.code	16
 156              		.thumb_func
 158              	HAL_ADC_MspDeInit:
 159              	.LVL6:
 160              	.LFB49:
 112:Core/Src/stm32l0xx_hal_msp.c **** 
 113:Core/Src/stm32l0xx_hal_msp.c **** /**
 114:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 115:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 117:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccqxfq9s.s 			page 6


 118:Core/Src/stm32l0xx_hal_msp.c **** */
 119:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 120:Core/Src/stm32l0xx_hal_msp.c **** {
 161              		.loc 1 120 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		.loc 1 120 1 is_stmt 0 view .LVU29
 166 0000 10B5     		push	{r4, lr}
 167              	.LCFI2:
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 4, -8
 170              		.cfi_offset 14, -4
 121:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 171              		.loc 1 121 3 is_stmt 1 view .LVU30
 172              		.loc 1 121 10 is_stmt 0 view .LVU31
 173 0002 0268     		ldr	r2, [r0]
 174              		.loc 1 121 5 view .LVU32
 175 0004 074B     		ldr	r3, .L12
 176 0006 9A42     		cmp	r2, r3
 177 0008 00D0     		beq	.L11
 178              	.LVL7:
 179              	.L9:
 122:Core/Src/stm32l0xx_hal_msp.c ****   {
 123:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/stm32l0xx_hal_msp.c **** 
 125:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/stm32l0xx_hal_msp.c **** 
 129:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 130:Core/Src/stm32l0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 131:Core/Src/stm32l0xx_hal_msp.c ****     PA2     ------> ADC_IN2
 132:Core/Src/stm32l0xx_hal_msp.c ****     */
 133:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 134:Core/Src/stm32l0xx_hal_msp.c **** 
 135:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 136:Core/Src/stm32l0xx_hal_msp.c **** 
 137:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 138:Core/Src/stm32l0xx_hal_msp.c ****   }
 139:Core/Src/stm32l0xx_hal_msp.c **** 
 140:Core/Src/stm32l0xx_hal_msp.c **** }
 180              		.loc 1 140 1 view .LVU33
 181              		@ sp needed
 182 000a 10BD     		pop	{r4, pc}
 183              	.LVL8:
 184              	.L11:
 127:Core/Src/stm32l0xx_hal_msp.c **** 
 185              		.loc 1 127 5 is_stmt 1 view .LVU34
 186 000c 064A     		ldr	r2, .L12+4
 187 000e 536B     		ldr	r3, [r2, #52]
 188 0010 0649     		ldr	r1, .L12+8
 189 0012 0B40     		ands	r3, r1
 190 0014 5363     		str	r3, [r2, #52]
 133:Core/Src/stm32l0xx_hal_msp.c **** 
 191              		.loc 1 133 5 view .LVU35
 192 0016 A020     		movs	r0, #160
ARM GAS  /tmp/ccqxfq9s.s 			page 7


 193              	.LVL9:
 133:Core/Src/stm32l0xx_hal_msp.c **** 
 194              		.loc 1 133 5 is_stmt 0 view .LVU36
 195 0018 0621     		movs	r1, #6
 196 001a C005     		lsls	r0, r0, #23
 197 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 198              	.LVL10:
 199              		.loc 1 140 1 view .LVU37
 200 0020 F3E7     		b	.L9
 201              	.L13:
 202 0022 C046     		.align	2
 203              	.L12:
 204 0024 00240140 		.word	1073816576
 205 0028 00100240 		.word	1073876992
 206 002c FFFDFFFF 		.word	-513
 207              		.cfi_endproc
 208              	.LFE49:
 210              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_I2C_MspInit
 213              		.syntax unified
 214              		.code	16
 215              		.thumb_func
 217              	HAL_I2C_MspInit:
 218              	.LVL11:
 219              	.LFB50:
 141:Core/Src/stm32l0xx_hal_msp.c **** 
 142:Core/Src/stm32l0xx_hal_msp.c **** /**
 143:Core/Src/stm32l0xx_hal_msp.c **** * @brief I2C MSP Initialization
 144:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 145:Core/Src/stm32l0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 146:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 147:Core/Src/stm32l0xx_hal_msp.c **** */
 148:Core/Src/stm32l0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 149:Core/Src/stm32l0xx_hal_msp.c **** {
 220              		.loc 1 149 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 24
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 149 1 is_stmt 0 view .LVU39
 225 0000 10B5     		push	{r4, lr}
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 4, -8
 229              		.cfi_offset 14, -4
 230 0002 86B0     		sub	sp, sp, #24
 231              	.LCFI4:
 232              		.cfi_def_cfa_offset 32
 233 0004 0400     		movs	r4, r0
 150:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 234              		.loc 1 150 3 is_stmt 1 view .LVU40
 235              		.loc 1 150 20 is_stmt 0 view .LVU41
 236 0006 1422     		movs	r2, #20
 237 0008 0021     		movs	r1, #0
 238 000a 01A8     		add	r0, sp, #4
 239              	.LVL12:
 240              		.loc 1 150 20 view .LVU42
ARM GAS  /tmp/ccqxfq9s.s 			page 8


 241 000c FFF7FEFF 		bl	memset
 242              	.LVL13:
 151:Core/Src/stm32l0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 243              		.loc 1 151 3 is_stmt 1 view .LVU43
 244              		.loc 1 151 10 is_stmt 0 view .LVU44
 245 0010 2268     		ldr	r2, [r4]
 246              		.loc 1 151 5 view .LVU45
 247 0012 104B     		ldr	r3, .L17
 248 0014 9A42     		cmp	r2, r3
 249 0016 01D0     		beq	.L16
 250              	.LVL14:
 251              	.L14:
 152:Core/Src/stm32l0xx_hal_msp.c ****   {
 153:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 154:Core/Src/stm32l0xx_hal_msp.c **** 
 155:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 156:Core/Src/stm32l0xx_hal_msp.c **** 
 157:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 158:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 159:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 160:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 161:Core/Src/stm32l0xx_hal_msp.c ****     */
 162:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 163:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 164:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 166:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 167:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168:Core/Src/stm32l0xx_hal_msp.c **** 
 169:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 171:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172:Core/Src/stm32l0xx_hal_msp.c **** 
 173:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 174:Core/Src/stm32l0xx_hal_msp.c ****   }
 175:Core/Src/stm32l0xx_hal_msp.c **** 
 176:Core/Src/stm32l0xx_hal_msp.c **** }
 252              		.loc 1 176 1 view .LVU46
 253 0018 06B0     		add	sp, sp, #24
 254              		@ sp needed
 255 001a 10BD     		pop	{r4, pc}
 256              	.LVL15:
 257              	.L16:
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 258              		.loc 1 157 5 is_stmt 1 view .LVU47
 259              	.LBB3:
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 260              		.loc 1 157 5 view .LVU48
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 261              		.loc 1 157 5 view .LVU49
 262 001c 0E4C     		ldr	r4, .L17+4
 263              	.LVL16:
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 264              		.loc 1 157 5 is_stmt 0 view .LVU50
 265 001e E26A     		ldr	r2, [r4, #44]
 266 0020 0223     		movs	r3, #2
 267 0022 1A43     		orrs	r2, r3
ARM GAS  /tmp/ccqxfq9s.s 			page 9


 268 0024 E262     		str	r2, [r4, #44]
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 269              		.loc 1 157 5 is_stmt 1 view .LVU51
 270 0026 E26A     		ldr	r2, [r4, #44]
 271 0028 1340     		ands	r3, r2
 272 002a 0093     		str	r3, [sp]
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 273              		.loc 1 157 5 view .LVU52
 274 002c 009B     		ldr	r3, [sp]
 275              	.LBE3:
 157:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 276              		.loc 1 157 5 view .LVU53
 162:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 277              		.loc 1 162 5 view .LVU54
 162:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 278              		.loc 1 162 25 is_stmt 0 view .LVU55
 279 002e C023     		movs	r3, #192
 280 0030 0193     		str	r3, [sp, #4]
 163:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 163 5 is_stmt 1 view .LVU56
 163:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 163 26 is_stmt 0 view .LVU57
 283 0032 AE3B     		subs	r3, r3, #174
 284 0034 0293     		str	r3, [sp, #8]
 164:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 285              		.loc 1 164 5 is_stmt 1 view .LVU58
 165:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 286              		.loc 1 165 5 view .LVU59
 165:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 287              		.loc 1 165 27 is_stmt 0 view .LVU60
 288 0036 0F3B     		subs	r3, r3, #15
 289 0038 0493     		str	r3, [sp, #16]
 166:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290              		.loc 1 166 5 is_stmt 1 view .LVU61
 166:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 291              		.loc 1 166 31 is_stmt 0 view .LVU62
 292 003a 023B     		subs	r3, r3, #2
 293 003c 0593     		str	r3, [sp, #20]
 167:Core/Src/stm32l0xx_hal_msp.c **** 
 294              		.loc 1 167 5 is_stmt 1 view .LVU63
 295 003e 01A9     		add	r1, sp, #4
 296 0040 0648     		ldr	r0, .L17+8
 297 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 298              	.LVL17:
 170:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 299              		.loc 1 170 5 view .LVU64
 300 0046 A26B     		ldr	r2, [r4, #56]
 301 0048 8023     		movs	r3, #128
 302 004a 9B03     		lsls	r3, r3, #14
 303 004c 1343     		orrs	r3, r2
 304 004e A363     		str	r3, [r4, #56]
 305              		.loc 1 176 1 is_stmt 0 view .LVU65
 306 0050 E2E7     		b	.L14
 307              	.L18:
 308 0052 C046     		.align	2
 309              	.L17:
 310 0054 00540040 		.word	1073763328
ARM GAS  /tmp/ccqxfq9s.s 			page 10


 311 0058 00100240 		.word	1073876992
 312 005c 00040050 		.word	1342178304
 313              		.cfi_endproc
 314              	.LFE50:
 316              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_I2C_MspDeInit
 319              		.syntax unified
 320              		.code	16
 321              		.thumb_func
 323              	HAL_I2C_MspDeInit:
 324              	.LVL18:
 325              	.LFB51:
 177:Core/Src/stm32l0xx_hal_msp.c **** 
 178:Core/Src/stm32l0xx_hal_msp.c **** /**
 179:Core/Src/stm32l0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 180:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Core/Src/stm32l0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 182:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32l0xx_hal_msp.c **** */
 184:Core/Src/stm32l0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 185:Core/Src/stm32l0xx_hal_msp.c **** {
 326              		.loc 1 185 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		.loc 1 185 1 is_stmt 0 view .LVU67
 331 0000 10B5     		push	{r4, lr}
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 4, -8
 335              		.cfi_offset 14, -4
 186:Core/Src/stm32l0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 336              		.loc 1 186 3 is_stmt 1 view .LVU68
 337              		.loc 1 186 10 is_stmt 0 view .LVU69
 338 0002 0268     		ldr	r2, [r0]
 339              		.loc 1 186 5 view .LVU70
 340 0004 094B     		ldr	r3, .L22
 341 0006 9A42     		cmp	r2, r3
 342 0008 00D0     		beq	.L21
 343              	.LVL19:
 344              	.L19:
 187:Core/Src/stm32l0xx_hal_msp.c ****   {
 188:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 189:Core/Src/stm32l0xx_hal_msp.c **** 
 190:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 191:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 193:Core/Src/stm32l0xx_hal_msp.c **** 
 194:Core/Src/stm32l0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 195:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 196:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 197:Core/Src/stm32l0xx_hal_msp.c ****     */
 198:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 199:Core/Src/stm32l0xx_hal_msp.c **** 
 200:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 201:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  /tmp/ccqxfq9s.s 			page 11


 202:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 203:Core/Src/stm32l0xx_hal_msp.c **** 
 204:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 205:Core/Src/stm32l0xx_hal_msp.c ****   }
 206:Core/Src/stm32l0xx_hal_msp.c **** 
 207:Core/Src/stm32l0xx_hal_msp.c **** }
 345              		.loc 1 207 1 view .LVU71
 346              		@ sp needed
 347 000a 10BD     		pop	{r4, pc}
 348              	.LVL20:
 349              	.L21:
 192:Core/Src/stm32l0xx_hal_msp.c **** 
 350              		.loc 1 192 5 is_stmt 1 view .LVU72
 351 000c 084A     		ldr	r2, .L22+4
 352 000e 936B     		ldr	r3, [r2, #56]
 353 0010 0849     		ldr	r1, .L22+8
 354 0012 0B40     		ands	r3, r1
 355 0014 9363     		str	r3, [r2, #56]
 198:Core/Src/stm32l0xx_hal_msp.c **** 
 356              		.loc 1 198 5 view .LVU73
 357 0016 084C     		ldr	r4, .L22+12
 358 0018 4021     		movs	r1, #64
 359 001a 2000     		movs	r0, r4
 360              	.LVL21:
 198:Core/Src/stm32l0xx_hal_msp.c **** 
 361              		.loc 1 198 5 is_stmt 0 view .LVU74
 362 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 363              	.LVL22:
 200:Core/Src/stm32l0xx_hal_msp.c **** 
 364              		.loc 1 200 5 is_stmt 1 view .LVU75
 365 0020 8021     		movs	r1, #128
 366 0022 2000     		movs	r0, r4
 367 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL23:
 369              		.loc 1 207 1 is_stmt 0 view .LVU76
 370 0028 EFE7     		b	.L19
 371              	.L23:
 372 002a C046     		.align	2
 373              	.L22:
 374 002c 00540040 		.word	1073763328
 375 0030 00100240 		.word	1073876992
 376 0034 FFFFDFFF 		.word	-2097153
 377 0038 00040050 		.word	1342178304
 378              		.cfi_endproc
 379              	.LFE51:
 381              		.section	.text.HAL_LPTIM_MspInit,"ax",%progbits
 382              		.align	1
 383              		.global	HAL_LPTIM_MspInit
 384              		.syntax unified
 385              		.code	16
 386              		.thumb_func
 388              	HAL_LPTIM_MspInit:
 389              	.LVL24:
 390              	.LFB52:
 208:Core/Src/stm32l0xx_hal_msp.c **** 
 209:Core/Src/stm32l0xx_hal_msp.c **** /**
 210:Core/Src/stm32l0xx_hal_msp.c **** * @brief LPTIM MSP Initialization
ARM GAS  /tmp/ccqxfq9s.s 			page 12


 211:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 212:Core/Src/stm32l0xx_hal_msp.c **** * @param hlptim: LPTIM handle pointer
 213:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 214:Core/Src/stm32l0xx_hal_msp.c **** */
 215:Core/Src/stm32l0xx_hal_msp.c **** void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
 216:Core/Src/stm32l0xx_hal_msp.c **** {
 391              		.loc 1 216 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		@ link register save eliminated.
 217:Core/Src/stm32l0xx_hal_msp.c ****   if(hlptim->Instance==LPTIM1)
 396              		.loc 1 217 3 view .LVU78
 397              		.loc 1 217 12 is_stmt 0 view .LVU79
 398 0000 0268     		ldr	r2, [r0]
 399              		.loc 1 217 5 view .LVU80
 400 0002 054B     		ldr	r3, .L27
 401 0004 9A42     		cmp	r2, r3
 402 0006 00D0     		beq	.L26
 403              	.L24:
 218:Core/Src/stm32l0xx_hal_msp.c ****   {
 219:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspInit 0 */
 220:Core/Src/stm32l0xx_hal_msp.c **** 
 221:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPTIM1_MspInit 0 */
 222:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_LPTIM1_CLK_ENABLE();
 224:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 225:Core/Src/stm32l0xx_hal_msp.c **** 
 226:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPTIM1_MspInit 1 */
 227:Core/Src/stm32l0xx_hal_msp.c ****   }
 228:Core/Src/stm32l0xx_hal_msp.c **** 
 229:Core/Src/stm32l0xx_hal_msp.c **** }
 404              		.loc 1 229 1 view .LVU81
 405              		@ sp needed
 406 0008 7047     		bx	lr
 407              	.L26:
 223:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspInit 1 */
 408              		.loc 1 223 5 is_stmt 1 view .LVU82
 409 000a 044A     		ldr	r2, .L27+4
 410 000c 916B     		ldr	r1, [r2, #56]
 411 000e 8023     		movs	r3, #128
 412 0010 1B06     		lsls	r3, r3, #24
 413 0012 0B43     		orrs	r3, r1
 414 0014 9363     		str	r3, [r2, #56]
 415              		.loc 1 229 1 is_stmt 0 view .LVU83
 416 0016 F7E7     		b	.L24
 417              	.L28:
 418              		.align	2
 419              	.L27:
 420 0018 007C0040 		.word	1073773568
 421 001c 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE52:
 425              		.section	.text.HAL_LPTIM_MspDeInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_LPTIM_MspDeInit
 428              		.syntax unified
ARM GAS  /tmp/ccqxfq9s.s 			page 13


 429              		.code	16
 430              		.thumb_func
 432              	HAL_LPTIM_MspDeInit:
 433              	.LVL25:
 434              	.LFB53:
 230:Core/Src/stm32l0xx_hal_msp.c **** 
 231:Core/Src/stm32l0xx_hal_msp.c **** /**
 232:Core/Src/stm32l0xx_hal_msp.c **** * @brief LPTIM MSP De-Initialization
 233:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 234:Core/Src/stm32l0xx_hal_msp.c **** * @param hlptim: LPTIM handle pointer
 235:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32l0xx_hal_msp.c **** */
 237:Core/Src/stm32l0xx_hal_msp.c **** void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
 238:Core/Src/stm32l0xx_hal_msp.c **** {
 435              		.loc 1 238 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		@ link register save eliminated.
 239:Core/Src/stm32l0xx_hal_msp.c ****   if(hlptim->Instance==LPTIM1)
 440              		.loc 1 239 3 view .LVU85
 441              		.loc 1 239 12 is_stmt 0 view .LVU86
 442 0000 0268     		ldr	r2, [r0]
 443              		.loc 1 239 5 view .LVU87
 444 0002 054B     		ldr	r3, .L32
 445 0004 9A42     		cmp	r2, r3
 446 0006 00D0     		beq	.L31
 447              	.L29:
 240:Core/Src/stm32l0xx_hal_msp.c ****   {
 241:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 0 */
 242:Core/Src/stm32l0xx_hal_msp.c **** 
 243:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPTIM1_MspDeInit 0 */
 244:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_LPTIM1_CLK_DISABLE();
 246:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 1 */
 247:Core/Src/stm32l0xx_hal_msp.c **** 
 248:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPTIM1_MspDeInit 1 */
 249:Core/Src/stm32l0xx_hal_msp.c ****   }
 250:Core/Src/stm32l0xx_hal_msp.c **** 
 251:Core/Src/stm32l0xx_hal_msp.c **** }
 448              		.loc 1 251 1 view .LVU88
 449              		@ sp needed
 450 0008 7047     		bx	lr
 451              	.L31:
 245:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPTIM1_MspDeInit 1 */
 452              		.loc 1 245 5 is_stmt 1 view .LVU89
 453 000a 044A     		ldr	r2, .L32+4
 454 000c 936B     		ldr	r3, [r2, #56]
 455 000e 5B00     		lsls	r3, r3, #1
 456 0010 5B08     		lsrs	r3, r3, #1
 457 0012 9363     		str	r3, [r2, #56]
 458              		.loc 1 251 1 is_stmt 0 view .LVU90
 459 0014 F8E7     		b	.L29
 460              	.L33:
 461 0016 C046     		.align	2
 462              	.L32:
 463 0018 007C0040 		.word	1073773568
ARM GAS  /tmp/ccqxfq9s.s 			page 14


 464 001c 00100240 		.word	1073876992
 465              		.cfi_endproc
 466              	.LFE53:
 468              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 469              		.align	1
 470              		.global	HAL_UART_MspInit
 471              		.syntax unified
 472              		.code	16
 473              		.thumb_func
 475              	HAL_UART_MspInit:
 476              	.LVL26:
 477              	.LFB54:
 252:Core/Src/stm32l0xx_hal_msp.c **** 
 253:Core/Src/stm32l0xx_hal_msp.c **** /**
 254:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP Initialization
 255:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 256:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 257:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 258:Core/Src/stm32l0xx_hal_msp.c **** */
 259:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 260:Core/Src/stm32l0xx_hal_msp.c **** {
 478              		.loc 1 260 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 32
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		.loc 1 260 1 is_stmt 0 view .LVU92
 483 0000 10B5     		push	{r4, lr}
 484              	.LCFI6:
 485              		.cfi_def_cfa_offset 8
 486              		.cfi_offset 4, -8
 487              		.cfi_offset 14, -4
 488 0002 88B0     		sub	sp, sp, #32
 489              	.LCFI7:
 490              		.cfi_def_cfa_offset 40
 491 0004 0400     		movs	r4, r0
 261:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 492              		.loc 1 261 3 is_stmt 1 view .LVU93
 493              		.loc 1 261 20 is_stmt 0 view .LVU94
 494 0006 1422     		movs	r2, #20
 495 0008 0021     		movs	r1, #0
 496 000a 03A8     		add	r0, sp, #12
 497              	.LVL27:
 498              		.loc 1 261 20 view .LVU95
 499 000c FFF7FEFF 		bl	memset
 500              	.LVL28:
 262:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 501              		.loc 1 262 3 is_stmt 1 view .LVU96
 502              		.loc 1 262 11 is_stmt 0 view .LVU97
 503 0010 2368     		ldr	r3, [r4]
 504              		.loc 1 262 5 view .LVU98
 505 0012 204A     		ldr	r2, .L39
 506 0014 9342     		cmp	r3, r2
 507 0016 04D0     		beq	.L37
 263:Core/Src/stm32l0xx_hal_msp.c ****   {
 264:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 265:Core/Src/stm32l0xx_hal_msp.c **** 
 266:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
ARM GAS  /tmp/ccqxfq9s.s 			page 15


 267:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 268:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 269:Core/Src/stm32l0xx_hal_msp.c **** 
 270:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 271:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 272:Core/Src/stm32l0xx_hal_msp.c ****     PB10     ------> LPUART1_TX
 273:Core/Src/stm32l0xx_hal_msp.c ****     PB11     ------> LPUART1_RX
 274:Core/Src/stm32l0xx_hal_msp.c ****     */
 275:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 276:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 279:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 280:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281:Core/Src/stm32l0xx_hal_msp.c **** 
 282:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 283:Core/Src/stm32l0xx_hal_msp.c **** 
 284:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 285:Core/Src/stm32l0xx_hal_msp.c ****   }
 286:Core/Src/stm32l0xx_hal_msp.c ****   else if(huart->Instance==USART1)
 508              		.loc 1 286 8 is_stmt 1 view .LVU99
 509              		.loc 1 286 10 is_stmt 0 view .LVU100
 510 0018 1F4A     		ldr	r2, .L39+4
 511 001a 9342     		cmp	r3, r2
 512 001c 1CD0     		beq	.L38
 513              	.L34:
 287:Core/Src/stm32l0xx_hal_msp.c ****   {
 288:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 289:Core/Src/stm32l0xx_hal_msp.c **** 
 290:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 291:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 292:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 293:Core/Src/stm32l0xx_hal_msp.c **** 
 294:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 295:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 296:Core/Src/stm32l0xx_hal_msp.c ****     PA9     ------> USART1_TX
 297:Core/Src/stm32l0xx_hal_msp.c ****     PA10     ------> USART1_RX
 298:Core/Src/stm32l0xx_hal_msp.c ****     */
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 300:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 301:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 302:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 303:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 304:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 305:Core/Src/stm32l0xx_hal_msp.c **** 
 306:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 307:Core/Src/stm32l0xx_hal_msp.c **** 
 308:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 309:Core/Src/stm32l0xx_hal_msp.c ****   }
 310:Core/Src/stm32l0xx_hal_msp.c **** 
 311:Core/Src/stm32l0xx_hal_msp.c **** }
 514              		.loc 1 311 1 view .LVU101
 515 001e 08B0     		add	sp, sp, #32
 516              		@ sp needed
 517              	.LVL29:
 518              		.loc 1 311 1 view .LVU102
 519 0020 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccqxfq9s.s 			page 16


 520              	.LVL30:
 521              	.L37:
 268:Core/Src/stm32l0xx_hal_msp.c **** 
 522              		.loc 1 268 5 is_stmt 1 view .LVU103
 523 0022 1E4B     		ldr	r3, .L39+8
 524 0024 996B     		ldr	r1, [r3, #56]
 525 0026 8022     		movs	r2, #128
 526 0028 D202     		lsls	r2, r2, #11
 527 002a 0A43     		orrs	r2, r1
 528 002c 9A63     		str	r2, [r3, #56]
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 529              		.loc 1 270 5 view .LVU104
 530              	.LBB4:
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 531              		.loc 1 270 5 view .LVU105
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 532              		.loc 1 270 5 view .LVU106
 533 002e D96A     		ldr	r1, [r3, #44]
 534 0030 0222     		movs	r2, #2
 535 0032 1143     		orrs	r1, r2
 536 0034 D962     		str	r1, [r3, #44]
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 537              		.loc 1 270 5 view .LVU107
 538 0036 DB6A     		ldr	r3, [r3, #44]
 539 0038 1340     		ands	r3, r2
 540 003a 0193     		str	r3, [sp, #4]
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 541              		.loc 1 270 5 view .LVU108
 542 003c 019B     		ldr	r3, [sp, #4]
 543              	.LBE4:
 270:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 544              		.loc 1 270 5 view .LVU109
 275:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 545              		.loc 1 275 5 view .LVU110
 275:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 546              		.loc 1 275 25 is_stmt 0 view .LVU111
 547 003e C023     		movs	r3, #192
 548 0040 1B01     		lsls	r3, r3, #4
 549 0042 0393     		str	r3, [sp, #12]
 276:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 276 5 is_stmt 1 view .LVU112
 276:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 551              		.loc 1 276 26 is_stmt 0 view .LVU113
 552 0044 0492     		str	r2, [sp, #16]
 277:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 553              		.loc 1 277 5 is_stmt 1 view .LVU114
 278:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 554              		.loc 1 278 5 view .LVU115
 278:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 555              		.loc 1 278 27 is_stmt 0 view .LVU116
 556 0046 0323     		movs	r3, #3
 557 0048 0693     		str	r3, [sp, #24]
 279:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 558              		.loc 1 279 5 is_stmt 1 view .LVU117
 279:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 559              		.loc 1 279 31 is_stmt 0 view .LVU118
 560 004a 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccqxfq9s.s 			page 17


 561 004c 0793     		str	r3, [sp, #28]
 280:Core/Src/stm32l0xx_hal_msp.c **** 
 562              		.loc 1 280 5 is_stmt 1 view .LVU119
 563 004e 03A9     		add	r1, sp, #12
 564 0050 1348     		ldr	r0, .L39+12
 565 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 566              	.LVL31:
 567 0056 E2E7     		b	.L34
 568              	.L38:
 292:Core/Src/stm32l0xx_hal_msp.c **** 
 569              		.loc 1 292 5 view .LVU120
 570 0058 104B     		ldr	r3, .L39+8
 571 005a 596B     		ldr	r1, [r3, #52]
 572 005c 8022     		movs	r2, #128
 573 005e D201     		lsls	r2, r2, #7
 574 0060 0A43     		orrs	r2, r1
 575 0062 5A63     		str	r2, [r3, #52]
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 576              		.loc 1 294 5 view .LVU121
 577              	.LBB5:
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 578              		.loc 1 294 5 view .LVU122
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 579              		.loc 1 294 5 view .LVU123
 580 0064 D96A     		ldr	r1, [r3, #44]
 581 0066 0122     		movs	r2, #1
 582 0068 1143     		orrs	r1, r2
 583 006a D962     		str	r1, [r3, #44]
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 584              		.loc 1 294 5 view .LVU124
 585 006c DB6A     		ldr	r3, [r3, #44]
 586 006e 1A40     		ands	r2, r3
 587 0070 0292     		str	r2, [sp, #8]
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 588              		.loc 1 294 5 view .LVU125
 589 0072 029B     		ldr	r3, [sp, #8]
 590              	.LBE5:
 294:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 591              		.loc 1 294 5 view .LVU126
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 592              		.loc 1 299 5 view .LVU127
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 593              		.loc 1 299 25 is_stmt 0 view .LVU128
 594 0074 C023     		movs	r3, #192
 595 0076 DB00     		lsls	r3, r3, #3
 596 0078 0393     		str	r3, [sp, #12]
 300:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 597              		.loc 1 300 5 is_stmt 1 view .LVU129
 300:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 598              		.loc 1 300 26 is_stmt 0 view .LVU130
 599 007a 0223     		movs	r3, #2
 600 007c 0493     		str	r3, [sp, #16]
 301:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 601              		.loc 1 301 5 is_stmt 1 view .LVU131
 302:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 602              		.loc 1 302 5 view .LVU132
 302:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
ARM GAS  /tmp/ccqxfq9s.s 			page 18


 603              		.loc 1 302 27 is_stmt 0 view .LVU133
 604 007e 0133     		adds	r3, r3, #1
 605 0080 0693     		str	r3, [sp, #24]
 303:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 606              		.loc 1 303 5 is_stmt 1 view .LVU134
 303:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 607              		.loc 1 303 31 is_stmt 0 view .LVU135
 608 0082 0133     		adds	r3, r3, #1
 609 0084 0793     		str	r3, [sp, #28]
 304:Core/Src/stm32l0xx_hal_msp.c **** 
 610              		.loc 1 304 5 is_stmt 1 view .LVU136
 611 0086 A020     		movs	r0, #160
 612 0088 03A9     		add	r1, sp, #12
 613 008a C005     		lsls	r0, r0, #23
 614 008c FFF7FEFF 		bl	HAL_GPIO_Init
 615              	.LVL32:
 616              		.loc 1 311 1 is_stmt 0 view .LVU137
 617 0090 C5E7     		b	.L34
 618              	.L40:
 619 0092 C046     		.align	2
 620              	.L39:
 621 0094 00480040 		.word	1073760256
 622 0098 00380140 		.word	1073821696
 623 009c 00100240 		.word	1073876992
 624 00a0 00040050 		.word	1342178304
 625              		.cfi_endproc
 626              	.LFE54:
 628              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 629              		.align	1
 630              		.global	HAL_UART_MspDeInit
 631              		.syntax unified
 632              		.code	16
 633              		.thumb_func
 635              	HAL_UART_MspDeInit:
 636              	.LVL33:
 637              	.LFB55:
 312:Core/Src/stm32l0xx_hal_msp.c **** 
 313:Core/Src/stm32l0xx_hal_msp.c **** /**
 314:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 315:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 316:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 317:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 318:Core/Src/stm32l0xx_hal_msp.c **** */
 319:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 320:Core/Src/stm32l0xx_hal_msp.c **** {
 638              		.loc 1 320 1 is_stmt 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642              		.loc 1 320 1 is_stmt 0 view .LVU139
 643 0000 10B5     		push	{r4, lr}
 644              	.LCFI8:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 4, -8
 647              		.cfi_offset 14, -4
 321:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 648              		.loc 1 321 3 is_stmt 1 view .LVU140
ARM GAS  /tmp/ccqxfq9s.s 			page 19


 649              		.loc 1 321 11 is_stmt 0 view .LVU141
 650 0002 0368     		ldr	r3, [r0]
 651              		.loc 1 321 5 view .LVU142
 652 0004 0E4A     		ldr	r2, .L46
 653 0006 9342     		cmp	r3, r2
 654 0008 03D0     		beq	.L44
 322:Core/Src/stm32l0xx_hal_msp.c ****   {
 323:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 324:Core/Src/stm32l0xx_hal_msp.c **** 
 325:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 326:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 327:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 328:Core/Src/stm32l0xx_hal_msp.c **** 
 329:Core/Src/stm32l0xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 330:Core/Src/stm32l0xx_hal_msp.c ****     PB10     ------> LPUART1_TX
 331:Core/Src/stm32l0xx_hal_msp.c ****     PB11     ------> LPUART1_RX
 332:Core/Src/stm32l0xx_hal_msp.c ****     */
 333:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 334:Core/Src/stm32l0xx_hal_msp.c **** 
 335:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 336:Core/Src/stm32l0xx_hal_msp.c **** 
 337:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 338:Core/Src/stm32l0xx_hal_msp.c ****   }
 339:Core/Src/stm32l0xx_hal_msp.c ****   else if(huart->Instance==USART1)
 655              		.loc 1 339 8 is_stmt 1 view .LVU143
 656              		.loc 1 339 10 is_stmt 0 view .LVU144
 657 000a 0E4A     		ldr	r2, .L46+4
 658 000c 9342     		cmp	r3, r2
 659 000e 0BD0     		beq	.L45
 660              	.LVL34:
 661              	.L41:
 340:Core/Src/stm32l0xx_hal_msp.c ****   {
 341:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 342:Core/Src/stm32l0xx_hal_msp.c **** 
 343:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 344:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 345:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 346:Core/Src/stm32l0xx_hal_msp.c **** 
 347:Core/Src/stm32l0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 348:Core/Src/stm32l0xx_hal_msp.c ****     PA9     ------> USART1_TX
 349:Core/Src/stm32l0xx_hal_msp.c ****     PA10     ------> USART1_RX
 350:Core/Src/stm32l0xx_hal_msp.c ****     */
 351:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 352:Core/Src/stm32l0xx_hal_msp.c **** 
 353:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 354:Core/Src/stm32l0xx_hal_msp.c **** 
 355:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 356:Core/Src/stm32l0xx_hal_msp.c ****   }
 357:Core/Src/stm32l0xx_hal_msp.c **** 
 358:Core/Src/stm32l0xx_hal_msp.c **** }
 662              		.loc 1 358 1 view .LVU145
 663              		@ sp needed
 664 0010 10BD     		pop	{r4, pc}
 665              	.LVL35:
 666              	.L44:
 327:Core/Src/stm32l0xx_hal_msp.c **** 
 667              		.loc 1 327 5 is_stmt 1 view .LVU146
ARM GAS  /tmp/ccqxfq9s.s 			page 20


 668 0012 0D4A     		ldr	r2, .L46+8
 669 0014 936B     		ldr	r3, [r2, #56]
 670 0016 0D49     		ldr	r1, .L46+12
 671 0018 0B40     		ands	r3, r1
 672 001a 9363     		str	r3, [r2, #56]
 333:Core/Src/stm32l0xx_hal_msp.c **** 
 673              		.loc 1 333 5 view .LVU147
 674 001c C021     		movs	r1, #192
 675 001e 0901     		lsls	r1, r1, #4
 676 0020 0B48     		ldr	r0, .L46+16
 677              	.LVL36:
 333:Core/Src/stm32l0xx_hal_msp.c **** 
 678              		.loc 1 333 5 is_stmt 0 view .LVU148
 679 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 680              	.LVL37:
 681 0026 F3E7     		b	.L41
 682              	.LVL38:
 683              	.L45:
 345:Core/Src/stm32l0xx_hal_msp.c **** 
 684              		.loc 1 345 5 is_stmt 1 view .LVU149
 685 0028 074A     		ldr	r2, .L46+8
 686 002a 536B     		ldr	r3, [r2, #52]
 687 002c 0949     		ldr	r1, .L46+20
 688 002e 0B40     		ands	r3, r1
 689 0030 5363     		str	r3, [r2, #52]
 351:Core/Src/stm32l0xx_hal_msp.c **** 
 690              		.loc 1 351 5 view .LVU150
 691 0032 C021     		movs	r1, #192
 692 0034 A020     		movs	r0, #160
 693              	.LVL39:
 351:Core/Src/stm32l0xx_hal_msp.c **** 
 694              		.loc 1 351 5 is_stmt 0 view .LVU151
 695 0036 C900     		lsls	r1, r1, #3
 696 0038 C005     		lsls	r0, r0, #23
 697 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 698              	.LVL40:
 699              		.loc 1 358 1 view .LVU152
 700 003e E7E7     		b	.L41
 701              	.L47:
 702              		.align	2
 703              	.L46:
 704 0040 00480040 		.word	1073760256
 705 0044 00380140 		.word	1073821696
 706 0048 00100240 		.word	1073876992
 707 004c FFFFFBFF 		.word	-262145
 708 0050 00040050 		.word	1342178304
 709 0054 FFBFFFFF 		.word	-16385
 710              		.cfi_endproc
 711              	.LFE55:
 713              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 714              		.align	1
 715              		.global	HAL_RTC_MspInit
 716              		.syntax unified
 717              		.code	16
 718              		.thumb_func
 720              	HAL_RTC_MspInit:
 721              	.LVL41:
ARM GAS  /tmp/ccqxfq9s.s 			page 21


 722              	.LFB56:
 359:Core/Src/stm32l0xx_hal_msp.c **** 
 360:Core/Src/stm32l0xx_hal_msp.c **** /**
 361:Core/Src/stm32l0xx_hal_msp.c **** * @brief RTC MSP Initialization
 362:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 363:Core/Src/stm32l0xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 364:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 365:Core/Src/stm32l0xx_hal_msp.c **** */
 366:Core/Src/stm32l0xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 367:Core/Src/stm32l0xx_hal_msp.c **** {
 723              		.loc 1 367 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 24
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		.loc 1 367 1 is_stmt 0 view .LVU154
 728 0000 10B5     		push	{r4, lr}
 729              	.LCFI9:
 730              		.cfi_def_cfa_offset 8
 731              		.cfi_offset 4, -8
 732              		.cfi_offset 14, -4
 733 0002 86B0     		sub	sp, sp, #24
 734              	.LCFI10:
 735              		.cfi_def_cfa_offset 32
 736 0004 0400     		movs	r4, r0
 368:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 737              		.loc 1 368 3 is_stmt 1 view .LVU155
 738              		.loc 1 368 20 is_stmt 0 view .LVU156
 739 0006 1422     		movs	r2, #20
 740 0008 0021     		movs	r1, #0
 741 000a 01A8     		add	r0, sp, #4
 742              	.LVL42:
 743              		.loc 1 368 20 view .LVU157
 744 000c FFF7FEFF 		bl	memset
 745              	.LVL43:
 369:Core/Src/stm32l0xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 746              		.loc 1 369 3 is_stmt 1 view .LVU158
 747              		.loc 1 369 10 is_stmt 0 view .LVU159
 748 0010 2268     		ldr	r2, [r4]
 749              		.loc 1 369 5 view .LVU160
 750 0012 0C4B     		ldr	r3, .L51
 751 0014 9A42     		cmp	r2, r3
 752 0016 01D0     		beq	.L50
 753              	.L48:
 370:Core/Src/stm32l0xx_hal_msp.c ****   {
 371:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 372:Core/Src/stm32l0xx_hal_msp.c **** 
 373:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 374:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 375:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 376:Core/Src/stm32l0xx_hal_msp.c **** 
 377:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 378:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 379:Core/Src/stm32l0xx_hal_msp.c ****     PC13     ------> RTC_OUT_ALARM
 380:Core/Src/stm32l0xx_hal_msp.c ****     */
 381:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 382:Core/Src/stm32l0xx_hal_msp.c **** 
 383:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
ARM GAS  /tmp/ccqxfq9s.s 			page 22


 384:Core/Src/stm32l0xx_hal_msp.c **** 
 385:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 386:Core/Src/stm32l0xx_hal_msp.c ****   }
 387:Core/Src/stm32l0xx_hal_msp.c **** 
 388:Core/Src/stm32l0xx_hal_msp.c **** }
 754              		.loc 1 388 1 view .LVU161
 755 0018 06B0     		add	sp, sp, #24
 756              		@ sp needed
 757              	.LVL44:
 758              		.loc 1 388 1 view .LVU162
 759 001a 10BD     		pop	{r4, pc}
 760              	.LVL45:
 761              	.L50:
 375:Core/Src/stm32l0xx_hal_msp.c **** 
 762              		.loc 1 375 5 is_stmt 1 view .LVU163
 763 001c 0A4B     		ldr	r3, .L51+4
 764 001e 196D     		ldr	r1, [r3, #80]
 765 0020 8022     		movs	r2, #128
 766 0022 D202     		lsls	r2, r2, #11
 767 0024 0A43     		orrs	r2, r1
 768 0026 1A65     		str	r2, [r3, #80]
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 769              		.loc 1 377 5 view .LVU164
 770              	.LBB6:
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 771              		.loc 1 377 5 view .LVU165
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 772              		.loc 1 377 5 view .LVU166
 773 0028 D96A     		ldr	r1, [r3, #44]
 774 002a 0422     		movs	r2, #4
 775 002c 1143     		orrs	r1, r2
 776 002e D962     		str	r1, [r3, #44]
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 777              		.loc 1 377 5 view .LVU167
 778 0030 DB6A     		ldr	r3, [r3, #44]
 779 0032 1A40     		ands	r2, r3
 780 0034 0092     		str	r2, [sp]
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 781              		.loc 1 377 5 view .LVU168
 782 0036 009B     		ldr	r3, [sp]
 783              	.LBE6:
 377:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 784              		.loc 1 377 5 view .LVU169
 381:Core/Src/stm32l0xx_hal_msp.c **** 
 785              		.loc 1 381 5 view .LVU170
 786 0038 01A9     		add	r1, sp, #4
 787 003a 0448     		ldr	r0, .L51+8
 788 003c FFF7FEFF 		bl	HAL_GPIO_Init
 789              	.LVL46:
 790              		.loc 1 388 1 is_stmt 0 view .LVU171
 791 0040 EAE7     		b	.L48
 792              	.L52:
 793 0042 C046     		.align	2
 794              	.L51:
 795 0044 00280040 		.word	1073752064
 796 0048 00100240 		.word	1073876992
 797 004c 00080050 		.word	1342179328
ARM GAS  /tmp/ccqxfq9s.s 			page 23


 798              		.cfi_endproc
 799              	.LFE56:
 801              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 802              		.align	1
 803              		.global	HAL_RTC_MspDeInit
 804              		.syntax unified
 805              		.code	16
 806              		.thumb_func
 808              	HAL_RTC_MspDeInit:
 809              	.LVL47:
 810              	.LFB57:
 389:Core/Src/stm32l0xx_hal_msp.c **** 
 390:Core/Src/stm32l0xx_hal_msp.c **** /**
 391:Core/Src/stm32l0xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 392:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 393:Core/Src/stm32l0xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 394:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 395:Core/Src/stm32l0xx_hal_msp.c **** */
 396:Core/Src/stm32l0xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 397:Core/Src/stm32l0xx_hal_msp.c **** {
 811              		.loc 1 397 1 is_stmt 1 view -0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815              		.loc 1 397 1 is_stmt 0 view .LVU173
 816 0000 10B5     		push	{r4, lr}
 817              	.LCFI11:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 4, -8
 820              		.cfi_offset 14, -4
 398:Core/Src/stm32l0xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 821              		.loc 1 398 3 is_stmt 1 view .LVU174
 822              		.loc 1 398 10 is_stmt 0 view .LVU175
 823 0002 0268     		ldr	r2, [r0]
 824              		.loc 1 398 5 view .LVU176
 825 0004 074B     		ldr	r3, .L56
 826 0006 9A42     		cmp	r2, r3
 827 0008 00D0     		beq	.L55
 828              	.LVL48:
 829              	.L53:
 399:Core/Src/stm32l0xx_hal_msp.c ****   {
 400:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 401:Core/Src/stm32l0xx_hal_msp.c **** 
 402:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 403:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 404:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 405:Core/Src/stm32l0xx_hal_msp.c **** 
 406:Core/Src/stm32l0xx_hal_msp.c ****     /**RTC GPIO Configuration
 407:Core/Src/stm32l0xx_hal_msp.c ****     PC13     ------> RTC_OUT_ALARM
 408:Core/Src/stm32l0xx_hal_msp.c ****     */
 409:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_13);
 410:Core/Src/stm32l0xx_hal_msp.c **** 
 411:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 412:Core/Src/stm32l0xx_hal_msp.c **** 
 413:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 414:Core/Src/stm32l0xx_hal_msp.c ****   }
 415:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  /tmp/ccqxfq9s.s 			page 24


 416:Core/Src/stm32l0xx_hal_msp.c **** }
 830              		.loc 1 416 1 view .LVU177
 831              		@ sp needed
 832 000a 10BD     		pop	{r4, pc}
 833              	.LVL49:
 834              	.L55:
 404:Core/Src/stm32l0xx_hal_msp.c **** 
 835              		.loc 1 404 5 is_stmt 1 view .LVU178
 836 000c 064A     		ldr	r2, .L56+4
 837 000e 136D     		ldr	r3, [r2, #80]
 838 0010 0649     		ldr	r1, .L56+8
 839 0012 0B40     		ands	r3, r1
 840 0014 1365     		str	r3, [r2, #80]
 409:Core/Src/stm32l0xx_hal_msp.c **** 
 841              		.loc 1 409 5 view .LVU179
 842 0016 8021     		movs	r1, #128
 843 0018 8901     		lsls	r1, r1, #6
 844 001a 0548     		ldr	r0, .L56+12
 845              	.LVL50:
 409:Core/Src/stm32l0xx_hal_msp.c **** 
 846              		.loc 1 409 5 is_stmt 0 view .LVU180
 847 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 848              	.LVL51:
 849              		.loc 1 416 1 view .LVU181
 850 0020 F3E7     		b	.L53
 851              	.L57:
 852 0022 C046     		.align	2
 853              	.L56:
 854 0024 00280040 		.word	1073752064
 855 0028 00100240 		.word	1073876992
 856 002c FFFFFBFF 		.word	-262145
 857 0030 00080050 		.word	1342179328
 858              		.cfi_endproc
 859              	.LFE57:
 861              		.text
 862              	.Letext0:
 863              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 864              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 865              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l051xx.h"
 866              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 867              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 868              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 869              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 870              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h"
 871              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h"
 872              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_lptim.h"
 873              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rtc.h"
 874              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 875              		.file 14 "<built-in>"
ARM GAS  /tmp/ccqxfq9s.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_msp.c
     /tmp/ccqxfq9s.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccqxfq9s.s:50     .text.HAL_MspInit:0000000000000018 $d
     /tmp/ccqxfq9s.s:55     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:61     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccqxfq9s.s:146    .text.HAL_ADC_MspInit:000000000000004c $d
     /tmp/ccqxfq9s.s:152    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:158    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccqxfq9s.s:204    .text.HAL_ADC_MspDeInit:0000000000000024 $d
     /tmp/ccqxfq9s.s:211    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:217    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccqxfq9s.s:310    .text.HAL_I2C_MspInit:0000000000000054 $d
     /tmp/ccqxfq9s.s:317    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:323    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccqxfq9s.s:374    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccqxfq9s.s:382    .text.HAL_LPTIM_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:388    .text.HAL_LPTIM_MspInit:0000000000000000 HAL_LPTIM_MspInit
     /tmp/ccqxfq9s.s:420    .text.HAL_LPTIM_MspInit:0000000000000018 $d
     /tmp/ccqxfq9s.s:426    .text.HAL_LPTIM_MspDeInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:432    .text.HAL_LPTIM_MspDeInit:0000000000000000 HAL_LPTIM_MspDeInit
     /tmp/ccqxfq9s.s:463    .text.HAL_LPTIM_MspDeInit:0000000000000018 $d
     /tmp/ccqxfq9s.s:469    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:475    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccqxfq9s.s:621    .text.HAL_UART_MspInit:0000000000000094 $d
     /tmp/ccqxfq9s.s:629    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:635    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccqxfq9s.s:704    .text.HAL_UART_MspDeInit:0000000000000040 $d
     /tmp/ccqxfq9s.s:714    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:720    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccqxfq9s.s:795    .text.HAL_RTC_MspInit:0000000000000044 $d
     /tmp/ccqxfq9s.s:802    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccqxfq9s.s:808    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccqxfq9s.s:854    .text.HAL_RTC_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
