MacroModel pin core_t_ctr_reg_reg[1]/CLK  149.70ps 149.70ps 149.70ps 149.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  138.70ps 138.70ps 138.70ps 138.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  128.80ps 128.80ps 128.80ps 128.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  140.60ps 140.60ps 140.60ps 140.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  130.80ps 130.80ps 130.80ps 130.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  122.90ps 122.90ps 122.90ps 122.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  144.70ps 144.70ps 144.70ps 144.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  128.20ps 128.20ps 128.20ps 128.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  125.10ps 125.10ps 125.10ps 125.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  130.20ps 130.20ps 130.20ps 130.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  124.70ps 124.70ps 124.70ps 124.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  128.40ps 128.40ps 128.40ps 128.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  136.40ps 136.40ps 136.40ps 136.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  129.80ps 129.80ps 129.80ps 129.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  122.40ps 122.40ps 122.40ps 122.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  146.50ps 146.50ps 146.50ps 146.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  127.70ps 127.70ps 127.70ps 127.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  137.70ps 137.70ps 137.70ps 137.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  122.10ps 122.10ps 122.10ps 122.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  127.80ps 127.80ps 127.80ps 127.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  132.90ps 132.90ps 132.90ps 132.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  132.30ps 132.30ps 132.30ps 132.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  129.30ps 129.30ps 129.30ps 129.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  127.90ps 127.90ps 127.90ps 127.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  120.40ps 120.40ps 120.40ps 120.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  143.20ps 143.20ps 143.20ps 143.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  120.70ps 120.70ps 120.70ps 120.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  114.60ps 114.60ps 114.60ps 114.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  140.40ps 140.40ps 140.40ps 140.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  114.20ps 114.20ps 114.20ps 114.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  112.60ps 112.60ps 112.60ps 112.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  128.30ps 128.30ps 128.30ps 128.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  119.60ps 119.60ps 119.60ps 119.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  133.40ps 133.40ps 133.40ps 133.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  111.40ps 111.40ps 111.40ps 111.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  116.40ps 116.40ps 116.40ps 116.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  110.90ps 110.90ps 110.90ps 110.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  109.90ps 109.90ps 109.90ps 109.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  128.00ps 128.00ps 128.00ps 128.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  125.90ps 125.90ps 125.90ps 125.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  115.30ps 115.30ps 115.30ps 115.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  111.70ps 111.70ps 111.70ps 111.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  109.60ps 109.60ps 109.60ps 109.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  108.90ps 108.90ps 108.90ps 108.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  112.90ps 112.90ps 112.90ps 112.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  105.10ps 105.10ps 105.10ps 105.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  128.20ps 128.20ps 128.20ps 128.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  118.20ps 118.20ps 118.20ps 118.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  123.50ps 123.50ps 123.50ps 123.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  104.80ps 104.80ps 104.80ps 104.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  106.70ps 106.70ps 106.70ps 106.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  121.60ps 121.60ps 121.60ps 121.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  105.20ps 105.20ps 105.20ps 105.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  104.50ps 104.50ps 104.50ps 104.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  100.70ps 100.70ps 100.70ps 100.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  122.80ps 122.80ps 122.80ps 122.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  102.60ps 102.60ps 102.60ps 102.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  104.10ps 104.10ps 104.10ps 104.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  106.80ps 106.80ps 106.80ps 106.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  112.80ps 112.80ps 112.80ps 112.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  111.40ps 111.40ps 111.40ps 111.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  110.50ps 110.50ps 110.50ps 110.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  108.70ps 108.70ps 108.70ps 108.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  108.80ps 108.80ps 108.80ps 108.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  117.90ps 117.90ps 117.90ps 117.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  98.90ps 98.90ps 98.90ps 98.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  97.70ps 97.70ps 97.70ps 97.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  122.20ps 122.20ps 122.20ps 122.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  105.70ps 105.70ps 105.70ps 105.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  97.10ps 97.10ps 97.10ps 97.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  100.20ps 100.20ps 100.20ps 100.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  102.60ps 102.60ps 102.60ps 102.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  95.70ps 95.70ps 95.70ps 95.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  55.10ps 55.10ps 55.10ps 55.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  107.60ps 107.60ps 107.60ps 107.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  91.60ps 91.60ps 91.60ps 91.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  100.10ps 100.10ps 100.10ps 100.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  89.00ps 89.00ps 89.00ps 89.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[15]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  93.60ps 93.60ps 93.60ps 93.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  94.20ps 94.20ps 94.20ps 94.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  28.70ps 28.70ps 28.70ps 28.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  83.90ps 83.90ps 83.90ps 83.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  93.00ps 93.00ps 93.00ps 93.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  100.70ps 100.70ps 100.70ps 100.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  80.90ps 80.90ps 80.90ps 80.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  91.20ps 91.20ps 91.20ps 91.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  82.80ps 82.80ps 82.80ps 82.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  82.60ps 82.60ps 82.60ps 82.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  80.60ps 80.60ps 80.60ps 80.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  82.50ps 82.50ps 82.50ps 82.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  26.50ps 26.50ps 26.50ps 26.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  91.60ps 91.60ps 91.60ps 91.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  83.60ps 83.60ps 83.60ps 83.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  57.00ps 57.00ps 57.00ps 57.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  14.70ps 14.70ps 14.70ps 14.70ps 0pf view_tc
