19:54:51 INFO  : Registering command handlers for SDK TCF services
19:54:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ruyuan\Desktop\FPGA_Design-master\Lab06\hw\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
19:54:56 INFO  : XSCT server has started successfully.
19:55:02 INFO  : Processing command line option -hwspec C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper.hdf.
19:55:02 INFO  : Successfully done setting XSCT server connection channel  
19:55:02 INFO  : Successfully done setting SDK workspace  
19:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:31 INFO  : 'fpga -state' command is executed.
19:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:32 INFO  : 'jtag frequency' command is executed.
19:57:32 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:32 INFO  : Context for 'APU' is selected.
19:57:32 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:57:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:32 INFO  : Context for 'APU' is selected.
19:57:32 INFO  : 'stop' command is executed.
19:57:32 INFO  : 'ps7_init' command is executed.
19:57:32 INFO  : 'ps7_post_config' command is executed.
19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:33 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:33 INFO  : 'con' command is executed.
19:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:33 INFO  : Disconnected from the channel tcfchan#1.
19:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:13 INFO  : 'fpga -state' command is executed.
19:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:13 INFO  : 'jtag frequency' command is executed.
19:59:14 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:14 INFO  : Context for 'APU' is selected.
19:59:16 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:16 INFO  : Context for 'APU' is selected.
19:59:16 INFO  : 'stop' command is executed.
19:59:17 INFO  : 'ps7_init' command is executed.
19:59:17 INFO  : 'ps7_post_config' command is executed.
19:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:17 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:18 INFO  : 'con' command is executed.
19:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:59:18 INFO  : Disconnected from the channel tcfchan#2.
20:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:21 INFO  : 'fpga -state' command is executed.
20:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:21 INFO  : 'jtag frequency' command is executed.
20:04:21 INFO  : Sourcing of 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:21 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : Hardware design information is loaded from 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:24 INFO  : Context for 'APU' is selected.
20:04:24 INFO  : 'stop' command is executed.
20:04:25 INFO  : 'ps7_init' command is executed.
20:04:25 INFO  : 'ps7_post_config' command is executed.
20:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:26 INFO  : The application 'C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab06/hw/project_2/project_2.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:26 INFO  : 'con' command is executed.
20:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:26 INFO  : Disconnected from the channel tcfchan#3.
