module even_parity_generator_tb;

    reg  [3:0] data;
    wire       parity;

    even_parity_generator dut (
        .data(data),
        .parity(parity)
    );

    initial begin
        data = 4'b0000; #10; 
        data = 4'b0001; #10; 
        data = 4'b0011; #10; 
        data = 4'b0111; #10; 
        data = 4'b1111; #10; 
        data = 4'b1010; #10; 
        data = 4'b1100; #10; 
        data = 4'b1001; #10; 
        data = 4'b0101; #10; 

        $finish;
    end

endmodule
